/*
 * Copyright (C) 2019 MediaTek Inc.

 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.

 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
 * See http://www.gnu.org/licenses/gpl-2.0.html for more details.
 */

#ifndef _MT_PMIC_UPMU_HW_MT6359P_H_
#define _MT_PMIC_UPMU_HW_MT6359P_H_

#define PMU_FLAG_TABLE_ENTRY struct pmu_flag_table_entry_t
#define PMU_FLAGS_LIST_ENUM enum PMU_FLAGS_LIST

#define MT6359_PMIC_REG_BASE                 ((unsigned int)(0x0))

#define MT6359_TOP0_ID                       (MT6359_PMIC_REG_BASE+0x0)
#define MT6359_TOP0_REV0                     (MT6359_PMIC_REG_BASE+0x2)
#define MT6359_TOP0_DSN_DBI                  (MT6359_PMIC_REG_BASE+0x4)
#define MT6359_TOP0_DSN_DXI                  (MT6359_PMIC_REG_BASE+0x6)
#define MT6359_HWCID                         (MT6359_PMIC_REG_BASE+0x8)
#define MT6359_SWCID                         (MT6359_PMIC_REG_BASE+0xa)
#define MT6359_PONSTS                        (MT6359_PMIC_REG_BASE+0xc)
#define MT6359_POFFSTS                       (MT6359_PMIC_REG_BASE+0xe)
#define MT6359_PSTSCTL                       (MT6359_PMIC_REG_BASE+0x10)
#define MT6359_PG_DEB_STS0                   (MT6359_PMIC_REG_BASE+0x12)
#define MT6359_PG_DEB_STS1                   (MT6359_PMIC_REG_BASE+0x14)
#define MT6359_PG_SDN_STS0                   (MT6359_PMIC_REG_BASE+0x16)
#define MT6359_PG_SDN_STS1                   (MT6359_PMIC_REG_BASE+0x18)
#define MT6359_OC_SDN_STS0                   (MT6359_PMIC_REG_BASE+0x1a)
#define MT6359_OC_SDN_STS1                   (MT6359_PMIC_REG_BASE+0x1c)
#define MT6359_THERMALSTATUS                 (MT6359_PMIC_REG_BASE+0x1e)
#define MT6359_TOP_CON                       (MT6359_PMIC_REG_BASE+0x20)
#define MT6359_TEST_OUT                      (MT6359_PMIC_REG_BASE+0x22)
#define MT6359_TEST_CON0                     (MT6359_PMIC_REG_BASE+0x24)
#define MT6359_TEST_CON1                     (MT6359_PMIC_REG_BASE+0x26)
#define MT6359_TESTMODE_SW                   (MT6359_PMIC_REG_BASE+0x28)
#define MT6359_TOPSTATUS                     (MT6359_PMIC_REG_BASE+0x2a)
#define MT6359_TDSEL_CON                     (MT6359_PMIC_REG_BASE+0x2c)
#define MT6359_RDSEL_CON                     (MT6359_PMIC_REG_BASE+0x2e)
#define MT6359_SMT_CON0                      (MT6359_PMIC_REG_BASE+0x30)
#define MT6359_SMT_CON1                      (MT6359_PMIC_REG_BASE+0x32)
#define MT6359_TOP_RSV0                      (MT6359_PMIC_REG_BASE+0x34)
#define MT6359_TOP_RSV1                      (MT6359_PMIC_REG_BASE+0x36)
#define MT6359_DRV_CON0                      (MT6359_PMIC_REG_BASE+0x38)
#define MT6359_DRV_CON1                      (MT6359_PMIC_REG_BASE+0x3a)
#define MT6359_DRV_CON2                      (MT6359_PMIC_REG_BASE+0x3c)
#define MT6359_DRV_CON3                      (MT6359_PMIC_REG_BASE+0x3e)
#define MT6359_DRV_CON4                      (MT6359_PMIC_REG_BASE+0x40)
#define MT6359_FILTER_CON0                   (MT6359_PMIC_REG_BASE+0x42)
#define MT6359_FILTER_CON1                   (MT6359_PMIC_REG_BASE+0x44)
#define MT6359_FILTER_CON2                   (MT6359_PMIC_REG_BASE+0x46)
#define MT6359_FILTER_CON3                   (MT6359_PMIC_REG_BASE+0x48)
#define MT6359_TOP_STATUS                    (MT6359_PMIC_REG_BASE+0x4a)
#define MT6359_TOP_STATUS_SET                (MT6359_PMIC_REG_BASE+0x4c)
#define MT6359_TOP_STATUS_CLR                (MT6359_PMIC_REG_BASE+0x4e)
#define MT6359_TOP_TRAP                      (MT6359_PMIC_REG_BASE+0x50)
#define MT6359_TOP1_ID                       (MT6359_PMIC_REG_BASE+0x80)
#define MT6359_TOP1_REV0                     (MT6359_PMIC_REG_BASE+0x82)
#define MT6359_TOP1_DSN_DBI                  (MT6359_PMIC_REG_BASE+0x84)
#define MT6359_TOP1_DSN_DXI                  (MT6359_PMIC_REG_BASE+0x86)
#define MT6359_GPIO_DIR0                     (MT6359_PMIC_REG_BASE+0x88)
#define MT6359_GPIO_DIR0_SET                 (MT6359_PMIC_REG_BASE+0x8a)
#define MT6359_GPIO_DIR0_CLR                 (MT6359_PMIC_REG_BASE+0x8c)
#define MT6359_GPIO_DIR1                     (MT6359_PMIC_REG_BASE+0x8e)
#define MT6359_GPIO_DIR1_SET                 (MT6359_PMIC_REG_BASE+0x90)
#define MT6359_GPIO_DIR1_CLR                 (MT6359_PMIC_REG_BASE+0x92)
#define MT6359_GPIO_PULLEN0                  (MT6359_PMIC_REG_BASE+0x94)
#define MT6359_GPIO_PULLEN0_SET              (MT6359_PMIC_REG_BASE+0x96)
#define MT6359_GPIO_PULLEN0_CLR              (MT6359_PMIC_REG_BASE+0x98)
#define MT6359_GPIO_PULLEN1                  (MT6359_PMIC_REG_BASE+0x9a)
#define MT6359_GPIO_PULLEN1_SET              (MT6359_PMIC_REG_BASE+0x9c)
#define MT6359_GPIO_PULLEN1_CLR              (MT6359_PMIC_REG_BASE+0x9e)
#define MT6359_GPIO_PULLSEL0                 (MT6359_PMIC_REG_BASE+0xa0)
#define MT6359_GPIO_PULLSEL0_SET             (MT6359_PMIC_REG_BASE+0xa2)
#define MT6359_GPIO_PULLSEL0_CLR             (MT6359_PMIC_REG_BASE+0xa4)
#define MT6359_GPIO_PULLSEL1                 (MT6359_PMIC_REG_BASE+0xa6)
#define MT6359_GPIO_PULLSEL1_SET             (MT6359_PMIC_REG_BASE+0xa8)
#define MT6359_GPIO_PULLSEL1_CLR             (MT6359_PMIC_REG_BASE+0xaa)
#define MT6359_GPIO_DINV0                    (MT6359_PMIC_REG_BASE+0xac)
#define MT6359_GPIO_DINV0_SET                (MT6359_PMIC_REG_BASE+0xae)
#define MT6359_GPIO_DINV0_CLR                (MT6359_PMIC_REG_BASE+0xb0)
#define MT6359_GPIO_DINV1                    (MT6359_PMIC_REG_BASE+0xb2)
#define MT6359_GPIO_DINV1_SET                (MT6359_PMIC_REG_BASE+0xb4)
#define MT6359_GPIO_DINV1_CLR                (MT6359_PMIC_REG_BASE+0xb6)
#define MT6359_GPIO_DOUT0                    (MT6359_PMIC_REG_BASE+0xb8)
#define MT6359_GPIO_DOUT0_SET                (MT6359_PMIC_REG_BASE+0xba)
#define MT6359_GPIO_DOUT0_CLR                (MT6359_PMIC_REG_BASE+0xbc)
#define MT6359_GPIO_DOUT1                    (MT6359_PMIC_REG_BASE+0xbe)
#define MT6359_GPIO_DOUT1_SET                (MT6359_PMIC_REG_BASE+0xc0)
#define MT6359_GPIO_DOUT1_CLR                (MT6359_PMIC_REG_BASE+0xc2)
#define MT6359_GPIO_PI0                      (MT6359_PMIC_REG_BASE+0xc4)
#define MT6359_GPIO_PI1                      (MT6359_PMIC_REG_BASE+0xc6)
#define MT6359_GPIO_POE0                     (MT6359_PMIC_REG_BASE+0xc8)
#define MT6359_GPIO_POE1                     (MT6359_PMIC_REG_BASE+0xca)
#define MT6359_GPIO_MODE0                    (MT6359_PMIC_REG_BASE+0xcc)
#define MT6359_GPIO_MODE0_SET                (MT6359_PMIC_REG_BASE+0xce)
#define MT6359_GPIO_MODE0_CLR                (MT6359_PMIC_REG_BASE+0xd0)
#define MT6359_GPIO_MODE1                    (MT6359_PMIC_REG_BASE+0xd2)
#define MT6359_GPIO_MODE1_SET                (MT6359_PMIC_REG_BASE+0xd4)
#define MT6359_GPIO_MODE1_CLR                (MT6359_PMIC_REG_BASE+0xd6)
#define MT6359_GPIO_MODE2                    (MT6359_PMIC_REG_BASE+0xd8)
#define MT6359_GPIO_MODE2_SET                (MT6359_PMIC_REG_BASE+0xda)
#define MT6359_GPIO_MODE2_CLR                (MT6359_PMIC_REG_BASE+0xdc)
#define MT6359_GPIO_MODE3                    (MT6359_PMIC_REG_BASE+0xde)
#define MT6359_GPIO_MODE3_SET                (MT6359_PMIC_REG_BASE+0xe0)
#define MT6359_GPIO_MODE3_CLR                (MT6359_PMIC_REG_BASE+0xe2)
#define MT6359_GPIO_MODE4                    (MT6359_PMIC_REG_BASE+0xe4)
#define MT6359_GPIO_MODE4_SET                (MT6359_PMIC_REG_BASE+0xe6)
#define MT6359_GPIO_MODE4_CLR                (MT6359_PMIC_REG_BASE+0xe8)
#define MT6359_GPIO_RSV                      (MT6359_PMIC_REG_BASE+0xea)
#define MT6359_TOP2_ID                       (MT6359_PMIC_REG_BASE+0x100)
#define MT6359_TOP2_REV0                     (MT6359_PMIC_REG_BASE+0x102)
#define MT6359_TOP2_DSN_DBI                  (MT6359_PMIC_REG_BASE+0x104)
#define MT6359_TOP2_DSN_DXI                  (MT6359_PMIC_REG_BASE+0x106)
#define MT6359_TOP_PAM0                      (MT6359_PMIC_REG_BASE+0x108)
#define MT6359_TOP_PAM1                      (MT6359_PMIC_REG_BASE+0x10a)
#define MT6359_TOP_CKPDN_CON0                (MT6359_PMIC_REG_BASE+0x10c)
#define MT6359_TOP_CKPDN_CON0_SET            (MT6359_PMIC_REG_BASE+0x10e)
#define MT6359_TOP_CKPDN_CON0_CLR            (MT6359_PMIC_REG_BASE+0x110)
#define MT6359_TOP_CKPDN_CON1                (MT6359_PMIC_REG_BASE+0x112)
#define MT6359_TOP_CKPDN_CON1_SET            (MT6359_PMIC_REG_BASE+0x114)
#define MT6359_TOP_CKPDN_CON1_CLR            (MT6359_PMIC_REG_BASE+0x116)
#define MT6359_TOP_CKSEL_CON0                (MT6359_PMIC_REG_BASE+0x118)
#define MT6359_TOP_CKSEL_CON0_SET            (MT6359_PMIC_REG_BASE+0x11a)
#define MT6359_TOP_CKSEL_CON0_CLR            (MT6359_PMIC_REG_BASE+0x11c)
#define MT6359_TOP_CKSEL_CON1                (MT6359_PMIC_REG_BASE+0x11e)
#define MT6359_TOP_CKSEL_CON1_SET            (MT6359_PMIC_REG_BASE+0x120)
#define MT6359_TOP_CKSEL_CON1_CLR            (MT6359_PMIC_REG_BASE+0x122)
#define MT6359_TOP_CKDIVSEL_CON0             (MT6359_PMIC_REG_BASE+0x124)
#define MT6359_TOP_CKDIVSEL_CON0_SET         (MT6359_PMIC_REG_BASE+0x126)
#define MT6359_TOP_CKDIVSEL_CON0_CLR         (MT6359_PMIC_REG_BASE+0x128)
#define MT6359_TOP_CKHWEN_CON0               (MT6359_PMIC_REG_BASE+0x12a)
#define MT6359_TOP_CKHWEN_CON0_SET           (MT6359_PMIC_REG_BASE+0x12c)
#define MT6359_TOP_CKHWEN_CON0_CLR           (MT6359_PMIC_REG_BASE+0x12e)
#define MT6359_TOP_CKTST_CON0                (MT6359_PMIC_REG_BASE+0x130)
#define MT6359_TOP_CKTST_CON1                (MT6359_PMIC_REG_BASE+0x132)
#define MT6359_TOP_CLK_CON0                  (MT6359_PMIC_REG_BASE+0x134)
#define MT6359_TOP_CLK_CON1                  (MT6359_PMIC_REG_BASE+0x136)
#define MT6359_TOP_CLK_DCM0                  (MT6359_PMIC_REG_BASE+0x138)
#define MT6359_TOP_RST_CON0                  (MT6359_PMIC_REG_BASE+0x13a)
#define MT6359_TOP_RST_CON0_SET              (MT6359_PMIC_REG_BASE+0x13c)
#define MT6359_TOP_RST_CON0_CLR              (MT6359_PMIC_REG_BASE+0x13e)
#define MT6359_TOP_RST_CON1                  (MT6359_PMIC_REG_BASE+0x140)
#define MT6359_TOP_RST_CON1_SET              (MT6359_PMIC_REG_BASE+0x142)
#define MT6359_TOP_RST_CON1_CLR              (MT6359_PMIC_REG_BASE+0x144)
#define MT6359_TOP_RST_CON2                  (MT6359_PMIC_REG_BASE+0x146)
#define MT6359_TOP_RST_CON3                  (MT6359_PMIC_REG_BASE+0x148)
#define MT6359_TOP_RST_MISC                  (MT6359_PMIC_REG_BASE+0x14a)
#define MT6359_TOP_RST_MISC_SET              (MT6359_PMIC_REG_BASE+0x14c)
#define MT6359_TOP_RST_MISC_CLR              (MT6359_PMIC_REG_BASE+0x14e)
#define MT6359_TOP_RST_STATUS                (MT6359_PMIC_REG_BASE+0x150)
#define MT6359_TOP_RST_STATUS_SET            (MT6359_PMIC_REG_BASE+0x152)
#define MT6359_TOP_RST_STATUS_CLR            (MT6359_PMIC_REG_BASE+0x154)
#define MT6359_TOP_CLK_EN_MON                (MT6359_PMIC_REG_BASE+0x156)
#define MT6359_TOP2_ELR_NUM                  (MT6359_PMIC_REG_BASE+0x158)
#define MT6359_TOP2_ELR0                     (MT6359_PMIC_REG_BASE+0x15a)
#define MT6359_TOP2_ELR1                     (MT6359_PMIC_REG_BASE+0x15c)
#define MT6359_TOP3_ID                       (MT6359_PMIC_REG_BASE+0x180)
#define MT6359_TOP3_REV0                     (MT6359_PMIC_REG_BASE+0x182)
#define MT6359_TOP3_DSN_DBI                  (MT6359_PMIC_REG_BASE+0x184)
#define MT6359_TOP3_DSN_DXI                  (MT6359_PMIC_REG_BASE+0x186)
#define MT6359_MISC_TOP_INT_CON0             (MT6359_PMIC_REG_BASE+0x188)
#define MT6359_MISC_TOP_INT_CON0_SET         (MT6359_PMIC_REG_BASE+0x18a)
#define MT6359_MISC_TOP_INT_CON0_CLR         (MT6359_PMIC_REG_BASE+0x18c)
#define MT6359_MISC_TOP_INT_MASK_CON0        (MT6359_PMIC_REG_BASE+0x18e)
#define MT6359_MISC_TOP_INT_MASK_CON0_SET    (MT6359_PMIC_REG_BASE+0x190)
#define MT6359_MISC_TOP_INT_MASK_CON0_CLR    (MT6359_PMIC_REG_BASE+0x192)
#define MT6359_MISC_TOP_INT_STATUS0          (MT6359_PMIC_REG_BASE+0x194)
#define MT6359_MISC_TOP_INT_RAW_STATUS0      (MT6359_PMIC_REG_BASE+0x196)
#define MT6359_TOP_INT_MASK_CON0             (MT6359_PMIC_REG_BASE+0x198)
#define MT6359_TOP_INT_MASK_CON0_SET         (MT6359_PMIC_REG_BASE+0x19a)
#define MT6359_TOP_INT_MASK_CON0_CLR         (MT6359_PMIC_REG_BASE+0x19c)
#define MT6359_TOP_INT_STATUS0               (MT6359_PMIC_REG_BASE+0x19e)
#define MT6359_TOP_INT_RAW_STATUS0           (MT6359_PMIC_REG_BASE+0x1a0)
#define MT6359_TOP_INT_CON0                  (MT6359_PMIC_REG_BASE+0x1a2)
#define MT6359_TOP_DCXO_CKEN_SW              (MT6359_PMIC_REG_BASE+0x1a4)
#define MT6359_PMRC_CON0                     (MT6359_PMIC_REG_BASE+0x1a6)
#define MT6359_PMRC_CON0_SET                 (MT6359_PMIC_REG_BASE+0x1a8)
#define MT6359_PMRC_CON0_CLR                 (MT6359_PMIC_REG_BASE+0x1aa)
#define MT6359_PMRC_CON1                     (MT6359_PMIC_REG_BASE+0x1ac)
#define MT6359_PMRC_CON1_SET                 (MT6359_PMIC_REG_BASE+0x1ae)
#define MT6359_PMRC_CON1_CLR                 (MT6359_PMIC_REG_BASE+0x1b0)
#define MT6359_PMRC_CON2                     (MT6359_PMIC_REG_BASE+0x1b2)
#define MT6359_PLT0_ID                       (MT6359_PMIC_REG_BASE+0x380)
#define MT6359_PLT0_REV0                     (MT6359_PMIC_REG_BASE+0x382)
#define MT6359_PLT0_REV1                     (MT6359_PMIC_REG_BASE+0x384)
#define MT6359_PLT0_DSN_DXI                  (MT6359_PMIC_REG_BASE+0x386)
#define MT6359_TOP_CLK_TRIM                  (MT6359_PMIC_REG_BASE+0x388)
#define MT6359_OTP_CON0                      (MT6359_PMIC_REG_BASE+0x38a)
#define MT6359_OTP_CON1                      (MT6359_PMIC_REG_BASE+0x38c)
#define MT6359_OTP_CON2                      (MT6359_PMIC_REG_BASE+0x38e)
#define MT6359_OTP_CON3                      (MT6359_PMIC_REG_BASE+0x390)
#define MT6359_OTP_CON4                      (MT6359_PMIC_REG_BASE+0x392)
#define MT6359_OTP_CON5                      (MT6359_PMIC_REG_BASE+0x394)
#define MT6359_OTP_CON6                      (MT6359_PMIC_REG_BASE+0x396)
#define MT6359_OTP_CON7                      (MT6359_PMIC_REG_BASE+0x398)
#define MT6359_OTP_CON8                      (MT6359_PMIC_REG_BASE+0x39a)
#define MT6359_OTP_CON9                      (MT6359_PMIC_REG_BASE+0x39c)
#define MT6359_OTP_CON10                     (MT6359_PMIC_REG_BASE+0x39e)
#define MT6359_OTP_CON11                     (MT6359_PMIC_REG_BASE+0x3a0)
#define MT6359_OTP_CON12                     (MT6359_PMIC_REG_BASE+0x3a2)
#define MT6359_OTP_CON13                     (MT6359_PMIC_REG_BASE+0x3a4)
#define MT6359_OTP_CON14                     (MT6359_PMIC_REG_BASE+0x3a6)
#define MT6359_TOP_TMA_KEY                   (MT6359_PMIC_REG_BASE+0x3a8)
#define MT6359_TOP_MDB_CONF0                 (MT6359_PMIC_REG_BASE+0x3aa)
#define MT6359_TOP_MDB_CONF1                 (MT6359_PMIC_REG_BASE+0x3ac)
#define MT6359_TOP_MDB_CONF2                 (MT6359_PMIC_REG_BASE+0x3ae)
#define MT6359_TOP_MDB_CONF3                 (MT6359_PMIC_REG_BASE+0x3b0)
#define MT6359_PLT0_ELR_NUM                  (MT6359_PMIC_REG_BASE+0x3b2)
#define MT6359_PLT0_ELR0                     (MT6359_PMIC_REG_BASE+0x3b4)
#define MT6359_SPISLV_ID                     (MT6359_PMIC_REG_BASE+0x400)
#define MT6359_SPISLV_REV0                   (MT6359_PMIC_REG_BASE+0x402)
#define MT6359_SPISLV_REV1                   (MT6359_PMIC_REG_BASE+0x404)
#define MT6359_SPISLV_DSN_DXI                (MT6359_PMIC_REG_BASE+0x406)
#define MT6359_RG_SPI_CON0                   (MT6359_PMIC_REG_BASE+0x408)
#define MT6359_RG_SPI_RECORD0                (MT6359_PMIC_REG_BASE+0x40a)
#define MT6359_DEW_DIO_EN                    (MT6359_PMIC_REG_BASE+0x40c)
#define MT6359_DEW_READ_TEST                 (MT6359_PMIC_REG_BASE+0x40e)
#define MT6359_DEW_WRITE_TEST                (MT6359_PMIC_REG_BASE+0x410)
#define MT6359_DEW_CRC_SWRST                 (MT6359_PMIC_REG_BASE+0x412)
#define MT6359_DEW_CRC_EN                    (MT6359_PMIC_REG_BASE+0x414)
#define MT6359_DEW_CRC_VAL                   (MT6359_PMIC_REG_BASE+0x416)
#define MT6359_DEW_CIPHER_KEY_SEL            (MT6359_PMIC_REG_BASE+0x418)
#define MT6359_DEW_CIPHER_IV_SEL             (MT6359_PMIC_REG_BASE+0x41a)
#define MT6359_DEW_CIPHER_EN                 (MT6359_PMIC_REG_BASE+0x41c)
#define MT6359_DEW_CIPHER_RDY                (MT6359_PMIC_REG_BASE+0x41e)
#define MT6359_DEW_CIPHER_MODE               (MT6359_PMIC_REG_BASE+0x420)
#define MT6359_DEW_CIPHER_SWRST              (MT6359_PMIC_REG_BASE+0x422)
#define MT6359_DEW_RDDMY_NO                  (MT6359_PMIC_REG_BASE+0x424)
#define MT6359_RG_SPI_CON2                   (MT6359_PMIC_REG_BASE+0x426)
#define MT6359_RECORD_CMD0                   (MT6359_PMIC_REG_BASE+0x428)
#define MT6359_RECORD_CMD1                   (MT6359_PMIC_REG_BASE+0x42a)
#define MT6359_RECORD_CMD2                   (MT6359_PMIC_REG_BASE+0x42c)
#define MT6359_RECORD_CMD3                   (MT6359_PMIC_REG_BASE+0x42e)
#define MT6359_RECORD_CMD4                   (MT6359_PMIC_REG_BASE+0x430)
#define MT6359_RECORD_CMD5                   (MT6359_PMIC_REG_BASE+0x432)
#define MT6359_RECORD_WDATA0                 (MT6359_PMIC_REG_BASE+0x434)
#define MT6359_RECORD_WDATA1                 (MT6359_PMIC_REG_BASE+0x436)
#define MT6359_RECORD_WDATA2                 (MT6359_PMIC_REG_BASE+0x438)
#define MT6359_RECORD_WDATA3                 (MT6359_PMIC_REG_BASE+0x43a)
#define MT6359_RECORD_WDATA4                 (MT6359_PMIC_REG_BASE+0x43c)
#define MT6359_RECORD_WDATA5                 (MT6359_PMIC_REG_BASE+0x43e)
#define MT6359_RG_SPI_CON9                   (MT6359_PMIC_REG_BASE+0x440)
#define MT6359_RG_SPI_CON10                  (MT6359_PMIC_REG_BASE+0x442)
#define MT6359_RG_SPI_CON11                  (MT6359_PMIC_REG_BASE+0x444)
#define MT6359_RG_SPI_CON12                  (MT6359_PMIC_REG_BASE+0x446)
#define MT6359_RG_SPI_CON13                  (MT6359_PMIC_REG_BASE+0x448)
#define MT6359_SPISLV_KEY                    (MT6359_PMIC_REG_BASE+0x44a)
#define MT6359_INT_TYPE_CON0                 (MT6359_PMIC_REG_BASE+0x44c)
#define MT6359_INT_TYPE_CON0_SET             (MT6359_PMIC_REG_BASE+0x44e)
#define MT6359_INT_TYPE_CON0_CLR             (MT6359_PMIC_REG_BASE+0x450)
#define MT6359_INT_STA                       (MT6359_PMIC_REG_BASE+0x452)
#define MT6359_RG_SPI_CON1                   (MT6359_PMIC_REG_BASE+0x454)
#define MT6359_TOP_SPI_CON0                  (MT6359_PMIC_REG_BASE+0x456)
#define MT6359_TOP_SPI_CON1                  (MT6359_PMIC_REG_BASE+0x458)
#define MT6359_SCK_TOP_DSN_ID                (MT6359_PMIC_REG_BASE+0x500)
#define MT6359_SCK_TOP_DSN_REV0              (MT6359_PMIC_REG_BASE+0x502)
#define MT6359_SCK_TOP_DBI                   (MT6359_PMIC_REG_BASE+0x504)
#define MT6359_SCK_TOP_DXI                   (MT6359_PMIC_REG_BASE+0x506)
#define MT6359_SCK_TOP_TPM0                  (MT6359_PMIC_REG_BASE+0x508)
#define MT6359_SCK_TOP_TPM1                  (MT6359_PMIC_REG_BASE+0x50a)
#define MT6359_SCK_TOP_CON0                  (MT6359_PMIC_REG_BASE+0x50c)
#define MT6359_SCK_TOP_CON1                  (MT6359_PMIC_REG_BASE+0x50e)
#define MT6359_SCK_TOP_TEST_OUT              (MT6359_PMIC_REG_BASE+0x510)
#define MT6359_SCK_TOP_TEST_CON0             (MT6359_PMIC_REG_BASE+0x512)
#define MT6359_SCK_TOP_CKPDN_CON0            (MT6359_PMIC_REG_BASE+0x514)
#define MT6359_SCK_TOP_CKPDN_CON0_SET        (MT6359_PMIC_REG_BASE+0x516)
#define MT6359_SCK_TOP_CKPDN_CON0_CLR        (MT6359_PMIC_REG_BASE+0x518)
#define MT6359_SCK_TOP_CKHWEN_CON0           (MT6359_PMIC_REG_BASE+0x51a)
#define MT6359_SCK_TOP_CKHWEN_CON0_SET       (MT6359_PMIC_REG_BASE+0x51c)
#define MT6359_SCK_TOP_CKHWEN_CON0_CLR       (MT6359_PMIC_REG_BASE+0x51e)
#define MT6359_SCK_TOP_CKTST_CON             (MT6359_PMIC_REG_BASE+0x520)
#define MT6359_SCK_TOP_RST_CON0              (MT6359_PMIC_REG_BASE+0x522)
#define MT6359_SCK_TOP_RST_CON0_SET          (MT6359_PMIC_REG_BASE+0x524)
#define MT6359_SCK_TOP_RST_CON0_CLR          (MT6359_PMIC_REG_BASE+0x526)
#define MT6359_SCK_TOP_INT_CON0              (MT6359_PMIC_REG_BASE+0x528)
#define MT6359_SCK_TOP_INT_CON0_SET          (MT6359_PMIC_REG_BASE+0x52a)
#define MT6359_SCK_TOP_INT_CON0_CLR          (MT6359_PMIC_REG_BASE+0x52c)
#define MT6359_SCK_TOP_INT_MASK_CON0         (MT6359_PMIC_REG_BASE+0x52e)
#define MT6359_SCK_TOP_INT_MASK_CON0_SET     (MT6359_PMIC_REG_BASE+0x530)
#define MT6359_SCK_TOP_INT_MASK_CON0_CLR     (MT6359_PMIC_REG_BASE+0x532)
#define MT6359_SCK_TOP_INT_STATUS0           (MT6359_PMIC_REG_BASE+0x534)
#define MT6359_SCK_TOP_INT_RAW_STATUS0       (MT6359_PMIC_REG_BASE+0x536)
#define MT6359_SCK_TOP_INT_MISC_CON          (MT6359_PMIC_REG_BASE+0x538)
#define MT6359_EOSC_CALI_CON0                (MT6359_PMIC_REG_BASE+0x53a)
#define MT6359_EOSC_CALI_CON1                (MT6359_PMIC_REG_BASE+0x53c)
#define MT6359_RTC_MIX_CON0                  (MT6359_PMIC_REG_BASE+0x53e)
#define MT6359_RTC_MIX_CON1                  (MT6359_PMIC_REG_BASE+0x540)
#define MT6359_RTC_MIX_CON2                  (MT6359_PMIC_REG_BASE+0x542)
#define MT6359_RTC_DIG_CON0                  (MT6359_PMIC_REG_BASE+0x544)
#define MT6359_FQMTR_CON0                    (MT6359_PMIC_REG_BASE+0x546)
#define MT6359_FQMTR_CON1                    (MT6359_PMIC_REG_BASE+0x548)
#define MT6359_FQMTR_CON2                    (MT6359_PMIC_REG_BASE+0x54a)
#define MT6359_XO_BUF_CTL0                   (MT6359_PMIC_REG_BASE+0x54c)
#define MT6359_XO_BUF_CTL1                   (MT6359_PMIC_REG_BASE+0x54e)
#define MT6359_XO_BUF_CTL2                   (MT6359_PMIC_REG_BASE+0x550)
#define MT6359_XO_BUF_CTL3                   (MT6359_PMIC_REG_BASE+0x552)
#define MT6359_XO_BUF_CTL4                   (MT6359_PMIC_REG_BASE+0x554)
#define MT6359_XO_CONN_BT0                   (MT6359_PMIC_REG_BASE+0x556)
#define MT6359_RTC_DSN_ID                    (MT6359_PMIC_REG_BASE+0x580)
#define MT6359_RTC_DSN_REV0                  (MT6359_PMIC_REG_BASE+0x582)
#define MT6359_RTC_DBI                       (MT6359_PMIC_REG_BASE+0x584)
#define MT6359_RTC_DXI                       (MT6359_PMIC_REG_BASE+0x586)
#define MT6359_RTC_BBPU                      (MT6359_PMIC_REG_BASE+0x588)
#define MT6359_RTC_IRQ_STA                   (MT6359_PMIC_REG_BASE+0x58a)
#define MT6359_RTC_IRQ_EN                    (MT6359_PMIC_REG_BASE+0x58c)
#define MT6359_RTC_CII_EN                    (MT6359_PMIC_REG_BASE+0x58e)
#define MT6359_RTC_AL_MASK                   (MT6359_PMIC_REG_BASE+0x590)
#define MT6359_RTC_TC_SEC                    (MT6359_PMIC_REG_BASE+0x592)
#define MT6359_RTC_TC_MIN                    (MT6359_PMIC_REG_BASE+0x594)
#define MT6359_RTC_TC_HOU                    (MT6359_PMIC_REG_BASE+0x596)
#define MT6359_RTC_TC_DOM                    (MT6359_PMIC_REG_BASE+0x598)
#define MT6359_RTC_TC_DOW                    (MT6359_PMIC_REG_BASE+0x59a)
#define MT6359_RTC_TC_MTH                    (MT6359_PMIC_REG_BASE+0x59c)
#define MT6359_RTC_TC_YEA                    (MT6359_PMIC_REG_BASE+0x59e)
#define MT6359_RTC_AL_SEC                    (MT6359_PMIC_REG_BASE+0x5a0)
#define MT6359_RTC_AL_MIN                    (MT6359_PMIC_REG_BASE+0x5a2)
#define MT6359_RTC_AL_HOU                    (MT6359_PMIC_REG_BASE+0x5a4)
#define MT6359_RTC_AL_DOM                    (MT6359_PMIC_REG_BASE+0x5a6)
#define MT6359_RTC_AL_DOW                    (MT6359_PMIC_REG_BASE+0x5a8)
#define MT6359_RTC_AL_MTH                    (MT6359_PMIC_REG_BASE+0x5aa)
#define MT6359_RTC_AL_YEA                    (MT6359_PMIC_REG_BASE+0x5ac)
#define MT6359_RTC_OSC32CON                  (MT6359_PMIC_REG_BASE+0x5ae)
#define MT6359_RTC_POWERKEY1                 (MT6359_PMIC_REG_BASE+0x5b0)
#define MT6359_RTC_POWERKEY2                 (MT6359_PMIC_REG_BASE+0x5b2)
#define MT6359_RTC_PDN1                      (MT6359_PMIC_REG_BASE+0x5b4)
#define MT6359_RTC_PDN2                      (MT6359_PMIC_REG_BASE+0x5b6)
#define MT6359_RTC_SPAR0                     (MT6359_PMIC_REG_BASE+0x5b8)
#define MT6359_RTC_SPAR1                     (MT6359_PMIC_REG_BASE+0x5ba)
#define MT6359_RTC_PROT                      (MT6359_PMIC_REG_BASE+0x5bc)
#define MT6359_RTC_DIFF                      (MT6359_PMIC_REG_BASE+0x5be)
#define MT6359_RTC_CALI                      (MT6359_PMIC_REG_BASE+0x5c0)
#define MT6359_RTC_WRTGR                     (MT6359_PMIC_REG_BASE+0x5c2)
#define MT6359_RTC_CON                       (MT6359_PMIC_REG_BASE+0x5c4)
#define MT6359_RTC_SEC_CTRL                  (MT6359_PMIC_REG_BASE+0x5c6)
#define MT6359_RTC_INT_CNT                   (MT6359_PMIC_REG_BASE+0x5c8)
#define MT6359_RTC_SEC_DAT0                  (MT6359_PMIC_REG_BASE+0x5ca)
#define MT6359_RTC_SEC_DAT1                  (MT6359_PMIC_REG_BASE+0x5cc)
#define MT6359_RTC_SEC_DAT2                  (MT6359_PMIC_REG_BASE+0x5ce)
#define MT6359_RTC_SEC_DSN_ID                (MT6359_PMIC_REG_BASE+0x600)
#define MT6359_RTC_SEC_DSN_REV0              (MT6359_PMIC_REG_BASE+0x602)
#define MT6359_RTC_SEC_DBI                   (MT6359_PMIC_REG_BASE+0x604)
#define MT6359_RTC_SEC_DXI                   (MT6359_PMIC_REG_BASE+0x606)
#define MT6359_RTC_TC_SEC_SEC                (MT6359_PMIC_REG_BASE+0x608)
#define MT6359_RTC_TC_MIN_SEC                (MT6359_PMIC_REG_BASE+0x60a)
#define MT6359_RTC_TC_HOU_SEC                (MT6359_PMIC_REG_BASE+0x60c)
#define MT6359_RTC_TC_DOM_SEC                (MT6359_PMIC_REG_BASE+0x60e)
#define MT6359_RTC_TC_DOW_SEC                (MT6359_PMIC_REG_BASE+0x610)
#define MT6359_RTC_TC_MTH_SEC                (MT6359_PMIC_REG_BASE+0x612)
#define MT6359_RTC_TC_YEA_SEC                (MT6359_PMIC_REG_BASE+0x614)
#define MT6359_RTC_SEC_CK_PDN                (MT6359_PMIC_REG_BASE+0x616)
#define MT6359_RTC_SEC_WRTGR                 (MT6359_PMIC_REG_BASE+0x618)
#define MT6359_DCXO_DSN_ID                   (MT6359_PMIC_REG_BASE+0x780)
#define MT6359_DCXO_DSN_REV0                 (MT6359_PMIC_REG_BASE+0x782)
#define MT6359_DCXO_DSN_DBI                  (MT6359_PMIC_REG_BASE+0x784)
#define MT6359_DCXO_DSN_DXI                  (MT6359_PMIC_REG_BASE+0x786)
#define MT6359_DCXO_CW00                     (MT6359_PMIC_REG_BASE+0x788)
#define MT6359_DCXO_CW00_SET                 (MT6359_PMIC_REG_BASE+0x78a)
#define MT6359_DCXO_CW00_CLR                 (MT6359_PMIC_REG_BASE+0x78c)
#define MT6359_DCXO_CW01                     (MT6359_PMIC_REG_BASE+0x78e)
#define MT6359_DCXO_CW02                     (MT6359_PMIC_REG_BASE+0x790)
#define MT6359_DCXO_CW03                     (MT6359_PMIC_REG_BASE+0x792)
#define MT6359_DCXO_CW04                     (MT6359_PMIC_REG_BASE+0x794)
#define MT6359_DCXO_CW05                     (MT6359_PMIC_REG_BASE+0x796)
#define MT6359_DCXO_CW06                     (MT6359_PMIC_REG_BASE+0x798)
#define MT6359_DCXO_CW07                     (MT6359_PMIC_REG_BASE+0x79a)
#define MT6359_DCXO_CW08                     (MT6359_PMIC_REG_BASE+0x79c)
#define MT6359_DCXO_CW09                     (MT6359_PMIC_REG_BASE+0x79e)
#define MT6359_DCXO_CW09_SET                 (MT6359_PMIC_REG_BASE+0x7a0)
#define MT6359_DCXO_CW09_CLR                 (MT6359_PMIC_REG_BASE+0x7a2)
#define MT6359_DCXO_CW10                     (MT6359_PMIC_REG_BASE+0x7a4)
#define MT6359_DCXO_CW11                     (MT6359_PMIC_REG_BASE+0x7a6)
#define MT6359_DCXO_CW12                     (MT6359_PMIC_REG_BASE+0x7a8)
#define MT6359_DCXO_CW13                     (MT6359_PMIC_REG_BASE+0x7aa)
#define MT6359_DCXO_CW14                     (MT6359_PMIC_REG_BASE+0x7ac)
#define MT6359_DCXO_CW15                     (MT6359_PMIC_REG_BASE+0x7ae)
#define MT6359_DCXO_CW16                     (MT6359_PMIC_REG_BASE+0x7b0)
#define MT6359_DCXO_CW17                     (MT6359_PMIC_REG_BASE+0x7b2)
#define MT6359_DCXO_CW18                     (MT6359_PMIC_REG_BASE+0x7b4)
#define MT6359_DCXO_CW19                     (MT6359_PMIC_REG_BASE+0x7b6)
#define MT6359_DCXO_ELR_NUM                  (MT6359_PMIC_REG_BASE+0x7b8)
#define MT6359_DCXO_ELR0                     (MT6359_PMIC_REG_BASE+0x7ba)
#define MT6359_PSC_TOP_ID                    (MT6359_PMIC_REG_BASE+0x900)
#define MT6359_PSC_TOP_REV0                  (MT6359_PMIC_REG_BASE+0x902)
#define MT6359_PSC_TOP_DBI                   (MT6359_PMIC_REG_BASE+0x904)
#define MT6359_PSC_TOP_DXI                   (MT6359_PMIC_REG_BASE+0x906)
#define MT6359_PSC_TPM0                      (MT6359_PMIC_REG_BASE+0x908)
#define MT6359_PSC_TPM1                      (MT6359_PMIC_REG_BASE+0x90a)
#define MT6359_PSC_TOP_CLKCTL_0              (MT6359_PMIC_REG_BASE+0x90c)
#define MT6359_PSC_TOP_RSTCTL_0              (MT6359_PMIC_REG_BASE+0x90e)
#define MT6359_PSC_TOP_INT_CON0              (MT6359_PMIC_REG_BASE+0x910)
#define MT6359_PSC_TOP_INT_CON0_SET          (MT6359_PMIC_REG_BASE+0x912)
#define MT6359_PSC_TOP_INT_CON0_CLR          (MT6359_PMIC_REG_BASE+0x914)
#define MT6359_PSC_TOP_INT_MASK_CON0         (MT6359_PMIC_REG_BASE+0x916)
#define MT6359_PSC_TOP_INT_MASK_CON0_SET     (MT6359_PMIC_REG_BASE+0x918)
#define MT6359_PSC_TOP_INT_MASK_CON0_CLR     (MT6359_PMIC_REG_BASE+0x91a)
#define MT6359_PSC_TOP_INT_STATUS0           (MT6359_PMIC_REG_BASE+0x91c)
#define MT6359_PSC_TOP_INT_RAW_STATUS0       (MT6359_PMIC_REG_BASE+0x91e)
#define MT6359_PSC_TOP_INT_MISC_CON          (MT6359_PMIC_REG_BASE+0x920)
#define MT6359_PSC_TOP_INT_MISC_CON_SET      (MT6359_PMIC_REG_BASE+0x922)
#define MT6359_PSC_TOP_INT_MISC_CON_CLR      (MT6359_PMIC_REG_BASE+0x924)
#define MT6359_PSC_TOP_MON_CTL               (MT6359_PMIC_REG_BASE+0x926)
#define MT6359_STRUP_ID                      (MT6359_PMIC_REG_BASE+0x980)
#define MT6359_STRUP_REV0                    (MT6359_PMIC_REG_BASE+0x982)
#define MT6359_STRUP_DBI                     (MT6359_PMIC_REG_BASE+0x984)
#define MT6359_STRUP_DSN_FPI                 (MT6359_PMIC_REG_BASE+0x986)
#define MT6359_STRUP_ANA_CON0                (MT6359_PMIC_REG_BASE+0x988)
#define MT6359_STRUP_ANA_CON1                (MT6359_PMIC_REG_BASE+0x98a)
#define MT6359_STRUP_ANA_CON2                (MT6359_PMIC_REG_BASE+0x98c)
#define MT6359_STRUP_ANA_CON3                (MT6359_PMIC_REG_BASE+0x98e)
#define MT6359_STRUP_ELR_NUM                 (MT6359_PMIC_REG_BASE+0x990)
#define MT6359_STRUP_ELR_0                   (MT6359_PMIC_REG_BASE+0x992)
#define MT6359_PSEQ_ID                       (MT6359_PMIC_REG_BASE+0xa00)
#define MT6359_PSEQ_REV0                     (MT6359_PMIC_REG_BASE+0xa02)
#define MT6359_PSEQ_DBI                      (MT6359_PMIC_REG_BASE+0xa04)
#define MT6359_PSEQ_DXI                      (MT6359_PMIC_REG_BASE+0xa06)
#define MT6359_PPCCTL0                       (MT6359_PMIC_REG_BASE+0xa08)
#define MT6359_PPCCTL1                       (MT6359_PMIC_REG_BASE+0xa0a)
#define MT6359_PPCCFG0                       (MT6359_PMIC_REG_BASE+0xa0c)
#define MT6359_STRUP_CON9                    (MT6359_PMIC_REG_BASE+0xa0e)
#define MT6359_STRUP_CON11                   (MT6359_PMIC_REG_BASE+0xa10)
#define MT6359_STRUP_CON12                   (MT6359_PMIC_REG_BASE+0xa12)
#define MT6359_STRUP_CON13                   (MT6359_PMIC_REG_BASE+0xa14)
#define MT6359_PWRKEY_PRESS_STS              (MT6359_PMIC_REG_BASE+0xa16)
#define MT6359_PORFLAG                       (MT6359_PMIC_REG_BASE+0xa18)
#define MT6359_STRUP_CON4                    (MT6359_PMIC_REG_BASE+0xa1a)
#define MT6359_STRUP_CON1                    (MT6359_PMIC_REG_BASE+0xa1c)
#define MT6359_STRUP_CON2                    (MT6359_PMIC_REG_BASE+0xa1e)
#define MT6359_STRUP_CON5                    (MT6359_PMIC_REG_BASE+0xa20)
#define MT6359_STRUP_CON19                   (MT6359_PMIC_REG_BASE+0xa22)
#define MT6359_STRUP_PGDEB0                  (MT6359_PMIC_REG_BASE+0xa24)
#define MT6359_STRUP_PGDEB1                  (MT6359_PMIC_REG_BASE+0xa26)
#define MT6359_STRUP_PGENB0                  (MT6359_PMIC_REG_BASE+0xa28)
#define MT6359_STRUP_PGENB1                  (MT6359_PMIC_REG_BASE+0xa2a)
#define MT6359_STRUP_OCENB0                  (MT6359_PMIC_REG_BASE+0xa2c)
#define MT6359_STRUP_OCENB1                  (MT6359_PMIC_REG_BASE+0xa2e)
#define MT6359_PPCTST0                       (MT6359_PMIC_REG_BASE+0xa30)
#define MT6359_PPCCTL2                       (MT6359_PMIC_REG_BASE+0xa32)
#define MT6359_STRUP_CON10                   (MT6359_PMIC_REG_BASE+0xa34)
#define MT6359_STRUP_CON3                    (MT6359_PMIC_REG_BASE+0xa36)
#define MT6359_STRUP_CON6                    (MT6359_PMIC_REG_BASE+0xa38)
#define MT6359_CPSWKEY                       (MT6359_PMIC_REG_BASE+0xa3a)
#define MT6359_CPSCFG0                       (MT6359_PMIC_REG_BASE+0xa3c)
#define MT6359_CPSDSA0                       (MT6359_PMIC_REG_BASE+0xa3e)
#define MT6359_CPSDSA1                       (MT6359_PMIC_REG_BASE+0xa40)
#define MT6359_CPSDSA2                       (MT6359_PMIC_REG_BASE+0xa42)
#define MT6359_CPSDSA3                       (MT6359_PMIC_REG_BASE+0xa44)
#define MT6359_CPSDSA4                       (MT6359_PMIC_REG_BASE+0xa46)
#define MT6359_CPSDSA5                       (MT6359_PMIC_REG_BASE+0xa48)
#define MT6359_CPSDSA6                       (MT6359_PMIC_REG_BASE+0xa4a)
#define MT6359_CPSDSA7                       (MT6359_PMIC_REG_BASE+0xa4c)
#define MT6359_CPSDSA8                       (MT6359_PMIC_REG_BASE+0xa4e)
#define MT6359_CPSDSA9                       (MT6359_PMIC_REG_BASE+0xa50)
#define MT6359_PSEQ_ELR_NUM                  (MT6359_PMIC_REG_BASE+0xa52)
#define MT6359_PSEQ_ELR0                     (MT6359_PMIC_REG_BASE+0xa54)
#define MT6359_PSEQ_ELR1                     (MT6359_PMIC_REG_BASE+0xa56)
#define MT6359_PSEQ_ELR2                     (MT6359_PMIC_REG_BASE+0xa58)
#define MT6359_PSEQ_ELR3                     (MT6359_PMIC_REG_BASE+0xa5a)
#define MT6359_CPSUSA_ELR0                   (MT6359_PMIC_REG_BASE+0xa5c)
#define MT6359_CPSUSA_ELR1                   (MT6359_PMIC_REG_BASE+0xa5e)
#define MT6359_CPSUSA_ELR2                   (MT6359_PMIC_REG_BASE+0xa60)
#define MT6359_CPSUSA_ELR3                   (MT6359_PMIC_REG_BASE+0xa62)
#define MT6359_CPSUSA_ELR4                   (MT6359_PMIC_REG_BASE+0xa64)
#define MT6359_CPSUSA_ELR5                   (MT6359_PMIC_REG_BASE+0xa66)
#define MT6359_CPSUSA_ELR6                   (MT6359_PMIC_REG_BASE+0xa68)
#define MT6359_CPSUSA_ELR7                   (MT6359_PMIC_REG_BASE+0xa6a)
#define MT6359_CPSUSA_ELR8                   (MT6359_PMIC_REG_BASE+0xa6c)
#define MT6359_CPSUSA_ELR9                   (MT6359_PMIC_REG_BASE+0xa6e)
#define MT6359_CHRDET_ID                     (MT6359_PMIC_REG_BASE+0xa80)
#define MT6359_CHRDET_REV0                   (MT6359_PMIC_REG_BASE+0xa82)
#define MT6359_CHRDET_DBI                    (MT6359_PMIC_REG_BASE+0xa84)
#define MT6359_CHRDET_DXI                    (MT6359_PMIC_REG_BASE+0xa86)
#define MT6359_CHR_CON0                      (MT6359_PMIC_REG_BASE+0xa88)
#define MT6359_CHR_CON1                      (MT6359_PMIC_REG_BASE+0xa8a)
#define MT6359_CHR_CON2                      (MT6359_PMIC_REG_BASE+0xa8c)
#define MT6359_PCHR_VREF_ANA_DA0             (MT6359_PMIC_REG_BASE+0xa8e)
#define MT6359_PCHR_VREF_ANA_CON0            (MT6359_PMIC_REG_BASE+0xa90)
#define MT6359_PCHR_VREF_ANA_CON1            (MT6359_PMIC_REG_BASE+0xa92)
#define MT6359_PCHR_VREF_ANA_CON2            (MT6359_PMIC_REG_BASE+0xa94)
#define MT6359_PCHR_VREF_ANA_CON3            (MT6359_PMIC_REG_BASE+0xa96)
#define MT6359_PCHR_VREF_ANA_CON4            (MT6359_PMIC_REG_BASE+0xa98)
#define MT6359_PCHR_VREF_ELR_NUM             (MT6359_PMIC_REG_BASE+0xa9a)
#define MT6359_PCHR_VREF_ELR_0               (MT6359_PMIC_REG_BASE+0xa9c)
#define MT6359_PCHR_VREF_ELR_1               (MT6359_PMIC_REG_BASE+0xa9e)
#define MT6359_BM_TOP_DSN_ID                 (MT6359_PMIC_REG_BASE+0xc00)
#define MT6359_BM_TOP_DSN_REV0               (MT6359_PMIC_REG_BASE+0xc02)
#define MT6359_BM_TOP_DBI                    (MT6359_PMIC_REG_BASE+0xc04)
#define MT6359_BM_TOP_DXI                    (MT6359_PMIC_REG_BASE+0xc06)
#define MT6359_BM_TPM0                       (MT6359_PMIC_REG_BASE+0xc08)
#define MT6359_BM_TPM1                       (MT6359_PMIC_REG_BASE+0xc0a)
#define MT6359_BM_TOP_CKPDN_CON0             (MT6359_PMIC_REG_BASE+0xc0c)
#define MT6359_BM_TOP_CKPDN_CON0_SET         (MT6359_PMIC_REG_BASE+0xc0e)
#define MT6359_BM_TOP_CKPDN_CON0_CLR         (MT6359_PMIC_REG_BASE+0xc10)
#define MT6359_BM_TOP_CKSEL_CON0             (MT6359_PMIC_REG_BASE+0xc12)
#define MT6359_BM_TOP_CKSEL_CON0_SET         (MT6359_PMIC_REG_BASE+0xc14)
#define MT6359_BM_TOP_CKSEL_CON0_CLR         (MT6359_PMIC_REG_BASE+0xc16)
#define MT6359_BM_TOP_CKDIVSEL_CON0          (MT6359_PMIC_REG_BASE+0xc18)
#define MT6359_BM_TOP_CKDIVSEL_CON0_SET      (MT6359_PMIC_REG_BASE+0xc1a)
#define MT6359_BM_TOP_CKDIVSEL_CON0_CLR      (MT6359_PMIC_REG_BASE+0xc1c)
#define MT6359_BM_TOP_CKHWEN_CON0            (MT6359_PMIC_REG_BASE+0xc1e)
#define MT6359_BM_TOP_CKHWEN_CON0_SET        (MT6359_PMIC_REG_BASE+0xc20)
#define MT6359_BM_TOP_CKHWEN_CON0_CLR        (MT6359_PMIC_REG_BASE+0xc22)
#define MT6359_BM_TOP_CKTST_CON0             (MT6359_PMIC_REG_BASE+0xc24)
#define MT6359_BM_TOP_RST_CON0               (MT6359_PMIC_REG_BASE+0xc26)
#define MT6359_BM_TOP_RST_CON0_SET           (MT6359_PMIC_REG_BASE+0xc28)
#define MT6359_BM_TOP_RST_CON0_CLR           (MT6359_PMIC_REG_BASE+0xc2a)
#define MT6359_BM_TOP_RST_CON1               (MT6359_PMIC_REG_BASE+0xc2c)
#define MT6359_BM_TOP_RST_CON1_SET           (MT6359_PMIC_REG_BASE+0xc2e)
#define MT6359_BM_TOP_RST_CON1_CLR           (MT6359_PMIC_REG_BASE+0xc30)
#define MT6359_BM_TOP_INT_CON0               (MT6359_PMIC_REG_BASE+0xc32)
#define MT6359_BM_TOP_INT_CON0_SET           (MT6359_PMIC_REG_BASE+0xc34)
#define MT6359_BM_TOP_INT_CON0_CLR           (MT6359_PMIC_REG_BASE+0xc36)
#define MT6359_BM_TOP_INT_CON1               (MT6359_PMIC_REG_BASE+0xc38)
#define MT6359_BM_TOP_INT_CON1_SET           (MT6359_PMIC_REG_BASE+0xc3a)
#define MT6359_BM_TOP_INT_CON1_CLR           (MT6359_PMIC_REG_BASE+0xc3c)
#define MT6359_BM_TOP_INT_MASK_CON0          (MT6359_PMIC_REG_BASE+0xc3e)
#define MT6359_BM_TOP_INT_MASK_CON0_SET      (MT6359_PMIC_REG_BASE+0xc40)
#define MT6359_BM_TOP_INT_MASK_CON0_CLR      (MT6359_PMIC_REG_BASE+0xc42)
#define MT6359_BM_TOP_INT_MASK_CON1          (MT6359_PMIC_REG_BASE+0xc44)
#define MT6359_BM_TOP_INT_MASK_CON1_SET      (MT6359_PMIC_REG_BASE+0xc46)
#define MT6359_BM_TOP_INT_MASK_CON1_CLR      (MT6359_PMIC_REG_BASE+0xc48)
#define MT6359_BM_TOP_INT_STATUS0            (MT6359_PMIC_REG_BASE+0xc4a)
#define MT6359_BM_TOP_INT_STATUS1            (MT6359_PMIC_REG_BASE+0xc4c)
#define MT6359_BM_TOP_INT_RAW_STATUS0        (MT6359_PMIC_REG_BASE+0xc4e)
#define MT6359_BM_TOP_INT_RAW_STATUS1        (MT6359_PMIC_REG_BASE+0xc50)
#define MT6359_BM_TOP_INT_MISC_CON           (MT6359_PMIC_REG_BASE+0xc52)
#define MT6359_BM_TOP_DBG_CON                (MT6359_PMIC_REG_BASE+0xc54)
#define MT6359_BM_TOP_RSV0                   (MT6359_PMIC_REG_BASE+0xc56)
#define MT6359_BM_WKEY0                      (MT6359_PMIC_REG_BASE+0xc58)
#define MT6359_BM_WKEY1                      (MT6359_PMIC_REG_BASE+0xc5a)
#define MT6359_BM_WKEY2                      (MT6359_PMIC_REG_BASE+0xc5c)
#define MT6359_FGADC_ANA_DSN_ID              (MT6359_PMIC_REG_BASE+0xc80)
#define MT6359_FGADC_ANA_DSN_REV0            (MT6359_PMIC_REG_BASE+0xc82)
#define MT6359_FGADC_ANA_DSN_DBI             (MT6359_PMIC_REG_BASE+0xc84)
#define MT6359_FGADC_ANA_DSN_DXI             (MT6359_PMIC_REG_BASE+0xc86)
#define MT6359_FGADC_ANA_CON0                (MT6359_PMIC_REG_BASE+0xc88)
#define MT6359_FGADC_ANA_TEST_CON0           (MT6359_PMIC_REG_BASE+0xc8a)
#define MT6359_FGADC_ANA_ELR_NUM             (MT6359_PMIC_REG_BASE+0xc8c)
#define MT6359_FGADC_ANA_ELR0                (MT6359_PMIC_REG_BASE+0xc8e)
#define MT6359_FGADC0_DSN_ID                 (MT6359_PMIC_REG_BASE+0xd00)
#define MT6359_FGADC0_DSN_REV0               (MT6359_PMIC_REG_BASE+0xd02)
#define MT6359_FGADC0_DSN_DBI                (MT6359_PMIC_REG_BASE+0xd04)
#define MT6359_FGADC0_DSN_DXI                (MT6359_PMIC_REG_BASE+0xd06)
#define MT6359_FGADC_CON0                    (MT6359_PMIC_REG_BASE+0xd08)
#define MT6359_FGADC_CON1                    (MT6359_PMIC_REG_BASE+0xd0a)
#define MT6359_FGADC_CON2                    (MT6359_PMIC_REG_BASE+0xd0c)
#define MT6359_FGADC_CON3                    (MT6359_PMIC_REG_BASE+0xd0e)
#define MT6359_FGADC_CON4                    (MT6359_PMIC_REG_BASE+0xd10)
#define MT6359_FGADC_CON5                    (MT6359_PMIC_REG_BASE+0xd12)
#define MT6359_FGADC_RST_CON0                (MT6359_PMIC_REG_BASE+0xd14)
#define MT6359_FGADC_CAR_CON0                (MT6359_PMIC_REG_BASE+0xd16)
#define MT6359_FGADC_CAR_CON1                (MT6359_PMIC_REG_BASE+0xd18)
#define MT6359_FGADC_CARTH_CON0              (MT6359_PMIC_REG_BASE+0xd1c)
#define MT6359_FGADC_CARTH_CON1              (MT6359_PMIC_REG_BASE+0xd1e)
#define MT6359_FGADC_CARTH_CON2              (MT6359_PMIC_REG_BASE+0xd20)
#define MT6359_FGADC_CARTH_CON3              (MT6359_PMIC_REG_BASE+0xd22)
#define MT6359_FGADC_NCAR_CON0               (MT6359_PMIC_REG_BASE+0xd24)
#define MT6359_FGADC_NCAR_CON1               (MT6359_PMIC_REG_BASE+0xd26)
#define MT6359_FGADC_NCAR_CON2               (MT6359_PMIC_REG_BASE+0xd28)
#define MT6359_FGADC_NCAR_CON3               (MT6359_PMIC_REG_BASE+0xd2a)
#define MT6359_FGADC_IAVG_CON0               (MT6359_PMIC_REG_BASE+0xd2c)
#define MT6359_FGADC_IAVG_CON1               (MT6359_PMIC_REG_BASE+0xd2e)
#define MT6359_FGADC_IAVG_CON2               (MT6359_PMIC_REG_BASE+0xd30)
#define MT6359_FGADC_IAVG_CON3               (MT6359_PMIC_REG_BASE+0xd32)
#define MT6359_FGADC_IAVG_CON4               (MT6359_PMIC_REG_BASE+0xd34)
#define MT6359_FGADC_IAVG_CON5               (MT6359_PMIC_REG_BASE+0xd36)
#define MT6359_FGADC_NTER_CON0               (MT6359_PMIC_REG_BASE+0xd38)
#define MT6359_FGADC_NTER_CON1               (MT6359_PMIC_REG_BASE+0xd3a)
#define MT6359_FGADC_SON_CON0                (MT6359_PMIC_REG_BASE+0xd3e)
#define MT6359_FGADC_SON_CON1                (MT6359_PMIC_REG_BASE+0xd40)
#define MT6359_FGADC_SON_CON2                (MT6359_PMIC_REG_BASE+0xd42)
#define MT6359_FGADC_SOFF_CON0               (MT6359_PMIC_REG_BASE+0xd44)
#define MT6359_FGADC_SOFF_CON1               (MT6359_PMIC_REG_BASE+0xd46)
#define MT6359_FGADC_SOFF_CON2               (MT6359_PMIC_REG_BASE+0xd48)
#define MT6359_FGADC_SOFF_CON3               (MT6359_PMIC_REG_BASE+0xd4a)
#define MT6359_FGADC_SOFF_CON4               (MT6359_PMIC_REG_BASE+0xd4c)
#define MT6359_FGADC_ZCV_CON0                (MT6359_PMIC_REG_BASE+0xd4e)
#define MT6359_FGADC_ZCV_CON1                (MT6359_PMIC_REG_BASE+0xd50)
#define MT6359_FGADC_ZCV_CON2                (MT6359_PMIC_REG_BASE+0xd52)
#define MT6359_FGADC_ZCV_CON3                (MT6359_PMIC_REG_BASE+0xd54)
#define MT6359_FGADC_ZCVTH_CON0              (MT6359_PMIC_REG_BASE+0xd58)
#define MT6359_FGADC_ZCVTH_CON1              (MT6359_PMIC_REG_BASE+0xd5a)
#define MT6359_FGADC1_DSN_ID                 (MT6359_PMIC_REG_BASE+0xd80)
#define MT6359_FGADC1_DSN_REV0               (MT6359_PMIC_REG_BASE+0xd82)
#define MT6359_FGADC1_DSN_DBI                (MT6359_PMIC_REG_BASE+0xd84)
#define MT6359_FGADC1_DSN_DXI                (MT6359_PMIC_REG_BASE+0xd86)
#define MT6359_FGADC_R_CON0                  (MT6359_PMIC_REG_BASE+0xd88)
#define MT6359_FGADC_CUR_CON0                (MT6359_PMIC_REG_BASE+0xd8a)
#define MT6359_FGADC_CUR_CON1                (MT6359_PMIC_REG_BASE+0xd8c)
#define MT6359_FGADC_CUR_CON2                (MT6359_PMIC_REG_BASE+0xd8e)
#define MT6359_FGADC_CUR_CON3                (MT6359_PMIC_REG_BASE+0xd90)
#define MT6359_FGADC_OFFSET_CON0             (MT6359_PMIC_REG_BASE+0xd92)
#define MT6359_FGADC_OFFSET_CON1             (MT6359_PMIC_REG_BASE+0xd94)
#define MT6359_FGADC_GAIN_CON0               (MT6359_PMIC_REG_BASE+0xd96)
#define MT6359_FGADC_TEST_CON0               (MT6359_PMIC_REG_BASE+0xd98)
#define MT6359_SYSTEM_INFO_CON0              (MT6359_PMIC_REG_BASE+0xd9a)
#define MT6359_SYSTEM_INFO_CON1              (MT6359_PMIC_REG_BASE+0xd9c)
#define MT6359_SYSTEM_INFO_CON2              (MT6359_PMIC_REG_BASE+0xd9e)
#define MT6359_BATON_ANA_DSN_ID              (MT6359_PMIC_REG_BASE+0xe00)
#define MT6359_BATON_ANA_DSN_REV0            (MT6359_PMIC_REG_BASE+0xe02)
#define MT6359_BATON_ANA_DSN_DBI             (MT6359_PMIC_REG_BASE+0xe04)
#define MT6359_BATON_ANA_DSN_DXI             (MT6359_PMIC_REG_BASE+0xe06)
#define MT6359_BATON_ANA_CON0                (MT6359_PMIC_REG_BASE+0xe08)
#define MT6359_BATON_ANA_MON0                (MT6359_PMIC_REG_BASE+0xe0a)
#define MT6359_BIF_ANA_MON0                  (MT6359_PMIC_REG_BASE+0xe0c)
#define MT6359_BATON_DSN_ID                  (MT6359_PMIC_REG_BASE+0xe80)
#define MT6359_BATON_DSN_REV0                (MT6359_PMIC_REG_BASE+0xe82)
#define MT6359_BATON_DSN_DBI                 (MT6359_PMIC_REG_BASE+0xe84)
#define MT6359_BATON_DSN_DXI                 (MT6359_PMIC_REG_BASE+0xe86)
#define MT6359_BATON_CON0                    (MT6359_PMIC_REG_BASE+0xe88)
#define MT6359_BATON_CON1                    (MT6359_PMIC_REG_BASE+0xe8a)
#define MT6359_BATON_CON2                    (MT6359_PMIC_REG_BASE+0xe8c)
#define MT6359_BIF_DSN_ID                    (MT6359_PMIC_REG_BASE+0xf00)
#define MT6359_BIF_DSN_REV0                  (MT6359_PMIC_REG_BASE+0xf02)
#define MT6359_BIF_DSN_DBI                   (MT6359_PMIC_REG_BASE+0xf04)
#define MT6359_BIF_DSN_DXI                   (MT6359_PMIC_REG_BASE+0xf06)
#define MT6359_BIF_CON0                      (MT6359_PMIC_REG_BASE+0xf08)
#define MT6359_BIF_CON1                      (MT6359_PMIC_REG_BASE+0xf0a)
#define MT6359_BIF_CON2                      (MT6359_PMIC_REG_BASE+0xf0c)
#define MT6359_BIF_CON3                      (MT6359_PMIC_REG_BASE+0xf0e)
#define MT6359_BIF_CON4                      (MT6359_PMIC_REG_BASE+0xf10)
#define MT6359_BIF_CON5                      (MT6359_PMIC_REG_BASE+0xf12)
#define MT6359_BIF_CON6                      (MT6359_PMIC_REG_BASE+0xf14)
#define MT6359_BIF_CON7                      (MT6359_PMIC_REG_BASE+0xf16)
#define MT6359_BIF_CON8                      (MT6359_PMIC_REG_BASE+0xf18)
#define MT6359_BIF_CON9                      (MT6359_PMIC_REG_BASE+0xf1a)
#define MT6359_BIF_CON10                     (MT6359_PMIC_REG_BASE+0xf1c)
#define MT6359_BIF_CON11                     (MT6359_PMIC_REG_BASE+0xf1e)
#define MT6359_BIF_CON12                     (MT6359_PMIC_REG_BASE+0xf20)
#define MT6359_BIF_CON13                     (MT6359_PMIC_REG_BASE+0xf22)
#define MT6359_BIF_CON14                     (MT6359_PMIC_REG_BASE+0xf24)
#define MT6359_BIF_CON15                     (MT6359_PMIC_REG_BASE+0xf26)
#define MT6359_BIF_CON16                     (MT6359_PMIC_REG_BASE+0xf28)
#define MT6359_BIF_CON17                     (MT6359_PMIC_REG_BASE+0xf2a)
#define MT6359_BIF_CON18                     (MT6359_PMIC_REG_BASE+0xf2c)
#define MT6359_BIF_CON19                     (MT6359_PMIC_REG_BASE+0xf2e)
#define MT6359_BIF_CON20                     (MT6359_PMIC_REG_BASE+0xf30)
#define MT6359_BIF_CON21                     (MT6359_PMIC_REG_BASE+0xf32)
#define MT6359_BIF_CON22                     (MT6359_PMIC_REG_BASE+0xf34)
#define MT6359_BIF_CON23                     (MT6359_PMIC_REG_BASE+0xf36)
#define MT6359_BIF_CON24                     (MT6359_PMIC_REG_BASE+0xf38)
#define MT6359_BIF_CON25                     (MT6359_PMIC_REG_BASE+0xf3a)
#define MT6359_BIF_CON26                     (MT6359_PMIC_REG_BASE+0xf3c)
#define MT6359_BIF_CON27                     (MT6359_PMIC_REG_BASE+0xf3e)
#define MT6359_BIF_CON28                     (MT6359_PMIC_REG_BASE+0xf40)
#define MT6359_BIF_CON29                     (MT6359_PMIC_REG_BASE+0xf42)
#define MT6359_BIF_CON30                     (MT6359_PMIC_REG_BASE+0xf44)
#define MT6359_BIF_CON31                     (MT6359_PMIC_REG_BASE+0xf46)
#define MT6359_BIF_CON32                     (MT6359_PMIC_REG_BASE+0xf48)
#define MT6359_BIF_CON33                     (MT6359_PMIC_REG_BASE+0xf4a)
#define MT6359_BIF_CON34                     (MT6359_PMIC_REG_BASE+0xf4c)
#define MT6359_BIF_CON35                     (MT6359_PMIC_REG_BASE+0xf4e)
#define MT6359_BIF_CON36                     (MT6359_PMIC_REG_BASE+0xf50)
#define MT6359_BIF_CON37                     (MT6359_PMIC_REG_BASE+0xf52)
#define MT6359_BIF_CON38                     (MT6359_PMIC_REG_BASE+0xf54)
#define MT6359_BIF_CON39                     (MT6359_PMIC_REG_BASE+0xf56)
#define MT6359_HK_TOP_ID                     (MT6359_PMIC_REG_BASE+0xf80)
#define MT6359_HK_TOP_REV0                   (MT6359_PMIC_REG_BASE+0xf82)
#define MT6359_HK_TOP_DBI                    (MT6359_PMIC_REG_BASE+0xf84)
#define MT6359_HK_TOP_DXI                    (MT6359_PMIC_REG_BASE+0xf86)
#define MT6359_HK_TPM0                       (MT6359_PMIC_REG_BASE+0xf88)
#define MT6359_HK_TPM1                       (MT6359_PMIC_REG_BASE+0xf8a)
#define MT6359_HK_TOP_CLK_CON0               (MT6359_PMIC_REG_BASE+0xf8c)
#define MT6359_HK_TOP_CLK_CON1               (MT6359_PMIC_REG_BASE+0xf8e)
#define MT6359_HK_TOP_RST_CON0               (MT6359_PMIC_REG_BASE+0xf90)
#define MT6359_HK_TOP_INT_CON0               (MT6359_PMIC_REG_BASE+0xf92)
#define MT6359_HK_TOP_INT_CON0_SET           (MT6359_PMIC_REG_BASE+0xf94)
#define MT6359_HK_TOP_INT_CON0_CLR           (MT6359_PMIC_REG_BASE+0xf96)
#define MT6359_HK_TOP_INT_MASK_CON0          (MT6359_PMIC_REG_BASE+0xf98)
#define MT6359_HK_TOP_INT_MASK_CON0_SET      (MT6359_PMIC_REG_BASE+0xf9a)
#define MT6359_HK_TOP_INT_MASK_CON0_CLR      (MT6359_PMIC_REG_BASE+0xf9c)
#define MT6359_HK_TOP_INT_STATUS0            (MT6359_PMIC_REG_BASE+0xf9e)
#define MT6359_HK_TOP_INT_RAW_STATUS0        (MT6359_PMIC_REG_BASE+0xfa0)
#define MT6359_HK_TOP_MON_CON0               (MT6359_PMIC_REG_BASE+0xfa2)
#define MT6359_HK_TOP_MON_CON1               (MT6359_PMIC_REG_BASE+0xfa4)
#define MT6359_HK_TOP_MON_CON2               (MT6359_PMIC_REG_BASE+0xfa6)
#define MT6359_HK_TOP_CHR_CON                (MT6359_PMIC_REG_BASE+0xfa8)
#define MT6359_HK_TOP_ANA_CON                (MT6359_PMIC_REG_BASE+0xfaa)
#define MT6359_HK_TOP_AUXADC_ANA             (MT6359_PMIC_REG_BASE+0xfac)
#define MT6359_HK_TOP_STRUP                  (MT6359_PMIC_REG_BASE+0xfae)
#define MT6359_HK_TOP_LDO_CON                (MT6359_PMIC_REG_BASE+0xfb0)
#define MT6359_HK_TOP_LDO_STATUS             (MT6359_PMIC_REG_BASE+0xfb2)
#define MT6359_HK_TOP_WKEY                   (MT6359_PMIC_REG_BASE+0xfb4)
#define MT6359_AUXADC_DSN_ID                 (MT6359_PMIC_REG_BASE+0x1000)
#define MT6359_AUXADC_DSN_REV0               (MT6359_PMIC_REG_BASE+0x1002)
#define MT6359_AUXADC_DSN_DBI                (MT6359_PMIC_REG_BASE+0x1004)
#define MT6359_AUXADC_DSN_FPI                (MT6359_PMIC_REG_BASE+0x1006)
#define MT6359_AUXADC_ANA_CON0               (MT6359_PMIC_REG_BASE+0x1008)
#define MT6359_AUXADC_ANA_CON1               (MT6359_PMIC_REG_BASE+0x100a)
#define MT6359_AUXADC_ELR_NUM                (MT6359_PMIC_REG_BASE+0x100c)
#define MT6359_AUXADC_ELR_0                  (MT6359_PMIC_REG_BASE+0x100e)
#define MT6359_AUXADC_DIG_1_DSN_ID           (MT6359_PMIC_REG_BASE+0x1080)
#define MT6359_AUXADC_DIG_1_DSN_REV0         (MT6359_PMIC_REG_BASE+0x1082)
#define MT6359_AUXADC_DIG_1_DSN_DBI          (MT6359_PMIC_REG_BASE+0x1084)
#define MT6359_AUXADC_DIG_1_DSN_DXI          (MT6359_PMIC_REG_BASE+0x1086)
#define MT6359_AUXADC_ADC0                   (MT6359_PMIC_REG_BASE+0x1088)
#define MT6359_AUXADC_ADC1                   (MT6359_PMIC_REG_BASE+0x108a)
#define MT6359_AUXADC_ADC2                   (MT6359_PMIC_REG_BASE+0x108c)
#define MT6359_AUXADC_ADC3                   (MT6359_PMIC_REG_BASE+0x108e)
#define MT6359_AUXADC_ADC4                   (MT6359_PMIC_REG_BASE+0x1090)
#define MT6359_AUXADC_ADC5                   (MT6359_PMIC_REG_BASE+0x1092)
#define MT6359_AUXADC_ADC6                   (MT6359_PMIC_REG_BASE+0x1094)
#define MT6359_AUXADC_ADC7                   (MT6359_PMIC_REG_BASE+0x1096)
#define MT6359_AUXADC_ADC8                   (MT6359_PMIC_REG_BASE+0x1098)
#define MT6359_AUXADC_ADC9                   (MT6359_PMIC_REG_BASE+0x109a)
#define MT6359_AUXADC_ADC10                  (MT6359_PMIC_REG_BASE+0x109c)
#define MT6359_AUXADC_ADC11                  (MT6359_PMIC_REG_BASE+0x109e)
#define MT6359_AUXADC_ADC12                  (MT6359_PMIC_REG_BASE+0x10a0)
#define MT6359_AUXADC_ADC15                  (MT6359_PMIC_REG_BASE+0x10a2)
#define MT6359_AUXADC_ADC16                  (MT6359_PMIC_REG_BASE+0x10a4)
#define MT6359_AUXADC_ADC17                  (MT6359_PMIC_REG_BASE+0x10a6)
#define MT6359_AUXADC_ADC18                  (MT6359_PMIC_REG_BASE+0x10a8)
#define MT6359_AUXADC_ADC19                  (MT6359_PMIC_REG_BASE+0x10aa)
#define MT6359_AUXADC_ADC20                  (MT6359_PMIC_REG_BASE+0x10ac)
#define MT6359_AUXADC_ADC21                  (MT6359_PMIC_REG_BASE+0x10ae)
#define MT6359_AUXADC_ADC22                  (MT6359_PMIC_REG_BASE+0x10b0)
#define MT6359_AUXADC_ADC23                  (MT6359_PMIC_REG_BASE+0x10b2)
#define MT6359_AUXADC_ADC24                  (MT6359_PMIC_REG_BASE+0x10b4)
#define MT6359_AUXADC_ADC26                  (MT6359_PMIC_REG_BASE+0x10b6)
#define MT6359_AUXADC_ADC27                  (MT6359_PMIC_REG_BASE+0x10b8)
#define MT6359_AUXADC_ADC30                  (MT6359_PMIC_REG_BASE+0x10ba)
#define MT6359_AUXADC_ADC32                  (MT6359_PMIC_REG_BASE+0x10bc)
#define MT6359_AUXADC_ADC33                  (MT6359_PMIC_REG_BASE+0x10be)
#define MT6359_AUXADC_ADC34                  (MT6359_PMIC_REG_BASE+0x10c0)
#define MT6359_AUXADC_ADC37                  (MT6359_PMIC_REG_BASE+0x10c2)
#define MT6359_AUXADC_ADC38                  (MT6359_PMIC_REG_BASE+0x10c4)
#define MT6359_AUXADC_ADC39                  (MT6359_PMIC_REG_BASE+0x10c6)
#define MT6359_AUXADC_ADC40                  (MT6359_PMIC_REG_BASE+0x10c8)
#define MT6359_AUXADC_STA0                   (MT6359_PMIC_REG_BASE+0x10ca)
#define MT6359_AUXADC_STA1                   (MT6359_PMIC_REG_BASE+0x10cc)
#define MT6359_AUXADC_STA2                   (MT6359_PMIC_REG_BASE+0x10ce)
#define MT6359_AUXADC_DIG_2_DSN_ID           (MT6359_PMIC_REG_BASE+0x1100)
#define MT6359_AUXADC_DIG_2_DSN_REV0         (MT6359_PMIC_REG_BASE+0x1102)
#define MT6359_AUXADC_DIG_2_DSN_DBI          (MT6359_PMIC_REG_BASE+0x1104)
#define MT6359_AUXADC_DIG_2_DSN_DXI          (MT6359_PMIC_REG_BASE+0x1106)
#define MT6359_AUXADC_RQST0                  (MT6359_PMIC_REG_BASE+0x1108)
#define MT6359_AUXADC_RQST1                  (MT6359_PMIC_REG_BASE+0x110a)
#define MT6359_AUXADC_DIG_3_DSN_ID           (MT6359_PMIC_REG_BASE+0x1180)
#define MT6359_AUXADC_DIG_3_DSN_REV0         (MT6359_PMIC_REG_BASE+0x1182)
#define MT6359_AUXADC_DIG_3_DSN_DBI          (MT6359_PMIC_REG_BASE+0x1184)
#define MT6359_AUXADC_DIG_3_DSN_DXI          (MT6359_PMIC_REG_BASE+0x1186)
#define MT6359_AUXADC_CON0                   (MT6359_PMIC_REG_BASE+0x1188)
#define MT6359_AUXADC_CON0_SET               (MT6359_PMIC_REG_BASE+0x118a)
#define MT6359_AUXADC_CON0_CLR               (MT6359_PMIC_REG_BASE+0x118c)
#define MT6359_AUXADC_CON1                   (MT6359_PMIC_REG_BASE+0x118e)
#define MT6359_AUXADC_CON2                   (MT6359_PMIC_REG_BASE+0x1190)
#define MT6359_AUXADC_CON3                   (MT6359_PMIC_REG_BASE+0x1192)
#define MT6359_AUXADC_CON4                   (MT6359_PMIC_REG_BASE+0x1194)
#define MT6359_AUXADC_CON5                   (MT6359_PMIC_REG_BASE+0x1196)
#define MT6359_AUXADC_CON6                   (MT6359_PMIC_REG_BASE+0x1198)
#define MT6359_AUXADC_CON7                   (MT6359_PMIC_REG_BASE+0x119a)
#define MT6359_AUXADC_CON8                   (MT6359_PMIC_REG_BASE+0x119c)
#define MT6359_AUXADC_CON9                   (MT6359_PMIC_REG_BASE+0x119e)
#define MT6359_AUXADC_CON10                  (MT6359_PMIC_REG_BASE+0x11a0)
#define MT6359_AUXADC_CON11                  (MT6359_PMIC_REG_BASE+0x11a2)
#define MT6359_AUXADC_CON12                  (MT6359_PMIC_REG_BASE+0x11a4)
#define MT6359_AUXADC_CON13                  (MT6359_PMIC_REG_BASE+0x11a6)
#define MT6359_AUXADC_CON14                  (MT6359_PMIC_REG_BASE+0x11a8)
#define MT6359_AUXADC_CON15                  (MT6359_PMIC_REG_BASE+0x11aa)
#define MT6359_AUXADC_CON16                  (MT6359_PMIC_REG_BASE+0x11ac)
#define MT6359_AUXADC_CON17                  (MT6359_PMIC_REG_BASE+0x11ae)
#define MT6359_AUXADC_CON18                  (MT6359_PMIC_REG_BASE+0x11b0)
#define MT6359_AUXADC_CON19                  (MT6359_PMIC_REG_BASE+0x11b2)
#define MT6359_AUXADC_CON20                  (MT6359_PMIC_REG_BASE+0x11b4)
#define MT6359_AUXADC_CON21                  (MT6359_PMIC_REG_BASE+0x11b6)
#define MT6359_AUXADC_AUTORPT0               (MT6359_PMIC_REG_BASE+0x11b8)
#define MT6359_AUXADC_ACCDET                 (MT6359_PMIC_REG_BASE+0x11ba)
#define MT6359_AUXADC_DBG0                   (MT6359_PMIC_REG_BASE+0x11bc)
#define MT6359_AUXADC_NAG_0                  (MT6359_PMIC_REG_BASE+0x11be)
#define MT6359_AUXADC_NAG_1                  (MT6359_PMIC_REG_BASE+0x11c0)
#define MT6359_AUXADC_NAG_2                  (MT6359_PMIC_REG_BASE+0x11c2)
#define MT6359_AUXADC_NAG_3                  (MT6359_PMIC_REG_BASE+0x11c4)
#define MT6359_AUXADC_NAG_4                  (MT6359_PMIC_REG_BASE+0x11c6)
#define MT6359_AUXADC_NAG_5                  (MT6359_PMIC_REG_BASE+0x11c8)
#define MT6359_AUXADC_NAG_6                  (MT6359_PMIC_REG_BASE+0x11ca)
#define MT6359_AUXADC_NAG_7                  (MT6359_PMIC_REG_BASE+0x11cc)
#define MT6359_AUXADC_NAG_8                  (MT6359_PMIC_REG_BASE+0x11ce)
#define MT6359_AUXADC_NAG_9                  (MT6359_PMIC_REG_BASE+0x11d0)
#define MT6359_AUXADC_NAG_10                 (MT6359_PMIC_REG_BASE+0x11d2)
#define MT6359_AUXADC_NAG_11                 (MT6359_PMIC_REG_BASE+0x11d4)
#define MT6359_AUXADC_DIG_3_ELR_NUM          (MT6359_PMIC_REG_BASE+0x11d6)
#define MT6359_AUXADC_DIG_3_ELR0             (MT6359_PMIC_REG_BASE+0x11d8)
#define MT6359_AUXADC_DIG_3_ELR1             (MT6359_PMIC_REG_BASE+0x11da)
#define MT6359_AUXADC_DIG_3_ELR2             (MT6359_PMIC_REG_BASE+0x11dc)
#define MT6359_AUXADC_DIG_3_ELR3             (MT6359_PMIC_REG_BASE+0x11de)
#define MT6359_AUXADC_DIG_3_ELR4             (MT6359_PMIC_REG_BASE+0x11e0)
#define MT6359_AUXADC_DIG_3_ELR5             (MT6359_PMIC_REG_BASE+0x11e2)
#define MT6359_AUXADC_DIG_3_ELR6             (MT6359_PMIC_REG_BASE+0x11e4)
#define MT6359_AUXADC_DIG_3_ELR7             (MT6359_PMIC_REG_BASE+0x11e6)
#define MT6359_AUXADC_DIG_3_ELR8             (MT6359_PMIC_REG_BASE+0x11e8)
#define MT6359_AUXADC_DIG_3_ELR9             (MT6359_PMIC_REG_BASE+0x11ea)
#define MT6359_AUXADC_DIG_3_ELR10            (MT6359_PMIC_REG_BASE+0x11ec)
#define MT6359_AUXADC_DIG_3_ELR11            (MT6359_PMIC_REG_BASE+0x11ee)
#define MT6359_AUXADC_DIG_3_ELR12            (MT6359_PMIC_REG_BASE+0x11f0)
#define MT6359_AUXADC_DIG_3_ELR13            (MT6359_PMIC_REG_BASE+0x11f2)
#define MT6359_AUXADC_DIG_3_ELR14            (MT6359_PMIC_REG_BASE+0x11f4)
#define MT6359_AUXADC_DIG_3_ELR15            (MT6359_PMIC_REG_BASE+0x11f6)
#define MT6359_AUXADC_DIG_3_ELR16            (MT6359_PMIC_REG_BASE+0x11f8)
#define MT6359_AUXADC_DIG_4_DSN_ID           (MT6359_PMIC_REG_BASE+0x1200)
#define MT6359_AUXADC_DIG_4_DSN_REV0         (MT6359_PMIC_REG_BASE+0x1202)
#define MT6359_AUXADC_DIG_4_DSN_DBI          (MT6359_PMIC_REG_BASE+0x1204)
#define MT6359_AUXADC_DIG_4_DSN_DXI          (MT6359_PMIC_REG_BASE+0x1206)
#define MT6359_AUXADC_IMP0                   (MT6359_PMIC_REG_BASE+0x1208)
#define MT6359_AUXADC_IMP1                   (MT6359_PMIC_REG_BASE+0x120a)
#define MT6359_AUXADC_IMP2                   (MT6359_PMIC_REG_BASE+0x120c)
#define MT6359_AUXADC_IMP3                   (MT6359_PMIC_REG_BASE+0x120e)
#define MT6359_AUXADC_IMP4                   (MT6359_PMIC_REG_BASE+0x1210)
#define MT6359_AUXADC_IMP5                   (MT6359_PMIC_REG_BASE+0x1212)
#define MT6359_AUXADC_LBAT0                  (MT6359_PMIC_REG_BASE+0x1214)
#define MT6359_AUXADC_LBAT1                  (MT6359_PMIC_REG_BASE+0x1216)
#define MT6359_AUXADC_LBAT2                  (MT6359_PMIC_REG_BASE+0x1218)
#define MT6359_AUXADC_LBAT3                  (MT6359_PMIC_REG_BASE+0x121a)
#define MT6359_AUXADC_LBAT4                  (MT6359_PMIC_REG_BASE+0x121c)
#define MT6359_AUXADC_LBAT5                  (MT6359_PMIC_REG_BASE+0x121e)
#define MT6359_AUXADC_LBAT6                  (MT6359_PMIC_REG_BASE+0x1220)
#define MT6359_AUXADC_LBAT7                  (MT6359_PMIC_REG_BASE+0x1222)
#define MT6359_AUXADC_LBAT8                  (MT6359_PMIC_REG_BASE+0x1224)
#define MT6359_AUXADC_BAT_TEMP_0             (MT6359_PMIC_REG_BASE+0x1226)
#define MT6359_AUXADC_BAT_TEMP_1             (MT6359_PMIC_REG_BASE+0x1228)
#define MT6359_AUXADC_BAT_TEMP_2             (MT6359_PMIC_REG_BASE+0x122a)
#define MT6359_AUXADC_BAT_TEMP_3             (MT6359_PMIC_REG_BASE+0x122c)
#define MT6359_AUXADC_BAT_TEMP_4             (MT6359_PMIC_REG_BASE+0x122e)
#define MT6359_AUXADC_BAT_TEMP_5             (MT6359_PMIC_REG_BASE+0x1230)
#define MT6359_AUXADC_BAT_TEMP_6             (MT6359_PMIC_REG_BASE+0x1232)
#define MT6359_AUXADC_BAT_TEMP_7             (MT6359_PMIC_REG_BASE+0x1234)
#define MT6359_AUXADC_BAT_TEMP_8             (MT6359_PMIC_REG_BASE+0x1236)
#define MT6359_AUXADC_BAT_TEMP_9             (MT6359_PMIC_REG_BASE+0x1238)
#define MT6359_AUXADC_LBAT2_0                (MT6359_PMIC_REG_BASE+0x123a)
#define MT6359_AUXADC_LBAT2_1                (MT6359_PMIC_REG_BASE+0x123c)
#define MT6359_AUXADC_LBAT2_2                (MT6359_PMIC_REG_BASE+0x123e)
#define MT6359_AUXADC_LBAT2_3                (MT6359_PMIC_REG_BASE+0x1240)
#define MT6359_AUXADC_LBAT2_4                (MT6359_PMIC_REG_BASE+0x1242)
#define MT6359_AUXADC_LBAT2_5                (MT6359_PMIC_REG_BASE+0x1244)
#define MT6359_AUXADC_LBAT2_6                (MT6359_PMIC_REG_BASE+0x1246)
#define MT6359_AUXADC_LBAT2_7                (MT6359_PMIC_REG_BASE+0x1248)
#define MT6359_AUXADC_LBAT2_8                (MT6359_PMIC_REG_BASE+0x124a)
#define MT6359_AUXADC_THR0                   (MT6359_PMIC_REG_BASE+0x124c)
#define MT6359_AUXADC_THR1                   (MT6359_PMIC_REG_BASE+0x124e)
#define MT6359_AUXADC_THR2                   (MT6359_PMIC_REG_BASE+0x1250)
#define MT6359_AUXADC_THR3                   (MT6359_PMIC_REG_BASE+0x1252)
#define MT6359_AUXADC_THR4                   (MT6359_PMIC_REG_BASE+0x1254)
#define MT6359_AUXADC_THR5                   (MT6359_PMIC_REG_BASE+0x1256)
#define MT6359_AUXADC_THR6                   (MT6359_PMIC_REG_BASE+0x1258)
#define MT6359_AUXADC_THR7                   (MT6359_PMIC_REG_BASE+0x125a)
#define MT6359_AUXADC_THR8                   (MT6359_PMIC_REG_BASE+0x125c)
#define MT6359_AUXADC_MDRT_0                 (MT6359_PMIC_REG_BASE+0x125e)
#define MT6359_AUXADC_MDRT_1                 (MT6359_PMIC_REG_BASE+0x1260)
#define MT6359_AUXADC_MDRT_2                 (MT6359_PMIC_REG_BASE+0x1262)
#define MT6359_AUXADC_MDRT_3                 (MT6359_PMIC_REG_BASE+0x1264)
#define MT6359_AUXADC_MDRT_4                 (MT6359_PMIC_REG_BASE+0x1266)
#define MT6359_AUXADC_MDRT_5                 (MT6359_PMIC_REG_BASE+0x1268)
#define MT6359_AUXADC_DCXO_MDRT_1            (MT6359_PMIC_REG_BASE+0x126a)
#define MT6359_AUXADC_DCXO_MDRT_2            (MT6359_PMIC_REG_BASE+0x126c)
#define MT6359_AUXADC_DCXO_MDRT_3            (MT6359_PMIC_REG_BASE+0x126e)
#define MT6359_AUXADC_DCXO_MDRT_4            (MT6359_PMIC_REG_BASE+0x1270)
#define MT6359_AUXADC_RSV_1                  (MT6359_PMIC_REG_BASE+0x1272)
#define MT6359_AUXADC_PRI_NEW                (MT6359_PMIC_REG_BASE+0x1274)
#define MT6359_AUXADC_SPL_LIST_0             (MT6359_PMIC_REG_BASE+0x1276)
#define MT6359_AUXADC_SPL_LIST_1             (MT6359_PMIC_REG_BASE+0x1278)
#define MT6359_AUXADC_SPL_LIST_2             (MT6359_PMIC_REG_BASE+0x127a)
#define MT6359_BUCK_TOP_DSN_ID               (MT6359_PMIC_REG_BASE+0x1400)
#define MT6359_BUCK_TOP_DSN_REV0             (MT6359_PMIC_REG_BASE+0x1402)
#define MT6359_BUCK_TOP_DBI                  (MT6359_PMIC_REG_BASE+0x1404)
#define MT6359_BUCK_TOP_DXI                  (MT6359_PMIC_REG_BASE+0x1406)
#define MT6359_BUCK_TOP_PAM0                 (MT6359_PMIC_REG_BASE+0x1408)
#define MT6359_BUCK_TOP_PAM1                 (MT6359_PMIC_REG_BASE+0x140a)
#define MT6359_BUCK_TOP_CLK_CON0             (MT6359_PMIC_REG_BASE+0x140c)
#define MT6359_BUCK_TOP_CLK_CON0_SET         (MT6359_PMIC_REG_BASE+0x140e)
#define MT6359_BUCK_TOP_CLK_CON0_CLR         (MT6359_PMIC_REG_BASE+0x1410)
#define MT6359_BUCK_TOP_CLK_HWEN_CON0        (MT6359_PMIC_REG_BASE+0x1412)
#define MT6359_BUCK_TOP_CLK_HWEN_CON0_SET    (MT6359_PMIC_REG_BASE+0x1414)
#define MT6359_BUCK_TOP_CLK_HWEN_CON0_CLR    (MT6359_PMIC_REG_BASE+0x1416)
#define MT6359_BUCK_TOP_INT_CON0             (MT6359_PMIC_REG_BASE+0x1418)
#define MT6359_BUCK_TOP_INT_CON0_SET         (MT6359_PMIC_REG_BASE+0x141a)
#define MT6359_BUCK_TOP_INT_CON0_CLR         (MT6359_PMIC_REG_BASE+0x141c)
#define MT6359_BUCK_TOP_INT_MASK_CON0        (MT6359_PMIC_REG_BASE+0x141e)
#define MT6359_BUCK_TOP_INT_MASK_CON0_SET    (MT6359_PMIC_REG_BASE+0x1420)
#define MT6359_BUCK_TOP_INT_MASK_CON0_CLR    (MT6359_PMIC_REG_BASE+0x1422)
#define MT6359_BUCK_TOP_INT_STATUS0          (MT6359_PMIC_REG_BASE+0x1424)
#define MT6359_BUCK_TOP_INT_RAW_STATUS0      (MT6359_PMIC_REG_BASE+0x1426)
#define MT6359_BUCK_TOP_VOW_CON              (MT6359_PMIC_REG_BASE+0x1428)
#define MT6359_BUCK_TOP_STB_CON              (MT6359_PMIC_REG_BASE+0x142a)
#define MT6359_BUCK_TOP_VGP2_MINFREQ_CON     (MT6359_PMIC_REG_BASE+0x142c)
#define MT6359_BUCK_TOP_VPA_MINFREQ_CON      (MT6359_PMIC_REG_BASE+0x142e)
#define MT6359_BUCK_TOP_OC_CON0              (MT6359_PMIC_REG_BASE+0x1430)
#define MT6359_BUCK_TOP_KEY_PROT             (MT6359_PMIC_REG_BASE+0x1432)
#define MT6359_BUCK_TOP_WDTDBG0              (MT6359_PMIC_REG_BASE+0x1434)
#define MT6359_BUCK_TOP_WDTDBG1              (MT6359_PMIC_REG_BASE+0x1436)
#define MT6359_BUCK_TOP_WDTDBG2              (MT6359_PMIC_REG_BASE+0x1438)
#define MT6359_BUCK_TOP_WDTDBG3              (MT6359_PMIC_REG_BASE+0x143a)
#define MT6359_BUCK_TOP_WDTDBG4              (MT6359_PMIC_REG_BASE+0x143c)
#define MT6359_BUCK_TOP_ELR_NUM              (MT6359_PMIC_REG_BASE+0x143e)
#define MT6359_BUCK_TOP_ELR0                 (MT6359_PMIC_REG_BASE+0x1440)
#define MT6359_BUCK_TOP_ELR1                 (MT6359_PMIC_REG_BASE+0x1442)
#define MT6359_BUCK_TOP_ELR2                 (MT6359_PMIC_REG_BASE+0x1444)
#define MT6359_BUCK_VPU_DSN_ID               (MT6359_PMIC_REG_BASE+0x1480)
#define MT6359_BUCK_VPU_DSN_REV0             (MT6359_PMIC_REG_BASE+0x1482)
#define MT6359_BUCK_VPU_DSN_DBI              (MT6359_PMIC_REG_BASE+0x1484)
#define MT6359_BUCK_VPU_DSN_DXI              (MT6359_PMIC_REG_BASE+0x1486)
#define MT6359_BUCK_VPU_CON0                 (MT6359_PMIC_REG_BASE+0x1488)
#define MT6359_BUCK_VPU_CON0_SET             (MT6359_PMIC_REG_BASE+0x148a)
#define MT6359_BUCK_VPU_CON0_CLR             (MT6359_PMIC_REG_BASE+0x148c)
#define MT6359_BUCK_VPU_CON1                 (MT6359_PMIC_REG_BASE+0x148e)
#define MT6359_BUCK_VPU_SLP_CON              (MT6359_PMIC_REG_BASE+0x1490)
#define MT6359_BUCK_VPU_CFG0                 (MT6359_PMIC_REG_BASE+0x1492)
#define MT6359_BUCK_VPU_OP_EN                (MT6359_PMIC_REG_BASE+0x1494)
#define MT6359_BUCK_VPU_OP_EN_SET            (MT6359_PMIC_REG_BASE+0x1496)
#define MT6359_BUCK_VPU_OP_EN_CLR            (MT6359_PMIC_REG_BASE+0x1498)
#define MT6359_BUCK_VPU_OP_CFG               (MT6359_PMIC_REG_BASE+0x149a)
#define MT6359_BUCK_VPU_OP_CFG_SET           (MT6359_PMIC_REG_BASE+0x149c)
#define MT6359_BUCK_VPU_OP_CFG_CLR           (MT6359_PMIC_REG_BASE+0x149e)
#define MT6359_BUCK_VPU_OP_MODE              (MT6359_PMIC_REG_BASE+0x14a0)
#define MT6359_BUCK_VPU_OP_MODE_SET          (MT6359_PMIC_REG_BASE+0x14a2)
#define MT6359_BUCK_VPU_OP_MODE_CLR          (MT6359_PMIC_REG_BASE+0x14a4)
#define MT6359_BUCK_VPU_DBG0                 (MT6359_PMIC_REG_BASE+0x14a6)
#define MT6359_BUCK_VPU_DBG1                 (MT6359_PMIC_REG_BASE+0x14a8)
#define MT6359_BUCK_VPU_ELR_NUM              (MT6359_PMIC_REG_BASE+0x14aa)
#define MT6359_BUCK_VPU_ELR0                 (MT6359_PMIC_REG_BASE+0x14ac)
#define MT6359_BUCK_VCORE_DSN_ID             (MT6359_PMIC_REG_BASE+0x1500)
#define MT6359_BUCK_VCORE_DSN_REV0           (MT6359_PMIC_REG_BASE+0x1502)
#define MT6359_BUCK_VCORE_DSN_DBI            (MT6359_PMIC_REG_BASE+0x1504)
#define MT6359_BUCK_VCORE_DSN_DXI            (MT6359_PMIC_REG_BASE+0x1506)
#define MT6359_BUCK_VCORE_CON0               (MT6359_PMIC_REG_BASE+0x1508)
#define MT6359_BUCK_VCORE_CON0_SET           (MT6359_PMIC_REG_BASE+0x150a)
#define MT6359_BUCK_VCORE_CON0_CLR           (MT6359_PMIC_REG_BASE+0x150c)
#define MT6359_BUCK_VCORE_CON1               (MT6359_PMIC_REG_BASE+0x150e)
#define MT6359_BUCK_VCORE_SLP_CON            (MT6359_PMIC_REG_BASE+0x1510)
#define MT6359_BUCK_VCORE_CFG0               (MT6359_PMIC_REG_BASE+0x1512)
#define MT6359_BUCK_VCORE_OP_EN              (MT6359_PMIC_REG_BASE+0x1514)
#define MT6359_BUCK_VCORE_OP_EN_SET          (MT6359_PMIC_REG_BASE+0x1516)
#define MT6359_BUCK_VCORE_OP_EN_CLR          (MT6359_PMIC_REG_BASE+0x1518)
#define MT6359_BUCK_VCORE_OP_CFG             (MT6359_PMIC_REG_BASE+0x151a)
#define MT6359_BUCK_VCORE_OP_CFG_SET         (MT6359_PMIC_REG_BASE+0x151c)
#define MT6359_BUCK_VCORE_OP_CFG_CLR         (MT6359_PMIC_REG_BASE+0x151e)
#define MT6359_BUCK_VCORE_OP_MODE            (MT6359_PMIC_REG_BASE+0x1520)
#define MT6359_BUCK_VCORE_OP_MODE_SET        (MT6359_PMIC_REG_BASE+0x1522)
#define MT6359_BUCK_VCORE_OP_MODE_CLR        (MT6359_PMIC_REG_BASE+0x1524)
#define MT6359_BUCK_VCORE_DBG0               (MT6359_PMIC_REG_BASE+0x1526)
#define MT6359_BUCK_VCORE_DBG1               (MT6359_PMIC_REG_BASE+0x1528)
#define MT6359_BUCK_VCORE_ELR_NUM            (MT6359_PMIC_REG_BASE+0x152a)
#define MT6359_BUCK_VCORE_ELR0               (MT6359_PMIC_REG_BASE+0x152c)
#define MT6359_BUCK_VGPU11_DSN_ID            (MT6359_PMIC_REG_BASE+0x1580)
#define MT6359_BUCK_VGPU11_DSN_REV0          (MT6359_PMIC_REG_BASE+0x1582)
#define MT6359_BUCK_VGPU11_DSN_DBI           (MT6359_PMIC_REG_BASE+0x1584)
#define MT6359_BUCK_VGPU11_DSN_DXI           (MT6359_PMIC_REG_BASE+0x1586)
#define MT6359_BUCK_VGPU11_CON0              (MT6359_PMIC_REG_BASE+0x1588)
#define MT6359_BUCK_VGPU11_CON0_SET          (MT6359_PMIC_REG_BASE+0x158a)
#define MT6359_BUCK_VGPU11_CON0_CLR          (MT6359_PMIC_REG_BASE+0x158c)
#define MT6359_BUCK_VGPU11_CON1              (MT6359_PMIC_REG_BASE+0x158e)
#define MT6359_BUCK_VGPU11_SLP_CON           (MT6359_PMIC_REG_BASE+0x1590)
#define MT6359_BUCK_VGPU11_CFG0              (MT6359_PMIC_REG_BASE+0x1592)
#define MT6359_BUCK_VGPU11_OP_EN             (MT6359_PMIC_REG_BASE+0x1594)
#define MT6359_BUCK_VGPU11_OP_EN_SET         (MT6359_PMIC_REG_BASE+0x1596)
#define MT6359_BUCK_VGPU11_OP_EN_CLR         (MT6359_PMIC_REG_BASE+0x1598)
#define MT6359_BUCK_VGPU11_OP_CFG            (MT6359_PMIC_REG_BASE+0x159a)
#define MT6359_BUCK_VGPU11_OP_CFG_SET        (MT6359_PMIC_REG_BASE+0x159c)
#define MT6359_BUCK_VGPU11_OP_CFG_CLR        (MT6359_PMIC_REG_BASE+0x159e)
#define MT6359_BUCK_VGPU11_OP_MODE           (MT6359_PMIC_REG_BASE+0x15a0)
#define MT6359_BUCK_VGPU11_OP_MODE_SET       (MT6359_PMIC_REG_BASE+0x15a2)
#define MT6359_BUCK_VGPU11_OP_MODE_CLR       (MT6359_PMIC_REG_BASE+0x15a4)
#define MT6359_BUCK_VGPU11_DBG0              (MT6359_PMIC_REG_BASE+0x15a6)
#define MT6359_BUCK_VGPU11_DBG1              (MT6359_PMIC_REG_BASE+0x15a8)
#define MT6359_BUCK_VGPU11_SSHUB_CON0        (MT6359_PMIC_REG_BASE+0x15aa)
#define MT6359_BUCK_VGPU11_SPI_CON0          (MT6359_PMIC_REG_BASE+0x15ac)
#define MT6359_BUCK_VGPU11_BT_LP_CON0        (MT6359_PMIC_REG_BASE+0x15ae)
#define MT6359_BUCK_VGPU11_STALL_TRACK0      (MT6359_PMIC_REG_BASE+0x15b0)
#define MT6359_BUCK_VGPU11_ELR_NUM           (MT6359_PMIC_REG_BASE+0x15b2)
#define MT6359_BUCK_VGPU11_ELR0              (MT6359_PMIC_REG_BASE+0x15b4)
#define MT6359_BUCK_VGPU12_DSN_ID            (MT6359_PMIC_REG_BASE+0x1600)
#define MT6359_BUCK_VGPU12_DSN_REV0          (MT6359_PMIC_REG_BASE+0x1602)
#define MT6359_BUCK_VGPU12_DSN_DBI           (MT6359_PMIC_REG_BASE+0x1604)
#define MT6359_BUCK_VGPU12_DSN_DXI           (MT6359_PMIC_REG_BASE+0x1606)
#define MT6359_BUCK_VGPU12_CON0              (MT6359_PMIC_REG_BASE+0x1608)
#define MT6359_BUCK_VGPU12_CON0_SET          (MT6359_PMIC_REG_BASE+0x160a)
#define MT6359_BUCK_VGPU12_CON0_CLR          (MT6359_PMIC_REG_BASE+0x160c)
#define MT6359_BUCK_VGPU12_CON1              (MT6359_PMIC_REG_BASE+0x160e)
#define MT6359_BUCK_VGPU12_SLP_CON           (MT6359_PMIC_REG_BASE+0x1610)
#define MT6359_BUCK_VGPU12_CFG0              (MT6359_PMIC_REG_BASE+0x1612)
#define MT6359_BUCK_VGPU12_OP_EN             (MT6359_PMIC_REG_BASE+0x1614)
#define MT6359_BUCK_VGPU12_OP_EN_SET         (MT6359_PMIC_REG_BASE+0x1616)
#define MT6359_BUCK_VGPU12_OP_EN_CLR         (MT6359_PMIC_REG_BASE+0x1618)
#define MT6359_BUCK_VGPU12_OP_CFG            (MT6359_PMIC_REG_BASE+0x161a)
#define MT6359_BUCK_VGPU12_OP_CFG_SET        (MT6359_PMIC_REG_BASE+0x161c)
#define MT6359_BUCK_VGPU12_OP_CFG_CLR        (MT6359_PMIC_REG_BASE+0x161e)
#define MT6359_BUCK_VGPU12_OP_MODE           (MT6359_PMIC_REG_BASE+0x1620)
#define MT6359_BUCK_VGPU12_OP_MODE_SET       (MT6359_PMIC_REG_BASE+0x1622)
#define MT6359_BUCK_VGPU12_OP_MODE_CLR       (MT6359_PMIC_REG_BASE+0x1624)
#define MT6359_BUCK_VGPU12_DBG0              (MT6359_PMIC_REG_BASE+0x1626)
#define MT6359_BUCK_VGPU12_DBG1              (MT6359_PMIC_REG_BASE+0x1628)
#define MT6359_BUCK_VGPU12_ELR_NUM           (MT6359_PMIC_REG_BASE+0x162a)
#define MT6359_BUCK_VGPU12_ELR0              (MT6359_PMIC_REG_BASE+0x162c)
#define MT6359_BUCK_VMODEM_DSN_ID            (MT6359_PMIC_REG_BASE+0x1680)
#define MT6359_BUCK_VMODEM_DSN_REV0          (MT6359_PMIC_REG_BASE+0x1682)
#define MT6359_BUCK_VMODEM_DSN_DBI           (MT6359_PMIC_REG_BASE+0x1684)
#define MT6359_BUCK_VMODEM_DSN_DXI           (MT6359_PMIC_REG_BASE+0x1686)
#define MT6359_BUCK_VMODEM_CON0              (MT6359_PMIC_REG_BASE+0x1688)
#define MT6359_BUCK_VMODEM_CON0_SET          (MT6359_PMIC_REG_BASE+0x168a)
#define MT6359_BUCK_VMODEM_CON0_CLR          (MT6359_PMIC_REG_BASE+0x168c)
#define MT6359_BUCK_VMODEM_CON1              (MT6359_PMIC_REG_BASE+0x168e)
#define MT6359_BUCK_VMODEM_SLP_CON           (MT6359_PMIC_REG_BASE+0x1690)
#define MT6359_BUCK_VMODEM_CFG0              (MT6359_PMIC_REG_BASE+0x1692)
#define MT6359_BUCK_VMODEM_OP_EN             (MT6359_PMIC_REG_BASE+0x1694)
#define MT6359_BUCK_VMODEM_OP_EN_SET         (MT6359_PMIC_REG_BASE+0x1696)
#define MT6359_BUCK_VMODEM_OP_EN_CLR         (MT6359_PMIC_REG_BASE+0x1698)
#define MT6359_BUCK_VMODEM_OP_CFG            (MT6359_PMIC_REG_BASE+0x169a)
#define MT6359_BUCK_VMODEM_OP_CFG_SET        (MT6359_PMIC_REG_BASE+0x169c)
#define MT6359_BUCK_VMODEM_OP_CFG_CLR        (MT6359_PMIC_REG_BASE+0x169e)
#define MT6359_BUCK_VMODEM_OP_MODE           (MT6359_PMIC_REG_BASE+0x16a0)
#define MT6359_BUCK_VMODEM_OP_MODE_SET       (MT6359_PMIC_REG_BASE+0x16a2)
#define MT6359_BUCK_VMODEM_OP_MODE_CLR       (MT6359_PMIC_REG_BASE+0x16a4)
#define MT6359_BUCK_VMODEM_DBG0              (MT6359_PMIC_REG_BASE+0x16a6)
#define MT6359_BUCK_VMODEM_DBG1              (MT6359_PMIC_REG_BASE+0x16a8)
#define MT6359_BUCK_VMODEM_STALL_TRACK0      (MT6359_PMIC_REG_BASE+0x16aa)
#define MT6359_BUCK_VMODEM_ELR_NUM           (MT6359_PMIC_REG_BASE+0x16ac)
#define MT6359_BUCK_VMODEM_ELR0              (MT6359_PMIC_REG_BASE+0x16ae)
#define MT6359_BUCK_VPROC1_DSN_ID            (MT6359_PMIC_REG_BASE+0x1700)
#define MT6359_BUCK_VPROC1_DSN_REV0          (MT6359_PMIC_REG_BASE+0x1702)
#define MT6359_BUCK_VPROC1_DSN_DBI           (MT6359_PMIC_REG_BASE+0x1704)
#define MT6359_BUCK_VPROC1_DSN_DXI           (MT6359_PMIC_REG_BASE+0x1706)
#define MT6359_BUCK_VPROC1_CON0              (MT6359_PMIC_REG_BASE+0x1708)
#define MT6359_BUCK_VPROC1_CON0_SET          (MT6359_PMIC_REG_BASE+0x170a)
#define MT6359_BUCK_VPROC1_CON0_CLR          (MT6359_PMIC_REG_BASE+0x170c)
#define MT6359_BUCK_VPROC1_CON1              (MT6359_PMIC_REG_BASE+0x170e)
#define MT6359_BUCK_VPROC1_SLP_CON           (MT6359_PMIC_REG_BASE+0x1710)
#define MT6359_BUCK_VPROC1_CFG0              (MT6359_PMIC_REG_BASE+0x1712)
#define MT6359_BUCK_VPROC1_OP_EN             (MT6359_PMIC_REG_BASE+0x1714)
#define MT6359_BUCK_VPROC1_OP_EN_SET         (MT6359_PMIC_REG_BASE+0x1716)
#define MT6359_BUCK_VPROC1_OP_EN_CLR         (MT6359_PMIC_REG_BASE+0x1718)
#define MT6359_BUCK_VPROC1_OP_CFG            (MT6359_PMIC_REG_BASE+0x171a)
#define MT6359_BUCK_VPROC1_OP_CFG_SET        (MT6359_PMIC_REG_BASE+0x171c)
#define MT6359_BUCK_VPROC1_OP_CFG_CLR        (MT6359_PMIC_REG_BASE+0x171e)
#define MT6359_BUCK_VPROC1_OP_MODE           (MT6359_PMIC_REG_BASE+0x1720)
#define MT6359_BUCK_VPROC1_OP_MODE_SET       (MT6359_PMIC_REG_BASE+0x1722)
#define MT6359_BUCK_VPROC1_OP_MODE_CLR       (MT6359_PMIC_REG_BASE+0x1724)
#define MT6359_BUCK_VPROC1_DBG0              (MT6359_PMIC_REG_BASE+0x1726)
#define MT6359_BUCK_VPROC1_DBG1              (MT6359_PMIC_REG_BASE+0x1728)
#define MT6359_BUCK_VPROC1_STALL_TRACK0      (MT6359_PMIC_REG_BASE+0x172a)
#define MT6359_BUCK_VPROC1_ELR_NUM           (MT6359_PMIC_REG_BASE+0x172c)
#define MT6359_BUCK_VPROC1_ELR0              (MT6359_PMIC_REG_BASE+0x172e)
#define MT6359_BUCK_VPROC2_DSN_ID            (MT6359_PMIC_REG_BASE+0x1780)
#define MT6359_BUCK_VPROC2_DSN_REV0          (MT6359_PMIC_REG_BASE+0x1782)
#define MT6359_BUCK_VPROC2_DSN_DBI           (MT6359_PMIC_REG_BASE+0x1784)
#define MT6359_BUCK_VPROC2_DSN_DXI           (MT6359_PMIC_REG_BASE+0x1786)
#define MT6359_BUCK_VPROC2_CON0              (MT6359_PMIC_REG_BASE+0x1788)
#define MT6359_BUCK_VPROC2_CON0_SET          (MT6359_PMIC_REG_BASE+0x178a)
#define MT6359_BUCK_VPROC2_CON0_CLR          (MT6359_PMIC_REG_BASE+0x178c)
#define MT6359_BUCK_VPROC2_CON1              (MT6359_PMIC_REG_BASE+0x178e)
#define MT6359_BUCK_VPROC2_SLP_CON           (MT6359_PMIC_REG_BASE+0x1790)
#define MT6359_BUCK_VPROC2_CFG0              (MT6359_PMIC_REG_BASE+0x1792)
#define MT6359_BUCK_VPROC2_OP_EN             (MT6359_PMIC_REG_BASE+0x1794)
#define MT6359_BUCK_VPROC2_OP_EN_SET         (MT6359_PMIC_REG_BASE+0x1796)
#define MT6359_BUCK_VPROC2_OP_EN_CLR         (MT6359_PMIC_REG_BASE+0x1798)
#define MT6359_BUCK_VPROC2_OP_CFG            (MT6359_PMIC_REG_BASE+0x179a)
#define MT6359_BUCK_VPROC2_OP_CFG_SET        (MT6359_PMIC_REG_BASE+0x179c)
#define MT6359_BUCK_VPROC2_OP_CFG_CLR        (MT6359_PMIC_REG_BASE+0x179e)
#define MT6359_BUCK_VPROC2_OP_MODE           (MT6359_PMIC_REG_BASE+0x17a0)
#define MT6359_BUCK_VPROC2_OP_MODE_SET       (MT6359_PMIC_REG_BASE+0x17a2)
#define MT6359_BUCK_VPROC2_OP_MODE_CLR       (MT6359_PMIC_REG_BASE+0x17a4)
#define MT6359_BUCK_VPROC2_DBG0              (MT6359_PMIC_REG_BASE+0x17a6)
#define MT6359_BUCK_VPROC2_DBG1              (MT6359_PMIC_REG_BASE+0x17a8)
#define MT6359_BUCK_VPROC2_TRACK0            (MT6359_PMIC_REG_BASE+0x17aa)
#define MT6359_BUCK_VPROC2_TRACK1            (MT6359_PMIC_REG_BASE+0x17ac)
#define MT6359_BUCK_VPROC2_STALL_TRACK0      (MT6359_PMIC_REG_BASE+0x17ae)
#define MT6359_BUCK_VPROC2_ELR_NUM           (MT6359_PMIC_REG_BASE+0x17b0)
#define MT6359_BUCK_VPROC2_ELR0              (MT6359_PMIC_REG_BASE+0x17b2)
#define MT6359_BUCK_VS1_DSN_ID               (MT6359_PMIC_REG_BASE+0x1800)
#define MT6359_BUCK_VS1_DSN_REV0             (MT6359_PMIC_REG_BASE+0x1802)
#define MT6359_BUCK_VS1_DSN_DBI              (MT6359_PMIC_REG_BASE+0x1804)
#define MT6359_BUCK_VS1_DSN_DXI              (MT6359_PMIC_REG_BASE+0x1806)
#define MT6359_BUCK_VS1_CON0                 (MT6359_PMIC_REG_BASE+0x1808)
#define MT6359_BUCK_VS1_CON0_SET             (MT6359_PMIC_REG_BASE+0x180a)
#define MT6359_BUCK_VS1_CON0_CLR             (MT6359_PMIC_REG_BASE+0x180c)
#define MT6359_BUCK_VS1_CON1                 (MT6359_PMIC_REG_BASE+0x180e)
#define MT6359_BUCK_VS1_SLP_CON              (MT6359_PMIC_REG_BASE+0x1810)
#define MT6359_BUCK_VS1_CFG0                 (MT6359_PMIC_REG_BASE+0x1812)
#define MT6359_BUCK_VS1_OP_EN                (MT6359_PMIC_REG_BASE+0x1814)
#define MT6359_BUCK_VS1_OP_EN_SET            (MT6359_PMIC_REG_BASE+0x1816)
#define MT6359_BUCK_VS1_OP_EN_CLR            (MT6359_PMIC_REG_BASE+0x1818)
#define MT6359_BUCK_VS1_OP_CFG               (MT6359_PMIC_REG_BASE+0x181a)
#define MT6359_BUCK_VS1_OP_CFG_SET           (MT6359_PMIC_REG_BASE+0x181c)
#define MT6359_BUCK_VS1_OP_CFG_CLR           (MT6359_PMIC_REG_BASE+0x181e)
#define MT6359_BUCK_VS1_OP_MODE              (MT6359_PMIC_REG_BASE+0x1820)
#define MT6359_BUCK_VS1_OP_MODE_SET          (MT6359_PMIC_REG_BASE+0x1822)
#define MT6359_BUCK_VS1_OP_MODE_CLR          (MT6359_PMIC_REG_BASE+0x1824)
#define MT6359_BUCK_VS1_DBG0                 (MT6359_PMIC_REG_BASE+0x1826)
#define MT6359_BUCK_VS1_DBG1                 (MT6359_PMIC_REG_BASE+0x1828)
#define MT6359_BUCK_VS1_VOTER                (MT6359_PMIC_REG_BASE+0x182a)
#define MT6359_BUCK_VS1_VOTER_SET            (MT6359_PMIC_REG_BASE+0x182c)
#define MT6359_BUCK_VS1_VOTER_CLR            (MT6359_PMIC_REG_BASE+0x182e)
#define MT6359_BUCK_VS1_VOTER_CFG            (MT6359_PMIC_REG_BASE+0x1830)
#define MT6359_BUCK_VS1_ELR_NUM              (MT6359_PMIC_REG_BASE+0x1832)
#define MT6359_BUCK_VS1_ELR0                 (MT6359_PMIC_REG_BASE+0x1834)
#define MT6359_BUCK_VS2_DSN_ID               (MT6359_PMIC_REG_BASE+0x1880)
#define MT6359_BUCK_VS2_DSN_REV0             (MT6359_PMIC_REG_BASE+0x1882)
#define MT6359_BUCK_VS2_DSN_DBI              (MT6359_PMIC_REG_BASE+0x1884)
#define MT6359_BUCK_VS2_DSN_DXI              (MT6359_PMIC_REG_BASE+0x1886)
#define MT6359_BUCK_VS2_CON0                 (MT6359_PMIC_REG_BASE+0x1888)
#define MT6359_BUCK_VS2_CON0_SET             (MT6359_PMIC_REG_BASE+0x188a)
#define MT6359_BUCK_VS2_CON0_CLR             (MT6359_PMIC_REG_BASE+0x188c)
#define MT6359_BUCK_VS2_CON1                 (MT6359_PMIC_REG_BASE+0x188e)
#define MT6359_BUCK_VS2_SLP_CON              (MT6359_PMIC_REG_BASE+0x1890)
#define MT6359_BUCK_VS2_CFG0                 (MT6359_PMIC_REG_BASE+0x1892)
#define MT6359_BUCK_VS2_OP_EN                (MT6359_PMIC_REG_BASE+0x1894)
#define MT6359_BUCK_VS2_OP_EN_SET            (MT6359_PMIC_REG_BASE+0x1896)
#define MT6359_BUCK_VS2_OP_EN_CLR            (MT6359_PMIC_REG_BASE+0x1898)
#define MT6359_BUCK_VS2_OP_CFG               (MT6359_PMIC_REG_BASE+0x189a)
#define MT6359_BUCK_VS2_OP_CFG_SET           (MT6359_PMIC_REG_BASE+0x189c)
#define MT6359_BUCK_VS2_OP_CFG_CLR           (MT6359_PMIC_REG_BASE+0x189e)
#define MT6359_BUCK_VS2_OP_MODE              (MT6359_PMIC_REG_BASE+0x18a0)
#define MT6359_BUCK_VS2_OP_MODE_SET          (MT6359_PMIC_REG_BASE+0x18a2)
#define MT6359_BUCK_VS2_OP_MODE_CLR          (MT6359_PMIC_REG_BASE+0x18a4)
#define MT6359_BUCK_VS2_DBG0                 (MT6359_PMIC_REG_BASE+0x18a6)
#define MT6359_BUCK_VS2_DBG1                 (MT6359_PMIC_REG_BASE+0x18a8)
#define MT6359_BUCK_VS2_VOTER                (MT6359_PMIC_REG_BASE+0x18aa)
#define MT6359_BUCK_VS2_VOTER_SET            (MT6359_PMIC_REG_BASE+0x18ac)
#define MT6359_BUCK_VS2_VOTER_CLR            (MT6359_PMIC_REG_BASE+0x18ae)
#define MT6359_BUCK_VS2_VOTER_CFG            (MT6359_PMIC_REG_BASE+0x18b0)
#define MT6359_BUCK_VS2_ELR_NUM              (MT6359_PMIC_REG_BASE+0x18b2)
#define MT6359_BUCK_VS2_ELR0                 (MT6359_PMIC_REG_BASE+0x18b4)
#define MT6359_BUCK_VPA_DSN_ID               (MT6359_PMIC_REG_BASE+0x1900)
#define MT6359_BUCK_VPA_DSN_REV0             (MT6359_PMIC_REG_BASE+0x1902)
#define MT6359_BUCK_VPA_DSN_DBI              (MT6359_PMIC_REG_BASE+0x1904)
#define MT6359_BUCK_VPA_DSN_DXI              (MT6359_PMIC_REG_BASE+0x1906)
#define MT6359_BUCK_VPA_CON0                 (MT6359_PMIC_REG_BASE+0x1908)
#define MT6359_BUCK_VPA_CON0_SET             (MT6359_PMIC_REG_BASE+0x190a)
#define MT6359_BUCK_VPA_CON0_CLR             (MT6359_PMIC_REG_BASE+0x190c)
#define MT6359_BUCK_VPA_CON1                 (MT6359_PMIC_REG_BASE+0x190e)
#define MT6359_BUCK_VPA_CFG0                 (MT6359_PMIC_REG_BASE+0x1910)
#define MT6359_BUCK_VPA_CFG1                 (MT6359_PMIC_REG_BASE+0x1912)
#define MT6359_BUCK_VPA_DBG0                 (MT6359_PMIC_REG_BASE+0x1914)
#define MT6359_BUCK_VPA_DBG1                 (MT6359_PMIC_REG_BASE+0x1916)
#define MT6359_BUCK_VPA_DLC_CON0             (MT6359_PMIC_REG_BASE+0x1918)
#define MT6359_BUCK_VPA_DLC_CON1             (MT6359_PMIC_REG_BASE+0x191a)
#define MT6359_BUCK_VPA_DLC_CON2             (MT6359_PMIC_REG_BASE+0x191c)
#define MT6359_BUCK_VPA_MSFG_CON0            (MT6359_PMIC_REG_BASE+0x191e)
#define MT6359_BUCK_VPA_MSFG_CON1            (MT6359_PMIC_REG_BASE+0x1920)
#define MT6359_BUCK_VPA_MSFG_RRATE0          (MT6359_PMIC_REG_BASE+0x1922)
#define MT6359_BUCK_VPA_MSFG_RRATE1          (MT6359_PMIC_REG_BASE+0x1924)
#define MT6359_BUCK_VPA_MSFG_RRATE2          (MT6359_PMIC_REG_BASE+0x1926)
#define MT6359_BUCK_VPA_MSFG_RTHD0           (MT6359_PMIC_REG_BASE+0x1928)
#define MT6359_BUCK_VPA_MSFG_RTHD1           (MT6359_PMIC_REG_BASE+0x192a)
#define MT6359_BUCK_VPA_MSFG_RTHD2           (MT6359_PMIC_REG_BASE+0x192c)
#define MT6359_BUCK_VPA_MSFG_FRATE0          (MT6359_PMIC_REG_BASE+0x192e)
#define MT6359_BUCK_VPA_MSFG_FRATE1          (MT6359_PMIC_REG_BASE+0x1930)
#define MT6359_BUCK_VPA_MSFG_FRATE2          (MT6359_PMIC_REG_BASE+0x1932)
#define MT6359_BUCK_VPA_MSFG_FTHD0           (MT6359_PMIC_REG_BASE+0x1934)
#define MT6359_BUCK_VPA_MSFG_FTHD1           (MT6359_PMIC_REG_BASE+0x1936)
#define MT6359_BUCK_VPA_MSFG_FTHD2           (MT6359_PMIC_REG_BASE+0x1938)
#define MT6359_BUCK_ANA0_DSN_ID              (MT6359_PMIC_REG_BASE+0x1980)
#define MT6359_BUCK_ANA0_DSN_REV0            (MT6359_PMIC_REG_BASE+0x1982)
#define MT6359_BUCK_ANA0_DSN_DBI             (MT6359_PMIC_REG_BASE+0x1984)
#define MT6359_BUCK_ANA0_DSN_FPI             (MT6359_PMIC_REG_BASE+0x1986)
#define MT6359_SMPS_ANA_CON0                 (MT6359_PMIC_REG_BASE+0x1988)
#define MT6359_VGPUVCORE_ANA_CON0            (MT6359_PMIC_REG_BASE+0x198a)
#define MT6359_VGPUVCORE_ANA_CON1            (MT6359_PMIC_REG_BASE+0x198c)
#define MT6359_VGPUVCORE_ANA_CON2            (MT6359_PMIC_REG_BASE+0x198e)
#define MT6359_VGPUVCORE_ANA_CON3            (MT6359_PMIC_REG_BASE+0x1990)
#define MT6359_VGPUVCORE_ANA_CON4            (MT6359_PMIC_REG_BASE+0x1992)
#define MT6359_VGPUVCORE_ANA_CON5            (MT6359_PMIC_REG_BASE+0x1994)
#define MT6359_VGPUVCORE_ANA_CON6            (MT6359_PMIC_REG_BASE+0x1996)
#define MT6359_VGPUVCORE_ANA_CON7            (MT6359_PMIC_REG_BASE+0x1998)
#define MT6359_VGPUVCORE_ANA_CON8            (MT6359_PMIC_REG_BASE+0x199a)
#define MT6359_VGPUVCORE_ANA_CON9            (MT6359_PMIC_REG_BASE+0x199c)
#define MT6359_VGPUVCORE_ANA_CON10           (MT6359_PMIC_REG_BASE+0x199e)
#define MT6359_VGPUVCORE_ANA_CON11           (MT6359_PMIC_REG_BASE+0x19a0)
#define MT6359_VGPUVCORE_ANA_CON12           (MT6359_PMIC_REG_BASE+0x19a2)
#define MT6359_VGPUVCORE_ANA_CON13           (MT6359_PMIC_REG_BASE+0x19a4)
#define MT6359_VGPUVCORE_ANA_CON14           (MT6359_PMIC_REG_BASE+0x19a6)
#define MT6359_VGPUVCORE_ANA_CON15           (MT6359_PMIC_REG_BASE+0x19a8)
#define MT6359_VGPUVCORE_ANA_CON16           (MT6359_PMIC_REG_BASE+0x19aa)
#define MT6359_VPROC1_ANA_CON0               (MT6359_PMIC_REG_BASE+0x19ac)
#define MT6359_VPROC1_ANA_CON1               (MT6359_PMIC_REG_BASE+0x19ae)
#define MT6359_VPROC1_ANA_CON2               (MT6359_PMIC_REG_BASE+0x19b0)
#define MT6359_VPROC1_ANA_CON3               (MT6359_PMIC_REG_BASE+0x19b2)
#define MT6359_VPROC1_ANA_CON4               (MT6359_PMIC_REG_BASE+0x19b4)
#define MT6359_VPROC1_ANA_CON5               (MT6359_PMIC_REG_BASE+0x19b6)
#define MT6359_BUCK_ANA0_ELR_NUM             (MT6359_PMIC_REG_BASE+0x19b8)
#define MT6359_SMPS_ELR_0                    (MT6359_PMIC_REG_BASE+0x19ba)
#define MT6359_SMPS_ELR_1                    (MT6359_PMIC_REG_BASE+0x19bc)
#define MT6359_SMPS_ELR_2                    (MT6359_PMIC_REG_BASE+0x19be)
#define MT6359_SMPS_ELR_3                    (MT6359_PMIC_REG_BASE+0x19c0)
#define MT6359_SMPS_ELR_4                    (MT6359_PMIC_REG_BASE+0x19c2)
#define MT6359_SMPS_ELR_5                    (MT6359_PMIC_REG_BASE+0x19c4)
#define MT6359_SMPS_ELR_6                    (MT6359_PMIC_REG_BASE+0x19c6)
#define MT6359_SMPS_ELR_7                    (MT6359_PMIC_REG_BASE+0x19c8)
#define MT6359_SMPS_ELR_8                    (MT6359_PMIC_REG_BASE+0x19ca)
#define MT6359_SMPS_ELR_9                    (MT6359_PMIC_REG_BASE+0x19cc)
#define MT6359_SMPS_ELR_10                   (MT6359_PMIC_REG_BASE+0x19ce)
#define MT6359_SMPS_ELR_11                   (MT6359_PMIC_REG_BASE+0x19d0)
#define MT6359_SMPS_ELR_12                   (MT6359_PMIC_REG_BASE+0x19d2)
#define MT6359_SMPS_ELR_13                   (MT6359_PMIC_REG_BASE+0x19d4)
#define MT6359_SMPS_ELR_14                   (MT6359_PMIC_REG_BASE+0x19d6)
#define MT6359_SMPS_ELR_15                   (MT6359_PMIC_REG_BASE+0x19d8)
#define MT6359_SMPS_ELR_16                   (MT6359_PMIC_REG_BASE+0x19da)
#define MT6359_SMPS_ELR_17                   (MT6359_PMIC_REG_BASE+0x19dc)
#define MT6359_SMPS_ELR_18                   (MT6359_PMIC_REG_BASE+0x19de)
#define MT6359_BUCK_ANA1_DSN_ID              (MT6359_PMIC_REG_BASE+0x1a00)
#define MT6359_BUCK_ANA1_DSN_REV0            (MT6359_PMIC_REG_BASE+0x1a02)
#define MT6359_BUCK_ANA1_DSN_DBI             (MT6359_PMIC_REG_BASE+0x1a04)
#define MT6359_BUCK_ANA1_DSN_FPI             (MT6359_PMIC_REG_BASE+0x1a06)
#define MT6359_VPROC2_ANA_CON0               (MT6359_PMIC_REG_BASE+0x1a08)
#define MT6359_VPROC2_ANA_CON1               (MT6359_PMIC_REG_BASE+0x1a0a)
#define MT6359_VPROC2_ANA_CON2               (MT6359_PMIC_REG_BASE+0x1a0c)
#define MT6359_VPROC2_ANA_CON3               (MT6359_PMIC_REG_BASE+0x1a0e)
#define MT6359_VPROC2_ANA_CON4               (MT6359_PMIC_REG_BASE+0x1a10)
#define MT6359_VPROC2_ANA_CON5               (MT6359_PMIC_REG_BASE+0x1a12)
#define MT6359_VMODEM_ANA_CON0               (MT6359_PMIC_REG_BASE+0x1a14)
#define MT6359_VMODEM_ANA_CON1               (MT6359_PMIC_REG_BASE+0x1a16)
#define MT6359_VMODEM_ANA_CON2               (MT6359_PMIC_REG_BASE+0x1a18)
#define MT6359_VMODEM_ANA_CON3               (MT6359_PMIC_REG_BASE+0x1a1a)
#define MT6359_VMODEM_ANA_CON4               (MT6359_PMIC_REG_BASE+0x1a1c)
#define MT6359_VMODEM_ANA_CON5               (MT6359_PMIC_REG_BASE+0x1a1e)
#define MT6359_VPU_ANA_CON0                  (MT6359_PMIC_REG_BASE+0x1a20)
#define MT6359_VPU_ANA_CON1                  (MT6359_PMIC_REG_BASE+0x1a22)
#define MT6359_VPU_ANA_CON2                  (MT6359_PMIC_REG_BASE+0x1a24)
#define MT6359_VPU_ANA_CON3                  (MT6359_PMIC_REG_BASE+0x1a26)
#define MT6359_VPU_ANA_CON4                  (MT6359_PMIC_REG_BASE+0x1a28)
#define MT6359_VPU_ANA_CON5                  (MT6359_PMIC_REG_BASE+0x1a2a)
#define MT6359_VS1_ANA_CON0                  (MT6359_PMIC_REG_BASE+0x1a2c)
#define MT6359_VS1_ANA_CON1                  (MT6359_PMIC_REG_BASE+0x1a2e)
#define MT6359_VS1_ANA_CON2                  (MT6359_PMIC_REG_BASE+0x1a30)
#define MT6359_VS1_ANA_CON3                  (MT6359_PMIC_REG_BASE+0x1a32)
#define MT6359_VS2_ANA_CON0                  (MT6359_PMIC_REG_BASE+0x1a34)
#define MT6359_VS2_ANA_CON1                  (MT6359_PMIC_REG_BASE+0x1a36)
#define MT6359_VS2_ANA_CON2                  (MT6359_PMIC_REG_BASE+0x1a38)
#define MT6359_VS2_ANA_CON3                  (MT6359_PMIC_REG_BASE+0x1a3a)
#define MT6359_VPA_ANA_CON0                  (MT6359_PMIC_REG_BASE+0x1a3c)
#define MT6359_VPA_ANA_CON1                  (MT6359_PMIC_REG_BASE+0x1a3e)
#define MT6359_VPA_ANA_CON2                  (MT6359_PMIC_REG_BASE+0x1a40)
#define MT6359_VPA_ANA_CON3                  (MT6359_PMIC_REG_BASE+0x1a42)
#define MT6359_VPA_ANA_CON4                  (MT6359_PMIC_REG_BASE+0x1a44)
#define MT6359_BUCK_ANA1_ELR_NUM             (MT6359_PMIC_REG_BASE+0x1a46)
#define MT6359_VPROC2_ELR_0                  (MT6359_PMIC_REG_BASE+0x1a48)
#define MT6359_VPROC2_ELR_1                  (MT6359_PMIC_REG_BASE+0x1a4a)
#define MT6359_VPROC2_ELR_2                  (MT6359_PMIC_REG_BASE+0x1a4c)
#define MT6359_VPROC2_ELR_3                  (MT6359_PMIC_REG_BASE+0x1a4e)
#define MT6359_VPROC2_ELR_4                  (MT6359_PMIC_REG_BASE+0x1a50)
#define MT6359_VPROC2_ELR_5                  (MT6359_PMIC_REG_BASE+0x1a52)
#define MT6359_VPROC2_ELR_6                  (MT6359_PMIC_REG_BASE+0x1a54)
#define MT6359_VPROC2_ELR_7                  (MT6359_PMIC_REG_BASE+0x1a56)
#define MT6359_VPROC2_ELR_8                  (MT6359_PMIC_REG_BASE+0x1a58)
#define MT6359_VPROC2_ELR_9                  (MT6359_PMIC_REG_BASE+0x1a5a)
#define MT6359_VPROC2_ELR_10                 (MT6359_PMIC_REG_BASE+0x1a5c)
#define MT6359_VPROC2_ELR_11                 (MT6359_PMIC_REG_BASE+0x1a5e)
#define MT6359_VPROC2_ELR_12                 (MT6359_PMIC_REG_BASE+0x1a60)
#define MT6359_VPROC2_ELR_13                 (MT6359_PMIC_REG_BASE+0x1a62)
#define MT6359_VPROC2_ELR_14                 (MT6359_PMIC_REG_BASE+0x1a64)
#define MT6359_VPROC2_ELR_15                 (MT6359_PMIC_REG_BASE+0x1a66)
#define MT6359_LDO_TOP_ID                    (MT6359_PMIC_REG_BASE+0x1b00)
#define MT6359_LDO_TOP_REV0                  (MT6359_PMIC_REG_BASE+0x1b02)
#define MT6359_LDO_TOP_DBI                   (MT6359_PMIC_REG_BASE+0x1b04)
#define MT6359_LDO_TOP_DXI                   (MT6359_PMIC_REG_BASE+0x1b06)
#define MT6359_LDO_TPM0                      (MT6359_PMIC_REG_BASE+0x1b08)
#define MT6359_LDO_TPM1                      (MT6359_PMIC_REG_BASE+0x1b0a)
#define MT6359_LDO_TOP_CKPDN_CON0            (MT6359_PMIC_REG_BASE+0x1b0c)
#define MT6359_TOP_TOP_CKHWEN_CON0           (MT6359_PMIC_REG_BASE+0x1b0e)
#define MT6359_LDO_TOP_CLK_DCM_CON0          (MT6359_PMIC_REG_BASE+0x1b10)
#define MT6359_LDO_TOP_CLK_VSRAM_CON0        (MT6359_PMIC_REG_BASE+0x1b12)
#define MT6359_LDO_TOP_INT_CON0              (MT6359_PMIC_REG_BASE+0x1b14)
#define MT6359_LDO_TOP_INT_CON0_SET          (MT6359_PMIC_REG_BASE+0x1b16)
#define MT6359_LDO_TOP_INT_CON0_CLR          (MT6359_PMIC_REG_BASE+0x1b18)
#define MT6359_LDO_TOP_INT_CON1              (MT6359_PMIC_REG_BASE+0x1b1a)
#define MT6359_LDO_TOP_INT_MASK_CON0         (MT6359_PMIC_REG_BASE+0x1b1c)
#define MT6359_LDO_TOP_INT_MASK_CON0_SET     (MT6359_PMIC_REG_BASE+0x1b1e)
#define MT6359_LDO_TOP_INT_MASK_CON0_CLR     (MT6359_PMIC_REG_BASE+0x1b20)
#define MT6359_LDO_TOP_INT_MASK_CON1         (MT6359_PMIC_REG_BASE+0x1b22)
#define MT6359_LDO_TOP_INT_MASK_CON1_SET     (MT6359_PMIC_REG_BASE+0x1b24)
#define MT6359_LDO_TOP_INT_MASK_CON1_CLR     (MT6359_PMIC_REG_BASE+0x1b26)
#define MT6359_LDO_TOP_INT_STATUS0           (MT6359_PMIC_REG_BASE+0x1b28)
#define MT6359_LDO_TOP_INT_STATUS1           (MT6359_PMIC_REG_BASE+0x1b2a)
#define MT6359_LDO_TOP_INT_RAW_STATUS0       (MT6359_PMIC_REG_BASE+0x1b2c)
#define MT6359_LDO_TOP_INT_RAW_STATUS1       (MT6359_PMIC_REG_BASE+0x1b2e)
#define MT6359_LDO_TEST_CON0                 (MT6359_PMIC_REG_BASE+0x1b30)
#define MT6359_LDO_TOP_CON                   (MT6359_PMIC_REG_BASE+0x1b32)
#define MT6359_VRTC28_CON                    (MT6359_PMIC_REG_BASE+0x1b34)
#define MT6359_VAUX18_ACK                    (MT6359_PMIC_REG_BASE+0x1b36)
#define MT6359_VBIF28_ACK                    (MT6359_PMIC_REG_BASE+0x1b38)
#define MT6359_VOW_DVS_CON                   (MT6359_PMIC_REG_BASE+0x1b3a)
#define MT6359_VXO22_CON                     (MT6359_PMIC_REG_BASE+0x1b3c)
#define MT6359_LDO_TOP_ELR_NUM               (MT6359_PMIC_REG_BASE+0x1b3e)
#define MT6359_LDO_VRFCK_ELR                 (MT6359_PMIC_REG_BASE+0x1b40)
#define MT6359_LDO_VSRAM_VLIMIT_ELR          (MT6359_PMIC_REG_BASE+0x1b42)
#define MT6359_LDO_VSRAM_PROC1_ELR           (MT6359_PMIC_REG_BASE+0x1b44)
#define MT6359_LDO_VSRAM_PROC2_ELR           (MT6359_PMIC_REG_BASE+0x1b46)
#define MT6359_LDO_VSRAM_OTHERS_ELR          (MT6359_PMIC_REG_BASE+0x1b48)
#define MT6359_LDO_VSRAM_MD_ELR              (MT6359_PMIC_REG_BASE+0x1b4a)
#define MT6359_LDO_VEMC_ELR_0                (MT6359_PMIC_REG_BASE+0x1b4c)
#define MT6359_LDO_VEMC_ELR_1                (MT6359_PMIC_REG_BASE+0x1b4e)
#define MT6359_LDO_GNR0_DSN_ID               (MT6359_PMIC_REG_BASE+0x1b80)
#define MT6359_LDO_GNR0_DSN_REV0             (MT6359_PMIC_REG_BASE+0x1b82)
#define MT6359_LDO_GNR0_DSN_DBI              (MT6359_PMIC_REG_BASE+0x1b84)
#define MT6359_LDO_GNR0_DSN_DXI              (MT6359_PMIC_REG_BASE+0x1b86)
#define MT6359_LDO_VFE28_CON0                (MT6359_PMIC_REG_BASE+0x1b88)
#define MT6359_LDO_VFE28_CON1                (MT6359_PMIC_REG_BASE+0x1b8a)
#define MT6359_LDO_VFE28_MON                 (MT6359_PMIC_REG_BASE+0x1b8c)
#define MT6359_LDO_VFE28_OP_EN               (MT6359_PMIC_REG_BASE+0x1b8e)
#define MT6359_LDO_VFE28_OP_EN_SET           (MT6359_PMIC_REG_BASE+0x1b90)
#define MT6359_LDO_VFE28_OP_EN_CLR           (MT6359_PMIC_REG_BASE+0x1b92)
#define MT6359_LDO_VFE28_OP_CFG              (MT6359_PMIC_REG_BASE+0x1b94)
#define MT6359_LDO_VFE28_OP_CFG_SET          (MT6359_PMIC_REG_BASE+0x1b96)
#define MT6359_LDO_VFE28_OP_CFG_CLR          (MT6359_PMIC_REG_BASE+0x1b98)
#define MT6359_LDO_VXO22_CON0                (MT6359_PMIC_REG_BASE+0x1b9a)
#define MT6359_LDO_VXO22_CON1                (MT6359_PMIC_REG_BASE+0x1b9c)
#define MT6359_LDO_VXO22_MON                 (MT6359_PMIC_REG_BASE+0x1b9e)
#define MT6359_LDO_VXO22_OP_EN               (MT6359_PMIC_REG_BASE+0x1ba0)
#define MT6359_LDO_VXO22_OP_EN_SET           (MT6359_PMIC_REG_BASE+0x1ba2)
#define MT6359_LDO_VXO22_OP_EN_CLR           (MT6359_PMIC_REG_BASE+0x1ba4)
#define MT6359_LDO_VXO22_OP_CFG              (MT6359_PMIC_REG_BASE+0x1ba6)
#define MT6359_LDO_VXO22_OP_CFG_SET          (MT6359_PMIC_REG_BASE+0x1ba8)
#define MT6359_LDO_VXO22_OP_CFG_CLR          (MT6359_PMIC_REG_BASE+0x1baa)
#define MT6359_LDO_VRF18_CON0                (MT6359_PMIC_REG_BASE+0x1bac)
#define MT6359_LDO_VRF18_CON1                (MT6359_PMIC_REG_BASE+0x1bae)
#define MT6359_LDO_VRF18_MON                 (MT6359_PMIC_REG_BASE+0x1bb0)
#define MT6359_LDO_VRF18_OP_EN               (MT6359_PMIC_REG_BASE+0x1bb2)
#define MT6359_LDO_VRF18_OP_EN_SET           (MT6359_PMIC_REG_BASE+0x1bb4)
#define MT6359_LDO_VRF18_OP_EN_CLR           (MT6359_PMIC_REG_BASE+0x1bb6)
#define MT6359_LDO_VRF18_OP_CFG              (MT6359_PMIC_REG_BASE+0x1bb8)
#define MT6359_LDO_VRF18_OP_CFG_SET          (MT6359_PMIC_REG_BASE+0x1bba)
#define MT6359_LDO_VRF18_OP_CFG_CLR          (MT6359_PMIC_REG_BASE+0x1bbc)
#define MT6359_LDO_VRF12_CON0                (MT6359_PMIC_REG_BASE+0x1bbe)
#define MT6359_LDO_VRF12_CON1                (MT6359_PMIC_REG_BASE+0x1bc0)
#define MT6359_LDO_VRF12_MON                 (MT6359_PMIC_REG_BASE+0x1bc2)
#define MT6359_LDO_VRF12_OP_EN               (MT6359_PMIC_REG_BASE+0x1bc4)
#define MT6359_LDO_VRF12_OP_EN_SET           (MT6359_PMIC_REG_BASE+0x1bc6)
#define MT6359_LDO_VRF12_OP_EN_CLR           (MT6359_PMIC_REG_BASE+0x1bc8)
#define MT6359_LDO_VRF12_OP_CFG              (MT6359_PMIC_REG_BASE+0x1bca)
#define MT6359_LDO_VRF12_OP_CFG_SET          (MT6359_PMIC_REG_BASE+0x1bcc)
#define MT6359_LDO_VRF12_OP_CFG_CLR          (MT6359_PMIC_REG_BASE+0x1bce)
#define MT6359_LDO_VEFUSE_CON0               (MT6359_PMIC_REG_BASE+0x1bd0)
#define MT6359_LDO_VEFUSE_CON1               (MT6359_PMIC_REG_BASE+0x1bd2)
#define MT6359_LDO_VEFUSE_MON                (MT6359_PMIC_REG_BASE+0x1bd4)
#define MT6359_LDO_VEFUSE_OP_EN              (MT6359_PMIC_REG_BASE+0x1bd6)
#define MT6359_LDO_VEFUSE_OP_EN_SET          (MT6359_PMIC_REG_BASE+0x1bd8)
#define MT6359_LDO_VEFUSE_OP_EN_CLR          (MT6359_PMIC_REG_BASE+0x1bda)
#define MT6359_LDO_VEFUSE_OP_CFG             (MT6359_PMIC_REG_BASE+0x1bdc)
#define MT6359_LDO_VEFUSE_OP_CFG_SET         (MT6359_PMIC_REG_BASE+0x1bde)
#define MT6359_LDO_VEFUSE_OP_CFG_CLR         (MT6359_PMIC_REG_BASE+0x1be0)
#define MT6359_LDO_VCN33_1_CON0              (MT6359_PMIC_REG_BASE+0x1be2)
#define MT6359_LDO_VCN33_1_CON1              (MT6359_PMIC_REG_BASE+0x1be4)
#define MT6359_LDO_VCN33_1_MON               (MT6359_PMIC_REG_BASE+0x1be6)
#define MT6359_LDO_VCN33_1_OP_EN             (MT6359_PMIC_REG_BASE+0x1be8)
#define MT6359_LDO_VCN33_1_OP_EN_SET         (MT6359_PMIC_REG_BASE+0x1bea)
#define MT6359_LDO_VCN33_1_OP_EN_CLR         (MT6359_PMIC_REG_BASE+0x1bec)
#define MT6359_LDO_VCN33_1_OP_CFG            (MT6359_PMIC_REG_BASE+0x1bee)
#define MT6359_LDO_VCN33_1_OP_CFG_SET        (MT6359_PMIC_REG_BASE+0x1bf0)
#define MT6359_LDO_VCN33_1_OP_CFG_CLR        (MT6359_PMIC_REG_BASE+0x1bf2)
#define MT6359_LDO_VCN33_1_MULTI_SW          (MT6359_PMIC_REG_BASE+0x1bf4)
#define MT6359_LDO_GNR1_DSN_ID               (MT6359_PMIC_REG_BASE+0x1c00)
#define MT6359_LDO_GNR1_DSN_REV0             (MT6359_PMIC_REG_BASE+0x1c02)
#define MT6359_LDO_GNR1_DSN_DBI              (MT6359_PMIC_REG_BASE+0x1c04)
#define MT6359_LDO_GNR1_DSN_DXI              (MT6359_PMIC_REG_BASE+0x1c06)
#define MT6359_LDO_VCN33_2_CON0              (MT6359_PMIC_REG_BASE+0x1c08)
#define MT6359_LDO_VCN33_2_CON1              (MT6359_PMIC_REG_BASE+0x1c0a)
#define MT6359_LDO_VCN33_2_MON               (MT6359_PMIC_REG_BASE+0x1c0c)
#define MT6359_LDO_VCN33_2_OP_EN             (MT6359_PMIC_REG_BASE+0x1c0e)
#define MT6359_LDO_VCN33_2_OP_EN_SET         (MT6359_PMIC_REG_BASE+0x1c10)
#define MT6359_LDO_VCN33_2_OP_EN_CLR         (MT6359_PMIC_REG_BASE+0x1c12)
#define MT6359_LDO_VCN33_2_OP_CFG            (MT6359_PMIC_REG_BASE+0x1c14)
#define MT6359_LDO_VCN33_2_OP_CFG_SET        (MT6359_PMIC_REG_BASE+0x1c16)
#define MT6359_LDO_VCN33_2_OP_CFG_CLR        (MT6359_PMIC_REG_BASE+0x1c18)
#define MT6359_LDO_VCN33_2_MULTI_SW          (MT6359_PMIC_REG_BASE+0x1c1a)
#define MT6359_LDO_VCN13_CON0                (MT6359_PMIC_REG_BASE+0x1c1c)
#define MT6359_LDO_VCN13_CON1                (MT6359_PMIC_REG_BASE+0x1c1e)
#define MT6359_LDO_VCN13_MON                 (MT6359_PMIC_REG_BASE+0x1c20)
#define MT6359_LDO_VCN13_OP_EN               (MT6359_PMIC_REG_BASE+0x1c22)
#define MT6359_LDO_VCN13_OP_EN_SET           (MT6359_PMIC_REG_BASE+0x1c24)
#define MT6359_LDO_VCN13_OP_EN_CLR           (MT6359_PMIC_REG_BASE+0x1c26)
#define MT6359_LDO_VCN13_OP_CFG              (MT6359_PMIC_REG_BASE+0x1c28)
#define MT6359_LDO_VCN13_OP_CFG_SET          (MT6359_PMIC_REG_BASE+0x1c2a)
#define MT6359_LDO_VCN13_OP_CFG_CLR          (MT6359_PMIC_REG_BASE+0x1c2c)
#define MT6359_LDO_VCN18_CON0                (MT6359_PMIC_REG_BASE+0x1c2e)
#define MT6359_LDO_VCN18_CON1                (MT6359_PMIC_REG_BASE+0x1c30)
#define MT6359_LDO_VCN18_MON                 (MT6359_PMIC_REG_BASE+0x1c32)
#define MT6359_LDO_VCN18_OP_EN               (MT6359_PMIC_REG_BASE+0x1c34)
#define MT6359_LDO_VCN18_OP_EN_SET           (MT6359_PMIC_REG_BASE+0x1c36)
#define MT6359_LDO_VCN18_OP_EN_CLR           (MT6359_PMIC_REG_BASE+0x1c38)
#define MT6359_LDO_VCN18_OP_CFG              (MT6359_PMIC_REG_BASE+0x1c3a)
#define MT6359_LDO_VCN18_OP_CFG_SET          (MT6359_PMIC_REG_BASE+0x1c3c)
#define MT6359_LDO_VCN18_OP_CFG_CLR          (MT6359_PMIC_REG_BASE+0x1c3e)
#define MT6359_LDO_VA09_CON0                 (MT6359_PMIC_REG_BASE+0x1c40)
#define MT6359_LDO_VA09_CON1                 (MT6359_PMIC_REG_BASE+0x1c42)
#define MT6359_LDO_VA09_MON                  (MT6359_PMIC_REG_BASE+0x1c44)
#define MT6359_LDO_VA09_OP_EN                (MT6359_PMIC_REG_BASE+0x1c46)
#define MT6359_LDO_VA09_OP_EN_SET            (MT6359_PMIC_REG_BASE+0x1c48)
#define MT6359_LDO_VA09_OP_EN_CLR            (MT6359_PMIC_REG_BASE+0x1c4a)
#define MT6359_LDO_VA09_OP_CFG               (MT6359_PMIC_REG_BASE+0x1c4c)
#define MT6359_LDO_VA09_OP_CFG_SET           (MT6359_PMIC_REG_BASE+0x1c4e)
#define MT6359_LDO_VA09_OP_CFG_CLR           (MT6359_PMIC_REG_BASE+0x1c50)
#define MT6359_LDO_VCAMIO_CON0               (MT6359_PMIC_REG_BASE+0x1c52)
#define MT6359_LDO_VCAMIO_CON1               (MT6359_PMIC_REG_BASE+0x1c54)
#define MT6359_LDO_VCAMIO_MON                (MT6359_PMIC_REG_BASE+0x1c56)
#define MT6359_LDO_VCAMIO_OP_EN              (MT6359_PMIC_REG_BASE+0x1c58)
#define MT6359_LDO_VCAMIO_OP_EN_SET          (MT6359_PMIC_REG_BASE+0x1c5a)
#define MT6359_LDO_VCAMIO_OP_EN_CLR          (MT6359_PMIC_REG_BASE+0x1c5c)
#define MT6359_LDO_VCAMIO_OP_CFG             (MT6359_PMIC_REG_BASE+0x1c5e)
#define MT6359_LDO_VCAMIO_OP_CFG_SET         (MT6359_PMIC_REG_BASE+0x1c60)
#define MT6359_LDO_VCAMIO_OP_CFG_CLR         (MT6359_PMIC_REG_BASE+0x1c62)
#define MT6359_LDO_VA12_CON0                 (MT6359_PMIC_REG_BASE+0x1c64)
#define MT6359_LDO_VA12_CON1                 (MT6359_PMIC_REG_BASE+0x1c66)
#define MT6359_LDO_VA12_MON                  (MT6359_PMIC_REG_BASE+0x1c68)
#define MT6359_LDO_VA12_OP_EN                (MT6359_PMIC_REG_BASE+0x1c6a)
#define MT6359_LDO_VA12_OP_EN_SET            (MT6359_PMIC_REG_BASE+0x1c6c)
#define MT6359_LDO_VA12_OP_EN_CLR            (MT6359_PMIC_REG_BASE+0x1c6e)
#define MT6359_LDO_VA12_OP_CFG               (MT6359_PMIC_REG_BASE+0x1c70)
#define MT6359_LDO_VA12_OP_CFG_SET           (MT6359_PMIC_REG_BASE+0x1c72)
#define MT6359_LDO_VA12_OP_CFG_CLR           (MT6359_PMIC_REG_BASE+0x1c74)
#define MT6359_LDO_GNR2_DSN_ID               (MT6359_PMIC_REG_BASE+0x1c80)
#define MT6359_LDO_GNR2_DSN_REV0             (MT6359_PMIC_REG_BASE+0x1c82)
#define MT6359_LDO_GNR2_DSN_DBI              (MT6359_PMIC_REG_BASE+0x1c84)
#define MT6359_LDO_GNR2_DSN_DXI              (MT6359_PMIC_REG_BASE+0x1c86)
#define MT6359_LDO_VAUX18_CON0               (MT6359_PMIC_REG_BASE+0x1c88)
#define MT6359_LDO_VAUX18_CON1               (MT6359_PMIC_REG_BASE+0x1c8a)
#define MT6359_LDO_VAUX18_MON                (MT6359_PMIC_REG_BASE+0x1c8c)
#define MT6359_LDO_VAUX18_OP_EN              (MT6359_PMIC_REG_BASE+0x1c8e)
#define MT6359_LDO_VAUX18_OP_EN_SET          (MT6359_PMIC_REG_BASE+0x1c90)
#define MT6359_LDO_VAUX18_OP_EN_CLR          (MT6359_PMIC_REG_BASE+0x1c92)
#define MT6359_LDO_VAUX18_OP_CFG             (MT6359_PMIC_REG_BASE+0x1c94)
#define MT6359_LDO_VAUX18_OP_CFG_SET         (MT6359_PMIC_REG_BASE+0x1c96)
#define MT6359_LDO_VAUX18_OP_CFG_CLR         (MT6359_PMIC_REG_BASE+0x1c98)
#define MT6359_LDO_VAUD18_CON0               (MT6359_PMIC_REG_BASE+0x1c9a)
#define MT6359_LDO_VAUD18_CON1               (MT6359_PMIC_REG_BASE+0x1c9c)
#define MT6359_LDO_VAUD18_MON                (MT6359_PMIC_REG_BASE+0x1c9e)
#define MT6359_LDO_VAUD18_OP_EN              (MT6359_PMIC_REG_BASE+0x1ca0)
#define MT6359_LDO_VAUD18_OP_EN_SET          (MT6359_PMIC_REG_BASE+0x1ca2)
#define MT6359_LDO_VAUD18_OP_EN_CLR          (MT6359_PMIC_REG_BASE+0x1ca4)
#define MT6359_LDO_VAUD18_OP_CFG             (MT6359_PMIC_REG_BASE+0x1ca6)
#define MT6359_LDO_VAUD18_OP_CFG_SET         (MT6359_PMIC_REG_BASE+0x1ca8)
#define MT6359_LDO_VAUD18_OP_CFG_CLR         (MT6359_PMIC_REG_BASE+0x1caa)
#define MT6359_LDO_VIO18_CON0                (MT6359_PMIC_REG_BASE+0x1cac)
#define MT6359_LDO_VIO18_CON1                (MT6359_PMIC_REG_BASE+0x1cae)
#define MT6359_LDO_VIO18_MON                 (MT6359_PMIC_REG_BASE+0x1cb0)
#define MT6359_LDO_VIO18_OP_EN               (MT6359_PMIC_REG_BASE+0x1cb2)
#define MT6359_LDO_VIO18_OP_EN_SET           (MT6359_PMIC_REG_BASE+0x1cb4)
#define MT6359_LDO_VIO18_OP_EN_CLR           (MT6359_PMIC_REG_BASE+0x1cb6)
#define MT6359_LDO_VIO18_OP_CFG              (MT6359_PMIC_REG_BASE+0x1cb8)
#define MT6359_LDO_VIO18_OP_CFG_SET          (MT6359_PMIC_REG_BASE+0x1cba)
#define MT6359_LDO_VIO18_OP_CFG_CLR          (MT6359_PMIC_REG_BASE+0x1cbc)
#define MT6359_LDO_VEMC_CON0                 (MT6359_PMIC_REG_BASE+0x1cbe)
#define MT6359_LDO_VEMC_CON1                 (MT6359_PMIC_REG_BASE+0x1cc0)
#define MT6359_LDO_VEMC_MON                  (MT6359_PMIC_REG_BASE+0x1cc2)
#define MT6359_LDO_VEMC_OP_EN                (MT6359_PMIC_REG_BASE+0x1cc4)
#define MT6359_LDO_VEMC_OP_EN_SET            (MT6359_PMIC_REG_BASE+0x1cc6)
#define MT6359_LDO_VEMC_OP_EN_CLR            (MT6359_PMIC_REG_BASE+0x1cc8)
#define MT6359_LDO_VEMC_OP_CFG               (MT6359_PMIC_REG_BASE+0x1cca)
#define MT6359_LDO_VEMC_OP_CFG_SET           (MT6359_PMIC_REG_BASE+0x1ccc)
#define MT6359_LDO_VEMC_OP_CFG_CLR           (MT6359_PMIC_REG_BASE+0x1cce)
#define MT6359_LDO_VSIM1_CON0                (MT6359_PMIC_REG_BASE+0x1cd0)
#define MT6359_LDO_VSIM1_CON1                (MT6359_PMIC_REG_BASE+0x1cd2)
#define MT6359_LDO_VSIM1_MON                 (MT6359_PMIC_REG_BASE+0x1cd4)
#define MT6359_LDO_VSIM1_OP_EN               (MT6359_PMIC_REG_BASE+0x1cd6)
#define MT6359_LDO_VSIM1_OP_EN_SET           (MT6359_PMIC_REG_BASE+0x1cd8)
#define MT6359_LDO_VSIM1_OP_EN_CLR           (MT6359_PMIC_REG_BASE+0x1cda)
#define MT6359_LDO_VSIM1_OP_CFG              (MT6359_PMIC_REG_BASE+0x1cdc)
#define MT6359_LDO_VSIM1_OP_CFG_SET          (MT6359_PMIC_REG_BASE+0x1cde)
#define MT6359_LDO_VSIM1_OP_CFG_CLR          (MT6359_PMIC_REG_BASE+0x1ce0)
#define MT6359_LDO_VSIM2_CON0                (MT6359_PMIC_REG_BASE+0x1ce2)
#define MT6359_LDO_VSIM2_CON1                (MT6359_PMIC_REG_BASE+0x1ce4)
#define MT6359_LDO_VSIM2_MON                 (MT6359_PMIC_REG_BASE+0x1ce6)
#define MT6359_LDO_VSIM2_OP_EN               (MT6359_PMIC_REG_BASE+0x1ce8)
#define MT6359_LDO_VSIM2_OP_EN_SET           (MT6359_PMIC_REG_BASE+0x1cea)
#define MT6359_LDO_VSIM2_OP_EN_CLR           (MT6359_PMIC_REG_BASE+0x1cec)
#define MT6359_LDO_VSIM2_OP_CFG              (MT6359_PMIC_REG_BASE+0x1cee)
#define MT6359_LDO_VSIM2_OP_CFG_SET          (MT6359_PMIC_REG_BASE+0x1cf0)
#define MT6359_LDO_VSIM2_OP_CFG_CLR          (MT6359_PMIC_REG_BASE+0x1cf2)
#define MT6359_LDO_GNR3_DSN_ID               (MT6359_PMIC_REG_BASE+0x1d00)
#define MT6359_LDO_GNR3_DSN_REV0             (MT6359_PMIC_REG_BASE+0x1d02)
#define MT6359_LDO_GNR3_DSN_DBI              (MT6359_PMIC_REG_BASE+0x1d04)
#define MT6359_LDO_GNR3_DSN_DXI              (MT6359_PMIC_REG_BASE+0x1d06)
#define MT6359_LDO_VUSB_CON0                 (MT6359_PMIC_REG_BASE+0x1d08)
#define MT6359_LDO_VUSB_CON1                 (MT6359_PMIC_REG_BASE+0x1d0a)
#define MT6359_LDO_VUSB_MON                  (MT6359_PMIC_REG_BASE+0x1d0c)
#define MT6359_LDO_VUSB_OP_EN                (MT6359_PMIC_REG_BASE+0x1d0e)
#define MT6359_LDO_VUSB_OP_EN_SET            (MT6359_PMIC_REG_BASE+0x1d10)
#define MT6359_LDO_VUSB_OP_EN_CLR            (MT6359_PMIC_REG_BASE+0x1d12)
#define MT6359_LDO_VUSB_OP_CFG               (MT6359_PMIC_REG_BASE+0x1d14)
#define MT6359_LDO_VUSB_OP_CFG_SET           (MT6359_PMIC_REG_BASE+0x1d16)
#define MT6359_LDO_VUSB_OP_CFG_CLR           (MT6359_PMIC_REG_BASE+0x1d18)
#define MT6359_LDO_VUSB_MULTI_SW             (MT6359_PMIC_REG_BASE+0x1d1a)
#define MT6359_LDO_VRFCK_CON0                (MT6359_PMIC_REG_BASE+0x1d1c)
#define MT6359_LDO_VRFCK_CON1                (MT6359_PMIC_REG_BASE+0x1d1e)
#define MT6359_LDO_VRFCK_MON                 (MT6359_PMIC_REG_BASE+0x1d20)
#define MT6359_LDO_VRFCK_OP_EN               (MT6359_PMIC_REG_BASE+0x1d22)
#define MT6359_LDO_VRFCK_OP_EN_SET           (MT6359_PMIC_REG_BASE+0x1d24)
#define MT6359_LDO_VRFCK_OP_EN_CLR           (MT6359_PMIC_REG_BASE+0x1d26)
#define MT6359_LDO_VRFCK_OP_CFG              (MT6359_PMIC_REG_BASE+0x1d28)
#define MT6359_LDO_VRFCK_OP_CFG_SET          (MT6359_PMIC_REG_BASE+0x1d2a)
#define MT6359_LDO_VRFCK_OP_CFG_CLR          (MT6359_PMIC_REG_BASE+0x1d2c)
#define MT6359_LDO_VBBCK_CON0                (MT6359_PMIC_REG_BASE+0x1d2e)
#define MT6359_LDO_VBBCK_CON1                (MT6359_PMIC_REG_BASE+0x1d30)
#define MT6359_LDO_VBBCK_MON                 (MT6359_PMIC_REG_BASE+0x1d32)
#define MT6359_LDO_VBBCK_OP_EN               (MT6359_PMIC_REG_BASE+0x1d34)
#define MT6359_LDO_VBBCK_OP_EN_SET           (MT6359_PMIC_REG_BASE+0x1d36)
#define MT6359_LDO_VBBCK_OP_EN_CLR           (MT6359_PMIC_REG_BASE+0x1d38)
#define MT6359_LDO_VBBCK_OP_CFG              (MT6359_PMIC_REG_BASE+0x1d3a)
#define MT6359_LDO_VBBCK_OP_CFG_SET          (MT6359_PMIC_REG_BASE+0x1d3c)
#define MT6359_LDO_VBBCK_OP_CFG_CLR          (MT6359_PMIC_REG_BASE+0x1d3e)
#define MT6359_LDO_VBIF28_CON0               (MT6359_PMIC_REG_BASE+0x1d40)
#define MT6359_LDO_VBIF28_CON1               (MT6359_PMIC_REG_BASE+0x1d42)
#define MT6359_LDO_VBIF28_MON                (MT6359_PMIC_REG_BASE+0x1d44)
#define MT6359_LDO_VBIF28_OP_EN              (MT6359_PMIC_REG_BASE+0x1d46)
#define MT6359_LDO_VBIF28_OP_EN_SET          (MT6359_PMIC_REG_BASE+0x1d48)
#define MT6359_LDO_VBIF28_OP_EN_CLR          (MT6359_PMIC_REG_BASE+0x1d4a)
#define MT6359_LDO_VBIF28_OP_CFG             (MT6359_PMIC_REG_BASE+0x1d4c)
#define MT6359_LDO_VBIF28_OP_CFG_SET         (MT6359_PMIC_REG_BASE+0x1d4e)
#define MT6359_LDO_VBIF28_OP_CFG_CLR         (MT6359_PMIC_REG_BASE+0x1d50)
#define MT6359_LDO_VIBR_CON0                 (MT6359_PMIC_REG_BASE+0x1d52)
#define MT6359_LDO_VIBR_CON1                 (MT6359_PMIC_REG_BASE+0x1d54)
#define MT6359_LDO_VIBR_MON                  (MT6359_PMIC_REG_BASE+0x1d56)
#define MT6359_LDO_VIBR_OP_EN                (MT6359_PMIC_REG_BASE+0x1d58)
#define MT6359_LDO_VIBR_OP_EN_SET            (MT6359_PMIC_REG_BASE+0x1d5a)
#define MT6359_LDO_VIBR_OP_EN_CLR            (MT6359_PMIC_REG_BASE+0x1d5c)
#define MT6359_LDO_VIBR_OP_CFG               (MT6359_PMIC_REG_BASE+0x1d5e)
#define MT6359_LDO_VIBR_OP_CFG_SET           (MT6359_PMIC_REG_BASE+0x1d60)
#define MT6359_LDO_VIBR_OP_CFG_CLR           (MT6359_PMIC_REG_BASE+0x1d62)
#define MT6359_LDO_VIO28_CON0                (MT6359_PMIC_REG_BASE+0x1d64)
#define MT6359_LDO_VIO28_CON1                (MT6359_PMIC_REG_BASE+0x1d66)
#define MT6359_LDO_VIO28_MON                 (MT6359_PMIC_REG_BASE+0x1d68)
#define MT6359_LDO_VIO28_OP_EN               (MT6359_PMIC_REG_BASE+0x1d6a)
#define MT6359_LDO_VIO28_OP_EN_SET           (MT6359_PMIC_REG_BASE+0x1d6c)
#define MT6359_LDO_VIO28_OP_EN_CLR           (MT6359_PMIC_REG_BASE+0x1d6e)
#define MT6359_LDO_VIO28_OP_CFG              (MT6359_PMIC_REG_BASE+0x1d70)
#define MT6359_LDO_VIO28_OP_CFG_SET          (MT6359_PMIC_REG_BASE+0x1d72)
#define MT6359_LDO_VIO28_OP_CFG_CLR          (MT6359_PMIC_REG_BASE+0x1d74)
#define MT6359_LDO_GNR4_DSN_ID               (MT6359_PMIC_REG_BASE+0x1d80)
#define MT6359_LDO_GNR4_DSN_REV0             (MT6359_PMIC_REG_BASE+0x1d82)
#define MT6359_LDO_GNR4_DSN_DBI              (MT6359_PMIC_REG_BASE+0x1d84)
#define MT6359_LDO_GNR4_DSN_DXI              (MT6359_PMIC_REG_BASE+0x1d86)
#define MT6359_LDO_VM18_CON0                 (MT6359_PMIC_REG_BASE+0x1d88)
#define MT6359_LDO_VM18_CON1                 (MT6359_PMIC_REG_BASE+0x1d8a)
#define MT6359_LDO_VM18_MON                  (MT6359_PMIC_REG_BASE+0x1d8c)
#define MT6359_LDO_VM18_OP_EN                (MT6359_PMIC_REG_BASE+0x1d8e)
#define MT6359_LDO_VM18_OP_EN_SET            (MT6359_PMIC_REG_BASE+0x1d90)
#define MT6359_LDO_VM18_OP_EN_CLR            (MT6359_PMIC_REG_BASE+0x1d92)
#define MT6359_LDO_VM18_OP_CFG               (MT6359_PMIC_REG_BASE+0x1d94)
#define MT6359_LDO_VM18_OP_CFG_SET           (MT6359_PMIC_REG_BASE+0x1d96)
#define MT6359_LDO_VM18_OP_CFG_CLR           (MT6359_PMIC_REG_BASE+0x1d98)
#define MT6359_LDO_VUFS_CON0                 (MT6359_PMIC_REG_BASE+0x1d9a)
#define MT6359_LDO_VUFS_CON1                 (MT6359_PMIC_REG_BASE+0x1d9c)
#define MT6359_LDO_VUFS_MON                  (MT6359_PMIC_REG_BASE+0x1d9e)
#define MT6359_LDO_VUFS_OP_EN                (MT6359_PMIC_REG_BASE+0x1da0)
#define MT6359_LDO_VUFS_OP_EN_SET            (MT6359_PMIC_REG_BASE+0x1da2)
#define MT6359_LDO_VUFS_OP_EN_CLR            (MT6359_PMIC_REG_BASE+0x1da4)
#define MT6359_LDO_VUFS_OP_CFG               (MT6359_PMIC_REG_BASE+0x1da6)
#define MT6359_LDO_VUFS_OP_CFG_SET           (MT6359_PMIC_REG_BASE+0x1da8)
#define MT6359_LDO_VUFS_OP_CFG_CLR           (MT6359_PMIC_REG_BASE+0x1daa)
#define MT6359_LDO_GNR5_DSN_ID               (MT6359_PMIC_REG_BASE+0x1e00)
#define MT6359_LDO_GNR5_DSN_REV0             (MT6359_PMIC_REG_BASE+0x1e02)
#define MT6359_LDO_GNR5_DSN_DBI              (MT6359_PMIC_REG_BASE+0x1e04)
#define MT6359_LDO_GNR5_DSN_DXI              (MT6359_PMIC_REG_BASE+0x1e06)
#define MT6359_LDO_VSRAM0_DSN_ID             (MT6359_PMIC_REG_BASE+0x1e80)
#define MT6359_LDO_VSRAM0_DSN_REV0           (MT6359_PMIC_REG_BASE+0x1e82)
#define MT6359_LDO_VSRAM0_DSN_DBI            (MT6359_PMIC_REG_BASE+0x1e84)
#define MT6359_LDO_VSRAM0_DSN_DXI            (MT6359_PMIC_REG_BASE+0x1e86)
#define MT6359_LDO_VSRAM_PROC1_CON0          (MT6359_PMIC_REG_BASE+0x1e88)
#define MT6359_LDO_VSRAM_PROC1_CON1          (MT6359_PMIC_REG_BASE+0x1e8a)
#define MT6359_LDO_VSRAM_PROC1_MON           (MT6359_PMIC_REG_BASE+0x1e8c)
#define MT6359_LDO_VSRAM_PROC1_VOSEL0        (MT6359_PMIC_REG_BASE+0x1e8e)
#define MT6359_LDO_VSRAM_PROC1_VOSEL1        (MT6359_PMIC_REG_BASE+0x1e90)
#define MT6359_LDO_VSRAM_PROC1_SFCHG         (MT6359_PMIC_REG_BASE+0x1e92)
#define MT6359_LDO_VSRAM_PROC1_DVS           (MT6359_PMIC_REG_BASE+0x1e94)
#define MT6359_LDO_VSRAM_PROC1_OP_EN         (MT6359_PMIC_REG_BASE+0x1e96)
#define MT6359_LDO_VSRAM_PROC1_OP_EN_SET     (MT6359_PMIC_REG_BASE+0x1e98)
#define MT6359_LDO_VSRAM_PROC1_OP_EN_CLR     (MT6359_PMIC_REG_BASE+0x1e9a)
#define MT6359_LDO_VSRAM_PROC1_OP_CFG        (MT6359_PMIC_REG_BASE+0x1e9c)
#define MT6359_LDO_VSRAM_PROC1_OP_CFG_SET    (MT6359_PMIC_REG_BASE+0x1e9e)
#define MT6359_LDO_VSRAM_PROC1_OP_CFG_CLR    (MT6359_PMIC_REG_BASE+0x1ea0)
#define MT6359_LDO_VSRAM_PROC1_TRACK0        (MT6359_PMIC_REG_BASE+0x1ea2)
#define MT6359_LDO_VSRAM_PROC1_TRACK1        (MT6359_PMIC_REG_BASE+0x1ea4)
#define MT6359_LDO_VSRAM_PROC1_TRACK2        (MT6359_PMIC_REG_BASE+0x1ea6)
#define MT6359_LDO_VSRAM_PROC2_CON0          (MT6359_PMIC_REG_BASE+0x1ea8)
#define MT6359_LDO_VSRAM_PROC2_CON1          (MT6359_PMIC_REG_BASE+0x1eaa)
#define MT6359_LDO_VSRAM_PROC2_MON           (MT6359_PMIC_REG_BASE+0x1eac)
#define MT6359_LDO_VSRAM_PROC2_VOSEL0        (MT6359_PMIC_REG_BASE+0x1eae)
#define MT6359_LDO_VSRAM_PROC2_VOSEL1        (MT6359_PMIC_REG_BASE+0x1eb0)
#define MT6359_LDO_VSRAM_PROC2_SFCHG         (MT6359_PMIC_REG_BASE+0x1eb2)
#define MT6359_LDO_VSRAM_PROC2_DVS           (MT6359_PMIC_REG_BASE+0x1eb4)
#define MT6359_LDO_VSRAM_PROC2_OP_EN         (MT6359_PMIC_REG_BASE+0x1eb6)
#define MT6359_LDO_VSRAM_PROC2_OP_EN_SET     (MT6359_PMIC_REG_BASE+0x1eb8)
#define MT6359_LDO_VSRAM_PROC2_OP_EN_CLR     (MT6359_PMIC_REG_BASE+0x1eba)
#define MT6359_LDO_VSRAM_PROC2_OP_CFG        (MT6359_PMIC_REG_BASE+0x1ebc)
#define MT6359_LDO_VSRAM_PROC2_OP_CFG_SET    (MT6359_PMIC_REG_BASE+0x1ebe)
#define MT6359_LDO_VSRAM_PROC2_OP_CFG_CLR    (MT6359_PMIC_REG_BASE+0x1ec0)
#define MT6359_LDO_VSRAM_PROC2_TRACK0        (MT6359_PMIC_REG_BASE+0x1ec2)
#define MT6359_LDO_VSRAM_PROC2_TRACK1        (MT6359_PMIC_REG_BASE+0x1ec4)
#define MT6359_LDO_VSRAM_PROC2_TRACK2        (MT6359_PMIC_REG_BASE+0x1ec6)
#define MT6359_LDO_VSRAM1_DSN_ID             (MT6359_PMIC_REG_BASE+0x1f00)
#define MT6359_LDO_VSRAM1_DSN_REV0           (MT6359_PMIC_REG_BASE+0x1f02)
#define MT6359_LDO_VSRAM1_DSN_DBI            (MT6359_PMIC_REG_BASE+0x1f04)
#define MT6359_LDO_VSRAM1_DSN_DXI            (MT6359_PMIC_REG_BASE+0x1f06)
#define MT6359_LDO_VSRAM_OTHERS_CON0         (MT6359_PMIC_REG_BASE+0x1f08)
#define MT6359_LDO_VSRAM_OTHERS_CON1         (MT6359_PMIC_REG_BASE+0x1f0a)
#define MT6359_LDO_VSRAM_OTHERS_MON          (MT6359_PMIC_REG_BASE+0x1f0c)
#define MT6359_LDO_VSRAM_OTHERS_VOSEL0       (MT6359_PMIC_REG_BASE+0x1f0e)
#define MT6359_LDO_VSRAM_OTHERS_VOSEL1       (MT6359_PMIC_REG_BASE+0x1f10)
#define MT6359_LDO_VSRAM_OTHERS_SFCHG        (MT6359_PMIC_REG_BASE+0x1f12)
#define MT6359_LDO_VSRAM_OTHERS_DVS          (MT6359_PMIC_REG_BASE+0x1f14)
#define MT6359_LDO_VSRAM_OTHERS_OP_EN        (MT6359_PMIC_REG_BASE+0x1f16)
#define MT6359_LDO_VSRAM_OTHERS_OP_EN_SET    (MT6359_PMIC_REG_BASE+0x1f18)
#define MT6359_LDO_VSRAM_OTHERS_OP_EN_CLR    (MT6359_PMIC_REG_BASE+0x1f1a)
#define MT6359_LDO_VSRAM_OTHERS_OP_CFG       (MT6359_PMIC_REG_BASE+0x1f1c)
#define MT6359_LDO_VSRAM_OTHERS_OP_CFG_SET   (MT6359_PMIC_REG_BASE+0x1f1e)
#define MT6359_LDO_VSRAM_OTHERS_OP_CFG_CLR   (MT6359_PMIC_REG_BASE+0x1f20)
#define MT6359_LDO_VSRAM_OTHERS_TRACK0       (MT6359_PMIC_REG_BASE+0x1f22)
#define MT6359_LDO_VSRAM_OTHERS_TRACK1       (MT6359_PMIC_REG_BASE+0x1f24)
#define MT6359_LDO_VSRAM_OTHERS_TRACK2       (MT6359_PMIC_REG_BASE+0x1f26)
#define MT6359_LDO_VSRAM_OTHERS_SSHUB        (MT6359_PMIC_REG_BASE+0x1f28)
#define MT6359_LDO_VSRAM_OTHERS_BT           (MT6359_PMIC_REG_BASE+0x1f2a)
#define MT6359_LDO_VSRAM_OTHERS_SPI          (MT6359_PMIC_REG_BASE+0x1f2c)
#define MT6359_LDO_VSRAM_MD_CON0             (MT6359_PMIC_REG_BASE+0x1f2e)
#define MT6359_LDO_VSRAM_MD_CON1             (MT6359_PMIC_REG_BASE+0x1f30)
#define MT6359_LDO_VSRAM_MD_MON              (MT6359_PMIC_REG_BASE+0x1f32)
#define MT6359_LDO_VSRAM_MD_VOSEL0           (MT6359_PMIC_REG_BASE+0x1f34)
#define MT6359_LDO_VSRAM_MD_VOSEL1           (MT6359_PMIC_REG_BASE+0x1f36)
#define MT6359_LDO_VSRAM_MD_SFCHG            (MT6359_PMIC_REG_BASE+0x1f38)
#define MT6359_LDO_VSRAM_MD_DVS              (MT6359_PMIC_REG_BASE+0x1f3a)
#define MT6359_LDO_VSRAM_MD_OP_EN            (MT6359_PMIC_REG_BASE+0x1f3c)
#define MT6359_LDO_VSRAM_MD_OP_EN_SET        (MT6359_PMIC_REG_BASE+0x1f3e)
#define MT6359_LDO_VSRAM_MD_OP_EN_CLR        (MT6359_PMIC_REG_BASE+0x1f40)
#define MT6359_LDO_VSRAM_MD_OP_CFG           (MT6359_PMIC_REG_BASE+0x1f42)
#define MT6359_LDO_VSRAM_MD_OP_CFG_SET       (MT6359_PMIC_REG_BASE+0x1f44)
#define MT6359_LDO_VSRAM_MD_OP_CFG_CLR       (MT6359_PMIC_REG_BASE+0x1f46)
#define MT6359_LDO_VSRAM_MD_TRACK0           (MT6359_PMIC_REG_BASE+0x1f48)
#define MT6359_LDO_VSRAM_MD_TRACK1           (MT6359_PMIC_REG_BASE+0x1f4a)
#define MT6359_LDO_VSRAM_MD_TRACK2           (MT6359_PMIC_REG_BASE+0x1f4c)
#define MT6359_LDO_ANA0_DSN_ID               (MT6359_PMIC_REG_BASE+0x1f80)
#define MT6359_LDO_ANA0_DSN_REV0             (MT6359_PMIC_REG_BASE+0x1f82)
#define MT6359_LDO_ANA0_DSN_DBI              (MT6359_PMIC_REG_BASE+0x1f84)
#define MT6359_LDO_ANA0_DSN_FPI              (MT6359_PMIC_REG_BASE+0x1f86)
#define MT6359_VFE28_ANA_CON0                (MT6359_PMIC_REG_BASE+0x1f88)
#define MT6359_VFE28_ANA_CON1                (MT6359_PMIC_REG_BASE+0x1f8a)
#define MT6359_VAUX18_ANA_CON0               (MT6359_PMIC_REG_BASE+0x1f8c)
#define MT6359_VAUX18_ANA_CON1               (MT6359_PMIC_REG_BASE+0x1f8e)
#define MT6359_VUSB_ANA_CON0                 (MT6359_PMIC_REG_BASE+0x1f90)
#define MT6359_VUSB_ANA_CON1                 (MT6359_PMIC_REG_BASE+0x1f92)
#define MT6359_VBIF28_ANA_CON0               (MT6359_PMIC_REG_BASE+0x1f94)
#define MT6359_VBIF28_ANA_CON1               (MT6359_PMIC_REG_BASE+0x1f96)
#define MT6359_VCN33_1_ANA_CON0              (MT6359_PMIC_REG_BASE+0x1f98)
#define MT6359_VCN33_1_ANA_CON1              (MT6359_PMIC_REG_BASE+0x1f9a)
#define MT6359_VCN33_2_ANA_CON0              (MT6359_PMIC_REG_BASE+0x1f9c)
#define MT6359_VCN33_2_ANA_CON1              (MT6359_PMIC_REG_BASE+0x1f9e)
#define MT6359_VEMC_ANA_CON0                 (MT6359_PMIC_REG_BASE+0x1fa0)
#define MT6359_VSIM1_ANA_CON0                (MT6359_PMIC_REG_BASE+0x1fa2)
#define MT6359_VSIM1_ANA_CON1                (MT6359_PMIC_REG_BASE+0x1fa4)
#define MT6359_VSIM2_ANA_CON0                (MT6359_PMIC_REG_BASE+0x1fa6)
#define MT6359_VSIM2_ANA_CON1                (MT6359_PMIC_REG_BASE+0x1fa8)
#define MT6359_VIO28_ANA_CON0                (MT6359_PMIC_REG_BASE+0x1faa)
#define MT6359_VIO28_ANA_CON1                (MT6359_PMIC_REG_BASE+0x1fac)
#define MT6359_VIBR_ANA_CON0                 (MT6359_PMIC_REG_BASE+0x1fae)
#define MT6359_VIBR_ANA_CON1                 (MT6359_PMIC_REG_BASE+0x1fb0)
#define MT6359_ADLDO_ANA_CON0                (MT6359_PMIC_REG_BASE+0x1fb2)
#define MT6359_VA12_ANA_CON0                 (MT6359_PMIC_REG_BASE+0x1fb4)
#define MT6359_LDO_ANA0_ELR_NUM              (MT6359_PMIC_REG_BASE+0x1fb6)
#define MT6359_VFE28_ELR_0                   (MT6359_PMIC_REG_BASE+0x1fb8)
#define MT6359_VFE28_ELR_1                   (MT6359_PMIC_REG_BASE+0x1fba)
#define MT6359_VFE28_ELR_2                   (MT6359_PMIC_REG_BASE+0x1fbc)
#define MT6359_VFE28_ELR_3                   (MT6359_PMIC_REG_BASE+0x1fbe)
#define MT6359_VFE28_ELR_4                   (MT6359_PMIC_REG_BASE+0x1fc0)
#define MT6359_LDO_ANA1_DSN_ID               (MT6359_PMIC_REG_BASE+0x2000)
#define MT6359_LDO_ANA1_DSN_REV0             (MT6359_PMIC_REG_BASE+0x2002)
#define MT6359_LDO_ANA1_DSN_DBI              (MT6359_PMIC_REG_BASE+0x2004)
#define MT6359_LDO_ANA1_DSN_FPI              (MT6359_PMIC_REG_BASE+0x2006)
#define MT6359_VRF18_ANA_CON0                (MT6359_PMIC_REG_BASE+0x2008)
#define MT6359_VRF18_ANA_CON1                (MT6359_PMIC_REG_BASE+0x200a)
#define MT6359_VEFUSE_ANA_CON0               (MT6359_PMIC_REG_BASE+0x200c)
#define MT6359_VEFUSE_ANA_CON1               (MT6359_PMIC_REG_BASE+0x200e)
#define MT6359_VCN18_ANA_CON0                (MT6359_PMIC_REG_BASE+0x2010)
#define MT6359_VCN18_ANA_CON1                (MT6359_PMIC_REG_BASE+0x2012)
#define MT6359_VCAMIO_ANA_CON0               (MT6359_PMIC_REG_BASE+0x2014)
#define MT6359_VCAMIO_ANA_CON1               (MT6359_PMIC_REG_BASE+0x2016)
#define MT6359_VAUD18_ANA_CON0               (MT6359_PMIC_REG_BASE+0x2018)
#define MT6359_VAUD18_ANA_CON1               (MT6359_PMIC_REG_BASE+0x201a)
#define MT6359_VIO18_ANA_CON0                (MT6359_PMIC_REG_BASE+0x201c)
#define MT6359_VIO18_ANA_CON1                (MT6359_PMIC_REG_BASE+0x201e)
#define MT6359_VM18_ANA_CON0                 (MT6359_PMIC_REG_BASE+0x2020)
#define MT6359_VM18_ANA_CON1                 (MT6359_PMIC_REG_BASE+0x2022)
#define MT6359_VUFS_ANA_CON0                 (MT6359_PMIC_REG_BASE+0x2024)
#define MT6359_VUFS_ANA_CON1                 (MT6359_PMIC_REG_BASE+0x2026)
#define MT6359_SLDO20_ANA_CON0               (MT6359_PMIC_REG_BASE+0x2028)
#define MT6359_VRF12_ANA_CON0                (MT6359_PMIC_REG_BASE+0x202a)
#define MT6359_VRF12_ANA_CON1                (MT6359_PMIC_REG_BASE+0x202c)
#define MT6359_VCN13_ANA_CON0                (MT6359_PMIC_REG_BASE+0x202e)
#define MT6359_VCN13_ANA_CON1                (MT6359_PMIC_REG_BASE+0x2030)
#define MT6359_VA09_ANA_CON0                 (MT6359_PMIC_REG_BASE+0x2032)
#define MT6359_VSRAM_PROC1_ANA_CON0          (MT6359_PMIC_REG_BASE+0x2034)
#define MT6359_VSRAM_PROC1_ANA_CON1          (MT6359_PMIC_REG_BASE+0x2036)
#define MT6359_VSRAM_PROC2_ANA_CON0          (MT6359_PMIC_REG_BASE+0x2038)
#define MT6359_VSRAM_PROC2_ANA_CON1          (MT6359_PMIC_REG_BASE+0x203a)
#define MT6359_VSRAM_OTHERS_ANA_CON0         (MT6359_PMIC_REG_BASE+0x203c)
#define MT6359_VSRAM_OTHERS_ANA_CON1         (MT6359_PMIC_REG_BASE+0x203e)
#define MT6359_VSRAM_MD_ANA_CON0             (MT6359_PMIC_REG_BASE+0x2040)
#define MT6359_VSRAM_MD_ANA_CON1             (MT6359_PMIC_REG_BASE+0x2042)
#define MT6359_SLDO14_ANA_CON0               (MT6359_PMIC_REG_BASE+0x2044)
#define MT6359_LDO_ANA1_ELR_NUM              (MT6359_PMIC_REG_BASE+0x2046)
#define MT6359_VRF18_ELR_0                   (MT6359_PMIC_REG_BASE+0x2048)
#define MT6359_VRF18_ELR_1                   (MT6359_PMIC_REG_BASE+0x204a)
#define MT6359_VRF18_ELR_2                   (MT6359_PMIC_REG_BASE+0x204c)
#define MT6359_VRF18_ELR_3                   (MT6359_PMIC_REG_BASE+0x204e)
#define MT6359_LDO_ANA2_DSN_ID               (MT6359_PMIC_REG_BASE+0x2080)
#define MT6359_LDO_ANA2_DSN_REV0             (MT6359_PMIC_REG_BASE+0x2082)
#define MT6359_LDO_ANA2_DSN_DBI              (MT6359_PMIC_REG_BASE+0x2084)
#define MT6359_LDO_ANA2_DSN_FPI              (MT6359_PMIC_REG_BASE+0x2086)
#define MT6359_VXO22_ANA_CON0                (MT6359_PMIC_REG_BASE+0x2088)
#define MT6359_VXO22_ANA_CON1                (MT6359_PMIC_REG_BASE+0x208a)
#define MT6359_VRFCK_ANA_CON0                (MT6359_PMIC_REG_BASE+0x208c)
#define MT6359_VRFCK_ANA_CON1                (MT6359_PMIC_REG_BASE+0x208e)
#define MT6359_VRFCK_ANA_CON2                (MT6359_PMIC_REG_BASE+0x2090)
#define MT6359_VRFCK_1_ANA_CON0              (MT6359_PMIC_REG_BASE+0x2092)
#define MT6359_VRFCK_1_ANA_CON1              (MT6359_PMIC_REG_BASE+0x2094)
#define MT6359_VBBCK_ANA_CON0                (MT6359_PMIC_REG_BASE+0x2096)
#define MT6359_VBBCK_ANA_CON1                (MT6359_PMIC_REG_BASE+0x2098)
#define MT6359_LDO_ANA2_ELR_NUM              (MT6359_PMIC_REG_BASE+0x209a)
#define MT6359_DCXO_ADLDO_BIAS_ELR_0         (MT6359_PMIC_REG_BASE+0x209c)
#define MT6359_DCXO_ADLDO_BIAS_ELR_1         (MT6359_PMIC_REG_BASE+0x209e)
#define MT6359_DUMMYLOAD_DSN_ID              (MT6359_PMIC_REG_BASE+0x2100)
#define MT6359_DUMMYLOAD_DSN_REV0            (MT6359_PMIC_REG_BASE+0x2102)
#define MT6359_DUMMYLOAD_DSN_DBI             (MT6359_PMIC_REG_BASE+0x2104)
#define MT6359_DUMMYLOAD_DSN_FPI             (MT6359_PMIC_REG_BASE+0x2106)
#define MT6359_DUMMYLOAD_ANA_CON0            (MT6359_PMIC_REG_BASE+0x2108)
#define MT6359_ISINK0_CON1                   (MT6359_PMIC_REG_BASE+0x210a)
#define MT6359_ISINK1_CON1                   (MT6359_PMIC_REG_BASE+0x210c)
#define MT6359_ISINK_ANA1_SMPL               (MT6359_PMIC_REG_BASE+0x210e)
#define MT6359_ISINK_EN_CTRL_SMPL            (MT6359_PMIC_REG_BASE+0x2110)
#define MT6359_DUMMYLOAD_ELR_NUM             (MT6359_PMIC_REG_BASE+0x2112)
#define MT6359_DUMMYLOAD_ELR_0               (MT6359_PMIC_REG_BASE+0x2114)
#define MT6359_AUD_TOP_ID                    (MT6359_PMIC_REG_BASE+0x2300)
#define MT6359_AUD_TOP_REV0                  (MT6359_PMIC_REG_BASE+0x2302)
#define MT6359_AUD_TOP_DBI                   (MT6359_PMIC_REG_BASE+0x2304)
#define MT6359_AUD_TOP_DXI                   (MT6359_PMIC_REG_BASE+0x2306)
#define MT6359_AUD_TOP_CKPDN_TPM0            (MT6359_PMIC_REG_BASE+0x2308)
#define MT6359_AUD_TOP_CKPDN_TPM1            (MT6359_PMIC_REG_BASE+0x230a)
#define MT6359_AUD_TOP_CKPDN_CON0            (MT6359_PMIC_REG_BASE+0x230c)
#define MT6359_AUD_TOP_CKPDN_CON0_SET        (MT6359_PMIC_REG_BASE+0x230e)
#define MT6359_AUD_TOP_CKPDN_CON0_CLR        (MT6359_PMIC_REG_BASE+0x2310)
#define MT6359_AUD_TOP_CKSEL_CON0            (MT6359_PMIC_REG_BASE+0x2312)
#define MT6359_AUD_TOP_CKSEL_CON0_SET        (MT6359_PMIC_REG_BASE+0x2314)
#define MT6359_AUD_TOP_CKSEL_CON0_CLR        (MT6359_PMIC_REG_BASE+0x2316)
#define MT6359_AUD_TOP_CKTST_CON0            (MT6359_PMIC_REG_BASE+0x2318)
#define MT6359_AUD_TOP_CLK_HWEN_CON0         (MT6359_PMIC_REG_BASE+0x231a)
#define MT6359_AUD_TOP_CLK_HWEN_CON0_SET     (MT6359_PMIC_REG_BASE+0x231c)
#define MT6359_AUD_TOP_CLK_HWEN_CON0_CLR     (MT6359_PMIC_REG_BASE+0x231e)
#define MT6359_AUD_TOP_RST_CON0              (MT6359_PMIC_REG_BASE+0x2320)
#define MT6359_AUD_TOP_RST_CON0_SET          (MT6359_PMIC_REG_BASE+0x2322)
#define MT6359_AUD_TOP_RST_CON0_CLR          (MT6359_PMIC_REG_BASE+0x2324)
#define MT6359_AUD_TOP_RST_BANK_CON0         (MT6359_PMIC_REG_BASE+0x2326)
#define MT6359_AUD_TOP_INT_CON0              (MT6359_PMIC_REG_BASE+0x2328)
#define MT6359_AUD_TOP_INT_CON0_SET          (MT6359_PMIC_REG_BASE+0x232a)
#define MT6359_AUD_TOP_INT_CON0_CLR          (MT6359_PMIC_REG_BASE+0x232c)
#define MT6359_AUD_TOP_INT_MASK_CON0         (MT6359_PMIC_REG_BASE+0x232e)
#define MT6359_AUD_TOP_INT_MASK_CON0_SET     (MT6359_PMIC_REG_BASE+0x2330)
#define MT6359_AUD_TOP_INT_MASK_CON0_CLR     (MT6359_PMIC_REG_BASE+0x2332)
#define MT6359_AUD_TOP_INT_STATUS0           (MT6359_PMIC_REG_BASE+0x2334)
#define MT6359_AUD_TOP_INT_RAW_STATUS0       (MT6359_PMIC_REG_BASE+0x2336)
#define MT6359_AUD_TOP_INT_MISC_CON0         (MT6359_PMIC_REG_BASE+0x2338)
#define MT6359_AUD_TOP_MON_CON0              (MT6359_PMIC_REG_BASE+0x233a)
#define MT6359_AUDIO_DIG_DSN_ID              (MT6359_PMIC_REG_BASE+0x2380)
#define MT6359_AUDIO_DIG_DSN_REV0            (MT6359_PMIC_REG_BASE+0x2382)
#define MT6359_AUDIO_DIG_DSN_DBI             (MT6359_PMIC_REG_BASE+0x2384)
#define MT6359_AUDIO_DIG_DSN_DXI             (MT6359_PMIC_REG_BASE+0x2386)
#define MT6359_AFE_UL_DL_CON0                (MT6359_PMIC_REG_BASE+0x2388)
#define MT6359_AFE_DL_SRC2_CON0_L            (MT6359_PMIC_REG_BASE+0x238a)
#define MT6359_AFE_UL_SRC_CON0_H             (MT6359_PMIC_REG_BASE+0x238c)
#define MT6359_AFE_UL_SRC_CON0_L             (MT6359_PMIC_REG_BASE+0x238e)
#define MT6359_AFE_ADDA6_L_SRC_CON0_H        (MT6359_PMIC_REG_BASE+0x2390)
#define MT6359_AFE_ADDA6_UL_SRC_CON0_L       (MT6359_PMIC_REG_BASE+0x2392)
#define MT6359_AFE_TOP_CON0                  (MT6359_PMIC_REG_BASE+0x2394)
#define MT6359_AUDIO_TOP_CON0                (MT6359_PMIC_REG_BASE+0x2396)
#define MT6359_AFE_MON_DEBUG0                (MT6359_PMIC_REG_BASE+0x2398)
#define MT6359_AFUNC_AUD_CON0                (MT6359_PMIC_REG_BASE+0x239a)
#define MT6359_AFUNC_AUD_CON1                (MT6359_PMIC_REG_BASE+0x239c)
#define MT6359_AFUNC_AUD_CON2                (MT6359_PMIC_REG_BASE+0x239e)
#define MT6359_AFUNC_AUD_CON3                (MT6359_PMIC_REG_BASE+0x23a0)
#define MT6359_AFUNC_AUD_CON4                (MT6359_PMIC_REG_BASE+0x23a2)
#define MT6359_AFUNC_AUD_CON5                (MT6359_PMIC_REG_BASE+0x23a4)
#define MT6359_AFUNC_AUD_CON6                (MT6359_PMIC_REG_BASE+0x23a6)
#define MT6359_AFUNC_AUD_CON7                (MT6359_PMIC_REG_BASE+0x23a8)
#define MT6359_AFUNC_AUD_CON8                (MT6359_PMIC_REG_BASE+0x23aa)
#define MT6359_AFUNC_AUD_CON9                (MT6359_PMIC_REG_BASE+0x23ac)
#define MT6359_AFUNC_AUD_CON10               (MT6359_PMIC_REG_BASE+0x23ae)
#define MT6359_AFUNC_AUD_CON11               (MT6359_PMIC_REG_BASE+0x23b0)
#define MT6359_AFUNC_AUD_CON12               (MT6359_PMIC_REG_BASE+0x23b2)
#define MT6359_AFUNC_AUD_MON0                (MT6359_PMIC_REG_BASE+0x23b4)
#define MT6359_AFUNC_AUD_MON1                (MT6359_PMIC_REG_BASE+0x23b6)
#define MT6359_AUDRC_TUNE_MON0               (MT6359_PMIC_REG_BASE+0x23b8)
#define MT6359_AFE_ADDA_MTKAIF_FIFO_CFG0     (MT6359_PMIC_REG_BASE+0x23ba)
#define MT6359_AFE_ADDA_MTKAIF_FIFO_LOG_MON1 (MT6359_PMIC_REG_BASE+0x23bc)
#define MT6359_AFE_ADDA_MTKAIF_MON0          (MT6359_PMIC_REG_BASE+0x23be)
#define MT6359_AFE_ADDA_MTKAIF_MON1          (MT6359_PMIC_REG_BASE+0x23c0)
#define MT6359_AFE_ADDA_MTKAIF_MON2          (MT6359_PMIC_REG_BASE+0x23c2)
#define MT6359_AFE_ADDA6_MTKAIF_MON3         (MT6359_PMIC_REG_BASE+0x23c4)
#define MT6359_AFE_ADDA_MTKAIF_MON4          (MT6359_PMIC_REG_BASE+0x23c6)
#define MT6359_AFE_ADDA_MTKAIF_MON5          (MT6359_PMIC_REG_BASE+0x23c8)
#define MT6359_AFE_ADDA_MTKAIF_CFG0          (MT6359_PMIC_REG_BASE+0x23ca)
#define MT6359_AFE_ADDA_MTKAIF_RX_CFG0       (MT6359_PMIC_REG_BASE+0x23cc)
#define MT6359_AFE_ADDA_MTKAIF_RX_CFG1       (MT6359_PMIC_REG_BASE+0x23ce)
#define MT6359_AFE_ADDA_MTKAIF_RX_CFG2       (MT6359_PMIC_REG_BASE+0x23d0)
#define MT6359_AFE_ADDA_MTKAIF_RX_CFG3       (MT6359_PMIC_REG_BASE+0x23d2)
#define MT6359_AFE_ADDA_MTKAIF_SYNCWORD_CFG0 (MT6359_PMIC_REG_BASE+0x23d4)
#define MT6359_AFE_ADDA_MTKAIF_SYNCWORD_CFG1 (MT6359_PMIC_REG_BASE+0x23d6)
#define MT6359_AFE_SGEN_CFG0                 (MT6359_PMIC_REG_BASE+0x23d8)
#define MT6359_AFE_SGEN_CFG1                 (MT6359_PMIC_REG_BASE+0x23da)
#define MT6359_AFE_ADC_ASYNC_FIFO_CFG        (MT6359_PMIC_REG_BASE+0x23dc)
#define MT6359_AFE_ADC_ASYNC_FIFO_CFG1       (MT6359_PMIC_REG_BASE+0x23de)
#define MT6359_AFE_DCCLK_CFG0                (MT6359_PMIC_REG_BASE+0x23e0)
#define MT6359_AFE_DCCLK_CFG1                (MT6359_PMIC_REG_BASE+0x23e2)
#define MT6359_AUDIO_DIG_CFG                 (MT6359_PMIC_REG_BASE+0x23e4)
#define MT6359_AUDIO_DIG_CFG1                (MT6359_PMIC_REG_BASE+0x23e6)
#define MT6359_AFE_AUD_PAD_TOP               (MT6359_PMIC_REG_BASE+0x23e8)
#define MT6359_AFE_AUD_PAD_TOP_MON           (MT6359_PMIC_REG_BASE+0x23ea)
#define MT6359_AFE_AUD_PAD_TOP_MON1          (MT6359_PMIC_REG_BASE+0x23ec)
#define MT6359_AFE_AUD_PAD_TOP_MON2          (MT6359_PMIC_REG_BASE+0x23ee)
#define MT6359_AFE_DL_NLE_CFG                (MT6359_PMIC_REG_BASE+0x23f0)
#define MT6359_AFE_DL_NLE_MON                (MT6359_PMIC_REG_BASE+0x23f2)
#define MT6359_AFE_CG_EN_MON                 (MT6359_PMIC_REG_BASE+0x23f4)
#define MT6359_AFE_MIC_ARRAY_CFG             (MT6359_PMIC_REG_BASE+0x23f6)
#define MT6359_AFE_CHOP_CFG0                 (MT6359_PMIC_REG_BASE+0x23f8)
#define MT6359_AFE_MTKAIF_MUX_CFG            (MT6359_PMIC_REG_BASE+0x23fa)
#define MT6359_AUDIO_DIG_2ND_DSN_ID          (MT6359_PMIC_REG_BASE+0x2400)
#define MT6359_AUDIO_DIG_2ND_DSN_REV0        (MT6359_PMIC_REG_BASE+0x2402)
#define MT6359_AUDIO_DIG_2ND_DSN_DBI         (MT6359_PMIC_REG_BASE+0x2404)
#define MT6359_AUDIO_DIG_2ND_DSN_DXI         (MT6359_PMIC_REG_BASE+0x2406)
#define MT6359_AFE_PMIC_NEWIF_CFG3           (MT6359_PMIC_REG_BASE+0x2408)
#define MT6359_AFE_VOW_TOP_CON0              (MT6359_PMIC_REG_BASE+0x240a)
#define MT6359_AFE_VOW_TOP_CON1              (MT6359_PMIC_REG_BASE+0x240c)
#define MT6359_AFE_VOW_TOP_CON2              (MT6359_PMIC_REG_BASE+0x240e)
#define MT6359_AFE_VOW_TOP_CON3              (MT6359_PMIC_REG_BASE+0x2410)
#define MT6359_AFE_VOW_TOP_CON4              (MT6359_PMIC_REG_BASE+0x2412)
#define MT6359_AFE_VOW_TOP_MON0              (MT6359_PMIC_REG_BASE+0x2414)
#define MT6359_AFE_VOW_VAD_CFG0              (MT6359_PMIC_REG_BASE+0x2416)
#define MT6359_AFE_VOW_VAD_CFG1              (MT6359_PMIC_REG_BASE+0x2418)
#define MT6359_AFE_VOW_VAD_CFG2              (MT6359_PMIC_REG_BASE+0x241a)
#define MT6359_AFE_VOW_VAD_CFG3              (MT6359_PMIC_REG_BASE+0x241c)
#define MT6359_AFE_VOW_VAD_CFG4              (MT6359_PMIC_REG_BASE+0x241e)
#define MT6359_AFE_VOW_VAD_CFG5              (MT6359_PMIC_REG_BASE+0x2420)
#define MT6359_AFE_VOW_VAD_CFG6              (MT6359_PMIC_REG_BASE+0x2422)
#define MT6359_AFE_VOW_VAD_CFG7              (MT6359_PMIC_REG_BASE+0x2424)
#define MT6359_AFE_VOW_VAD_CFG8              (MT6359_PMIC_REG_BASE+0x2426)
#define MT6359_AFE_VOW_VAD_CFG9              (MT6359_PMIC_REG_BASE+0x2428)
#define MT6359_AFE_VOW_VAD_CFG10             (MT6359_PMIC_REG_BASE+0x242a)
#define MT6359_AFE_VOW_VAD_CFG11             (MT6359_PMIC_REG_BASE+0x242c)
#define MT6359_AFE_VOW_VAD_CFG12             (MT6359_PMIC_REG_BASE+0x242e)
#define MT6359_AFE_VOW_VAD_MON0              (MT6359_PMIC_REG_BASE+0x2430)
#define MT6359_AFE_VOW_VAD_MON1              (MT6359_PMIC_REG_BASE+0x2432)
#define MT6359_AFE_VOW_VAD_MON2              (MT6359_PMIC_REG_BASE+0x2434)
#define MT6359_AFE_VOW_VAD_MON3              (MT6359_PMIC_REG_BASE+0x2436)
#define MT6359_AFE_VOW_VAD_MON4              (MT6359_PMIC_REG_BASE+0x2438)
#define MT6359_AFE_VOW_VAD_MON5              (MT6359_PMIC_REG_BASE+0x243a)
#define MT6359_AFE_VOW_VAD_MON6              (MT6359_PMIC_REG_BASE+0x243c)
#define MT6359_AFE_VOW_VAD_MON7              (MT6359_PMIC_REG_BASE+0x243e)
#define MT6359_AFE_VOW_VAD_MON8              (MT6359_PMIC_REG_BASE+0x2440)
#define MT6359_AFE_VOW_VAD_MON9              (MT6359_PMIC_REG_BASE+0x2442)
#define MT6359_AFE_VOW_VAD_MON10             (MT6359_PMIC_REG_BASE+0x2444)
#define MT6359_AFE_VOW_VAD_MON11             (MT6359_PMIC_REG_BASE+0x2446)
#define MT6359_AFE_VOW_TGEN_CFG0             (MT6359_PMIC_REG_BASE+0x2448)
#define MT6359_AFE_VOW_TGEN_CFG1             (MT6359_PMIC_REG_BASE+0x244a)
#define MT6359_AFE_VOW_HPF_CFG0              (MT6359_PMIC_REG_BASE+0x244c)
#define MT6359_AFE_VOW_HPF_CFG1              (MT6359_PMIC_REG_BASE+0x244e)
#define MT6359_AUDIO_DIG_3RD_DSN_ID          (MT6359_PMIC_REG_BASE+0x2480)
#define MT6359_AUDIO_DIG_3RD_DSN_REV0        (MT6359_PMIC_REG_BASE+0x2482)
#define MT6359_AUDIO_DIG_3RD_DSN_DBI         (MT6359_PMIC_REG_BASE+0x2484)
#define MT6359_AUDIO_DIG_3RD_DSN_DXI         (MT6359_PMIC_REG_BASE+0x2486)
#define MT6359_AFE_VOW_PERIODIC_CFG0         (MT6359_PMIC_REG_BASE+0x2488)
#define MT6359_AFE_VOW_PERIODIC_CFG1         (MT6359_PMIC_REG_BASE+0x248a)
#define MT6359_AFE_VOW_PERIODIC_CFG2         (MT6359_PMIC_REG_BASE+0x248c)
#define MT6359_AFE_VOW_PERIODIC_CFG3         (MT6359_PMIC_REG_BASE+0x248e)
#define MT6359_AFE_VOW_PERIODIC_CFG4         (MT6359_PMIC_REG_BASE+0x2490)
#define MT6359_AFE_VOW_PERIODIC_CFG5         (MT6359_PMIC_REG_BASE+0x2492)
#define MT6359_AFE_VOW_PERIODIC_CFG6         (MT6359_PMIC_REG_BASE+0x2494)
#define MT6359_AFE_VOW_PERIODIC_CFG7         (MT6359_PMIC_REG_BASE+0x2496)
#define MT6359_AFE_VOW_PERIODIC_CFG8         (MT6359_PMIC_REG_BASE+0x2498)
#define MT6359_AFE_VOW_PERIODIC_CFG9         (MT6359_PMIC_REG_BASE+0x249a)
#define MT6359_AFE_VOW_PERIODIC_CFG10        (MT6359_PMIC_REG_BASE+0x249c)
#define MT6359_AFE_VOW_PERIODIC_CFG11        (MT6359_PMIC_REG_BASE+0x249e)
#define MT6359_AFE_VOW_PERIODIC_CFG12        (MT6359_PMIC_REG_BASE+0x24a0)
#define MT6359_AFE_VOW_PERIODIC_CFG13        (MT6359_PMIC_REG_BASE+0x24a2)
#define MT6359_AFE_VOW_PERIODIC_CFG14        (MT6359_PMIC_REG_BASE+0x24a4)
#define MT6359_AFE_VOW_PERIODIC_CFG15        (MT6359_PMIC_REG_BASE+0x24a6)
#define MT6359_AFE_VOW_PERIODIC_CFG16        (MT6359_PMIC_REG_BASE+0x24a8)
#define MT6359_AFE_VOW_PERIODIC_CFG17        (MT6359_PMIC_REG_BASE+0x24aa)
#define MT6359_AFE_VOW_PERIODIC_CFG18        (MT6359_PMIC_REG_BASE+0x24ac)
#define MT6359_AFE_VOW_PERIODIC_CFG19        (MT6359_PMIC_REG_BASE+0x24ae)
#define MT6359_AFE_VOW_PERIODIC_CFG20        (MT6359_PMIC_REG_BASE+0x24b0)
#define MT6359_AFE_VOW_PERIODIC_CFG21        (MT6359_PMIC_REG_BASE+0x24b2)
#define MT6359_AFE_VOW_PERIODIC_CFG22        (MT6359_PMIC_REG_BASE+0x24b4)
#define MT6359_AFE_VOW_PERIODIC_CFG23        (MT6359_PMIC_REG_BASE+0x24b6)
#define MT6359_AFE_VOW_PERIODIC_CFG24        (MT6359_PMIC_REG_BASE+0x24b8)
#define MT6359_AFE_VOW_PERIODIC_CFG25        (MT6359_PMIC_REG_BASE+0x24ba)
#define MT6359_AFE_VOW_PERIODIC_CFG26        (MT6359_PMIC_REG_BASE+0x24bc)
#define MT6359_AFE_VOW_PERIODIC_CFG27        (MT6359_PMIC_REG_BASE+0x24be)
#define MT6359_AFE_VOW_PERIODIC_CFG28        (MT6359_PMIC_REG_BASE+0x24c0)
#define MT6359_AFE_VOW_PERIODIC_CFG29        (MT6359_PMIC_REG_BASE+0x24c2)
#define MT6359_AFE_VOW_PERIODIC_CFG30        (MT6359_PMIC_REG_BASE+0x24c4)
#define MT6359_AFE_VOW_PERIODIC_CFG31        (MT6359_PMIC_REG_BASE+0x24c6)
#define MT6359_AFE_VOW_PERIODIC_CFG32        (MT6359_PMIC_REG_BASE+0x24c8)
#define MT6359_AFE_VOW_PERIODIC_CFG33        (MT6359_PMIC_REG_BASE+0x24ca)
#define MT6359_AFE_VOW_PERIODIC_CFG34        (MT6359_PMIC_REG_BASE+0x24cc)
#define MT6359_AFE_VOW_PERIODIC_CFG35        (MT6359_PMIC_REG_BASE+0x24ce)
#define MT6359_AFE_VOW_PERIODIC_CFG36        (MT6359_PMIC_REG_BASE+0x24d0)
#define MT6359_AFE_VOW_PERIODIC_CFG37        (MT6359_PMIC_REG_BASE+0x24d2)
#define MT6359_AFE_VOW_PERIODIC_CFG38        (MT6359_PMIC_REG_BASE+0x24d4)
#define MT6359_AFE_VOW_PERIODIC_CFG39        (MT6359_PMIC_REG_BASE+0x24d6)
#define MT6359_AFE_VOW_PERIODIC_MON0         (MT6359_PMIC_REG_BASE+0x24d8)
#define MT6359_AFE_VOW_PERIODIC_MON1         (MT6359_PMIC_REG_BASE+0x24da)
#define MT6359_AFE_VOW_PERIODIC_MON2         (MT6359_PMIC_REG_BASE+0x24dc)
#define MT6359_AFE_NCP_CFG0                  (MT6359_PMIC_REG_BASE+0x24de)
#define MT6359_AFE_NCP_CFG1                  (MT6359_PMIC_REG_BASE+0x24e0)
#define MT6359_AFE_NCP_CFG2                  (MT6359_PMIC_REG_BASE+0x24e2)
#define MT6359_AUDENC_DSN_ID                 (MT6359_PMIC_REG_BASE+0x2500)
#define MT6359_AUDENC_DSN_REV0               (MT6359_PMIC_REG_BASE+0x2502)
#define MT6359_AUDENC_DSN_DBI                (MT6359_PMIC_REG_BASE+0x2504)
#define MT6359_AUDENC_DSN_FPI                (MT6359_PMIC_REG_BASE+0x2506)
#define MT6359_AUDENC_ANA_CON0               (MT6359_PMIC_REG_BASE+0x2508)
#define MT6359_AUDENC_ANA_CON1               (MT6359_PMIC_REG_BASE+0x250a)
#define MT6359_AUDENC_ANA_CON2               (MT6359_PMIC_REG_BASE+0x250c)
#define MT6359_AUDENC_ANA_CON3               (MT6359_PMIC_REG_BASE+0x250e)
#define MT6359_AUDENC_ANA_CON4               (MT6359_PMIC_REG_BASE+0x2510)
#define MT6359_AUDENC_ANA_CON5               (MT6359_PMIC_REG_BASE+0x2512)
#define MT6359_AUDENC_ANA_CON6               (MT6359_PMIC_REG_BASE+0x2514)
#define MT6359_AUDENC_ANA_CON7               (MT6359_PMIC_REG_BASE+0x2516)
#define MT6359_AUDENC_ANA_CON8               (MT6359_PMIC_REG_BASE+0x2518)
#define MT6359_AUDENC_ANA_CON9               (MT6359_PMIC_REG_BASE+0x251a)
#define MT6359_AUDENC_ANA_CON10              (MT6359_PMIC_REG_BASE+0x251c)
#define MT6359_AUDENC_ANA_CON11              (MT6359_PMIC_REG_BASE+0x251e)
#define MT6359_AUDENC_ANA_CON12              (MT6359_PMIC_REG_BASE+0x2520)
#define MT6359_AUDENC_ANA_CON13              (MT6359_PMIC_REG_BASE+0x2522)
#define MT6359_AUDENC_ANA_CON14              (MT6359_PMIC_REG_BASE+0x2524)
#define MT6359_AUDENC_ANA_CON15              (MT6359_PMIC_REG_BASE+0x2526)
#define MT6359_AUDENC_ANA_CON16              (MT6359_PMIC_REG_BASE+0x2528)
#define MT6359_AUDENC_ANA_CON17              (MT6359_PMIC_REG_BASE+0x252a)
#define MT6359_AUDENC_ANA_CON18              (MT6359_PMIC_REG_BASE+0x252c)
#define MT6359_AUDENC_ANA_CON19              (MT6359_PMIC_REG_BASE+0x252e)
#define MT6359_AUDENC_ANA_CON20              (MT6359_PMIC_REG_BASE+0x2530)
#define MT6359_AUDENC_ANA_CON21              (MT6359_PMIC_REG_BASE+0x2532)
#define MT6359_AUDENC_ANA_CON22              (MT6359_PMIC_REG_BASE+0x2534)
#define MT6359_AUDENC_ANA_CON23              (MT6359_PMIC_REG_BASE+0x2536)
#define MT6359_AUDDEC_DSN_ID                 (MT6359_PMIC_REG_BASE+0x2580)
#define MT6359_AUDDEC_DSN_REV0               (MT6359_PMIC_REG_BASE+0x2582)
#define MT6359_AUDDEC_DSN_DBI                (MT6359_PMIC_REG_BASE+0x2584)
#define MT6359_AUDDEC_DSN_FPI                (MT6359_PMIC_REG_BASE+0x2586)
#define MT6359_AUDDEC_ANA_CON0               (MT6359_PMIC_REG_BASE+0x2588)
#define MT6359_AUDDEC_ANA_CON1               (MT6359_PMIC_REG_BASE+0x258a)
#define MT6359_AUDDEC_ANA_CON2               (MT6359_PMIC_REG_BASE+0x258c)
#define MT6359_AUDDEC_ANA_CON3               (MT6359_PMIC_REG_BASE+0x258e)
#define MT6359_AUDDEC_ANA_CON4               (MT6359_PMIC_REG_BASE+0x2590)
#define MT6359_AUDDEC_ANA_CON5               (MT6359_PMIC_REG_BASE+0x2592)
#define MT6359_AUDDEC_ANA_CON6               (MT6359_PMIC_REG_BASE+0x2594)
#define MT6359_AUDDEC_ANA_CON7               (MT6359_PMIC_REG_BASE+0x2596)
#define MT6359_AUDDEC_ANA_CON8               (MT6359_PMIC_REG_BASE+0x2598)
#define MT6359_AUDDEC_ANA_CON9               (MT6359_PMIC_REG_BASE+0x259a)
#define MT6359_AUDDEC_ANA_CON10              (MT6359_PMIC_REG_BASE+0x259c)
#define MT6359_AUDDEC_ANA_CON11              (MT6359_PMIC_REG_BASE+0x259e)
#define MT6359_AUDDEC_ANA_CON12              (MT6359_PMIC_REG_BASE+0x25a0)
#define MT6359_AUDDEC_ANA_CON13              (MT6359_PMIC_REG_BASE+0x25a2)
#define MT6359_AUDDEC_ANA_CON14              (MT6359_PMIC_REG_BASE+0x25a4)
#define MT6359_AUDZCD_DSN_ID                 (MT6359_PMIC_REG_BASE+0x2600)
#define MT6359_AUDZCD_DSN_REV0               (MT6359_PMIC_REG_BASE+0x2602)
#define MT6359_AUDZCD_DSN_DBI                (MT6359_PMIC_REG_BASE+0x2604)
#define MT6359_AUDZCD_DSN_FPI                (MT6359_PMIC_REG_BASE+0x2606)
#define MT6359_ZCD_CON0                      (MT6359_PMIC_REG_BASE+0x2608)
#define MT6359_ZCD_CON1                      (MT6359_PMIC_REG_BASE+0x260a)
#define MT6359_ZCD_CON2                      (MT6359_PMIC_REG_BASE+0x260c)
#define MT6359_ZCD_CON3                      (MT6359_PMIC_REG_BASE+0x260e)
#define MT6359_ZCD_CON4                      (MT6359_PMIC_REG_BASE+0x2610)
#define MT6359_ZCD_CON5                      (MT6359_PMIC_REG_BASE+0x2612)
#define MT6359_ACCDET_DSN_DIG_ID             (MT6359_PMIC_REG_BASE+0x2680)
#define MT6359_ACCDET_DSN_DIG_REV0           (MT6359_PMIC_REG_BASE+0x2682)
#define MT6359_ACCDET_DSN_DBI                (MT6359_PMIC_REG_BASE+0x2684)
#define MT6359_ACCDET_DSN_FPI                (MT6359_PMIC_REG_BASE+0x2686)
#define MT6359_ACCDET_CON0                   (MT6359_PMIC_REG_BASE+0x2688)
#define MT6359_ACCDET_CON1                   (MT6359_PMIC_REG_BASE+0x268a)
#define MT6359_ACCDET_CON2                   (MT6359_PMIC_REG_BASE+0x268c)
#define MT6359_ACCDET_CON3                   (MT6359_PMIC_REG_BASE+0x268e)
#define MT6359_ACCDET_CON4                   (MT6359_PMIC_REG_BASE+0x2690)
#define MT6359_ACCDET_CON5                   (MT6359_PMIC_REG_BASE+0x2692)
#define MT6359_ACCDET_CON6                   (MT6359_PMIC_REG_BASE+0x2694)
#define MT6359_ACCDET_CON7                   (MT6359_PMIC_REG_BASE+0x2696)
#define MT6359_ACCDET_CON8                   (MT6359_PMIC_REG_BASE+0x2698)
#define MT6359_ACCDET_CON9                   (MT6359_PMIC_REG_BASE+0x269a)
#define MT6359_ACCDET_CON10                  (MT6359_PMIC_REG_BASE+0x269c)
#define MT6359_ACCDET_CON11                  (MT6359_PMIC_REG_BASE+0x269e)
#define MT6359_ACCDET_CON12                  (MT6359_PMIC_REG_BASE+0x26a0)
#define MT6359_ACCDET_CON13                  (MT6359_PMIC_REG_BASE+0x26a2)
#define MT6359_ACCDET_CON14                  (MT6359_PMIC_REG_BASE+0x26a4)
#define MT6359_ACCDET_CON15                  (MT6359_PMIC_REG_BASE+0x26a6)
#define MT6359_ACCDET_CON16                  (MT6359_PMIC_REG_BASE+0x26a8)
#define MT6359_ACCDET_CON17                  (MT6359_PMIC_REG_BASE+0x26aa)
#define MT6359_ACCDET_CON18                  (MT6359_PMIC_REG_BASE+0x26ac)
#define MT6359_ACCDET_CON19                  (MT6359_PMIC_REG_BASE+0x26ae)
#define MT6359_ACCDET_CON20                  (MT6359_PMIC_REG_BASE+0x26b0)
#define MT6359_ACCDET_CON21                  (MT6359_PMIC_REG_BASE+0x26b2)
#define MT6359_ACCDET_CON22                  (MT6359_PMIC_REG_BASE+0x26b4)
#define MT6359_ACCDET_CON23                  (MT6359_PMIC_REG_BASE+0x26b6)
#define MT6359_ACCDET_CON24                  (MT6359_PMIC_REG_BASE+0x26b8)
#define MT6359_ACCDET_CON25                  (MT6359_PMIC_REG_BASE+0x26ba)
#define MT6359_ACCDET_CON26                  (MT6359_PMIC_REG_BASE+0x26bc)
#define MT6359_ACCDET_CON27                  (MT6359_PMIC_REG_BASE+0x26be)
#define MT6359_ACCDET_CON28                  (MT6359_PMIC_REG_BASE+0x26c0)
#define MT6359_ACCDET_CON29                  (MT6359_PMIC_REG_BASE+0x26c2)
#define MT6359_ACCDET_CON30                  (MT6359_PMIC_REG_BASE+0x26c4)
#define MT6359_ACCDET_CON31                  (MT6359_PMIC_REG_BASE+0x26c6)
#define MT6359_ACCDET_CON32                  (MT6359_PMIC_REG_BASE+0x26c8)
#define MT6359_ACCDET_CON33                  (MT6359_PMIC_REG_BASE+0x26ca)
#define MT6359_ACCDET_CON34                  (MT6359_PMIC_REG_BASE+0x26cc)
#define MT6359_ACCDET_CON35                  (MT6359_PMIC_REG_BASE+0x26ce)
#define MT6359_ACCDET_CON36                  (MT6359_PMIC_REG_BASE+0x26d0)
#define MT6359_ACCDET_CON37                  (MT6359_PMIC_REG_BASE+0x26d2)
#define MT6359_ACCDET_CON38                  (MT6359_PMIC_REG_BASE+0x26d4)
#define MT6359_ACCDET_CON39                  (MT6359_PMIC_REG_BASE+0x26d6)
#define MT6359_ACCDET_CON40                  (MT6359_PMIC_REG_BASE+0x26d8)
/* mask is HEX;	shift is Integer */
#define PMIC_TOP0_ANA_ID_ADDR                               \
	MT6359_TOP0_ID
#define PMIC_TOP0_ANA_ID_MASK                               0xFF
#define PMIC_TOP0_ANA_ID_SHIFT                              0
#define PMIC_TOP0_DIG_ID_ADDR                               \
	MT6359_TOP0_ID
#define PMIC_TOP0_DIG_ID_MASK                               0xFF
#define PMIC_TOP0_DIG_ID_SHIFT                              8
#define PMIC_TOP0_ANA_MINOR_REV_ADDR                        \
	MT6359_TOP0_REV0
#define PMIC_TOP0_ANA_MINOR_REV_MASK                        0xF
#define PMIC_TOP0_ANA_MINOR_REV_SHIFT                       0
#define PMIC_TOP0_ANA_MAJOR_REV_ADDR                        \
	MT6359_TOP0_REV0
#define PMIC_TOP0_ANA_MAJOR_REV_MASK                        0xF
#define PMIC_TOP0_ANA_MAJOR_REV_SHIFT                       4
#define PMIC_TOP0_DIG_MINOR_REV_ADDR                        \
	MT6359_TOP0_REV0
#define PMIC_TOP0_DIG_MINOR_REV_MASK                        0xF
#define PMIC_TOP0_DIG_MINOR_REV_SHIFT                       8
#define PMIC_TOP0_DIG_MAJOR_REV_ADDR                        \
	MT6359_TOP0_REV0
#define PMIC_TOP0_DIG_MAJOR_REV_MASK                        0xF
#define PMIC_TOP0_DIG_MAJOR_REV_SHIFT                       12
#define PMIC_TOP0_DSN_CBS_ADDR                              \
	MT6359_TOP0_DSN_DBI
#define PMIC_TOP0_DSN_CBS_MASK                              0x3
#define PMIC_TOP0_DSN_CBS_SHIFT                             0
#define PMIC_TOP0_DSN_BIX_ADDR                              \
	MT6359_TOP0_DSN_DBI
#define PMIC_TOP0_DSN_BIX_MASK                              0x3
#define PMIC_TOP0_DSN_BIX_SHIFT                             2
#define PMIC_TOP0_DSN_ESP_ADDR                              \
	MT6359_TOP0_DSN_DBI
#define PMIC_TOP0_DSN_ESP_MASK                              0xFF
#define PMIC_TOP0_DSN_ESP_SHIFT                             8
#define PMIC_TOP0_DSN_FPI_ADDR                              \
	MT6359_TOP0_DSN_DXI
#define PMIC_TOP0_DSN_FPI_MASK                              0xFF
#define PMIC_TOP0_DSN_FPI_SHIFT                             0
#define PMIC_HWCID_ADDR                                     \
	MT6359_HWCID
#define PMIC_HWCID_MASK                                     0xFFFF
#define PMIC_HWCID_SHIFT                                    0
#define PMIC_SWCID_ADDR                                     \
	MT6359_SWCID
#define PMIC_SWCID_MASK                                     0xFFFF
#define PMIC_SWCID_SHIFT                                    0
#define PMIC_STS_PWRKEY_ADDR                                \
	MT6359_PONSTS
#define PMIC_STS_PWRKEY_MASK                                0x1
#define PMIC_STS_PWRKEY_SHIFT                               0
#define PMIC_STS_RTCA_ADDR                                  \
	MT6359_PONSTS
#define PMIC_STS_RTCA_MASK                                  0x1
#define PMIC_STS_RTCA_SHIFT                                 1
#define PMIC_STS_CHRIN_ADDR                                 \
	MT6359_PONSTS
#define PMIC_STS_CHRIN_MASK                                 0x1
#define PMIC_STS_CHRIN_SHIFT                                2
#define PMIC_STS_SPAR_ADDR                                  \
	MT6359_PONSTS
#define PMIC_STS_SPAR_MASK                                  0x1
#define PMIC_STS_SPAR_SHIFT                                 3
#define PMIC_STS_RBOOT_ADDR                                 \
	MT6359_PONSTS
#define PMIC_STS_RBOOT_MASK                                 0x1
#define PMIC_STS_RBOOT_SHIFT                                4
#define PMIC_STS_UVLO_ADDR                                  \
	MT6359_POFFSTS
#define PMIC_STS_UVLO_MASK                                  0x1
#define PMIC_STS_UVLO_SHIFT                                 0
#define PMIC_STS_PGFAIL_ADDR                                \
	MT6359_POFFSTS
#define PMIC_STS_PGFAIL_MASK                                0x1
#define PMIC_STS_PGFAIL_SHIFT                               1
#define PMIC_STS_PSOC_ADDR                                  \
	MT6359_POFFSTS
#define PMIC_STS_PSOC_MASK                                  0x1
#define PMIC_STS_PSOC_SHIFT                                 2
#define PMIC_STS_THRDN_ADDR                                 \
	MT6359_POFFSTS
#define PMIC_STS_THRDN_MASK                                 0x1
#define PMIC_STS_THRDN_SHIFT                                3
#define PMIC_STS_WRST_ADDR                                  \
	MT6359_POFFSTS
#define PMIC_STS_WRST_MASK                                  0x1
#define PMIC_STS_WRST_SHIFT                                 4
#define PMIC_STS_CRST_ADDR                                  \
	MT6359_POFFSTS
#define PMIC_STS_CRST_MASK                                  0x1
#define PMIC_STS_CRST_SHIFT                                 5
#define PMIC_STS_PKEYLP_ADDR                                \
	MT6359_POFFSTS
#define PMIC_STS_PKEYLP_MASK                                0x1
#define PMIC_STS_PKEYLP_SHIFT                               6
#define PMIC_STS_NORMOFF_ADDR                               \
	MT6359_POFFSTS
#define PMIC_STS_NORMOFF_MASK                               0x1
#define PMIC_STS_NORMOFF_SHIFT                              7
#define PMIC_STS_BWDT_ADDR                                  \
	MT6359_POFFSTS
#define PMIC_STS_BWDT_MASK                                  0x1
#define PMIC_STS_BWDT_SHIFT                                 8
#define PMIC_STS_DDLO_ADDR                                  \
	MT6359_POFFSTS
#define PMIC_STS_DDLO_MASK                                  0x1
#define PMIC_STS_DDLO_SHIFT                                 9
#define PMIC_STS_WDT_ADDR                                   \
	MT6359_POFFSTS
#define PMIC_STS_WDT_MASK                                   0x1
#define PMIC_STS_WDT_SHIFT                                  10
#define PMIC_STS_PUPSRC_ADDR                                \
	MT6359_POFFSTS
#define PMIC_STS_PUPSRC_MASK                                0x1
#define PMIC_STS_PUPSRC_SHIFT                               11
#define PMIC_STS_KEYPWR_ADDR                                \
	MT6359_POFFSTS
#define PMIC_STS_KEYPWR_MASK                                0x1
#define PMIC_STS_KEYPWR_SHIFT                               12
#define PMIC_STS_PKSP_ADDR                                  \
	MT6359_POFFSTS
#define PMIC_STS_PKSP_MASK                                  0x1
#define PMIC_STS_PKSP_SHIFT                                 13
#define PMIC_STS_OVLO_ADDR                                  \
	MT6359_POFFSTS
#define PMIC_STS_OVLO_MASK                                  0x1
#define PMIC_STS_OVLO_SHIFT                                 14
#define PMIC_RG_POFFSTS_CLR_ADDR                            \
	MT6359_PSTSCTL
#define PMIC_RG_POFFSTS_CLR_MASK                            0x1
#define PMIC_RG_POFFSTS_CLR_SHIFT                           0
#define PMIC_RG_PONSTS_CLR_ADDR                             \
	MT6359_PSTSCTL
#define PMIC_RG_PONSTS_CLR_MASK                             0x1
#define PMIC_RG_PONSTS_CLR_SHIFT                            8
#define PMIC_VM18_PG_DEB_ADDR                               \
	MT6359_PG_DEB_STS0
#define PMIC_VM18_PG_DEB_MASK                               0x1
#define PMIC_VM18_PG_DEB_SHIFT                              0
#define PMIC_VIO18_PG_DEB_ADDR                              \
	MT6359_PG_DEB_STS0
#define PMIC_VIO18_PG_DEB_MASK                              0x1
#define PMIC_VIO18_PG_DEB_SHIFT                             1
#define PMIC_VUFS_PG_DEB_ADDR                               \
	MT6359_PG_DEB_STS0
#define PMIC_VUFS_PG_DEB_MASK                               0x1
#define PMIC_VUFS_PG_DEB_SHIFT                              2
#define PMIC_VBBCK_PG_DEB_ADDR                              \
	MT6359_PG_DEB_STS0
#define PMIC_VBBCK_PG_DEB_MASK                              0x1
#define PMIC_VBBCK_PG_DEB_SHIFT                             3
#define PMIC_VRFCK_PG_DEB_ADDR                              \
	MT6359_PG_DEB_STS0
#define PMIC_VRFCK_PG_DEB_MASK                              0x1
#define PMIC_VRFCK_PG_DEB_SHIFT                             4
#define PMIC_VS1_PG_DEB_ADDR                                \
	MT6359_PG_DEB_STS0
#define PMIC_VS1_PG_DEB_MASK                                0x1
#define PMIC_VS1_PG_DEB_SHIFT                               5
#define PMIC_VA12_PG_DEB_ADDR                               \
	MT6359_PG_DEB_STS0
#define PMIC_VA12_PG_DEB_MASK                               0x1
#define PMIC_VA12_PG_DEB_SHIFT                              6
#define PMIC_VA09_PG_DEB_ADDR                               \
	MT6359_PG_DEB_STS0
#define PMIC_VA09_PG_DEB_MASK                               0x1
#define PMIC_VA09_PG_DEB_SHIFT                              7
#define PMIC_VS2_PG_DEB_ADDR                                \
	MT6359_PG_DEB_STS0
#define PMIC_VS2_PG_DEB_MASK                                0x1
#define PMIC_VS2_PG_DEB_SHIFT                               8
#define PMIC_VMODEM_PG_DEB_ADDR                             \
	MT6359_PG_DEB_STS0
#define PMIC_VMODEM_PG_DEB_MASK                             0x1
#define PMIC_VMODEM_PG_DEB_SHIFT                            9
#define PMIC_VPU_PG_DEB_ADDR                                \
	MT6359_PG_DEB_STS0
#define PMIC_VPU_PG_DEB_MASK                                0x1
#define PMIC_VPU_PG_DEB_SHIFT                               10
#define PMIC_VGPU12_PG_DEB_ADDR                             \
	MT6359_PG_DEB_STS0
#define PMIC_VGPU12_PG_DEB_MASK                             0x1
#define PMIC_VGPU12_PG_DEB_SHIFT                            11
#define PMIC_VGPU11_PG_DEB_ADDR                             \
	MT6359_PG_DEB_STS0
#define PMIC_VGPU11_PG_DEB_MASK                             0x1
#define PMIC_VGPU11_PG_DEB_SHIFT                            12
#define PMIC_VCORE_PG_DEB_ADDR                              \
	MT6359_PG_DEB_STS0
#define PMIC_VCORE_PG_DEB_MASK                              0x1
#define PMIC_VCORE_PG_DEB_SHIFT                             13
#define PMIC_VAUX18_PG_DEB_ADDR                             \
	MT6359_PG_DEB_STS0
#define PMIC_VAUX18_PG_DEB_MASK                             0x1
#define PMIC_VAUX18_PG_DEB_SHIFT                            14
#define PMIC_VXO22_PG_DEB_ADDR                              \
	MT6359_PG_DEB_STS0
#define PMIC_VXO22_PG_DEB_MASK                              0x1
#define PMIC_VXO22_PG_DEB_SHIFT                             15
#define PMIC_RSV_PG_DEB_ADDR                                \
	MT6359_PG_DEB_STS1
#define PMIC_RSV_PG_DEB_MASK                                0x1
#define PMIC_RSV_PG_DEB_SHIFT                               3
#define PMIC_VRF12_PG_DEB_ADDR                              \
	MT6359_PG_DEB_STS1
#define PMIC_VRF12_PG_DEB_MASK                              0x1
#define PMIC_VRF12_PG_DEB_SHIFT                             4
#define PMIC_VRF18_PG_DEB_ADDR                              \
	MT6359_PG_DEB_STS1
#define PMIC_VRF18_PG_DEB_MASK                              0x1
#define PMIC_VRF18_PG_DEB_SHIFT                             5
#define PMIC_VUSB_PG_DEB_ADDR                               \
	MT6359_PG_DEB_STS1
#define PMIC_VUSB_PG_DEB_MASK                               0x1
#define PMIC_VUSB_PG_DEB_SHIFT                              6
#define PMIC_VAUD18_PG_DEB_ADDR                             \
	MT6359_PG_DEB_STS1
#define PMIC_VAUD18_PG_DEB_MASK                             0x1
#define PMIC_VAUD18_PG_DEB_SHIFT                            7
#define PMIC_VSRAM_PROC1_PG_DEB_ADDR                        \
	MT6359_PG_DEB_STS1
#define PMIC_VSRAM_PROC1_PG_DEB_MASK                        0x1
#define PMIC_VSRAM_PROC1_PG_DEB_SHIFT                       8
#define PMIC_VPROC1_PG_DEB_ADDR                             \
	MT6359_PG_DEB_STS1
#define PMIC_VPROC1_PG_DEB_MASK                             0x1
#define PMIC_VPROC1_PG_DEB_SHIFT                            9
#define PMIC_VSRAM_PROC2_PG_DEB_ADDR                        \
	MT6359_PG_DEB_STS1
#define PMIC_VSRAM_PROC2_PG_DEB_MASK                        0x1
#define PMIC_VSRAM_PROC2_PG_DEB_SHIFT                       10
#define PMIC_VPROC2_PG_DEB_ADDR                             \
	MT6359_PG_DEB_STS1
#define PMIC_VPROC2_PG_DEB_MASK                             0x1
#define PMIC_VPROC2_PG_DEB_SHIFT                            11
#define PMIC_VSRAM_MD_PG_DEB_ADDR                           \
	MT6359_PG_DEB_STS1
#define PMIC_VSRAM_MD_PG_DEB_MASK                           0x1
#define PMIC_VSRAM_MD_PG_DEB_SHIFT                          12
#define PMIC_VSRAM_OTHERS_PG_DEB_ADDR                       \
	MT6359_PG_DEB_STS1
#define PMIC_VSRAM_OTHERS_PG_DEB_MASK                       0x1
#define PMIC_VSRAM_OTHERS_PG_DEB_SHIFT                      13
#define PMIC_VEMC_PG_DEB_ADDR                               \
	MT6359_PG_DEB_STS1
#define PMIC_VEMC_PG_DEB_MASK                               0x1
#define PMIC_VEMC_PG_DEB_SHIFT                              14
#define PMIC_EXT_PMIC_PG_DEB_ADDR                           \
	MT6359_PG_DEB_STS1
#define PMIC_EXT_PMIC_PG_DEB_MASK                           0x1
#define PMIC_EXT_PMIC_PG_DEB_SHIFT                          15
#define PMIC_STRUP_VM18_PG_STATUS_ADDR                      \
	MT6359_PG_SDN_STS0
#define PMIC_STRUP_VM18_PG_STATUS_MASK                      0x1
#define PMIC_STRUP_VM18_PG_STATUS_SHIFT                     0
#define PMIC_STRUP_VIO18_PG_STATUS_ADDR                     \
	MT6359_PG_SDN_STS0
#define PMIC_STRUP_VIO18_PG_STATUS_MASK                     0x1
#define PMIC_STRUP_VIO18_PG_STATUS_SHIFT                    1
#define PMIC_STRUP_VUFS_PG_STATUS_ADDR                      \
	MT6359_PG_SDN_STS0
#define PMIC_STRUP_VUFS_PG_STATUS_MASK                      0x1
#define PMIC_STRUP_VUFS_PG_STATUS_SHIFT                     2
#define PMIC_STRUP_VBBCK_PG_STATUS_ADDR                     \
	MT6359_PG_SDN_STS0
#define PMIC_STRUP_VBBCK_PG_STATUS_MASK                     0x1
#define PMIC_STRUP_VBBCK_PG_STATUS_SHIFT                    3
#define PMIC_STRUP_VRFCK_PG_STATUS_ADDR                     \
	MT6359_PG_SDN_STS0
#define PMIC_STRUP_VRFCK_PG_STATUS_MASK                     0x1
#define PMIC_STRUP_VRFCK_PG_STATUS_SHIFT                    4
#define PMIC_STRUP_VS1_PG_STATUS_ADDR                       \
	MT6359_PG_SDN_STS0
#define PMIC_STRUP_VS1_PG_STATUS_MASK                       0x1
#define PMIC_STRUP_VS1_PG_STATUS_SHIFT                      5
#define PMIC_STRUP_VA12_PG_STATUS_ADDR                      \
	MT6359_PG_SDN_STS0
#define PMIC_STRUP_VA12_PG_STATUS_MASK                      0x1
#define PMIC_STRUP_VA12_PG_STATUS_SHIFT                     6
#define PMIC_STRUP_VA09_PG_STATUS_ADDR                      \
	MT6359_PG_SDN_STS0
#define PMIC_STRUP_VA09_PG_STATUS_MASK                      0x1
#define PMIC_STRUP_VA09_PG_STATUS_SHIFT                     7
#define PMIC_STRUP_VS2_PG_STATUS_ADDR                       \
	MT6359_PG_SDN_STS0
#define PMIC_STRUP_VS2_PG_STATUS_MASK                       0x1
#define PMIC_STRUP_VS2_PG_STATUS_SHIFT                      8
#define PMIC_STRUP_VMODEM_PG_STATUS_ADDR                    \
	MT6359_PG_SDN_STS0
#define PMIC_STRUP_VMODEM_PG_STATUS_MASK                    0x1
#define PMIC_STRUP_VMODEM_PG_STATUS_SHIFT                   9
#define PMIC_STRUP_VPU_PG_STATUS_ADDR                       \
	MT6359_PG_SDN_STS0
#define PMIC_STRUP_VPU_PG_STATUS_MASK                       0x1
#define PMIC_STRUP_VPU_PG_STATUS_SHIFT                      10
#define PMIC_STRUP_VGPU12_PG_STATUS_ADDR                    \
	MT6359_PG_SDN_STS0
#define PMIC_STRUP_VGPU12_PG_STATUS_MASK                    0x1
#define PMIC_STRUP_VGPU12_PG_STATUS_SHIFT                   11
#define PMIC_STRUP_VGPU11_PG_STATUS_ADDR                    \
	MT6359_PG_SDN_STS0
#define PMIC_STRUP_VGPU11_PG_STATUS_MASK                    0x1
#define PMIC_STRUP_VGPU11_PG_STATUS_SHIFT                   12
#define PMIC_STRUP_VCORE_PG_STATUS_ADDR                     \
	MT6359_PG_SDN_STS0
#define PMIC_STRUP_VCORE_PG_STATUS_MASK                     0x1
#define PMIC_STRUP_VCORE_PG_STATUS_SHIFT                    13
#define PMIC_STRUP_VAUX18_PG_STATUS_ADDR                    \
	MT6359_PG_SDN_STS0
#define PMIC_STRUP_VAUX18_PG_STATUS_MASK                    0x1
#define PMIC_STRUP_VAUX18_PG_STATUS_SHIFT                   14
#define PMIC_STRUP_VXO22_PG_STATUS_ADDR                     \
	MT6359_PG_SDN_STS0
#define PMIC_STRUP_VXO22_PG_STATUS_MASK                     0x1
#define PMIC_STRUP_VXO22_PG_STATUS_SHIFT                    15
#define PMIC_STRUP_RSV_PG_STATUS_ADDR                       \
	MT6359_PG_SDN_STS1
#define PMIC_STRUP_RSV_PG_STATUS_MASK                       0x1
#define PMIC_STRUP_RSV_PG_STATUS_SHIFT                      3
#define PMIC_STRUP_VRF12_PG_STATUS_ADDR                     \
	MT6359_PG_SDN_STS1
#define PMIC_STRUP_VRF12_PG_STATUS_MASK                     0x1
#define PMIC_STRUP_VRF12_PG_STATUS_SHIFT                    4
#define PMIC_STRUP_VRF18_PG_STATUS_ADDR                     \
	MT6359_PG_SDN_STS1
#define PMIC_STRUP_VRF18_PG_STATUS_MASK                     0x1
#define PMIC_STRUP_VRF18_PG_STATUS_SHIFT                    5
#define PMIC_STRUP_VUSB_PG_STATUS_ADDR                      \
	MT6359_PG_SDN_STS1
#define PMIC_STRUP_VUSB_PG_STATUS_MASK                      0x1
#define PMIC_STRUP_VUSB_PG_STATUS_SHIFT                     6
#define PMIC_STRUP_VAUD18_PG_STATUS_ADDR                    \
	MT6359_PG_SDN_STS1
#define PMIC_STRUP_VAUD18_PG_STATUS_MASK                    0x1
#define PMIC_STRUP_VAUD18_PG_STATUS_SHIFT                   7
#define PMIC_STRUP_VSRAM_PROC1_PG_STATUS_ADDR               \
	MT6359_PG_SDN_STS1
#define PMIC_STRUP_VSRAM_PROC1_PG_STATUS_MASK               0x1
#define PMIC_STRUP_VSRAM_PROC1_PG_STATUS_SHIFT              8
#define PMIC_STRUP_VPROC1_PG_STATUS_ADDR                    \
	MT6359_PG_SDN_STS1
#define PMIC_STRUP_VPROC1_PG_STATUS_MASK                    0x1
#define PMIC_STRUP_VPROC1_PG_STATUS_SHIFT                   9
#define PMIC_STRUP_VSRAM_PROC2_PG_STATUS_ADDR               \
	MT6359_PG_SDN_STS1
#define PMIC_STRUP_VSRAM_PROC2_PG_STATUS_MASK               0x1
#define PMIC_STRUP_VSRAM_PROC2_PG_STATUS_SHIFT              10
#define PMIC_STRUP_VPROC2_PG_STATUS_ADDR                    \
	MT6359_PG_SDN_STS1
#define PMIC_STRUP_VPROC2_PG_STATUS_MASK                    0x1
#define PMIC_STRUP_VPROC2_PG_STATUS_SHIFT                   11
#define PMIC_STRUP_VSRAM_MD_PG_STATUS_ADDR                  \
	MT6359_PG_SDN_STS1
#define PMIC_STRUP_VSRAM_MD_PG_STATUS_MASK                  0x1
#define PMIC_STRUP_VSRAM_MD_PG_STATUS_SHIFT                 12
#define PMIC_STRUP_VSRAM_OTHERS_PG_STATUS_ADDR              \
	MT6359_PG_SDN_STS1
#define PMIC_STRUP_VSRAM_OTHERS_PG_STATUS_MASK              0x1
#define PMIC_STRUP_VSRAM_OTHERS_PG_STATUS_SHIFT             13
#define PMIC_STRUP_VEMC_PG_STATUS_ADDR                      \
	MT6359_PG_SDN_STS1
#define PMIC_STRUP_VEMC_PG_STATUS_MASK                      0x1
#define PMIC_STRUP_VEMC_PG_STATUS_SHIFT                     14
#define PMIC_STRUP_EXT_PMIC_PG_STATUS_ADDR                  \
	MT6359_PG_SDN_STS1
#define PMIC_STRUP_EXT_PMIC_PG_STATUS_MASK                  0x1
#define PMIC_STRUP_EXT_PMIC_PG_STATUS_SHIFT                 15
#define PMIC_STRUP_VM18_OC_STATUS_ADDR                      \
	MT6359_OC_SDN_STS0
#define PMIC_STRUP_VM18_OC_STATUS_MASK                      0x1
#define PMIC_STRUP_VM18_OC_STATUS_SHIFT                     0
#define PMIC_STRUP_VIO18_OC_STATUS_ADDR                     \
	MT6359_OC_SDN_STS0
#define PMIC_STRUP_VIO18_OC_STATUS_MASK                     0x1
#define PMIC_STRUP_VIO18_OC_STATUS_SHIFT                    1
#define PMIC_STRUP_VUFS_OC_STATUS_ADDR                      \
	MT6359_OC_SDN_STS0
#define PMIC_STRUP_VUFS_OC_STATUS_MASK                      0x1
#define PMIC_STRUP_VUFS_OC_STATUS_SHIFT                     2
#define PMIC_STRUP_VBBCK_OC_STATUS_ADDR                     \
	MT6359_OC_SDN_STS0
#define PMIC_STRUP_VBBCK_OC_STATUS_MASK                     0x1
#define PMIC_STRUP_VBBCK_OC_STATUS_SHIFT                    3
#define PMIC_STRUP_VRFCK_OC_STATUS_ADDR                     \
	MT6359_OC_SDN_STS0
#define PMIC_STRUP_VRFCK_OC_STATUS_MASK                     0x1
#define PMIC_STRUP_VRFCK_OC_STATUS_SHIFT                    4
#define PMIC_STRUP_VS1_OC_STATUS_ADDR                       \
	MT6359_OC_SDN_STS0
#define PMIC_STRUP_VS1_OC_STATUS_MASK                       0x1
#define PMIC_STRUP_VS1_OC_STATUS_SHIFT                      5
#define PMIC_STRUP_VA12_OC_STATUS_ADDR                      \
	MT6359_OC_SDN_STS0
#define PMIC_STRUP_VA12_OC_STATUS_MASK                      0x1
#define PMIC_STRUP_VA12_OC_STATUS_SHIFT                     6
#define PMIC_STRUP_VA09_OC_STATUS_ADDR                      \
	MT6359_OC_SDN_STS0
#define PMIC_STRUP_VA09_OC_STATUS_MASK                      0x1
#define PMIC_STRUP_VA09_OC_STATUS_SHIFT                     7
#define PMIC_STRUP_VS2_OC_STATUS_ADDR                       \
	MT6359_OC_SDN_STS0
#define PMIC_STRUP_VS2_OC_STATUS_MASK                       0x1
#define PMIC_STRUP_VS2_OC_STATUS_SHIFT                      8
#define PMIC_STRUP_VMODEM_OC_STATUS_ADDR                    \
	MT6359_OC_SDN_STS0
#define PMIC_STRUP_VMODEM_OC_STATUS_MASK                    0x1
#define PMIC_STRUP_VMODEM_OC_STATUS_SHIFT                   9
#define PMIC_STRUP_VPU_OC_STATUS_ADDR                       \
	MT6359_OC_SDN_STS0
#define PMIC_STRUP_VPU_OC_STATUS_MASK                       0x1
#define PMIC_STRUP_VPU_OC_STATUS_SHIFT                      10
#define PMIC_STRUP_VGPU12_OC_STATUS_ADDR                    \
	MT6359_OC_SDN_STS0
#define PMIC_STRUP_VGPU12_OC_STATUS_MASK                    0x1
#define PMIC_STRUP_VGPU12_OC_STATUS_SHIFT                   11
#define PMIC_STRUP_VGPU11_OC_STATUS_ADDR                    \
	MT6359_OC_SDN_STS0
#define PMIC_STRUP_VGPU11_OC_STATUS_MASK                    0x1
#define PMIC_STRUP_VGPU11_OC_STATUS_SHIFT                   12
#define PMIC_STRUP_VCORE_OC_STATUS_ADDR                     \
	MT6359_OC_SDN_STS0
#define PMIC_STRUP_VCORE_OC_STATUS_MASK                     0x1
#define PMIC_STRUP_VCORE_OC_STATUS_SHIFT                    13
#define PMIC_STRUP_VAUX18_OC_STATUS_ADDR                    \
	MT6359_OC_SDN_STS0
#define PMIC_STRUP_VAUX18_OC_STATUS_MASK                    0x1
#define PMIC_STRUP_VAUX18_OC_STATUS_SHIFT                   14
#define PMIC_STRUP_VXO22_OC_STATUS_ADDR                     \
	MT6359_OC_SDN_STS0
#define PMIC_STRUP_VXO22_OC_STATUS_MASK                     0x1
#define PMIC_STRUP_VXO22_OC_STATUS_SHIFT                    15
#define PMIC_STRUP_RSV_OC_STATUS_ADDR                       \
	MT6359_OC_SDN_STS1
#define PMIC_STRUP_RSV_OC_STATUS_MASK                       0x1
#define PMIC_STRUP_RSV_OC_STATUS_SHIFT                      4
#define PMIC_STRUP_VRF12_OC_STATUS_ADDR                     \
	MT6359_OC_SDN_STS1
#define PMIC_STRUP_VRF12_OC_STATUS_MASK                     0x1
#define PMIC_STRUP_VRF12_OC_STATUS_SHIFT                    5
#define PMIC_STRUP_VRF18_OC_STATUS_ADDR                     \
	MT6359_OC_SDN_STS1
#define PMIC_STRUP_VRF18_OC_STATUS_MASK                     0x1
#define PMIC_STRUP_VRF18_OC_STATUS_SHIFT                    6
#define PMIC_STRUP_VUSB_OC_STATUS_ADDR                      \
	MT6359_OC_SDN_STS1
#define PMIC_STRUP_VUSB_OC_STATUS_MASK                      0x1
#define PMIC_STRUP_VUSB_OC_STATUS_SHIFT                     7
#define PMIC_STRUP_VAUD18_OC_STATUS_ADDR                    \
	MT6359_OC_SDN_STS1
#define PMIC_STRUP_VAUD18_OC_STATUS_MASK                    0x1
#define PMIC_STRUP_VAUD18_OC_STATUS_SHIFT                   8
#define PMIC_STRUP_VSRAM_PROC1_OC_STATUS_ADDR               \
	MT6359_OC_SDN_STS1
#define PMIC_STRUP_VSRAM_PROC1_OC_STATUS_MASK               0x1
#define PMIC_STRUP_VSRAM_PROC1_OC_STATUS_SHIFT              9
#define PMIC_STRUP_VPROC1_OC_STATUS_ADDR                    \
	MT6359_OC_SDN_STS1
#define PMIC_STRUP_VPROC1_OC_STATUS_MASK                    0x1
#define PMIC_STRUP_VPROC1_OC_STATUS_SHIFT                   10
#define PMIC_STRUP_VSRAM_PROC2_OC_STATUS_ADDR               \
	MT6359_OC_SDN_STS1
#define PMIC_STRUP_VSRAM_PROC2_OC_STATUS_MASK               0x1
#define PMIC_STRUP_VSRAM_PROC2_OC_STATUS_SHIFT              11
#define PMIC_STRUP_VPROC2_OC_STATUS_ADDR                    \
	MT6359_OC_SDN_STS1
#define PMIC_STRUP_VPROC2_OC_STATUS_MASK                    0x1
#define PMIC_STRUP_VPROC2_OC_STATUS_SHIFT                   12
#define PMIC_STRUP_VSRAM_MD_OC_STATUS_ADDR                  \
	MT6359_OC_SDN_STS1
#define PMIC_STRUP_VSRAM_MD_OC_STATUS_MASK                  0x1
#define PMIC_STRUP_VSRAM_MD_OC_STATUS_SHIFT                 13
#define PMIC_STRUP_VSRAM_OTHERS_OC_STATUS_ADDR              \
	MT6359_OC_SDN_STS1
#define PMIC_STRUP_VSRAM_OTHERS_OC_STATUS_MASK              0x1
#define PMIC_STRUP_VSRAM_OTHERS_OC_STATUS_SHIFT             14
#define PMIC_STRUP_VEMC_OC_STATUS_ADDR                      \
	MT6359_OC_SDN_STS1
#define PMIC_STRUP_VEMC_OC_STATUS_MASK                      0x1
#define PMIC_STRUP_VEMC_OC_STATUS_SHIFT                     15
#define PMIC_PMU_THERMAL_DEB_ADDR                           \
	MT6359_THERMALSTATUS
#define PMIC_PMU_THERMAL_DEB_MASK                           0x1
#define PMIC_PMU_THERMAL_DEB_SHIFT                          14
#define PMIC_STRUP_THERMAL_STATUS_ADDR                      \
	MT6359_THERMALSTATUS
#define PMIC_STRUP_THERMAL_STATUS_MASK                      0x1
#define PMIC_STRUP_THERMAL_STATUS_SHIFT                     15
#define PMIC_RG_SRCLKEN_IN0_EN_ADDR                         \
	MT6359_TOP_CON
#define PMIC_RG_SRCLKEN_IN0_EN_MASK                         0x1
#define PMIC_RG_SRCLKEN_IN0_EN_SHIFT                        0
#define PMIC_RG_SRCLKEN_IN0_HW_MODE_ADDR                    \
	MT6359_TOP_CON
#define PMIC_RG_SRCLKEN_IN0_HW_MODE_MASK                    0x1
#define PMIC_RG_SRCLKEN_IN0_HW_MODE_SHIFT                   1
#define PMIC_RG_SRCLKEN_IN1_EN_ADDR                         \
	MT6359_TOP_CON
#define PMIC_RG_SRCLKEN_IN1_EN_MASK                         0x1
#define PMIC_RG_SRCLKEN_IN1_EN_SHIFT                        2
#define PMIC_RG_SRCLKEN_IN1_HW_MODE_ADDR                    \
	MT6359_TOP_CON
#define PMIC_RG_SRCLKEN_IN1_HW_MODE_MASK                    0x1
#define PMIC_RG_SRCLKEN_IN1_HW_MODE_SHIFT                   3
#define PMIC_RG_SRCLKEN_IN_SYNC_EN_ADDR                     \
	MT6359_TOP_CON
#define PMIC_RG_SRCLKEN_IN_SYNC_EN_MASK                     0x1
#define PMIC_RG_SRCLKEN_IN_SYNC_EN_SHIFT                    8
#define PMIC_RG_OSC_EN_AUTO_OFF_ADDR                        \
	MT6359_TOP_CON
#define PMIC_RG_OSC_EN_AUTO_OFF_MASK                        0x1
#define PMIC_RG_OSC_EN_AUTO_OFF_SHIFT                       9
#define PMIC_TEST_OUT_ADDR                                  \
	MT6359_TEST_OUT
#define PMIC_TEST_OUT_MASK                                  0xFFF
#define PMIC_TEST_OUT_SHIFT                                 0
#define PMIC_RG_MON_FLAG_SEL_ADDR                           \
	MT6359_TEST_CON0
#define PMIC_RG_MON_FLAG_SEL_MASK                           0xFF
#define PMIC_RG_MON_FLAG_SEL_SHIFT                          0
#define PMIC_RG_MON_GRP_SEL_ADDR                            \
	MT6359_TEST_CON0
#define PMIC_RG_MON_GRP_SEL_MASK                            0x1F
#define PMIC_RG_MON_GRP_SEL_SHIFT                           8
#define PMIC_RG_NANDTREE_MODE_ADDR                          \
	MT6359_TEST_CON1
#define PMIC_RG_NANDTREE_MODE_MASK                          0x1
#define PMIC_RG_NANDTREE_MODE_SHIFT                         0
#define PMIC_RG_TEST_AUXADC_ADDR                            \
	MT6359_TEST_CON1
#define PMIC_RG_TEST_AUXADC_MASK                            0x1
#define PMIC_RG_TEST_AUXADC_SHIFT                           1
#define PMIC_RG_EFUSE_MODE_ADDR                             \
	MT6359_TEST_CON1
#define PMIC_RG_EFUSE_MODE_MASK                             0x1
#define PMIC_RG_EFUSE_MODE_SHIFT                            2
#define PMIC_RG_TEST_STRUP_ADDR                             \
	MT6359_TEST_CON1
#define PMIC_RG_TEST_STRUP_MASK                             0x1
#define PMIC_RG_TEST_STRUP_SHIFT                            3
#define PMIC_TESTMODE_SW_ADDR                               \
	MT6359_TESTMODE_SW
#define PMIC_TESTMODE_SW_MASK                               0x1
#define PMIC_TESTMODE_SW_SHIFT                              0
#define PMIC_PMU_TEST_MODE_SCAN_ADDR                        \
	MT6359_TOPSTATUS
#define PMIC_PMU_TEST_MODE_SCAN_MASK                        0x1
#define PMIC_PMU_TEST_MODE_SCAN_SHIFT                       0
#define PMIC_PWRKEY_DEB_ADDR                                \
	MT6359_TOPSTATUS
#define PMIC_PWRKEY_DEB_MASK                                0x1
#define PMIC_PWRKEY_DEB_SHIFT                               1
#define PMIC_CHRDET_DEB_ADDR                                \
	MT6359_TOPSTATUS
#define PMIC_CHRDET_DEB_MASK                                0x1
#define PMIC_CHRDET_DEB_SHIFT                               2
#define PMIC_HOMEKEY_DEB_ADDR                               \
	MT6359_TOPSTATUS
#define PMIC_HOMEKEY_DEB_MASK                               0x1
#define PMIC_HOMEKEY_DEB_SHIFT                              3
#define PMIC_RG_PMU_TDSEL_ADDR                              \
	MT6359_TDSEL_CON
#define PMIC_RG_PMU_TDSEL_MASK                              0x1
#define PMIC_RG_PMU_TDSEL_SHIFT                             0
#define PMIC_RG_SPI_TDSEL_ADDR                              \
	MT6359_TDSEL_CON
#define PMIC_RG_SPI_TDSEL_MASK                              0x1
#define PMIC_RG_SPI_TDSEL_SHIFT                             1
#define PMIC_RG_AUD_TDSEL_ADDR                              \
	MT6359_TDSEL_CON
#define PMIC_RG_AUD_TDSEL_MASK                              0x1
#define PMIC_RG_AUD_TDSEL_SHIFT                             2
#define PMIC_RG_E32CAL_TDSEL_ADDR                           \
	MT6359_TDSEL_CON
#define PMIC_RG_E32CAL_TDSEL_MASK                           0x1
#define PMIC_RG_E32CAL_TDSEL_SHIFT                          3
#define PMIC_RG_PMU_RDSEL_ADDR                              \
	MT6359_RDSEL_CON
#define PMIC_RG_PMU_RDSEL_MASK                              0x1
#define PMIC_RG_PMU_RDSEL_SHIFT                             0
#define PMIC_RG_SPI_RDSEL_ADDR                              \
	MT6359_RDSEL_CON
#define PMIC_RG_SPI_RDSEL_MASK                              0x1
#define PMIC_RG_SPI_RDSEL_SHIFT                             1
#define PMIC_RG_AUD_RDSEL_ADDR                              \
	MT6359_RDSEL_CON
#define PMIC_RG_AUD_RDSEL_MASK                              0x1
#define PMIC_RG_AUD_RDSEL_SHIFT                             2
#define PMIC_RG_E32CAL_RDSEL_ADDR                           \
	MT6359_RDSEL_CON
#define PMIC_RG_E32CAL_RDSEL_MASK                           0x1
#define PMIC_RG_E32CAL_RDSEL_SHIFT                          3
#define PMIC_RG_SMT_WDTRSTB_IN_ADDR                         \
	MT6359_SMT_CON0
#define PMIC_RG_SMT_WDTRSTB_IN_MASK                         0x1
#define PMIC_RG_SMT_WDTRSTB_IN_SHIFT                        0
#define PMIC_RG_SMT_SRCLKEN_IN0_ADDR                        \
	MT6359_SMT_CON0
#define PMIC_RG_SMT_SRCLKEN_IN0_MASK                        0x1
#define PMIC_RG_SMT_SRCLKEN_IN0_SHIFT                       1
#define PMIC_RG_SMT_SRCLKEN_IN1_ADDR                        \
	MT6359_SMT_CON0
#define PMIC_RG_SMT_SRCLKEN_IN1_MASK                        0x1
#define PMIC_RG_SMT_SRCLKEN_IN1_SHIFT                       2
#define PMIC_RG_SMT_RTC_32K1V8_0_ADDR                       \
	MT6359_SMT_CON0
#define PMIC_RG_SMT_RTC_32K1V8_0_MASK                       0x1
#define PMIC_RG_SMT_RTC_32K1V8_0_SHIFT                      3
#define PMIC_RG_SMT_RTC_32K1V8_1_ADDR                       \
	MT6359_SMT_CON0
#define PMIC_RG_SMT_RTC_32K1V8_1_MASK                       0x1
#define PMIC_RG_SMT_RTC_32K1V8_1_SHIFT                      4
#define PMIC_RG_SMT_HOMEKEY_ADDR                            \
	MT6359_SMT_CON0
#define PMIC_RG_SMT_HOMEKEY_MASK                            0x1
#define PMIC_RG_SMT_HOMEKEY_SHIFT                           5
#define PMIC_RG_SMT_SCP_VREQ_VAO_ADDR                       \
	MT6359_SMT_CON0
#define PMIC_RG_SMT_SCP_VREQ_VAO_MASK                       0x1
#define PMIC_RG_SMT_SCP_VREQ_VAO_SHIFT                      6
#define PMIC_RG_SMT_SPI_CLK_ADDR                            \
	MT6359_SMT_CON1
#define PMIC_RG_SMT_SPI_CLK_MASK                            0x1
#define PMIC_RG_SMT_SPI_CLK_SHIFT                           0
#define PMIC_RG_SMT_SPI_CSN_ADDR                            \
	MT6359_SMT_CON1
#define PMIC_RG_SMT_SPI_CSN_MASK                            0x1
#define PMIC_RG_SMT_SPI_CSN_SHIFT                           1
#define PMIC_RG_SMT_SPI_MOSI_ADDR                           \
	MT6359_SMT_CON1
#define PMIC_RG_SMT_SPI_MOSI_MASK                           0x1
#define PMIC_RG_SMT_SPI_MOSI_SHIFT                          2
#define PMIC_RG_SMT_SPI_MISO_ADDR                           \
	MT6359_SMT_CON1
#define PMIC_RG_SMT_SPI_MISO_MASK                           0x1
#define PMIC_RG_SMT_SPI_MISO_SHIFT                          3
#define PMIC_RG_SMT_AUD_CLK_MOSI_ADDR                       \
	MT6359_SMT_CON1
#define PMIC_RG_SMT_AUD_CLK_MOSI_MASK                       0x1
#define PMIC_RG_SMT_AUD_CLK_MOSI_SHIFT                      4
#define PMIC_RG_SMT_AUD_DAT_MOSI0_ADDR                      \
	MT6359_SMT_CON1
#define PMIC_RG_SMT_AUD_DAT_MOSI0_MASK                      0x1
#define PMIC_RG_SMT_AUD_DAT_MOSI0_SHIFT                     5
#define PMIC_RG_SMT_AUD_DAT_MOSI1_ADDR                      \
	MT6359_SMT_CON1
#define PMIC_RG_SMT_AUD_DAT_MOSI1_MASK                      0x1
#define PMIC_RG_SMT_AUD_DAT_MOSI1_SHIFT                     6
#define PMIC_RG_SMT_AUD_DAT_MOSI2_ADDR                      \
	MT6359_SMT_CON1
#define PMIC_RG_SMT_AUD_DAT_MOSI2_MASK                      0x1
#define PMIC_RG_SMT_AUD_DAT_MOSI2_SHIFT                     7
#define PMIC_RG_SMT_AUD_SYNC_MOSI_ADDR                      \
	MT6359_SMT_CON1
#define PMIC_RG_SMT_AUD_SYNC_MOSI_MASK                      0x1
#define PMIC_RG_SMT_AUD_SYNC_MOSI_SHIFT                     8
#define PMIC_RG_SMT_AUD_NLE_MOSI0_ADDR                      \
	MT6359_SMT_CON1
#define PMIC_RG_SMT_AUD_NLE_MOSI0_MASK                      0x1
#define PMIC_RG_SMT_AUD_NLE_MOSI0_SHIFT                     9
#define PMIC_RG_SMT_AUD_NLE_MOSI1_ADDR                      \
	MT6359_SMT_CON1
#define PMIC_RG_SMT_AUD_NLE_MOSI1_MASK                      0x1
#define PMIC_RG_SMT_AUD_NLE_MOSI1_SHIFT                     10
#define PMIC_RG_SMT_AUD_DAT_MISO0_ADDR                      \
	MT6359_SMT_CON1
#define PMIC_RG_SMT_AUD_DAT_MISO0_MASK                      0x1
#define PMIC_RG_SMT_AUD_DAT_MISO0_SHIFT                     11
#define PMIC_RG_SMT_AUD_DAT_MISO1_ADDR                      \
	MT6359_SMT_CON1
#define PMIC_RG_SMT_AUD_DAT_MISO1_MASK                      0x1
#define PMIC_RG_SMT_AUD_DAT_MISO1_SHIFT                     12
#define PMIC_RG_SMT_AUD_DAT_MISO2_ADDR                      \
	MT6359_SMT_CON1
#define PMIC_RG_SMT_AUD_DAT_MISO2_MASK                      0x1
#define PMIC_RG_SMT_AUD_DAT_MISO2_SHIFT                     13
#define PMIC_RG_TOP_RSV0_ADDR                               \
	MT6359_TOP_RSV0
#define PMIC_RG_TOP_RSV0_MASK                               0x1
#define PMIC_RG_TOP_RSV0_SHIFT                              0
#define PMIC_RG_TOP_RSV1_ADDR                               \
	MT6359_TOP_RSV1
#define PMIC_RG_TOP_RSV1_MASK                               0x1
#define PMIC_RG_TOP_RSV1_SHIFT                              0
#define PMIC_RG_OCTL_SRCLKEN_IN0_ADDR                       \
	MT6359_DRV_CON0
#define PMIC_RG_OCTL_SRCLKEN_IN0_MASK                       0xF
#define PMIC_RG_OCTL_SRCLKEN_IN0_SHIFT                      0
#define PMIC_RG_OCTL_SRCLKEN_IN1_ADDR                       \
	MT6359_DRV_CON0
#define PMIC_RG_OCTL_SRCLKEN_IN1_MASK                       0xF
#define PMIC_RG_OCTL_SRCLKEN_IN1_SHIFT                      4
#define PMIC_RG_OCTL_RTC_32K1V8_0_ADDR                      \
	MT6359_DRV_CON0
#define PMIC_RG_OCTL_RTC_32K1V8_0_MASK                      0xF
#define PMIC_RG_OCTL_RTC_32K1V8_0_SHIFT                     8
#define PMIC_RG_OCTL_RTC_32K1V8_1_ADDR                      \
	MT6359_DRV_CON0
#define PMIC_RG_OCTL_RTC_32K1V8_1_MASK                      0xF
#define PMIC_RG_OCTL_RTC_32K1V8_1_SHIFT                     12
#define PMIC_RG_OCTL_SPI_CLK_ADDR                           \
	MT6359_DRV_CON1
#define PMIC_RG_OCTL_SPI_CLK_MASK                           0xF
#define PMIC_RG_OCTL_SPI_CLK_SHIFT                          0
#define PMIC_RG_OCTL_SPI_CSN_ADDR                           \
	MT6359_DRV_CON1
#define PMIC_RG_OCTL_SPI_CSN_MASK                           0xF
#define PMIC_RG_OCTL_SPI_CSN_SHIFT                          4
#define PMIC_RG_OCTL_SPI_MOSI_ADDR                          \
	MT6359_DRV_CON1
#define PMIC_RG_OCTL_SPI_MOSI_MASK                          0xF
#define PMIC_RG_OCTL_SPI_MOSI_SHIFT                         8
#define PMIC_RG_OCTL_SPI_MISO_ADDR                          \
	MT6359_DRV_CON1
#define PMIC_RG_OCTL_SPI_MISO_MASK                          0xF
#define PMIC_RG_OCTL_SPI_MISO_SHIFT                         12
#define PMIC_RG_OCTL_AUD_CLK_MOSI_ADDR                      \
	MT6359_DRV_CON2
#define PMIC_RG_OCTL_AUD_CLK_MOSI_MASK                      0xF
#define PMIC_RG_OCTL_AUD_CLK_MOSI_SHIFT                     0
#define PMIC_RG_OCTL_AUD_DAT_MOSI0_ADDR                     \
	MT6359_DRV_CON2
#define PMIC_RG_OCTL_AUD_DAT_MOSI0_MASK                     0xF
#define PMIC_RG_OCTL_AUD_DAT_MOSI0_SHIFT                    4
#define PMIC_RG_OCTL_AUD_DAT_MOSI1_ADDR                     \
	MT6359_DRV_CON2
#define PMIC_RG_OCTL_AUD_DAT_MOSI1_MASK                     0xF
#define PMIC_RG_OCTL_AUD_DAT_MOSI1_SHIFT                    8
#define PMIC_RG_OCTL_AUD_DAT_MOSI2_ADDR                     \
	MT6359_DRV_CON2
#define PMIC_RG_OCTL_AUD_DAT_MOSI2_MASK                     0xF
#define PMIC_RG_OCTL_AUD_DAT_MOSI2_SHIFT                    12
#define PMIC_RG_OCTL_AUD_SYNC_MOSI_ADDR                     \
	MT6359_DRV_CON3
#define PMIC_RG_OCTL_AUD_SYNC_MOSI_MASK                     0xF
#define PMIC_RG_OCTL_AUD_SYNC_MOSI_SHIFT                    0
#define PMIC_RG_OCTL_AUD_NLE_MOSI0_ADDR                     \
	MT6359_DRV_CON3
#define PMIC_RG_OCTL_AUD_NLE_MOSI0_MASK                     0xF
#define PMIC_RG_OCTL_AUD_NLE_MOSI0_SHIFT                    4
#define PMIC_RG_OCTL_AUD_NLE_MOSI1_ADDR                     \
	MT6359_DRV_CON3
#define PMIC_RG_OCTL_AUD_NLE_MOSI1_MASK                     0xF
#define PMIC_RG_OCTL_AUD_NLE_MOSI1_SHIFT                    8
#define PMIC_RG_OCTL_AUD_DAT_MISO0_ADDR                     \
	MT6359_DRV_CON3
#define PMIC_RG_OCTL_AUD_DAT_MISO0_MASK                     0xF
#define PMIC_RG_OCTL_AUD_DAT_MISO0_SHIFT                    12
#define PMIC_RG_OCTL_AUD_DAT_MISO1_ADDR                     \
	MT6359_DRV_CON4
#define PMIC_RG_OCTL_AUD_DAT_MISO1_MASK                     0xF
#define PMIC_RG_OCTL_AUD_DAT_MISO1_SHIFT                    0
#define PMIC_RG_OCTL_AUD_DAT_MISO2_ADDR                     \
	MT6359_DRV_CON4
#define PMIC_RG_OCTL_AUD_DAT_MISO2_MASK                     0xF
#define PMIC_RG_OCTL_AUD_DAT_MISO2_SHIFT                    4
#define PMIC_RG_OCTL_HOMEKEY_ADDR                           \
	MT6359_DRV_CON4
#define PMIC_RG_OCTL_HOMEKEY_MASK                           0xF
#define PMIC_RG_OCTL_HOMEKEY_SHIFT                          8
#define PMIC_RG_OCTL_SCP_VREQ_VAO_ADDR                      \
	MT6359_DRV_CON4
#define PMIC_RG_OCTL_SCP_VREQ_VAO_MASK                      0xF
#define PMIC_RG_OCTL_SCP_VREQ_VAO_SHIFT                     12
#define PMIC_RG_SRCLKEN_IN0_FILTER_EN_ADDR                  \
	MT6359_FILTER_CON0
#define PMIC_RG_SRCLKEN_IN0_FILTER_EN_MASK                  0x1
#define PMIC_RG_SRCLKEN_IN0_FILTER_EN_SHIFT                 0
#define PMIC_RG_SRCLKEN_IN1_FILTER_EN_ADDR                  \
	MT6359_FILTER_CON0
#define PMIC_RG_SRCLKEN_IN1_FILTER_EN_MASK                  0x1
#define PMIC_RG_SRCLKEN_IN1_FILTER_EN_SHIFT                 1
#define PMIC_RG_RTC32K_1V8_0_FILTER_EN_ADDR                 \
	MT6359_FILTER_CON0
#define PMIC_RG_RTC32K_1V8_0_FILTER_EN_MASK                 0x1
#define PMIC_RG_RTC32K_1V8_0_FILTER_EN_SHIFT                2
#define PMIC_RG_RTC32K_1V8_1_FILTER_EN_ADDR                 \
	MT6359_FILTER_CON0
#define PMIC_RG_RTC32K_1V8_1_FILTER_EN_MASK                 0x1
#define PMIC_RG_RTC32K_1V8_1_FILTER_EN_SHIFT                3
#define PMIC_RG_SPI_CLK_FILTER_EN_ADDR                      \
	MT6359_FILTER_CON0
#define PMIC_RG_SPI_CLK_FILTER_EN_MASK                      0x1
#define PMIC_RG_SPI_CLK_FILTER_EN_SHIFT                     4
#define PMIC_RG_SPI_CSN_FILTER_EN_ADDR                      \
	MT6359_FILTER_CON0
#define PMIC_RG_SPI_CSN_FILTER_EN_MASK                      0x1
#define PMIC_RG_SPI_CSN_FILTER_EN_SHIFT                     5
#define PMIC_RG_SPI_MOSI_FILTER_EN_ADDR                     \
	MT6359_FILTER_CON0
#define PMIC_RG_SPI_MOSI_FILTER_EN_MASK                     0x1
#define PMIC_RG_SPI_MOSI_FILTER_EN_SHIFT                    6
#define PMIC_RG_SPI_MISO_FILTER_EN_ADDR                     \
	MT6359_FILTER_CON0
#define PMIC_RG_SPI_MISO_FILTER_EN_MASK                     0x1
#define PMIC_RG_SPI_MISO_FILTER_EN_SHIFT                    7
#define PMIC_RG_AUD_CLK_MOSI_FILTER_EN_ADDR                 \
	MT6359_FILTER_CON0
#define PMIC_RG_AUD_CLK_MOSI_FILTER_EN_MASK                 0x1
#define PMIC_RG_AUD_CLK_MOSI_FILTER_EN_SHIFT                8
#define PMIC_RG_AUD_DAT_MOSI0_FILTER_EN_ADDR                \
	MT6359_FILTER_CON0
#define PMIC_RG_AUD_DAT_MOSI0_FILTER_EN_MASK                0x1
#define PMIC_RG_AUD_DAT_MOSI0_FILTER_EN_SHIFT               9
#define PMIC_RG_AUD_DAT_MOSI1_FILTER_EN_ADDR                \
	MT6359_FILTER_CON0
#define PMIC_RG_AUD_DAT_MOSI1_FILTER_EN_MASK                0x1
#define PMIC_RG_AUD_DAT_MOSI1_FILTER_EN_SHIFT               10
#define PMIC_RG_AUD_DAT_MOSI2_FILTER_EN_ADDR                \
	MT6359_FILTER_CON0
#define PMIC_RG_AUD_DAT_MOSI2_FILTER_EN_MASK                0x1
#define PMIC_RG_AUD_DAT_MOSI2_FILTER_EN_SHIFT               11
#define PMIC_RG_AUD_SYNC_MOSI_FILTER_EN_ADDR                \
	MT6359_FILTER_CON0
#define PMIC_RG_AUD_SYNC_MOSI_FILTER_EN_MASK                0x1
#define PMIC_RG_AUD_SYNC_MOSI_FILTER_EN_SHIFT               12
#define PMIC_RG_AUD_DAT_MISO0_FILTER_EN_ADDR                \
	MT6359_FILTER_CON0
#define PMIC_RG_AUD_DAT_MISO0_FILTER_EN_MASK                0x1
#define PMIC_RG_AUD_DAT_MISO0_FILTER_EN_SHIFT               13
#define PMIC_RG_AUD_DAT_MISO1_FILTER_EN_ADDR                \
	MT6359_FILTER_CON0
#define PMIC_RG_AUD_DAT_MISO1_FILTER_EN_MASK                0x1
#define PMIC_RG_AUD_DAT_MISO1_FILTER_EN_SHIFT               14
#define PMIC_RG_AUD_DAT_MISO2_FILTER_EN_ADDR                \
	MT6359_FILTER_CON0
#define PMIC_RG_AUD_DAT_MISO2_FILTER_EN_MASK                0x1
#define PMIC_RG_AUD_DAT_MISO2_FILTER_EN_SHIFT               15
#define PMIC_RG_WDTRSTB_IN_FILTER_EN_ADDR                   \
	MT6359_FILTER_CON1
#define PMIC_RG_WDTRSTB_IN_FILTER_EN_MASK                   0x1
#define PMIC_RG_WDTRSTB_IN_FILTER_EN_SHIFT                  0
#define PMIC_RG_HOMEKEY_FILTER_EN_ADDR                      \
	MT6359_FILTER_CON1
#define PMIC_RG_HOMEKEY_FILTER_EN_MASK                      0x1
#define PMIC_RG_HOMEKEY_FILTER_EN_SHIFT                     1
#define PMIC_RG_SCP_VREQ_VAO_FILTER_EN_ADDR                 \
	MT6359_FILTER_CON1
#define PMIC_RG_SCP_VREQ_VAO_FILTER_EN_MASK                 0x1
#define PMIC_RG_SCP_VREQ_VAO_FILTER_EN_SHIFT                2
#define PMIC_RG_AUD_NLE_MOSI0_FILTER_EN_ADDR                \
	MT6359_FILTER_CON1
#define PMIC_RG_AUD_NLE_MOSI0_FILTER_EN_MASK                0x1
#define PMIC_RG_AUD_NLE_MOSI0_FILTER_EN_SHIFT               3
#define PMIC_RG_AUD_NLE_MOSI1_FILTER_EN_ADDR                \
	MT6359_FILTER_CON1
#define PMIC_RG_AUD_NLE_MOSI1_FILTER_EN_MASK                0x1
#define PMIC_RG_AUD_NLE_MOSI1_FILTER_EN_SHIFT               4
#define PMIC_RG_SRCLKEN_IN0_RCSEL_ADDR                      \
	MT6359_FILTER_CON2
#define PMIC_RG_SRCLKEN_IN0_RCSEL_MASK                      0x1
#define PMIC_RG_SRCLKEN_IN0_RCSEL_SHIFT                     0
#define PMIC_RG_SRCLKEN_IN1_RCSEL_ADDR                      \
	MT6359_FILTER_CON2
#define PMIC_RG_SRCLKEN_IN1_RCSEL_MASK                      0x1
#define PMIC_RG_SRCLKEN_IN1_RCSEL_SHIFT                     1
#define PMIC_RG_RTC32K_1V8_0_RCSEL_ADDR                     \
	MT6359_FILTER_CON2
#define PMIC_RG_RTC32K_1V8_0_RCSEL_MASK                     0x1
#define PMIC_RG_RTC32K_1V8_0_RCSEL_SHIFT                    2
#define PMIC_RG_RTC32K_1V8_1_RCSEL_ADDR                     \
	MT6359_FILTER_CON2
#define PMIC_RG_RTC32K_1V8_1_RCSEL_MASK                     0x1
#define PMIC_RG_RTC32K_1V8_1_RCSEL_SHIFT                    3
#define PMIC_RG_SPI_CLK_RCSEL_ADDR                          \
	MT6359_FILTER_CON2
#define PMIC_RG_SPI_CLK_RCSEL_MASK                          0x1
#define PMIC_RG_SPI_CLK_RCSEL_SHIFT                         4
#define PMIC_RG_SPI_CSN_RCSEL_ADDR                          \
	MT6359_FILTER_CON2
#define PMIC_RG_SPI_CSN_RCSEL_MASK                          0x1
#define PMIC_RG_SPI_CSN_RCSEL_SHIFT                         5
#define PMIC_RG_SPI_MOSI_RCSEL_ADDR                         \
	MT6359_FILTER_CON2
#define PMIC_RG_SPI_MOSI_RCSEL_MASK                         0x1
#define PMIC_RG_SPI_MOSI_RCSEL_SHIFT                        6
#define PMIC_RG_SPI_MISO_RCSEL_ADDR                         \
	MT6359_FILTER_CON2
#define PMIC_RG_SPI_MISO_RCSEL_MASK                         0x1
#define PMIC_RG_SPI_MISO_RCSEL_SHIFT                        7
#define PMIC_RG_AUD_CLK_MOSI_RCSEL_ADDR                     \
	MT6359_FILTER_CON2
#define PMIC_RG_AUD_CLK_MOSI_RCSEL_MASK                     0x1
#define PMIC_RG_AUD_CLK_MOSI_RCSEL_SHIFT                    8
#define PMIC_RG_AUD_DAT_MOSI0_RCSEL_ADDR                    \
	MT6359_FILTER_CON2
#define PMIC_RG_AUD_DAT_MOSI0_RCSEL_MASK                    0x1
#define PMIC_RG_AUD_DAT_MOSI0_RCSEL_SHIFT                   9
#define PMIC_RG_AUD_DAT_MOSI1_RCSEL_ADDR                    \
	MT6359_FILTER_CON2
#define PMIC_RG_AUD_DAT_MOSI1_RCSEL_MASK                    0x1
#define PMIC_RG_AUD_DAT_MOSI1_RCSEL_SHIFT                   10
#define PMIC_RG_AUD_DAT_MOSI2_RCSEL_ADDR                    \
	MT6359_FILTER_CON2
#define PMIC_RG_AUD_DAT_MOSI2_RCSEL_MASK                    0x1
#define PMIC_RG_AUD_DAT_MOSI2_RCSEL_SHIFT                   11
#define PMIC_RG_AUD_SYNC_MOSI_RCSEL_ADDR                    \
	MT6359_FILTER_CON2
#define PMIC_RG_AUD_SYNC_MOSI_RCSEL_MASK                    0x1
#define PMIC_RG_AUD_SYNC_MOSI_RCSEL_SHIFT                   12
#define PMIC_RG_AUD_DAT_MISO0_RCSEL_ADDR                    \
	MT6359_FILTER_CON2
#define PMIC_RG_AUD_DAT_MISO0_RCSEL_MASK                    0x1
#define PMIC_RG_AUD_DAT_MISO0_RCSEL_SHIFT                   13
#define PMIC_RG_AUD_DAT_MISO1_RCSEL_ADDR                    \
	MT6359_FILTER_CON2
#define PMIC_RG_AUD_DAT_MISO1_RCSEL_MASK                    0x1
#define PMIC_RG_AUD_DAT_MISO1_RCSEL_SHIFT                   14
#define PMIC_RG_AUD_DAT_MISO2_RCSEL_ADDR                    \
	MT6359_FILTER_CON2
#define PMIC_RG_AUD_DAT_MISO2_RCSEL_MASK                    0x1
#define PMIC_RG_AUD_DAT_MISO2_RCSEL_SHIFT                   15
#define PMIC_RG_WDTRSTB_IN_RCSEL_ADDR                       \
	MT6359_FILTER_CON3
#define PMIC_RG_WDTRSTB_IN_RCSEL_MASK                       0x1
#define PMIC_RG_WDTRSTB_IN_RCSEL_SHIFT                      0
#define PMIC_RG_HOMEKEY_RCSEL_ADDR                          \
	MT6359_FILTER_CON3
#define PMIC_RG_HOMEKEY_RCSEL_MASK                          0x1
#define PMIC_RG_HOMEKEY_RCSEL_SHIFT                         1
#define PMIC_RG_SCP_VREQ_VAO_RCSEL_ADDR                     \
	MT6359_FILTER_CON3
#define PMIC_RG_SCP_VREQ_VAO_RCSEL_MASK                     0x1
#define PMIC_RG_SCP_VREQ_VAO_RCSEL_SHIFT                    2
#define PMIC_RG_AUD_NLE_MOSI0_RCSEL_ADDR                    \
	MT6359_FILTER_CON3
#define PMIC_RG_AUD_NLE_MOSI0_RCSEL_MASK                    0x1
#define PMIC_RG_AUD_NLE_MOSI0_RCSEL_SHIFT                   3
#define PMIC_RG_AUD_NLE_MOSI1_RCSEL_ADDR                    \
	MT6359_FILTER_CON3
#define PMIC_RG_AUD_NLE_MOSI1_RCSEL_MASK                    0x1
#define PMIC_RG_AUD_NLE_MOSI1_RCSEL_SHIFT                   4
#define PMIC_TOP_STATUS_ADDR                                \
	MT6359_TOP_STATUS
#define PMIC_TOP_STATUS_MASK                                0xF
#define PMIC_TOP_STATUS_SHIFT                               0
#define PMIC_TOP_STATUS_SET_ADDR                            \
	MT6359_TOP_STATUS_SET
#define PMIC_TOP_STATUS_SET_MASK                            0x3
#define PMIC_TOP_STATUS_SET_SHIFT                           0
#define PMIC_TOP_STATUS_CLR_ADDR                            \
	MT6359_TOP_STATUS_CLR
#define PMIC_TOP_STATUS_CLR_MASK                            0x3
#define PMIC_TOP_STATUS_CLR_SHIFT                           0
#define PMIC_VM_MODE_ADDR                                   \
	MT6359_TOP_TRAP
#define PMIC_VM_MODE_MASK                                   0x3
#define PMIC_VM_MODE_SHIFT                                  0
#define PMIC_TOP1_ANA_ID_ADDR                               \
	MT6359_TOP1_ID
#define PMIC_TOP1_ANA_ID_MASK                               0xFF
#define PMIC_TOP1_ANA_ID_SHIFT                              0
#define PMIC_TOP1_DIG_ID_ADDR                               \
	MT6359_TOP1_ID
#define PMIC_TOP1_DIG_ID_MASK                               0xFF
#define PMIC_TOP1_DIG_ID_SHIFT                              8
#define PMIC_TOP1_ANA_MINOR_REV_ADDR                        \
	MT6359_TOP1_REV0
#define PMIC_TOP1_ANA_MINOR_REV_MASK                        0xF
#define PMIC_TOP1_ANA_MINOR_REV_SHIFT                       0
#define PMIC_TOP1_ANA_MAJOR_REV_ADDR                        \
	MT6359_TOP1_REV0
#define PMIC_TOP1_ANA_MAJOR_REV_MASK                        0xF
#define PMIC_TOP1_ANA_MAJOR_REV_SHIFT                       4
#define PMIC_TOP1_DIG_MINOR_REV_ADDR                        \
	MT6359_TOP1_REV0
#define PMIC_TOP1_DIG_MINOR_REV_MASK                        0xF
#define PMIC_TOP1_DIG_MINOR_REV_SHIFT                       8
#define PMIC_TOP1_DIG_MAJOR_REV_ADDR                        \
	MT6359_TOP1_REV0
#define PMIC_TOP1_DIG_MAJOR_REV_MASK                        0xF
#define PMIC_TOP1_DIG_MAJOR_REV_SHIFT                       12
#define PMIC_TOP1_DSN_CBS_ADDR                              \
	MT6359_TOP1_DSN_DBI
#define PMIC_TOP1_DSN_CBS_MASK                              0x3
#define PMIC_TOP1_DSN_CBS_SHIFT                             0
#define PMIC_TOP1_DSN_BIX_ADDR                              \
	MT6359_TOP1_DSN_DBI
#define PMIC_TOP1_DSN_BIX_MASK                              0x3
#define PMIC_TOP1_DSN_BIX_SHIFT                             2
#define PMIC_TOP1_DSN_ESP_ADDR                              \
	MT6359_TOP1_DSN_DBI
#define PMIC_TOP1_DSN_ESP_MASK                              0xFF
#define PMIC_TOP1_DSN_ESP_SHIFT                             8
#define PMIC_TOP1_DSN_FPI_ADDR                              \
	MT6359_TOP1_DSN_DXI
#define PMIC_TOP1_DSN_FPI_MASK                              0xFF
#define PMIC_TOP1_DSN_FPI_SHIFT                             0
#define PMIC_GPIO_DIR0_ADDR                                 \
	MT6359_GPIO_DIR0
#define PMIC_GPIO_DIR0_MASK                                 0xFFFF
#define PMIC_GPIO_DIR0_SHIFT                                0
#define PMIC_GPIO_DIR0_SET_ADDR                             \
	MT6359_GPIO_DIR0_SET
#define PMIC_GPIO_DIR0_SET_MASK                             0xFFFF
#define PMIC_GPIO_DIR0_SET_SHIFT                            0
#define PMIC_GPIO_DIR0_CLR_ADDR                             \
	MT6359_GPIO_DIR0_CLR
#define PMIC_GPIO_DIR0_CLR_MASK                             0xFFFF
#define PMIC_GPIO_DIR0_CLR_SHIFT                            0
#define PMIC_GPIO_DIR1_ADDR                                 \
	MT6359_GPIO_DIR1
#define PMIC_GPIO_DIR1_MASK                                 0xF
#define PMIC_GPIO_DIR1_SHIFT                                0
#define PMIC_GPIO_DIR1_SET_ADDR                             \
	MT6359_GPIO_DIR1_SET
#define PMIC_GPIO_DIR1_SET_MASK                             0xFFFF
#define PMIC_GPIO_DIR1_SET_SHIFT                            0
#define PMIC_GPIO_DIR1_CLR_ADDR                             \
	MT6359_GPIO_DIR1_CLR
#define PMIC_GPIO_DIR1_CLR_MASK                             0xFFFF
#define PMIC_GPIO_DIR1_CLR_SHIFT                            0
#define PMIC_GPIO_PULLEN0_ADDR                              \
	MT6359_GPIO_PULLEN0
#define PMIC_GPIO_PULLEN0_MASK                              0xFFFF
#define PMIC_GPIO_PULLEN0_SHIFT                             0
#define PMIC_GPIO_PULLEN0_SET_ADDR                          \
	MT6359_GPIO_PULLEN0_SET
#define PMIC_GPIO_PULLEN0_SET_MASK                          0xFFFF
#define PMIC_GPIO_PULLEN0_SET_SHIFT                         0
#define PMIC_GPIO_PULLEN0_CLR_ADDR                          \
	MT6359_GPIO_PULLEN0_CLR
#define PMIC_GPIO_PULLEN0_CLR_MASK                          0xFFFF
#define PMIC_GPIO_PULLEN0_CLR_SHIFT                         0
#define PMIC_GPIO_PULLEN1_ADDR                              \
	MT6359_GPIO_PULLEN1
#define PMIC_GPIO_PULLEN1_MASK                              0xF
#define PMIC_GPIO_PULLEN1_SHIFT                             0
#define PMIC_GPIO_PULLEN1_SET_ADDR                          \
	MT6359_GPIO_PULLEN1_SET
#define PMIC_GPIO_PULLEN1_SET_MASK                          0xFFFF
#define PMIC_GPIO_PULLEN1_SET_SHIFT                         0
#define PMIC_GPIO_PULLEN1_CLR_ADDR                          \
	MT6359_GPIO_PULLEN1_CLR
#define PMIC_GPIO_PULLEN1_CLR_MASK                          0xFFFF
#define PMIC_GPIO_PULLEN1_CLR_SHIFT                         0
#define PMIC_GPIO_PULLSEL0_ADDR                             \
	MT6359_GPIO_PULLSEL0
#define PMIC_GPIO_PULLSEL0_MASK                             0xFFFF
#define PMIC_GPIO_PULLSEL0_SHIFT                            0
#define PMIC_GPIO_PULLSEL0_SET_ADDR                         \
	MT6359_GPIO_PULLSEL0_SET
#define PMIC_GPIO_PULLSEL0_SET_MASK                         0xFFFF
#define PMIC_GPIO_PULLSEL0_SET_SHIFT                        0
#define PMIC_GPIO_PULLSEL0_CLR_ADDR                         \
	MT6359_GPIO_PULLSEL0_CLR
#define PMIC_GPIO_PULLSEL0_CLR_MASK                         0xFFFF
#define PMIC_GPIO_PULLSEL0_CLR_SHIFT                        0
#define PMIC_GPIO_PULLSEL1_ADDR                             \
	MT6359_GPIO_PULLSEL1
#define PMIC_GPIO_PULLSEL1_MASK                             0xF
#define PMIC_GPIO_PULLSEL1_SHIFT                            0
#define PMIC_GPIO_PULLSEL1_SET_ADDR                         \
	MT6359_GPIO_PULLSEL1_SET
#define PMIC_GPIO_PULLSEL1_SET_MASK                         0xFFFF
#define PMIC_GPIO_PULLSEL1_SET_SHIFT                        0
#define PMIC_GPIO_PULLSEL1_CLR_ADDR                         \
	MT6359_GPIO_PULLSEL1_CLR
#define PMIC_GPIO_PULLSEL1_CLR_MASK                         0xFFFF
#define PMIC_GPIO_PULLSEL1_CLR_SHIFT                        0
#define PMIC_GPIO_DINV0_ADDR                                \
	MT6359_GPIO_DINV0
#define PMIC_GPIO_DINV0_MASK                                0xFFFF
#define PMIC_GPIO_DINV0_SHIFT                               0
#define PMIC_GPIO_DINV0_SET_ADDR                            \
	MT6359_GPIO_DINV0_SET
#define PMIC_GPIO_DINV0_SET_MASK                            0xFFFF
#define PMIC_GPIO_DINV0_SET_SHIFT                           0
#define PMIC_GPIO_DINV0_CLR_ADDR                            \
	MT6359_GPIO_DINV0_CLR
#define PMIC_GPIO_DINV0_CLR_MASK                            0xFFFF
#define PMIC_GPIO_DINV0_CLR_SHIFT                           0
#define PMIC_GPIO_DINV1_ADDR                                \
	MT6359_GPIO_DINV1
#define PMIC_GPIO_DINV1_MASK                                0xF
#define PMIC_GPIO_DINV1_SHIFT                               0
#define PMIC_GPIO_DINV1_SET_ADDR                            \
	MT6359_GPIO_DINV1_SET
#define PMIC_GPIO_DINV1_SET_MASK                            0xFFFF
#define PMIC_GPIO_DINV1_SET_SHIFT                           0
#define PMIC_GPIO_DINV1_CLR_ADDR                            \
	MT6359_GPIO_DINV1_CLR
#define PMIC_GPIO_DINV1_CLR_MASK                            0xFFFF
#define PMIC_GPIO_DINV1_CLR_SHIFT                           0
#define PMIC_GPIO_DOUT0_ADDR                                \
	MT6359_GPIO_DOUT0
#define PMIC_GPIO_DOUT0_MASK                                0xFFFF
#define PMIC_GPIO_DOUT0_SHIFT                               0
#define PMIC_GPIO_DOUT0_SET_ADDR                            \
	MT6359_GPIO_DOUT0_SET
#define PMIC_GPIO_DOUT0_SET_MASK                            0xFFFF
#define PMIC_GPIO_DOUT0_SET_SHIFT                           0
#define PMIC_GPIO_DOUT0_CLR_ADDR                            \
	MT6359_GPIO_DOUT0_CLR
#define PMIC_GPIO_DOUT0_CLR_MASK                            0xFFFF
#define PMIC_GPIO_DOUT0_CLR_SHIFT                           0
#define PMIC_GPIO_DOUT1_ADDR                                \
	MT6359_GPIO_DOUT1
#define PMIC_GPIO_DOUT1_MASK                                0xF
#define PMIC_GPIO_DOUT1_SHIFT                               0
#define PMIC_GPIO_DOUT1_SET_ADDR                            \
	MT6359_GPIO_DOUT1_SET
#define PMIC_GPIO_DOUT1_SET_MASK                            0xFFFF
#define PMIC_GPIO_DOUT1_SET_SHIFT                           0
#define PMIC_GPIO_DOUT1_CLR_ADDR                            \
	MT6359_GPIO_DOUT1_CLR
#define PMIC_GPIO_DOUT1_CLR_MASK                            0xFFFF
#define PMIC_GPIO_DOUT1_CLR_SHIFT                           0
#define PMIC_GPIO_PI0_ADDR                                  \
	MT6359_GPIO_PI0
#define PMIC_GPIO_PI0_MASK                                  0xFFFF
#define PMIC_GPIO_PI0_SHIFT                                 0
#define PMIC_GPIO_PI1_ADDR                                  \
	MT6359_GPIO_PI1
#define PMIC_GPIO_PI1_MASK                                  0xF
#define PMIC_GPIO_PI1_SHIFT                                 0
#define PMIC_GPIO_POE0_ADDR                                 \
	MT6359_GPIO_POE0
#define PMIC_GPIO_POE0_MASK                                 0xFFFF
#define PMIC_GPIO_POE0_SHIFT                                0
#define PMIC_GPIO_POE1_ADDR                                 \
	MT6359_GPIO_POE1
#define PMIC_GPIO_POE1_MASK                                 0xF
#define PMIC_GPIO_POE1_SHIFT                                0
#define PMIC_GPIO0_MODE_ADDR                                \
	MT6359_GPIO_MODE0
#define PMIC_GPIO0_MODE_MASK                                0x7
#define PMIC_GPIO0_MODE_SHIFT                               0
#define PMIC_GPIO1_MODE_ADDR                                \
	MT6359_GPIO_MODE0
#define PMIC_GPIO1_MODE_MASK                                0x7
#define PMIC_GPIO1_MODE_SHIFT                               3
#define PMIC_GPIO2_MODE_ADDR                                \
	MT6359_GPIO_MODE0
#define PMIC_GPIO2_MODE_MASK                                0x7
#define PMIC_GPIO2_MODE_SHIFT                               6
#define PMIC_GPIO3_MODE_ADDR                                \
	MT6359_GPIO_MODE0
#define PMIC_GPIO3_MODE_MASK                                0x7
#define PMIC_GPIO3_MODE_SHIFT                               9
#define PMIC_GPIO_MODE0_SET_ADDR                            \
	MT6359_GPIO_MODE0_SET
#define PMIC_GPIO_MODE0_SET_MASK                            0xFFFF
#define PMIC_GPIO_MODE0_SET_SHIFT                           0
#define PMIC_GPIO_MODE0_CLR_ADDR                            \
	MT6359_GPIO_MODE0_CLR
#define PMIC_GPIO_MODE0_CLR_MASK                            0xFFFF
#define PMIC_GPIO_MODE0_CLR_SHIFT                           0
#define PMIC_GPIO4_MODE_ADDR                                \
	MT6359_GPIO_MODE1
#define PMIC_GPIO4_MODE_MASK                                0x7
#define PMIC_GPIO4_MODE_SHIFT                               0
#define PMIC_GPIO5_MODE_ADDR                                \
	MT6359_GPIO_MODE1
#define PMIC_GPIO5_MODE_MASK                                0x7
#define PMIC_GPIO5_MODE_SHIFT                               3
#define PMIC_GPIO6_MODE_ADDR                                \
	MT6359_GPIO_MODE1
#define PMIC_GPIO6_MODE_MASK                                0x7
#define PMIC_GPIO6_MODE_SHIFT                               6
#define PMIC_GPIO7_MODE_ADDR                                \
	MT6359_GPIO_MODE1
#define PMIC_GPIO7_MODE_MASK                                0x7
#define PMIC_GPIO7_MODE_SHIFT                               9
#define PMIC_GPIO_MODE1_SET_ADDR                            \
	MT6359_GPIO_MODE1_SET
#define PMIC_GPIO_MODE1_SET_MASK                            0xFFFF
#define PMIC_GPIO_MODE1_SET_SHIFT                           0
#define PMIC_GPIO_MODE1_CLR_ADDR                            \
	MT6359_GPIO_MODE1_CLR
#define PMIC_GPIO_MODE1_CLR_MASK                            0xFFFF
#define PMIC_GPIO_MODE1_CLR_SHIFT                           0
#define PMIC_GPIO8_MODE_ADDR                                \
	MT6359_GPIO_MODE2
#define PMIC_GPIO8_MODE_MASK                                0x7
#define PMIC_GPIO8_MODE_SHIFT                               0
#define PMIC_GPIO9_MODE_ADDR                                \
	MT6359_GPIO_MODE2
#define PMIC_GPIO9_MODE_MASK                                0x7
#define PMIC_GPIO9_MODE_SHIFT                               3
#define PMIC_GPIO10_MODE_ADDR                               \
	MT6359_GPIO_MODE2
#define PMIC_GPIO10_MODE_MASK                               0x7
#define PMIC_GPIO10_MODE_SHIFT                              6
#define PMIC_GPIO11_MODE_ADDR                               \
	MT6359_GPIO_MODE2
#define PMIC_GPIO11_MODE_MASK                               0x7
#define PMIC_GPIO11_MODE_SHIFT                              9
#define PMIC_GPIO_MODE2_SET_ADDR                            \
	MT6359_GPIO_MODE2_SET
#define PMIC_GPIO_MODE2_SET_MASK                            0xFFFF
#define PMIC_GPIO_MODE2_SET_SHIFT                           0
#define PMIC_GPIO_MODE2_CLR_ADDR                            \
	MT6359_GPIO_MODE2_CLR
#define PMIC_GPIO_MODE2_CLR_MASK                            0xFFFF
#define PMIC_GPIO_MODE2_CLR_SHIFT                           0
#define PMIC_GPIO12_MODE_ADDR                               \
	MT6359_GPIO_MODE3
#define PMIC_GPIO12_MODE_MASK                               0x7
#define PMIC_GPIO12_MODE_SHIFT                              0
#define PMIC_GPIO13_MODE_ADDR                               \
	MT6359_GPIO_MODE3
#define PMIC_GPIO13_MODE_MASK                               0x7
#define PMIC_GPIO13_MODE_SHIFT                              3
#define PMIC_GPIO14_MODE_ADDR                               \
	MT6359_GPIO_MODE3
#define PMIC_GPIO14_MODE_MASK                               0x7
#define PMIC_GPIO14_MODE_SHIFT                              6
#define PMIC_GPIO15_MODE_ADDR                               \
	MT6359_GPIO_MODE3
#define PMIC_GPIO15_MODE_MASK                               0x7
#define PMIC_GPIO15_MODE_SHIFT                              9
#define PMIC_GPIO_MODE3_SET_ADDR                            \
	MT6359_GPIO_MODE3_SET
#define PMIC_GPIO_MODE3_SET_MASK                            0xFFFF
#define PMIC_GPIO_MODE3_SET_SHIFT                           0
#define PMIC_GPIO_MODE3_CLR_ADDR                            \
	MT6359_GPIO_MODE3_CLR
#define PMIC_GPIO_MODE3_CLR_MASK                            0xFFFF
#define PMIC_GPIO_MODE3_CLR_SHIFT                           0
#define PMIC_GPIO16_MODE_ADDR                               \
	MT6359_GPIO_MODE4
#define PMIC_GPIO16_MODE_MASK                               0x7
#define PMIC_GPIO16_MODE_SHIFT                              0
#define PMIC_GPIO17_MODE_ADDR                               \
	MT6359_GPIO_MODE4
#define PMIC_GPIO17_MODE_MASK                               0x7
#define PMIC_GPIO17_MODE_SHIFT                              3
#define PMIC_GPIO18_MODE_ADDR                               \
	MT6359_GPIO_MODE4
#define PMIC_GPIO18_MODE_MASK                               0x7
#define PMIC_GPIO18_MODE_SHIFT                              6
#define PMIC_GPIO19_MODE_ADDR                               \
	MT6359_GPIO_MODE4
#define PMIC_GPIO19_MODE_MASK                               0x7
#define PMIC_GPIO19_MODE_SHIFT                              9
#define PMIC_GPIO_MODE4_SET_ADDR                            \
	MT6359_GPIO_MODE4_SET
#define PMIC_GPIO_MODE4_SET_MASK                            0xFFFF
#define PMIC_GPIO_MODE4_SET_SHIFT                           0
#define PMIC_GPIO_MODE4_CLR_ADDR                            \
	MT6359_GPIO_MODE4_CLR
#define PMIC_GPIO_MODE4_CLR_MASK                            0xFFFF
#define PMIC_GPIO_MODE4_CLR_SHIFT                           0
#define PMIC_GPIO_RSV_ADDR                                  \
	MT6359_GPIO_RSV
#define PMIC_GPIO_RSV_MASK                                  0x1
#define PMIC_GPIO_RSV_SHIFT                                 0
#define PMIC_TOP2_ANA_ID_ADDR                               \
	MT6359_TOP2_ID
#define PMIC_TOP2_ANA_ID_MASK                               0xFF
#define PMIC_TOP2_ANA_ID_SHIFT                              0
#define PMIC_TOP2_DIG_ID_ADDR                               \
	MT6359_TOP2_ID
#define PMIC_TOP2_DIG_ID_MASK                               0xFF
#define PMIC_TOP2_DIG_ID_SHIFT                              8
#define PMIC_TOP2_ANA_MINOR_REV_ADDR                        \
	MT6359_TOP2_REV0
#define PMIC_TOP2_ANA_MINOR_REV_MASK                        0xF
#define PMIC_TOP2_ANA_MINOR_REV_SHIFT                       0
#define PMIC_TOP2_ANA_MAJOR_REV_ADDR                        \
	MT6359_TOP2_REV0
#define PMIC_TOP2_ANA_MAJOR_REV_MASK                        0xF
#define PMIC_TOP2_ANA_MAJOR_REV_SHIFT                       4
#define PMIC_TOP2_DIG_MINOR_REV_ADDR                        \
	MT6359_TOP2_REV0
#define PMIC_TOP2_DIG_MINOR_REV_MASK                        0xF
#define PMIC_TOP2_DIG_MINOR_REV_SHIFT                       8
#define PMIC_TOP2_DIG_MAJOR_REV_ADDR                        \
	MT6359_TOP2_REV0
#define PMIC_TOP2_DIG_MAJOR_REV_MASK                        0xF
#define PMIC_TOP2_DIG_MAJOR_REV_SHIFT                       12
#define PMIC_TOP2_DSN_CBS_ADDR                              \
	MT6359_TOP2_DSN_DBI
#define PMIC_TOP2_DSN_CBS_MASK                              0x3
#define PMIC_TOP2_DSN_CBS_SHIFT                             0
#define PMIC_TOP2_DSN_BIX_ADDR                              \
	MT6359_TOP2_DSN_DBI
#define PMIC_TOP2_DSN_BIX_MASK                              0x3
#define PMIC_TOP2_DSN_BIX_SHIFT                             2
#define PMIC_TOP2_DSN_ESP_ADDR                              \
	MT6359_TOP2_DSN_DBI
#define PMIC_TOP2_DSN_ESP_MASK                              0xFF
#define PMIC_TOP2_DSN_ESP_SHIFT                             8
#define PMIC_TOP2_DSN_FPI_ADDR                              \
	MT6359_TOP2_DSN_DXI
#define PMIC_TOP2_DSN_FPI_MASK                              0xFF
#define PMIC_TOP2_DSN_FPI_SHIFT                             0
#define PMIC_TOP_CLK_OFFSET_ADDR                            \
	MT6359_TOP_PAM0
#define PMIC_TOP_CLK_OFFSET_MASK                            0xFF
#define PMIC_TOP_CLK_OFFSET_SHIFT                           0
#define PMIC_TOP_RST_OFFSET_ADDR                            \
	MT6359_TOP_PAM0
#define PMIC_TOP_RST_OFFSET_MASK                            0xFF
#define PMIC_TOP_RST_OFFSET_SHIFT                           8
#define PMIC_TOP_INT_OFFSET_ADDR                            \
	MT6359_TOP_PAM1
#define PMIC_TOP_INT_OFFSET_MASK                            0xFF
#define PMIC_TOP_INT_OFFSET_SHIFT                           0
#define PMIC_TOP_INT_LEN_ADDR                               \
	MT6359_TOP_PAM1
#define PMIC_TOP_INT_LEN_MASK                               0xFF
#define PMIC_TOP_INT_LEN_SHIFT                              8
#define PMIC_RG_SCK32K_CK_PDN_ADDR                          \
	MT6359_TOP_CKPDN_CON0
#define PMIC_RG_SCK32K_CK_PDN_MASK                          0x1
#define PMIC_RG_SCK32K_CK_PDN_SHIFT                         0
#define PMIC_RG_INTRP_CK_PDN_ADDR                           \
	MT6359_TOP_CKPDN_CON0
#define PMIC_RG_INTRP_CK_PDN_MASK                           0x1
#define PMIC_RG_INTRP_CK_PDN_SHIFT                          2
#define PMIC_RG_EFUSE_CK_PDN_ADDR                           \
	MT6359_TOP_CKPDN_CON0
#define PMIC_RG_EFUSE_CK_PDN_MASK                           0x1
#define PMIC_RG_EFUSE_CK_PDN_SHIFT                          4
#define PMIC_RG_CK_PDN_RSV0_ADDR                            \
	MT6359_TOP_CKPDN_CON0
#define PMIC_RG_CK_PDN_RSV0_MASK                            0x1
#define PMIC_RG_CK_PDN_RSV0_SHIFT                           5
#define PMIC_RG_CK_PDN_RSV1_ADDR                            \
	MT6359_TOP_CKPDN_CON0
#define PMIC_RG_CK_PDN_RSV1_MASK                            0x1
#define PMIC_RG_CK_PDN_RSV1_SHIFT                           6
#define PMIC_RG_SPI_CK_PDN_ADDR                             \
	MT6359_TOP_CKPDN_CON0
#define PMIC_RG_SPI_CK_PDN_MASK                             0x1
#define PMIC_RG_SPI_CK_PDN_SHIFT                            7
#define PMIC_RG_CK_PDN_RSV2_ADDR                            \
	MT6359_TOP_CKPDN_CON0
#define PMIC_RG_CK_PDN_RSV2_MASK                            0x1
#define PMIC_RG_CK_PDN_RSV2_SHIFT                           8
#define PMIC_RG_PMU32K_CK_PDN_ADDR                          \
	MT6359_TOP_CKPDN_CON0
#define PMIC_RG_PMU32K_CK_PDN_MASK                          0x1
#define PMIC_RG_PMU32K_CK_PDN_SHIFT                         9
#define PMIC_RG_FQMTR_32K_CK_PDN_ADDR                       \
	MT6359_TOP_CKPDN_CON0
#define PMIC_RG_FQMTR_32K_CK_PDN_MASK                       0x1
#define PMIC_RG_FQMTR_32K_CK_PDN_SHIFT                      10
#define PMIC_RG_FQMTR_CK_PDN_ADDR                           \
	MT6359_TOP_CKPDN_CON0
#define PMIC_RG_FQMTR_CK_PDN_MASK                           0x1
#define PMIC_RG_FQMTR_CK_PDN_SHIFT                          11
#define PMIC_RG_PMU128K_CK_PDN_ADDR                         \
	MT6359_TOP_CKPDN_CON0
#define PMIC_RG_PMU128K_CK_PDN_MASK                         0x1
#define PMIC_RG_PMU128K_CK_PDN_SHIFT                        13
#define PMIC_RG_RTC26M_CK_PDN_ADDR                          \
	MT6359_TOP_CKPDN_CON0
#define PMIC_RG_RTC26M_CK_PDN_MASK                          0x1
#define PMIC_RG_RTC26M_CK_PDN_SHIFT                         14
#define PMIC_RG_RTC32K_CK_PDN_ADDR                          \
	MT6359_TOP_CKPDN_CON0
#define PMIC_RG_RTC32K_CK_PDN_MASK                          0x1
#define PMIC_RG_RTC32K_CK_PDN_SHIFT                         15
#define PMIC_TOP_CKPDN_CON0_SET_ADDR                        \
	MT6359_TOP_CKPDN_CON0_SET
#define PMIC_TOP_CKPDN_CON0_SET_MASK                        0xFFFF
#define PMIC_TOP_CKPDN_CON0_SET_SHIFT                       0
#define PMIC_TOP_CKPDN_CON0_CLR_ADDR                        \
	MT6359_TOP_CKPDN_CON0_CLR
#define PMIC_TOP_CKPDN_CON0_CLR_MASK                        0xFFFF
#define PMIC_TOP_CKPDN_CON0_CLR_SHIFT                       0
#define PMIC_RG_RTC32K_1V8_0_PDN_ADDR                       \
	MT6359_TOP_CKPDN_CON1
#define PMIC_RG_RTC32K_1V8_0_PDN_MASK                       0x1
#define PMIC_RG_RTC32K_1V8_0_PDN_SHIFT                      0
#define PMIC_RG_RTC32K_1V8_1_PDN_ADDR                       \
	MT6359_TOP_CKPDN_CON1
#define PMIC_RG_RTC32K_1V8_1_PDN_MASK                       0x1
#define PMIC_RG_RTC32K_1V8_1_PDN_SHIFT                      1
#define PMIC_RG_TRIM_128K_CK_PDN_ADDR                       \
	MT6359_TOP_CKPDN_CON1
#define PMIC_RG_TRIM_128K_CK_PDN_MASK                       0x1
#define PMIC_RG_TRIM_128K_CK_PDN_SHIFT                      2
#define PMIC_RG_BGR_TEST_CK_PDN_ADDR                        \
	MT6359_TOP_CKPDN_CON1
#define PMIC_RG_BGR_TEST_CK_PDN_MASK                        0x1
#define PMIC_RG_BGR_TEST_CK_PDN_SHIFT                       3
#define PMIC_RG_PCHR_TEST_CK_PDN_ADDR                       \
	MT6359_TOP_CKPDN_CON1
#define PMIC_RG_PCHR_TEST_CK_PDN_MASK                       0x1
#define PMIC_RG_PCHR_TEST_CK_PDN_SHIFT                      4
#define PMIC_TOP_CKPDN_CON1_SET_ADDR                        \
	MT6359_TOP_CKPDN_CON1_SET
#define PMIC_TOP_CKPDN_CON1_SET_MASK                        0xFFFF
#define PMIC_TOP_CKPDN_CON1_SET_SHIFT                       0
#define PMIC_TOP_CKPDN_CON1_CLR_ADDR                        \
	MT6359_TOP_CKPDN_CON1_CLR
#define PMIC_TOP_CKPDN_CON1_CLR_MASK                        0xFFFF
#define PMIC_TOP_CKPDN_CON1_CLR_SHIFT                       0
#define PMIC_RG_FQMTR_CK_CKSEL_ADDR                         \
	MT6359_TOP_CKSEL_CON0
#define PMIC_RG_FQMTR_CK_CKSEL_MASK                         0x7
#define PMIC_RG_FQMTR_CK_CKSEL_SHIFT                        0
#define PMIC_RG_RTC_32K1V8_SEL_ADDR                         \
	MT6359_TOP_CKSEL_CON0
#define PMIC_RG_RTC_32K1V8_SEL_MASK                         0x1
#define PMIC_RG_RTC_32K1V8_SEL_SHIFT                        3
#define PMIC_RG_PMU32K_CK_CKSEL_ADDR                        \
	MT6359_TOP_CKSEL_CON0
#define PMIC_RG_PMU32K_CK_CKSEL_MASK                        0x1
#define PMIC_RG_PMU32K_CK_CKSEL_SHIFT                       10
#define PMIC_RG_TOP_CKSEL_CON0_RSV_ADDR                     \
	MT6359_TOP_CKSEL_CON0
#define PMIC_RG_TOP_CKSEL_CON0_RSV_MASK                     0x1F
#define PMIC_RG_TOP_CKSEL_CON0_RSV_SHIFT                    11
#define PMIC_TOP_CKSEL_CON0_SET_ADDR                        \
	MT6359_TOP_CKSEL_CON0_SET
#define PMIC_TOP_CKSEL_CON0_SET_MASK                        0xFFFF
#define PMIC_TOP_CKSEL_CON0_SET_SHIFT                       0
#define PMIC_TOP_CKSEL_CON0_CLR_ADDR                        \
	MT6359_TOP_CKSEL_CON0_CLR
#define PMIC_TOP_CKSEL_CON0_CLR_MASK                        0xFFFF
#define PMIC_TOP_CKSEL_CON0_CLR_SHIFT                       0
#define PMIC_RG_SRCVOLTEN_SW_ADDR                           \
	MT6359_TOP_CKSEL_CON1
#define PMIC_RG_SRCVOLTEN_SW_MASK                           0x1
#define PMIC_RG_SRCVOLTEN_SW_SHIFT                          0
#define PMIC_RG_VOWEN_SW_ADDR                               \
	MT6359_TOP_CKSEL_CON1
#define PMIC_RG_VOWEN_SW_MASK                               0x1
#define PMIC_RG_VOWEN_SW_SHIFT                              1
#define PMIC_RG_SRCVOLTEN_MODE_ADDR                         \
	MT6359_TOP_CKSEL_CON1
#define PMIC_RG_SRCVOLTEN_MODE_MASK                         0x1
#define PMIC_RG_SRCVOLTEN_MODE_SHIFT                        8
#define PMIC_RG_VOWEN_MODE_ADDR                             \
	MT6359_TOP_CKSEL_CON1
#define PMIC_RG_VOWEN_MODE_MASK                             0x1
#define PMIC_RG_VOWEN_MODE_SHIFT                            9
#define PMIC_RG_TOP_CKSEL_CON2_RSV_ADDR                     \
	MT6359_TOP_CKSEL_CON1
#define PMIC_RG_TOP_CKSEL_CON2_RSV_MASK                     0xF
#define PMIC_RG_TOP_CKSEL_CON2_RSV_SHIFT                    12
#define PMIC_TOP_CKSEL_CON1_SET_ADDR                        \
	MT6359_TOP_CKSEL_CON1_SET
#define PMIC_TOP_CKSEL_CON1_SET_MASK                        0xFFFF
#define PMIC_TOP_CKSEL_CON1_SET_SHIFT                       0
#define PMIC_TOP_CKSEL_CON1_CLR_ADDR                        \
	MT6359_TOP_CKSEL_CON1_CLR
#define PMIC_TOP_CKSEL_CON1_CLR_MASK                        0xFFFF
#define PMIC_TOP_CKSEL_CON1_CLR_SHIFT                       0
#define PMIC_RG_REG_CK_DIVSEL_ADDR                          \
	MT6359_TOP_CKDIVSEL_CON0
#define PMIC_RG_REG_CK_DIVSEL_MASK                          0x3
#define PMIC_RG_REG_CK_DIVSEL_SHIFT                         0
#define PMIC_TOP_CKDIVSEL_CON0_RSV_ADDR                     \
	MT6359_TOP_CKDIVSEL_CON0
#define PMIC_TOP_CKDIVSEL_CON0_RSV_MASK                     0x3F
#define PMIC_TOP_CKDIVSEL_CON0_RSV_SHIFT                    10
#define PMIC_TOP_CKDIVSEL_CON0_SET_ADDR                     \
	MT6359_TOP_CKDIVSEL_CON0_SET
#define PMIC_TOP_CKDIVSEL_CON0_SET_MASK                     0xFFFF
#define PMIC_TOP_CKDIVSEL_CON0_SET_SHIFT                    0
#define PMIC_TOP_CKDIVSEL_CON0_CLR_ADDR                     \
	MT6359_TOP_CKDIVSEL_CON0_CLR
#define PMIC_TOP_CKDIVSEL_CON0_CLR_MASK                     0xFFFF
#define PMIC_TOP_CKDIVSEL_CON0_CLR_SHIFT                    0
#define PMIC_RG_EFUSE_CK_PDN_HWEN_ADDR                      \
	MT6359_TOP_CKHWEN_CON0
#define PMIC_RG_EFUSE_CK_PDN_HWEN_MASK                      0x1
#define PMIC_RG_EFUSE_CK_PDN_HWEN_SHIFT                     2
#define PMIC_RG_EINT_32K_CK_PDN_HWEN_ADDR                   \
	MT6359_TOP_CKHWEN_CON0
#define PMIC_RG_EINT_32K_CK_PDN_HWEN_MASK                   0x1
#define PMIC_RG_EINT_32K_CK_PDN_HWEN_SHIFT                  3
#define PMIC_RG_RTC26M_CK_PDN_HWEN_ADDR                     \
	MT6359_TOP_CKHWEN_CON0
#define PMIC_RG_RTC26M_CK_PDN_HWEN_MASK                     0x1
#define PMIC_RG_RTC26M_CK_PDN_HWEN_SHIFT                    5
#define PMIC_TOP_CKHWEN_CON0_RSV_ADDR                       \
	MT6359_TOP_CKHWEN_CON0
#define PMIC_TOP_CKHWEN_CON0_RSV_MASK                       0x3
#define PMIC_TOP_CKHWEN_CON0_RSV_SHIFT                      14
#define PMIC_TOP_CKHWEN_CON0_SET_ADDR                       \
	MT6359_TOP_CKHWEN_CON0_SET
#define PMIC_TOP_CKHWEN_CON0_SET_MASK                       0xFFFF
#define PMIC_TOP_CKHWEN_CON0_SET_SHIFT                      0
#define PMIC_TOP_CKHWEN_CON0_CLR_ADDR                       \
	MT6359_TOP_CKHWEN_CON0_CLR
#define PMIC_TOP_CKHWEN_CON0_CLR_MASK                       0xFFFF
#define PMIC_TOP_CKHWEN_CON0_CLR_SHIFT                      0
#define PMIC_RG_PMU128K_CK_TST_DIS_ADDR                     \
	MT6359_TOP_CKTST_CON0
#define PMIC_RG_PMU128K_CK_TST_DIS_MASK                     0x1
#define PMIC_RG_PMU128K_CK_TST_DIS_SHIFT                    0
#define PMIC_RG_DCXO_1M_CK_TST_DIS_ADDR                     \
	MT6359_TOP_CKTST_CON0
#define PMIC_RG_DCXO_1M_CK_TST_DIS_MASK                     0x1
#define PMIC_RG_DCXO_1M_CK_TST_DIS_SHIFT                    1
#define PMIC_RG_DCXO_26M_CK_TST_DIS_ADDR                    \
	MT6359_TOP_CKTST_CON0
#define PMIC_RG_DCXO_26M_CK_TST_DIS_MASK                    0x1
#define PMIC_RG_DCXO_26M_CK_TST_DIS_SHIFT                   2
#define PMIC_RG_XO_CLK_26M_DIG_TST_DIS_ADDR                 \
	MT6359_TOP_CKTST_CON0
#define PMIC_RG_XO_CLK_26M_DIG_TST_DIS_MASK                 0x1
#define PMIC_RG_XO_CLK_26M_DIG_TST_DIS_SHIFT                3
#define PMIC_RG_RTC_26M_CK_TST_DIS_ADDR                     \
	MT6359_TOP_CKTST_CON0
#define PMIC_RG_RTC_26M_CK_TST_DIS_MASK                     0x1
#define PMIC_RG_RTC_26M_CK_TST_DIS_SHIFT                    4
#define PMIC_RG_RTC_32K_CK_TST_DIS_ADDR                     \
	MT6359_TOP_CKTST_CON0
#define PMIC_RG_RTC_32K_CK_TST_DIS_MASK                     0x1
#define PMIC_RG_RTC_32K_CK_TST_DIS_SHIFT                    5
#define PMIC_RG_SCK_32K_CK_TST_DIS_ADDR                     \
	MT6359_TOP_CKTST_CON0
#define PMIC_RG_SCK_32K_CK_TST_DIS_MASK                     0x1
#define PMIC_RG_SCK_32K_CK_TST_DIS_SHIFT                    6
#define PMIC_TOP_CKTST_CON0_RSV_ADDR                        \
	MT6359_TOP_CKTST_CON0
#define PMIC_TOP_CKTST_CON0_RSV_MASK                        0xFF
#define PMIC_TOP_CKTST_CON0_RSV_SHIFT                       8
#define PMIC_RG_PMU128K_CK_TSTSEL_ADDR                      \
	MT6359_TOP_CKTST_CON1
#define PMIC_RG_PMU128K_CK_TSTSEL_MASK                      0x1
#define PMIC_RG_PMU128K_CK_TSTSEL_SHIFT                     0
#define PMIC_RG_DCXO_1M_CK_TSTSEL_ADDR                      \
	MT6359_TOP_CKTST_CON1
#define PMIC_RG_DCXO_1M_CK_TSTSEL_MASK                      0x1
#define PMIC_RG_DCXO_1M_CK_TSTSEL_SHIFT                     1
#define PMIC_RG_DCXO_26M_CK_TSTSEL_ADDR                     \
	MT6359_TOP_CKTST_CON1
#define PMIC_RG_DCXO_26M_CK_TSTSEL_MASK                     0x1
#define PMIC_RG_DCXO_26M_CK_TSTSEL_SHIFT                    2
#define PMIC_RG_XO_CLK_26M_DIG_TSTSEL_ADDR                  \
	MT6359_TOP_CKTST_CON1
#define PMIC_RG_XO_CLK_26M_DIG_TSTSEL_MASK                  0x1
#define PMIC_RG_XO_CLK_26M_DIG_TSTSEL_SHIFT                 3
#define PMIC_RG_RTC_26M_CK_TSTSEL_ADDR                      \
	MT6359_TOP_CKTST_CON1
#define PMIC_RG_RTC_26M_CK_TSTSEL_MASK                      0x1
#define PMIC_RG_RTC_26M_CK_TSTSEL_SHIFT                     4
#define PMIC_RG_RTC_32K_CK_TSTSEL_ADDR                      \
	MT6359_TOP_CKTST_CON1
#define PMIC_RG_RTC_32K_CK_TSTSEL_MASK                      0x1
#define PMIC_RG_RTC_32K_CK_TSTSEL_SHIFT                     5
#define PMIC_RG_SCK_32K_CK_TSTSEL_ADDR                      \
	MT6359_TOP_CKTST_CON1
#define PMIC_RG_SCK_32K_CK_TSTSEL_MASK                      0x1
#define PMIC_RG_SCK_32K_CK_TSTSEL_SHIFT                     6
#define PMIC_RG_EFUSE_CK_TSTSEL_ADDR                        \
	MT6359_TOP_CKTST_CON1
#define PMIC_RG_EFUSE_CK_TSTSEL_MASK                        0x1
#define PMIC_RG_EFUSE_CK_TSTSEL_SHIFT                       7
#define PMIC_RG_BGR_TEST_CK_TSTSEL_ADDR                     \
	MT6359_TOP_CKTST_CON1
#define PMIC_RG_BGR_TEST_CK_TSTSEL_MASK                     0x1
#define PMIC_RG_BGR_TEST_CK_TSTSEL_SHIFT                    8
#define PMIC_RG_PCHR_TEST_CK_TSTSEL_ADDR                    \
	MT6359_TOP_CKTST_CON1
#define PMIC_RG_PCHR_TEST_CK_TSTSEL_MASK                    0x1
#define PMIC_RG_PCHR_TEST_CK_TSTSEL_SHIFT                   9
#define PMIC_RG_FQMTR_CK_TSTSEL_ADDR                        \
	MT6359_TOP_CKTST_CON1
#define PMIC_RG_FQMTR_CK_TSTSEL_MASK                        0x1
#define PMIC_RG_FQMTR_CK_TSTSEL_SHIFT                       10
#define PMIC_RG_DCXO1M_TSTCK_SEL_ADDR                       \
	MT6359_TOP_CKTST_CON1
#define PMIC_RG_DCXO1M_TSTCK_SEL_MASK                       0x1
#define PMIC_RG_DCXO1M_TSTCK_SEL_SHIFT                      11
#define PMIC_RG_DCXO26M_CKEN_BUCK_SW_SEL_ADDR               \
	MT6359_TOP_CLK_CON0
#define PMIC_RG_DCXO26M_CKEN_BUCK_SW_SEL_MASK               0x1
#define PMIC_RG_DCXO26M_CKEN_BUCK_SW_SEL_SHIFT              0
#define PMIC_RG_DCXO26M_CKEN_BUCK_SW_ADDR                   \
	MT6359_TOP_CLK_CON0
#define PMIC_RG_DCXO26M_CKEN_BUCK_SW_MASK                   0x1
#define PMIC_RG_DCXO26M_CKEN_BUCK_SW_SHIFT                  1
#define PMIC_RG_DCXO26M_CKEN_BM_SW_SEL_ADDR                 \
	MT6359_TOP_CLK_CON0
#define PMIC_RG_DCXO26M_CKEN_BM_SW_SEL_MASK                 0x1
#define PMIC_RG_DCXO26M_CKEN_BM_SW_SEL_SHIFT                2
#define PMIC_RG_DCXO26M_CKEN_BM_SW_ADDR                     \
	MT6359_TOP_CLK_CON0
#define PMIC_RG_DCXO26M_CKEN_BM_SW_MASK                     0x1
#define PMIC_RG_DCXO26M_CKEN_BM_SW_SHIFT                    3
#define PMIC_RG_DCXO26M_CKEN_HK_SW_SEL_ADDR                 \
	MT6359_TOP_CLK_CON0
#define PMIC_RG_DCXO26M_CKEN_HK_SW_SEL_MASK                 0x1
#define PMIC_RG_DCXO26M_CKEN_HK_SW_SEL_SHIFT                4
#define PMIC_RG_DCXO26M_CKEN_HK_SW_ADDR                     \
	MT6359_TOP_CLK_CON0
#define PMIC_RG_DCXO26M_CKEN_HK_SW_MASK                     0x1
#define PMIC_RG_DCXO26M_CKEN_HK_SW_SHIFT                    5
#define PMIC_RG_DCXO26M_CKEN_LDO_SW_SEL_ADDR                \
	MT6359_TOP_CLK_CON0
#define PMIC_RG_DCXO26M_CKEN_LDO_SW_SEL_MASK                0x1
#define PMIC_RG_DCXO26M_CKEN_LDO_SW_SEL_SHIFT               6
#define PMIC_RG_DCXO26M_CKEN_LDO_SW_ADDR                    \
	MT6359_TOP_CLK_CON0
#define PMIC_RG_DCXO26M_CKEN_LDO_SW_MASK                    0x1
#define PMIC_RG_DCXO26M_CKEN_LDO_SW_SHIFT                   7
#define PMIC_RG_DCXO26M_CKEN_SCK_SW_SEL_ADDR                \
	MT6359_TOP_CLK_CON0
#define PMIC_RG_DCXO26M_CKEN_SCK_SW_SEL_MASK                0x1
#define PMIC_RG_DCXO26M_CKEN_SCK_SW_SEL_SHIFT               8
#define PMIC_RG_DCXO26M_CKEN_SCK_SW_ADDR                    \
	MT6359_TOP_CLK_CON0
#define PMIC_RG_DCXO26M_CKEN_SCK_SW_MASK                    0x1
#define PMIC_RG_DCXO26M_CKEN_SCK_SW_SHIFT                   9
#define PMIC_RG_DCXO26M_CKEN_MDB_SW_SEL_ADDR                \
	MT6359_TOP_CLK_CON0
#define PMIC_RG_DCXO26M_CKEN_MDB_SW_SEL_MASK                0x1
#define PMIC_RG_DCXO26M_CKEN_MDB_SW_SEL_SHIFT               10
#define PMIC_RG_DCXO26M_CKEN_MDB_SW_ADDR                    \
	MT6359_TOP_CLK_CON0
#define PMIC_RG_DCXO26M_CKEN_MDB_SW_MASK                    0x1
#define PMIC_RG_DCXO26M_CKEN_MDB_SW_SHIFT                   11
#define PMIC_RG_DCXO1M_CKEN_BUCK_SW_SEL_ADDR                \
	MT6359_TOP_CLK_CON1
#define PMIC_RG_DCXO1M_CKEN_BUCK_SW_SEL_MASK                0x1
#define PMIC_RG_DCXO1M_CKEN_BUCK_SW_SEL_SHIFT               0
#define PMIC_RG_DCXO1M_CKEN_BUCK_SW_ADDR                    \
	MT6359_TOP_CLK_CON1
#define PMIC_RG_DCXO1M_CKEN_BUCK_SW_MASK                    0x1
#define PMIC_RG_DCXO1M_CKEN_BUCK_SW_SHIFT                   1
#define PMIC_RG_DCXO1M_CKEN_LDO_SW_SEL_ADDR                 \
	MT6359_TOP_CLK_CON1
#define PMIC_RG_DCXO1M_CKEN_LDO_SW_SEL_MASK                 0x1
#define PMIC_RG_DCXO1M_CKEN_LDO_SW_SEL_SHIFT                2
#define PMIC_RG_DCXO1M_CKEN_LDO_SW_ADDR                     \
	MT6359_TOP_CLK_CON1
#define PMIC_RG_DCXO1M_CKEN_LDO_SW_MASK                     0x1
#define PMIC_RG_DCXO1M_CKEN_LDO_SW_SHIFT                    3
#define PMIC_RG_DCXO1M_CKEN_HK_SW_SEL_ADDR                  \
	MT6359_TOP_CLK_CON1
#define PMIC_RG_DCXO1M_CKEN_HK_SW_SEL_MASK                  0x1
#define PMIC_RG_DCXO1M_CKEN_HK_SW_SEL_SHIFT                 4
#define PMIC_RG_DCXO1M_CKEN_HK_SW_ADDR                      \
	MT6359_TOP_CLK_CON1
#define PMIC_RG_DCXO1M_CKEN_HK_SW_MASK                      0x1
#define PMIC_RG_DCXO1M_CKEN_HK_SW_SHIFT                     5
#define PMIC_RG_TOP_MDB_DCM_SW_MODE_ADDR                    \
	MT6359_TOP_CLK_DCM0
#define PMIC_RG_TOP_MDB_DCM_SW_MODE_MASK                    0x1
#define PMIC_RG_TOP_MDB_DCM_SW_MODE_SHIFT                   0
#define PMIC_RG_TOP_MDB_DCM_SW_EN_ADDR                      \
	MT6359_TOP_CLK_DCM0
#define PMIC_RG_TOP_MDB_DCM_SW_EN_MASK                      0x1
#define PMIC_RG_TOP_MDB_DCM_SW_EN_SHIFT                     1
#define PMIC_RG_SCK_MDB_DCM_SW_MODE_ADDR                    \
	MT6359_TOP_CLK_DCM0
#define PMIC_RG_SCK_MDB_DCM_SW_MODE_MASK                    0x1
#define PMIC_RG_SCK_MDB_DCM_SW_MODE_SHIFT                   2
#define PMIC_RG_SCK_MDB_DCM_SW_EN_ADDR                      \
	MT6359_TOP_CLK_DCM0
#define PMIC_RG_SCK_MDB_DCM_SW_EN_MASK                      0x1
#define PMIC_RG_SCK_MDB_DCM_SW_EN_SHIFT                     3
#define PMIC_RG_LDO_MDB_DCM_SW_MODE_ADDR                    \
	MT6359_TOP_CLK_DCM0
#define PMIC_RG_LDO_MDB_DCM_SW_MODE_MASK                    0x1
#define PMIC_RG_LDO_MDB_DCM_SW_MODE_SHIFT                   4
#define PMIC_RG_LDO_MDB_DCM_SW_EN_ADDR                      \
	MT6359_TOP_CLK_DCM0
#define PMIC_RG_LDO_MDB_DCM_SW_EN_MASK                      0x1
#define PMIC_RG_LDO_MDB_DCM_SW_EN_SHIFT                     5
#define PMIC_RG_BUCK_MDB_DCM_SW_MODE_ADDR                   \
	MT6359_TOP_CLK_DCM0
#define PMIC_RG_BUCK_MDB_DCM_SW_MODE_MASK                   0x1
#define PMIC_RG_BUCK_MDB_DCM_SW_MODE_SHIFT                  6
#define PMIC_RG_BUCK_MDB_DCM_SW_EN_ADDR                     \
	MT6359_TOP_CLK_DCM0
#define PMIC_RG_BUCK_MDB_DCM_SW_EN_MASK                     0x1
#define PMIC_RG_BUCK_MDB_DCM_SW_EN_SHIFT                    7
#define PMIC_RG_MDB_DCXO26M_DCM_LP_EN_ADDR                  \
	MT6359_TOP_CLK_DCM0
#define PMIC_RG_MDB_DCXO26M_DCM_LP_EN_MASK                  0x1
#define PMIC_RG_MDB_DCXO26M_DCM_LP_EN_SHIFT                 12
#define PMIC_RG_EFUSE_MAN_RST_ADDR                          \
	MT6359_TOP_RST_CON0
#define PMIC_RG_EFUSE_MAN_RST_MASK                          0x1
#define PMIC_RG_EFUSE_MAN_RST_SHIFT                         0
#define PMIC_RG_DRIVER_RST_ADDR                             \
	MT6359_TOP_RST_CON0
#define PMIC_RG_DRIVER_RST_MASK                             0x1
#define PMIC_RG_DRIVER_RST_SHIFT                            6
#define PMIC_RG_FQMTR_RST_ADDR                              \
	MT6359_TOP_RST_CON0
#define PMIC_RG_FQMTR_RST_MASK                              0x1
#define PMIC_RG_FQMTR_RST_SHIFT                             8
#define PMIC_RG_RTC_RST_ADDR                                \
	MT6359_TOP_RST_CON0
#define PMIC_RG_RTC_RST_MASK                                0x1
#define PMIC_RG_RTC_RST_SHIFT                               9
#define PMIC_RG_TYPE_C_CC_RST_ADDR                          \
	MT6359_TOP_RST_CON0
#define PMIC_RG_TYPE_C_CC_RST_MASK                          0x1
#define PMIC_RG_TYPE_C_CC_RST_SHIFT                         10
#define PMIC_RG_CLK_TRIM_RST_ADDR                           \
	MT6359_TOP_RST_CON0
#define PMIC_RG_CLK_TRIM_RST_MASK                           0x1
#define PMIC_RG_CLK_TRIM_RST_SHIFT                          14
#define PMIC_RG_BUCK_SRCLKEN_RST_ADDR                       \
	MT6359_TOP_RST_CON0
#define PMIC_RG_BUCK_SRCLKEN_RST_MASK                       0x1
#define PMIC_RG_BUCK_SRCLKEN_RST_SHIFT                      15
#define PMIC_TOP_RST_CON0_SET_ADDR                          \
	MT6359_TOP_RST_CON0_SET
#define PMIC_TOP_RST_CON0_SET_MASK                          0xFFFF
#define PMIC_TOP_RST_CON0_SET_SHIFT                         0
#define PMIC_TOP_RST_CON0_CLR_ADDR                          \
	MT6359_TOP_RST_CON0_CLR
#define PMIC_TOP_RST_CON0_CLR_MASK                          0xFFFF
#define PMIC_TOP_RST_CON0_CLR_SHIFT                         0
#define PMIC_RG_BUCK_PROT_PMPP_RST_ADDR                     \
	MT6359_TOP_RST_CON1
#define PMIC_RG_BUCK_PROT_PMPP_RST_MASK                     0x1
#define PMIC_RG_BUCK_PROT_PMPP_RST_SHIFT                    1
#define PMIC_RG_SPK_RST_ADDR                                \
	MT6359_TOP_RST_CON1
#define PMIC_RG_SPK_RST_MASK                                0x1
#define PMIC_RG_SPK_RST_SHIFT                               2
#define PMIC_RG_FT_VR_SYSRSTB_ADDR                          \
	MT6359_TOP_RST_CON1
#define PMIC_RG_FT_VR_SYSRSTB_MASK                          0x1
#define PMIC_RG_FT_VR_SYSRSTB_SHIFT                         4
#define PMIC_RG_LDO_CALI_RST_ADDR                           \
	MT6359_TOP_RST_CON1
#define PMIC_RG_LDO_CALI_RST_MASK                           0x1
#define PMIC_RG_LDO_CALI_RST_SHIFT                          7
#define PMIC_TOP_RST_CON1_RSV_ADDR                          \
	MT6359_TOP_RST_CON1
#define PMIC_TOP_RST_CON1_RSV_MASK                          0x1
#define PMIC_TOP_RST_CON1_RSV_SHIFT                         8
#define PMIC_TOP_RST_CON1_SET_ADDR                          \
	MT6359_TOP_RST_CON1_SET
#define PMIC_TOP_RST_CON1_SET_MASK                          0xFFFF
#define PMIC_TOP_RST_CON1_SET_SHIFT                         0
#define PMIC_TOP_RST_CON1_CLR_ADDR                          \
	MT6359_TOP_RST_CON1_CLR
#define PMIC_TOP_RST_CON1_CLR_MASK                          0xFFFF
#define PMIC_TOP_RST_CON1_CLR_SHIFT                         0
#define PMIC_RG_CHR_LDO_DET_MODE_ADDR                       \
	MT6359_TOP_RST_CON2
#define PMIC_RG_CHR_LDO_DET_MODE_MASK                       0x1
#define PMIC_RG_CHR_LDO_DET_MODE_SHIFT                      0
#define PMIC_RG_CHR_LDO_DET_SW_ADDR                         \
	MT6359_TOP_RST_CON2
#define PMIC_RG_CHR_LDO_DET_SW_MASK                         0x1
#define PMIC_RG_CHR_LDO_DET_SW_SHIFT                        1
#define PMIC_RG_CHRWDT_FLAG_MODE_ADDR                       \
	MT6359_TOP_RST_CON2
#define PMIC_RG_CHRWDT_FLAG_MODE_MASK                       0x1
#define PMIC_RG_CHRWDT_FLAG_MODE_SHIFT                      2
#define PMIC_RG_CHRWDT_FLAG_SW_ADDR                         \
	MT6359_TOP_RST_CON2
#define PMIC_RG_CHRWDT_FLAG_SW_MASK                         0x1
#define PMIC_RG_CHRWDT_FLAG_SW_SHIFT                        3
#define PMIC_TOP_RST_CON2_RSV_ADDR                          \
	MT6359_TOP_RST_CON2
#define PMIC_TOP_RST_CON2_RSV_MASK                          0xF
#define PMIC_TOP_RST_CON2_RSV_SHIFT                         4
#define PMIC_RG_GPIO_RST_SEL_ADDR                           \
	MT6359_TOP_RST_CON3
#define PMIC_RG_GPIO_RST_SEL_MASK                           0x1
#define PMIC_RG_GPIO_RST_SEL_SHIFT                          0
#define PMIC_RG_WDTRSTB_EN_ADDR                             \
	MT6359_TOP_RST_MISC
#define PMIC_RG_WDTRSTB_EN_MASK                             0x1
#define PMIC_RG_WDTRSTB_EN_SHIFT                            0
#define PMIC_RG_WDTRSTB_MODE_ADDR                           \
	MT6359_TOP_RST_MISC
#define PMIC_RG_WDTRSTB_MODE_MASK                           0x1
#define PMIC_RG_WDTRSTB_MODE_SHIFT                          1
#define PMIC_WDTRSTB_STATUS_ADDR                            \
	MT6359_TOP_RST_MISC
#define PMIC_WDTRSTB_STATUS_MASK                            0x1
#define PMIC_WDTRSTB_STATUS_SHIFT                           2
#define PMIC_WDTRSTB_STATUS_CLR_ADDR                        \
	MT6359_TOP_RST_MISC
#define PMIC_WDTRSTB_STATUS_CLR_MASK                        0x1
#define PMIC_WDTRSTB_STATUS_CLR_SHIFT                       3
#define PMIC_RG_WDTRSTB_FB_EN_ADDR                          \
	MT6359_TOP_RST_MISC
#define PMIC_RG_WDTRSTB_FB_EN_MASK                          0x1
#define PMIC_RG_WDTRSTB_FB_EN_SHIFT                         4
#define PMIC_RG_WDTRSTB_DEB_ADDR                            \
	MT6359_TOP_RST_MISC
#define PMIC_RG_WDTRSTB_DEB_MASK                            0x1
#define PMIC_RG_WDTRSTB_DEB_SHIFT                           5
#define PMIC_RG_PWRKEY_KEY_MODE_RSV_ADDR                    \
	MT6359_TOP_RST_MISC
#define PMIC_RG_PWRKEY_KEY_MODE_RSV_MASK                    0x1
#define PMIC_RG_PWRKEY_KEY_MODE_RSV_SHIFT                   8
#define PMIC_RG_PWRKEY_RST_EN_RSV_ADDR                      \
	MT6359_TOP_RST_MISC
#define PMIC_RG_PWRKEY_RST_EN_RSV_MASK                      0x1
#define PMIC_RG_PWRKEY_RST_EN_RSV_SHIFT                     9
#define PMIC_RG_PWRRST_TMR_DIS_RSV_ADDR                     \
	MT6359_TOP_RST_MISC
#define PMIC_RG_PWRRST_TMR_DIS_RSV_MASK                     0x1
#define PMIC_RG_PWRRST_TMR_DIS_RSV_SHIFT                    10
#define PMIC_RG_PWRKEY_RST_TD_RSV_ADDR                      \
	MT6359_TOP_RST_MISC
#define PMIC_RG_PWRKEY_RST_TD_RSV_MASK                      0x3
#define PMIC_RG_PWRKEY_RST_TD_RSV_SHIFT                     12
#define PMIC_TOP_RST_MISC_RSV_ADDR                          \
	MT6359_TOP_RST_MISC
#define PMIC_TOP_RST_MISC_RSV_MASK                          0x3
#define PMIC_TOP_RST_MISC_RSV_SHIFT                         14
#define PMIC_TOP_RST_MISC_SET_ADDR                          \
	MT6359_TOP_RST_MISC_SET
#define PMIC_TOP_RST_MISC_SET_MASK                          0xFFFF
#define PMIC_TOP_RST_MISC_SET_SHIFT                         0
#define PMIC_TOP_RST_MISC_CLR_ADDR                          \
	MT6359_TOP_RST_MISC_CLR
#define PMIC_TOP_RST_MISC_CLR_MASK                          0xFFFF
#define PMIC_TOP_RST_MISC_CLR_SHIFT                         0
#define PMIC_VPWRIN_RSTB_STATUS_ADDR                        \
	MT6359_TOP_RST_STATUS
#define PMIC_VPWRIN_RSTB_STATUS_MASK                        0x1
#define PMIC_VPWRIN_RSTB_STATUS_SHIFT                       0
#define PMIC_DDLO_RSTB_STATUS_ADDR                          \
	MT6359_TOP_RST_STATUS
#define PMIC_DDLO_RSTB_STATUS_MASK                          0x1
#define PMIC_DDLO_RSTB_STATUS_SHIFT                         1
#define PMIC_UVLO_RSTB_STATUS_ADDR                          \
	MT6359_TOP_RST_STATUS
#define PMIC_UVLO_RSTB_STATUS_MASK                          0x1
#define PMIC_UVLO_RSTB_STATUS_SHIFT                         2
#define PMIC_RTC_DDLO_RSTB_STATUS_ADDR                      \
	MT6359_TOP_RST_STATUS
#define PMIC_RTC_DDLO_RSTB_STATUS_MASK                      0x1
#define PMIC_RTC_DDLO_RSTB_STATUS_SHIFT                     3
#define PMIC_CHRWDT_REG_RSTB_STATUS_ADDR                    \
	MT6359_TOP_RST_STATUS
#define PMIC_CHRWDT_REG_RSTB_STATUS_MASK                    0x1
#define PMIC_CHRWDT_REG_RSTB_STATUS_SHIFT                   4
#define PMIC_CHRDET_REG_RSTB_STATUS_ADDR                    \
	MT6359_TOP_RST_STATUS
#define PMIC_CHRDET_REG_RSTB_STATUS_MASK                    0x1
#define PMIC_CHRDET_REG_RSTB_STATUS_SHIFT                   5
#define PMIC_BWDT_DDLO_RSTB_STATUS_ADDR                     \
	MT6359_TOP_RST_STATUS
#define PMIC_BWDT_DDLO_RSTB_STATUS_MASK                     0x1
#define PMIC_BWDT_DDLO_RSTB_STATUS_SHIFT                    6
#define PMIC_TOP_RST_STATUS_RSV_ADDR                        \
	MT6359_TOP_RST_STATUS
#define PMIC_TOP_RST_STATUS_RSV_MASK                        0x1
#define PMIC_TOP_RST_STATUS_RSV_SHIFT                       7
#define PMIC_TOP_RST_STATUS_SET_ADDR                        \
	MT6359_TOP_RST_STATUS_SET
#define PMIC_TOP_RST_STATUS_SET_MASK                        0xFFFF
#define PMIC_TOP_RST_STATUS_SET_SHIFT                       0
#define PMIC_TOP_RST_STATUS_CLR_ADDR                        \
	MT6359_TOP_RST_STATUS_CLR
#define PMIC_TOP_RST_STATUS_CLR_MASK                        0xFFFF
#define PMIC_TOP_RST_STATUS_CLR_SHIFT                       0
#define PMIC_DCXO1M_CKEN_BUCK_ADDR                          \
	MT6359_TOP_CLK_EN_MON
#define PMIC_DCXO1M_CKEN_BUCK_MASK                          0x1
#define PMIC_DCXO1M_CKEN_BUCK_SHIFT                         0
#define PMIC_DCXO1M_CKEN_LDO_ADDR                           \
	MT6359_TOP_CLK_EN_MON
#define PMIC_DCXO1M_CKEN_LDO_MASK                           0x1
#define PMIC_DCXO1M_CKEN_LDO_SHIFT                          1
#define PMIC_DCXO1M_CKEN_HK_ADDR                            \
	MT6359_TOP_CLK_EN_MON
#define PMIC_DCXO1M_CKEN_HK_MASK                            0x1
#define PMIC_DCXO1M_CKEN_HK_SHIFT                           2
#define PMIC_DCXO26M_CKEN_BUCK_ADDR                         \
	MT6359_TOP_CLK_EN_MON
#define PMIC_DCXO26M_CKEN_BUCK_MASK                         0x1
#define PMIC_DCXO26M_CKEN_BUCK_SHIFT                        4
#define PMIC_DCXO26M_CKEN_LDO_ADDR                          \
	MT6359_TOP_CLK_EN_MON
#define PMIC_DCXO26M_CKEN_LDO_MASK                          0x1
#define PMIC_DCXO26M_CKEN_LDO_SHIFT                         5
#define PMIC_DCXO26M_CKEN_HK_ADDR                           \
	MT6359_TOP_CLK_EN_MON
#define PMIC_DCXO26M_CKEN_HK_MASK                           0x1
#define PMIC_DCXO26M_CKEN_HK_SHIFT                          6
#define PMIC_DCXO26M_CKEN_BM_ADDR                           \
	MT6359_TOP_CLK_EN_MON
#define PMIC_DCXO26M_CKEN_BM_MASK                           0x1
#define PMIC_DCXO26M_CKEN_BM_SHIFT                          7
#define PMIC_DCXO26M_CKEN_SCK_ADDR                          \
	MT6359_TOP_CLK_EN_MON
#define PMIC_DCXO26M_CKEN_SCK_MASK                          0x1
#define PMIC_DCXO26M_CKEN_SCK_SHIFT                         8
#define PMIC_DCXO26M_CKEN_MDB_ADDR                          \
	MT6359_TOP_CLK_EN_MON
#define PMIC_DCXO26M_CKEN_MDB_MASK                          0x1
#define PMIC_DCXO26M_CKEN_MDB_SHIFT                         9
#define PMIC_DCXO1M_CKEN_ADDR                               \
	MT6359_TOP_CLK_EN_MON
#define PMIC_DCXO1M_CKEN_MASK                               0x1
#define PMIC_DCXO1M_CKEN_SHIFT                              12
#define PMIC_DCXO26M_CKEN_ADDR                              \
	MT6359_TOP_CLK_EN_MON
#define PMIC_DCXO26M_CKEN_MASK                              0x1
#define PMIC_DCXO26M_CKEN_SHIFT                             13
#define PMIC_TOP2_ELR_LEN_ADDR                              \
	MT6359_TOP2_ELR_NUM
#define PMIC_TOP2_ELR_LEN_MASK                              0xFF
#define PMIC_TOP2_ELR_LEN_SHIFT                             0
#define PMIC_RG_TOP2_RSV0_ADDR                              \
	MT6359_TOP2_ELR0
#define PMIC_RG_TOP2_RSV0_MASK                              0xFFFF
#define PMIC_RG_TOP2_RSV0_SHIFT                             0
#define PMIC_RG_TOP2_RSV1_ADDR                              \
	MT6359_TOP2_ELR1
#define PMIC_RG_TOP2_RSV1_MASK                              0xFFFF
#define PMIC_RG_TOP2_RSV1_SHIFT                             0
#define PMIC_TOP3_ANA_ID_ADDR                               \
	MT6359_TOP3_ID
#define PMIC_TOP3_ANA_ID_MASK                               0xFF
#define PMIC_TOP3_ANA_ID_SHIFT                              0
#define PMIC_TOP3_DIG_ID_ADDR                               \
	MT6359_TOP3_ID
#define PMIC_TOP3_DIG_ID_MASK                               0xFF
#define PMIC_TOP3_DIG_ID_SHIFT                              8
#define PMIC_TOP3_ANA_MINOR_REV_ADDR                        \
	MT6359_TOP3_REV0
#define PMIC_TOP3_ANA_MINOR_REV_MASK                        0xF
#define PMIC_TOP3_ANA_MINOR_REV_SHIFT                       0
#define PMIC_TOP3_ANA_MAJOR_REV_ADDR                        \
	MT6359_TOP3_REV0
#define PMIC_TOP3_ANA_MAJOR_REV_MASK                        0xF
#define PMIC_TOP3_ANA_MAJOR_REV_SHIFT                       4
#define PMIC_TOP3_DIG_MINOR_REV_ADDR                        \
	MT6359_TOP3_REV0
#define PMIC_TOP3_DIG_MINOR_REV_MASK                        0xF
#define PMIC_TOP3_DIG_MINOR_REV_SHIFT                       8
#define PMIC_TOP3_DIG_MAJOR_REV_ADDR                        \
	MT6359_TOP3_REV0
#define PMIC_TOP3_DIG_MAJOR_REV_MASK                        0xF
#define PMIC_TOP3_DIG_MAJOR_REV_SHIFT                       12
#define PMIC_TOP3_DSN_CBS_ADDR                              \
	MT6359_TOP3_DSN_DBI
#define PMIC_TOP3_DSN_CBS_MASK                              0x3
#define PMIC_TOP3_DSN_CBS_SHIFT                             0
#define PMIC_TOP3_DSN_BIX_ADDR                              \
	MT6359_TOP3_DSN_DBI
#define PMIC_TOP3_DSN_BIX_MASK                              0x3
#define PMIC_TOP3_DSN_BIX_SHIFT                             2
#define PMIC_TOP3_DSN_ESP_ADDR                              \
	MT6359_TOP3_DSN_DBI
#define PMIC_TOP3_DSN_ESP_MASK                              0xFF
#define PMIC_TOP3_DSN_ESP_SHIFT                             8
#define PMIC_TOP3_DSN_FPI_ADDR                              \
	MT6359_TOP3_DSN_DXI
#define PMIC_TOP3_DSN_FPI_MASK                              0xFF
#define PMIC_TOP3_DSN_FPI_SHIFT                             0
#define PMIC_RG_INT_EN_SPI_CMD_ALERT_ADDR                   \
	MT6359_MISC_TOP_INT_CON0
#define PMIC_RG_INT_EN_SPI_CMD_ALERT_MASK                   0x1
#define PMIC_RG_INT_EN_SPI_CMD_ALERT_SHIFT                  0
#define PMIC_MISC_TOP_INT_CON0_SET_ADDR                     \
	MT6359_MISC_TOP_INT_CON0_SET
#define PMIC_MISC_TOP_INT_CON0_SET_MASK                     0xFFFF
#define PMIC_MISC_TOP_INT_CON0_SET_SHIFT                    0
#define PMIC_MISC_TOP_INT_CON0_CLR_ADDR                     \
	MT6359_MISC_TOP_INT_CON0_CLR
#define PMIC_MISC_TOP_INT_CON0_CLR_MASK                     0xFFFF
#define PMIC_MISC_TOP_INT_CON0_CLR_SHIFT                    0
#define PMIC_RG_INT_MASK_SPI_CMD_ALERT_ADDR                 \
	MT6359_MISC_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_SPI_CMD_ALERT_MASK                 0x1
#define PMIC_RG_INT_MASK_SPI_CMD_ALERT_SHIFT                0
#define PMIC_MISC_TOP_INT_MASK_CON0_SET_ADDR                \
	MT6359_MISC_TOP_INT_MASK_CON0_SET
#define PMIC_MISC_TOP_INT_MASK_CON0_SET_MASK                0xFFFF
#define PMIC_MISC_TOP_INT_MASK_CON0_SET_SHIFT               0
#define PMIC_MISC_TOP_INT_MASK_CON0_CLR_ADDR                \
	MT6359_MISC_TOP_INT_MASK_CON0_CLR
#define PMIC_MISC_TOP_INT_MASK_CON0_CLR_MASK                0xFFFF
#define PMIC_MISC_TOP_INT_MASK_CON0_CLR_SHIFT               0
#define PMIC_RG_INT_STATUS_SPI_CMD_ALERT_ADDR               \
	MT6359_MISC_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_SPI_CMD_ALERT_MASK               0x1
#define PMIC_RG_INT_STATUS_SPI_CMD_ALERT_SHIFT              0
#define PMIC_RG_INT_RAW_STATUS_SPI_CMD_ALERT_ADDR           \
	MT6359_MISC_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_SPI_CMD_ALERT_MASK           0x1
#define PMIC_RG_INT_RAW_STATUS_SPI_CMD_ALERT_SHIFT          0
#define PMIC_RG_INT_MASK_BUCK_TOP_ADDR                      \
	MT6359_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_BUCK_TOP_MASK                      0x1
#define PMIC_RG_INT_MASK_BUCK_TOP_SHIFT                     0
#define PMIC_RG_INT_MASK_LDO_TOP_ADDR                       \
	MT6359_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_LDO_TOP_MASK                       0x1
#define PMIC_RG_INT_MASK_LDO_TOP_SHIFT                      1
#define PMIC_RG_INT_MASK_PSC_TOP_ADDR                       \
	MT6359_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_PSC_TOP_MASK                       0x1
#define PMIC_RG_INT_MASK_PSC_TOP_SHIFT                      2
#define PMIC_RG_INT_MASK_SCK_TOP_ADDR                       \
	MT6359_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_SCK_TOP_MASK                       0x1
#define PMIC_RG_INT_MASK_SCK_TOP_SHIFT                      3
#define PMIC_RG_INT_MASK_BM_TOP_ADDR                        \
	MT6359_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_BM_TOP_MASK                        0x1
#define PMIC_RG_INT_MASK_BM_TOP_SHIFT                       4
#define PMIC_RG_INT_MASK_HK_TOP_ADDR                        \
	MT6359_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_HK_TOP_MASK                        0x1
#define PMIC_RG_INT_MASK_HK_TOP_SHIFT                       5
#define PMIC_RG_INT_MASK_XPP_TOP_ADDR                       \
	MT6359_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_XPP_TOP_MASK                       0x1
#define PMIC_RG_INT_MASK_XPP_TOP_SHIFT                      6
#define PMIC_RG_INT_MASK_AUD_TOP_ADDR                       \
	MT6359_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_AUD_TOP_MASK                       0x1
#define PMIC_RG_INT_MASK_AUD_TOP_SHIFT                      7
#define PMIC_RG_INT_MASK_MISC_TOP_ADDR                      \
	MT6359_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_MISC_TOP_MASK                      0x1
#define PMIC_RG_INT_MASK_MISC_TOP_SHIFT                     8
#define PMIC_TOP_INT_MASK_CON0_SET_ADDR                     \
	MT6359_TOP_INT_MASK_CON0_SET
#define PMIC_TOP_INT_MASK_CON0_SET_MASK                     0xFFFF
#define PMIC_TOP_INT_MASK_CON0_SET_SHIFT                    0
#define PMIC_TOP_INT_MASK_CON0_CLR_ADDR                     \
	MT6359_TOP_INT_MASK_CON0_CLR
#define PMIC_TOP_INT_MASK_CON0_CLR_MASK                     0xFFFF
#define PMIC_TOP_INT_MASK_CON0_CLR_SHIFT                    0
#define PMIC_INT_STATUS_BUCK_TOP_ADDR                       \
	MT6359_TOP_INT_STATUS0
#define PMIC_INT_STATUS_BUCK_TOP_MASK                       0x1
#define PMIC_INT_STATUS_BUCK_TOP_SHIFT                      0
#define PMIC_INT_STATUS_LDO_TOP_ADDR                        \
	MT6359_TOP_INT_STATUS0
#define PMIC_INT_STATUS_LDO_TOP_MASK                        0x1
#define PMIC_INT_STATUS_LDO_TOP_SHIFT                       1
#define PMIC_INT_STATUS_PSC_TOP_ADDR                        \
	MT6359_TOP_INT_STATUS0
#define PMIC_INT_STATUS_PSC_TOP_MASK                        0x1
#define PMIC_INT_STATUS_PSC_TOP_SHIFT                       2
#define PMIC_INT_STATUS_SCK_TOP_ADDR                        \
	MT6359_TOP_INT_STATUS0
#define PMIC_INT_STATUS_SCK_TOP_MASK                        0x1
#define PMIC_INT_STATUS_SCK_TOP_SHIFT                       3
#define PMIC_INT_STATUS_BM_TOP_ADDR                         \
	MT6359_TOP_INT_STATUS0
#define PMIC_INT_STATUS_BM_TOP_MASK                         0x1
#define PMIC_INT_STATUS_BM_TOP_SHIFT                        4
#define PMIC_INT_STATUS_HK_TOP_ADDR                         \
	MT6359_TOP_INT_STATUS0
#define PMIC_INT_STATUS_HK_TOP_MASK                         0x1
#define PMIC_INT_STATUS_HK_TOP_SHIFT                        5
#define PMIC_INT_STATUS_XPP_TOP_ADDR                        \
	MT6359_TOP_INT_STATUS0
#define PMIC_INT_STATUS_XPP_TOP_MASK                        0x1
#define PMIC_INT_STATUS_XPP_TOP_SHIFT                       6
#define PMIC_INT_STATUS_AUD_TOP_ADDR                        \
	MT6359_TOP_INT_STATUS0
#define PMIC_INT_STATUS_AUD_TOP_MASK                        0x1
#define PMIC_INT_STATUS_AUD_TOP_SHIFT                       7
#define PMIC_INT_STATUS_MISC_TOP_ADDR                       \
	MT6359_TOP_INT_STATUS0
#define PMIC_INT_STATUS_MISC_TOP_MASK                       0x1
#define PMIC_INT_STATUS_MISC_TOP_SHIFT                      8
#define PMIC_INT_STATUS_TOP_RSV_ADDR                        \
	MT6359_TOP_INT_STATUS0
#define PMIC_INT_STATUS_TOP_RSV_MASK                        0x7F
#define PMIC_INT_STATUS_TOP_RSV_SHIFT                       9
#define PMIC_INT_RAW_STATUS_BUCK_TOP_ADDR                   \
	MT6359_TOP_INT_RAW_STATUS0
#define PMIC_INT_RAW_STATUS_BUCK_TOP_MASK                   0x1
#define PMIC_INT_RAW_STATUS_BUCK_TOP_SHIFT                  0
#define PMIC_INT_RAW_STATUS_LDO_TOP_ADDR                    \
	MT6359_TOP_INT_RAW_STATUS0
#define PMIC_INT_RAW_STATUS_LDO_TOP_MASK                    0x1
#define PMIC_INT_RAW_STATUS_LDO_TOP_SHIFT                   1
#define PMIC_INT_RAW_STATUS_PSC_TOP_ADDR                    \
	MT6359_TOP_INT_RAW_STATUS0
#define PMIC_INT_RAW_STATUS_PSC_TOP_MASK                    0x1
#define PMIC_INT_RAW_STATUS_PSC_TOP_SHIFT                   2
#define PMIC_INT_RAW_STATUS_SCK_TOP_ADDR                    \
	MT6359_TOP_INT_RAW_STATUS0
#define PMIC_INT_RAW_STATUS_SCK_TOP_MASK                    0x1
#define PMIC_INT_RAW_STATUS_SCK_TOP_SHIFT                   3
#define PMIC_INT_RAW_STATUS_BM_TOP_ADDR                     \
	MT6359_TOP_INT_RAW_STATUS0
#define PMIC_INT_RAW_STATUS_BM_TOP_MASK                     0x1
#define PMIC_INT_RAW_STATUS_BM_TOP_SHIFT                    4
#define PMIC_INT_RAW_STATUS_HK_TOP_ADDR                     \
	MT6359_TOP_INT_RAW_STATUS0
#define PMIC_INT_RAW_STATUS_HK_TOP_MASK                     0x1
#define PMIC_INT_RAW_STATUS_HK_TOP_SHIFT                    5
#define PMIC_INT_RAW_STATUS_XPP_TOP_ADDR                    \
	MT6359_TOP_INT_RAW_STATUS0
#define PMIC_INT_RAW_STATUS_XPP_TOP_MASK                    0x1
#define PMIC_INT_RAW_STATUS_XPP_TOP_SHIFT                   6
#define PMIC_INT_RAW_STATUS_AUD_TOP_ADDR                    \
	MT6359_TOP_INT_RAW_STATUS0
#define PMIC_INT_RAW_STATUS_AUD_TOP_MASK                    0x1
#define PMIC_INT_RAW_STATUS_AUD_TOP_SHIFT                   7
#define PMIC_INT_RAW_STATUS_MISC_TOP_ADDR                   \
	MT6359_TOP_INT_RAW_STATUS0
#define PMIC_INT_RAW_STATUS_MISC_TOP_MASK                   0x1
#define PMIC_INT_RAW_STATUS_MISC_TOP_SHIFT                  8
#define PMIC_INT_RAW_STATUS_TOP_RSV_ADDR                    \
	MT6359_TOP_INT_RAW_STATUS0
#define PMIC_INT_RAW_STATUS_TOP_RSV_MASK                    0x7F
#define PMIC_INT_RAW_STATUS_TOP_RSV_SHIFT                   9
#define PMIC_RG_INT_POLARITY_ADDR                           \
	MT6359_TOP_INT_CON0
#define PMIC_RG_INT_POLARITY_MASK                           0x1
#define PMIC_RG_INT_POLARITY_SHIFT                          0
#define PMIC_RG_DCXO26M_CKEN_SW_SEL_ADDR                    \
	MT6359_TOP_DCXO_CKEN_SW
#define PMIC_RG_DCXO26M_CKEN_SW_SEL_MASK                    0x1
#define PMIC_RG_DCXO26M_CKEN_SW_SEL_SHIFT                   0
#define PMIC_RG_DCXO26M_CKEN_SW_ADDR                        \
	MT6359_TOP_DCXO_CKEN_SW
#define PMIC_RG_DCXO26M_CKEN_SW_MASK                        0x1
#define PMIC_RG_DCXO26M_CKEN_SW_SHIFT                       1
#define PMIC_RG_DCXO1M_CKEN_SW_SEL_ADDR                     \
	MT6359_TOP_DCXO_CKEN_SW
#define PMIC_RG_DCXO1M_CKEN_SW_SEL_MASK                     0x1
#define PMIC_RG_DCXO1M_CKEN_SW_SEL_SHIFT                    2
#define PMIC_RG_DCXO1M_CKEN_SW_ADDR                         \
	MT6359_TOP_DCXO_CKEN_SW
#define PMIC_RG_DCXO1M_CKEN_SW_MASK                         0x1
#define PMIC_RG_DCXO1M_CKEN_SW_SHIFT                        3
#define PMIC_PMRC_EN_ADDR                                   \
	MT6359_PMRC_CON0
#define PMIC_PMRC_EN_MASK                                   0xFFFF
#define PMIC_PMRC_EN_SHIFT                                  0
#define PMIC_PMRC_EN_SET_ADDR                               \
	MT6359_PMRC_CON0_SET
#define PMIC_PMRC_EN_SET_MASK                               0xFFFF
#define PMIC_PMRC_EN_SET_SHIFT                              0
#define PMIC_PMRC_EN_CLR_ADDR                               \
	MT6359_PMRC_CON0_CLR
#define PMIC_PMRC_EN_CLR_MASK                               0xFFFF
#define PMIC_PMRC_EN_CLR_SHIFT                              0
#define PMIC_RG_VR_SPM_MODE_ADDR                            \
	MT6359_PMRC_CON1
#define PMIC_RG_VR_SPM_MODE_MASK                            0x1
#define PMIC_RG_VR_SPM_MODE_SHIFT                           0
#define PMIC_RG_VR_MD_MODE_ADDR                             \
	MT6359_PMRC_CON1
#define PMIC_RG_VR_MD_MODE_MASK                             0x1
#define PMIC_RG_VR_MD_MODE_SHIFT                            1
#define PMIC_RG_VR_SSHUB_MODE_ADDR                          \
	MT6359_PMRC_CON1
#define PMIC_RG_VR_SSHUB_MODE_MASK                          0x1
#define PMIC_RG_VR_SSHUB_MODE_SHIFT                         2
#define PMIC_PMRC_CON1_SET_ADDR                             \
	MT6359_PMRC_CON1_SET
#define PMIC_PMRC_CON1_SET_MASK                             0xFFFF
#define PMIC_PMRC_CON1_SET_SHIFT                            0
#define PMIC_PMRC_CON1_CLR_ADDR                             \
	MT6359_PMRC_CON1_CLR
#define PMIC_PMRC_CON1_CLR_MASK                             0xFFFF
#define PMIC_PMRC_CON1_CLR_SHIFT                            0
#define PMIC_RG_SRCLKEN2_MODE_ADDR                          \
	MT6359_PMRC_CON2
#define PMIC_RG_SRCLKEN2_MODE_MASK                          0x1
#define PMIC_RG_SRCLKEN2_MODE_SHIFT                         0
#define PMIC_RG_SRCLKEN3_MODE_ADDR                          \
	MT6359_PMRC_CON2
#define PMIC_RG_SRCLKEN3_MODE_MASK                          0x1
#define PMIC_RG_SRCLKEN3_MODE_SHIFT                         1
#define PMIC_PLT0_ANA_ID_ADDR                               \
	MT6359_PLT0_ID
#define PMIC_PLT0_ANA_ID_MASK                               0xFF
#define PMIC_PLT0_ANA_ID_SHIFT                              0
#define PMIC_PLT0_DIG_ID_ADDR                               \
	MT6359_PLT0_ID
#define PMIC_PLT0_DIG_ID_MASK                               0xFF
#define PMIC_PLT0_DIG_ID_SHIFT                              8
#define PMIC_PLT0_ANA_MINOR_REV_ADDR                        \
	MT6359_PLT0_REV0
#define PMIC_PLT0_ANA_MINOR_REV_MASK                        0xF
#define PMIC_PLT0_ANA_MINOR_REV_SHIFT                       0
#define PMIC_PLT0_ANA_MAJOR_REV_ADDR                        \
	MT6359_PLT0_REV0
#define PMIC_PLT0_ANA_MAJOR_REV_MASK                        0xF
#define PMIC_PLT0_ANA_MAJOR_REV_SHIFT                       4
#define PMIC_PLT0_DIG_MINOR_REV_ADDR                        \
	MT6359_PLT0_REV0
#define PMIC_PLT0_DIG_MINOR_REV_MASK                        0xF
#define PMIC_PLT0_DIG_MINOR_REV_SHIFT                       8
#define PMIC_PLT0_DIG_MAJOR_REV_ADDR                        \
	MT6359_PLT0_REV0
#define PMIC_PLT0_DIG_MAJOR_REV_MASK                        0xF
#define PMIC_PLT0_DIG_MAJOR_REV_SHIFT                       12
#define PMIC_PLT0_DSN_CBS_ADDR                              \
	MT6359_PLT0_REV1
#define PMIC_PLT0_DSN_CBS_MASK                              0x3
#define PMIC_PLT0_DSN_CBS_SHIFT                             0
#define PMIC_PLT0_DSN_BIX_ADDR                              \
	MT6359_PLT0_REV1
#define PMIC_PLT0_DSN_BIX_MASK                              0x3
#define PMIC_PLT0_DSN_BIX_SHIFT                             2
#define PMIC_PLT0_DSN_ESP_ADDR                              \
	MT6359_PLT0_REV1
#define PMIC_PLT0_DSN_ESP_MASK                              0xFF
#define PMIC_PLT0_DSN_ESP_SHIFT                             8
#define PMIC_PLT0_DSN_FPI_ADDR                              \
	MT6359_PLT0_DSN_DXI
#define PMIC_PLT0_DSN_FPI_MASK                              0xFF
#define PMIC_PLT0_DSN_FPI_SHIFT                             0
#define PMIC_RG_OSC_128K_TRIM_EN_ADDR                       \
	MT6359_TOP_CLK_TRIM
#define PMIC_RG_OSC_128K_TRIM_EN_MASK                       0x1
#define PMIC_RG_OSC_128K_TRIM_EN_SHIFT                      6
#define PMIC_RG_OSC_128K_TRIM_RATE_ADDR                     \
	MT6359_TOP_CLK_TRIM
#define PMIC_RG_OSC_128K_TRIM_RATE_MASK                     0x3
#define PMIC_RG_OSC_128K_TRIM_RATE_SHIFT                    7
#define PMIC_DA_OSC_128K_TRIM_ADDR                          \
	MT6359_TOP_CLK_TRIM
#define PMIC_DA_OSC_128K_TRIM_MASK                          0x3F
#define PMIC_DA_OSC_128K_TRIM_SHIFT                         9
#define PMIC_RG_OTP_PA_ADDR                                 \
	MT6359_OTP_CON0
#define PMIC_RG_OTP_PA_MASK                                 0xFF
#define PMIC_RG_OTP_PA_SHIFT                                0
#define PMIC_RG_OTP_PDIN_ADDR                               \
	MT6359_OTP_CON1
#define PMIC_RG_OTP_PDIN_MASK                               0xFF
#define PMIC_RG_OTP_PDIN_SHIFT                              0
#define PMIC_RG_OTP_PTM_ADDR                                \
	MT6359_OTP_CON2
#define PMIC_RG_OTP_PTM_MASK                                0x3
#define PMIC_RG_OTP_PTM_SHIFT                               0
#define PMIC_RG_OTP_PWE_ADDR                                \
	MT6359_OTP_CON3
#define PMIC_RG_OTP_PWE_MASK                                0x3
#define PMIC_RG_OTP_PWE_SHIFT                               0
#define PMIC_RG_OTP_PPROG_ADDR                              \
	MT6359_OTP_CON4
#define PMIC_RG_OTP_PPROG_MASK                              0x1
#define PMIC_RG_OTP_PPROG_SHIFT                             0
#define PMIC_RG_OTP_PWE_SRC_ADDR                            \
	MT6359_OTP_CON5
#define PMIC_RG_OTP_PWE_SRC_MASK                            0x1
#define PMIC_RG_OTP_PWE_SRC_SHIFT                           0
#define PMIC_RG_OTP_PROG_PKEY_ADDR                          \
	MT6359_OTP_CON6
#define PMIC_RG_OTP_PROG_PKEY_MASK                          0xFFFF
#define PMIC_RG_OTP_PROG_PKEY_SHIFT                         0
#define PMIC_RG_OTP_RD_PKEY_ADDR                            \
	MT6359_OTP_CON7
#define PMIC_RG_OTP_RD_PKEY_MASK                            0xFFFF
#define PMIC_RG_OTP_RD_PKEY_SHIFT                           0
#define PMIC_RG_OTP_RD_TRIG_ADDR                            \
	MT6359_OTP_CON8
#define PMIC_RG_OTP_RD_TRIG_MASK                            0x1
#define PMIC_RG_OTP_RD_TRIG_SHIFT                           0
#define PMIC_RG_RD_RDY_BYPASS_ADDR                          \
	MT6359_OTP_CON9
#define PMIC_RG_RD_RDY_BYPASS_MASK                          0x1
#define PMIC_RG_RD_RDY_BYPASS_SHIFT                         0
#define PMIC_RG_SKIP_OTP_OUT_ADDR                           \
	MT6359_OTP_CON10
#define PMIC_RG_SKIP_OTP_OUT_MASK                           0x1
#define PMIC_RG_SKIP_OTP_OUT_SHIFT                          0
#define PMIC_RG_OTP_RD_SW_ADDR                              \
	MT6359_OTP_CON11
#define PMIC_RG_OTP_RD_SW_MASK                              0x1
#define PMIC_RG_OTP_RD_SW_SHIFT                             0
#define PMIC_RG_OTP_DOUT_SW_ADDR                            \
	MT6359_OTP_CON12
#define PMIC_RG_OTP_DOUT_SW_MASK                            0xFFFF
#define PMIC_RG_OTP_DOUT_SW_SHIFT                           0
#define PMIC_RG_OTP_RD_BUSY_ADDR                            \
	MT6359_OTP_CON13
#define PMIC_RG_OTP_RD_BUSY_MASK                            0x1
#define PMIC_RG_OTP_RD_BUSY_SHIFT                           0
#define PMIC_RG_OTP_RD_ACK_ADDR                             \
	MT6359_OTP_CON13
#define PMIC_RG_OTP_RD_ACK_MASK                             0x1
#define PMIC_RG_OTP_RD_ACK_SHIFT                            2
#define PMIC_RG_OTP_PA_SW_ADDR                              \
	MT6359_OTP_CON14
#define PMIC_RG_OTP_PA_SW_MASK                              0x7F
#define PMIC_RG_OTP_PA_SW_SHIFT                             0
#define PMIC_TMA_KEY_ADDR                                   \
	MT6359_TOP_TMA_KEY
#define PMIC_TMA_KEY_MASK                                   0xFFFF
#define PMIC_TMA_KEY_SHIFT                                  0
#define PMIC_TOP_MDB_RSV0_ADDR                              \
	MT6359_TOP_MDB_CONF0
#define PMIC_TOP_MDB_RSV0_MASK                              0xFFFF
#define PMIC_TOP_MDB_RSV0_SHIFT                             0
#define PMIC_TOP_MDB_RSV1_ADDR                              \
	MT6359_TOP_MDB_CONF1
#define PMIC_TOP_MDB_RSV1_MASK                              0xFFFF
#define PMIC_TOP_MDB_RSV1_SHIFT                             0
#define PMIC_RG_MDB_DM1_DS_EN_ADDR                          \
	MT6359_TOP_MDB_CONF2
#define PMIC_RG_MDB_DM1_DS_EN_MASK                          0x1
#define PMIC_RG_MDB_DM1_DS_EN_SHIFT                         0
#define PMIC_RG_AUTO_LOAD_FORCE_ADDR                        \
	MT6359_TOP_MDB_CONF2
#define PMIC_RG_AUTO_LOAD_FORCE_MASK                        0x1
#define PMIC_RG_AUTO_LOAD_FORCE_SHIFT                       1
#define PMIC_RG_OTP_WRITE_SEL_ADDR                          \
	MT6359_TOP_MDB_CONF2
#define PMIC_RG_OTP_WRITE_SEL_MASK                          0x1
#define PMIC_RG_OTP_WRITE_SEL_SHIFT                         2
#define PMIC_RG_TOP_MDB_BRIDGE_BYPASS_EN_ADDR               \
	MT6359_TOP_MDB_CONF3
#define PMIC_RG_TOP_MDB_BRIDGE_BYPASS_EN_MASK               0x1
#define PMIC_RG_TOP_MDB_BRIDGE_BYPASS_EN_SHIFT              0
#define PMIC_RG_SCK_MDB_BRIDGE_BYPASS_EN_ADDR               \
	MT6359_TOP_MDB_CONF3
#define PMIC_RG_SCK_MDB_BRIDGE_BYPASS_EN_MASK               0x1
#define PMIC_RG_SCK_MDB_BRIDGE_BYPASS_EN_SHIFT              1
#define PMIC_RG_LDO_MDB_BRIDGE_BYPASS_EN_ADDR               \
	MT6359_TOP_MDB_CONF3
#define PMIC_RG_LDO_MDB_BRIDGE_BYPASS_EN_MASK               0x1
#define PMIC_RG_LDO_MDB_BRIDGE_BYPASS_EN_SHIFT              2
#define PMIC_RG_BUCK_MDB_BRIDGE_BYPASS_EN_ADDR              \
	MT6359_TOP_MDB_CONF3
#define PMIC_RG_BUCK_MDB_BRIDGE_BYPASS_EN_MASK              0x1
#define PMIC_RG_BUCK_MDB_BRIDGE_BYPASS_EN_SHIFT             3
#define PMIC_RG_MDB_BRDG_ACS_SUSPEND_ADDR                   \
	MT6359_TOP_MDB_CONF3
#define PMIC_RG_MDB_BRDG_ACS_SUSPEND_MASK                   0x1
#define PMIC_RG_MDB_BRDG_ACS_SUSPEND_SHIFT                  8
#define PMIC_RG_MDB_BRDG_ACS_DEEPIDLE_ADDR                  \
	MT6359_TOP_MDB_CONF3
#define PMIC_RG_MDB_BRDG_ACS_DEEPIDLE_MASK                  0x1
#define PMIC_RG_MDB_BRDG_ACS_DEEPIDLE_SHIFT                 9
#define PMIC_PLT0_ELR_LEN_ADDR                              \
	MT6359_PLT0_ELR_NUM
#define PMIC_PLT0_ELR_LEN_MASK                              0xFF
#define PMIC_PLT0_ELR_LEN_SHIFT                             0
#define PMIC_RG_OSC_128K_TRIM_ADDR                          \
	MT6359_PLT0_ELR0
#define PMIC_RG_OSC_128K_TRIM_MASK                          0x3F
#define PMIC_RG_OSC_128K_TRIM_SHIFT                         0
#define PMIC_SPISLV_ANA_ID_ADDR                             \
	MT6359_SPISLV_ID
#define PMIC_SPISLV_ANA_ID_MASK                             0xFF
#define PMIC_SPISLV_ANA_ID_SHIFT                            0
#define PMIC_SPISLV_DIG_ID_ADDR                             \
	MT6359_SPISLV_ID
#define PMIC_SPISLV_DIG_ID_MASK                             0xFF
#define PMIC_SPISLV_DIG_ID_SHIFT                            8
#define PMIC_SPISLV_ANA_MINOR_REV_ADDR                      \
	MT6359_SPISLV_REV0
#define PMIC_SPISLV_ANA_MINOR_REV_MASK                      0xF
#define PMIC_SPISLV_ANA_MINOR_REV_SHIFT                     0
#define PMIC_SPISLV_ANA_MAJOR_REV_ADDR                      \
	MT6359_SPISLV_REV0
#define PMIC_SPISLV_ANA_MAJOR_REV_MASK                      0xF
#define PMIC_SPISLV_ANA_MAJOR_REV_SHIFT                     4
#define PMIC_SPISLV_DIG_MINOR_REV_ADDR                      \
	MT6359_SPISLV_REV0
#define PMIC_SPISLV_DIG_MINOR_REV_MASK                      0xF
#define PMIC_SPISLV_DIG_MINOR_REV_SHIFT                     8
#define PMIC_SPISLV_DIG_MAJOR_REV_ADDR                      \
	MT6359_SPISLV_REV0
#define PMIC_SPISLV_DIG_MAJOR_REV_MASK                      0xF
#define PMIC_SPISLV_DIG_MAJOR_REV_SHIFT                     12
#define PMIC_SPISLV_DSN_CBS_ADDR                            \
	MT6359_SPISLV_REV1
#define PMIC_SPISLV_DSN_CBS_MASK                            0x3
#define PMIC_SPISLV_DSN_CBS_SHIFT                           0
#define PMIC_SPISLV_DSN_BIX_ADDR                            \
	MT6359_SPISLV_REV1
#define PMIC_SPISLV_DSN_BIX_MASK                            0x3
#define PMIC_SPISLV_DSN_BIX_SHIFT                           2
#define PMIC_SPISLV_DSN_ESP_ADDR                            \
	MT6359_SPISLV_REV1
#define PMIC_SPISLV_DSN_ESP_MASK                            0xFF
#define PMIC_SPISLV_DSN_ESP_SHIFT                           8
#define PMIC_SPISLV_DSN_FPI_ADDR                            \
	MT6359_SPISLV_DSN_DXI
#define PMIC_SPISLV_DSN_FPI_MASK                            0xFF
#define PMIC_SPISLV_DSN_FPI_SHIFT                           0
#define PMIC_RG_SPI_MISO_MODE_SEL_ADDR                      \
	MT6359_RG_SPI_CON0
#define PMIC_RG_SPI_MISO_MODE_SEL_MASK                      0x3
#define PMIC_RG_SPI_MISO_MODE_SEL_SHIFT                     0
#define PMIC_RG_EN_RECORD_ADDR                              \
	MT6359_RG_SPI_RECORD0
#define PMIC_RG_EN_RECORD_MASK                              0x1
#define PMIC_RG_EN_RECORD_SHIFT                             0
#define PMIC_RG_RD_RECORD_EN_ADDR                           \
	MT6359_RG_SPI_RECORD0
#define PMIC_RG_RD_RECORD_EN_MASK                           0x1
#define PMIC_RG_RD_RECORD_EN_SHIFT                          1
#define PMIC_RG_SPI_RSV_ADDR                                \
	MT6359_RG_SPI_RECORD0
#define PMIC_RG_SPI_RSV_MASK                                0x3FFF
#define PMIC_RG_SPI_RSV_SHIFT                               2
#define PMIC_DEW_DIO_EN_ADDR                                \
	MT6359_DEW_DIO_EN
#define PMIC_DEW_DIO_EN_MASK                                0x1
#define PMIC_DEW_DIO_EN_SHIFT                               0
#define PMIC_DEW_READ_TEST_ADDR                             \
	MT6359_DEW_READ_TEST
#define PMIC_DEW_READ_TEST_MASK                             0xFFFF
#define PMIC_DEW_READ_TEST_SHIFT                            0
#define PMIC_DEW_WRITE_TEST_ADDR                            \
	MT6359_DEW_WRITE_TEST
#define PMIC_DEW_WRITE_TEST_MASK                            0xFFFF
#define PMIC_DEW_WRITE_TEST_SHIFT                           0
#define PMIC_DEW_CRC_SWRST_ADDR                             \
	MT6359_DEW_CRC_SWRST
#define PMIC_DEW_CRC_SWRST_MASK                             0x1
#define PMIC_DEW_CRC_SWRST_SHIFT                            0
#define PMIC_DEW_CRC_EN_ADDR                                \
	MT6359_DEW_CRC_EN
#define PMIC_DEW_CRC_EN_MASK                                0x1
#define PMIC_DEW_CRC_EN_SHIFT                               0
#define PMIC_DEW_CRC_VAL_ADDR                               \
	MT6359_DEW_CRC_VAL
#define PMIC_DEW_CRC_VAL_MASK                               0xFF
#define PMIC_DEW_CRC_VAL_SHIFT                              0
#define PMIC_DEW_CIPHER_KEY_SEL_ADDR                        \
	MT6359_DEW_CIPHER_KEY_SEL
#define PMIC_DEW_CIPHER_KEY_SEL_MASK                        0x3
#define PMIC_DEW_CIPHER_KEY_SEL_SHIFT                       0
#define PMIC_DEW_CIPHER_IV_SEL_ADDR                         \
	MT6359_DEW_CIPHER_IV_SEL
#define PMIC_DEW_CIPHER_IV_SEL_MASK                         0x3
#define PMIC_DEW_CIPHER_IV_SEL_SHIFT                        0
#define PMIC_DEW_CIPHER_EN_ADDR                             \
	MT6359_DEW_CIPHER_EN
#define PMIC_DEW_CIPHER_EN_MASK                             0x1
#define PMIC_DEW_CIPHER_EN_SHIFT                            0
#define PMIC_DEW_CIPHER_RDY_ADDR                            \
	MT6359_DEW_CIPHER_RDY
#define PMIC_DEW_CIPHER_RDY_MASK                            0x1
#define PMIC_DEW_CIPHER_RDY_SHIFT                           0
#define PMIC_DEW_CIPHER_MODE_ADDR                           \
	MT6359_DEW_CIPHER_MODE
#define PMIC_DEW_CIPHER_MODE_MASK                           0x1
#define PMIC_DEW_CIPHER_MODE_SHIFT                          0
#define PMIC_DEW_CIPHER_SWRST_ADDR                          \
	MT6359_DEW_CIPHER_SWRST
#define PMIC_DEW_CIPHER_SWRST_MASK                          0x1
#define PMIC_DEW_CIPHER_SWRST_SHIFT                         0
#define PMIC_DEW_RDDMY_NO_ADDR                              \
	MT6359_DEW_RDDMY_NO
#define PMIC_DEW_RDDMY_NO_MASK                              0xF
#define PMIC_DEW_RDDMY_NO_SHIFT                             0
#define PMIC_RG_SPI_DLY_SEL_ADDR                            \
	MT6359_RG_SPI_CON2
#define PMIC_RG_SPI_DLY_SEL_MASK                            0xF
#define PMIC_RG_SPI_DLY_SEL_SHIFT                           0
#define PMIC_RECORD_CMD0_ADDR                               \
	MT6359_RECORD_CMD0
#define PMIC_RECORD_CMD0_MASK                               0xFFFF
#define PMIC_RECORD_CMD0_SHIFT                              0
#define PMIC_RECORD_CMD1_ADDR                               \
	MT6359_RECORD_CMD1
#define PMIC_RECORD_CMD1_MASK                               0xFFFF
#define PMIC_RECORD_CMD1_SHIFT                              0
#define PMIC_RECORD_CMD2_ADDR                               \
	MT6359_RECORD_CMD2
#define PMIC_RECORD_CMD2_MASK                               0xFFFF
#define PMIC_RECORD_CMD2_SHIFT                              0
#define PMIC_RECORD_CMD3_ADDR                               \
	MT6359_RECORD_CMD3
#define PMIC_RECORD_CMD3_MASK                               0xFFFF
#define PMIC_RECORD_CMD3_SHIFT                              0
#define PMIC_RECORD_CMD4_ADDR                               \
	MT6359_RECORD_CMD4
#define PMIC_RECORD_CMD4_MASK                               0xFFFF
#define PMIC_RECORD_CMD4_SHIFT                              0
#define PMIC_RECORD_CMD5_ADDR                               \
	MT6359_RECORD_CMD5
#define PMIC_RECORD_CMD5_MASK                               0xFFFF
#define PMIC_RECORD_CMD5_SHIFT                              0
#define PMIC_RECORD_WDATA0_ADDR                             \
	MT6359_RECORD_WDATA0
#define PMIC_RECORD_WDATA0_MASK                             0xFFFF
#define PMIC_RECORD_WDATA0_SHIFT                            0
#define PMIC_RECORD_WDATA1_ADDR                             \
	MT6359_RECORD_WDATA1
#define PMIC_RECORD_WDATA1_MASK                             0xFFFF
#define PMIC_RECORD_WDATA1_SHIFT                            0
#define PMIC_RECORD_WDATA2_ADDR                             \
	MT6359_RECORD_WDATA2
#define PMIC_RECORD_WDATA2_MASK                             0xFFFF
#define PMIC_RECORD_WDATA2_SHIFT                            0
#define PMIC_RECORD_WDATA3_ADDR                             \
	MT6359_RECORD_WDATA3
#define PMIC_RECORD_WDATA3_MASK                             0xFFFF
#define PMIC_RECORD_WDATA3_SHIFT                            0
#define PMIC_RECORD_WDATA4_ADDR                             \
	MT6359_RECORD_WDATA4
#define PMIC_RECORD_WDATA4_MASK                             0xFFFF
#define PMIC_RECORD_WDATA4_SHIFT                            0
#define PMIC_RECORD_WDATA5_ADDR                             \
	MT6359_RECORD_WDATA5
#define PMIC_RECORD_WDATA5_MASK                             0xFFFF
#define PMIC_RECORD_WDATA5_SHIFT                            0
#define PMIC_RG_ADDR_TARGET_ADDR                            \
	MT6359_RG_SPI_CON9
#define PMIC_RG_ADDR_TARGET_MASK                            0xFFFF
#define PMIC_RG_ADDR_TARGET_SHIFT                           0
#define PMIC_RG_ADDR_MASK_ADDR                              \
	MT6359_RG_SPI_CON10
#define PMIC_RG_ADDR_MASK_MASK                              0xFFFF
#define PMIC_RG_ADDR_MASK_SHIFT                             0
#define PMIC_RG_WDATA_TARGET_ADDR                           \
	MT6359_RG_SPI_CON11
#define PMIC_RG_WDATA_TARGET_MASK                           0xFFFF
#define PMIC_RG_WDATA_TARGET_SHIFT                          0
#define PMIC_RG_WDATA_MASK_ADDR                             \
	MT6359_RG_SPI_CON12
#define PMIC_RG_WDATA_MASK_MASK                             0xFFFF
#define PMIC_RG_WDATA_MASK_SHIFT                            0
#define PMIC_RG_SPI_RECORD_CLR_ADDR                         \
	MT6359_RG_SPI_CON13
#define PMIC_RG_SPI_RECORD_CLR_MASK                         0x1
#define PMIC_RG_SPI_RECORD_CLR_SHIFT                        0
#define PMIC_RG_CMD_ALERT_CLR_ADDR                          \
	MT6359_RG_SPI_CON13
#define PMIC_RG_CMD_ALERT_CLR_MASK                          0x1
#define PMIC_RG_CMD_ALERT_CLR_SHIFT                         15
#define PMIC_SPISLV_KEY_ADDR                                \
	MT6359_SPISLV_KEY
#define PMIC_SPISLV_KEY_MASK                                0xFFFF
#define PMIC_SPISLV_KEY_SHIFT                               0
#define PMIC_INT_TYPE_CON0_ADDR                             \
	MT6359_INT_TYPE_CON0
#define PMIC_INT_TYPE_CON0_MASK                             0xFFFF
#define PMIC_INT_TYPE_CON0_SHIFT                            0
#define PMIC_INT_TYPE_CON0_SET_ADDR                         \
	MT6359_INT_TYPE_CON0_SET
#define PMIC_INT_TYPE_CON0_SET_MASK                         0xFFFF
#define PMIC_INT_TYPE_CON0_SET_SHIFT                        0
#define PMIC_INT_TYPE_CON0_CLR_ADDR                         \
	MT6359_INT_TYPE_CON0_CLR
#define PMIC_INT_TYPE_CON0_CLR_MASK                         0xFFFF
#define PMIC_INT_TYPE_CON0_CLR_SHIFT                        0
#define PMIC_CPU_INT_STA_ADDR                               \
	MT6359_INT_STA
#define PMIC_CPU_INT_STA_MASK                               0x1
#define PMIC_CPU_INT_STA_SHIFT                              0
#define PMIC_MD32_INT_STA_ADDR                              \
	MT6359_INT_STA
#define PMIC_MD32_INT_STA_MASK                              0x1
#define PMIC_MD32_INT_STA_SHIFT                             1
#define PMIC_RG_SRCLKEN_IN3_SMPS_CLK_MODE_ADDR              \
	MT6359_RG_SPI_CON1
#define PMIC_RG_SRCLKEN_IN3_SMPS_CLK_MODE_MASK              0x1
#define PMIC_RG_SRCLKEN_IN3_SMPS_CLK_MODE_SHIFT             0
#define PMIC_RG_SRCLKEN_IN3_EN_SMPS_TEST_ADDR               \
	MT6359_RG_SPI_CON1
#define PMIC_RG_SRCLKEN_IN3_EN_SMPS_TEST_MASK               0x1
#define PMIC_RG_SRCLKEN_IN3_EN_SMPS_TEST_SHIFT              1
#define PMIC_RG_SRCLKEN_IN2_SMPS_CLK_MODE_ADDR              \
	MT6359_RG_SPI_CON1
#define PMIC_RG_SRCLKEN_IN2_SMPS_CLK_MODE_MASK              0x1
#define PMIC_RG_SRCLKEN_IN2_SMPS_CLK_MODE_SHIFT             2
#define PMIC_RG_SRCLKEN_IN2_EN_SMPS_TEST_ADDR               \
	MT6359_RG_SPI_CON1
#define PMIC_RG_SRCLKEN_IN2_EN_SMPS_TEST_MASK               0x1
#define PMIC_RG_SRCLKEN_IN2_EN_SMPS_TEST_SHIFT              3
#define PMIC_RG_SRCLKEN_IN2_EN_ADDR                         \
	MT6359_TOP_SPI_CON0
#define PMIC_RG_SRCLKEN_IN2_EN_MASK                         0x1
#define PMIC_RG_SRCLKEN_IN2_EN_SHIFT                        0
#define PMIC_RG_SRCLKEN_IN3_EN_ADDR                         \
	MT6359_TOP_SPI_CON1
#define PMIC_RG_SRCLKEN_IN3_EN_MASK                         0x1
#define PMIC_RG_SRCLKEN_IN3_EN_SHIFT                        0
#define PMIC_SCK_TOP_ANA_ID_ADDR                            \
	MT6359_SCK_TOP_DSN_ID
#define PMIC_SCK_TOP_ANA_ID_MASK                            0xFF
#define PMIC_SCK_TOP_ANA_ID_SHIFT                           0
#define PMIC_SCK_TOP_DIG_ID_ADDR                            \
	MT6359_SCK_TOP_DSN_ID
#define PMIC_SCK_TOP_DIG_ID_MASK                            0xFF
#define PMIC_SCK_TOP_DIG_ID_SHIFT                           8
#define PMIC_SCK_TOP_ANA_MINOR_REV_ADDR                     \
	MT6359_SCK_TOP_DSN_REV0
#define PMIC_SCK_TOP_ANA_MINOR_REV_MASK                     0xF
#define PMIC_SCK_TOP_ANA_MINOR_REV_SHIFT                    0
#define PMIC_SCK_TOP_ANA_MAJOR_REV_ADDR                     \
	MT6359_SCK_TOP_DSN_REV0
#define PMIC_SCK_TOP_ANA_MAJOR_REV_MASK                     0xF
#define PMIC_SCK_TOP_ANA_MAJOR_REV_SHIFT                    4
#define PMIC_SCK_TOP_DIG_MINOR_REV_ADDR                     \
	MT6359_SCK_TOP_DSN_REV0
#define PMIC_SCK_TOP_DIG_MINOR_REV_MASK                     0xF
#define PMIC_SCK_TOP_DIG_MINOR_REV_SHIFT                    8
#define PMIC_SCK_TOP_DIG_MAJOR_REV_ADDR                     \
	MT6359_SCK_TOP_DSN_REV0
#define PMIC_SCK_TOP_DIG_MAJOR_REV_MASK                     0xF
#define PMIC_SCK_TOP_DIG_MAJOR_REV_SHIFT                    12
#define PMIC_SCK_TOP_CBS_ADDR                               \
	MT6359_SCK_TOP_DBI
#define PMIC_SCK_TOP_CBS_MASK                               0x3
#define PMIC_SCK_TOP_CBS_SHIFT                              0
#define PMIC_SCK_TOP_BIX_ADDR                               \
	MT6359_SCK_TOP_DBI
#define PMIC_SCK_TOP_BIX_MASK                               0x3
#define PMIC_SCK_TOP_BIX_SHIFT                              2
#define PMIC_SCK_TOP_ESP_ADDR                               \
	MT6359_SCK_TOP_DBI
#define PMIC_SCK_TOP_ESP_MASK                               0xFF
#define PMIC_SCK_TOP_ESP_SHIFT                              8
#define PMIC_SCK_TOP_FPI_ADDR                               \
	MT6359_SCK_TOP_DXI
#define PMIC_SCK_TOP_FPI_MASK                               0xFF
#define PMIC_SCK_TOP_FPI_SHIFT                              0
#define PMIC_SCK_TOP_CLK_OFFSET_ADDR                        \
	MT6359_SCK_TOP_TPM0
#define PMIC_SCK_TOP_CLK_OFFSET_MASK                        0xFF
#define PMIC_SCK_TOP_CLK_OFFSET_SHIFT                       0
#define PMIC_SCK_TOP_RST_OFFSET_ADDR                        \
	MT6359_SCK_TOP_TPM0
#define PMIC_SCK_TOP_RST_OFFSET_MASK                        0xFF
#define PMIC_SCK_TOP_RST_OFFSET_SHIFT                       8
#define PMIC_SCK_TOP_INT_OFFSET_ADDR                        \
	MT6359_SCK_TOP_TPM1
#define PMIC_SCK_TOP_INT_OFFSET_MASK                        0xFF
#define PMIC_SCK_TOP_INT_OFFSET_SHIFT                       0
#define PMIC_SCK_TOP_INT_LEN_ADDR                           \
	MT6359_SCK_TOP_TPM1
#define PMIC_SCK_TOP_INT_LEN_MASK                           0xFF
#define PMIC_SCK_TOP_INT_LEN_SHIFT                          8
#define PMIC_SCK_TOP_XTAL_SEL_ADDR                          \
	MT6359_SCK_TOP_CON0
#define PMIC_SCK_TOP_XTAL_SEL_MASK                          0x1
#define PMIC_SCK_TOP_XTAL_SEL_SHIFT                         0
#define PMIC_SCK_TOP_RESERVED_ADDR                          \
	MT6359_SCK_TOP_CON0
#define PMIC_SCK_TOP_RESERVED_MASK                          0x7FFF
#define PMIC_SCK_TOP_RESERVED_SHIFT                         1
#define PMIC_XOSC32_ENB_DET_ADDR                            \
	MT6359_SCK_TOP_CON1
#define PMIC_XOSC32_ENB_DET_MASK                            0x1
#define PMIC_XOSC32_ENB_DET_SHIFT                           0
#define PMIC_SCK_TOP_TEST_OUT_ADDR                          \
	MT6359_SCK_TOP_TEST_OUT
#define PMIC_SCK_TOP_TEST_OUT_MASK                          0xFF
#define PMIC_SCK_TOP_TEST_OUT_SHIFT                         0
#define PMIC_SCK_TOP_MON_FLAG_SEL_ADDR                      \
	MT6359_SCK_TOP_TEST_CON0
#define PMIC_SCK_TOP_MON_FLAG_SEL_MASK                      0xFF
#define PMIC_SCK_TOP_MON_FLAG_SEL_SHIFT                     0
#define PMIC_SCK_TOP_MON_GRP_SEL_ADDR                       \
	MT6359_SCK_TOP_TEST_CON0
#define PMIC_SCK_TOP_MON_GRP_SEL_MASK                       0x3
#define PMIC_SCK_TOP_MON_GRP_SEL_SHIFT                      8
#define PMIC_RG_RTC_SEC_MCLK_PDN_ADDR                       \
	MT6359_SCK_TOP_CKPDN_CON0
#define PMIC_RG_RTC_SEC_MCLK_PDN_MASK                       0x1
#define PMIC_RG_RTC_SEC_MCLK_PDN_SHIFT                      0
#define PMIC_RG_EOSC_CALI_TEST_CK_PDN_ADDR                  \
	MT6359_SCK_TOP_CKPDN_CON0
#define PMIC_RG_EOSC_CALI_TEST_CK_PDN_MASK                  0x1
#define PMIC_RG_EOSC_CALI_TEST_CK_PDN_SHIFT                 1
#define PMIC_RG_RTC_EOSC32_CK_PDN_ADDR                      \
	MT6359_SCK_TOP_CKPDN_CON0
#define PMIC_RG_RTC_EOSC32_CK_PDN_MASK                      0x1
#define PMIC_RG_RTC_EOSC32_CK_PDN_SHIFT                     2
#define PMIC_RG_RTC_SEC_32K_CK_PDN_ADDR                     \
	MT6359_SCK_TOP_CKPDN_CON0
#define PMIC_RG_RTC_SEC_32K_CK_PDN_MASK                     0x1
#define PMIC_RG_RTC_SEC_32K_CK_PDN_SHIFT                    3
#define PMIC_RG_RTC_MCLK_PDN_ADDR                           \
	MT6359_SCK_TOP_CKPDN_CON0
#define PMIC_RG_RTC_MCLK_PDN_MASK                           0x1
#define PMIC_RG_RTC_MCLK_PDN_SHIFT                          4
#define PMIC_RG_RTC_32K_CK_PDN_ADDR                         \
	MT6359_SCK_TOP_CKPDN_CON0
#define PMIC_RG_RTC_32K_CK_PDN_MASK                         0x1
#define PMIC_RG_RTC_32K_CK_PDN_SHIFT                        5
#define PMIC_RG_RTC_26M_CK_PDN_ADDR                         \
	MT6359_SCK_TOP_CKPDN_CON0
#define PMIC_RG_RTC_26M_CK_PDN_MASK                         0x1
#define PMIC_RG_RTC_26M_CK_PDN_SHIFT                        6
#define PMIC_RG_RTC_2SEC_OFF_DET_PDN_ADDR                   \
	MT6359_SCK_TOP_CKPDN_CON0
#define PMIC_RG_RTC_2SEC_OFF_DET_PDN_MASK                   0x1
#define PMIC_RG_RTC_2SEC_OFF_DET_PDN_SHIFT                  7
#define PMIC_RG_RTC_INTRP_CK_PDN_ADDR                       \
	MT6359_SCK_TOP_CKPDN_CON0
#define PMIC_RG_RTC_INTRP_CK_PDN_MASK                       0x1
#define PMIC_RG_RTC_INTRP_CK_PDN_SHIFT                      8
#define PMIC_SCK_TOP_CKPDN_CON0_SET_ADDR                    \
	MT6359_SCK_TOP_CKPDN_CON0_SET
#define PMIC_SCK_TOP_CKPDN_CON0_SET_MASK                    0xFF
#define PMIC_SCK_TOP_CKPDN_CON0_SET_SHIFT                   0
#define PMIC_SCK_TOP_CKPDN_CON0_CLR_ADDR                    \
	MT6359_SCK_TOP_CKPDN_CON0_CLR
#define PMIC_SCK_TOP_CKPDN_CON0_CLR_MASK                    0xFF
#define PMIC_SCK_TOP_CKPDN_CON0_CLR_SHIFT                   0
#define PMIC_RG_RTC_26M_CK_PDN_HWEN_ADDR                    \
	MT6359_SCK_TOP_CKHWEN_CON0
#define PMIC_RG_RTC_26M_CK_PDN_HWEN_MASK                    0x1
#define PMIC_RG_RTC_26M_CK_PDN_HWEN_SHIFT                   0
#define PMIC_RG_RTC_MCLK_PDN_HWEN_ADDR                      \
	MT6359_SCK_TOP_CKHWEN_CON0
#define PMIC_RG_RTC_MCLK_PDN_HWEN_MASK                      0x1
#define PMIC_RG_RTC_MCLK_PDN_HWEN_SHIFT                     1
#define PMIC_RG_RTC_SEC_32K_CK_PDN_HWEN_ADDR                \
	MT6359_SCK_TOP_CKHWEN_CON0
#define PMIC_RG_RTC_SEC_32K_CK_PDN_HWEN_MASK                0x1
#define PMIC_RG_RTC_SEC_32K_CK_PDN_HWEN_SHIFT               2
#define PMIC_RG_RTC_SEC_MCLK_PDN_HWEN_ADDR                  \
	MT6359_SCK_TOP_CKHWEN_CON0
#define PMIC_RG_RTC_SEC_MCLK_PDN_HWEN_MASK                  0x1
#define PMIC_RG_RTC_SEC_MCLK_PDN_HWEN_SHIFT                 3
#define PMIC_RG_RTC_INTRP_CK_PDN_HWEN_ADDR                  \
	MT6359_SCK_TOP_CKHWEN_CON0
#define PMIC_RG_RTC_INTRP_CK_PDN_HWEN_MASK                  0x1
#define PMIC_RG_RTC_INTRP_CK_PDN_HWEN_SHIFT                 4
#define PMIC_RG_RTC_CLK_PDN_HWEN_RSV_1_ADDR                 \
	MT6359_SCK_TOP_CKHWEN_CON0
#define PMIC_RG_RTC_CLK_PDN_HWEN_RSV_1_MASK                 0x1F
#define PMIC_RG_RTC_CLK_PDN_HWEN_RSV_1_SHIFT                5
#define PMIC_RG_RTC_CLK_PDN_HWEN_RSV_0_ADDR                 \
	MT6359_SCK_TOP_CKHWEN_CON0
#define PMIC_RG_RTC_CLK_PDN_HWEN_RSV_0_MASK                 0x3F
#define PMIC_RG_RTC_CLK_PDN_HWEN_RSV_0_SHIFT                10
#define PMIC_SCK_TOP_CKHWEN_CON_SET_ADDR                    \
	MT6359_SCK_TOP_CKHWEN_CON0_SET
#define PMIC_SCK_TOP_CKHWEN_CON_SET_MASK                    0xFFFF
#define PMIC_SCK_TOP_CKHWEN_CON_SET_SHIFT                   0
#define PMIC_SCK_TOP_CKHWEN_CON_CLR_ADDR                    \
	MT6359_SCK_TOP_CKHWEN_CON0_CLR
#define PMIC_SCK_TOP_CKHWEN_CON_CLR_MASK                    0xFFFF
#define PMIC_SCK_TOP_CKHWEN_CON_CLR_SHIFT                   0
#define PMIC_RG_RTC_CK_TSTSEL_RSV_ADDR                      \
	MT6359_SCK_TOP_CKTST_CON
#define PMIC_RG_RTC_CK_TSTSEL_RSV_MASK                      0xF
#define PMIC_RG_RTC_CK_TSTSEL_RSV_SHIFT                     0
#define PMIC_RG_RTCDET_CK_TSTSEL_ADDR                       \
	MT6359_SCK_TOP_CKTST_CON
#define PMIC_RG_RTCDET_CK_TSTSEL_MASK                       0x1
#define PMIC_RG_RTCDET_CK_TSTSEL_SHIFT                      4
#define PMIC_RG_EOSC_CALI_TEST_CK_TSTSEL_ADDR               \
	MT6359_SCK_TOP_CKTST_CON
#define PMIC_RG_EOSC_CALI_TEST_CK_TSTSEL_MASK               0x1
#define PMIC_RG_EOSC_CALI_TEST_CK_TSTSEL_SHIFT              5
#define PMIC_RG_RTC_EOSC32_CK_TSTSEL_ADDR                   \
	MT6359_SCK_TOP_CKTST_CON
#define PMIC_RG_RTC_EOSC32_CK_TSTSEL_MASK                   0x1
#define PMIC_RG_RTC_EOSC32_CK_TSTSEL_SHIFT                  6
#define PMIC_RG_RTC_SWRST_ADDR                              \
	MT6359_SCK_TOP_RST_CON0
#define PMIC_RG_RTC_SWRST_MASK                              0x1
#define PMIC_RG_RTC_SWRST_SHIFT                             0
#define PMIC_RG_RTC_SEC_SWRST_ADDR                          \
	MT6359_SCK_TOP_RST_CON0
#define PMIC_RG_RTC_SEC_SWRST_MASK                          0x1
#define PMIC_RG_RTC_SEC_SWRST_SHIFT                         1
#define PMIC_RG_BANK_RTC_SWRST_ADDR                         \
	MT6359_SCK_TOP_RST_CON0
#define PMIC_RG_BANK_RTC_SWRST_MASK                         0x1
#define PMIC_RG_BANK_RTC_SWRST_SHIFT                        2
#define PMIC_RG_BANK_RTC_SEC_SWRST_ADDR                     \
	MT6359_SCK_TOP_RST_CON0
#define PMIC_RG_BANK_RTC_SEC_SWRST_MASK                     0x1
#define PMIC_RG_BANK_RTC_SEC_SWRST_SHIFT                    3
#define PMIC_RG_BANK_EOSC_CALI_SWRST_ADDR                   \
	MT6359_SCK_TOP_RST_CON0
#define PMIC_RG_BANK_EOSC_CALI_SWRST_MASK                   0x1
#define PMIC_RG_BANK_EOSC_CALI_SWRST_SHIFT                  4
#define PMIC_RG_BANK_SCK_TOP_SWRST_ADDR                     \
	MT6359_SCK_TOP_RST_CON0
#define PMIC_RG_BANK_SCK_TOP_SWRST_MASK                     0x1
#define PMIC_RG_BANK_SCK_TOP_SWRST_SHIFT                    5
#define PMIC_RG_BANK_FQMTR_RST_ADDR                         \
	MT6359_SCK_TOP_RST_CON0
#define PMIC_RG_BANK_FQMTR_RST_MASK                         0x1
#define PMIC_RG_BANK_FQMTR_RST_SHIFT                        6
#define PMIC_SCK_TOP_RST_CON0_SET_ADDR                      \
	MT6359_SCK_TOP_RST_CON0_SET
#define PMIC_SCK_TOP_RST_CON0_SET_MASK                      0x3F
#define PMIC_SCK_TOP_RST_CON0_SET_SHIFT                     0
#define PMIC_SCK_TOP_RST_CON0_CLR_ADDR                      \
	MT6359_SCK_TOP_RST_CON0_CLR
#define PMIC_SCK_TOP_RST_CON0_CLR_MASK                      0x3F
#define PMIC_SCK_TOP_RST_CON0_CLR_SHIFT                     0
#define PMIC_RG_INT_EN_RTC_ADDR                             \
	MT6359_SCK_TOP_INT_CON0
#define PMIC_RG_INT_EN_RTC_MASK                             0x1
#define PMIC_RG_INT_EN_RTC_SHIFT                            0
#define PMIC_SCK_TOP_INT_CON0_SET_ADDR                      \
	MT6359_SCK_TOP_INT_CON0_SET
#define PMIC_SCK_TOP_INT_CON0_SET_MASK                      0x1
#define PMIC_SCK_TOP_INT_CON0_SET_SHIFT                     0
#define PMIC_SCK_TOP_INT_CON0_CLR_ADDR                      \
	MT6359_SCK_TOP_INT_CON0_CLR
#define PMIC_SCK_TOP_INT_CON0_CLR_MASK                      0x1
#define PMIC_SCK_TOP_INT_CON0_CLR_SHIFT                     0
#define PMIC_RG_INT_MASK_RTC_ADDR                           \
	MT6359_SCK_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_RTC_MASK                           0x1
#define PMIC_RG_INT_MASK_RTC_SHIFT                          0
#define PMIC_SCK_TOP_INT_MASK_CON0_SET_ADDR                 \
	MT6359_SCK_TOP_INT_MASK_CON0_SET
#define PMIC_SCK_TOP_INT_MASK_CON0_SET_MASK                 0x1
#define PMIC_SCK_TOP_INT_MASK_CON0_SET_SHIFT                0
#define PMIC_SCK_TOP_INT_MASK_CON0_CLR_ADDR                 \
	MT6359_SCK_TOP_INT_MASK_CON0_CLR
#define PMIC_SCK_TOP_INT_MASK_CON0_CLR_MASK                 0x1
#define PMIC_SCK_TOP_INT_MASK_CON0_CLR_SHIFT                0
#define PMIC_RG_INT_STATUS_RTC_ADDR                         \
	MT6359_SCK_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_RTC_MASK                         0x1
#define PMIC_RG_INT_STATUS_RTC_SHIFT                        0
#define PMIC_RG_INT_RAW_STATUS_RTC_ADDR                     \
	MT6359_SCK_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_RTC_MASK                     0x1
#define PMIC_RG_INT_RAW_STATUS_RTC_SHIFT                    0
#define PMIC_SCK_TOP_POLARITY_ADDR                          \
	MT6359_SCK_TOP_INT_MISC_CON
#define PMIC_SCK_TOP_POLARITY_MASK                          0x1
#define PMIC_SCK_TOP_POLARITY_SHIFT                         0
#define PMIC_EOSC_CALI_START_ADDR                           \
	MT6359_EOSC_CALI_CON0
#define PMIC_EOSC_CALI_START_MASK                           0x1
#define PMIC_EOSC_CALI_START_SHIFT                          0
#define PMIC_EOSC_CALI_TD_ADDR                              \
	MT6359_EOSC_CALI_CON0
#define PMIC_EOSC_CALI_TD_MASK                              0x7
#define PMIC_EOSC_CALI_TD_SHIFT                             5
#define PMIC_EOSC_CALI_TEST_ADDR                            \
	MT6359_EOSC_CALI_CON0
#define PMIC_EOSC_CALI_TEST_MASK                            0xF
#define PMIC_EOSC_CALI_TEST_SHIFT                           9
#define PMIC_EOSC_CALI_DCXO_RDY_TD_ADDR                     \
	MT6359_EOSC_CALI_CON1
#define PMIC_EOSC_CALI_DCXO_RDY_TD_MASK                     0x7
#define PMIC_EOSC_CALI_DCXO_RDY_TD_SHIFT                    0
#define PMIC_FRC_VTCXO0_ON_ADDR                             \
	MT6359_EOSC_CALI_CON1
#define PMIC_FRC_VTCXO0_ON_MASK                             0x1
#define PMIC_FRC_VTCXO0_ON_SHIFT                            8
#define PMIC_EOSC_CALI_RSV_ADDR                             \
	MT6359_EOSC_CALI_CON1
#define PMIC_EOSC_CALI_RSV_MASK                             0xF
#define PMIC_EOSC_CALI_RSV_SHIFT                            11
#define PMIC_MIX_EOSC32_STP_LPDTB_ADDR                      \
	MT6359_RTC_MIX_CON0
#define PMIC_MIX_EOSC32_STP_LPDTB_MASK                      0x1
#define PMIC_MIX_EOSC32_STP_LPDTB_SHIFT                     1
#define PMIC_MIX_EOSC32_STP_LPDEN_ADDR                      \
	MT6359_RTC_MIX_CON0
#define PMIC_MIX_EOSC32_STP_LPDEN_MASK                      0x1
#define PMIC_MIX_EOSC32_STP_LPDEN_SHIFT                     2
#define PMIC_MIX_XOSC32_STP_PWDB_ADDR                       \
	MT6359_RTC_MIX_CON0
#define PMIC_MIX_XOSC32_STP_PWDB_MASK                       0x1
#define PMIC_MIX_XOSC32_STP_PWDB_SHIFT                      3
#define PMIC_MIX_XOSC32_STP_LPDTB_ADDR                      \
	MT6359_RTC_MIX_CON0
#define PMIC_MIX_XOSC32_STP_LPDTB_MASK                      0x1
#define PMIC_MIX_XOSC32_STP_LPDTB_SHIFT                     4
#define PMIC_MIX_XOSC32_STP_LPDEN_ADDR                      \
	MT6359_RTC_MIX_CON0
#define PMIC_MIX_XOSC32_STP_LPDEN_MASK                      0x1
#define PMIC_MIX_XOSC32_STP_LPDEN_SHIFT                     5
#define PMIC_MIX_XOSC32_STP_LPDRST_ADDR                     \
	MT6359_RTC_MIX_CON0
#define PMIC_MIX_XOSC32_STP_LPDRST_MASK                     0x1
#define PMIC_MIX_XOSC32_STP_LPDRST_SHIFT                    6
#define PMIC_MIX_XOSC32_STP_CALI_ADDR                       \
	MT6359_RTC_MIX_CON0
#define PMIC_MIX_XOSC32_STP_CALI_MASK                       0x1F
#define PMIC_MIX_XOSC32_STP_CALI_SHIFT                      7
#define PMIC_STMP_MODE_ADDR                                 \
	MT6359_RTC_MIX_CON0
#define PMIC_STMP_MODE_MASK                                 0x1
#define PMIC_STMP_MODE_SHIFT                                12
#define PMIC_MIX_EOSC32_STP_CHOP_EN_ADDR                    \
	MT6359_RTC_MIX_CON1
#define PMIC_MIX_EOSC32_STP_CHOP_EN_MASK                    0x1
#define PMIC_MIX_EOSC32_STP_CHOP_EN_SHIFT                   0
#define PMIC_MIX_DCXO_STP_LVSH_EN_ADDR                      \
	MT6359_RTC_MIX_CON1
#define PMIC_MIX_DCXO_STP_LVSH_EN_MASK                      0x1
#define PMIC_MIX_DCXO_STP_LVSH_EN_SHIFT                     1
#define PMIC_MIX_PMU_STP_DDLO_VRTC_ADDR                     \
	MT6359_RTC_MIX_CON1
#define PMIC_MIX_PMU_STP_DDLO_VRTC_MASK                     0x1
#define PMIC_MIX_PMU_STP_DDLO_VRTC_SHIFT                    2
#define PMIC_MIX_PMU_STP_DDLO_VRTC_EN_ADDR                  \
	MT6359_RTC_MIX_CON1
#define PMIC_MIX_PMU_STP_DDLO_VRTC_EN_MASK                  0x1
#define PMIC_MIX_PMU_STP_DDLO_VRTC_EN_SHIFT                 3
#define PMIC_MIX_RTC_STP_XOSC32_ENB_ADDR                    \
	MT6359_RTC_MIX_CON1
#define PMIC_MIX_RTC_STP_XOSC32_ENB_MASK                    0x1
#define PMIC_MIX_RTC_STP_XOSC32_ENB_SHIFT                   4
#define PMIC_MIX_DCXO_STP_TEST_DEGLITCH_MODE_ADDR           \
	MT6359_RTC_MIX_CON1
#define PMIC_MIX_DCXO_STP_TEST_DEGLITCH_MODE_MASK           0x1
#define PMIC_MIX_DCXO_STP_TEST_DEGLITCH_MODE_SHIFT          5
#define PMIC_MIX_EOSC32_STP_RSV_ADDR                        \
	MT6359_RTC_MIX_CON1
#define PMIC_MIX_EOSC32_STP_RSV_MASK                        0x3
#define PMIC_MIX_EOSC32_STP_RSV_SHIFT                       6
#define PMIC_MIX_EOSC32_VCT_EN_ADDR                         \
	MT6359_RTC_MIX_CON1
#define PMIC_MIX_EOSC32_VCT_EN_MASK                         0x1
#define PMIC_MIX_EOSC32_VCT_EN_SHIFT                        8
#define PMIC_MIX_EOSC32_OPT_ADDR                            \
	MT6359_RTC_MIX_CON1
#define PMIC_MIX_EOSC32_OPT_MASK                            0x3
#define PMIC_MIX_EOSC32_OPT_SHIFT                           9
#define PMIC_MIX_DCXO_STP_LVSH_EN_INT_ADDR                  \
	MT6359_RTC_MIX_CON1
#define PMIC_MIX_DCXO_STP_LVSH_EN_INT_MASK                  0x1
#define PMIC_MIX_DCXO_STP_LVSH_EN_INT_SHIFT                 11
#define PMIC_MIX_RTC_GPIO_COREDETB_ADDR                     \
	MT6359_RTC_MIX_CON1
#define PMIC_MIX_RTC_GPIO_COREDETB_MASK                     0x1
#define PMIC_MIX_RTC_GPIO_COREDETB_SHIFT                    12
#define PMIC_MIX_RTC_GPIO_F32KOB_ADDR                       \
	MT6359_RTC_MIX_CON1
#define PMIC_MIX_RTC_GPIO_F32KOB_MASK                       0x1
#define PMIC_MIX_RTC_GPIO_F32KOB_SHIFT                      13
#define PMIC_MIX_RTC_GPIO_GPO_ADDR                          \
	MT6359_RTC_MIX_CON1
#define PMIC_MIX_RTC_GPIO_GPO_MASK                          0x1
#define PMIC_MIX_RTC_GPIO_GPO_SHIFT                         14
#define PMIC_MIX_RTC_GPIO_OE_ADDR                           \
	MT6359_RTC_MIX_CON1
#define PMIC_MIX_RTC_GPIO_OE_MASK                           0x1
#define PMIC_MIX_RTC_GPIO_OE_SHIFT                          15
#define PMIC_MIX_RTC_STP_DEBUG_OUT_ADDR                     \
	MT6359_RTC_MIX_CON2
#define PMIC_MIX_RTC_STP_DEBUG_OUT_MASK                     0x3
#define PMIC_MIX_RTC_STP_DEBUG_OUT_SHIFT                    0
#define PMIC_MIX_RTC_STP_DEBUG_SEL_ADDR                     \
	MT6359_RTC_MIX_CON2
#define PMIC_MIX_RTC_STP_DEBUG_SEL_MASK                     0x3
#define PMIC_MIX_RTC_STP_DEBUG_SEL_SHIFT                    4
#define PMIC_MIX_RTC_STP_K_EOSC32_EN_ADDR                   \
	MT6359_RTC_MIX_CON2
#define PMIC_MIX_RTC_STP_K_EOSC32_EN_MASK                   0x1
#define PMIC_MIX_RTC_STP_K_EOSC32_EN_SHIFT                  7
#define PMIC_MIX_RTC_STP_EMBCK_SEL_ADDR                     \
	MT6359_RTC_MIX_CON2
#define PMIC_MIX_RTC_STP_EMBCK_SEL_MASK                     0x1
#define PMIC_MIX_RTC_STP_EMBCK_SEL_SHIFT                    8
#define PMIC_MIX_STP_BBWAKEUP_ADDR                          \
	MT6359_RTC_MIX_CON2
#define PMIC_MIX_STP_BBWAKEUP_MASK                          0x1
#define PMIC_MIX_STP_BBWAKEUP_SHIFT                         9
#define PMIC_MIX_STP_RTC_DDLO_ADDR                          \
	MT6359_RTC_MIX_CON2
#define PMIC_MIX_STP_RTC_DDLO_MASK                          0x1
#define PMIC_MIX_STP_RTC_DDLO_SHIFT                         10
#define PMIC_MIX_RTC_XOSC32_ENB_ADDR                        \
	MT6359_RTC_MIX_CON2
#define PMIC_MIX_RTC_XOSC32_ENB_MASK                        0x1
#define PMIC_MIX_RTC_XOSC32_ENB_SHIFT                       11
#define PMIC_MIX_EFUSE_XOSC32_ENB_OPT_ADDR                  \
	MT6359_RTC_MIX_CON2
#define PMIC_MIX_EFUSE_XOSC32_ENB_OPT_MASK                  0x1
#define PMIC_MIX_EFUSE_XOSC32_ENB_OPT_SHIFT                 12
#define PMIC_RG_RTC_TEST_OUT_ADDR                           \
	MT6359_RTC_DIG_CON0
#define PMIC_RG_RTC_TEST_OUT_MASK                           0x3
#define PMIC_RG_RTC_TEST_OUT_SHIFT                          0
#define PMIC_RG_RTC_DIG_TEST_IN_ADDR                        \
	MT6359_RTC_DIG_CON0
#define PMIC_RG_RTC_DIG_TEST_IN_MASK                        0x1
#define PMIC_RG_RTC_DIG_TEST_IN_SHIFT                       3
#define PMIC_RG_RTC_DIG_TEST_MODE_ADDR                      \
	MT6359_RTC_DIG_CON0
#define PMIC_RG_RTC_DIG_TEST_MODE_MASK                      0x1
#define PMIC_RG_RTC_DIG_TEST_MODE_SHIFT                     15
#define PMIC_FQMTR_TCKSEL_ADDR                              \
	MT6359_FQMTR_CON0
#define PMIC_FQMTR_TCKSEL_MASK                              0x7
#define PMIC_FQMTR_TCKSEL_SHIFT                             0
#define PMIC_FQMTR_BUSY_ADDR                                \
	MT6359_FQMTR_CON0
#define PMIC_FQMTR_BUSY_MASK                                0x1
#define PMIC_FQMTR_BUSY_SHIFT                               3
#define PMIC_FQMTR_DCXO26M_EN_ADDR                          \
	MT6359_FQMTR_CON0
#define PMIC_FQMTR_DCXO26M_EN_MASK                          0x1
#define PMIC_FQMTR_DCXO26M_EN_SHIFT                         4
#define PMIC_FQMTR_EN_ADDR                                  \
	MT6359_FQMTR_CON0
#define PMIC_FQMTR_EN_MASK                                  0x1
#define PMIC_FQMTR_EN_SHIFT                                 15
#define PMIC_FQMTR_WINSET_ADDR                              \
	MT6359_FQMTR_CON1
#define PMIC_FQMTR_WINSET_MASK                              0xFFFF
#define PMIC_FQMTR_WINSET_SHIFT                             0
#define PMIC_FQMTR_DATA_ADDR                                \
	MT6359_FQMTR_CON2
#define PMIC_FQMTR_DATA_MASK                                0xFFFF
#define PMIC_FQMTR_DATA_SHIFT                               0
#define PMIC_XO_SOC_VOTE_ADDR                               \
	MT6359_XO_BUF_CTL0
#define PMIC_XO_SOC_VOTE_MASK                               0x7FF
#define PMIC_XO_SOC_VOTE_SHIFT                              0
#define PMIC_XO_WCN_VOTE_ADDR                               \
	MT6359_XO_BUF_CTL1
#define PMIC_XO_WCN_VOTE_MASK                               0x7FF
#define PMIC_XO_WCN_VOTE_SHIFT                              0
#define PMIC_XO_NFC_VOTE_ADDR                               \
	MT6359_XO_BUF_CTL2
#define PMIC_XO_NFC_VOTE_MASK                               0x7FF
#define PMIC_XO_NFC_VOTE_SHIFT                              0
#define PMIC_XO_CEL_VOTE_ADDR                               \
	MT6359_XO_BUF_CTL3
#define PMIC_XO_CEL_VOTE_MASK                               0x7FF
#define PMIC_XO_CEL_VOTE_SHIFT                              0
#define PMIC_XO_EXT_VOTE_ADDR                               \
	MT6359_XO_BUF_CTL4
#define PMIC_XO_EXT_VOTE_MASK                               0x7FF
#define PMIC_XO_EXT_VOTE_SHIFT                              0
#define PMIC_XO_MODE_CONN_BT_MASK_ADDR                      \
	MT6359_XO_CONN_BT0
#define PMIC_XO_MODE_CONN_BT_MASK_MASK                      0x1
#define PMIC_XO_MODE_CONN_BT_MASK_SHIFT                     0
#define PMIC_XO_BUF_CONN_BT_MASK_ADDR                       \
	MT6359_XO_CONN_BT0
#define PMIC_XO_BUF_CONN_BT_MASK_MASK                       0x1
#define PMIC_XO_BUF_CONN_BT_MASK_SHIFT                      1
#define PMIC_RTC_ANA_ID_ADDR                                \
	MT6359_RTC_DSN_ID
#define PMIC_RTC_ANA_ID_MASK                                0xFF
#define PMIC_RTC_ANA_ID_SHIFT                               0
#define PMIC_RTC_DIG_ID_ADDR                                \
	MT6359_RTC_DSN_ID
#define PMIC_RTC_DIG_ID_MASK                                0xFF
#define PMIC_RTC_DIG_ID_SHIFT                               8
#define PMIC_RTC_ANA_MINOR_REV_ADDR                         \
	MT6359_RTC_DSN_REV0
#define PMIC_RTC_ANA_MINOR_REV_MASK                         0xF
#define PMIC_RTC_ANA_MINOR_REV_SHIFT                        0
#define PMIC_RTC_ANA_MAJOR_REV_ADDR                         \
	MT6359_RTC_DSN_REV0
#define PMIC_RTC_ANA_MAJOR_REV_MASK                         0xF
#define PMIC_RTC_ANA_MAJOR_REV_SHIFT                        4
#define PMIC_RTC_DIG_MINOR_REV_ADDR                         \
	MT6359_RTC_DSN_REV0
#define PMIC_RTC_DIG_MINOR_REV_MASK                         0xF
#define PMIC_RTC_DIG_MINOR_REV_SHIFT                        8
#define PMIC_RTC_DIG_MAJOR_REV_ADDR                         \
	MT6359_RTC_DSN_REV0
#define PMIC_RTC_DIG_MAJOR_REV_MASK                         0xF
#define PMIC_RTC_DIG_MAJOR_REV_SHIFT                        12
#define PMIC_RTC_DSN_CBS_ADDR                               \
	MT6359_RTC_DBI
#define PMIC_RTC_DSN_CBS_MASK                               0x3
#define PMIC_RTC_DSN_CBS_SHIFT                              0
#define PMIC_RTC_DSN_BIX_ADDR                               \
	MT6359_RTC_DBI
#define PMIC_RTC_DSN_BIX_MASK                               0x3
#define PMIC_RTC_DSN_BIX_SHIFT                              2
#define PMIC_RTC_DSN_ESP_ADDR                               \
	MT6359_RTC_DBI
#define PMIC_RTC_DSN_ESP_MASK                               0xFF
#define PMIC_RTC_DSN_ESP_SHIFT                              8
#define PMIC_RTC_DSN_FPI_ADDR                               \
	MT6359_RTC_DXI
#define PMIC_RTC_DSN_FPI_MASK                               0xFF
#define PMIC_RTC_DSN_FPI_SHIFT                              0
#define PMIC_BBPU_ADDR                                      \
	MT6359_RTC_BBPU
#define PMIC_BBPU_MASK                                      0xF
#define PMIC_BBPU_SHIFT                                     0
#define PMIC_CLRPKY_ADDR                                    \
	MT6359_RTC_BBPU
#define PMIC_CLRPKY_MASK                                    0x1
#define PMIC_CLRPKY_SHIFT                                   4
#define PMIC_RELOAD_ADDR                                    \
	MT6359_RTC_BBPU
#define PMIC_RELOAD_MASK                                    0x1
#define PMIC_RELOAD_SHIFT                                   5
#define PMIC_CBUSY_ADDR                                     \
	MT6359_RTC_BBPU
#define PMIC_CBUSY_MASK                                     0x1
#define PMIC_CBUSY_SHIFT                                    6
#define PMIC_ALARM_STATUS_ADDR                              \
	MT6359_RTC_BBPU
#define PMIC_ALARM_STATUS_MASK                              0x1
#define PMIC_ALARM_STATUS_SHIFT                             7
#define PMIC_KEY_BBPU_ADDR                                  \
	MT6359_RTC_BBPU
#define PMIC_KEY_BBPU_MASK                                  0xFF
#define PMIC_KEY_BBPU_SHIFT                                 8
#define PMIC_ALSTA_ADDR                                     \
	MT6359_RTC_IRQ_STA
#define PMIC_ALSTA_MASK                                     0x1
#define PMIC_ALSTA_SHIFT                                    0
#define PMIC_TCSTA_ADDR                                     \
	MT6359_RTC_IRQ_STA
#define PMIC_TCSTA_MASK                                     0x1
#define PMIC_TCSTA_SHIFT                                    1
#define PMIC_LPSTA_ADDR                                     \
	MT6359_RTC_IRQ_STA
#define PMIC_LPSTA_MASK                                     0x1
#define PMIC_LPSTA_SHIFT                                    3
#define PMIC_AL_EN_ADDR                                     \
	MT6359_RTC_IRQ_EN
#define PMIC_AL_EN_MASK                                     0x1
#define PMIC_AL_EN_SHIFT                                    0
#define PMIC_TC_EN_ADDR                                     \
	MT6359_RTC_IRQ_EN
#define PMIC_TC_EN_MASK                                     0x1
#define PMIC_TC_EN_SHIFT                                    1
#define PMIC_ONESHOT_ADDR                                   \
	MT6359_RTC_IRQ_EN
#define PMIC_ONESHOT_MASK                                   0x1
#define PMIC_ONESHOT_SHIFT                                  2
#define PMIC_LP_EN_ADDR                                     \
	MT6359_RTC_IRQ_EN
#define PMIC_LP_EN_MASK                                     0x1
#define PMIC_LP_EN_SHIFT                                    3
#define PMIC_SECCII_ADDR                                    \
	MT6359_RTC_CII_EN
#define PMIC_SECCII_MASK                                    0x1
#define PMIC_SECCII_SHIFT                                   0
#define PMIC_MINCII_ADDR                                    \
	MT6359_RTC_CII_EN
#define PMIC_MINCII_MASK                                    0x1
#define PMIC_MINCII_SHIFT                                   1
#define PMIC_HOUCII_ADDR                                    \
	MT6359_RTC_CII_EN
#define PMIC_HOUCII_MASK                                    0x1
#define PMIC_HOUCII_SHIFT                                   2
#define PMIC_DOMCII_ADDR                                    \
	MT6359_RTC_CII_EN
#define PMIC_DOMCII_MASK                                    0x1
#define PMIC_DOMCII_SHIFT                                   3
#define PMIC_DOWCII_ADDR                                    \
	MT6359_RTC_CII_EN
#define PMIC_DOWCII_MASK                                    0x1
#define PMIC_DOWCII_SHIFT                                   4
#define PMIC_MTHCII_ADDR                                    \
	MT6359_RTC_CII_EN
#define PMIC_MTHCII_MASK                                    0x1
#define PMIC_MTHCII_SHIFT                                   5
#define PMIC_YEACII_ADDR                                    \
	MT6359_RTC_CII_EN
#define PMIC_YEACII_MASK                                    0x1
#define PMIC_YEACII_SHIFT                                   6
#define PMIC_SECCII_1_2_ADDR                                \
	MT6359_RTC_CII_EN
#define PMIC_SECCII_1_2_MASK                                0x1
#define PMIC_SECCII_1_2_SHIFT                               7
#define PMIC_SECCII_1_4_ADDR                                \
	MT6359_RTC_CII_EN
#define PMIC_SECCII_1_4_MASK                                0x1
#define PMIC_SECCII_1_4_SHIFT                               8
#define PMIC_SECCII_1_8_ADDR                                \
	MT6359_RTC_CII_EN
#define PMIC_SECCII_1_8_MASK                                0x1
#define PMIC_SECCII_1_8_SHIFT                               9
#define PMIC_SEC_MSK_ADDR                                   \
	MT6359_RTC_AL_MASK
#define PMIC_SEC_MSK_MASK                                   0x1
#define PMIC_SEC_MSK_SHIFT                                  0
#define PMIC_MIN_MSK_ADDR                                   \
	MT6359_RTC_AL_MASK
#define PMIC_MIN_MSK_MASK                                   0x1
#define PMIC_MIN_MSK_SHIFT                                  1
#define PMIC_HOU_MSK_ADDR                                   \
	MT6359_RTC_AL_MASK
#define PMIC_HOU_MSK_MASK                                   0x1
#define PMIC_HOU_MSK_SHIFT                                  2
#define PMIC_DOM_MSK_ADDR                                   \
	MT6359_RTC_AL_MASK
#define PMIC_DOM_MSK_MASK                                   0x1
#define PMIC_DOM_MSK_SHIFT                                  3
#define PMIC_DOW_MSK_ADDR                                   \
	MT6359_RTC_AL_MASK
#define PMIC_DOW_MSK_MASK                                   0x1
#define PMIC_DOW_MSK_SHIFT                                  4
#define PMIC_MTH_MSK_ADDR                                   \
	MT6359_RTC_AL_MASK
#define PMIC_MTH_MSK_MASK                                   0x1
#define PMIC_MTH_MSK_SHIFT                                  5
#define PMIC_YEA_MSK_ADDR                                   \
	MT6359_RTC_AL_MASK
#define PMIC_YEA_MSK_MASK                                   0x1
#define PMIC_YEA_MSK_SHIFT                                  6
#define PMIC_TC_SECOND_ADDR                                 \
	MT6359_RTC_TC_SEC
#define PMIC_TC_SECOND_MASK                                 0x3F
#define PMIC_TC_SECOND_SHIFT                                0
#define PMIC_TC_MINUTE_ADDR                                 \
	MT6359_RTC_TC_MIN
#define PMIC_TC_MINUTE_MASK                                 0x3F
#define PMIC_TC_MINUTE_SHIFT                                0
#define PMIC_TC_HOUR_ADDR                                   \
	MT6359_RTC_TC_HOU
#define PMIC_TC_HOUR_MASK                                   0x1F
#define PMIC_TC_HOUR_SHIFT                                  0
#define PMIC_TC_DOM_ADDR                                    \
	MT6359_RTC_TC_DOM
#define PMIC_TC_DOM_MASK                                    0x1F
#define PMIC_TC_DOM_SHIFT                                   0
#define PMIC_TC_DOW_ADDR                                    \
	MT6359_RTC_TC_DOW
#define PMIC_TC_DOW_MASK                                    0x7
#define PMIC_TC_DOW_SHIFT                                   0
#define PMIC_TC_MONTH_ADDR                                  \
	MT6359_RTC_TC_MTH
#define PMIC_TC_MONTH_MASK                                  0xF
#define PMIC_TC_MONTH_SHIFT                                 0
#define PMIC_RTC_MACRO_ID_ADDR                              \
	MT6359_RTC_TC_MTH
#define PMIC_RTC_MACRO_ID_MASK                              0xFFF
#define PMIC_RTC_MACRO_ID_SHIFT                             4
#define PMIC_TC_YEAR_ADDR                                   \
	MT6359_RTC_TC_YEA
#define PMIC_TC_YEAR_MASK                                   0x7F
#define PMIC_TC_YEAR_SHIFT                                  0
#define PMIC_AL_SECOND_ADDR                                 \
	MT6359_RTC_AL_SEC
#define PMIC_AL_SECOND_MASK                                 0x3F
#define PMIC_AL_SECOND_SHIFT                                0
#define PMIC_BBPU_AUTO_PDN_SEL_ADDR                         \
	MT6359_RTC_AL_SEC
#define PMIC_BBPU_AUTO_PDN_SEL_MASK                         0x1
#define PMIC_BBPU_AUTO_PDN_SEL_SHIFT                        6
#define PMIC_BBPU_2SEC_CK_SEL_ADDR                          \
	MT6359_RTC_AL_SEC
#define PMIC_BBPU_2SEC_CK_SEL_MASK                          0x1
#define PMIC_BBPU_2SEC_CK_SEL_SHIFT                         7
#define PMIC_BBPU_2SEC_EN_ADDR                              \
	MT6359_RTC_AL_SEC
#define PMIC_BBPU_2SEC_EN_MASK                              0x1
#define PMIC_BBPU_2SEC_EN_SHIFT                             8
#define PMIC_BBPU_2SEC_MODE_ADDR                            \
	MT6359_RTC_AL_SEC
#define PMIC_BBPU_2SEC_MODE_MASK                            0x3
#define PMIC_BBPU_2SEC_MODE_SHIFT                           9
#define PMIC_BBPU_2SEC_STAT_CLEAR_ADDR                      \
	MT6359_RTC_AL_SEC
#define PMIC_BBPU_2SEC_STAT_CLEAR_MASK                      0x1
#define PMIC_BBPU_2SEC_STAT_CLEAR_SHIFT                     11
#define PMIC_BBPU_2SEC_STAT_STA_ADDR                        \
	MT6359_RTC_AL_SEC
#define PMIC_BBPU_2SEC_STAT_STA_MASK                        0x1
#define PMIC_BBPU_2SEC_STAT_STA_SHIFT                       12
#define PMIC_RTC_LPD_OPT_ADDR                               \
	MT6359_RTC_AL_SEC
#define PMIC_RTC_LPD_OPT_MASK                               0x3
#define PMIC_RTC_LPD_OPT_SHIFT                              13
#define PMIC_K_EOSC32_VTCXO_ON_SEL_ADDR                     \
	MT6359_RTC_AL_SEC
#define PMIC_K_EOSC32_VTCXO_ON_SEL_MASK                     0x1
#define PMIC_K_EOSC32_VTCXO_ON_SEL_SHIFT                    15
#define PMIC_AL_MINUTE_ADDR                                 \
	MT6359_RTC_AL_MIN
#define PMIC_AL_MINUTE_MASK                                 0x3F
#define PMIC_AL_MINUTE_SHIFT                                0
#define PMIC_AL_HOUR_ADDR                                   \
	MT6359_RTC_AL_HOU
#define PMIC_AL_HOUR_MASK                                   0x1F
#define PMIC_AL_HOUR_SHIFT                                  0
#define PMIC_NEW_SPARE0_ADDR                                \
	MT6359_RTC_AL_HOU
#define PMIC_NEW_SPARE0_MASK                                0xFF
#define PMIC_NEW_SPARE0_SHIFT                               8
#define PMIC_AL_DOM_ADDR                                    \
	MT6359_RTC_AL_DOM
#define PMIC_AL_DOM_MASK                                    0x1F
#define PMIC_AL_DOM_SHIFT                                   0
#define PMIC_NEW_SPARE1_ADDR                                \
	MT6359_RTC_AL_DOM
#define PMIC_NEW_SPARE1_MASK                                0xFF
#define PMIC_NEW_SPARE1_SHIFT                               8
#define PMIC_AL_DOW_ADDR                                    \
	MT6359_RTC_AL_DOW
#define PMIC_AL_DOW_MASK                                    0x7
#define PMIC_AL_DOW_SHIFT                                   0
#define PMIC_RG_EOSC_CALI_TD_ADDR                           \
	MT6359_RTC_AL_DOW
#define PMIC_RG_EOSC_CALI_TD_MASK                           0x7
#define PMIC_RG_EOSC_CALI_TD_SHIFT                          5
#define PMIC_NEW_SPARE2_ADDR                                \
	MT6359_RTC_AL_DOW
#define PMIC_NEW_SPARE2_MASK                                0xFF
#define PMIC_NEW_SPARE2_SHIFT                               8
#define PMIC_AL_MONTH_ADDR                                  \
	MT6359_RTC_AL_MTH
#define PMIC_AL_MONTH_MASK                                  0xF
#define PMIC_AL_MONTH_SHIFT                                 0
#define PMIC_NEW_SPARE3_ADDR                                \
	MT6359_RTC_AL_MTH
#define PMIC_NEW_SPARE3_MASK                                0xFF
#define PMIC_NEW_SPARE3_SHIFT                               8
#define PMIC_AL_YEAR_ADDR                                   \
	MT6359_RTC_AL_YEA
#define PMIC_AL_YEAR_MASK                                   0x7F
#define PMIC_AL_YEAR_SHIFT                                  0
#define PMIC_RTC_K_EOSC_RSV_ADDR                            \
	MT6359_RTC_AL_YEA
#define PMIC_RTC_K_EOSC_RSV_MASK                            0xFF
#define PMIC_RTC_K_EOSC_RSV_SHIFT                           8
#define PMIC_XOSCCALI_ADDR                                  \
	MT6359_RTC_OSC32CON
#define PMIC_XOSCCALI_MASK                                  0x1F
#define PMIC_XOSCCALI_SHIFT                                 0
#define PMIC_RTC_XOSC32_ENB_ADDR                            \
	MT6359_RTC_OSC32CON
#define PMIC_RTC_XOSC32_ENB_MASK                            0x1
#define PMIC_RTC_XOSC32_ENB_SHIFT                           5
#define PMIC_RTC_EMBCK_SEL_MODE_ADDR                        \
	MT6359_RTC_OSC32CON
#define PMIC_RTC_EMBCK_SEL_MODE_MASK                        0x3
#define PMIC_RTC_EMBCK_SEL_MODE_SHIFT                       6
#define PMIC_RTC_EMBCK_SRC_SEL_ADDR                         \
	MT6359_RTC_OSC32CON
#define PMIC_RTC_EMBCK_SRC_SEL_MASK                         0x1
#define PMIC_RTC_EMBCK_SRC_SEL_SHIFT                        8
#define PMIC_RTC_EMBCK_SEL_OPTION_ADDR                      \
	MT6359_RTC_OSC32CON
#define PMIC_RTC_EMBCK_SEL_OPTION_MASK                      0x1
#define PMIC_RTC_EMBCK_SEL_OPTION_SHIFT                     9
#define PMIC_RTC_GPS_CKOUT_EN_ADDR                          \
	MT6359_RTC_OSC32CON
#define PMIC_RTC_GPS_CKOUT_EN_MASK                          0x1
#define PMIC_RTC_GPS_CKOUT_EN_SHIFT                         10
#define PMIC_RTC_EOSC32_VCT_EN_ADDR                         \
	MT6359_RTC_OSC32CON
#define PMIC_RTC_EOSC32_VCT_EN_MASK                         0x1
#define PMIC_RTC_EOSC32_VCT_EN_SHIFT                        11
#define PMIC_RTC_EOSC32_CHOP_EN_ADDR                        \
	MT6359_RTC_OSC32CON
#define PMIC_RTC_EOSC32_CHOP_EN_MASK                        0x1
#define PMIC_RTC_EOSC32_CHOP_EN_SHIFT                       12
#define PMIC_RTC_GP_OSC32_CON_ADDR                          \
	MT6359_RTC_OSC32CON
#define PMIC_RTC_GP_OSC32_CON_MASK                          0x3
#define PMIC_RTC_GP_OSC32_CON_SHIFT                         13
#define PMIC_RTC_REG_XOSC32_ENB_ADDR                        \
	MT6359_RTC_OSC32CON
#define PMIC_RTC_REG_XOSC32_ENB_MASK                        0x1
#define PMIC_RTC_REG_XOSC32_ENB_SHIFT                       15
#define PMIC_RTC_POWERKEY1_ADDR                             \
	MT6359_RTC_POWERKEY1
#define PMIC_RTC_POWERKEY1_MASK                             0xFFFF
#define PMIC_RTC_POWERKEY1_SHIFT                            0
#define PMIC_RTC_POWERKEY2_ADDR                             \
	MT6359_RTC_POWERKEY2
#define PMIC_RTC_POWERKEY2_MASK                             0xFFFF
#define PMIC_RTC_POWERKEY2_SHIFT                            0
#define PMIC_RTC_PDN1_ADDR                                  \
	MT6359_RTC_PDN1
#define PMIC_RTC_PDN1_MASK                                  0xFFFF
#define PMIC_RTC_PDN1_SHIFT                                 0
#define PMIC_RTC_PDN2_ADDR                                  \
	MT6359_RTC_PDN2
#define PMIC_RTC_PDN2_MASK                                  0xFFFF
#define PMIC_RTC_PDN2_SHIFT                                 0
#define PMIC_RTC_SPAR0_ADDR                                 \
	MT6359_RTC_SPAR0
#define PMIC_RTC_SPAR0_MASK                                 0xFFFF
#define PMIC_RTC_SPAR0_SHIFT                                0
#define PMIC_RTC_SPAR1_ADDR                                 \
	MT6359_RTC_SPAR1
#define PMIC_RTC_SPAR1_MASK                                 0xFFFF
#define PMIC_RTC_SPAR1_SHIFT                                0
#define PMIC_RTC_PROT_ADDR                                  \
	MT6359_RTC_PROT
#define PMIC_RTC_PROT_MASK                                  0xFFFF
#define PMIC_RTC_PROT_SHIFT                                 0
#define PMIC_RTC_DIFF_ADDR                                  \
	MT6359_RTC_DIFF
#define PMIC_RTC_DIFF_MASK                                  0xFFF
#define PMIC_RTC_DIFF_SHIFT                                 0
#define PMIC_POWER_DETECTED_ADDR                            \
	MT6359_RTC_DIFF
#define PMIC_POWER_DETECTED_MASK                            0x1
#define PMIC_POWER_DETECTED_SHIFT                           12
#define PMIC_K_EOSC32_RSV_ADDR                              \
	MT6359_RTC_DIFF
#define PMIC_K_EOSC32_RSV_MASK                              0x1
#define PMIC_K_EOSC32_RSV_SHIFT                             14
#define PMIC_CALI_RD_SEL_ADDR                               \
	MT6359_RTC_DIFF
#define PMIC_CALI_RD_SEL_MASK                               0x1
#define PMIC_CALI_RD_SEL_SHIFT                              15
#define PMIC_RTC_CALI_ADDR                                  \
	MT6359_RTC_CALI
#define PMIC_RTC_CALI_MASK                                  0x3FFF
#define PMIC_RTC_CALI_SHIFT                                 0
#define PMIC_CALI_WR_SEL_ADDR                               \
	MT6359_RTC_CALI
#define PMIC_CALI_WR_SEL_MASK                               0x1
#define PMIC_CALI_WR_SEL_SHIFT                              14
#define PMIC_K_EOSC32_OVERFLOW_ADDR                         \
	MT6359_RTC_CALI
#define PMIC_K_EOSC32_OVERFLOW_MASK                         0x1
#define PMIC_K_EOSC32_OVERFLOW_SHIFT                        15
#define PMIC_WRTGR_ADDR                                     \
	MT6359_RTC_WRTGR
#define PMIC_WRTGR_MASK                                     0x1
#define PMIC_WRTGR_SHIFT                                    0
#define PMIC_VBAT_LPSTA_RAW_ADDR                            \
	MT6359_RTC_CON
#define PMIC_VBAT_LPSTA_RAW_MASK                            0x1
#define PMIC_VBAT_LPSTA_RAW_SHIFT                           0
#define PMIC_EOSC32_LPEN_ADDR                               \
	MT6359_RTC_CON
#define PMIC_EOSC32_LPEN_MASK                               0x1
#define PMIC_EOSC32_LPEN_SHIFT                              1
#define PMIC_XOSC32_LPEN_ADDR                               \
	MT6359_RTC_CON
#define PMIC_XOSC32_LPEN_MASK                               0x1
#define PMIC_XOSC32_LPEN_SHIFT                              2
#define PMIC_LPRST_ADDR                                     \
	MT6359_RTC_CON
#define PMIC_LPRST_MASK                                     0x1
#define PMIC_LPRST_SHIFT                                    3
#define PMIC_CDBO_ADDR                                      \
	MT6359_RTC_CON
#define PMIC_CDBO_MASK                                      0x1
#define PMIC_CDBO_SHIFT                                     4
#define PMIC_F32KOB_ADDR                                    \
	MT6359_RTC_CON
#define PMIC_F32KOB_MASK                                    0x1
#define PMIC_F32KOB_SHIFT                                   5
#define PMIC_GPO_ADDR                                       \
	MT6359_RTC_CON
#define PMIC_GPO_MASK                                       0x1
#define PMIC_GPO_SHIFT                                      6
#define PMIC_GOE_ADDR                                       \
	MT6359_RTC_CON
#define PMIC_GOE_MASK                                       0x1
#define PMIC_GOE_SHIFT                                      7
#define PMIC_GSR_ADDR                                       \
	MT6359_RTC_CON
#define PMIC_GSR_MASK                                       0x1
#define PMIC_GSR_SHIFT                                      8
#define PMIC_GSMT_ADDR                                      \
	MT6359_RTC_CON
#define PMIC_GSMT_MASK                                      0x1
#define PMIC_GSMT_SHIFT                                     9
#define PMIC_GPEN_ADDR                                      \
	MT6359_RTC_CON
#define PMIC_GPEN_MASK                                      0x1
#define PMIC_GPEN_SHIFT                                     10
#define PMIC_GPU_ADDR                                       \
	MT6359_RTC_CON
#define PMIC_GPU_MASK                                       0x1
#define PMIC_GPU_SHIFT                                      11
#define PMIC_GE4_ADDR                                       \
	MT6359_RTC_CON
#define PMIC_GE4_MASK                                       0x1
#define PMIC_GE4_SHIFT                                      12
#define PMIC_GE8_ADDR                                       \
	MT6359_RTC_CON
#define PMIC_GE8_MASK                                       0x1
#define PMIC_GE8_SHIFT                                      13
#define PMIC_GPI_ADDR                                       \
	MT6359_RTC_CON
#define PMIC_GPI_MASK                                       0x1
#define PMIC_GPI_SHIFT                                      14
#define PMIC_LPSTA_RAW_ADDR                                 \
	MT6359_RTC_CON
#define PMIC_LPSTA_RAW_MASK                                 0x1
#define PMIC_LPSTA_RAW_SHIFT                                15
#define PMIC_DAT0_LOCK_ADDR                                 \
	MT6359_RTC_SEC_CTRL
#define PMIC_DAT0_LOCK_MASK                                 0x1
#define PMIC_DAT0_LOCK_SHIFT                                0
#define PMIC_DAT1_LOCK_ADDR                                 \
	MT6359_RTC_SEC_CTRL
#define PMIC_DAT1_LOCK_MASK                                 0x1
#define PMIC_DAT1_LOCK_SHIFT                                1
#define PMIC_DAT2_LOCK_ADDR                                 \
	MT6359_RTC_SEC_CTRL
#define PMIC_DAT2_LOCK_MASK                                 0x1
#define PMIC_DAT2_LOCK_SHIFT                                2
#define PMIC_RTC_INT_CNT_ADDR                               \
	MT6359_RTC_INT_CNT
#define PMIC_RTC_INT_CNT_MASK                               0x7FFF
#define PMIC_RTC_INT_CNT_SHIFT                              0
#define PMIC_RTC_SEC_DAT0_ADDR                              \
	MT6359_RTC_SEC_DAT0
#define PMIC_RTC_SEC_DAT0_MASK                              0xFFFF
#define PMIC_RTC_SEC_DAT0_SHIFT                             0
#define PMIC_RTC_SEC_DAT1_ADDR                              \
	MT6359_RTC_SEC_DAT1
#define PMIC_RTC_SEC_DAT1_MASK                              0xFFFF
#define PMIC_RTC_SEC_DAT1_SHIFT                             0
#define PMIC_RTC_SEC_DAT2_ADDR                              \
	MT6359_RTC_SEC_DAT2
#define PMIC_RTC_SEC_DAT2_MASK                              0xFFFF
#define PMIC_RTC_SEC_DAT2_SHIFT                             0
#define PMIC_RTC_SEC_ANA_ID_ADDR                            \
	MT6359_RTC_SEC_DSN_ID
#define PMIC_RTC_SEC_ANA_ID_MASK                            0xFF
#define PMIC_RTC_SEC_ANA_ID_SHIFT                           0
#define PMIC_RTC_SEC_DIG_ID_ADDR                            \
	MT6359_RTC_SEC_DSN_ID
#define PMIC_RTC_SEC_DIG_ID_MASK                            0xFF
#define PMIC_RTC_SEC_DIG_ID_SHIFT                           8
#define PMIC_RTC_SEC_ANA_MINOR_REV_ADDR                     \
	MT6359_RTC_SEC_DSN_REV0
#define PMIC_RTC_SEC_ANA_MINOR_REV_MASK                     0xF
#define PMIC_RTC_SEC_ANA_MINOR_REV_SHIFT                    0
#define PMIC_RTC_SEC_ANA_MAJOR_REV_ADDR                     \
	MT6359_RTC_SEC_DSN_REV0
#define PMIC_RTC_SEC_ANA_MAJOR_REV_MASK                     0xF
#define PMIC_RTC_SEC_ANA_MAJOR_REV_SHIFT                    4
#define PMIC_RTC_SEC_DIG_MINOR_REV_ADDR                     \
	MT6359_RTC_SEC_DSN_REV0
#define PMIC_RTC_SEC_DIG_MINOR_REV_MASK                     0xF
#define PMIC_RTC_SEC_DIG_MINOR_REV_SHIFT                    8
#define PMIC_RTC_SEC_DIG_MAJOR_REV_ADDR                     \
	MT6359_RTC_SEC_DSN_REV0
#define PMIC_RTC_SEC_DIG_MAJOR_REV_MASK                     0xF
#define PMIC_RTC_SEC_DIG_MAJOR_REV_SHIFT                    12
#define PMIC_RTC_SEC_DSN_CBS_ADDR                           \
	MT6359_RTC_SEC_DBI
#define PMIC_RTC_SEC_DSN_CBS_MASK                           0x3
#define PMIC_RTC_SEC_DSN_CBS_SHIFT                          0
#define PMIC_RTC_SEC_DSN_BIX_ADDR                           \
	MT6359_RTC_SEC_DBI
#define PMIC_RTC_SEC_DSN_BIX_MASK                           0x3
#define PMIC_RTC_SEC_DSN_BIX_SHIFT                          2
#define PMIC_RTC_SEC_DSN_ESP_ADDR                           \
	MT6359_RTC_SEC_DBI
#define PMIC_RTC_SEC_DSN_ESP_MASK                           0xFF
#define PMIC_RTC_SEC_DSN_ESP_SHIFT                          8
#define PMIC_RTC_SEC_DSN_FPI_ADDR                           \
	MT6359_RTC_SEC_DXI
#define PMIC_RTC_SEC_DSN_FPI_MASK                           0xFF
#define PMIC_RTC_SEC_DSN_FPI_SHIFT                          0
#define PMIC_TC_SECOND_SEC_ADDR                             \
	MT6359_RTC_TC_SEC_SEC
#define PMIC_TC_SECOND_SEC_MASK                             0x3F
#define PMIC_TC_SECOND_SEC_SHIFT                            0
#define PMIC_TC_MINUTE_SEC_ADDR                             \
	MT6359_RTC_TC_MIN_SEC
#define PMIC_TC_MINUTE_SEC_MASK                             0x3F
#define PMIC_TC_MINUTE_SEC_SHIFT                            0
#define PMIC_TC_HOUR_SEC_ADDR                               \
	MT6359_RTC_TC_HOU_SEC
#define PMIC_TC_HOUR_SEC_MASK                               0x1F
#define PMIC_TC_HOUR_SEC_SHIFT                              0
#define PMIC_TC_DOM_SEC_ADDR                                \
	MT6359_RTC_TC_DOM_SEC
#define PMIC_TC_DOM_SEC_MASK                                0x1F
#define PMIC_TC_DOM_SEC_SHIFT                               0
#define PMIC_TC_DOW_SEC_ADDR                                \
	MT6359_RTC_TC_DOW_SEC
#define PMIC_TC_DOW_SEC_MASK                                0x7
#define PMIC_TC_DOW_SEC_SHIFT                               0
#define PMIC_TC_MONTH_SEC_ADDR                              \
	MT6359_RTC_TC_MTH_SEC
#define PMIC_TC_MONTH_SEC_MASK                              0xF
#define PMIC_TC_MONTH_SEC_SHIFT                             0
#define PMIC_TC_YEAR_SEC_ADDR                               \
	MT6359_RTC_TC_YEA_SEC
#define PMIC_TC_YEAR_SEC_MASK                               0x7F
#define PMIC_TC_YEAR_SEC_SHIFT                              0
#define PMIC_RTC_SEC_CK_PDN_ADDR                            \
	MT6359_RTC_SEC_CK_PDN
#define PMIC_RTC_SEC_CK_PDN_MASK                            0x1
#define PMIC_RTC_SEC_CK_PDN_SHIFT                           0
#define PMIC_RTC_SEC_WRTGR_ADDR                             \
	MT6359_RTC_SEC_WRTGR
#define PMIC_RTC_SEC_WRTGR_MASK                             0x1
#define PMIC_RTC_SEC_WRTGR_SHIFT                            0
#define PMIC_DCXO_ANA_ID_ADDR                               \
	MT6359_DCXO_DSN_ID
#define PMIC_DCXO_ANA_ID_MASK                               0xFF
#define PMIC_DCXO_ANA_ID_SHIFT                              0
#define PMIC_DCXO_DIG_ID_ADDR                               \
	MT6359_DCXO_DSN_ID
#define PMIC_DCXO_DIG_ID_MASK                               0xFF
#define PMIC_DCXO_DIG_ID_SHIFT                              8
#define PMIC_DCXO_ANA_MINOR_REV_ADDR                        \
	MT6359_DCXO_DSN_REV0
#define PMIC_DCXO_ANA_MINOR_REV_MASK                        0xF
#define PMIC_DCXO_ANA_MINOR_REV_SHIFT                       0
#define PMIC_DCXO_ANA_MAJOR_REV_ADDR                        \
	MT6359_DCXO_DSN_REV0
#define PMIC_DCXO_ANA_MAJOR_REV_MASK                        0xF
#define PMIC_DCXO_ANA_MAJOR_REV_SHIFT                       4
#define PMIC_DCXO_DIG_MINOR_REV_ADDR                        \
	MT6359_DCXO_DSN_REV0
#define PMIC_DCXO_DIG_MINOR_REV_MASK                        0xF
#define PMIC_DCXO_DIG_MINOR_REV_SHIFT                       8
#define PMIC_DCXO_DIG_MAJOR_REV_ADDR                        \
	MT6359_DCXO_DSN_REV0
#define PMIC_DCXO_DIG_MAJOR_REV_MASK                        0xF
#define PMIC_DCXO_DIG_MAJOR_REV_SHIFT                       12
#define PMIC_DCXO_DSN_CBS_ADDR                              \
	MT6359_DCXO_DSN_DBI
#define PMIC_DCXO_DSN_CBS_MASK                              0x3
#define PMIC_DCXO_DSN_CBS_SHIFT                             0
#define PMIC_DCXO_DSN_BIX_ADDR                              \
	MT6359_DCXO_DSN_DBI
#define PMIC_DCXO_DSN_BIX_MASK                              0x3
#define PMIC_DCXO_DSN_BIX_SHIFT                             2
#define PMIC_DCXO_DSN_ESP_ADDR                              \
	MT6359_DCXO_DSN_DBI
#define PMIC_DCXO_DSN_ESP_MASK                              0xFF
#define PMIC_DCXO_DSN_ESP_SHIFT                             8
#define PMIC_DCXO_DSN_FPI_ADDR                              \
	MT6359_DCXO_DSN_DXI
#define PMIC_DCXO_DSN_FPI_MASK                              0xFF
#define PMIC_DCXO_DSN_FPI_SHIFT                             0
#define PMIC_XO_EXTBUF1_MODE_ADDR                           \
	MT6359_DCXO_CW00
#define PMIC_XO_EXTBUF1_MODE_MASK                           0x3
#define PMIC_XO_EXTBUF1_MODE_SHIFT                          0
#define PMIC_XO_EXTBUF1_EN_M_ADDR                           \
	MT6359_DCXO_CW00
#define PMIC_XO_EXTBUF1_EN_M_MASK                           0x1
#define PMIC_XO_EXTBUF1_EN_M_SHIFT                          2
#define PMIC_XO_EXTBUF2_MODE_ADDR                           \
	MT6359_DCXO_CW00
#define PMIC_XO_EXTBUF2_MODE_MASK                           0x3
#define PMIC_XO_EXTBUF2_MODE_SHIFT                          3
#define PMIC_XO_EXTBUF2_EN_M_ADDR                           \
	MT6359_DCXO_CW00
#define PMIC_XO_EXTBUF2_EN_M_MASK                           0x1
#define PMIC_XO_EXTBUF2_EN_M_SHIFT                          5
#define PMIC_XO_EXTBUF3_MODE_ADDR                           \
	MT6359_DCXO_CW00
#define PMIC_XO_EXTBUF3_MODE_MASK                           0x3
#define PMIC_XO_EXTBUF3_MODE_SHIFT                          6
#define PMIC_XO_EXTBUF3_EN_M_ADDR                           \
	MT6359_DCXO_CW00
#define PMIC_XO_EXTBUF3_EN_M_MASK                           0x1
#define PMIC_XO_EXTBUF3_EN_M_SHIFT                          8
#define PMIC_XO_EXTBUF4_MODE_ADDR                           \
	MT6359_DCXO_CW00
#define PMIC_XO_EXTBUF4_MODE_MASK                           0x3
#define PMIC_XO_EXTBUF4_MODE_SHIFT                          9
#define PMIC_XO_EXTBUF4_EN_M_ADDR                           \
	MT6359_DCXO_CW00
#define PMIC_XO_EXTBUF4_EN_M_MASK                           0x1
#define PMIC_XO_EXTBUF4_EN_M_SHIFT                          11
#define PMIC_XO_BB_LPM_EN_M_ADDR                            \
	MT6359_DCXO_CW00
#define PMIC_XO_BB_LPM_EN_M_MASK                            0x1
#define PMIC_XO_BB_LPM_EN_M_SHIFT                           12
#define PMIC_XO_ENBB_MAN_ADDR                               \
	MT6359_DCXO_CW00
#define PMIC_XO_ENBB_MAN_MASK                               0x1
#define PMIC_XO_ENBB_MAN_SHIFT                              13
#define PMIC_XO_ENBB_EN_M_ADDR                              \
	MT6359_DCXO_CW00
#define PMIC_XO_ENBB_EN_M_MASK                              0x1
#define PMIC_XO_ENBB_EN_M_SHIFT                             14
#define PMIC_XO_CLKSEL_MAN_ADDR                             \
	MT6359_DCXO_CW00
#define PMIC_XO_CLKSEL_MAN_MASK                             0x1
#define PMIC_XO_CLKSEL_MAN_SHIFT                            15
#define PMIC_DCXO_CW00_SET_ADDR                             \
	MT6359_DCXO_CW00_SET
#define PMIC_DCXO_CW00_SET_MASK                             0xFFFF
#define PMIC_DCXO_CW00_SET_SHIFT                            0
#define PMIC_DCXO_CW00_CLR_ADDR                             \
	MT6359_DCXO_CW00_CLR
#define PMIC_DCXO_CW00_CLR_MASK                             0xFFFF
#define PMIC_DCXO_CW00_CLR_SHIFT                            0
#define PMIC_XO_CLKSEL_EN_M_ADDR                            \
	MT6359_DCXO_CW01
#define PMIC_XO_CLKSEL_EN_M_MASK                            0x1
#define PMIC_XO_CLKSEL_EN_M_SHIFT                           0
#define PMIC_XO_EXTBUF1_CKG_MAN_ADDR                        \
	MT6359_DCXO_CW01
#define PMIC_XO_EXTBUF1_CKG_MAN_MASK                        0x1
#define PMIC_XO_EXTBUF1_CKG_MAN_SHIFT                       1
#define PMIC_XO_EXTBUF1_CKG_EN_M_ADDR                       \
	MT6359_DCXO_CW01
#define PMIC_XO_EXTBUF1_CKG_EN_M_MASK                       0x1
#define PMIC_XO_EXTBUF1_CKG_EN_M_SHIFT                      2
#define PMIC_XO_EXTBUF2_CKG_MAN_ADDR                        \
	MT6359_DCXO_CW01
#define PMIC_XO_EXTBUF2_CKG_MAN_MASK                        0x1
#define PMIC_XO_EXTBUF2_CKG_MAN_SHIFT                       3
#define PMIC_XO_EXTBUF2_CKG_EN_M_ADDR                       \
	MT6359_DCXO_CW01
#define PMIC_XO_EXTBUF2_CKG_EN_M_MASK                       0x1
#define PMIC_XO_EXTBUF2_CKG_EN_M_SHIFT                      4
#define PMIC_XO_EXTBUF3_CKG_MAN_ADDR                        \
	MT6359_DCXO_CW01
#define PMIC_XO_EXTBUF3_CKG_MAN_MASK                        0x1
#define PMIC_XO_EXTBUF3_CKG_MAN_SHIFT                       5
#define PMIC_XO_EXTBUF3_CKG_EN_M_ADDR                       \
	MT6359_DCXO_CW01
#define PMIC_XO_EXTBUF3_CKG_EN_M_MASK                       0x1
#define PMIC_XO_EXTBUF3_CKG_EN_M_SHIFT                      6
#define PMIC_XO_EXTBUF4_CKG_MAN_ADDR                        \
	MT6359_DCXO_CW01
#define PMIC_XO_EXTBUF4_CKG_MAN_MASK                        0x1
#define PMIC_XO_EXTBUF4_CKG_MAN_SHIFT                       7
#define PMIC_XO_EXTBUF4_CKG_EN_M_ADDR                       \
	MT6359_DCXO_CW01
#define PMIC_XO_EXTBUF4_CKG_EN_M_MASK                       0x1
#define PMIC_XO_EXTBUF4_CKG_EN_M_SHIFT                      8
#define PMIC_XO_HV_PBUF_MAN_ADDR                            \
	MT6359_DCXO_CW01
#define PMIC_XO_HV_PBUF_MAN_MASK                            0x1
#define PMIC_XO_HV_PBUF_MAN_SHIFT                           9
#define PMIC_XO_HV_PBUF_EN_SYNC_M_ADDR                      \
	MT6359_DCXO_CW01
#define PMIC_XO_HV_PBUF_EN_SYNC_M_MASK                      0x1
#define PMIC_XO_HV_PBUF_EN_SYNC_M_SHIFT                     10
#define PMIC_XO_HV_PBUFBIAS_EN_M_ADDR                       \
	MT6359_DCXO_CW01
#define PMIC_XO_HV_PBUFBIAS_EN_M_MASK                       0x1
#define PMIC_XO_HV_PBUFBIAS_EN_M_SHIFT                      11
#define PMIC_XO_LV_PBUF_MAN_ADDR                            \
	MT6359_DCXO_CW01
#define PMIC_XO_LV_PBUF_MAN_MASK                            0x1
#define PMIC_XO_LV_PBUF_MAN_SHIFT                           12
#define PMIC_XO_LV_PBUFBIAS_EN_M_ADDR                       \
	MT6359_DCXO_CW01
#define PMIC_XO_LV_PBUFBIAS_EN_M_MASK                       0x1
#define PMIC_XO_LV_PBUFBIAS_EN_M_SHIFT                      13
#define PMIC_XO_LV_PBUF_EN_M_ADDR                           \
	MT6359_DCXO_CW01
#define PMIC_XO_LV_PBUF_EN_M_MASK                           0x1
#define PMIC_XO_LV_PBUF_EN_M_SHIFT                          14
#define PMIC_XO_BBLPM_CKSEL_M_ADDR                          \
	MT6359_DCXO_CW01
#define PMIC_XO_BBLPM_CKSEL_M_MASK                          0x1
#define PMIC_XO_BBLPM_CKSEL_M_SHIFT                         15
#define PMIC_XO_EN32K_MAN_ADDR                              \
	MT6359_DCXO_CW02
#define PMIC_XO_EN32K_MAN_MASK                              0x1
#define PMIC_XO_EN32K_MAN_SHIFT                             0
#define PMIC_XO_EN32K_M_ADDR                                \
	MT6359_DCXO_CW02
#define PMIC_XO_EN32K_M_MASK                                0x1
#define PMIC_XO_EN32K_M_SHIFT                               1
#define PMIC_RG_XO_CBANK_POL_ADDR                           \
	MT6359_DCXO_CW02
#define PMIC_RG_XO_CBANK_POL_MASK                           0x1
#define PMIC_RG_XO_CBANK_POL_SHIFT                          2
#define PMIC_XO_XMODE_M_ADDR                                \
	MT6359_DCXO_CW02
#define PMIC_XO_XMODE_M_MASK                                0x1
#define PMIC_XO_XMODE_M_SHIFT                               3
#define PMIC_XO_STRUP_MODE_ADDR                             \
	MT6359_DCXO_CW02
#define PMIC_XO_STRUP_MODE_MASK                             0x1
#define PMIC_XO_STRUP_MODE_SHIFT                            4
#define PMIC_RG_XO_PCTAT_CCOMP_ADDR                         \
	MT6359_DCXO_CW02
#define PMIC_RG_XO_PCTAT_CCOMP_MASK                         0x3
#define PMIC_RG_XO_PCTAT_CCOMP_SHIFT                        5
#define PMIC_RG_XO_VTEST_SEL_MUX_ADDR                       \
	MT6359_DCXO_CW02
#define PMIC_RG_XO_VTEST_SEL_MUX_MASK                       0x1F
#define PMIC_RG_XO_VTEST_SEL_MUX_SHIFT                      7
#define PMIC_XO_SWRST_ADDR                                  \
	MT6359_DCXO_CW02
#define PMIC_XO_SWRST_MASK                                  0x1
#define PMIC_XO_SWRST_SHIFT                                 12
#define PMIC_XO_CBANK_SYNC_DYN_ADDR                         \
	MT6359_DCXO_CW02
#define PMIC_XO_CBANK_SYNC_DYN_MASK                         0x1
#define PMIC_XO_CBANK_SYNC_DYN_SHIFT                        13
#define PMIC_XO_PCTAT_EN_MAN_ADDR                           \
	MT6359_DCXO_CW02
#define PMIC_XO_PCTAT_EN_MAN_MASK                           0x1
#define PMIC_XO_PCTAT_EN_MAN_SHIFT                          14
#define PMIC_XO_PCTAT_EN_M_ADDR                             \
	MT6359_DCXO_CW02
#define PMIC_XO_PCTAT_EN_M_MASK                             0x1
#define PMIC_XO_PCTAT_EN_M_SHIFT                            15
#define PMIC_XO_PMU_CKEN_M_ADDR                             \
	MT6359_DCXO_CW03
#define PMIC_XO_PMU_CKEN_M_MASK                             0x1
#define PMIC_XO_PMU_CKEN_M_SHIFT                            0
#define PMIC_XO_PMU_CKEN_MAN_ADDR                           \
	MT6359_DCXO_CW03
#define PMIC_XO_PMU_CKEN_MAN_MASK                           0x1
#define PMIC_XO_PMU_CKEN_MAN_SHIFT                          1
#define PMIC_XO_EXTBUF6_CKG_MAN_ADDR                        \
	MT6359_DCXO_CW03
#define PMIC_XO_EXTBUF6_CKG_MAN_MASK                        0x1
#define PMIC_XO_EXTBUF6_CKG_MAN_SHIFT                       2
#define PMIC_XO_EXTBUF6_CKG_EN_M_ADDR                       \
	MT6359_DCXO_CW03
#define PMIC_XO_EXTBUF6_CKG_EN_M_MASK                       0x1
#define PMIC_XO_EXTBUF6_CKG_EN_M_SHIFT                      3
#define PMIC_XO_EXTBUF7_CKG_MAN_ADDR                        \
	MT6359_DCXO_CW03
#define PMIC_XO_EXTBUF7_CKG_MAN_MASK                        0x1
#define PMIC_XO_EXTBUF7_CKG_MAN_SHIFT                       4
#define PMIC_XO_EXTBUF7_CKG_EN_M_ADDR                       \
	MT6359_DCXO_CW03
#define PMIC_XO_EXTBUF7_CKG_EN_M_MASK                       0x1
#define PMIC_XO_EXTBUF7_CKG_EN_M_SHIFT                      5
#define PMIC_RG_XO_CORE_LPM_ISEL_ADDR                       \
	MT6359_DCXO_CW03
#define PMIC_RG_XO_CORE_LPM_ISEL_MASK                       0x1F
#define PMIC_RG_XO_CORE_LPM_ISEL_SHIFT                      6
#define PMIC_XO_FPM_ISEL_M_ADDR                             \
	MT6359_DCXO_CW03
#define PMIC_XO_FPM_ISEL_M_MASK                             0x1F
#define PMIC_XO_FPM_ISEL_M_SHIFT                            11
#define PMIC_XO_CDAC_FPM_ADDR                               \
	MT6359_DCXO_CW04
#define PMIC_XO_CDAC_FPM_MASK                               0xFF
#define PMIC_XO_CDAC_FPM_SHIFT                              0
#define PMIC_XO_CDAC_LPM_ADDR                               \
	MT6359_DCXO_CW04
#define PMIC_XO_CDAC_LPM_MASK                               0xFF
#define PMIC_XO_CDAC_LPM_SHIFT                              8
#define PMIC_XO_32KDIV_NFRAC_FPM_ADDR                       \
	MT6359_DCXO_CW05
#define PMIC_XO_32KDIV_NFRAC_FPM_MASK                       0x3FFF
#define PMIC_XO_32KDIV_NFRAC_FPM_SHIFT                      0
#define PMIC_XO_COFST_FPM_ADDR                              \
	MT6359_DCXO_CW05
#define PMIC_XO_COFST_FPM_MASK                              0x3
#define PMIC_XO_COFST_FPM_SHIFT                             14
#define PMIC_XO_32KDIV_NFRAC_LPM_ADDR                       \
	MT6359_DCXO_CW06
#define PMIC_XO_32KDIV_NFRAC_LPM_MASK                       0x3FFF
#define PMIC_XO_32KDIV_NFRAC_LPM_SHIFT                      0
#define PMIC_XO_COFST_LPM_ADDR                              \
	MT6359_DCXO_CW06
#define PMIC_XO_COFST_LPM_MASK                              0x3
#define PMIC_XO_COFST_LPM_SHIFT                             14
#define PMIC_XO_CORE_MAN_ADDR                               \
	MT6359_DCXO_CW07
#define PMIC_XO_CORE_MAN_MASK                               0x1
#define PMIC_XO_CORE_MAN_SHIFT                              0
#define PMIC_XO_CORE_EN_M_ADDR                              \
	MT6359_DCXO_CW07
#define PMIC_XO_CORE_EN_M_MASK                              0x1
#define PMIC_XO_CORE_EN_M_SHIFT                             1
#define PMIC_XO_CORE_TURBO_EN_SYNC_M_ADDR                   \
	MT6359_DCXO_CW07
#define PMIC_XO_CORE_TURBO_EN_SYNC_M_MASK                   0x1
#define PMIC_XO_CORE_TURBO_EN_SYNC_M_SHIFT                  2
#define PMIC_RG_XO_PCTAT_IS_EN_ADDR                         \
	MT6359_DCXO_CW07
#define PMIC_RG_XO_PCTAT_IS_EN_MASK                         0x1
#define PMIC_RG_XO_PCTAT_IS_EN_SHIFT                        3
#define PMIC_XO_STARTUP_EN_M_ADDR                           \
	MT6359_DCXO_CW07
#define PMIC_XO_STARTUP_EN_M_MASK                           0x1
#define PMIC_XO_STARTUP_EN_M_SHIFT                          4
#define PMIC_RG_XO_CMP_GSEL_ADDR                            \
	MT6359_DCXO_CW07
#define PMIC_RG_XO_CMP_GSEL_MASK                            0x3
#define PMIC_RG_XO_CMP_GSEL_SHIFT                           5
#define PMIC_XO_CORE_VBSEL_SYNC_M_ADDR                      \
	MT6359_DCXO_CW07
#define PMIC_XO_CORE_VBSEL_SYNC_M_MASK                      0x1
#define PMIC_XO_CORE_VBSEL_SYNC_M_SHIFT                     7
#define PMIC_XO_CORE_FPMBIAS_EN_M_ADDR                      \
	MT6359_DCXO_CW07
#define PMIC_XO_CORE_FPMBIAS_EN_M_MASK                      0x1
#define PMIC_XO_CORE_FPMBIAS_EN_M_SHIFT                     8
#define PMIC_XO_CORE_LPMCF_SYNC_FPM_ADDR                    \
	MT6359_DCXO_CW07
#define PMIC_XO_CORE_LPMCF_SYNC_FPM_MASK                    0x1
#define PMIC_XO_CORE_LPMCF_SYNC_FPM_SHIFT                   9
#define PMIC_XO_CORE_LPMCF_SYNC_LPM_ADDR                    \
	MT6359_DCXO_CW07
#define PMIC_XO_CORE_LPMCF_SYNC_LPM_MASK                    0x1
#define PMIC_XO_CORE_LPMCF_SYNC_LPM_SHIFT                   10
#define PMIC_RG_XO_CORE_LPM_ISEL_MAN_ADDR                   \
	MT6359_DCXO_CW07
#define PMIC_RG_XO_CORE_LPM_ISEL_MAN_MASK                   0x1
#define PMIC_RG_XO_CORE_LPM_ISEL_MAN_SHIFT                  11
#define PMIC_RG_XO_CORE_LPM_IDAC_ADDR                       \
	MT6359_DCXO_CW07
#define PMIC_RG_XO_CORE_LPM_IDAC_MASK                       0xF
#define PMIC_RG_XO_CORE_LPM_IDAC_SHIFT                      12
#define PMIC_XO_AAC_CMP_MAN_ADDR                            \
	MT6359_DCXO_CW08
#define PMIC_XO_AAC_CMP_MAN_MASK                            0x1
#define PMIC_XO_AAC_CMP_MAN_SHIFT                           0
#define PMIC_XO_AAC_EN_M_ADDR                               \
	MT6359_DCXO_CW08
#define PMIC_XO_AAC_EN_M_MASK                               0x1
#define PMIC_XO_AAC_EN_M_SHIFT                              1
#define PMIC_XO_PMIC_TOP_DIG_SW_ADDR                        \
	MT6359_DCXO_CW08
#define PMIC_XO_PMIC_TOP_DIG_SW_MASK                        0x1
#define PMIC_XO_PMIC_TOP_DIG_SW_SHIFT                       2
#define PMIC_XO_CMP_EN_M_ADDR                               \
	MT6359_DCXO_CW08
#define PMIC_XO_CMP_EN_M_MASK                               0x1
#define PMIC_XO_CMP_EN_M_SHIFT                              3
#define PMIC_XO_AAC_VSEL_M_ADDR                             \
	MT6359_DCXO_CW08
#define PMIC_XO_AAC_VSEL_M_MASK                             0xF
#define PMIC_XO_AAC_VSEL_M_SHIFT                            4
#define PMIC_RG_XO_AAC_X1EN_ADDR                            \
	MT6359_DCXO_CW08
#define PMIC_RG_XO_AAC_X1EN_MASK                            0x1
#define PMIC_RG_XO_AAC_X1EN_SHIFT                           8
#define PMIC_RG_XO_LVBUF_CKSEL_ADDR                         \
	MT6359_DCXO_CW08
#define PMIC_RG_XO_LVBUF_CKSEL_MASK                         0x1
#define PMIC_RG_XO_LVBUF_CKSEL_SHIFT                        9
#define PMIC_RG_XO_RFCK_EXTBUF_LP_ADDR                      \
	MT6359_DCXO_CW08
#define PMIC_RG_XO_RFCK_EXTBUF_LP_MASK                      0x1
#define PMIC_RG_XO_RFCK_EXTBUF_LP_SHIFT                     10
#define PMIC_RG_XO_BBCK_EXTBUF_LP_ADDR                      \
	MT6359_DCXO_CW08
#define PMIC_RG_XO_BBCK_EXTBUF_LP_MASK                      0x1
#define PMIC_RG_XO_BBCK_EXTBUF_LP_SHIFT                     11
#define PMIC_XO_AAC_FPM_TIME_ADDR                           \
	MT6359_DCXO_CW08
#define PMIC_XO_AAC_FPM_TIME_MASK                           0x3
#define PMIC_XO_AAC_FPM_TIME_SHIFT                          12
#define PMIC_XO_AAC_ISEL_MAN_ADDR                           \
	MT6359_DCXO_CW08
#define PMIC_XO_AAC_ISEL_MAN_MASK                           0x1
#define PMIC_XO_AAC_ISEL_MAN_SHIFT                          14
#define PMIC_XO_AAC_FPM_SWEN_ADDR                           \
	MT6359_DCXO_CW08
#define PMIC_XO_AAC_FPM_SWEN_MASK                           0x1
#define PMIC_XO_AAC_FPM_SWEN_SHIFT                          15
#define PMIC_XO_32KDIV_SWRST_ADDR                           \
	MT6359_DCXO_CW09
#define PMIC_XO_32KDIV_SWRST_MASK                           0x1
#define PMIC_XO_32KDIV_SWRST_SHIFT                          0
#define PMIC_XO_32KDIV_RATIO_MAN_ADDR                       \
	MT6359_DCXO_CW09
#define PMIC_XO_32KDIV_RATIO_MAN_MASK                       0x1
#define PMIC_XO_32KDIV_RATIO_MAN_SHIFT                      1
#define PMIC_XO_32KDIV_TEST_EN_ADDR                         \
	MT6359_DCXO_CW09
#define PMIC_XO_32KDIV_TEST_EN_MASK                         0x1
#define PMIC_XO_32KDIV_TEST_EN_SHIFT                        2
#define PMIC_XO_CTL_SYNC_BUF_MAN_ADDR                       \
	MT6359_DCXO_CW09
#define PMIC_XO_CTL_SYNC_BUF_MAN_MASK                       0x1
#define PMIC_XO_CTL_SYNC_BUF_MAN_SHIFT                      3
#define PMIC_XO_CTL_SYNC_BUF_EN_M_ADDR                      \
	MT6359_DCXO_CW09
#define PMIC_XO_CTL_SYNC_BUF_EN_M_MASK                      0x1
#define PMIC_XO_CTL_SYNC_BUF_EN_M_SHIFT                     4
#define PMIC_RG_XO_HV_PBUF_VSET_ADDR                        \
	MT6359_DCXO_CW09
#define PMIC_RG_XO_HV_PBUF_VSET_MASK                        0xF
#define PMIC_RG_XO_HV_PBUF_VSET_SHIFT                       5
#define PMIC_XO_EXTBUF6_MODE_ADDR                           \
	MT6359_DCXO_CW09
#define PMIC_XO_EXTBUF6_MODE_MASK                           0x3
#define PMIC_XO_EXTBUF6_MODE_SHIFT                          9
#define PMIC_XO_EXTBUF6_EN_M_ADDR                           \
	MT6359_DCXO_CW09
#define PMIC_XO_EXTBUF6_EN_M_MASK                           0x1
#define PMIC_XO_EXTBUF6_EN_M_SHIFT                          11
#define PMIC_XO_EXTBUF7_MODE_ADDR                           \
	MT6359_DCXO_CW09
#define PMIC_XO_EXTBUF7_MODE_MASK                           0x3
#define PMIC_XO_EXTBUF7_MODE_SHIFT                          12
#define PMIC_XO_EXTBUF7_EN_M_ADDR                           \
	MT6359_DCXO_CW09
#define PMIC_XO_EXTBUF7_EN_M_MASK                           0x1
#define PMIC_XO_EXTBUF7_EN_M_SHIFT                          14
#define PMIC_DCXO_CW09_SET_ADDR                             \
	MT6359_DCXO_CW09_SET
#define PMIC_DCXO_CW09_SET_MASK                             0xFFFF
#define PMIC_DCXO_CW09_SET_SHIFT                            0
#define PMIC_DCXO_CW09_CLR_ADDR                             \
	MT6359_DCXO_CW09_CLR
#define PMIC_DCXO_CW09_CLR_MASK                             0xFFFF
#define PMIC_DCXO_CW09_CLR_SHIFT                            0
#define PMIC_XO_MDB_TBO_EN_SEL_ADDR                         \
	MT6359_DCXO_CW10
#define PMIC_XO_MDB_TBO_EN_SEL_MASK                         0x1
#define PMIC_XO_MDB_TBO_EN_SEL_SHIFT                        0
#define PMIC_XO_EXTBUF4_CLKSEL_MAN_ADDR                     \
	MT6359_DCXO_CW10
#define PMIC_XO_EXTBUF4_CLKSEL_MAN_MASK                     0x1
#define PMIC_XO_EXTBUF4_CLKSEL_MAN_SHIFT                    1
#define PMIC_XO_VIO18PG_BUFEN_ADDR                          \
	MT6359_DCXO_CW10
#define PMIC_XO_VIO18PG_BUFEN_MASK                          0x1
#define PMIC_XO_VIO18PG_BUFEN_SHIFT                         2
#define PMIC_XO_CAL_EN_MAN_ADDR                             \
	MT6359_DCXO_CW10
#define PMIC_XO_CAL_EN_MAN_MASK                             0x1
#define PMIC_XO_CAL_EN_MAN_SHIFT                            3
#define PMIC_XO_CAL_EN_M_ADDR                               \
	MT6359_DCXO_CW10
#define PMIC_XO_CAL_EN_M_MASK                               0x1
#define PMIC_XO_CAL_EN_M_SHIFT                              4
#define PMIC_RG_XO_CORE_OSCTD_ADDR                          \
	MT6359_DCXO_CW10
#define PMIC_RG_XO_CORE_OSCTD_MASK                          0x3
#define PMIC_RG_XO_CORE_OSCTD_SHIFT                         5
#define PMIC_XO_THADC_EN_ADDR                               \
	MT6359_DCXO_CW10
#define PMIC_XO_THADC_EN_MASK                               0x1
#define PMIC_XO_THADC_EN_SHIFT                              7
#define PMIC_RG_XO_SYNC_CKPOL_ADDR                          \
	MT6359_DCXO_CW10
#define PMIC_RG_XO_SYNC_CKPOL_MASK                          0x1
#define PMIC_RG_XO_SYNC_CKPOL_SHIFT                         8
#define PMIC_RG_XO_CORE_FPM_IDAC_ADDR                       \
	MT6359_DCXO_CW10
#define PMIC_RG_XO_CORE_FPM_IDAC_MASK                       0x3
#define PMIC_RG_XO_CORE_FPM_IDAC_SHIFT                      9
#define PMIC_RG_XO_CTL_POL_ADDR                             \
	MT6359_DCXO_CW10
#define PMIC_RG_XO_CTL_POL_MASK                             0x1
#define PMIC_RG_XO_CTL_POL_SHIFT                            11
#define PMIC_RG_XO_CTL_SYNC_BYP_ADDR                        \
	MT6359_DCXO_CW10
#define PMIC_RG_XO_CTL_SYNC_BYP_MASK                        0x1
#define PMIC_RG_XO_CTL_SYNC_BYP_SHIFT                       12
#define PMIC_RG_XO_VXO22PG_MAN_ADDR                         \
	MT6359_DCXO_CW10
#define PMIC_RG_XO_VXO22PG_MAN_MASK                         0x1
#define PMIC_RG_XO_VXO22PG_MAN_SHIFT                        13
#define PMIC_RG_XO_HV_PBUF_BYP_ADDR                         \
	MT6359_DCXO_CW10
#define PMIC_RG_XO_HV_PBUF_BYP_MASK                         0x1
#define PMIC_RG_XO_HV_PBUF_BYP_SHIFT                        14
#define PMIC_RG_XO_HV_PBUF_ENCL_ADDR                        \
	MT6359_DCXO_CW10
#define PMIC_RG_XO_HV_PBUF_ENCL_MASK                        0x1
#define PMIC_RG_XO_HV_PBUF_ENCL_SHIFT                       15
#define PMIC_RG_XO_CORE_VGBIAS_VSET_ADDR                    \
	MT6359_DCXO_CW11
#define PMIC_RG_XO_CORE_VGBIAS_VSET_MASK                    0x7
#define PMIC_RG_XO_CORE_VGBIAS_VSET_SHIFT                   0
#define PMIC_XO_CORE_TURBO_EN_SYNC_MAN_ADDR                 \
	MT6359_DCXO_CW11
#define PMIC_XO_CORE_TURBO_EN_SYNC_MAN_MASK                 0x1
#define PMIC_XO_CORE_TURBO_EN_SYNC_MAN_SHIFT                3
#define PMIC_RG_XO_HV_PBUF_ISET_ADDR                        \
	MT6359_DCXO_CW11
#define PMIC_RG_XO_HV_PBUF_ISET_MASK                        0x3
#define PMIC_RG_XO_HV_PBUF_ISET_SHIFT                       4
#define PMIC_RG_XO_HEATER_SEL_ADDR                          \
	MT6359_DCXO_CW11
#define PMIC_RG_XO_HEATER_SEL_MASK                          0x3
#define PMIC_RG_XO_HEATER_SEL_SHIFT                         6
#define PMIC_RG_XO_RESERVED6_ADDR                           \
	MT6359_DCXO_CW11
#define PMIC_RG_XO_RESERVED6_MASK                           0x1
#define PMIC_RG_XO_RESERVED6_SHIFT                          8
#define PMIC_RG_XO_VOW_EN_ADDR                              \
	MT6359_DCXO_CW11
#define PMIC_RG_XO_VOW_EN_MASK                              0x1
#define PMIC_RG_XO_VOW_EN_SHIFT                             9
#define PMIC_RG_XO_LV_PBUF_ISET_ADDR                        \
	MT6359_DCXO_CW11
#define PMIC_RG_XO_LV_PBUF_ISET_MASK                        0x7
#define PMIC_RG_XO_LV_PBUF_ISET_SHIFT                       10
#define PMIC_RG_XO_LV_PBUF_FPMISET_ADDR                     \
	MT6359_DCXO_CW11
#define PMIC_RG_XO_LV_PBUF_FPMISET_MASK                     0x7
#define PMIC_RG_XO_LV_PBUF_FPMISET_SHIFT                    13
#define PMIC_XO_BB_LPM_EN_SEL_ADDR                          \
	MT6359_DCXO_CW12
#define PMIC_XO_BB_LPM_EN_SEL_MASK                          0x1
#define PMIC_XO_BB_LPM_EN_SEL_SHIFT                         0
#define PMIC_XO_EXTBUF1_BBLPM_EN_MASK_ADDR                  \
	MT6359_DCXO_CW12
#define PMIC_XO_EXTBUF1_BBLPM_EN_MASK_MASK                  0x1
#define PMIC_XO_EXTBUF1_BBLPM_EN_MASK_SHIFT                 1
#define PMIC_XO_EXTBUF2_BBLPM_EN_MASK_ADDR                  \
	MT6359_DCXO_CW12
#define PMIC_XO_EXTBUF2_BBLPM_EN_MASK_MASK                  0x1
#define PMIC_XO_EXTBUF2_BBLPM_EN_MASK_SHIFT                 2
#define PMIC_XO_EXTBUF3_BBLPM_EN_MASK_ADDR                  \
	MT6359_DCXO_CW12
#define PMIC_XO_EXTBUF3_BBLPM_EN_MASK_MASK                  0x1
#define PMIC_XO_EXTBUF3_BBLPM_EN_MASK_SHIFT                 3
#define PMIC_XO_EXTBUF4_BBLPM_EN_MASK_ADDR                  \
	MT6359_DCXO_CW12
#define PMIC_XO_EXTBUF4_BBLPM_EN_MASK_MASK                  0x1
#define PMIC_XO_EXTBUF4_BBLPM_EN_MASK_SHIFT                 4
#define PMIC_XO_EXTBUF6_BBLPM_EN_MASK_ADDR                  \
	MT6359_DCXO_CW12
#define PMIC_XO_EXTBUF6_BBLPM_EN_MASK_MASK                  0x1
#define PMIC_XO_EXTBUF6_BBLPM_EN_MASK_SHIFT                 5
#define PMIC_XO_EXTBUF7_BBLPM_EN_MASK_ADDR                  \
	MT6359_DCXO_CW12
#define PMIC_XO_EXTBUF7_BBLPM_EN_MASK_MASK                  0x1
#define PMIC_XO_EXTBUF7_BBLPM_EN_MASK_SHIFT                 6
#define PMIC_RG_XO_DIG26M_DIV4_32KDIV_ADDR                  \
	MT6359_DCXO_CW12
#define PMIC_RG_XO_DIG26M_DIV4_32KDIV_MASK                  0x1
#define PMIC_RG_XO_DIG26M_DIV4_32KDIV_SHIFT                 7
#define PMIC_RG_XO_BBLPM_FREQ_FPM_ADDR                      \
	MT6359_DCXO_CW12
#define PMIC_RG_XO_BBLPM_FREQ_FPM_MASK                      0x1
#define PMIC_RG_XO_BBLPM_FREQ_FPM_SHIFT                     8
#define PMIC_RG_XO_EXTBUF2_INV_ADDR                         \
	MT6359_DCXO_CW12
#define PMIC_RG_XO_EXTBUF2_INV_MASK                         0x1
#define PMIC_RG_XO_EXTBUF2_INV_SHIFT                        9
#define PMIC_RG_XO_EXTBUF3_INV_ADDR                         \
	MT6359_DCXO_CW12
#define PMIC_RG_XO_EXTBUF3_INV_MASK                         0x1
#define PMIC_RG_XO_EXTBUF3_INV_SHIFT                        10
#define PMIC_XO_THADC_EN_MAN_ADDR                           \
	MT6359_DCXO_CW12
#define PMIC_XO_THADC_EN_MAN_MASK                           0x1
#define PMIC_XO_THADC_EN_MAN_SHIFT                          11
#define PMIC_XO_EXTBUF2_CLKSEL_MAN_ADDR                     \
	MT6359_DCXO_CW12
#define PMIC_XO_EXTBUF2_CLKSEL_MAN_MASK                     0x1
#define PMIC_XO_EXTBUF2_CLKSEL_MAN_SHIFT                    12
#define PMIC_RG_XO_AUDIO_EN_ADDR                            \
	MT6359_DCXO_CW12
#define PMIC_RG_XO_AUDIO_EN_MASK                            0x1
#define PMIC_RG_XO_AUDIO_EN_SHIFT                           13
#define PMIC_RG_XO_AUDIO_ATTEN_ADDR                         \
	MT6359_DCXO_CW12
#define PMIC_RG_XO_AUDIO_ATTEN_MASK                         0x3
#define PMIC_RG_XO_AUDIO_ATTEN_SHIFT                        14
#define PMIC_RG_XO_EXTBUF2_SRSEL_ADDR                       \
	MT6359_DCXO_CW13
#define PMIC_RG_XO_EXTBUF2_SRSEL_MASK                       0x7
#define PMIC_RG_XO_EXTBUF2_SRSEL_SHIFT                      0
#define PMIC_RG_XO_DIG26M_DEGLITCH_ADDR                     \
	MT6359_DCXO_CW13
#define PMIC_RG_XO_DIG26M_DEGLITCH_MASK                     0x1
#define PMIC_RG_XO_DIG26M_DEGLITCH_SHIFT                    3
#define PMIC_RG_XO_EXTBUF4_SRSEL_ADDR                       \
	MT6359_DCXO_CW13
#define PMIC_RG_XO_EXTBUF4_SRSEL_MASK                       0x7
#define PMIC_RG_XO_EXTBUF4_SRSEL_SHIFT                      4
#define PMIC_RG_XO_DIG26M_DIV2_SW_MAN_ADDR                  \
	MT6359_DCXO_CW13
#define PMIC_RG_XO_DIG26M_DIV2_SW_MAN_MASK                  0x1
#define PMIC_RG_XO_DIG26M_DIV2_SW_MAN_SHIFT                 7
#define PMIC_RG_XO_EXTBUF1_HD_ADDR                          \
	MT6359_DCXO_CW13
#define PMIC_RG_XO_EXTBUF1_HD_MASK                          0x3
#define PMIC_RG_XO_EXTBUF1_HD_SHIFT                         8
#define PMIC_RG_XO_EXTBUF3_HD_ADDR                          \
	MT6359_DCXO_CW13
#define PMIC_RG_XO_EXTBUF3_HD_MASK                          0x3
#define PMIC_RG_XO_EXTBUF3_HD_SHIFT                         10
#define PMIC_RG_XO_EXTBUF6_HD_ADDR                          \
	MT6359_DCXO_CW13
#define PMIC_RG_XO_EXTBUF6_HD_MASK                          0x3
#define PMIC_RG_XO_EXTBUF6_HD_SHIFT                         12
#define PMIC_RG_XO_EXTBUF7_HD_ADDR                          \
	MT6359_DCXO_CW13
#define PMIC_RG_XO_EXTBUF7_HD_MASK                          0x3
#define PMIC_RG_XO_EXTBUF7_HD_SHIFT                         14
#define PMIC_XO_STA_CTL_MAN_ADDR                            \
	MT6359_DCXO_CW14
#define PMIC_XO_STA_CTL_MAN_MASK                            0x1
#define PMIC_XO_STA_CTL_MAN_SHIFT                           0
#define PMIC_XO_STA_CTL_M_ADDR                              \
	MT6359_DCXO_CW14
#define PMIC_XO_STA_CTL_M_MASK                              0x7
#define PMIC_XO_STA_CTL_M_SHIFT                             1
#define PMIC_XO_VBBCK_EN_MAN_ADDR                           \
	MT6359_DCXO_CW14
#define PMIC_XO_VBBCK_EN_MAN_MASK                           0x1
#define PMIC_XO_VBBCK_EN_MAN_SHIFT                          4
#define PMIC_XO_VBBCK_EN_M_ADDR                             \
	MT6359_DCXO_CW14
#define PMIC_XO_VBBCK_EN_M_MASK                             0x1
#define PMIC_XO_VBBCK_EN_M_SHIFT                            5
#define PMIC_XO_VRFCK_EN_MAN_ADDR                           \
	MT6359_DCXO_CW14
#define PMIC_XO_VRFCK_EN_MAN_MASK                           0x1
#define PMIC_XO_VRFCK_EN_MAN_SHIFT                          6
#define PMIC_XO_VRFCK_EN_M_ADDR                             \
	MT6359_DCXO_CW14
#define PMIC_XO_VRFCK_EN_M_MASK                             0x1
#define PMIC_XO_VRFCK_EN_M_SHIFT                            7
#define PMIC_XO_RESERVED2_ADDR                              \
	MT6359_DCXO_CW14
#define PMIC_XO_RESERVED2_MASK                              0xFF
#define PMIC_XO_RESERVED2_SHIFT                             8
#define PMIC_RG_XO_RESERVED1_ADDR                           \
	MT6359_DCXO_CW15
#define PMIC_RG_XO_RESERVED1_MASK                           0xFF
#define PMIC_RG_XO_RESERVED1_SHIFT                          0
#define PMIC_RG_XO_RESERVED2_ADDR                           \
	MT6359_DCXO_CW15
#define PMIC_RG_XO_RESERVED2_MASK                           0xFF
#define PMIC_RG_XO_RESERVED2_SHIFT                          8
#define PMIC_XO_STATIC_AUXOUT_SEL_ADDR                      \
	MT6359_DCXO_CW16
#define PMIC_XO_STATIC_AUXOUT_SEL_MASK                      0x3F
#define PMIC_XO_STATIC_AUXOUT_SEL_SHIFT                     0
#define PMIC_XO_AUXOUT_SEL_ADDR                             \
	MT6359_DCXO_CW16
#define PMIC_XO_AUXOUT_SEL_MASK                             0x3FF
#define PMIC_XO_AUXOUT_SEL_SHIFT                            6
#define PMIC_XO_STATIC_AUXOUT_ADDR                          \
	MT6359_DCXO_CW17
#define PMIC_XO_STATIC_AUXOUT_MASK                          0xFFFF
#define PMIC_XO_STATIC_AUXOUT_SHIFT                         0
#define PMIC_RG_XO_PCTAT_BG_EN_ADDR                         \
	MT6359_DCXO_CW18
#define PMIC_RG_XO_PCTAT_BG_EN_MASK                         0x1
#define PMIC_RG_XO_PCTAT_BG_EN_SHIFT                        0
#define PMIC_RG_XO_PCTAT_RPTAT_SEL_ADDR                     \
	MT6359_DCXO_CW18
#define PMIC_RG_XO_PCTAT_RPTAT_SEL_MASK                     0x7
#define PMIC_RG_XO_PCTAT_RPTAT_SEL_SHIFT                    1
#define PMIC_RG_XO_PCTAT_IPTAT_SEL_ADDR                     \
	MT6359_DCXO_CW18
#define PMIC_RG_XO_PCTAT_IPTAT_SEL_MASK                     0x3
#define PMIC_RG_XO_PCTAT_IPTAT_SEL_SHIFT                    4
#define PMIC_RG_XO_PCTAT_RCTAT_SEL_ADDR                     \
	MT6359_DCXO_CW18
#define PMIC_RG_XO_PCTAT_RCTAT_SEL_MASK                     0x7
#define PMIC_RG_XO_PCTAT_RCTAT_SEL_SHIFT                    6
#define PMIC_RG_XO_PCTAT_ICTAT_SEL_ADDR                     \
	MT6359_DCXO_CW18
#define PMIC_RG_XO_PCTAT_ICTAT_SEL_MASK                     0x3
#define PMIC_RG_XO_PCTAT_ICTAT_SEL_SHIFT                    9
#define PMIC_RG_XO_CBANK_SYNC_BYP_ADDR                      \
	MT6359_DCXO_CW18
#define PMIC_RG_XO_CBANK_SYNC_BYP_MASK                      0x1
#define PMIC_RG_XO_CBANK_SYNC_BYP_SHIFT                     11
#define PMIC_RG_XO_PCTAT_VCTAT_SEL_ADDR                     \
	MT6359_DCXO_CW18
#define PMIC_RG_XO_PCTAT_VCTAT_SEL_MASK                     0x1
#define PMIC_RG_XO_PCTAT_VCTAT_SEL_SHIFT                    12
#define PMIC_RG_XO_PCTAT_VTEMP_ADDR                         \
	MT6359_DCXO_CW18
#define PMIC_RG_XO_PCTAT_VTEMP_MASK                         0x7
#define PMIC_RG_XO_PCTAT_VTEMP_SHIFT                        13
#define PMIC_RG_XO_CORE_LPM_PMICBIAS_ADDR                   \
	MT6359_DCXO_CW19
#define PMIC_RG_XO_CORE_LPM_PMICBIAS_MASK                   0x1
#define PMIC_RG_XO_CORE_LPM_PMICBIAS_SHIFT                  0
#define PMIC_RG_XO_EXTBUF1_RSEL_ADDR                        \
	MT6359_DCXO_CW19
#define PMIC_RG_XO_EXTBUF1_RSEL_MASK                        0x7
#define PMIC_RG_XO_EXTBUF1_RSEL_SHIFT                       1
#define PMIC_RG_XO_EXTBUF2_RSEL_ADDR                        \
	MT6359_DCXO_CW19
#define PMIC_RG_XO_EXTBUF2_RSEL_MASK                        0x7
#define PMIC_RG_XO_EXTBUF2_RSEL_SHIFT                       4
#define PMIC_RG_XO_EXTBUF3_RSEL_ADDR                        \
	MT6359_DCXO_CW19
#define PMIC_RG_XO_EXTBUF3_RSEL_MASK                        0x7
#define PMIC_RG_XO_EXTBUF3_RSEL_SHIFT                       7
#define PMIC_RG_XO_EXTBUF4_RSEL_ADDR                        \
	MT6359_DCXO_CW19
#define PMIC_RG_XO_EXTBUF4_RSEL_MASK                        0x7
#define PMIC_RG_XO_EXTBUF4_RSEL_SHIFT                       10
#define PMIC_RG_XO_EXTBUF7_RSEL_ADDR                        \
	MT6359_DCXO_CW19
#define PMIC_RG_XO_EXTBUF7_RSEL_MASK                        0x7
#define PMIC_RG_XO_EXTBUF7_RSEL_SHIFT                       13
#define PMIC_DCXO_ELR_LEN_ADDR                              \
	MT6359_DCXO_ELR_NUM
#define PMIC_DCXO_ELR_LEN_MASK                              0xFF
#define PMIC_DCXO_ELR_LEN_SHIFT                             0
#define PMIC_RG_XO_DIG26M_DIV2_ADDR                         \
	MT6359_DCXO_ELR0
#define PMIC_RG_XO_DIG26M_DIV2_MASK                         0x1
#define PMIC_RG_XO_DIG26M_DIV2_SHIFT                        0
#define PMIC_XO_PWRKEY_RSTB_SEL_ADDR                        \
	MT6359_DCXO_ELR0
#define PMIC_XO_PWRKEY_RSTB_SEL_MASK                        0x1
#define PMIC_XO_PWRKEY_RSTB_SEL_SHIFT                       1
#define PMIC_XO_ELR_RESERVED_ADDR                           \
	MT6359_DCXO_ELR0
#define PMIC_XO_ELR_RESERVED_MASK                           0x3F
#define PMIC_XO_ELR_RESERVED_SHIFT                          2
#define PMIC_PSC_TOP_ANA_ID_ADDR                            \
	MT6359_PSC_TOP_ID
#define PMIC_PSC_TOP_ANA_ID_MASK                            0xFF
#define PMIC_PSC_TOP_ANA_ID_SHIFT                           0
#define PMIC_PSC_TOP_DIG_ID_ADDR                            \
	MT6359_PSC_TOP_ID
#define PMIC_PSC_TOP_DIG_ID_MASK                            0xFF
#define PMIC_PSC_TOP_DIG_ID_SHIFT                           8
#define PMIC_PSC_TOP_ANA_MINOR_REV_ADDR                     \
	MT6359_PSC_TOP_REV0
#define PMIC_PSC_TOP_ANA_MINOR_REV_MASK                     0xF
#define PMIC_PSC_TOP_ANA_MINOR_REV_SHIFT                    0
#define PMIC_PSC_TOP_ANA_MAJOR_REV_ADDR                     \
	MT6359_PSC_TOP_REV0
#define PMIC_PSC_TOP_ANA_MAJOR_REV_MASK                     0xF
#define PMIC_PSC_TOP_ANA_MAJOR_REV_SHIFT                    4
#define PMIC_PSC_TOP_DIG_MINOR_REV_ADDR                     \
	MT6359_PSC_TOP_REV0
#define PMIC_PSC_TOP_DIG_MINOR_REV_MASK                     0xF
#define PMIC_PSC_TOP_DIG_MINOR_REV_SHIFT                    8
#define PMIC_PSC_TOP_DIG_MAJOR_REV_ADDR                     \
	MT6359_PSC_TOP_REV0
#define PMIC_PSC_TOP_DIG_MAJOR_REV_MASK                     0xF
#define PMIC_PSC_TOP_DIG_MAJOR_REV_SHIFT                    12
#define PMIC_PSC_TOP_CBS_ADDR                               \
	MT6359_PSC_TOP_DBI
#define PMIC_PSC_TOP_CBS_MASK                               0x3
#define PMIC_PSC_TOP_CBS_SHIFT                              0
#define PMIC_PSC_TOP_BIX_ADDR                               \
	MT6359_PSC_TOP_DBI
#define PMIC_PSC_TOP_BIX_MASK                               0x3
#define PMIC_PSC_TOP_BIX_SHIFT                              2
#define PMIC_PSC_TOP_ESP_ADDR                               \
	MT6359_PSC_TOP_DBI
#define PMIC_PSC_TOP_ESP_MASK                               0xFF
#define PMIC_PSC_TOP_ESP_SHIFT                              8
#define PMIC_PSC_TOP_FPI_ADDR                               \
	MT6359_PSC_TOP_DXI
#define PMIC_PSC_TOP_FPI_MASK                               0xFF
#define PMIC_PSC_TOP_FPI_SHIFT                              0
#define PMIC_PSC_TOP_CLK_OFFSET_ADDR                        \
	MT6359_PSC_TPM0
#define PMIC_PSC_TOP_CLK_OFFSET_MASK                        0xFF
#define PMIC_PSC_TOP_CLK_OFFSET_SHIFT                       0
#define PMIC_PSC_TOP_RST_OFFSET_ADDR                        \
	MT6359_PSC_TPM0
#define PMIC_PSC_TOP_RST_OFFSET_MASK                        0xFF
#define PMIC_PSC_TOP_RST_OFFSET_SHIFT                       8
#define PMIC_PSC_TOP_INT_OFFSET_ADDR                        \
	MT6359_PSC_TPM1
#define PMIC_PSC_TOP_INT_OFFSET_MASK                        0xFF
#define PMIC_PSC_TOP_INT_OFFSET_SHIFT                       0
#define PMIC_PSC_TOP_INT_LEN_ADDR                           \
	MT6359_PSC_TPM1
#define PMIC_PSC_TOP_INT_LEN_MASK                           0xFF
#define PMIC_PSC_TOP_INT_LEN_SHIFT                          8
#define PMIC_RG_CHRDET_32K_CK_PDN_ADDR                      \
	MT6359_PSC_TOP_CLKCTL_0
#define PMIC_RG_CHRDET_32K_CK_PDN_MASK                      0x1
#define PMIC_RG_CHRDET_32K_CK_PDN_SHIFT                     0
#define PMIC_RG_STRUP_LONG_PRESS_RST_ADDR                   \
	MT6359_PSC_TOP_RSTCTL_0
#define PMIC_RG_STRUP_LONG_PRESS_RST_MASK                   0x1
#define PMIC_RG_STRUP_LONG_PRESS_RST_SHIFT                  0
#define PMIC_RG_PSEQ_PWRMSK_RST_SEL_ADDR                    \
	MT6359_PSC_TOP_RSTCTL_0
#define PMIC_RG_PSEQ_PWRMSK_RST_SEL_MASK                    0x1
#define PMIC_RG_PSEQ_PWRMSK_RST_SEL_SHIFT                   4
#define PMIC_BANK_STRUP_SWRST_ADDR                          \
	MT6359_PSC_TOP_RSTCTL_0
#define PMIC_BANK_STRUP_SWRST_MASK                          0x1
#define PMIC_BANK_STRUP_SWRST_SHIFT                         8
#define PMIC_BANK_PSEQ_SWRST_ADDR                           \
	MT6359_PSC_TOP_RSTCTL_0
#define PMIC_BANK_PSEQ_SWRST_MASK                           0x1
#define PMIC_BANK_PSEQ_SWRST_SHIFT                          9
#define PMIC_BANK_CHRDET_SWRST_ADDR                         \
	MT6359_PSC_TOP_RSTCTL_0
#define PMIC_BANK_CHRDET_SWRST_MASK                         0x1
#define PMIC_BANK_CHRDET_SWRST_SHIFT                        12
#define PMIC_RG_CHRDET_RST_ADDR                             \
	MT6359_PSC_TOP_RSTCTL_0
#define PMIC_RG_CHRDET_RST_MASK                             0x1
#define PMIC_RG_CHRDET_RST_SHIFT                            13
#define PMIC_RG_INT_EN_PWRKEY_ADDR                          \
	MT6359_PSC_TOP_INT_CON0
#define PMIC_RG_INT_EN_PWRKEY_MASK                          0x1
#define PMIC_RG_INT_EN_PWRKEY_SHIFT                         0
#define PMIC_RG_INT_EN_HOMEKEY_ADDR                         \
	MT6359_PSC_TOP_INT_CON0
#define PMIC_RG_INT_EN_HOMEKEY_MASK                         0x1
#define PMIC_RG_INT_EN_HOMEKEY_SHIFT                        1
#define PMIC_RG_INT_EN_PWRKEY_R_ADDR                        \
	MT6359_PSC_TOP_INT_CON0
#define PMIC_RG_INT_EN_PWRKEY_R_MASK                        0x1
#define PMIC_RG_INT_EN_PWRKEY_R_SHIFT                       2
#define PMIC_RG_INT_EN_HOMEKEY_R_ADDR                       \
	MT6359_PSC_TOP_INT_CON0
#define PMIC_RG_INT_EN_HOMEKEY_R_MASK                       0x1
#define PMIC_RG_INT_EN_HOMEKEY_R_SHIFT                      3
#define PMIC_RG_INT_EN_NI_LBAT_INT_ADDR                     \
	MT6359_PSC_TOP_INT_CON0
#define PMIC_RG_INT_EN_NI_LBAT_INT_MASK                     0x1
#define PMIC_RG_INT_EN_NI_LBAT_INT_SHIFT                    4
#define PMIC_RG_INT_EN_CHRDET_EDGE_ADDR                     \
	MT6359_PSC_TOP_INT_CON0
#define PMIC_RG_INT_EN_CHRDET_EDGE_MASK                     0x1
#define PMIC_RG_INT_EN_CHRDET_EDGE_SHIFT                    5
#define PMIC_PSC_INT_CON0_SET_ADDR                          \
	MT6359_PSC_TOP_INT_CON0_SET
#define PMIC_PSC_INT_CON0_SET_MASK                          0xFFFF
#define PMIC_PSC_INT_CON0_SET_SHIFT                         0
#define PMIC_PSC_INT_CON0_CLR_ADDR                          \
	MT6359_PSC_TOP_INT_CON0_CLR
#define PMIC_PSC_INT_CON0_CLR_MASK                          0xFFFF
#define PMIC_PSC_INT_CON0_CLR_SHIFT                         0
#define PMIC_RG_INT_MASK_PWRKEY_ADDR                        \
	MT6359_PSC_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_PWRKEY_MASK                        0x1
#define PMIC_RG_INT_MASK_PWRKEY_SHIFT                       0
#define PMIC_RG_INT_MASK_HOMEKEY_ADDR                       \
	MT6359_PSC_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_HOMEKEY_MASK                       0x1
#define PMIC_RG_INT_MASK_HOMEKEY_SHIFT                      1
#define PMIC_RG_INT_MASK_PWRKEY_R_ADDR                      \
	MT6359_PSC_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_PWRKEY_R_MASK                      0x1
#define PMIC_RG_INT_MASK_PWRKEY_R_SHIFT                     2
#define PMIC_RG_INT_MASK_HOMEKEY_R_ADDR                     \
	MT6359_PSC_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_HOMEKEY_R_MASK                     0x1
#define PMIC_RG_INT_MASK_HOMEKEY_R_SHIFT                    3
#define PMIC_RG_INT_MASK_NI_LBAT_INT_ADDR                   \
	MT6359_PSC_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_NI_LBAT_INT_MASK                   0x1
#define PMIC_RG_INT_MASK_NI_LBAT_INT_SHIFT                  4
#define PMIC_RG_INT_MASK_CHRDET_EDGE_ADDR                   \
	MT6359_PSC_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_CHRDET_EDGE_MASK                   0x1
#define PMIC_RG_INT_MASK_CHRDET_EDGE_SHIFT                  5
#define PMIC_PSC_INT_MASK_CON0_SET_ADDR                     \
	MT6359_PSC_TOP_INT_MASK_CON0_SET
#define PMIC_PSC_INT_MASK_CON0_SET_MASK                     0xFFFF
#define PMIC_PSC_INT_MASK_CON0_SET_SHIFT                    0
#define PMIC_PSC_INT_MASK_CON0_CLR_ADDR                     \
	MT6359_PSC_TOP_INT_MASK_CON0_CLR
#define PMIC_PSC_INT_MASK_CON0_CLR_MASK                     0xFFFF
#define PMIC_PSC_INT_MASK_CON0_CLR_SHIFT                    0
#define PMIC_RG_INT_STATUS_PWRKEY_ADDR                      \
	MT6359_PSC_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_PWRKEY_MASK                      0x1
#define PMIC_RG_INT_STATUS_PWRKEY_SHIFT                     0
#define PMIC_RG_INT_STATUS_HOMEKEY_ADDR                     \
	MT6359_PSC_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_HOMEKEY_MASK                     0x1
#define PMIC_RG_INT_STATUS_HOMEKEY_SHIFT                    1
#define PMIC_RG_INT_STATUS_PWRKEY_R_ADDR                    \
	MT6359_PSC_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_PWRKEY_R_MASK                    0x1
#define PMIC_RG_INT_STATUS_PWRKEY_R_SHIFT                   2
#define PMIC_RG_INT_STATUS_HOMEKEY_R_ADDR                   \
	MT6359_PSC_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_HOMEKEY_R_MASK                   0x1
#define PMIC_RG_INT_STATUS_HOMEKEY_R_SHIFT                  3
#define PMIC_RG_INT_STATUS_NI_LBAT_INT_ADDR                 \
	MT6359_PSC_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_NI_LBAT_INT_MASK                 0x1
#define PMIC_RG_INT_STATUS_NI_LBAT_INT_SHIFT                4
#define PMIC_RG_INT_STATUS_CHRDET_EDGE_ADDR                 \
	MT6359_PSC_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_CHRDET_EDGE_MASK                 0x1
#define PMIC_RG_INT_STATUS_CHRDET_EDGE_SHIFT                5
#define PMIC_RG_INT_RAW_STATUS_PWRKEY_ADDR                  \
	MT6359_PSC_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_PWRKEY_MASK                  0x1
#define PMIC_RG_INT_RAW_STATUS_PWRKEY_SHIFT                 0
#define PMIC_RG_INT_RAW_STATUS_HOMEKEY_ADDR                 \
	MT6359_PSC_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_HOMEKEY_MASK                 0x1
#define PMIC_RG_INT_RAW_STATUS_HOMEKEY_SHIFT                1
#define PMIC_RG_INT_RAW_STATUS_PWRKEY_R_ADDR                \
	MT6359_PSC_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_PWRKEY_R_MASK                0x1
#define PMIC_RG_INT_RAW_STATUS_PWRKEY_R_SHIFT               2
#define PMIC_RG_INT_RAW_STATUS_HOMEKEY_R_ADDR               \
	MT6359_PSC_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_HOMEKEY_R_MASK               0x1
#define PMIC_RG_INT_RAW_STATUS_HOMEKEY_R_SHIFT              3
#define PMIC_RG_INT_RAW_STATUS_NI_LBAT_INT_ADDR             \
	MT6359_PSC_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_NI_LBAT_INT_MASK             0x1
#define PMIC_RG_INT_RAW_STATUS_NI_LBAT_INT_SHIFT            4
#define PMIC_RG_INT_RAW_STATUS_CHRDET_EDGE_ADDR             \
	MT6359_PSC_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_CHRDET_EDGE_MASK             0x1
#define PMIC_RG_INT_RAW_STATUS_CHRDET_EDGE_SHIFT            5
#define PMIC_RG_PSC_INT_POLARITY_ADDR                       \
	MT6359_PSC_TOP_INT_MISC_CON
#define PMIC_RG_PSC_INT_POLARITY_MASK                       0x1
#define PMIC_RG_PSC_INT_POLARITY_SHIFT                      0
#define PMIC_RG_HOMEKEY_INT_SEL_ADDR                        \
	MT6359_PSC_TOP_INT_MISC_CON
#define PMIC_RG_HOMEKEY_INT_SEL_MASK                        0x1
#define PMIC_RG_HOMEKEY_INT_SEL_SHIFT                       1
#define PMIC_RG_PWRKEY_INT_SEL_ADDR                         \
	MT6359_PSC_TOP_INT_MISC_CON
#define PMIC_RG_PWRKEY_INT_SEL_MASK                         0x1
#define PMIC_RG_PWRKEY_INT_SEL_SHIFT                        2
#define PMIC_INT_MISC_CON_SET_ADDR                          \
	MT6359_PSC_TOP_INT_MISC_CON_SET
#define PMIC_INT_MISC_CON_SET_MASK                          0xFFFF
#define PMIC_INT_MISC_CON_SET_SHIFT                         0
#define PMIC_INT_MISC_CON_CLR_ADDR                          \
	MT6359_PSC_TOP_INT_MISC_CON_CLR
#define PMIC_INT_MISC_CON_CLR_MASK                          0xFFFF
#define PMIC_INT_MISC_CON_CLR_SHIFT                         0
#define PMIC_RG_PSC_MON_GRP_SEL_ADDR                        \
	MT6359_PSC_TOP_MON_CTL
#define PMIC_RG_PSC_MON_GRP_SEL_MASK                        0x7
#define PMIC_RG_PSC_MON_GRP_SEL_SHIFT                       0
#define PMIC_STRUP_ANA_ID_ADDR                              \
	MT6359_STRUP_ID
#define PMIC_STRUP_ANA_ID_MASK                              0xFF
#define PMIC_STRUP_ANA_ID_SHIFT                             0
#define PMIC_STRUP_DIG_ID_ADDR                              \
	MT6359_STRUP_ID
#define PMIC_STRUP_DIG_ID_MASK                              0xFF
#define PMIC_STRUP_DIG_ID_SHIFT                             8
#define PMIC_STRUP_ANA_MINOR_REV_ADDR                       \
	MT6359_STRUP_REV0
#define PMIC_STRUP_ANA_MINOR_REV_MASK                       0xF
#define PMIC_STRUP_ANA_MINOR_REV_SHIFT                      0
#define PMIC_STRUP_ANA_MAJOR_REV_ADDR                       \
	MT6359_STRUP_REV0
#define PMIC_STRUP_ANA_MAJOR_REV_MASK                       0xF
#define PMIC_STRUP_ANA_MAJOR_REV_SHIFT                      4
#define PMIC_STRUP_DIG_MINOR_REV_ADDR                       \
	MT6359_STRUP_REV0
#define PMIC_STRUP_DIG_MINOR_REV_MASK                       0xF
#define PMIC_STRUP_DIG_MINOR_REV_SHIFT                      8
#define PMIC_STRUP_DIG_MAJOR_REV_ADDR                       \
	MT6359_STRUP_REV0
#define PMIC_STRUP_DIG_MAJOR_REV_MASK                       0xF
#define PMIC_STRUP_DIG_MAJOR_REV_SHIFT                      12
#define PMIC_STRUP_CBS_ADDR                                 \
	MT6359_STRUP_DBI
#define PMIC_STRUP_CBS_MASK                                 0x3
#define PMIC_STRUP_CBS_SHIFT                                0
#define PMIC_STRUP_BIX_ADDR                                 \
	MT6359_STRUP_DBI
#define PMIC_STRUP_BIX_MASK                                 0x3
#define PMIC_STRUP_BIX_SHIFT                                2
#define PMIC_STRUP_DSN_ESP_ADDR                             \
	MT6359_STRUP_DBI
#define PMIC_STRUP_DSN_ESP_MASK                             0xFF
#define PMIC_STRUP_DSN_ESP_SHIFT                            8
#define PMIC_STRUP_DSN_FPI_ADDR                             \
	MT6359_STRUP_DSN_FPI
#define PMIC_STRUP_DSN_FPI_MASK                             0xFF
#define PMIC_STRUP_DSN_FPI_SHIFT                            0
#define PMIC_RG_TM_OUT_ADDR                                 \
	MT6359_STRUP_ANA_CON0
#define PMIC_RG_TM_OUT_MASK                                 0xF
#define PMIC_RG_TM_OUT_SHIFT                                0
#define PMIC_RG_THRDET_SEL_ADDR                             \
	MT6359_STRUP_ANA_CON0
#define PMIC_RG_THRDET_SEL_MASK                             0x1
#define PMIC_RG_THRDET_SEL_SHIFT                            8
#define PMIC_RG_STRUP_THR_SEL_ADDR                          \
	MT6359_STRUP_ANA_CON0
#define PMIC_RG_STRUP_THR_SEL_MASK                          0x3
#define PMIC_RG_STRUP_THR_SEL_SHIFT                         9
#define PMIC_RG_THR_TMODE_ADDR                              \
	MT6359_STRUP_ANA_CON0
#define PMIC_RG_THR_TMODE_MASK                              0x1
#define PMIC_RG_THR_TMODE_SHIFT                             11
#define PMIC_RG_VREF_BG_ADDR                                \
	MT6359_STRUP_ANA_CON0
#define PMIC_RG_VREF_BG_MASK                                0x7
#define PMIC_RG_VREF_BG_SHIFT                               12
#define PMIC_RGS_ANA_CHIP_ID_ADDR                           \
	MT6359_STRUP_ANA_CON1
#define PMIC_RGS_ANA_CHIP_ID_MASK                           0x7
#define PMIC_RGS_ANA_CHIP_ID_SHIFT                          0
#define PMIC_RG_PMU_RSV_ADDR                                \
	MT6359_STRUP_ANA_CON1
#define PMIC_RG_PMU_RSV_MASK                                0xF
#define PMIC_RG_PMU_RSV_SHIFT                               3
#define PMIC_RG_RST_DRVSEL_ADDR                             \
	MT6359_STRUP_ANA_CON1
#define PMIC_RG_RST_DRVSEL_MASK                             0x1
#define PMIC_RG_RST_DRVSEL_SHIFT                            7
#define PMIC_RG_EN1_DRVSEL_ADDR                             \
	MT6359_STRUP_ANA_CON1
#define PMIC_RG_EN1_DRVSEL_MASK                             0x1
#define PMIC_RG_EN1_DRVSEL_SHIFT                            8
#define PMIC_RG_EN2_DRVSEL_ADDR                             \
	MT6359_STRUP_ANA_CON1
#define PMIC_RG_EN2_DRVSEL_MASK                             0x1
#define PMIC_RG_EN2_DRVSEL_SHIFT                            9
#define PMIC_RGS_VUSB_PG_STATUS_ADDR                        \
	MT6359_STRUP_ANA_CON2
#define PMIC_RGS_VUSB_PG_STATUS_MASK                        0x1
#define PMIC_RGS_VUSB_PG_STATUS_SHIFT                       0
#define PMIC_RGS_VAUX18_PG_STATUS_ADDR                      \
	MT6359_STRUP_ANA_CON2
#define PMIC_RGS_VAUX18_PG_STATUS_MASK                      0x1
#define PMIC_RGS_VAUX18_PG_STATUS_SHIFT                     1
#define PMIC_RGS_VAUD18_PG_STATUS_ADDR                      \
	MT6359_STRUP_ANA_CON2
#define PMIC_RGS_VAUD18_PG_STATUS_MASK                      0x1
#define PMIC_RGS_VAUD18_PG_STATUS_SHIFT                     2
#define PMIC_RGS_VXO22_PG_STATUS_ADDR                       \
	MT6359_STRUP_ANA_CON2
#define PMIC_RGS_VXO22_PG_STATUS_MASK                       0x1
#define PMIC_RGS_VXO22_PG_STATUS_SHIFT                      3
#define PMIC_RGS_VEMC_PG_STATUS_ADDR                        \
	MT6359_STRUP_ANA_CON2
#define PMIC_RGS_VEMC_PG_STATUS_MASK                        0x1
#define PMIC_RGS_VEMC_PG_STATUS_SHIFT                       4
#define PMIC_RGS_VIO18_PG_STATUS_ADDR                       \
	MT6359_STRUP_ANA_CON2
#define PMIC_RGS_VIO18_PG_STATUS_MASK                       0x1
#define PMIC_RGS_VIO18_PG_STATUS_SHIFT                      5
#define PMIC_RGS_VUFS_PG_STATUS_ADDR                        \
	MT6359_STRUP_ANA_CON2
#define PMIC_RGS_VUFS_PG_STATUS_MASK                        0x1
#define PMIC_RGS_VUFS_PG_STATUS_SHIFT                       6
#define PMIC_RGS_VSRAM_MD_PG_STATUS_ADDR                    \
	MT6359_STRUP_ANA_CON2
#define PMIC_RGS_VSRAM_MD_PG_STATUS_MASK                    0x1
#define PMIC_RGS_VSRAM_MD_PG_STATUS_SHIFT                   7
#define PMIC_RGS_VSRAM_OTHERS_PG_STATUS_ADDR                \
	MT6359_STRUP_ANA_CON2
#define PMIC_RGS_VSRAM_OTHERS_PG_STATUS_MASK                0x1
#define PMIC_RGS_VSRAM_OTHERS_PG_STATUS_SHIFT               8
#define PMIC_RGS_VSRAM_PROC1_PG_STATUS_ADDR                 \
	MT6359_STRUP_ANA_CON2
#define PMIC_RGS_VSRAM_PROC1_PG_STATUS_MASK                 0x1
#define PMIC_RGS_VSRAM_PROC1_PG_STATUS_SHIFT                9
#define PMIC_RGS_VSRAM_PROC2_PG_STATUS_ADDR                 \
	MT6359_STRUP_ANA_CON2
#define PMIC_RGS_VSRAM_PROC2_PG_STATUS_MASK                 0x1
#define PMIC_RGS_VSRAM_PROC2_PG_STATUS_SHIFT                10
#define PMIC_RGS_VA12_PG_STATUS_ADDR                        \
	MT6359_STRUP_ANA_CON2
#define PMIC_RGS_VA12_PG_STATUS_MASK                        0x1
#define PMIC_RGS_VA12_PG_STATUS_SHIFT                       11
#define PMIC_RGS_VA09_PG_STATUS_ADDR                        \
	MT6359_STRUP_ANA_CON2
#define PMIC_RGS_VA09_PG_STATUS_MASK                        0x1
#define PMIC_RGS_VA09_PG_STATUS_SHIFT                       12
#define PMIC_RGS_VM18_PG_STATUS_ADDR                        \
	MT6359_STRUP_ANA_CON2
#define PMIC_RGS_VM18_PG_STATUS_MASK                        0x1
#define PMIC_RGS_VM18_PG_STATUS_SHIFT                       13
#define PMIC_RGS_VRFCK_1_PG_STATUS_ADDR                     \
	MT6359_STRUP_ANA_CON2
#define PMIC_RGS_VRFCK_1_PG_STATUS_MASK                     0x1
#define PMIC_RGS_VRFCK_1_PG_STATUS_SHIFT                    14
#define PMIC_RGS_VRFCK_PG_STATUS_ADDR                       \
	MT6359_STRUP_ANA_CON2
#define PMIC_RGS_VRFCK_PG_STATUS_MASK                       0x1
#define PMIC_RGS_VRFCK_PG_STATUS_SHIFT                      15
#define PMIC_RGS_VBBCK_PG_STATUS_ADDR                       \
	MT6359_STRUP_ANA_CON3
#define PMIC_RGS_VBBCK_PG_STATUS_MASK                       0x1
#define PMIC_RGS_VBBCK_PG_STATUS_SHIFT                      0
#define PMIC_RGS_VRF18_PG_STATUS_ADDR                       \
	MT6359_STRUP_ANA_CON3
#define PMIC_RGS_VRF18_PG_STATUS_MASK                       0x1
#define PMIC_RGS_VRF18_PG_STATUS_SHIFT                      1
#define PMIC_RGS_VS1_PG_STATUS_ADDR                         \
	MT6359_STRUP_ANA_CON3
#define PMIC_RGS_VS1_PG_STATUS_MASK                         0x1
#define PMIC_RGS_VS1_PG_STATUS_SHIFT                        2
#define PMIC_RGS_VMODEM_PG_STATUS_ADDR                      \
	MT6359_STRUP_ANA_CON3
#define PMIC_RGS_VMODEM_PG_STATUS_MASK                      0x1
#define PMIC_RGS_VMODEM_PG_STATUS_SHIFT                     3
#define PMIC_RGS_VPROC1_PG_STATUS_ADDR                      \
	MT6359_STRUP_ANA_CON3
#define PMIC_RGS_VPROC1_PG_STATUS_MASK                      0x1
#define PMIC_RGS_VPROC1_PG_STATUS_SHIFT                     4
#define PMIC_RGS_VPROC2_PG_STATUS_ADDR                      \
	MT6359_STRUP_ANA_CON3
#define PMIC_RGS_VPROC2_PG_STATUS_MASK                      0x1
#define PMIC_RGS_VPROC2_PG_STATUS_SHIFT                     5
#define PMIC_RGS_VCORE_PG_STATUS_ADDR                       \
	MT6359_STRUP_ANA_CON3
#define PMIC_RGS_VCORE_PG_STATUS_MASK                       0x1
#define PMIC_RGS_VCORE_PG_STATUS_SHIFT                      6
#define PMIC_RGS_VPU_PG_STATUS_ADDR                         \
	MT6359_STRUP_ANA_CON3
#define PMIC_RGS_VPU_PG_STATUS_MASK                         0x1
#define PMIC_RGS_VPU_PG_STATUS_SHIFT                        7
#define PMIC_RGS_VGPU11_PG_STATUS_ADDR                      \
	MT6359_STRUP_ANA_CON3
#define PMIC_RGS_VGPU11_PG_STATUS_MASK                      0x1
#define PMIC_RGS_VGPU11_PG_STATUS_SHIFT                     8
#define PMIC_RGS_VGPU12_PG_STATUS_ADDR                      \
	MT6359_STRUP_ANA_CON3
#define PMIC_RGS_VGPU12_PG_STATUS_MASK                      0x1
#define PMIC_RGS_VGPU12_PG_STATUS_SHIFT                     9
#define PMIC_RGS_VS2_PG_STATUS_ADDR                         \
	MT6359_STRUP_ANA_CON3
#define PMIC_RGS_VS2_PG_STATUS_MASK                         0x1
#define PMIC_RGS_VS2_PG_STATUS_SHIFT                        10
#define PMIC_RGS_VRF12_PG_STATUS_ADDR                       \
	MT6359_STRUP_ANA_CON3
#define PMIC_RGS_VRF12_PG_STATUS_MASK                       0x1
#define PMIC_RGS_VRF12_PG_STATUS_SHIFT                      11
#define PMIC_STRUP_ELR_LEN_ADDR                             \
	MT6359_STRUP_ELR_NUM
#define PMIC_STRUP_ELR_LEN_MASK                             0xFF
#define PMIC_STRUP_ELR_LEN_SHIFT                            0
#define PMIC_RG_STRUP_IREF_TRIM_ADDR                        \
	MT6359_STRUP_ELR_0
#define PMIC_RG_STRUP_IREF_TRIM_MASK                        0x3F
#define PMIC_RG_STRUP_IREF_TRIM_SHIFT                       0
#define PMIC_RG_THR_LOC_SEL_ADDR                            \
	MT6359_STRUP_ELR_0
#define PMIC_RG_THR_LOC_SEL_MASK                            0xF
#define PMIC_RG_THR_LOC_SEL_SHIFT                           8
#define PMIC_PSEQ_ANA_ID_ADDR                               \
	MT6359_PSEQ_ID
#define PMIC_PSEQ_ANA_ID_MASK                               0xFF
#define PMIC_PSEQ_ANA_ID_SHIFT                              0
#define PMIC_PSEQ_DIG_ID_ADDR                               \
	MT6359_PSEQ_ID
#define PMIC_PSEQ_DIG_ID_MASK                               0xFF
#define PMIC_PSEQ_DIG_ID_SHIFT                              8
#define PMIC_PSEQ_ANA_MINOR_REV_ADDR                        \
	MT6359_PSEQ_REV0
#define PMIC_PSEQ_ANA_MINOR_REV_MASK                        0xF
#define PMIC_PSEQ_ANA_MINOR_REV_SHIFT                       0
#define PMIC_PSEQ_ANA_MAJOR_REV_ADDR                        \
	MT6359_PSEQ_REV0
#define PMIC_PSEQ_ANA_MAJOR_REV_MASK                        0xF
#define PMIC_PSEQ_ANA_MAJOR_REV_SHIFT                       4
#define PMIC_PSEQ_DIG_MINOR_REV_ADDR                        \
	MT6359_PSEQ_REV0
#define PMIC_PSEQ_DIG_MINOR_REV_MASK                        0xF
#define PMIC_PSEQ_DIG_MINOR_REV_SHIFT                       8
#define PMIC_PSEQ_DIG_MAJOR_REV_ADDR                        \
	MT6359_PSEQ_REV0
#define PMIC_PSEQ_DIG_MAJOR_REV_MASK                        0xF
#define PMIC_PSEQ_DIG_MAJOR_REV_SHIFT                       12
#define PMIC_PSEQ_CBS_ADDR                                  \
	MT6359_PSEQ_DBI
#define PMIC_PSEQ_CBS_MASK                                  0x3
#define PMIC_PSEQ_CBS_SHIFT                                 0
#define PMIC_PSEQ_BIX_ADDR                                  \
	MT6359_PSEQ_DBI
#define PMIC_PSEQ_BIX_MASK                                  0x3
#define PMIC_PSEQ_BIX_SHIFT                                 2
#define PMIC_PSEQ_ESP_ADDR                                  \
	MT6359_PSEQ_DBI
#define PMIC_PSEQ_ESP_MASK                                  0xFF
#define PMIC_PSEQ_ESP_SHIFT                                 8
#define PMIC_PSEQ_FPI_ADDR                                  \
	MT6359_PSEQ_DXI
#define PMIC_PSEQ_FPI_MASK                                  0xFF
#define PMIC_PSEQ_FPI_SHIFT                                 0
#define PMIC_RG_PWRHOLD_ADDR                                \
	MT6359_PPCCTL0
#define PMIC_RG_PWRHOLD_MASK                                0x1
#define PMIC_RG_PWRHOLD_SHIFT                               0
#define PMIC_RG_USBDL_MODE_ADDR                             \
	MT6359_PPCCTL0
#define PMIC_RG_USBDL_MODE_MASK                             0x1
#define PMIC_RG_USBDL_MODE_SHIFT                            4
#define PMIC_RG_WDTRST_ACT_ADDR                             \
	MT6359_PPCCTL0
#define PMIC_RG_WDTRST_ACT_MASK                             0x3
#define PMIC_RG_WDTRST_ACT_SHIFT                            5
#define PMIC_RG_CRST_ADDR                                   \
	MT6359_PPCCTL1
#define PMIC_RG_CRST_MASK                                   0x1
#define PMIC_RG_CRST_SHIFT                                  0
#define PMIC_RG_WRST_ADDR                                   \
	MT6359_PPCCTL1
#define PMIC_RG_WRST_MASK                                   0x1
#define PMIC_RG_WRST_SHIFT                                  1
#define PMIC_RG_CRST_INTV_ADDR                              \
	MT6359_PPCCTL1
#define PMIC_RG_CRST_INTV_MASK                              0x3
#define PMIC_RG_CRST_INTV_SHIFT                             8
#define PMIC_RG_WRST_INTV_ADDR                              \
	MT6359_PPCCTL1
#define PMIC_RG_WRST_INTV_MASK                              0x3
#define PMIC_RG_WRST_INTV_SHIFT                             10
#define PMIC_RG_WDTRST_EN_ADDR                              \
	MT6359_PPCCFG0
#define PMIC_RG_WDTRST_EN_MASK                              0x1
#define PMIC_RG_WDTRST_EN_SHIFT                             0
#define PMIC_RG_KEYPWR_VCORE_OPT_ADDR                       \
	MT6359_PPCCFG0
#define PMIC_RG_KEYPWR_VCORE_OPT_MASK                       0x1
#define PMIC_RG_KEYPWR_VCORE_OPT_SHIFT                      8
#define PMIC_RG_KEYPWR_VCORE_SEL_ADDR                       \
	MT6359_PPCCFG0
#define PMIC_RG_KEYPWR_VCORE_SEL_MASK                       0x1
#define PMIC_RG_KEYPWR_VCORE_SEL_SHIFT                      9
#define PMIC_RG_RSV_SWREG_ADDR                              \
	MT6359_STRUP_CON9
#define PMIC_RG_RSV_SWREG_MASK                              0xFFFF
#define PMIC_RG_RSV_SWREG_SHIFT                             0
#define PMIC_RG_STRUP_THR_CLR_ADDR                          \
	MT6359_STRUP_CON11
#define PMIC_RG_STRUP_THR_CLR_MASK                          0x1
#define PMIC_RG_STRUP_THR_CLR_SHIFT                         0
#define PMIC_RG_UVLO_DEC_EN_ADDR                            \
	MT6359_STRUP_CON11
#define PMIC_RG_UVLO_DEC_EN_MASK                            0x1
#define PMIC_RG_UVLO_DEC_EN_SHIFT                           14
#define PMIC_RG_STRUP_LONG_PRESS_EXT_SEL_ADDR               \
	MT6359_STRUP_CON12
#define PMIC_RG_STRUP_LONG_PRESS_EXT_SEL_MASK               0x3
#define PMIC_RG_STRUP_LONG_PRESS_EXT_SEL_SHIFT              0
#define PMIC_RG_STRUP_LONG_PRESS_EXT_TD_ADDR                \
	MT6359_STRUP_CON12
#define PMIC_RG_STRUP_LONG_PRESS_EXT_TD_MASK                0x3
#define PMIC_RG_STRUP_LONG_PRESS_EXT_TD_SHIFT               2
#define PMIC_RG_STRUP_LONG_PRESS_EXT_EN_ADDR                \
	MT6359_STRUP_CON12
#define PMIC_RG_STRUP_LONG_PRESS_EXT_EN_MASK                0x1
#define PMIC_RG_STRUP_LONG_PRESS_EXT_EN_SHIFT               4
#define PMIC_RG_STRUP_LONG_PRESS_EXT_CHR_CTRL_ADDR          \
	MT6359_STRUP_CON12
#define PMIC_RG_STRUP_LONG_PRESS_EXT_CHR_CTRL_MASK          0x1
#define PMIC_RG_STRUP_LONG_PRESS_EXT_CHR_CTRL_SHIFT         5
#define PMIC_RG_STRUP_LONG_PRESS_EXT_PWRKEY_CTRL_ADDR       \
	MT6359_STRUP_CON12
#define PMIC_RG_STRUP_LONG_PRESS_EXT_PWRKEY_CTRL_MASK       0x1
#define PMIC_RG_STRUP_LONG_PRESS_EXT_PWRKEY_CTRL_SHIFT      6
#define PMIC_RG_STRUP_LONG_PRESS_EXT_SPAR_CTRL_ADDR         \
	MT6359_STRUP_CON12
#define PMIC_RG_STRUP_LONG_PRESS_EXT_SPAR_CTRL_MASK         0x1
#define PMIC_RG_STRUP_LONG_PRESS_EXT_SPAR_CTRL_SHIFT        7
#define PMIC_RG_STRUP_LONG_PRESS_EXT_RTCA_CTRL_ADDR         \
	MT6359_STRUP_CON12
#define PMIC_RG_STRUP_LONG_PRESS_EXT_RTCA_CTRL_MASK         0x1
#define PMIC_RG_STRUP_LONG_PRESS_EXT_RTCA_CTRL_SHIFT        8
#define PMIC_RG_SMART_RST_SDN_EN_ADDR                       \
	MT6359_STRUP_CON12
#define PMIC_RG_SMART_RST_SDN_EN_MASK                       0x1
#define PMIC_RG_SMART_RST_SDN_EN_SHIFT                      9
#define PMIC_RG_SMART_RST_MODE_ADDR                         \
	MT6359_STRUP_CON12
#define PMIC_RG_SMART_RST_MODE_MASK                         0x1
#define PMIC_RG_SMART_RST_MODE_SHIFT                        10
#define PMIC_RG_PWRRST_TMR_DIS_ADDR                         \
	MT6359_STRUP_CON12
#define PMIC_RG_PWRRST_TMR_DIS_MASK                         0x1
#define PMIC_RG_PWRRST_TMR_DIS_SHIFT                        11
#define PMIC_RG_PWRKEY_KEY_MODE_ADDR                        \
	MT6359_STRUP_CON12
#define PMIC_RG_PWRKEY_KEY_MODE_MASK                        0x1
#define PMIC_RG_PWRKEY_KEY_MODE_SHIFT                       12
#define PMIC_RG_PWRKEY_RST_EN_ADDR                          \
	MT6359_STRUP_CON12
#define PMIC_RG_PWRKEY_RST_EN_MASK                          0x1
#define PMIC_RG_PWRKEY_RST_EN_SHIFT                         13
#define PMIC_RG_PWRKEY_RST_TD_ADDR                          \
	MT6359_STRUP_CON12
#define PMIC_RG_PWRKEY_RST_TD_MASK                          0x3
#define PMIC_RG_PWRKEY_RST_TD_SHIFT                         14
#define PMIC_RG_STRUP_PWRKEY_COUNT_RESET_ADDR               \
	MT6359_STRUP_CON13
#define PMIC_RG_STRUP_PWRKEY_COUNT_RESET_MASK               0x1
#define PMIC_RG_STRUP_PWRKEY_COUNT_RESET_SHIFT              0
#define PMIC_PUP_PKEY_RELEASE_ADDR                          \
	MT6359_PWRKEY_PRESS_STS
#define PMIC_PUP_PKEY_RELEASE_MASK                          0x1
#define PMIC_PUP_PKEY_RELEASE_SHIFT                         0
#define PMIC_PWRKEY_LONG_PRESS_COUNT_ADDR                   \
	MT6359_PWRKEY_PRESS_STS
#define PMIC_PWRKEY_LONG_PRESS_COUNT_MASK                   0x3FF
#define PMIC_PWRKEY_LONG_PRESS_COUNT_SHIFT                  5
#define PMIC_RG_POR_FLAG_ADDR                               \
	MT6359_PORFLAG
#define PMIC_RG_POR_FLAG_MASK                               0x1
#define PMIC_RG_POR_FLAG_SHIFT                              0
#define PMIC_USBDL_ADDR                                     \
	MT6359_STRUP_CON4
#define PMIC_USBDL_MASK                                     0x1
#define PMIC_USBDL_SHIFT                                    0
#define PMIC_JUST_SMART_RST_ADDR                            \
	MT6359_STRUP_CON4
#define PMIC_JUST_SMART_RST_MASK                            0x1
#define PMIC_JUST_SMART_RST_SHIFT                           1
#define PMIC_JUST_PWRKEY_RST_ADDR                           \
	MT6359_STRUP_CON4
#define PMIC_JUST_PWRKEY_RST_MASK                           0x1
#define PMIC_JUST_PWRKEY_RST_SHIFT                          2
#define PMIC_RG_CLR_JUST_SMART_RST_ADDR                     \
	MT6359_STRUP_CON4
#define PMIC_RG_CLR_JUST_SMART_RST_MASK                     0x1
#define PMIC_RG_CLR_JUST_SMART_RST_SHIFT                    3
#define PMIC_CLR_JUST_RST_ADDR                              \
	MT6359_STRUP_CON4
#define PMIC_CLR_JUST_RST_MASK                              0x1
#define PMIC_CLR_JUST_RST_SHIFT                             4
#define PMIC_RG_STRUP_THER_DEB_RTD_ADDR                     \
	MT6359_STRUP_CON1
#define PMIC_RG_STRUP_THER_DEB_RTD_MASK                     0x3
#define PMIC_RG_STRUP_THER_DEB_RTD_SHIFT                    0
#define PMIC_RG_STRUP_THER_DEB_FTD_ADDR                     \
	MT6359_STRUP_CON2
#define PMIC_RG_STRUP_THER_DEB_FTD_MASK                     0x3
#define PMIC_RG_STRUP_THER_DEB_FTD_SHIFT                    0
#define PMIC_RG_STRUP_EXT_PMIC_EN_ADDR                      \
	MT6359_STRUP_CON5
#define PMIC_RG_STRUP_EXT_PMIC_EN_MASK                      0x3
#define PMIC_RG_STRUP_EXT_PMIC_EN_SHIFT                     0
#define PMIC_RG_STRUP_EXT_PMIC_SEL_ADDR                     \
	MT6359_STRUP_CON5
#define PMIC_RG_STRUP_EXT_PMIC_SEL_MASK                     0x3
#define PMIC_RG_STRUP_EXT_PMIC_SEL_SHIFT                    4
#define PMIC_RGS_EXT_PMIC_PG_ADDR                           \
	MT6359_STRUP_CON5
#define PMIC_RGS_EXT_PMIC_PG_MASK                           0x1
#define PMIC_RGS_EXT_PMIC_PG_SHIFT                          6
#define PMIC_DA_EXT_PMIC_EN1_ADDR                           \
	MT6359_STRUP_CON5
#define PMIC_DA_EXT_PMIC_EN1_MASK                           0x1
#define PMIC_DA_EXT_PMIC_EN1_SHIFT                          8
#define PMIC_DA_EXT_PMIC_EN2_ADDR                           \
	MT6359_STRUP_CON5
#define PMIC_DA_EXT_PMIC_EN2_MASK                           0x1
#define PMIC_DA_EXT_PMIC_EN2_SHIFT                          9
#define PMIC_RG_EXT_PMIC_PG_DEBTD_ADDR                      \
	MT6359_STRUP_CON5
#define PMIC_RG_EXT_PMIC_PG_DEBTD_MASK                      0x1
#define PMIC_RG_EXT_PMIC_PG_DEBTD_SHIFT                     10
#define PMIC_RG_RTC_SPAR_DEB_EN_ADDR                        \
	MT6359_STRUP_CON19
#define PMIC_RG_RTC_SPAR_DEB_EN_MASK                        0x1
#define PMIC_RG_RTC_SPAR_DEB_EN_SHIFT                       8
#define PMIC_RG_RTC_ALARM_DEB_EN_ADDR                       \
	MT6359_STRUP_CON19
#define PMIC_RG_RTC_ALARM_DEB_EN_MASK                       0x1
#define PMIC_RG_RTC_ALARM_DEB_EN_SHIFT                      9
#define PMIC_RG_STRUP_EXT_PMIC_PG_H2L_EN_ADDR               \
	MT6359_STRUP_PGDEB0
#define PMIC_RG_STRUP_EXT_PMIC_PG_H2L_EN_MASK               0x1
#define PMIC_RG_STRUP_EXT_PMIC_PG_H2L_EN_SHIFT              0
#define PMIC_RG_STRUP_VM18_PG_H2L_EN_ADDR                   \
	MT6359_STRUP_PGDEB0
#define PMIC_RG_STRUP_VM18_PG_H2L_EN_MASK                   0x1
#define PMIC_RG_STRUP_VM18_PG_H2L_EN_SHIFT                  1
#define PMIC_RG_STRUP_VIO18_PG_H2L_EN_ADDR                  \
	MT6359_STRUP_PGDEB0
#define PMIC_RG_STRUP_VIO18_PG_H2L_EN_MASK                  0x1
#define PMIC_RG_STRUP_VIO18_PG_H2L_EN_SHIFT                 2
#define PMIC_RG_STRUP_VUFS_PG_H2L_EN_ADDR                   \
	MT6359_STRUP_PGDEB0
#define PMIC_RG_STRUP_VUFS_PG_H2L_EN_MASK                   0x1
#define PMIC_RG_STRUP_VUFS_PG_H2L_EN_SHIFT                  3
#define PMIC_RG_STRUP_VBBCK_PG_H2L_EN_ADDR                  \
	MT6359_STRUP_PGDEB0
#define PMIC_RG_STRUP_VBBCK_PG_H2L_EN_MASK                  0x1
#define PMIC_RG_STRUP_VBBCK_PG_H2L_EN_SHIFT                 4
#define PMIC_RG_STRUP_VRFCK_PG_H2L_EN_ADDR                  \
	MT6359_STRUP_PGDEB0
#define PMIC_RG_STRUP_VRFCK_PG_H2L_EN_MASK                  0x1
#define PMIC_RG_STRUP_VRFCK_PG_H2L_EN_SHIFT                 5
#define PMIC_RG_STRUP_VS1_PG_H2L_EN_ADDR                    \
	MT6359_STRUP_PGDEB0
#define PMIC_RG_STRUP_VS1_PG_H2L_EN_MASK                    0x1
#define PMIC_RG_STRUP_VS1_PG_H2L_EN_SHIFT                   6
#define PMIC_RG_STRUP_VA12_PG_H2L_EN_ADDR                   \
	MT6359_STRUP_PGDEB0
#define PMIC_RG_STRUP_VA12_PG_H2L_EN_MASK                   0x1
#define PMIC_RG_STRUP_VA12_PG_H2L_EN_SHIFT                  7
#define PMIC_RG_STRUP_VA09_PG_H2L_EN_ADDR                   \
	MT6359_STRUP_PGDEB0
#define PMIC_RG_STRUP_VA09_PG_H2L_EN_MASK                   0x1
#define PMIC_RG_STRUP_VA09_PG_H2L_EN_SHIFT                  8
#define PMIC_RG_STRUP_VS2_PG_H2L_EN_ADDR                    \
	MT6359_STRUP_PGDEB0
#define PMIC_RG_STRUP_VS2_PG_H2L_EN_MASK                    0x1
#define PMIC_RG_STRUP_VS2_PG_H2L_EN_SHIFT                   9
#define PMIC_RG_STRUP_VMODEM_PG_H2L_EN_ADDR                 \
	MT6359_STRUP_PGDEB0
#define PMIC_RG_STRUP_VMODEM_PG_H2L_EN_MASK                 0x1
#define PMIC_RG_STRUP_VMODEM_PG_H2L_EN_SHIFT                10
#define PMIC_RG_STRUP_VPU_PG_H2L_EN_ADDR                    \
	MT6359_STRUP_PGDEB0
#define PMIC_RG_STRUP_VPU_PG_H2L_EN_MASK                    0x1
#define PMIC_RG_STRUP_VPU_PG_H2L_EN_SHIFT                   11
#define PMIC_RG_STRUP_VGPU12_PG_H2L_EN_ADDR                 \
	MT6359_STRUP_PGDEB0
#define PMIC_RG_STRUP_VGPU12_PG_H2L_EN_MASK                 0x1
#define PMIC_RG_STRUP_VGPU12_PG_H2L_EN_SHIFT                12
#define PMIC_RG_STRUP_VGPU11_PG_H2L_EN_ADDR                 \
	MT6359_STRUP_PGDEB0
#define PMIC_RG_STRUP_VGPU11_PG_H2L_EN_MASK                 0x1
#define PMIC_RG_STRUP_VGPU11_PG_H2L_EN_SHIFT                13
#define PMIC_RG_STRUP_VCORE_PG_H2L_EN_ADDR                  \
	MT6359_STRUP_PGDEB0
#define PMIC_RG_STRUP_VCORE_PG_H2L_EN_MASK                  0x1
#define PMIC_RG_STRUP_VCORE_PG_H2L_EN_SHIFT                 14
#define PMIC_RG_STRUP_VAUX18_PG_H2L_EN_ADDR                 \
	MT6359_STRUP_PGDEB0
#define PMIC_RG_STRUP_VAUX18_PG_H2L_EN_MASK                 0x1
#define PMIC_RG_STRUP_VAUX18_PG_H2L_EN_SHIFT                15
#define PMIC_RG_STRUP_RSV_PG_H2L_EN_ADDR                    \
	MT6359_STRUP_PGDEB1
#define PMIC_RG_STRUP_RSV_PG_H2L_EN_MASK                    0x1
#define PMIC_RG_STRUP_RSV_PG_H2L_EN_SHIFT                   4
#define PMIC_RG_STRUP_VRF12_PG_H2L_EN_ADDR                  \
	MT6359_STRUP_PGDEB1
#define PMIC_RG_STRUP_VRF12_PG_H2L_EN_MASK                  0x1
#define PMIC_RG_STRUP_VRF12_PG_H2L_EN_SHIFT                 5
#define PMIC_RG_STRUP_VRF18_PG_H2L_EN_ADDR                  \
	MT6359_STRUP_PGDEB1
#define PMIC_RG_STRUP_VRF18_PG_H2L_EN_MASK                  0x1
#define PMIC_RG_STRUP_VRF18_PG_H2L_EN_SHIFT                 6
#define PMIC_RG_STRUP_VUSB_PG_H2L_EN_ADDR                   \
	MT6359_STRUP_PGDEB1
#define PMIC_RG_STRUP_VUSB_PG_H2L_EN_MASK                   0x1
#define PMIC_RG_STRUP_VUSB_PG_H2L_EN_SHIFT                  7
#define PMIC_RG_STRUP_VAUD18_PG_H2L_EN_ADDR                 \
	MT6359_STRUP_PGDEB1
#define PMIC_RG_STRUP_VAUD18_PG_H2L_EN_MASK                 0x1
#define PMIC_RG_STRUP_VAUD18_PG_H2L_EN_SHIFT                8
#define PMIC_RG_STRUP_VSRAM_PROC1_PG_H2L_EN_ADDR            \
	MT6359_STRUP_PGDEB1
#define PMIC_RG_STRUP_VSRAM_PROC1_PG_H2L_EN_MASK            0x1
#define PMIC_RG_STRUP_VSRAM_PROC1_PG_H2L_EN_SHIFT           9
#define PMIC_RG_STRUP_VPROC1_PG_H2L_EN_ADDR                 \
	MT6359_STRUP_PGDEB1
#define PMIC_RG_STRUP_VPROC1_PG_H2L_EN_MASK                 0x1
#define PMIC_RG_STRUP_VPROC1_PG_H2L_EN_SHIFT                10
#define PMIC_RG_STRUP_VSRAM_PROC2_PG_H2L_EN_ADDR            \
	MT6359_STRUP_PGDEB1
#define PMIC_RG_STRUP_VSRAM_PROC2_PG_H2L_EN_MASK            0x1
#define PMIC_RG_STRUP_VSRAM_PROC2_PG_H2L_EN_SHIFT           11
#define PMIC_RG_STRUP_VPROC2_PG_H2L_EN_ADDR                 \
	MT6359_STRUP_PGDEB1
#define PMIC_RG_STRUP_VPROC2_PG_H2L_EN_MASK                 0x1
#define PMIC_RG_STRUP_VPROC2_PG_H2L_EN_SHIFT                12
#define PMIC_RG_STRUP_VSRAM_MD_PG_H2L_EN_ADDR               \
	MT6359_STRUP_PGDEB1
#define PMIC_RG_STRUP_VSRAM_MD_PG_H2L_EN_MASK               0x1
#define PMIC_RG_STRUP_VSRAM_MD_PG_H2L_EN_SHIFT              13
#define PMIC_RG_STRUP_VSRAM_OTHERS_PG_H2L_EN_ADDR           \
	MT6359_STRUP_PGDEB1
#define PMIC_RG_STRUP_VSRAM_OTHERS_PG_H2L_EN_MASK           0x1
#define PMIC_RG_STRUP_VSRAM_OTHERS_PG_H2L_EN_SHIFT          14
#define PMIC_RG_STRUP_VEMC_PG_H2L_EN_ADDR                   \
	MT6359_STRUP_PGDEB1
#define PMIC_RG_STRUP_VEMC_PG_H2L_EN_MASK                   0x1
#define PMIC_RG_STRUP_VEMC_PG_H2L_EN_SHIFT                  15
#define PMIC_RG_STRUP_VM18_PG_ENB_ADDR                      \
	MT6359_STRUP_PGENB0
#define PMIC_RG_STRUP_VM18_PG_ENB_MASK                      0x1
#define PMIC_RG_STRUP_VM18_PG_ENB_SHIFT                     0
#define PMIC_RG_STRUP_VIO18_PG_ENB_ADDR                     \
	MT6359_STRUP_PGENB0
#define PMIC_RG_STRUP_VIO18_PG_ENB_MASK                     0x1
#define PMIC_RG_STRUP_VIO18_PG_ENB_SHIFT                    1
#define PMIC_RG_STRUP_VUFS_PG_ENB_ADDR                      \
	MT6359_STRUP_PGENB0
#define PMIC_RG_STRUP_VUFS_PG_ENB_MASK                      0x1
#define PMIC_RG_STRUP_VUFS_PG_ENB_SHIFT                     2
#define PMIC_RG_STRUP_VBBCK_PG_ENB_ADDR                     \
	MT6359_STRUP_PGENB0
#define PMIC_RG_STRUP_VBBCK_PG_ENB_MASK                     0x1
#define PMIC_RG_STRUP_VBBCK_PG_ENB_SHIFT                    3
#define PMIC_RG_STRUP_VRFCK_PG_ENB_ADDR                     \
	MT6359_STRUP_PGENB0
#define PMIC_RG_STRUP_VRFCK_PG_ENB_MASK                     0x1
#define PMIC_RG_STRUP_VRFCK_PG_ENB_SHIFT                    4
#define PMIC_RG_STRUP_VS1_PG_ENB_ADDR                       \
	MT6359_STRUP_PGENB0
#define PMIC_RG_STRUP_VS1_PG_ENB_MASK                       0x1
#define PMIC_RG_STRUP_VS1_PG_ENB_SHIFT                      5
#define PMIC_RG_STRUP_VA12_PG_ENB_ADDR                      \
	MT6359_STRUP_PGENB0
#define PMIC_RG_STRUP_VA12_PG_ENB_MASK                      0x1
#define PMIC_RG_STRUP_VA12_PG_ENB_SHIFT                     6
#define PMIC_RG_STRUP_VA09_PG_ENB_ADDR                      \
	MT6359_STRUP_PGENB0
#define PMIC_RG_STRUP_VA09_PG_ENB_MASK                      0x1
#define PMIC_RG_STRUP_VA09_PG_ENB_SHIFT                     7
#define PMIC_RG_STRUP_VS2_PG_ENB_ADDR                       \
	MT6359_STRUP_PGENB0
#define PMIC_RG_STRUP_VS2_PG_ENB_MASK                       0x1
#define PMIC_RG_STRUP_VS2_PG_ENB_SHIFT                      8
#define PMIC_RG_STRUP_VMODEM_PG_ENB_ADDR                    \
	MT6359_STRUP_PGENB0
#define PMIC_RG_STRUP_VMODEM_PG_ENB_MASK                    0x1
#define PMIC_RG_STRUP_VMODEM_PG_ENB_SHIFT                   9
#define PMIC_RG_STRUP_VPU_PG_ENB_ADDR                       \
	MT6359_STRUP_PGENB0
#define PMIC_RG_STRUP_VPU_PG_ENB_MASK                       0x1
#define PMIC_RG_STRUP_VPU_PG_ENB_SHIFT                      10
#define PMIC_RG_STRUP_VGPU12_PG_ENB_ADDR                    \
	MT6359_STRUP_PGENB0
#define PMIC_RG_STRUP_VGPU12_PG_ENB_MASK                    0x1
#define PMIC_RG_STRUP_VGPU12_PG_ENB_SHIFT                   11
#define PMIC_RG_STRUP_VGPU11_PG_ENB_ADDR                    \
	MT6359_STRUP_PGENB0
#define PMIC_RG_STRUP_VGPU11_PG_ENB_MASK                    0x1
#define PMIC_RG_STRUP_VGPU11_PG_ENB_SHIFT                   12
#define PMIC_RG_STRUP_VCORE_PG_ENB_ADDR                     \
	MT6359_STRUP_PGENB0
#define PMIC_RG_STRUP_VCORE_PG_ENB_MASK                     0x1
#define PMIC_RG_STRUP_VCORE_PG_ENB_SHIFT                    13
#define PMIC_RG_STRUP_VAUX18_PG_ENB_ADDR                    \
	MT6359_STRUP_PGENB0
#define PMIC_RG_STRUP_VAUX18_PG_ENB_MASK                    0x1
#define PMIC_RG_STRUP_VAUX18_PG_ENB_SHIFT                   14
#define PMIC_RG_STRUP_VXO22_PG_ENB_ADDR                     \
	MT6359_STRUP_PGENB0
#define PMIC_RG_STRUP_VXO22_PG_ENB_MASK                     0x1
#define PMIC_RG_STRUP_VXO22_PG_ENB_SHIFT                    15
#define PMIC_RG_STRUP_RSV_PG_ENB_ADDR                       \
	MT6359_STRUP_PGENB1
#define PMIC_RG_STRUP_RSV_PG_ENB_MASK                       0x1
#define PMIC_RG_STRUP_RSV_PG_ENB_SHIFT                      3
#define PMIC_RG_STRUP_VRF12_PG_ENB_ADDR                     \
	MT6359_STRUP_PGENB1
#define PMIC_RG_STRUP_VRF12_PG_ENB_MASK                     0x1
#define PMIC_RG_STRUP_VRF12_PG_ENB_SHIFT                    4
#define PMIC_RG_STRUP_VRF18_PG_ENB_ADDR                     \
	MT6359_STRUP_PGENB1
#define PMIC_RG_STRUP_VRF18_PG_ENB_MASK                     0x1
#define PMIC_RG_STRUP_VRF18_PG_ENB_SHIFT                    5
#define PMIC_RG_STRUP_VUSB_PG_ENB_ADDR                      \
	MT6359_STRUP_PGENB1
#define PMIC_RG_STRUP_VUSB_PG_ENB_MASK                      0x1
#define PMIC_RG_STRUP_VUSB_PG_ENB_SHIFT                     6
#define PMIC_RG_STRUP_VAUD18_PG_ENB_ADDR                    \
	MT6359_STRUP_PGENB1
#define PMIC_RG_STRUP_VAUD18_PG_ENB_MASK                    0x1
#define PMIC_RG_STRUP_VAUD18_PG_ENB_SHIFT                   7
#define PMIC_RG_STRUP_VSRAM_PROC1_PG_ENB_ADDR               \
	MT6359_STRUP_PGENB1
#define PMIC_RG_STRUP_VSRAM_PROC1_PG_ENB_MASK               0x1
#define PMIC_RG_STRUP_VSRAM_PROC1_PG_ENB_SHIFT              8
#define PMIC_RG_STRUP_VPROC1_PG_ENB_ADDR                    \
	MT6359_STRUP_PGENB1
#define PMIC_RG_STRUP_VPROC1_PG_ENB_MASK                    0x1
#define PMIC_RG_STRUP_VPROC1_PG_ENB_SHIFT                   9
#define PMIC_RG_STRUP_VSRAM_PROC2_PG_ENB_ADDR               \
	MT6359_STRUP_PGENB1
#define PMIC_RG_STRUP_VSRAM_PROC2_PG_ENB_MASK               0x1
#define PMIC_RG_STRUP_VSRAM_PROC2_PG_ENB_SHIFT              10
#define PMIC_RG_STRUP_VPROC2_PG_ENB_ADDR                    \
	MT6359_STRUP_PGENB1
#define PMIC_RG_STRUP_VPROC2_PG_ENB_MASK                    0x1
#define PMIC_RG_STRUP_VPROC2_PG_ENB_SHIFT                   11
#define PMIC_RG_STRUP_VSRAM_MD_PG_ENB_ADDR                  \
	MT6359_STRUP_PGENB1
#define PMIC_RG_STRUP_VSRAM_MD_PG_ENB_MASK                  0x1
#define PMIC_RG_STRUP_VSRAM_MD_PG_ENB_SHIFT                 12
#define PMIC_RG_STRUP_VSRAM_OTHERS_PG_ENB_ADDR              \
	MT6359_STRUP_PGENB1
#define PMIC_RG_STRUP_VSRAM_OTHERS_PG_ENB_MASK              0x1
#define PMIC_RG_STRUP_VSRAM_OTHERS_PG_ENB_SHIFT             13
#define PMIC_RG_STRUP_VEMC_PG_ENB_ADDR                      \
	MT6359_STRUP_PGENB1
#define PMIC_RG_STRUP_VEMC_PG_ENB_MASK                      0x1
#define PMIC_RG_STRUP_VEMC_PG_ENB_SHIFT                     14
#define PMIC_RG_STRUP_EXT_PMIC_PG_ENB_RSV_ADDR              \
	MT6359_STRUP_PGENB1
#define PMIC_RG_STRUP_EXT_PMIC_PG_ENB_RSV_MASK              0x1
#define PMIC_RG_STRUP_EXT_PMIC_PG_ENB_RSV_SHIFT             15
#define PMIC_RG_STRUP_VM18_OC_ENB_ADDR                      \
	MT6359_STRUP_OCENB0
#define PMIC_RG_STRUP_VM18_OC_ENB_MASK                      0x1
#define PMIC_RG_STRUP_VM18_OC_ENB_SHIFT                     0
#define PMIC_RG_STRUP_VIO18_OC_ENB_ADDR                     \
	MT6359_STRUP_OCENB0
#define PMIC_RG_STRUP_VIO18_OC_ENB_MASK                     0x1
#define PMIC_RG_STRUP_VIO18_OC_ENB_SHIFT                    1
#define PMIC_RG_STRUP_VUFS_OC_ENB_ADDR                      \
	MT6359_STRUP_OCENB0
#define PMIC_RG_STRUP_VUFS_OC_ENB_MASK                      0x1
#define PMIC_RG_STRUP_VUFS_OC_ENB_SHIFT                     2
#define PMIC_RG_STRUP_VBBCK_OC_ENB_ADDR                     \
	MT6359_STRUP_OCENB0
#define PMIC_RG_STRUP_VBBCK_OC_ENB_MASK                     0x1
#define PMIC_RG_STRUP_VBBCK_OC_ENB_SHIFT                    3
#define PMIC_RG_STRUP_VRFCK_OC_ENB_ADDR                     \
	MT6359_STRUP_OCENB0
#define PMIC_RG_STRUP_VRFCK_OC_ENB_MASK                     0x1
#define PMIC_RG_STRUP_VRFCK_OC_ENB_SHIFT                    4
#define PMIC_RG_STRUP_VS1_OC_ENB_ADDR                       \
	MT6359_STRUP_OCENB0
#define PMIC_RG_STRUP_VS1_OC_ENB_MASK                       0x1
#define PMIC_RG_STRUP_VS1_OC_ENB_SHIFT                      5
#define PMIC_RG_STRUP_VA12_OC_ENB_ADDR                      \
	MT6359_STRUP_OCENB0
#define PMIC_RG_STRUP_VA12_OC_ENB_MASK                      0x1
#define PMIC_RG_STRUP_VA12_OC_ENB_SHIFT                     6
#define PMIC_RG_STRUP_VA09_OC_ENB_ADDR                      \
	MT6359_STRUP_OCENB0
#define PMIC_RG_STRUP_VA09_OC_ENB_MASK                      0x1
#define PMIC_RG_STRUP_VA09_OC_ENB_SHIFT                     7
#define PMIC_RG_STRUP_VS2_OC_ENB_ADDR                       \
	MT6359_STRUP_OCENB0
#define PMIC_RG_STRUP_VS2_OC_ENB_MASK                       0x1
#define PMIC_RG_STRUP_VS2_OC_ENB_SHIFT                      8
#define PMIC_RG_STRUP_VMODEM_OC_ENB_ADDR                    \
	MT6359_STRUP_OCENB0
#define PMIC_RG_STRUP_VMODEM_OC_ENB_MASK                    0x1
#define PMIC_RG_STRUP_VMODEM_OC_ENB_SHIFT                   9
#define PMIC_RG_STRUP_VPU_OC_ENB_ADDR                       \
	MT6359_STRUP_OCENB0
#define PMIC_RG_STRUP_VPU_OC_ENB_MASK                       0x1
#define PMIC_RG_STRUP_VPU_OC_ENB_SHIFT                      10
#define PMIC_RG_STRUP_VGPU12_OC_ENB_ADDR                    \
	MT6359_STRUP_OCENB0
#define PMIC_RG_STRUP_VGPU12_OC_ENB_MASK                    0x1
#define PMIC_RG_STRUP_VGPU12_OC_ENB_SHIFT                   11
#define PMIC_RG_STRUP_VGPU11_OC_ENB_ADDR                    \
	MT6359_STRUP_OCENB0
#define PMIC_RG_STRUP_VGPU11_OC_ENB_MASK                    0x1
#define PMIC_RG_STRUP_VGPU11_OC_ENB_SHIFT                   12
#define PMIC_RG_STRUP_VCORE_OC_ENB_ADDR                     \
	MT6359_STRUP_OCENB0
#define PMIC_RG_STRUP_VCORE_OC_ENB_MASK                     0x1
#define PMIC_RG_STRUP_VCORE_OC_ENB_SHIFT                    13
#define PMIC_RG_STRUP_VAUX18_OC_ENB_ADDR                    \
	MT6359_STRUP_OCENB0
#define PMIC_RG_STRUP_VAUX18_OC_ENB_MASK                    0x1
#define PMIC_RG_STRUP_VAUX18_OC_ENB_SHIFT                   14
#define PMIC_RG_STRUP_VXO22_OC_ENB_ADDR                     \
	MT6359_STRUP_OCENB0
#define PMIC_RG_STRUP_VXO22_OC_ENB_MASK                     0x1
#define PMIC_RG_STRUP_VXO22_OC_ENB_SHIFT                    15
#define PMIC_RG_STRUP_RSV_OC_ENB_ADDR                       \
	MT6359_STRUP_OCENB1
#define PMIC_RG_STRUP_RSV_OC_ENB_MASK                       0x1
#define PMIC_RG_STRUP_RSV_OC_ENB_SHIFT                      4
#define PMIC_RG_STRUP_VRF12_OC_ENB_ADDR                     \
	MT6359_STRUP_OCENB1
#define PMIC_RG_STRUP_VRF12_OC_ENB_MASK                     0x1
#define PMIC_RG_STRUP_VRF12_OC_ENB_SHIFT                    5
#define PMIC_RG_STRUP_VRF18_OC_ENB_ADDR                     \
	MT6359_STRUP_OCENB1
#define PMIC_RG_STRUP_VRF18_OC_ENB_MASK                     0x1
#define PMIC_RG_STRUP_VRF18_OC_ENB_SHIFT                    6
#define PMIC_RG_STRUP_VUSB_OC_ENB_ADDR                      \
	MT6359_STRUP_OCENB1
#define PMIC_RG_STRUP_VUSB_OC_ENB_MASK                      0x1
#define PMIC_RG_STRUP_VUSB_OC_ENB_SHIFT                     7
#define PMIC_RG_STRUP_VAUD18_OC_ENB_ADDR                    \
	MT6359_STRUP_OCENB1
#define PMIC_RG_STRUP_VAUD18_OC_ENB_MASK                    0x1
#define PMIC_RG_STRUP_VAUD18_OC_ENB_SHIFT                   8
#define PMIC_RG_STRUP_VSRAM_PROC1_OC_ENB_ADDR               \
	MT6359_STRUP_OCENB1
#define PMIC_RG_STRUP_VSRAM_PROC1_OC_ENB_MASK               0x1
#define PMIC_RG_STRUP_VSRAM_PROC1_OC_ENB_SHIFT              9
#define PMIC_RG_STRUP_VPROC1_OC_ENB_ADDR                    \
	MT6359_STRUP_OCENB1
#define PMIC_RG_STRUP_VPROC1_OC_ENB_MASK                    0x1
#define PMIC_RG_STRUP_VPROC1_OC_ENB_SHIFT                   10
#define PMIC_RG_STRUP_VSRAM_PROC2_OC_ENB_ADDR               \
	MT6359_STRUP_OCENB1
#define PMIC_RG_STRUP_VSRAM_PROC2_OC_ENB_MASK               0x1
#define PMIC_RG_STRUP_VSRAM_PROC2_OC_ENB_SHIFT              11
#define PMIC_RG_STRUP_VPROC2_OC_ENB_ADDR                    \
	MT6359_STRUP_OCENB1
#define PMIC_RG_STRUP_VPROC2_OC_ENB_MASK                    0x1
#define PMIC_RG_STRUP_VPROC2_OC_ENB_SHIFT                   12
#define PMIC_RG_STRUP_VSRAM_MD_OC_ENB_ADDR                  \
	MT6359_STRUP_OCENB1
#define PMIC_RG_STRUP_VSRAM_MD_OC_ENB_MASK                  0x1
#define PMIC_RG_STRUP_VSRAM_MD_OC_ENB_SHIFT                 13
#define PMIC_RG_STRUP_VSRAM_OTHERS_OC_ENB_ADDR              \
	MT6359_STRUP_OCENB1
#define PMIC_RG_STRUP_VSRAM_OTHERS_OC_ENB_MASK              0x1
#define PMIC_RG_STRUP_VSRAM_OTHERS_OC_ENB_SHIFT             14
#define PMIC_RG_STRUP_VEMC_OC_ENB_ADDR                      \
	MT6359_STRUP_OCENB1
#define PMIC_RG_STRUP_VEMC_OC_ENB_MASK                      0x1
#define PMIC_RG_STRUP_VEMC_OC_ENB_SHIFT                     15
#define PMIC_RG_PSEQ_FORCE_ON_ADDR                          \
	MT6359_PPCTST0
#define PMIC_RG_PSEQ_FORCE_ON_MASK                          0x1
#define PMIC_RG_PSEQ_FORCE_ON_SHIFT                         0
#define PMIC_RG_PSEQ_FORCE_TEST_EN_ADDR                     \
	MT6359_PPCTST0
#define PMIC_RG_PSEQ_FORCE_TEST_EN_MASK                     0x1
#define PMIC_RG_PSEQ_FORCE_TEST_EN_SHIFT                    1
#define PMIC_RG_PSEQ_BYPASS_DEB_ADDR                        \
	MT6359_PPCTST0
#define PMIC_RG_PSEQ_BYPASS_DEB_MASK                        0x1
#define PMIC_RG_PSEQ_BYPASS_DEB_SHIFT                       4
#define PMIC_RG_PSEQ_BYPASS_SEQ_ADDR                        \
	MT6359_PPCTST0
#define PMIC_RG_PSEQ_BYPASS_SEQ_MASK                        0x1
#define PMIC_RG_PSEQ_BYPASS_SEQ_SHIFT                       5
#define PMIC_RG_PSEQ_LPBWDT_ACC_ADDR                        \
	MT6359_PPCTST0
#define PMIC_RG_PSEQ_LPBWDT_ACC_MASK                        0x1
#define PMIC_RG_PSEQ_LPBWDT_ACC_SHIFT                       6
#define PMIC_RG_PSEQ_FORCE_ALL_DOFF_ADDR                    \
	MT6359_PPCTST0
#define PMIC_RG_PSEQ_FORCE_ALL_DOFF_MASK                    0x1
#define PMIC_RG_PSEQ_FORCE_ALL_DOFF_SHIFT                   8
#define PMIC_RG_PSEQ_PG_CK_SEL_ADDR                         \
	MT6359_PPCCTL2
#define PMIC_RG_PSEQ_PG_CK_SEL_MASK                         0x1
#define PMIC_RG_PSEQ_PG_CK_SEL_SHIFT                        0
#define PMIC_RG_PSEQ_SPAR_XCPT_MASK_ADDR                    \
	MT6359_PPCCTL2
#define PMIC_RG_PSEQ_SPAR_XCPT_MASK_MASK                    0x1
#define PMIC_RG_PSEQ_SPAR_XCPT_MASK_SHIFT                   4
#define PMIC_RG_PSEQ_RTCA_XCPT_MASK_ADDR                    \
	MT6359_PPCCTL2
#define PMIC_RG_PSEQ_RTCA_XCPT_MASK_MASK                    0x1
#define PMIC_RG_PSEQ_RTCA_XCPT_MASK_SHIFT                   5
#define PMIC_RG_THM_SHDN_EN_ADDR                            \
	MT6359_PPCCTL2
#define PMIC_RG_THM_SHDN_EN_MASK                            0x1
#define PMIC_RG_THM_SHDN_EN_SHIFT                           8
#define PMIC_RG_STRUP_UVLO_U1U2_SEL_ADDR                    \
	MT6359_STRUP_CON10
#define PMIC_RG_STRUP_UVLO_U1U2_SEL_MASK                    0x1
#define PMIC_RG_STRUP_UVLO_U1U2_SEL_SHIFT                   0
#define PMIC_RG_STRUP_UVLO_U1U2_SEL_SWCTRL_ADDR             \
	MT6359_STRUP_CON10
#define PMIC_RG_STRUP_UVLO_U1U2_SEL_SWCTRL_MASK             0x1
#define PMIC_RG_STRUP_UVLO_U1U2_SEL_SWCTRL_SHIFT            1
#define PMIC_RG_OVLO_RDB_TD_ADDR                            \
	MT6359_STRUP_CON10
#define PMIC_RG_OVLO_RDB_TD_MASK                            0x1
#define PMIC_RG_OVLO_RDB_TD_SHIFT                           4
#define PMIC_RG_OVLO_RDB_EN_ADDR                            \
	MT6359_STRUP_CON10
#define PMIC_RG_OVLO_RDB_EN_MASK                            0x1
#define PMIC_RG_OVLO_RDB_EN_SHIFT                           5
#define PMIC_RG_THR_TEST_ADDR                               \
	MT6359_STRUP_CON10
#define PMIC_RG_THR_TEST_MASK                               0x3
#define PMIC_RG_THR_TEST_SHIFT                              12
#define PMIC_RG_STRUP_ENVTEM_ADDR                           \
	MT6359_STRUP_CON10
#define PMIC_RG_STRUP_ENVTEM_MASK                           0x1
#define PMIC_RG_STRUP_ENVTEM_SHIFT                          14
#define PMIC_RG_STRUP_ENVTEM_CTRL_ADDR                      \
	MT6359_STRUP_CON10
#define PMIC_RG_STRUP_ENVTEM_CTRL_MASK                      0x1
#define PMIC_RG_STRUP_ENVTEM_CTRL_SHIFT                     15
#define PMIC_DDUVLO_DEB_EN_ADDR                             \
	MT6359_STRUP_CON3
#define PMIC_DDUVLO_DEB_EN_MASK                             0x1
#define PMIC_DDUVLO_DEB_EN_SHIFT                            4
#define PMIC_RG_STRUP_FT_CTRL_ADDR                          \
	MT6359_STRUP_CON3
#define PMIC_RG_STRUP_FT_CTRL_MASK                          0x3
#define PMIC_RG_STRUP_FT_CTRL_SHIFT                         5
#define PMIC_RG_BIASGEN_FORCE_ADDR                          \
	MT6359_STRUP_CON3
#define PMIC_RG_BIASGEN_FORCE_MASK                          0x1
#define PMIC_RG_BIASGEN_FORCE_SHIFT                         8
#define PMIC_RG_STRUP_PWRON_ADDR                            \
	MT6359_STRUP_CON3
#define PMIC_RG_STRUP_PWRON_MASK                            0x1
#define PMIC_RG_STRUP_PWRON_SHIFT                           9
#define PMIC_RG_STRUP_PWRON_SEL_ADDR                        \
	MT6359_STRUP_CON3
#define PMIC_RG_STRUP_PWRON_SEL_MASK                        0x1
#define PMIC_RG_STRUP_PWRON_SEL_SHIFT                       10
#define PMIC_RG_BIASGEN_ADDR                                \
	MT6359_STRUP_CON3
#define PMIC_RG_BIASGEN_MASK                                0x1
#define PMIC_RG_BIASGEN_SHIFT                               11
#define PMIC_RG_BIASGEN_SEL_ADDR                            \
	MT6359_STRUP_CON3
#define PMIC_RG_BIASGEN_SEL_MASK                            0x1
#define PMIC_RG_BIASGEN_SEL_SHIFT                           12
#define PMIC_RG_DCXO_PMU_CKEN_ADDR                          \
	MT6359_STRUP_CON3
#define PMIC_RG_DCXO_PMU_CKEN_MASK                          0x1
#define PMIC_RG_DCXO_PMU_CKEN_SHIFT                         13
#define PMIC_RG_DCXO_PMU_CKEN_SEL_ADDR                      \
	MT6359_STRUP_CON3
#define PMIC_RG_DCXO_PMU_CKEN_SEL_MASK                      0x1
#define PMIC_RG_DCXO_PMU_CKEN_SEL_SHIFT                     14
#define PMIC_STRUP_DIG_IO_PG_FORCE_ADDR                     \
	MT6359_STRUP_CON3
#define PMIC_STRUP_DIG_IO_PG_FORCE_MASK                     0x1
#define PMIC_STRUP_DIG_IO_PG_FORCE_SHIFT                    15
#define PMIC_RG_ATST_PG_CHK_ADDR                            \
	MT6359_STRUP_CON6
#define PMIC_RG_ATST_PG_CHK_MASK                            0x1
#define PMIC_RG_ATST_PG_CHK_SHIFT                           0
#define PMIC_RG_STRUP_PG_DEB_MODE_ADDR                      \
	MT6359_STRUP_CON6
#define PMIC_RG_STRUP_PG_DEB_MODE_MASK                      0x1
#define PMIC_RG_STRUP_PG_DEB_MODE_SHIFT                     1
#define PMIC_RG_OVLO_FCMPL_SW_SEL_ADDR                      \
	MT6359_STRUP_CON6
#define PMIC_RG_OVLO_FCMPL_SW_SEL_MASK                      0x1
#define PMIC_RG_OVLO_FCMPL_SW_SEL_SHIFT                     2
#define PMIC_RG_OVLO_FCMPL_SW_ADDR                          \
	MT6359_STRUP_CON6
#define PMIC_RG_OVLO_FCMPL_SW_MASK                          0x1
#define PMIC_RG_OVLO_FCMPL_SW_SHIFT                         3
#define PMIC_RG_UVLO_VSYS_VTH_SW_SEL_ADDR                   \
	MT6359_STRUP_CON6
#define PMIC_RG_UVLO_VSYS_VTH_SW_SEL_MASK                   0x1
#define PMIC_RG_UVLO_VSYS_VTH_SW_SEL_SHIFT                  4
#define PMIC_RG_UVLO_VSYS_VTH_SW_ADDR                       \
	MT6359_STRUP_CON6
#define PMIC_RG_UVLO_VSYS_VTH_SW_MASK                       0x1
#define PMIC_RG_UVLO_VSYS_VTH_SW_SHIFT                      5
#define PMIC_RG_CPS_W_KEY_ADDR                              \
	MT6359_CPSWKEY
#define PMIC_RG_CPS_W_KEY_MASK                              0xFFFF
#define PMIC_RG_CPS_W_KEY_SHIFT                             0
#define PMIC_RG_SLOT_INTV_DOWN_ADDR                         \
	MT6359_CPSCFG0
#define PMIC_RG_SLOT_INTV_DOWN_MASK                         0x3
#define PMIC_RG_SLOT_INTV_DOWN_SHIFT                        0
#define PMIC_RG_DSEQ_LEN_ADDR                               \
	MT6359_CPSCFG0
#define PMIC_RG_DSEQ_LEN_MASK                               0x1F
#define PMIC_RG_DSEQ_LEN_SHIFT                              8
#define PMIC_RG_VXO22_DSA_ADDR                              \
	MT6359_CPSDSA0
#define PMIC_RG_VXO22_DSA_MASK                              0x1F
#define PMIC_RG_VXO22_DSA_SHIFT                             0
#define PMIC_RG_VAUX18_DSA_ADDR                             \
	MT6359_CPSDSA0
#define PMIC_RG_VAUX18_DSA_MASK                             0x1F
#define PMIC_RG_VAUX18_DSA_SHIFT                            5
#define PMIC_RG_VCORE_DSA_ADDR                              \
	MT6359_CPSDSA0
#define PMIC_RG_VCORE_DSA_MASK                              0x1F
#define PMIC_RG_VCORE_DSA_SHIFT                             10
#define PMIC_RG_VGPU11_DSA_ADDR                             \
	MT6359_CPSDSA1
#define PMIC_RG_VGPU11_DSA_MASK                             0x1F
#define PMIC_RG_VGPU11_DSA_SHIFT                            0
#define PMIC_RG_VGPU12_DSA_ADDR                             \
	MT6359_CPSDSA1
#define PMIC_RG_VGPU12_DSA_MASK                             0x1F
#define PMIC_RG_VGPU12_DSA_SHIFT                            5
#define PMIC_RG_VPU_DSA_ADDR                                \
	MT6359_CPSDSA1
#define PMIC_RG_VPU_DSA_MASK                                0x1F
#define PMIC_RG_VPU_DSA_SHIFT                               10
#define PMIC_RG_EXT_PMIC_EN2_DSA_ADDR                       \
	MT6359_CPSDSA2
#define PMIC_RG_EXT_PMIC_EN2_DSA_MASK                       0x1F
#define PMIC_RG_EXT_PMIC_EN2_DSA_SHIFT                      0
#define PMIC_RG_VMODEM_DSA_ADDR                             \
	MT6359_CPSDSA2
#define PMIC_RG_VMODEM_DSA_MASK                             0x1F
#define PMIC_RG_VMODEM_DSA_SHIFT                            5
#define PMIC_RG_VS2_DSA_ADDR                                \
	MT6359_CPSDSA2
#define PMIC_RG_VS2_DSA_MASK                                0x1F
#define PMIC_RG_VS2_DSA_SHIFT                               10
#define PMIC_RG_VA09_DSA_ADDR                               \
	MT6359_CPSDSA3
#define PMIC_RG_VA09_DSA_MASK                               0x1F
#define PMIC_RG_VA09_DSA_SHIFT                              0
#define PMIC_RG_VA12_DSA_ADDR                               \
	MT6359_CPSDSA3
#define PMIC_RG_VA12_DSA_MASK                               0x1F
#define PMIC_RG_VA12_DSA_SHIFT                              5
#define PMIC_RG_VS1_DSA_ADDR                                \
	MT6359_CPSDSA3
#define PMIC_RG_VS1_DSA_MASK                                0x1F
#define PMIC_RG_VS1_DSA_SHIFT                               10
#define PMIC_RG_VRFCK_DSA_ADDR                              \
	MT6359_CPSDSA4
#define PMIC_RG_VRFCK_DSA_MASK                              0x1F
#define PMIC_RG_VRFCK_DSA_SHIFT                             0
#define PMIC_RG_VBBCK_DSA_ADDR                              \
	MT6359_CPSDSA4
#define PMIC_RG_VBBCK_DSA_MASK                              0x1F
#define PMIC_RG_VBBCK_DSA_SHIFT                             5
#define PMIC_RG_VUFS_DSA_ADDR                               \
	MT6359_CPSDSA4
#define PMIC_RG_VUFS_DSA_MASK                               0x1F
#define PMIC_RG_VUFS_DSA_SHIFT                              10
#define PMIC_RG_VIO18_DSA_ADDR                              \
	MT6359_CPSDSA5
#define PMIC_RG_VIO18_DSA_MASK                              0x1F
#define PMIC_RG_VIO18_DSA_SHIFT                             0
#define PMIC_RG_VM18_DSA_ADDR                               \
	MT6359_CPSDSA5
#define PMIC_RG_VM18_DSA_MASK                               0x1F
#define PMIC_RG_VM18_DSA_SHIFT                              5
#define PMIC_RG_EXT_PMIC_EN1_DSA_ADDR                       \
	MT6359_CPSDSA5
#define PMIC_RG_EXT_PMIC_EN1_DSA_MASK                       0x1F
#define PMIC_RG_EXT_PMIC_EN1_DSA_SHIFT                      10
#define PMIC_RG_VEMC_DSA_ADDR                               \
	MT6359_CPSDSA6
#define PMIC_RG_VEMC_DSA_MASK                               0x1F
#define PMIC_RG_VEMC_DSA_SHIFT                              0
#define PMIC_RG_VSRAM_OTHERS_DSA_ADDR                       \
	MT6359_CPSDSA6
#define PMIC_RG_VSRAM_OTHERS_DSA_MASK                       0x1F
#define PMIC_RG_VSRAM_OTHERS_DSA_SHIFT                      5
#define PMIC_RG_VSRAM_MD_DSA_ADDR                           \
	MT6359_CPSDSA6
#define PMIC_RG_VSRAM_MD_DSA_MASK                           0x1F
#define PMIC_RG_VSRAM_MD_DSA_SHIFT                          10
#define PMIC_RG_VPROC2_DSA_ADDR                             \
	MT6359_CPSDSA7
#define PMIC_RG_VPROC2_DSA_MASK                             0x1F
#define PMIC_RG_VPROC2_DSA_SHIFT                            0
#define PMIC_RG_VSRAM_PROC2_DSA_ADDR                        \
	MT6359_CPSDSA7
#define PMIC_RG_VSRAM_PROC2_DSA_MASK                        0x1F
#define PMIC_RG_VSRAM_PROC2_DSA_SHIFT                       5
#define PMIC_RG_VPROC1_DSA_ADDR                             \
	MT6359_CPSDSA7
#define PMIC_RG_VPROC1_DSA_MASK                             0x1F
#define PMIC_RG_VPROC1_DSA_SHIFT                            10
#define PMIC_RG_VSRAM_PROC1_DSA_ADDR                        \
	MT6359_CPSDSA8
#define PMIC_RG_VSRAM_PROC1_DSA_MASK                        0x1F
#define PMIC_RG_VSRAM_PROC1_DSA_SHIFT                       0
#define PMIC_RG_VAUD18_DSA_ADDR                             \
	MT6359_CPSDSA8
#define PMIC_RG_VAUD18_DSA_MASK                             0x1F
#define PMIC_RG_VAUD18_DSA_SHIFT                            5
#define PMIC_RG_VUSB_DSA_ADDR                               \
	MT6359_CPSDSA8
#define PMIC_RG_VUSB_DSA_MASK                               0x1F
#define PMIC_RG_VUSB_DSA_SHIFT                              10
#define PMIC_RG_VRF18_DSA_ADDR                              \
	MT6359_CPSDSA9
#define PMIC_RG_VRF18_DSA_MASK                              0x1F
#define PMIC_RG_VRF18_DSA_SHIFT                             0
#define PMIC_RG_VRF12_DSA_ADDR                              \
	MT6359_CPSDSA9
#define PMIC_RG_VRF12_DSA_MASK                              0x1F
#define PMIC_RG_VRF12_DSA_SHIFT                             5
#define PMIC_RG_RSV_DSA_ADDR                                \
	MT6359_CPSDSA9
#define PMIC_RG_RSV_DSA_MASK                                0x1F
#define PMIC_RG_RSV_DSA_SHIFT                               10
#define PMIC_PSEQ_ELR_LEN_ADDR                              \
	MT6359_PSEQ_ELR_NUM
#define PMIC_PSEQ_ELR_LEN_MASK                              0xFF
#define PMIC_PSEQ_ELR_LEN_SHIFT                             0
#define PMIC_RG_BWDT_EN_ADDR                                \
	MT6359_PSEQ_ELR0
#define PMIC_RG_BWDT_EN_MASK                                0x1
#define PMIC_RG_BWDT_EN_SHIFT                               0
#define PMIC_RG_BWDT_TSEL_ADDR                              \
	MT6359_PSEQ_ELR0
#define PMIC_RG_BWDT_TSEL_MASK                              0x1
#define PMIC_RG_BWDT_TSEL_SHIFT                             1
#define PMIC_RG_BWDT_CSEL_ADDR                              \
	MT6359_PSEQ_ELR0
#define PMIC_RG_BWDT_CSEL_MASK                              0x1
#define PMIC_RG_BWDT_CSEL_SHIFT                             2
#define PMIC_RG_BWDT_TD_ADDR                                \
	MT6359_PSEQ_ELR0
#define PMIC_RG_BWDT_TD_MASK                                0x3
#define PMIC_RG_BWDT_TD_SHIFT                               3
#define PMIC_RG_BWDT_CHRTD_ADDR                             \
	MT6359_PSEQ_ELR0
#define PMIC_RG_BWDT_CHRTD_MASK                             0x1
#define PMIC_RG_BWDT_CHRTD_SHIFT                            5
#define PMIC_RG_BWDT_DDLO_TD_ADDR                           \
	MT6359_PSEQ_ELR0
#define PMIC_RG_BWDT_DDLO_TD_MASK                           0x3
#define PMIC_RG_BWDT_DDLO_TD_SHIFT                          6
#define PMIC_RG_SLOT_INTV_UP_ADDR                           \
	MT6359_PSEQ_ELR0
#define PMIC_RG_SLOT_INTV_UP_MASK                           0x3
#define PMIC_RG_SLOT_INTV_UP_SHIFT                          8
#define PMIC_RG_SEQ_LEN_ADDR                                \
	MT6359_PSEQ_ELR0
#define PMIC_RG_SEQ_LEN_MASK                                0x1F
#define PMIC_RG_SEQ_LEN_SHIFT                               10
#define PMIC_RG_PSEQ_ELR_RSV0_ADDR                          \
	MT6359_PSEQ_ELR0
#define PMIC_RG_PSEQ_ELR_RSV0_MASK                          0x1
#define PMIC_RG_PSEQ_ELR_RSV0_SHIFT                         15
#define PMIC_RG_PSPG_SHDN_ENB_ADDR                          \
	MT6359_PSEQ_ELR1
#define PMIC_RG_PSPG_SHDN_ENB_MASK                          0x3
#define PMIC_RG_PSPG_SHDN_ENB_SHIFT                         0
#define PMIC_RG_PSEQ_F32K_FORCE_ADDR                        \
	MT6359_PSEQ_ELR1
#define PMIC_RG_PSEQ_F32K_FORCE_MASK                        0x1
#define PMIC_RG_PSEQ_F32K_FORCE_SHIFT                       2
#define PMIC_RG_EXT_PMIC_PG_CHK_SEL_ADDR                    \
	MT6359_PSEQ_ELR1
#define PMIC_RG_EXT_PMIC_PG_CHK_SEL_MASK                    0x3
#define PMIC_RG_EXT_PMIC_PG_CHK_SEL_SHIFT                   3
#define PMIC_RG_STRUP_LONG_PRESS_RESET_EXTEND_ADDR          \
	MT6359_PSEQ_ELR1
#define PMIC_RG_STRUP_LONG_PRESS_RESET_EXTEND_MASK          0x1
#define PMIC_RG_STRUP_LONG_PRESS_RESET_EXTEND_SHIFT         5
#define PMIC_RG_CPS_S0EXT_ENB_ADDR                          \
	MT6359_PSEQ_ELR1
#define PMIC_RG_CPS_S0EXT_ENB_MASK                          0x1
#define PMIC_RG_CPS_S0EXT_ENB_SHIFT                         6
#define PMIC_RG_CPS_S0EXT_TD_ADDR                           \
	MT6359_PSEQ_ELR1
#define PMIC_RG_CPS_S0EXT_TD_MASK                           0x1
#define PMIC_RG_CPS_S0EXT_TD_SHIFT                          7
#define PMIC_RG_SDN_DLY_ENB_ADDR                            \
	MT6359_PSEQ_ELR1
#define PMIC_RG_SDN_DLY_ENB_MASK                            0x1
#define PMIC_RG_SDN_DLY_ENB_SHIFT                           8
#define PMIC_RG_CHRDET_DEB_TD_ADDR                          \
	MT6359_PSEQ_ELR1
#define PMIC_RG_CHRDET_DEB_TD_MASK                          0x1
#define PMIC_RG_CHRDET_DEB_TD_SHIFT                         9
#define PMIC_RG_PWRKEY_EVENT_MODE_ADDR                      \
	MT6359_PSEQ_ELR1
#define PMIC_RG_PWRKEY_EVENT_MODE_MASK                      0x1
#define PMIC_RG_PWRKEY_EVENT_MODE_SHIFT                     10
#define PMIC_RG_PWRKEY_EVENT_MODE_HW_ADDR                   \
	MT6359_PSEQ_ELR1
#define PMIC_RG_PWRKEY_EVENT_MODE_HW_MASK                   0x1
#define PMIC_RG_PWRKEY_EVENT_MODE_HW_SHIFT                  11
#define PMIC_RG_LDO_PG_STB_MODE_ADDR                        \
	MT6359_PSEQ_ELR1
#define PMIC_RG_LDO_PG_STB_MODE_MASK                        0x1
#define PMIC_RG_LDO_PG_STB_MODE_SHIFT                       12
#define PMIC_RG_BUCK_PG_STB_MODE_ADDR                       \
	MT6359_PSEQ_ELR1
#define PMIC_RG_BUCK_PG_STB_MODE_MASK                       0x1
#define PMIC_RG_BUCK_PG_STB_MODE_SHIFT                      13
#define PMIC_RG_STRUP_EXT_PMIC_PG_ENB_ADDR                  \
	MT6359_PSEQ_ELR1
#define PMIC_RG_STRUP_EXT_PMIC_PG_ENB_MASK                  0x1
#define PMIC_RG_STRUP_EXT_PMIC_PG_ENB_SHIFT                 14
#define PMIC_RG_PSC_ELR1_RSV1_ADDR                          \
	MT6359_PSEQ_ELR1
#define PMIC_RG_PSC_ELR1_RSV1_MASK                          0x1
#define PMIC_RG_PSC_ELR1_RSV1_SHIFT                         15
#define PMIC_RG_PSC_ELR_RSV0_ADDR                           \
	MT6359_PSEQ_ELR2
#define PMIC_RG_PSC_ELR_RSV0_MASK                           0xFFFF
#define PMIC_RG_PSC_ELR_RSV0_SHIFT                          0
#define PMIC_RG_PSC_ELR_RSV1_ADDR                           \
	MT6359_PSEQ_ELR3
#define PMIC_RG_PSC_ELR_RSV1_MASK                           0xFFFF
#define PMIC_RG_PSC_ELR_RSV1_SHIFT                          0
#define PMIC_RG_VXO22_USA_ADDR                              \
	MT6359_CPSUSA_ELR0
#define PMIC_RG_VXO22_USA_MASK                              0x1F
#define PMIC_RG_VXO22_USA_SHIFT                             0
#define PMIC_RG_VAUX18_USA_ADDR                             \
	MT6359_CPSUSA_ELR0
#define PMIC_RG_VAUX18_USA_MASK                             0x1F
#define PMIC_RG_VAUX18_USA_SHIFT                            5
#define PMIC_RG_VCORE_USA_ADDR                              \
	MT6359_CPSUSA_ELR0
#define PMIC_RG_VCORE_USA_MASK                              0x1F
#define PMIC_RG_VCORE_USA_SHIFT                             10
#define PMIC_RG_VGPU11_USA_ADDR                             \
	MT6359_CPSUSA_ELR1
#define PMIC_RG_VGPU11_USA_MASK                             0x1F
#define PMIC_RG_VGPU11_USA_SHIFT                            0
#define PMIC_RG_VGPU12_USA_ADDR                             \
	MT6359_CPSUSA_ELR1
#define PMIC_RG_VGPU12_USA_MASK                             0x1F
#define PMIC_RG_VGPU12_USA_SHIFT                            5
#define PMIC_RG_VPU_USA_ADDR                                \
	MT6359_CPSUSA_ELR1
#define PMIC_RG_VPU_USA_MASK                                0x1F
#define PMIC_RG_VPU_USA_SHIFT                               10
#define PMIC_RG_EXT_PMIC_EN2_USA_ADDR                       \
	MT6359_CPSUSA_ELR2
#define PMIC_RG_EXT_PMIC_EN2_USA_MASK                       0x1F
#define PMIC_RG_EXT_PMIC_EN2_USA_SHIFT                      0
#define PMIC_RG_VMODEM_USA_ADDR                             \
	MT6359_CPSUSA_ELR2
#define PMIC_RG_VMODEM_USA_MASK                             0x1F
#define PMIC_RG_VMODEM_USA_SHIFT                            5
#define PMIC_RG_VS2_USA_ADDR                                \
	MT6359_CPSUSA_ELR2
#define PMIC_RG_VS2_USA_MASK                                0x1F
#define PMIC_RG_VS2_USA_SHIFT                               10
#define PMIC_RG_VA09_USA_ADDR                               \
	MT6359_CPSUSA_ELR3
#define PMIC_RG_VA09_USA_MASK                               0x1F
#define PMIC_RG_VA09_USA_SHIFT                              0
#define PMIC_RG_VA12_USA_ADDR                               \
	MT6359_CPSUSA_ELR3
#define PMIC_RG_VA12_USA_MASK                               0x1F
#define PMIC_RG_VA12_USA_SHIFT                              5
#define PMIC_RG_VS1_USA_ADDR                                \
	MT6359_CPSUSA_ELR3
#define PMIC_RG_VS1_USA_MASK                                0x1F
#define PMIC_RG_VS1_USA_SHIFT                               10
#define PMIC_RG_VRFCK_USA_ADDR                              \
	MT6359_CPSUSA_ELR4
#define PMIC_RG_VRFCK_USA_MASK                              0x1F
#define PMIC_RG_VRFCK_USA_SHIFT                             0
#define PMIC_RG_VBBCK_USA_ADDR                              \
	MT6359_CPSUSA_ELR4
#define PMIC_RG_VBBCK_USA_MASK                              0x1F
#define PMIC_RG_VBBCK_USA_SHIFT                             5
#define PMIC_RG_VUFS_USA_ADDR                               \
	MT6359_CPSUSA_ELR4
#define PMIC_RG_VUFS_USA_MASK                               0x1F
#define PMIC_RG_VUFS_USA_SHIFT                              10
#define PMIC_RG_VIO18_USA_ADDR                              \
	MT6359_CPSUSA_ELR5
#define PMIC_RG_VIO18_USA_MASK                              0x1F
#define PMIC_RG_VIO18_USA_SHIFT                             0
#define PMIC_RG_VM18_USA_ADDR                               \
	MT6359_CPSUSA_ELR5
#define PMIC_RG_VM18_USA_MASK                               0x1F
#define PMIC_RG_VM18_USA_SHIFT                              5
#define PMIC_RG_EXT_PMIC_EN1_USA_ADDR                       \
	MT6359_CPSUSA_ELR5
#define PMIC_RG_EXT_PMIC_EN1_USA_MASK                       0x1F
#define PMIC_RG_EXT_PMIC_EN1_USA_SHIFT                      10
#define PMIC_RG_VEMC_USA_ADDR                               \
	MT6359_CPSUSA_ELR6
#define PMIC_RG_VEMC_USA_MASK                               0x1F
#define PMIC_RG_VEMC_USA_SHIFT                              0
#define PMIC_RG_VSRAM_OTHERS_USA_ADDR                       \
	MT6359_CPSUSA_ELR6
#define PMIC_RG_VSRAM_OTHERS_USA_MASK                       0x1F
#define PMIC_RG_VSRAM_OTHERS_USA_SHIFT                      5
#define PMIC_RG_VSRAM_MD_USA_ADDR                           \
	MT6359_CPSUSA_ELR6
#define PMIC_RG_VSRAM_MD_USA_MASK                           0x1F
#define PMIC_RG_VSRAM_MD_USA_SHIFT                          10
#define PMIC_RG_VPROC2_USA_ADDR                             \
	MT6359_CPSUSA_ELR7
#define PMIC_RG_VPROC2_USA_MASK                             0x1F
#define PMIC_RG_VPROC2_USA_SHIFT                            0
#define PMIC_RG_VSRAM_PROC2_USA_ADDR                        \
	MT6359_CPSUSA_ELR7
#define PMIC_RG_VSRAM_PROC2_USA_MASK                        0x1F
#define PMIC_RG_VSRAM_PROC2_USA_SHIFT                       5
#define PMIC_RG_VPROC1_USA_ADDR                             \
	MT6359_CPSUSA_ELR7
#define PMIC_RG_VPROC1_USA_MASK                             0x1F
#define PMIC_RG_VPROC1_USA_SHIFT                            10
#define PMIC_RG_VSRAM_PROC1_USA_ADDR                        \
	MT6359_CPSUSA_ELR8
#define PMIC_RG_VSRAM_PROC1_USA_MASK                        0x1F
#define PMIC_RG_VSRAM_PROC1_USA_SHIFT                       0
#define PMIC_RG_VAUD18_USA_ADDR                             \
	MT6359_CPSUSA_ELR8
#define PMIC_RG_VAUD18_USA_MASK                             0x1F
#define PMIC_RG_VAUD18_USA_SHIFT                            5
#define PMIC_RG_VUSB_USA_ADDR                               \
	MT6359_CPSUSA_ELR8
#define PMIC_RG_VUSB_USA_MASK                               0x1F
#define PMIC_RG_VUSB_USA_SHIFT                              10
#define PMIC_RG_VRF18_USA_ADDR                              \
	MT6359_CPSUSA_ELR9
#define PMIC_RG_VRF18_USA_MASK                              0x1F
#define PMIC_RG_VRF18_USA_SHIFT                             0
#define PMIC_RG_VRF12_USA_ADDR                              \
	MT6359_CPSUSA_ELR9
#define PMIC_RG_VRF12_USA_MASK                              0x1F
#define PMIC_RG_VRF12_USA_SHIFT                             5
#define PMIC_RG_RSV_USA_ADDR                                \
	MT6359_CPSUSA_ELR9
#define PMIC_RG_RSV_USA_MASK                                0x1F
#define PMIC_RG_RSV_USA_SHIFT                               10
#define PMIC_CHRDET_ANA_ID_ADDR                             \
	MT6359_CHRDET_ID
#define PMIC_CHRDET_ANA_ID_MASK                             0xFF
#define PMIC_CHRDET_ANA_ID_SHIFT                            0
#define PMIC_CHRDET_DIG_ID_ADDR                             \
	MT6359_CHRDET_ID
#define PMIC_CHRDET_DIG_ID_MASK                             0xFF
#define PMIC_CHRDET_DIG_ID_SHIFT                            8
#define PMIC_CHRDET_ANA_MINOR_REV_ADDR                      \
	MT6359_CHRDET_REV0
#define PMIC_CHRDET_ANA_MINOR_REV_MASK                      0xF
#define PMIC_CHRDET_ANA_MINOR_REV_SHIFT                     0
#define PMIC_CHRDET_ANA_MAJOR_REV_ADDR                      \
	MT6359_CHRDET_REV0
#define PMIC_CHRDET_ANA_MAJOR_REV_MASK                      0xF
#define PMIC_CHRDET_ANA_MAJOR_REV_SHIFT                     4
#define PMIC_CHRDET_DIG_MINOR_REV_ADDR                      \
	MT6359_CHRDET_REV0
#define PMIC_CHRDET_DIG_MINOR_REV_MASK                      0xF
#define PMIC_CHRDET_DIG_MINOR_REV_SHIFT                     8
#define PMIC_CHRDET_DIG_MAJOR_REV_ADDR                      \
	MT6359_CHRDET_REV0
#define PMIC_CHRDET_DIG_MAJOR_REV_MASK                      0xF
#define PMIC_CHRDET_DIG_MAJOR_REV_SHIFT                     12
#define PMIC_CHRDET_CBS_ADDR                                \
	MT6359_CHRDET_DBI
#define PMIC_CHRDET_CBS_MASK                                0x3
#define PMIC_CHRDET_CBS_SHIFT                               0
#define PMIC_CHRDET_BIX_ADDR                                \
	MT6359_CHRDET_DBI
#define PMIC_CHRDET_BIX_MASK                                0x3
#define PMIC_CHRDET_BIX_SHIFT                               2
#define PMIC_CHRDET_ESP_ADDR                                \
	MT6359_CHRDET_DBI
#define PMIC_CHRDET_ESP_MASK                                0xFF
#define PMIC_CHRDET_ESP_SHIFT                               8
#define PMIC_CHRDET_FPI_ADDR                                \
	MT6359_CHRDET_DXI
#define PMIC_CHRDET_FPI_MASK                                0xFF
#define PMIC_CHRDET_FPI_SHIFT                               0
#define PMIC_RGS_CHRDET_ADDR                                \
	MT6359_CHR_CON0
#define PMIC_RGS_CHRDET_MASK                                0x1
#define PMIC_RGS_CHRDET_SHIFT                               0
#define PMIC_AD_CHRDETB_ADDR                                \
	MT6359_CHR_CON0
#define PMIC_AD_CHRDETB_MASK                                0x1
#define PMIC_AD_CHRDETB_SHIFT                               1
#define PMIC_RG_CHRDET_DEB_BYPASS_ADDR                      \
	MT6359_CHR_CON1
#define PMIC_RG_CHRDET_DEB_BYPASS_MASK                      0x1
#define PMIC_RG_CHRDET_DEB_BYPASS_SHIFT                     0
#define PMIC_RG_ENVTEM_D_ADDR                               \
	MT6359_CHR_CON2
#define PMIC_RG_ENVTEM_D_MASK                               0x1
#define PMIC_RG_ENVTEM_D_SHIFT                              0
#define PMIC_RG_ENVTEM_EN_ADDR                              \
	MT6359_CHR_CON2
#define PMIC_RG_ENVTEM_EN_MASK                              0x1
#define PMIC_RG_ENVTEM_EN_SHIFT                             1
#define PMIC_DA_QI_BGR_EXT_BUF_EN_ADDR                      \
	MT6359_PCHR_VREF_ANA_DA0
#define PMIC_DA_QI_BGR_EXT_BUF_EN_MASK                      0x1
#define PMIC_DA_QI_BGR_EXT_BUF_EN_SHIFT                     1
#define PMIC_RG_BGR_TEST_RSTB_ADDR                          \
	MT6359_PCHR_VREF_ANA_CON0
#define PMIC_RG_BGR_TEST_RSTB_MASK                          0x1
#define PMIC_RG_BGR_TEST_RSTB_SHIFT                         1
#define PMIC_RG_BGR_TEST_EN_ADDR                            \
	MT6359_PCHR_VREF_ANA_CON0
#define PMIC_RG_BGR_TEST_EN_MASK                            0x1
#define PMIC_RG_BGR_TEST_EN_SHIFT                           2
#define PMIC_RG_BGR_UNCHOP_ADDR                             \
	MT6359_PCHR_VREF_ANA_CON1
#define PMIC_RG_BGR_UNCHOP_MASK                             0x1
#define PMIC_RG_BGR_UNCHOP_SHIFT                            0
#define PMIC_RG_BGR_UNCHOP_PH_ADDR                          \
	MT6359_PCHR_VREF_ANA_CON1
#define PMIC_RG_BGR_UNCHOP_PH_MASK                          0x1
#define PMIC_RG_BGR_UNCHOP_PH_SHIFT                         1
#define PMIC_RG_UVLO_VTHL_ADDR                              \
	MT6359_PCHR_VREF_ANA_CON1
#define PMIC_RG_UVLO_VTHL_MASK                              0x1F
#define PMIC_RG_UVLO_VTHL_SHIFT                             2
#define PMIC_RG_LBAT_INT_VTH_ADDR                           \
	MT6359_PCHR_VREF_ANA_CON2
#define PMIC_RG_LBAT_INT_VTH_MASK                           0x1F
#define PMIC_RG_LBAT_INT_VTH_SHIFT                          0
#define PMIC_RG_OVLO_VTH_SEL_ADDR                           \
	MT6359_PCHR_VREF_ANA_CON3
#define PMIC_RG_OVLO_VTH_SEL_MASK                           0x7
#define PMIC_RG_OVLO_VTH_SEL_SHIFT                          0
#define PMIC_RG_PCHR_RV_ADDR                                \
	MT6359_PCHR_VREF_ANA_CON4
#define PMIC_RG_PCHR_RV_MASK                                0xF
#define PMIC_RG_PCHR_RV_SHIFT                               3
#define PMIC_CHRDET_ELR_LEN_ADDR                            \
	MT6359_PCHR_VREF_ELR_NUM
#define PMIC_CHRDET_ELR_LEN_MASK                            0xFF
#define PMIC_CHRDET_ELR_LEN_SHIFT                           0
#define PMIC_RG_BGR_TRIM_ADDR                               \
	MT6359_PCHR_VREF_ELR_0
#define PMIC_RG_BGR_TRIM_MASK                               0x3F
#define PMIC_RG_BGR_TRIM_SHIFT                              0
#define PMIC_RG_BGR_TRIM_EN_ADDR                            \
	MT6359_PCHR_VREF_ELR_0
#define PMIC_RG_BGR_TRIM_EN_MASK                            0x1
#define PMIC_RG_BGR_TRIM_EN_SHIFT                           8
#define PMIC_RG_BGR_RSEL_ADDR                               \
	MT6359_PCHR_VREF_ELR_0
#define PMIC_RG_BGR_RSEL_MASK                               0x1F
#define PMIC_RG_BGR_RSEL_SHIFT                              9
#define PMIC_RG_OVLO_EN_ADDR                                \
	MT6359_PCHR_VREF_ELR_0
#define PMIC_RG_OVLO_EN_MASK                                0x1
#define PMIC_RG_OVLO_EN_SHIFT                               14
#define PMIC_RG_FGD_BGR_PCAS_EN_ADDR                        \
	MT6359_PCHR_VREF_ELR_1
#define PMIC_RG_FGD_BGR_PCAS_EN_MASK                        0x1
#define PMIC_RG_FGD_BGR_PCAS_EN_SHIFT                       0
#define PMIC_RG_FGD_BGR_NCAS_EN_ADDR                        \
	MT6359_PCHR_VREF_ELR_1
#define PMIC_RG_FGD_BGR_NCAS_EN_MASK                        0x1
#define PMIC_RG_FGD_BGR_NCAS_EN_SHIFT                       1
#define PMIC_RG_FGD_BGR_EN_ADDR                             \
	MT6359_PCHR_VREF_ELR_1
#define PMIC_RG_FGD_BGR_EN_MASK                             0x1
#define PMIC_RG_FGD_BGR_EN_SHIFT                            2
#define PMIC_RG_FGD_BGR_BIAS_SELECT_ADDR                    \
	MT6359_PCHR_VREF_ELR_1
#define PMIC_RG_FGD_BGR_BIAS_SELECT_MASK                    0x1
#define PMIC_RG_FGD_BGR_BIAS_SELECT_SHIFT                   3
#define PMIC_RG_FGD_BGR_SIZE_SELECT_ADDR                    \
	MT6359_PCHR_VREF_ELR_1
#define PMIC_RG_FGD_BGR_SIZE_SELECT_MASK                    0x1
#define PMIC_RG_FGD_BGR_SIZE_SELECT_SHIFT                   4
#define PMIC_RG_FGD_BGR_RSV_ADDR                            \
	MT6359_PCHR_VREF_ELR_1
#define PMIC_RG_FGD_BGR_RSV_MASK                            0x7
#define PMIC_RG_FGD_BGR_RSV_SHIFT                           5
#define PMIC_RG_FGD_BGR_CURRENT_TRIM_ADDR                   \
	MT6359_PCHR_VREF_ELR_1
#define PMIC_RG_FGD_BGR_CURRENT_TRIM_MASK                   0xFF
#define PMIC_RG_FGD_BGR_CURRENT_TRIM_SHIFT                  8
#define PMIC_BM_TOP_ANA_ID_ADDR                             \
	MT6359_BM_TOP_DSN_ID
#define PMIC_BM_TOP_ANA_ID_MASK                             0xFF
#define PMIC_BM_TOP_ANA_ID_SHIFT                            0
#define PMIC_BM_TOP_DIG_ID_ADDR                             \
	MT6359_BM_TOP_DSN_ID
#define PMIC_BM_TOP_DIG_ID_MASK                             0xFF
#define PMIC_BM_TOP_DIG_ID_SHIFT                            8
#define PMIC_BM_TOP_ANA_MINOR_REV_ADDR                      \
	MT6359_BM_TOP_DSN_REV0
#define PMIC_BM_TOP_ANA_MINOR_REV_MASK                      0xF
#define PMIC_BM_TOP_ANA_MINOR_REV_SHIFT                     0
#define PMIC_BM_TOP_ANA_MAJOR_REV_ADDR                      \
	MT6359_BM_TOP_DSN_REV0
#define PMIC_BM_TOP_ANA_MAJOR_REV_MASK                      0xF
#define PMIC_BM_TOP_ANA_MAJOR_REV_SHIFT                     4
#define PMIC_BM_TOP_DIG_MINOR_REV_ADDR                      \
	MT6359_BM_TOP_DSN_REV0
#define PMIC_BM_TOP_DIG_MINOR_REV_MASK                      0xF
#define PMIC_BM_TOP_DIG_MINOR_REV_SHIFT                     8
#define PMIC_BM_TOP_DIG_MAJOR_REV_ADDR                      \
	MT6359_BM_TOP_DSN_REV0
#define PMIC_BM_TOP_DIG_MAJOR_REV_MASK                      0xF
#define PMIC_BM_TOP_DIG_MAJOR_REV_SHIFT                     12
#define PMIC_BM_TOP_CBS_ADDR                                \
	MT6359_BM_TOP_DBI
#define PMIC_BM_TOP_CBS_MASK                                0x3
#define PMIC_BM_TOP_CBS_SHIFT                               0
#define PMIC_BM_TOP_BIX_ADDR                                \
	MT6359_BM_TOP_DBI
#define PMIC_BM_TOP_BIX_MASK                                0x3
#define PMIC_BM_TOP_BIX_SHIFT                               2
#define PMIC_BM_TOP_ESP_ADDR                                \
	MT6359_BM_TOP_DBI
#define PMIC_BM_TOP_ESP_MASK                                0xFF
#define PMIC_BM_TOP_ESP_SHIFT                               8
#define PMIC_BM_TOP_FPI_ADDR                                \
	MT6359_BM_TOP_DXI
#define PMIC_BM_TOP_FPI_MASK                                0xFF
#define PMIC_BM_TOP_FPI_SHIFT                               0
#define PMIC_BM_TOP_CLK_OFFSET_ADDR                         \
	MT6359_BM_TPM0
#define PMIC_BM_TOP_CLK_OFFSET_MASK                         0xFF
#define PMIC_BM_TOP_CLK_OFFSET_SHIFT                        0
#define PMIC_BM_TOP_RST_OFFSET_ADDR                         \
	MT6359_BM_TPM0
#define PMIC_BM_TOP_RST_OFFSET_MASK                         0xFF
#define PMIC_BM_TOP_RST_OFFSET_SHIFT                        8
#define PMIC_BM_TOP_INT_OFFSET_ADDR                         \
	MT6359_BM_TPM1
#define PMIC_BM_TOP_INT_OFFSET_MASK                         0xFF
#define PMIC_BM_TOP_INT_OFFSET_SHIFT                        0
#define PMIC_BM_TOP_INT_LEN_ADDR                            \
	MT6359_BM_TPM1
#define PMIC_BM_TOP_INT_LEN_MASK                            0xFF
#define PMIC_BM_TOP_INT_LEN_SHIFT                           8
#define PMIC_RG_BATON_32K_CK_PDN_ADDR                       \
	MT6359_BM_TOP_CKPDN_CON0
#define PMIC_RG_BATON_32K_CK_PDN_MASK                       0x1
#define PMIC_RG_BATON_32K_CK_PDN_SHIFT                      0
#define PMIC_RG_FGADC_FT_CK_PDN_ADDR                        \
	MT6359_BM_TOP_CKPDN_CON0
#define PMIC_RG_FGADC_FT_CK_PDN_MASK                        0x1
#define PMIC_RG_FGADC_FT_CK_PDN_SHIFT                       2
#define PMIC_RG_FGADC_DIG_CK_PDN_ADDR                       \
	MT6359_BM_TOP_CKPDN_CON0
#define PMIC_RG_FGADC_DIG_CK_PDN_MASK                       0x1
#define PMIC_RG_FGADC_DIG_CK_PDN_SHIFT                      3
#define PMIC_RG_FGADC_ANA_CK_PDN_ADDR                       \
	MT6359_BM_TOP_CKPDN_CON0
#define PMIC_RG_FGADC_ANA_CK_PDN_MASK                       0x1
#define PMIC_RG_FGADC_ANA_CK_PDN_SHIFT                      4
#define PMIC_RG_G_BIF_1M_CK_PDN_ADDR                        \
	MT6359_BM_TOP_CKPDN_CON0
#define PMIC_RG_G_BIF_1M_CK_PDN_MASK                        0x1
#define PMIC_RG_G_BIF_1M_CK_PDN_SHIFT                       5
#define PMIC_RG_BIF_X1_CK_PDN_ADDR                          \
	MT6359_BM_TOP_CKPDN_CON0
#define PMIC_RG_BIF_X1_CK_PDN_MASK                          0x1
#define PMIC_RG_BIF_X1_CK_PDN_SHIFT                         6
#define PMIC_RG_BIF_X4_CK_PDN_ADDR                          \
	MT6359_BM_TOP_CKPDN_CON0
#define PMIC_RG_BIF_X4_CK_PDN_MASK                          0x1
#define PMIC_RG_BIF_X4_CK_PDN_SHIFT                         7
#define PMIC_RG_BIF_X104_CK_PDN_ADDR                        \
	MT6359_BM_TOP_CKPDN_CON0
#define PMIC_RG_BIF_X104_CK_PDN_MASK                        0x1
#define PMIC_RG_BIF_X104_CK_PDN_SHIFT                       8
#define PMIC_RG_BM_INTRP_CK_PDN_ADDR                        \
	MT6359_BM_TOP_CKPDN_CON0
#define PMIC_RG_BM_INTRP_CK_PDN_MASK                        0x1
#define PMIC_RG_BM_INTRP_CK_PDN_SHIFT                       10
#define PMIC_RG_BM_TOP_CKPDN_CON0_RSV_ADDR                  \
	MT6359_BM_TOP_CKPDN_CON0
#define PMIC_RG_BM_TOP_CKPDN_CON0_RSV_MASK                  0x3
#define PMIC_RG_BM_TOP_CKPDN_CON0_RSV_SHIFT                 12
#define PMIC_BM_TOP_CKPDN_CON0_SET_ADDR                     \
	MT6359_BM_TOP_CKPDN_CON0_SET
#define PMIC_BM_TOP_CKPDN_CON0_SET_MASK                     0xFFFF
#define PMIC_BM_TOP_CKPDN_CON0_SET_SHIFT                    0
#define PMIC_BM_TOP_CKPDN_CON0_CLR_ADDR                     \
	MT6359_BM_TOP_CKPDN_CON0_CLR
#define PMIC_BM_TOP_CKPDN_CON0_CLR_MASK                     0xFFFF
#define PMIC_BM_TOP_CKPDN_CON0_CLR_SHIFT                    0
#define PMIC_RG_FGADC_ANA_CK_CKSEL_ADDR                     \
	MT6359_BM_TOP_CKSEL_CON0
#define PMIC_RG_FGADC_ANA_CK_CKSEL_MASK                     0x1
#define PMIC_RG_FGADC_ANA_CK_CKSEL_SHIFT                    0
#define PMIC_BM_TOP_CKSEL_CON0_SET_ADDR                     \
	MT6359_BM_TOP_CKSEL_CON0_SET
#define PMIC_BM_TOP_CKSEL_CON0_SET_MASK                     0xFFFF
#define PMIC_BM_TOP_CKSEL_CON0_SET_SHIFT                    0
#define PMIC_BM_TOP_CKSEL_CON0_CLR_ADDR                     \
	MT6359_BM_TOP_CKSEL_CON0_CLR
#define PMIC_BM_TOP_CKSEL_CON0_CLR_MASK                     0xFFFF
#define PMIC_BM_TOP_CKSEL_CON0_CLR_SHIFT                    0
#define PMIC_RG_BIF_X4_CK_DIVSEL_ADDR                       \
	MT6359_BM_TOP_CKDIVSEL_CON0
#define PMIC_RG_BIF_X4_CK_DIVSEL_MASK                       0x7
#define PMIC_RG_BIF_X4_CK_DIVSEL_SHIFT                      0
#define PMIC_BM_TOP_CKDIVSEL_CON0_RSV_ADDR                  \
	MT6359_BM_TOP_CKDIVSEL_CON0
#define PMIC_BM_TOP_CKDIVSEL_CON0_RSV_MASK                  0x3
#define PMIC_BM_TOP_CKDIVSEL_CON0_RSV_SHIFT                 3
#define PMIC_BM_TOP_CKDIVSEL_CON0_SET_ADDR                  \
	MT6359_BM_TOP_CKDIVSEL_CON0_SET
#define PMIC_BM_TOP_CKDIVSEL_CON0_SET_MASK                  0xFFFF
#define PMIC_BM_TOP_CKDIVSEL_CON0_SET_SHIFT                 0
#define PMIC_BM_TOP_CKDIVSEL_CON0_CLR_ADDR                  \
	MT6359_BM_TOP_CKDIVSEL_CON0_CLR
#define PMIC_BM_TOP_CKDIVSEL_CON0_CLR_MASK                  0xFFFF
#define PMIC_BM_TOP_CKDIVSEL_CON0_CLR_SHIFT                 0
#define PMIC_RG_BIF_X4_CK_PDN_HWEN_ADDR                     \
	MT6359_BM_TOP_CKHWEN_CON0
#define PMIC_RG_BIF_X4_CK_PDN_HWEN_MASK                     0x1
#define PMIC_RG_BIF_X4_CK_PDN_HWEN_SHIFT                    0
#define PMIC_RG_BIF_X104_CK_PDN_HWEN_ADDR                   \
	MT6359_BM_TOP_CKHWEN_CON0
#define PMIC_RG_BIF_X104_CK_PDN_HWEN_MASK                   0x1
#define PMIC_RG_BIF_X104_CK_PDN_HWEN_SHIFT                  1
#define PMIC_BM_TOP_CKHWEN_CON0_RSV_ADDR                    \
	MT6359_BM_TOP_CKHWEN_CON0
#define PMIC_BM_TOP_CKHWEN_CON0_RSV_MASK                    0x3
#define PMIC_BM_TOP_CKHWEN_CON0_RSV_SHIFT                   2
#define PMIC_BM_TOP_CKHWEN_CON0_SET_ADDR                    \
	MT6359_BM_TOP_CKHWEN_CON0_SET
#define PMIC_BM_TOP_CKHWEN_CON0_SET_MASK                    0xFFFF
#define PMIC_BM_TOP_CKHWEN_CON0_SET_SHIFT                   0
#define PMIC_BM_TOP_CKHWEN_CON0_CLR_ADDR                    \
	MT6359_BM_TOP_CKHWEN_CON0_CLR
#define PMIC_BM_TOP_CKHWEN_CON0_CLR_MASK                    0xFFFF
#define PMIC_BM_TOP_CKHWEN_CON0_CLR_SHIFT                   0
#define PMIC_RG_FG_CK_TSTSEL_ADDR                           \
	MT6359_BM_TOP_CKTST_CON0
#define PMIC_RG_FG_CK_TSTSEL_MASK                           0x1
#define PMIC_RG_FG_CK_TSTSEL_SHIFT                          0
#define PMIC_RG_FGADC_ANA_CK_TSTSEL_ADDR                    \
	MT6359_BM_TOP_CKTST_CON0
#define PMIC_RG_FGADC_ANA_CK_TSTSEL_MASK                    0x1
#define PMIC_RG_FGADC_ANA_CK_TSTSEL_SHIFT                   1
#define PMIC_RG_FG_CK_TST_DIS_ADDR                          \
	MT6359_BM_TOP_CKTST_CON0
#define PMIC_RG_FG_CK_TST_DIS_MASK                          0x1
#define PMIC_RG_FG_CK_TST_DIS_SHIFT                         2
#define PMIC_RG_FGADC_SWRST_ADDR                            \
	MT6359_BM_TOP_RST_CON0
#define PMIC_RG_FGADC_SWRST_MASK                            0x1
#define PMIC_RG_FGADC_SWRST_SHIFT                           0
#define PMIC_RG_BATON_SWRST_ADDR                            \
	MT6359_BM_TOP_RST_CON0
#define PMIC_RG_BATON_SWRST_MASK                            0x1
#define PMIC_RG_BATON_SWRST_SHIFT                           1
#define PMIC_RG_BIF_SWRST_ADDR                              \
	MT6359_BM_TOP_RST_CON0
#define PMIC_RG_BIF_SWRST_MASK                              0x1
#define PMIC_RG_BIF_SWRST_SHIFT                             2
#define PMIC_RG_BATON_BATDEB_SWRST_ADDR                     \
	MT6359_BM_TOP_RST_CON0
#define PMIC_RG_BATON_BATDEB_SWRST_MASK                     0x1
#define PMIC_RG_BATON_BATDEB_SWRST_SHIFT                    3
#define PMIC_RG_BANK_FGADC_ANA_SWRST_ADDR                   \
	MT6359_BM_TOP_RST_CON0
#define PMIC_RG_BANK_FGADC_ANA_SWRST_MASK                   0x1
#define PMIC_RG_BANK_FGADC_ANA_SWRST_SHIFT                  4
#define PMIC_RG_BANK_FGADC0_SWRST_ADDR                      \
	MT6359_BM_TOP_RST_CON0
#define PMIC_RG_BANK_FGADC0_SWRST_MASK                      0x1
#define PMIC_RG_BANK_FGADC0_SWRST_SHIFT                     5
#define PMIC_RG_BANK_FGADC1_SWRST_ADDR                      \
	MT6359_BM_TOP_RST_CON0
#define PMIC_RG_BANK_FGADC1_SWRST_MASK                      0x1
#define PMIC_RG_BANK_FGADC1_SWRST_SHIFT                     6
#define PMIC_RG_BANK_BATON_ANA_SWRST_ADDR                   \
	MT6359_BM_TOP_RST_CON0
#define PMIC_RG_BANK_BATON_ANA_SWRST_MASK                   0x1
#define PMIC_RG_BANK_BATON_ANA_SWRST_SHIFT                  7
#define PMIC_RG_BANK_BATON_SWRST_ADDR                       \
	MT6359_BM_TOP_RST_CON0
#define PMIC_RG_BANK_BATON_SWRST_MASK                       0x1
#define PMIC_RG_BANK_BATON_SWRST_SHIFT                      8
#define PMIC_RG_BANK_BIF_SWRST_ADDR                         \
	MT6359_BM_TOP_RST_CON0
#define PMIC_RG_BANK_BIF_SWRST_MASK                         0x1
#define PMIC_RG_BANK_BIF_SWRST_SHIFT                        9
#define PMIC_BM_TOP_RST_CON0_SET_ADDR                       \
	MT6359_BM_TOP_RST_CON0_SET
#define PMIC_BM_TOP_RST_CON0_SET_MASK                       0xFFFF
#define PMIC_BM_TOP_RST_CON0_SET_SHIFT                      0
#define PMIC_BM_TOP_RST_CON0_CLR_ADDR                       \
	MT6359_BM_TOP_RST_CON0_CLR
#define PMIC_BM_TOP_RST_CON0_CLR_MASK                       0xFFFF
#define PMIC_BM_TOP_RST_CON0_CLR_SHIFT                      0
#define PMIC_RG_FGADC_RST_SRC_SEL_ADDR                      \
	MT6359_BM_TOP_RST_CON1
#define PMIC_RG_FGADC_RST_SRC_SEL_MASK                      0x1
#define PMIC_RG_FGADC_RST_SRC_SEL_SHIFT                     0
#define PMIC_BM_TOP_RST_CON1_RSV_ADDR                       \
	MT6359_BM_TOP_RST_CON1
#define PMIC_BM_TOP_RST_CON1_RSV_MASK                       0x1
#define PMIC_BM_TOP_RST_CON1_RSV_SHIFT                      1
#define PMIC_BM_TOP_RST_CON1_SET_ADDR                       \
	MT6359_BM_TOP_RST_CON1_SET
#define PMIC_BM_TOP_RST_CON1_SET_MASK                       0xFFFF
#define PMIC_BM_TOP_RST_CON1_SET_SHIFT                      0
#define PMIC_BM_TOP_RST_CON1_CLR_ADDR                       \
	MT6359_BM_TOP_RST_CON1_CLR
#define PMIC_BM_TOP_RST_CON1_CLR_MASK                       0xFFFF
#define PMIC_BM_TOP_RST_CON1_CLR_SHIFT                      0
#define PMIC_RG_INT_EN_FG_BAT_H_ADDR                        \
	MT6359_BM_TOP_INT_CON0
#define PMIC_RG_INT_EN_FG_BAT_H_MASK                        0x1
#define PMIC_RG_INT_EN_FG_BAT_H_SHIFT                       0
#define PMIC_RG_INT_EN_FG_BAT_L_ADDR                        \
	MT6359_BM_TOP_INT_CON0
#define PMIC_RG_INT_EN_FG_BAT_L_MASK                        0x1
#define PMIC_RG_INT_EN_FG_BAT_L_SHIFT                       1
#define PMIC_RG_INT_EN_FG_CUR_H_ADDR                        \
	MT6359_BM_TOP_INT_CON0
#define PMIC_RG_INT_EN_FG_CUR_H_MASK                        0x1
#define PMIC_RG_INT_EN_FG_CUR_H_SHIFT                       2
#define PMIC_RG_INT_EN_FG_CUR_L_ADDR                        \
	MT6359_BM_TOP_INT_CON0
#define PMIC_RG_INT_EN_FG_CUR_L_MASK                        0x1
#define PMIC_RG_INT_EN_FG_CUR_L_SHIFT                       3
#define PMIC_RG_INT_EN_FG_ZCV_ADDR                          \
	MT6359_BM_TOP_INT_CON0
#define PMIC_RG_INT_EN_FG_ZCV_MASK                          0x1
#define PMIC_RG_INT_EN_FG_ZCV_SHIFT                         4
#define PMIC_RG_INT_EN_FG_N_CHARGE_L_ADDR                   \
	MT6359_BM_TOP_INT_CON0
#define PMIC_RG_INT_EN_FG_N_CHARGE_L_MASK                   0x1
#define PMIC_RG_INT_EN_FG_N_CHARGE_L_SHIFT                  7
#define PMIC_RG_INT_EN_FG_IAVG_H_ADDR                       \
	MT6359_BM_TOP_INT_CON0
#define PMIC_RG_INT_EN_FG_IAVG_H_MASK                       0x1
#define PMIC_RG_INT_EN_FG_IAVG_H_SHIFT                      8
#define PMIC_RG_INT_EN_FG_IAVG_L_ADDR                       \
	MT6359_BM_TOP_INT_CON0
#define PMIC_RG_INT_EN_FG_IAVG_L_MASK                       0x1
#define PMIC_RG_INT_EN_FG_IAVG_L_SHIFT                      9
#define PMIC_RG_INT_EN_FG_DISCHARGE_ADDR                    \
	MT6359_BM_TOP_INT_CON0
#define PMIC_RG_INT_EN_FG_DISCHARGE_MASK                    0x1
#define PMIC_RG_INT_EN_FG_DISCHARGE_SHIFT                   11
#define PMIC_RG_INT_EN_FG_CHARGE_ADDR                       \
	MT6359_BM_TOP_INT_CON0
#define PMIC_RG_INT_EN_FG_CHARGE_MASK                       0x1
#define PMIC_RG_INT_EN_FG_CHARGE_SHIFT                      12
#define PMIC_RG_BM_INT_EN_CON0_RSV_ADDR                     \
	MT6359_BM_TOP_INT_CON0
#define PMIC_RG_BM_INT_EN_CON0_RSV_MASK                     0x1
#define PMIC_RG_BM_INT_EN_CON0_RSV_SHIFT                    13
#define PMIC_BM_TOP_INT_CON0_SET_ADDR                       \
	MT6359_BM_TOP_INT_CON0_SET
#define PMIC_BM_TOP_INT_CON0_SET_MASK                       0xFFFF
#define PMIC_BM_TOP_INT_CON0_SET_SHIFT                      0
#define PMIC_BM_TOP_INT_CON0_CLR_ADDR                       \
	MT6359_BM_TOP_INT_CON0_CLR
#define PMIC_BM_TOP_INT_CON0_CLR_MASK                       0xFFFF
#define PMIC_BM_TOP_INT_CON0_CLR_SHIFT                      0
#define PMIC_RG_INT_EN_BATON_LV_ADDR                        \
	MT6359_BM_TOP_INT_CON1
#define PMIC_RG_INT_EN_BATON_LV_MASK                        0x1
#define PMIC_RG_INT_EN_BATON_LV_SHIFT                       0
#define PMIC_RG_INT_EN_BATON_BAT_IN_ADDR                    \
	MT6359_BM_TOP_INT_CON1
#define PMIC_RG_INT_EN_BATON_BAT_IN_MASK                    0x1
#define PMIC_RG_INT_EN_BATON_BAT_IN_SHIFT                   2
#define PMIC_RG_INT_EN_BATON_BAT_OUT_ADDR                   \
	MT6359_BM_TOP_INT_CON1
#define PMIC_RG_INT_EN_BATON_BAT_OUT_MASK                   0x1
#define PMIC_RG_INT_EN_BATON_BAT_OUT_SHIFT                  3
#define PMIC_RG_INT_EN_BIF_ADDR                             \
	MT6359_BM_TOP_INT_CON1
#define PMIC_RG_INT_EN_BIF_MASK                             0x1
#define PMIC_RG_INT_EN_BIF_SHIFT                            4
#define PMIC_BM_TOP_INT_CON1_SET_ADDR                       \
	MT6359_BM_TOP_INT_CON1_SET
#define PMIC_BM_TOP_INT_CON1_SET_MASK                       0xFFFF
#define PMIC_BM_TOP_INT_CON1_SET_SHIFT                      0
#define PMIC_BM_TOP_INT_CON1_CLR_ADDR                       \
	MT6359_BM_TOP_INT_CON1_CLR
#define PMIC_BM_TOP_INT_CON1_CLR_MASK                       0xFFFF
#define PMIC_BM_TOP_INT_CON1_CLR_SHIFT                      0
#define PMIC_RG_INT_MASK_FG_BAT_H_ADDR                      \
	MT6359_BM_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_FG_BAT_H_MASK                      0x1
#define PMIC_RG_INT_MASK_FG_BAT_H_SHIFT                     0
#define PMIC_RG_INT_MASK_FG_BAT_L_ADDR                      \
	MT6359_BM_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_FG_BAT_L_MASK                      0x1
#define PMIC_RG_INT_MASK_FG_BAT_L_SHIFT                     1
#define PMIC_RG_INT_MASK_FG_CUR_H_ADDR                      \
	MT6359_BM_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_FG_CUR_H_MASK                      0x1
#define PMIC_RG_INT_MASK_FG_CUR_H_SHIFT                     2
#define PMIC_RG_INT_MASK_FG_CUR_L_ADDR                      \
	MT6359_BM_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_FG_CUR_L_MASK                      0x1
#define PMIC_RG_INT_MASK_FG_CUR_L_SHIFT                     3
#define PMIC_RG_INT_MASK_FG_ZCV_ADDR                        \
	MT6359_BM_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_FG_ZCV_MASK                        0x1
#define PMIC_RG_INT_MASK_FG_ZCV_SHIFT                       4
#define PMIC_RG_INT_MASK_FG_N_CHARGE_L_ADDR                 \
	MT6359_BM_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_FG_N_CHARGE_L_MASK                 0x1
#define PMIC_RG_INT_MASK_FG_N_CHARGE_L_SHIFT                7
#define PMIC_RG_INT_MASK_FG_IAVG_H_ADDR                     \
	MT6359_BM_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_FG_IAVG_H_MASK                     0x1
#define PMIC_RG_INT_MASK_FG_IAVG_H_SHIFT                    8
#define PMIC_RG_INT_MASK_FG_IAVG_L_ADDR                     \
	MT6359_BM_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_FG_IAVG_L_MASK                     0x1
#define PMIC_RG_INT_MASK_FG_IAVG_L_SHIFT                    9
#define PMIC_RG_INT_MASK_FG_DISCHARGE_ADDR                  \
	MT6359_BM_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_FG_DISCHARGE_MASK                  0x1
#define PMIC_RG_INT_MASK_FG_DISCHARGE_SHIFT                 11
#define PMIC_RG_INT_MASK_FG_CHARGE_ADDR                     \
	MT6359_BM_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_FG_CHARGE_MASK                     0x1
#define PMIC_RG_INT_MASK_FG_CHARGE_SHIFT                    12
#define PMIC_RG_BM_INT_MASK_CON0_RSV_ADDR                   \
	MT6359_BM_TOP_INT_MASK_CON0
#define PMIC_RG_BM_INT_MASK_CON0_RSV_MASK                   0x1
#define PMIC_RG_BM_INT_MASK_CON0_RSV_SHIFT                  13
#define PMIC_BM_TOP_INT_MASK_CON0_SET_ADDR                  \
	MT6359_BM_TOP_INT_MASK_CON0_SET
#define PMIC_BM_TOP_INT_MASK_CON0_SET_MASK                  0xFFFF
#define PMIC_BM_TOP_INT_MASK_CON0_SET_SHIFT                 0
#define PMIC_BM_TOP_INT_MASK_CON0_CLR_ADDR                  \
	MT6359_BM_TOP_INT_MASK_CON0_CLR
#define PMIC_BM_TOP_INT_MASK_CON0_CLR_MASK                  0xFFFF
#define PMIC_BM_TOP_INT_MASK_CON0_CLR_SHIFT                 0
#define PMIC_RG_INT_MASK_BATON_LV_ADDR                      \
	MT6359_BM_TOP_INT_MASK_CON1
#define PMIC_RG_INT_MASK_BATON_LV_MASK                      0x1
#define PMIC_RG_INT_MASK_BATON_LV_SHIFT                     0
#define PMIC_RG_INT_MASK_BATON_BAT_IN_ADDR                  \
	MT6359_BM_TOP_INT_MASK_CON1
#define PMIC_RG_INT_MASK_BATON_BAT_IN_MASK                  0x1
#define PMIC_RG_INT_MASK_BATON_BAT_IN_SHIFT                 2
#define PMIC_RG_INT_MASK_BATON_BAT_OUT_ADDR                 \
	MT6359_BM_TOP_INT_MASK_CON1
#define PMIC_RG_INT_MASK_BATON_BAT_OUT_MASK                 0x1
#define PMIC_RG_INT_MASK_BATON_BAT_OUT_SHIFT                3
#define PMIC_RG_INT_MASK_BIF_ADDR                           \
	MT6359_BM_TOP_INT_MASK_CON1
#define PMIC_RG_INT_MASK_BIF_MASK                           0x1
#define PMIC_RG_INT_MASK_BIF_SHIFT                          4
#define PMIC_BM_TOP_INT_MASK_CON1_SET_ADDR                  \
	MT6359_BM_TOP_INT_MASK_CON1_SET
#define PMIC_BM_TOP_INT_MASK_CON1_SET_MASK                  0xFFFF
#define PMIC_BM_TOP_INT_MASK_CON1_SET_SHIFT                 0
#define PMIC_BM_TOP_INT_MASK_CON1_CLR_ADDR                  \
	MT6359_BM_TOP_INT_MASK_CON1_CLR
#define PMIC_BM_TOP_INT_MASK_CON1_CLR_MASK                  0xFFFF
#define PMIC_BM_TOP_INT_MASK_CON1_CLR_SHIFT                 0
#define PMIC_RG_INT_STATUS_FG_BAT_H_ADDR                    \
	MT6359_BM_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_FG_BAT_H_MASK                    0x1
#define PMIC_RG_INT_STATUS_FG_BAT_H_SHIFT                   0
#define PMIC_RG_INT_STATUS_FG_BAT_L_ADDR                    \
	MT6359_BM_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_FG_BAT_L_MASK                    0x1
#define PMIC_RG_INT_STATUS_FG_BAT_L_SHIFT                   1
#define PMIC_RG_INT_STATUS_FG_CUR_H_ADDR                    \
	MT6359_BM_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_FG_CUR_H_MASK                    0x1
#define PMIC_RG_INT_STATUS_FG_CUR_H_SHIFT                   2
#define PMIC_RG_INT_STATUS_FG_CUR_L_ADDR                    \
	MT6359_BM_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_FG_CUR_L_MASK                    0x1
#define PMIC_RG_INT_STATUS_FG_CUR_L_SHIFT                   3
#define PMIC_RG_INT_STATUS_FG_ZCV_ADDR                      \
	MT6359_BM_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_FG_ZCV_MASK                      0x1
#define PMIC_RG_INT_STATUS_FG_ZCV_SHIFT                     4
#define PMIC_RG_INT_STATUS_FG_N_CHARGE_L_ADDR               \
	MT6359_BM_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_FG_N_CHARGE_L_MASK               0x1
#define PMIC_RG_INT_STATUS_FG_N_CHARGE_L_SHIFT              7
#define PMIC_RG_INT_STATUS_FG_IAVG_H_ADDR                   \
	MT6359_BM_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_FG_IAVG_H_MASK                   0x1
#define PMIC_RG_INT_STATUS_FG_IAVG_H_SHIFT                  8
#define PMIC_RG_INT_STATUS_FG_IAVG_L_ADDR                   \
	MT6359_BM_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_FG_IAVG_L_MASK                   0x1
#define PMIC_RG_INT_STATUS_FG_IAVG_L_SHIFT                  9
#define PMIC_RG_INT_STATUS_FG_DISCHARGE_ADDR                \
	MT6359_BM_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_FG_DISCHARGE_MASK                0x1
#define PMIC_RG_INT_STATUS_FG_DISCHARGE_SHIFT               11
#define PMIC_RG_INT_STATUS_FG_CHARGE_ADDR                   \
	MT6359_BM_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_FG_CHARGE_MASK                   0x1
#define PMIC_RG_INT_STATUS_FG_CHARGE_SHIFT                  12
#define PMIC_RG_BM_INT_STATUS0_RSV_ADDR                     \
	MT6359_BM_TOP_INT_STATUS0
#define PMIC_RG_BM_INT_STATUS0_RSV_MASK                     0x1
#define PMIC_RG_BM_INT_STATUS0_RSV_SHIFT                    13
#define PMIC_RG_INT_STATUS_BATON_LV_ADDR                    \
	MT6359_BM_TOP_INT_STATUS1
#define PMIC_RG_INT_STATUS_BATON_LV_MASK                    0x1
#define PMIC_RG_INT_STATUS_BATON_LV_SHIFT                   0
#define PMIC_RG_INT_STATUS_BATON_BAT_IN_ADDR                \
	MT6359_BM_TOP_INT_STATUS1
#define PMIC_RG_INT_STATUS_BATON_BAT_IN_MASK                0x1
#define PMIC_RG_INT_STATUS_BATON_BAT_IN_SHIFT               2
#define PMIC_RG_INT_STATUS_BATON_BAT_OUT_ADDR               \
	MT6359_BM_TOP_INT_STATUS1
#define PMIC_RG_INT_STATUS_BATON_BAT_OUT_MASK               0x1
#define PMIC_RG_INT_STATUS_BATON_BAT_OUT_SHIFT              3
#define PMIC_RG_INT_STATUS_BIF_ADDR                         \
	MT6359_BM_TOP_INT_STATUS1
#define PMIC_RG_INT_STATUS_BIF_MASK                         0x1
#define PMIC_RG_INT_STATUS_BIF_SHIFT                        4
#define PMIC_RG_INT_RAW_STATUS_FG_BAT_H_ADDR                \
	MT6359_BM_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_FG_BAT_H_MASK                0x1
#define PMIC_RG_INT_RAW_STATUS_FG_BAT_H_SHIFT               0
#define PMIC_RG_INT_RAW_STATUS_FG_BAT_L_ADDR                \
	MT6359_BM_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_FG_BAT_L_MASK                0x1
#define PMIC_RG_INT_RAW_STATUS_FG_BAT_L_SHIFT               1
#define PMIC_RG_INT_RAW_STATUS_FG_CUR_H_ADDR                \
	MT6359_BM_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_FG_CUR_H_MASK                0x1
#define PMIC_RG_INT_RAW_STATUS_FG_CUR_H_SHIFT               2
#define PMIC_RG_INT_RAW_STATUS_FG_CUR_L_ADDR                \
	MT6359_BM_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_FG_CUR_L_MASK                0x1
#define PMIC_RG_INT_RAW_STATUS_FG_CUR_L_SHIFT               3
#define PMIC_RG_INT_RAW_STATUS_FG_ZCV_ADDR                  \
	MT6359_BM_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_FG_ZCV_MASK                  0x1
#define PMIC_RG_INT_RAW_STATUS_FG_ZCV_SHIFT                 4
#define PMIC_RG_INT_RAW_STATUS_FG_N_CHARGE_L_ADDR           \
	MT6359_BM_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_FG_N_CHARGE_L_MASK           0x1
#define PMIC_RG_INT_RAW_STATUS_FG_N_CHARGE_L_SHIFT          7
#define PMIC_RG_INT_RAW_STATUS_FG_IAVG_H_ADDR               \
	MT6359_BM_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_FG_IAVG_H_MASK               0x1
#define PMIC_RG_INT_RAW_STATUS_FG_IAVG_H_SHIFT              8
#define PMIC_RG_INT_RAW_STATUS_FG_IAVG_L_ADDR               \
	MT6359_BM_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_FG_IAVG_L_MASK               0x1
#define PMIC_RG_INT_RAW_STATUS_FG_IAVG_L_SHIFT              9
#define PMIC_RG_INT_RAW_STATUS_FG_DISCHARGE_ADDR            \
	MT6359_BM_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_FG_DISCHARGE_MASK            0x1
#define PMIC_RG_INT_RAW_STATUS_FG_DISCHARGE_SHIFT           11
#define PMIC_RG_INT_RAW_STATUS_FG_CHARGE_ADDR               \
	MT6359_BM_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_FG_CHARGE_MASK               0x1
#define PMIC_RG_INT_RAW_STATUS_FG_CHARGE_SHIFT              12
#define PMIC_RG_BM_INT_RAW_STATUS_RSV_ADDR                  \
	MT6359_BM_TOP_INT_RAW_STATUS0
#define PMIC_RG_BM_INT_RAW_STATUS_RSV_MASK                  0x1
#define PMIC_RG_BM_INT_RAW_STATUS_RSV_SHIFT                 13
#define PMIC_RG_INT_RAW_STATUS_BATON_LV_ADDR                \
	MT6359_BM_TOP_INT_RAW_STATUS1
#define PMIC_RG_INT_RAW_STATUS_BATON_LV_MASK                0x1
#define PMIC_RG_INT_RAW_STATUS_BATON_LV_SHIFT               0
#define PMIC_RG_INT_RAW_STATUS_BATON_BAT_IN_ADDR            \
	MT6359_BM_TOP_INT_RAW_STATUS1
#define PMIC_RG_INT_RAW_STATUS_BATON_BAT_IN_MASK            0x1
#define PMIC_RG_INT_RAW_STATUS_BATON_BAT_IN_SHIFT           2
#define PMIC_RG_INT_RAW_STATUS_BATON_BAT_OUT_ADDR           \
	MT6359_BM_TOP_INT_RAW_STATUS1
#define PMIC_RG_INT_RAW_STATUS_BATON_BAT_OUT_MASK           0x1
#define PMIC_RG_INT_RAW_STATUS_BATON_BAT_OUT_SHIFT          3
#define PMIC_RG_INT_RAW_STATUS_BIF_ADDR                     \
	MT6359_BM_TOP_INT_RAW_STATUS1
#define PMIC_RG_INT_RAW_STATUS_BIF_MASK                     0x1
#define PMIC_RG_INT_RAW_STATUS_BIF_SHIFT                    4
#define PMIC_POLARITY_ADDR                                  \
	MT6359_BM_TOP_INT_MISC_CON
#define PMIC_POLARITY_MASK                                  0x1
#define PMIC_POLARITY_SHIFT                                 0
#define PMIC_RG_BM_MON_FLAG_SEL_ADDR                        \
	MT6359_BM_TOP_DBG_CON
#define PMIC_RG_BM_MON_FLAG_SEL_MASK                        0xFF
#define PMIC_RG_BM_MON_FLAG_SEL_SHIFT                       0
#define PMIC_RG_BM_MON_GRP_SEL_ADDR                         \
	MT6359_BM_TOP_DBG_CON
#define PMIC_RG_BM_MON_GRP_SEL_MASK                         0x7
#define PMIC_RG_BM_MON_GRP_SEL_SHIFT                        8
#define PMIC_RG_BM_TOP_RSV0_ADDR                            \
	MT6359_BM_TOP_RSV0
#define PMIC_RG_BM_TOP_RSV0_MASK                            0x3
#define PMIC_RG_BM_TOP_RSV0_SHIFT                           0
#define PMIC_BM_FGADC_KEY_ADDR                              \
	MT6359_BM_WKEY0
#define PMIC_BM_FGADC_KEY_MASK                              0xFFFF
#define PMIC_BM_FGADC_KEY_SHIFT                             0
#define PMIC_BM_BATON_KEY_ADDR                              \
	MT6359_BM_WKEY1
#define PMIC_BM_BATON_KEY_MASK                              0xFFFF
#define PMIC_BM_BATON_KEY_SHIFT                             0
#define PMIC_BM_BIF_KEY_ADDR                                \
	MT6359_BM_WKEY2
#define PMIC_BM_BIF_KEY_MASK                                0xFFFF
#define PMIC_BM_BIF_KEY_SHIFT                               0
#define PMIC_FGADC_ANA_ANA_ID_ADDR                          \
	MT6359_FGADC_ANA_DSN_ID
#define PMIC_FGADC_ANA_ANA_ID_MASK                          0xFF
#define PMIC_FGADC_ANA_ANA_ID_SHIFT                         0
#define PMIC_FGADC_ANA_DIG_ID_ADDR                          \
	MT6359_FGADC_ANA_DSN_ID
#define PMIC_FGADC_ANA_DIG_ID_MASK                          0xFF
#define PMIC_FGADC_ANA_DIG_ID_SHIFT                         8
#define PMIC_FGADC_ANA_ANA_MINOR_REV_ADDR                   \
	MT6359_FGADC_ANA_DSN_REV0
#define PMIC_FGADC_ANA_ANA_MINOR_REV_MASK                   0xF
#define PMIC_FGADC_ANA_ANA_MINOR_REV_SHIFT                  0
#define PMIC_FGADC_ANA_ANA_MAJOR_REV_ADDR                   \
	MT6359_FGADC_ANA_DSN_REV0
#define PMIC_FGADC_ANA_ANA_MAJOR_REV_MASK                   0xF
#define PMIC_FGADC_ANA_ANA_MAJOR_REV_SHIFT                  4
#define PMIC_FGADC_ANA_DIG_MINOR_REV_ADDR                   \
	MT6359_FGADC_ANA_DSN_REV0
#define PMIC_FGADC_ANA_DIG_MINOR_REV_MASK                   0xF
#define PMIC_FGADC_ANA_DIG_MINOR_REV_SHIFT                  8
#define PMIC_FGADC_ANA_DIG_MAJOR_REV_ADDR                   \
	MT6359_FGADC_ANA_DSN_REV0
#define PMIC_FGADC_ANA_DIG_MAJOR_REV_MASK                   0xF
#define PMIC_FGADC_ANA_DIG_MAJOR_REV_SHIFT                  12
#define PMIC_FGADC_ANA_DSN_CBS_ADDR                         \
	MT6359_FGADC_ANA_DSN_DBI
#define PMIC_FGADC_ANA_DSN_CBS_MASK                         0x3
#define PMIC_FGADC_ANA_DSN_CBS_SHIFT                        0
#define PMIC_FGADC_ANA_DSN_BIX_ADDR                         \
	MT6359_FGADC_ANA_DSN_DBI
#define PMIC_FGADC_ANA_DSN_BIX_MASK                         0x3
#define PMIC_FGADC_ANA_DSN_BIX_SHIFT                        2
#define PMIC_FGADC_ANA_DSN_ESP_ADDR                         \
	MT6359_FGADC_ANA_DSN_DBI
#define PMIC_FGADC_ANA_DSN_ESP_MASK                         0xFF
#define PMIC_FGADC_ANA_DSN_ESP_SHIFT                        8
#define PMIC_FGADC_ANA_DSN_FPI_ADDR                         \
	MT6359_FGADC_ANA_DSN_DXI
#define PMIC_FGADC_ANA_DSN_FPI_MASK                         0xFF
#define PMIC_FGADC_ANA_DSN_FPI_SHIFT                        0
#define PMIC_RG_FGANALOGTEST_ADDR                           \
	MT6359_FGADC_ANA_CON0
#define PMIC_RG_FGANALOGTEST_MASK                           0x7
#define PMIC_RG_FGANALOGTEST_SHIFT                          0
#define PMIC_RG_FGINTMODE_ADDR                              \
	MT6359_FGADC_ANA_CON0
#define PMIC_RG_FGINTMODE_MASK                              0x1
#define PMIC_RG_FGINTMODE_SHIFT                             3
#define PMIC_RG_SPARE_ADDR                                  \
	MT6359_FGADC_ANA_CON0
#define PMIC_RG_SPARE_MASK                                  0xFF
#define PMIC_RG_SPARE_SHIFT                                 4
#define PMIC_RG_CHOP_EN_ADDR                                \
	MT6359_FGADC_ANA_CON0
#define PMIC_RG_CHOP_EN_MASK                                0x1
#define PMIC_RG_CHOP_EN_SHIFT                               12
#define PMIC_FG_RNG_BIT_MODE_ADDR                           \
	MT6359_FGADC_ANA_TEST_CON0
#define PMIC_FG_RNG_BIT_MODE_MASK                           0x1
#define PMIC_FG_RNG_BIT_MODE_SHIFT                          0
#define PMIC_FG_RNG_BIT_SW_ADDR                             \
	MT6359_FGADC_ANA_TEST_CON0
#define PMIC_FG_RNG_BIT_SW_MASK                             0x1
#define PMIC_FG_RNG_BIT_SW_SHIFT                            1
#define PMIC_FG_RNG_EN_MODE_ADDR                            \
	MT6359_FGADC_ANA_TEST_CON0
#define PMIC_FG_RNG_EN_MODE_MASK                            0x1
#define PMIC_FG_RNG_EN_MODE_SHIFT                           2
#define PMIC_FG_RNG_EN_SW_ADDR                              \
	MT6359_FGADC_ANA_TEST_CON0
#define PMIC_FG_RNG_EN_SW_MASK                              0x1
#define PMIC_FG_RNG_EN_SW_SHIFT                             3
#define PMIC_DA_FG_RNG_EN_ADDR                              \
	MT6359_FGADC_ANA_TEST_CON0
#define PMIC_DA_FG_RNG_EN_MASK                              0x1
#define PMIC_DA_FG_RNG_EN_SHIFT                             4
#define PMIC_DA_FG_RNG_BIT_ADDR                             \
	MT6359_FGADC_ANA_TEST_CON0
#define PMIC_DA_FG_RNG_BIT_MASK                             0x1
#define PMIC_DA_FG_RNG_BIT_SHIFT                            5
#define PMIC_DA_FGCAL_EN_ADDR                               \
	MT6359_FGADC_ANA_TEST_CON0
#define PMIC_DA_FGCAL_EN_MASK                               0x1
#define PMIC_DA_FGCAL_EN_SHIFT                              6
#define PMIC_DA_FGADC_EN_ADDR                               \
	MT6359_FGADC_ANA_TEST_CON0
#define PMIC_DA_FGADC_EN_MASK                               0x1
#define PMIC_DA_FGADC_EN_SHIFT                              7
#define PMIC_FG_DWA_T0_ADDR                                 \
	MT6359_FGADC_ANA_TEST_CON0
#define PMIC_FG_DWA_T0_MASK                                 0x3
#define PMIC_FG_DWA_T0_SHIFT                                8
#define PMIC_FG_DWA_T1_ADDR                                 \
	MT6359_FGADC_ANA_TEST_CON0
#define PMIC_FG_DWA_T1_MASK                                 0x3
#define PMIC_FG_DWA_T1_SHIFT                                10
#define PMIC_FG_DWA_RST_MODE_ADDR                           \
	MT6359_FGADC_ANA_TEST_CON0
#define PMIC_FG_DWA_RST_MODE_MASK                           0x1
#define PMIC_FG_DWA_RST_MODE_SHIFT                          12
#define PMIC_FG_DWA_RST_SW_ADDR                             \
	MT6359_FGADC_ANA_TEST_CON0
#define PMIC_FG_DWA_RST_SW_MASK                             0x1
#define PMIC_FG_DWA_RST_SW_SHIFT                            13
#define PMIC_DA_DWA_RST_ADDR                                \
	MT6359_FGADC_ANA_TEST_CON0
#define PMIC_DA_DWA_RST_MASK                                0x1
#define PMIC_DA_DWA_RST_SHIFT                               14
#define PMIC_DA_FG_RST_ADDR                                 \
	MT6359_FGADC_ANA_TEST_CON0
#define PMIC_DA_FG_RST_MASK                                 0x1
#define PMIC_DA_FG_RST_SHIFT                                15
#define PMIC_FGADC_ANA_ELR_LEN_ADDR                         \
	MT6359_FGADC_ANA_ELR_NUM
#define PMIC_FGADC_ANA_ELR_LEN_MASK                         0xFF
#define PMIC_FGADC_ANA_ELR_LEN_SHIFT                        0
#define PMIC_RG_FGADC_GAINERR_CAL_ADDR                      \
	MT6359_FGADC_ANA_ELR0
#define PMIC_RG_FGADC_GAINERR_CAL_MASK                      0x1FFF
#define PMIC_RG_FGADC_GAINERR_CAL_SHIFT                     0
#define PMIC_RG_FG_OFFSET_SWAP_ADDR                         \
	MT6359_FGADC_ANA_ELR0
#define PMIC_RG_FG_OFFSET_SWAP_MASK                         0x7
#define PMIC_RG_FG_OFFSET_SWAP_SHIFT                        13
#define PMIC_FGADC0_ANA_ID_ADDR                             \
	MT6359_FGADC0_DSN_ID
#define PMIC_FGADC0_ANA_ID_MASK                             0xFF
#define PMIC_FGADC0_ANA_ID_SHIFT                            0
#define PMIC_FGADC0_DIG_ID_ADDR                             \
	MT6359_FGADC0_DSN_ID
#define PMIC_FGADC0_DIG_ID_MASK                             0xFF
#define PMIC_FGADC0_DIG_ID_SHIFT                            8
#define PMIC_FGADC0_ANA_MINOR_REV_ADDR                      \
	MT6359_FGADC0_DSN_REV0
#define PMIC_FGADC0_ANA_MINOR_REV_MASK                      0xF
#define PMIC_FGADC0_ANA_MINOR_REV_SHIFT                     0
#define PMIC_FGADC0_ANA_MAJOR_REV_ADDR                      \
	MT6359_FGADC0_DSN_REV0
#define PMIC_FGADC0_ANA_MAJOR_REV_MASK                      0xF
#define PMIC_FGADC0_ANA_MAJOR_REV_SHIFT                     4
#define PMIC_FGADC0_DIG_MINOR_REV_ADDR                      \
	MT6359_FGADC0_DSN_REV0
#define PMIC_FGADC0_DIG_MINOR_REV_MASK                      0xF
#define PMIC_FGADC0_DIG_MINOR_REV_SHIFT                     8
#define PMIC_FGADC0_DIG_MAJOR_REV_ADDR                      \
	MT6359_FGADC0_DSN_REV0
#define PMIC_FGADC0_DIG_MAJOR_REV_MASK                      0xF
#define PMIC_FGADC0_DIG_MAJOR_REV_SHIFT                     12
#define PMIC_FGADC0_DSN_CBS_ADDR                            \
	MT6359_FGADC0_DSN_DBI
#define PMIC_FGADC0_DSN_CBS_MASK                            0x3
#define PMIC_FGADC0_DSN_CBS_SHIFT                           0
#define PMIC_FGADC0_DSN_BIX_ADDR                            \
	MT6359_FGADC0_DSN_DBI
#define PMIC_FGADC0_DSN_BIX_MASK                            0x3
#define PMIC_FGADC0_DSN_BIX_SHIFT                           2
#define PMIC_FGADC0_DSN_ESP_ADDR                            \
	MT6359_FGADC0_DSN_DBI
#define PMIC_FGADC0_DSN_ESP_MASK                            0xFF
#define PMIC_FGADC0_DSN_ESP_SHIFT                           8
#define PMIC_FGADC0_DSN_FPI_ADDR                            \
	MT6359_FGADC0_DSN_DXI
#define PMIC_FGADC0_DSN_FPI_MASK                            0xFF
#define PMIC_FGADC0_DSN_FPI_SHIFT                           0
#define PMIC_FG_ON_ADDR                                     \
	MT6359_FGADC_CON0
#define PMIC_FG_ON_MASK                                     0x1
#define PMIC_FG_ON_SHIFT                                    0
#define PMIC_FG_CAL_ADDR                                    \
	MT6359_FGADC_CON0
#define PMIC_FG_CAL_MASK                                    0x3
#define PMIC_FG_CAL_SHIFT                                   2
#define PMIC_FG_AUTOCALRATE_ADDR                            \
	MT6359_FGADC_CON0
#define PMIC_FG_AUTOCALRATE_MASK                            0x7
#define PMIC_FG_AUTOCALRATE_SHIFT                           4
#define PMIC_FG_SON_SLP_EN_ADDR                             \
	MT6359_FGADC_CON0
#define PMIC_FG_SON_SLP_EN_MASK                             0x1
#define PMIC_FG_SON_SLP_EN_SHIFT                            8
#define PMIC_FG_SOFF_SLP_EN_ADDR                            \
	MT6359_FGADC_CON0
#define PMIC_FG_SOFF_SLP_EN_MASK                            0x1
#define PMIC_FG_SOFF_SLP_EN_SHIFT                           9
#define PMIC_FG_ZCV_DET_EN_ADDR                             \
	MT6359_FGADC_CON0
#define PMIC_FG_ZCV_DET_EN_MASK                             0x1
#define PMIC_FG_ZCV_DET_EN_SHIFT                            10
#define PMIC_FG_AUXADC_R_ADDR                               \
	MT6359_FGADC_CON0
#define PMIC_FG_AUXADC_R_MASK                               0x1
#define PMIC_FG_AUXADC_R_SHIFT                              11
#define PMIC_FG_IAVG_MODE_ADDR                              \
	MT6359_FGADC_CON0
#define PMIC_FG_IAVG_MODE_MASK                              0xF
#define PMIC_FG_IAVG_MODE_SHIFT                             12
#define PMIC_FG_SW_READ_PRE_ADDR                            \
	MT6359_FGADC_CON1
#define PMIC_FG_SW_READ_PRE_MASK                            0x1
#define PMIC_FG_SW_READ_PRE_SHIFT                           0
#define PMIC_FG_SW_RSTCLR_ADDR                              \
	MT6359_FGADC_CON1
#define PMIC_FG_SW_RSTCLR_MASK                              0x1
#define PMIC_FG_SW_RSTCLR_SHIFT                             1
#define PMIC_FG_SW_CR_ADDR                                  \
	MT6359_FGADC_CON1
#define PMIC_FG_SW_CR_MASK                                  0x1
#define PMIC_FG_SW_CR_SHIFT                                 2
#define PMIC_FG_SW_CLEAR_ADDR                               \
	MT6359_FGADC_CON1
#define PMIC_FG_SW_CLEAR_MASK                               0x1
#define PMIC_FG_SW_CLEAR_SHIFT                              3
#define PMIC_FG_SON_FP_EN_ADDR                              \
	MT6359_FGADC_CON1
#define PMIC_FG_SON_FP_EN_MASK                              0x1
#define PMIC_FG_SON_FP_EN_SHIFT                             4
#define PMIC_FG_SON_SLP_HS_ADDR                             \
	MT6359_FGADC_CON1
#define PMIC_FG_SON_SLP_HS_MASK                             0x1
#define PMIC_FG_SON_SLP_HS_SHIFT                            5
#define PMIC_FG_OFFSET_RST_ADDR                             \
	MT6359_FGADC_CON1
#define PMIC_FG_OFFSET_RST_MASK                             0x1
#define PMIC_FG_OFFSET_RST_SHIFT                            8
#define PMIC_FG_TIME_RST_ADDR                               \
	MT6359_FGADC_CON1
#define PMIC_FG_TIME_RST_MASK                               0x1
#define PMIC_FG_TIME_RST_SHIFT                              9
#define PMIC_FG_CHARGE_RST_ADDR                             \
	MT6359_FGADC_CON1
#define PMIC_FG_CHARGE_RST_MASK                             0x1
#define PMIC_FG_CHARGE_RST_SHIFT                            10
#define PMIC_FG_N_CHARGE_RST_ADDR                           \
	MT6359_FGADC_CON1
#define PMIC_FG_N_CHARGE_RST_MASK                           0x1
#define PMIC_FG_N_CHARGE_RST_SHIFT                          11
#define PMIC_FG_SOFF_RST_ADDR                               \
	MT6359_FGADC_CON1
#define PMIC_FG_SOFF_RST_MASK                               0x1
#define PMIC_FG_SOFF_RST_SHIFT                              12
#define PMIC_FG_VA_ERR_RST_ADDR                             \
	MT6359_FGADC_CON1
#define PMIC_FG_VA_ERR_RST_MASK                             0x1
#define PMIC_FG_VA_ERR_RST_SHIFT                            13
#define PMIC_FG_LATCHDATA_ST_ADDR                           \
	MT6359_FGADC_CON1
#define PMIC_FG_LATCHDATA_ST_MASK                           0x1
#define PMIC_FG_LATCHDATA_ST_SHIFT                          15
#define PMIC_EVENT_FG_BAT_H_ADDR                            \
	MT6359_FGADC_CON2
#define PMIC_EVENT_FG_BAT_H_MASK                            0x1
#define PMIC_EVENT_FG_BAT_H_SHIFT                           0
#define PMIC_EVENT_FG_BAT_L_ADDR                            \
	MT6359_FGADC_CON2
#define PMIC_EVENT_FG_BAT_L_MASK                            0x1
#define PMIC_EVENT_FG_BAT_L_SHIFT                           1
#define PMIC_EVENT_FG_CUR_H_ADDR                            \
	MT6359_FGADC_CON2
#define PMIC_EVENT_FG_CUR_H_MASK                            0x1
#define PMIC_EVENT_FG_CUR_H_SHIFT                           2
#define PMIC_EVENT_FG_CUR_L_ADDR                            \
	MT6359_FGADC_CON2
#define PMIC_EVENT_FG_CUR_L_MASK                            0x1
#define PMIC_EVENT_FG_CUR_L_SHIFT                           3
#define PMIC_EVENT_FG_ZCV_ADDR                              \
	MT6359_FGADC_CON2
#define PMIC_EVENT_FG_ZCV_MASK                              0x1
#define PMIC_EVENT_FG_ZCV_SHIFT                             4
#define PMIC_EVENT_FG_N_CHARGE_L_ADDR                       \
	MT6359_FGADC_CON2
#define PMIC_EVENT_FG_N_CHARGE_L_MASK                       0x1
#define PMIC_EVENT_FG_N_CHARGE_L_SHIFT                      9
#define PMIC_EVENT_FG_IAVG_H_ADDR                           \
	MT6359_FGADC_CON2
#define PMIC_EVENT_FG_IAVG_H_MASK                           0x1
#define PMIC_EVENT_FG_IAVG_H_SHIFT                          10
#define PMIC_EVENT_FG_IAVG_L_ADDR                           \
	MT6359_FGADC_CON2
#define PMIC_EVENT_FG_IAVG_L_MASK                           0x1
#define PMIC_EVENT_FG_IAVG_L_SHIFT                          11
#define PMIC_EVENT_FG_DISCHARGE_ADDR                        \
	MT6359_FGADC_CON2
#define PMIC_EVENT_FG_DISCHARGE_MASK                        0x1
#define PMIC_EVENT_FG_DISCHARGE_SHIFT                       14
#define PMIC_EVENT_FG_CHARGE_ADDR                           \
	MT6359_FGADC_CON2
#define PMIC_EVENT_FG_CHARGE_MASK                           0x1
#define PMIC_EVENT_FG_CHARGE_SHIFT                          15
#define PMIC_FG_OSR1_ADDR                                   \
	MT6359_FGADC_CON3
#define PMIC_FG_OSR1_MASK                                   0xF
#define PMIC_FG_OSR1_SHIFT                                  0
#define PMIC_FG_OSR2_ADDR                                   \
	MT6359_FGADC_CON3
#define PMIC_FG_OSR2_MASK                                   0x7
#define PMIC_FG_OSR2_SHIFT                                  8
#define PMIC_FG_FP_RECAL_EN_ADDR                            \
	MT6359_FGADC_CON4
#define PMIC_FG_FP_RECAL_EN_MASK                            0x1
#define PMIC_FG_FP_RECAL_EN_SHIFT                           0
#define PMIC_FG_CUR_OV_MULT_ADDR                            \
	MT6359_FGADC_CON4
#define PMIC_FG_CUR_OV_MULT_MASK                            0x1
#define PMIC_FG_CUR_OV_MULT_SHIFT                           1
#define PMIC_FG_ADJ_OFFSET_EN_ADDR                          \
	MT6359_FGADC_CON4
#define PMIC_FG_ADJ_OFFSET_EN_MASK                          0x1
#define PMIC_FG_ADJ_OFFSET_EN_SHIFT                         2
#define PMIC_FG_ADC_AUTORST_ADDR                            \
	MT6359_FGADC_CON4
#define PMIC_FG_ADC_AUTORST_MASK                            0x1
#define PMIC_FG_ADC_AUTORST_SHIFT                           3
#define PMIC_FG_ADC_RSTDETECT_ADDR                          \
	MT6359_FGADC_CON4
#define PMIC_FG_ADC_RSTDETECT_MASK                          0x1
#define PMIC_FG_ADC_RSTDETECT_SHIFT                         4
#define PMIC_FG_VA_ERR_ADDR                                 \
	MT6359_FGADC_CON4
#define PMIC_FG_VA_ERR_MASK                                 0x1
#define PMIC_FG_VA_ERR_SHIFT                                5
#define PMIC_FG_VA_AON_ADDR                                 \
	MT6359_FGADC_CON4
#define PMIC_FG_VA_AON_MASK                                 0x1
#define PMIC_FG_VA_AON_SHIFT                                6
#define PMIC_FG_VA_AOFF_ADDR                                \
	MT6359_FGADC_CON4
#define PMIC_FG_VA_AOFF_MASK                                0x1
#define PMIC_FG_VA_AOFF_SHIFT                               7
#define PMIC_FG_SON_SW_ADDR                                 \
	MT6359_FGADC_CON4
#define PMIC_FG_SON_SW_MASK                                 0x1
#define PMIC_FG_SON_SW_SHIFT                                8
#define PMIC_FG_SON_SW_MODE_ADDR                            \
	MT6359_FGADC_CON4
#define PMIC_FG_SON_SW_MODE_MASK                            0x1
#define PMIC_FG_SON_SW_MODE_SHIFT                           9
#define PMIC_PWR_FG_VA_ACK_ADDR                             \
	MT6359_FGADC_CON4
#define PMIC_PWR_FG_VA_ACK_MASK                             0x1
#define PMIC_PWR_FG_VA_ACK_SHIFT                            10
#define PMIC_PWR_FG_VA_REQ_ADDR                             \
	MT6359_FGADC_CON4
#define PMIC_PWR_FG_VA_REQ_MASK                             0x1
#define PMIC_PWR_FG_VA_REQ_SHIFT                            11
#define PMIC_FG_VA_ACK_SW_ADDR                              \
	MT6359_FGADC_CON4
#define PMIC_FG_VA_ACK_SW_MASK                              0x1
#define PMIC_FG_VA_ACK_SW_SHIFT                             12
#define PMIC_FG_VA_ACK_SW_MODE_ADDR                         \
	MT6359_FGADC_CON4
#define PMIC_FG_VA_ACK_SW_MODE_MASK                         0x1
#define PMIC_FG_VA_ACK_SW_MODE_SHIFT                        13
#define PMIC_FG_VA_REQ_SW_ADDR                              \
	MT6359_FGADC_CON4
#define PMIC_FG_VA_REQ_SW_MASK                              0x1
#define PMIC_FG_VA_REQ_SW_SHIFT                             14
#define PMIC_FG_VA_REQ_SW_MODE_ADDR                         \
	MT6359_FGADC_CON4
#define PMIC_FG_VA_REQ_SW_MODE_MASK                         0x1
#define PMIC_FG_VA_REQ_SW_MODE_SHIFT                        15
#define PMIC_FGADC_CON5_RSV_ADDR                            \
	MT6359_FGADC_CON5
#define PMIC_FGADC_CON5_RSV_MASK                            0xF
#define PMIC_FGADC_CON5_RSV_SHIFT                           0
#define PMIC_FG_RSTB_STATUS_ADDR                            \
	MT6359_FGADC_RST_CON0
#define PMIC_FG_RSTB_STATUS_MASK                            0x1
#define PMIC_FG_RSTB_STATUS_SHIFT                           0
#define PMIC_FG_CAR_15_00_ADDR                              \
	MT6359_FGADC_CAR_CON0
#define PMIC_FG_CAR_15_00_MASK                              0xFFFF
#define PMIC_FG_CAR_15_00_SHIFT                             0
#define PMIC_FG_CAR_31_16_ADDR                              \
	MT6359_FGADC_CAR_CON1
#define PMIC_FG_CAR_31_16_MASK                              0xFFFF
#define PMIC_FG_CAR_31_16_SHIFT                             0
#define PMIC_FG_BAT_LTH_15_00_ADDR                          \
	MT6359_FGADC_CARTH_CON0
#define PMIC_FG_BAT_LTH_15_00_MASK                          0xFFFF
#define PMIC_FG_BAT_LTH_15_00_SHIFT                         0
#define PMIC_FG_BAT_LTH_31_16_ADDR                          \
	MT6359_FGADC_CARTH_CON1
#define PMIC_FG_BAT_LTH_31_16_MASK                          0xFFFF
#define PMIC_FG_BAT_LTH_31_16_SHIFT                         0
#define PMIC_FG_BAT_HTH_15_00_ADDR                          \
	MT6359_FGADC_CARTH_CON2
#define PMIC_FG_BAT_HTH_15_00_MASK                          0xFFFF
#define PMIC_FG_BAT_HTH_15_00_SHIFT                         0
#define PMIC_FG_BAT_HTH_31_16_ADDR                          \
	MT6359_FGADC_CARTH_CON3
#define PMIC_FG_BAT_HTH_31_16_MASK                          0xFFFF
#define PMIC_FG_BAT_HTH_31_16_SHIFT                         0
#define PMIC_FG_NCAR_15_00_ADDR                             \
	MT6359_FGADC_NCAR_CON0
#define PMIC_FG_NCAR_15_00_MASK                             0xFFFF
#define PMIC_FG_NCAR_15_00_SHIFT                            0
#define PMIC_FG_NCAR_31_16_ADDR                             \
	MT6359_FGADC_NCAR_CON1
#define PMIC_FG_NCAR_31_16_MASK                             0xFFFF
#define PMIC_FG_NCAR_31_16_SHIFT                            0
#define PMIC_FG_N_CHARGE_LTH_15_00_ADDR                     \
	MT6359_FGADC_NCAR_CON2
#define PMIC_FG_N_CHARGE_LTH_15_00_MASK                     0xFFFF
#define PMIC_FG_N_CHARGE_LTH_15_00_SHIFT                    0
#define PMIC_FG_N_CHARGE_LTH_31_16_ADDR                     \
	MT6359_FGADC_NCAR_CON3
#define PMIC_FG_N_CHARGE_LTH_31_16_MASK                     0xFFFF
#define PMIC_FG_N_CHARGE_LTH_31_16_SHIFT                    0
#define PMIC_FG_IAVG_15_00_ADDR                             \
	MT6359_FGADC_IAVG_CON0
#define PMIC_FG_IAVG_15_00_MASK                             0xFFFF
#define PMIC_FG_IAVG_15_00_SHIFT                            0
#define PMIC_FG_IAVG_27_16_ADDR                             \
	MT6359_FGADC_IAVG_CON1
#define PMIC_FG_IAVG_27_16_MASK                             0xFFF
#define PMIC_FG_IAVG_27_16_SHIFT                            0
#define PMIC_FG_IAVG_VLD_ADDR                               \
	MT6359_FGADC_IAVG_CON1
#define PMIC_FG_IAVG_VLD_MASK                               0x1
#define PMIC_FG_IAVG_VLD_SHIFT                              15
#define PMIC_FG_IAVG_LTH_15_00_ADDR                         \
	MT6359_FGADC_IAVG_CON2
#define PMIC_FG_IAVG_LTH_15_00_MASK                         0xFFFF
#define PMIC_FG_IAVG_LTH_15_00_SHIFT                        0
#define PMIC_FG_IAVG_LTH_28_16_ADDR                         \
	MT6359_FGADC_IAVG_CON3
#define PMIC_FG_IAVG_LTH_28_16_MASK                         0x1FFF
#define PMIC_FG_IAVG_LTH_28_16_SHIFT                        0
#define PMIC_FG_IAVG_HTH_15_00_ADDR                         \
	MT6359_FGADC_IAVG_CON4
#define PMIC_FG_IAVG_HTH_15_00_MASK                         0xFFFF
#define PMIC_FG_IAVG_HTH_15_00_SHIFT                        0
#define PMIC_FG_IAVG_HTH_28_16_ADDR                         \
	MT6359_FGADC_IAVG_CON5
#define PMIC_FG_IAVG_HTH_28_16_MASK                         0x1FFF
#define PMIC_FG_IAVG_HTH_28_16_SHIFT                        0
#define PMIC_FG_NTER_15_00_ADDR                             \
	MT6359_FGADC_NTER_CON0
#define PMIC_FG_NTER_15_00_MASK                             0xFFFF
#define PMIC_FG_NTER_15_00_SHIFT                            0
#define PMIC_FG_NTER_29_16_ADDR                             \
	MT6359_FGADC_NTER_CON1
#define PMIC_FG_NTER_29_16_MASK                             0x3FFF
#define PMIC_FG_NTER_29_16_SHIFT                            0
#define PMIC_FG_SON_SLP_CUR_TH_ADDR                         \
	MT6359_FGADC_SON_CON0
#define PMIC_FG_SON_SLP_CUR_TH_MASK                         0xFFFF
#define PMIC_FG_SON_SLP_CUR_TH_SHIFT                        0
#define PMIC_FG_SON_SLP_TIME_ADDR                           \
	MT6359_FGADC_SON_CON1
#define PMIC_FG_SON_SLP_TIME_MASK                           0x3FF
#define PMIC_FG_SON_SLP_TIME_SHIFT                          0
#define PMIC_FG_SON_DET_TIME_ADDR                           \
	MT6359_FGADC_SON_CON2
#define PMIC_FG_SON_DET_TIME_MASK                           0x3FF
#define PMIC_FG_SON_DET_TIME_SHIFT                          0
#define PMIC_FG_SOFF_SLP_CUR_TH_ADDR                        \
	MT6359_FGADC_SOFF_CON0
#define PMIC_FG_SOFF_SLP_CUR_TH_MASK                        0xFFFF
#define PMIC_FG_SOFF_SLP_CUR_TH_SHIFT                       0
#define PMIC_FG_SOFF_SLP_TIME_ADDR                          \
	MT6359_FGADC_SOFF_CON1
#define PMIC_FG_SOFF_SLP_TIME_MASK                          0x3FF
#define PMIC_FG_SOFF_SLP_TIME_SHIFT                         0
#define PMIC_FG_SOFF_DET_TIME_ADDR                          \
	MT6359_FGADC_SOFF_CON2
#define PMIC_FG_SOFF_DET_TIME_MASK                          0x3FF
#define PMIC_FG_SOFF_DET_TIME_SHIFT                         0
#define PMIC_FG_SOFF_TIME_15_00_ADDR                        \
	MT6359_FGADC_SOFF_CON3
#define PMIC_FG_SOFF_TIME_15_00_MASK                        0xFFFF
#define PMIC_FG_SOFF_TIME_15_00_SHIFT                       0
#define PMIC_FG_SOFF_TIME_29_16_ADDR                        \
	MT6359_FGADC_SOFF_CON4
#define PMIC_FG_SOFF_TIME_29_16_MASK                        0x3FFF
#define PMIC_FG_SOFF_TIME_29_16_SHIFT                       0
#define PMIC_FG_SOFF_ADDR                                   \
	MT6359_FGADC_SOFF_CON4
#define PMIC_FG_SOFF_MASK                                   0x1
#define PMIC_FG_SOFF_SHIFT                                  15
#define PMIC_FG_ZCV_DET_IV_ADDR                             \
	MT6359_FGADC_ZCV_CON0
#define PMIC_FG_ZCV_DET_IV_MASK                             0xF
#define PMIC_FG_ZCV_DET_IV_SHIFT                            0
#define PMIC_FGADC_ZCV_CON0_RSV_ADDR                        \
	MT6359_FGADC_ZCV_CON0
#define PMIC_FGADC_ZCV_CON0_RSV_MASK                        0x1
#define PMIC_FGADC_ZCV_CON0_RSV_SHIFT                       15
#define PMIC_FG_ZCV_CURR_ADDR                               \
	MT6359_FGADC_ZCV_CON1
#define PMIC_FG_ZCV_CURR_MASK                               0xFFFF
#define PMIC_FG_ZCV_CURR_SHIFT                              0
#define PMIC_FG_ZCV_CAR_15_00_ADDR                          \
	MT6359_FGADC_ZCV_CON2
#define PMIC_FG_ZCV_CAR_15_00_MASK                          0xFFFF
#define PMIC_FG_ZCV_CAR_15_00_SHIFT                         0
#define PMIC_FG_ZCV_CAR_31_16_ADDR                          \
	MT6359_FGADC_ZCV_CON3
#define PMIC_FG_ZCV_CAR_31_16_MASK                          0xFFFF
#define PMIC_FG_ZCV_CAR_31_16_SHIFT                         0
#define PMIC_FG_ZCV_CAR_TH_15_00_ADDR                       \
	MT6359_FGADC_ZCVTH_CON0
#define PMIC_FG_ZCV_CAR_TH_15_00_MASK                       0xFFFF
#define PMIC_FG_ZCV_CAR_TH_15_00_SHIFT                      0
#define PMIC_FG_ZCV_CAR_TH_30_16_ADDR                       \
	MT6359_FGADC_ZCVTH_CON1
#define PMIC_FG_ZCV_CAR_TH_30_16_MASK                       0x7FFF
#define PMIC_FG_ZCV_CAR_TH_30_16_SHIFT                      0
#define PMIC_FGADC1_ANA_ID_ADDR                             \
	MT6359_FGADC1_DSN_ID
#define PMIC_FGADC1_ANA_ID_MASK                             0xFF
#define PMIC_FGADC1_ANA_ID_SHIFT                            0
#define PMIC_FGADC1_DIG_ID_ADDR                             \
	MT6359_FGADC1_DSN_ID
#define PMIC_FGADC1_DIG_ID_MASK                             0xFF
#define PMIC_FGADC1_DIG_ID_SHIFT                            8
#define PMIC_FGADC1_ANA_MINOR_REV_ADDR                      \
	MT6359_FGADC1_DSN_REV0
#define PMIC_FGADC1_ANA_MINOR_REV_MASK                      0xF
#define PMIC_FGADC1_ANA_MINOR_REV_SHIFT                     0
#define PMIC_FGADC1_ANA_MAJOR_REV_ADDR                      \
	MT6359_FGADC1_DSN_REV0
#define PMIC_FGADC1_ANA_MAJOR_REV_MASK                      0xF
#define PMIC_FGADC1_ANA_MAJOR_REV_SHIFT                     4
#define PMIC_FGADC1_DIG_MINOR_REV_ADDR                      \
	MT6359_FGADC1_DSN_REV0
#define PMIC_FGADC1_DIG_MINOR_REV_MASK                      0xF
#define PMIC_FGADC1_DIG_MINOR_REV_SHIFT                     8
#define PMIC_FGADC1_DIG_MAJOR_REV_ADDR                      \
	MT6359_FGADC1_DSN_REV0
#define PMIC_FGADC1_DIG_MAJOR_REV_MASK                      0xF
#define PMIC_FGADC1_DIG_MAJOR_REV_SHIFT                     12
#define PMIC_FGADC1_DSN_CBS_ADDR                            \
	MT6359_FGADC1_DSN_DBI
#define PMIC_FGADC1_DSN_CBS_MASK                            0x3
#define PMIC_FGADC1_DSN_CBS_SHIFT                           0
#define PMIC_FGADC1_DSN_BIX_ADDR                            \
	MT6359_FGADC1_DSN_DBI
#define PMIC_FGADC1_DSN_BIX_MASK                            0x3
#define PMIC_FGADC1_DSN_BIX_SHIFT                           2
#define PMIC_FGADC1_DSN_ESP_ADDR                            \
	MT6359_FGADC1_DSN_DBI
#define PMIC_FGADC1_DSN_ESP_MASK                            0xFF
#define PMIC_FGADC1_DSN_ESP_SHIFT                           8
#define PMIC_FGADC1_DSN_FPI_ADDR                            \
	MT6359_FGADC1_DSN_DXI
#define PMIC_FGADC1_DSN_FPI_MASK                            0xFF
#define PMIC_FGADC1_DSN_FPI_SHIFT                           0
#define PMIC_FG_R_CURR_ADDR                                 \
	MT6359_FGADC_R_CON0
#define PMIC_FG_R_CURR_MASK                                 0xFFFF
#define PMIC_FG_R_CURR_SHIFT                                0
#define PMIC_FG_CURRENT_OUT_ADDR                            \
	MT6359_FGADC_CUR_CON0
#define PMIC_FG_CURRENT_OUT_MASK                            0xFFFF
#define PMIC_FG_CURRENT_OUT_SHIFT                           0
#define PMIC_FG_CUR_LTH_ADDR                                \
	MT6359_FGADC_CUR_CON1
#define PMIC_FG_CUR_LTH_MASK                                0xFFFF
#define PMIC_FG_CUR_LTH_SHIFT                               0
#define PMIC_FG_CUR_HTH_ADDR                                \
	MT6359_FGADC_CUR_CON2
#define PMIC_FG_CUR_HTH_MASK                                0xFFFF
#define PMIC_FG_CUR_HTH_SHIFT                               0
#define PMIC_FG_CIC2_ADDR                                   \
	MT6359_FGADC_CUR_CON3
#define PMIC_FG_CIC2_MASK                                   0xFFFF
#define PMIC_FG_CIC2_SHIFT                                  0
#define PMIC_FG_OFFSET_ADDR                                 \
	MT6359_FGADC_OFFSET_CON0
#define PMIC_FG_OFFSET_MASK                                 0xFFFF
#define PMIC_FG_OFFSET_SHIFT                                0
#define PMIC_FG_ADJUST_OFFSET_VALUE_ADDR                    \
	MT6359_FGADC_OFFSET_CON1
#define PMIC_FG_ADJUST_OFFSET_VALUE_MASK                    0xFFFF
#define PMIC_FG_ADJUST_OFFSET_VALUE_SHIFT                   0
#define PMIC_FG_GAIN_ADDR                                   \
	MT6359_FGADC_GAIN_CON0
#define PMIC_FG_GAIN_MASK                                   0x1FFF
#define PMIC_FG_GAIN_SHIFT                                  0
#define PMIC_FG_MODE_ADDR                                   \
	MT6359_FGADC_TEST_CON0
#define PMIC_FG_MODE_MASK                                   0x1
#define PMIC_FG_MODE_SHIFT                                  0
#define PMIC_FG_RST_SW_ADDR                                 \
	MT6359_FGADC_TEST_CON0
#define PMIC_FG_RST_SW_MASK                                 0x1
#define PMIC_FG_RST_SW_SHIFT                                1
#define PMIC_FG_FGCAL_EN_SW_ADDR                            \
	MT6359_FGADC_TEST_CON0
#define PMIC_FG_FGCAL_EN_SW_MASK                            0x1
#define PMIC_FG_FGCAL_EN_SW_SHIFT                           2
#define PMIC_FG_FGADC_EN_SW_ADDR                            \
	MT6359_FGADC_TEST_CON0
#define PMIC_FG_FGADC_EN_SW_MASK                            0x1
#define PMIC_FG_FGADC_EN_SW_SHIFT                           3
#define PMIC_RG_SYSTEM_INFO_CON0_ADDR                       \
	MT6359_SYSTEM_INFO_CON0
#define PMIC_RG_SYSTEM_INFO_CON0_MASK                       0xFFFF
#define PMIC_RG_SYSTEM_INFO_CON0_SHIFT                      0
#define PMIC_RG_SYSTEM_INFO_CON1_ADDR                       \
	MT6359_SYSTEM_INFO_CON1
#define PMIC_RG_SYSTEM_INFO_CON1_MASK                       0xFFFF
#define PMIC_RG_SYSTEM_INFO_CON1_SHIFT                      0
#define PMIC_RG_SYSTEM_INFO_CON2_ADDR                       \
	MT6359_SYSTEM_INFO_CON2
#define PMIC_RG_SYSTEM_INFO_CON2_MASK                       0xFFFF
#define PMIC_RG_SYSTEM_INFO_CON2_SHIFT                      0
#define PMIC_BATON_ANA_ANA_ID_ADDR                          \
	MT6359_BATON_ANA_DSN_ID
#define PMIC_BATON_ANA_ANA_ID_MASK                          0xFF
#define PMIC_BATON_ANA_ANA_ID_SHIFT                         0
#define PMIC_BATON_ANA_DIG_ID_ADDR                          \
	MT6359_BATON_ANA_DSN_ID
#define PMIC_BATON_ANA_DIG_ID_MASK                          0xFF
#define PMIC_BATON_ANA_DIG_ID_SHIFT                         8
#define PMIC_BATON_ANA_ANA_MINOR_REV_ADDR                   \
	MT6359_BATON_ANA_DSN_REV0
#define PMIC_BATON_ANA_ANA_MINOR_REV_MASK                   0xF
#define PMIC_BATON_ANA_ANA_MINOR_REV_SHIFT                  0
#define PMIC_BATON_ANA_ANA_MAJOR_REV_ADDR                   \
	MT6359_BATON_ANA_DSN_REV0
#define PMIC_BATON_ANA_ANA_MAJOR_REV_MASK                   0xF
#define PMIC_BATON_ANA_ANA_MAJOR_REV_SHIFT                  4
#define PMIC_BATON_ANA_DIG_MINOR_REV_ADDR                   \
	MT6359_BATON_ANA_DSN_REV0
#define PMIC_BATON_ANA_DIG_MINOR_REV_MASK                   0xF
#define PMIC_BATON_ANA_DIG_MINOR_REV_SHIFT                  8
#define PMIC_BATON_ANA_DIG_MAJOR_REV_ADDR                   \
	MT6359_BATON_ANA_DSN_REV0
#define PMIC_BATON_ANA_DIG_MAJOR_REV_MASK                   0xF
#define PMIC_BATON_ANA_DIG_MAJOR_REV_SHIFT                  12
#define PMIC_BATON_ANA_DSN_CBS_ADDR                         \
	MT6359_BATON_ANA_DSN_DBI
#define PMIC_BATON_ANA_DSN_CBS_MASK                         0x3
#define PMIC_BATON_ANA_DSN_CBS_SHIFT                        0
#define PMIC_BATON_ANA_DSN_BIX_ADDR                         \
	MT6359_BATON_ANA_DSN_DBI
#define PMIC_BATON_ANA_DSN_BIX_MASK                         0x3
#define PMIC_BATON_ANA_DSN_BIX_SHIFT                        2
#define PMIC_BATON_ANA_DSN_ESP_ADDR                         \
	MT6359_BATON_ANA_DSN_DBI
#define PMIC_BATON_ANA_DSN_ESP_MASK                         0xFF
#define PMIC_BATON_ANA_DSN_ESP_SHIFT                        8
#define PMIC_BATON_ANA_DSN_FPI_ADDR                         \
	MT6359_BATON_ANA_DSN_DXI
#define PMIC_BATON_ANA_DSN_FPI_MASK                         0xFF
#define PMIC_BATON_ANA_DSN_FPI_SHIFT                        0
#define PMIC_RG_BATON_EN_ADDR                               \
	MT6359_BATON_ANA_CON0
#define PMIC_RG_BATON_EN_MASK                               0x1
#define PMIC_RG_BATON_EN_SHIFT                              0
#define PMIC_RG_BIF_BATID_SW_EN_ADDR                        \
	MT6359_BATON_ANA_CON0
#define PMIC_RG_BIF_BATID_SW_EN_MASK                        0x1
#define PMIC_RG_BIF_BATID_SW_EN_SHIFT                       1
#define PMIC_RG_QI_BATON_LT_EN_ADDR                         \
	MT6359_BATON_ANA_CON0
#define PMIC_RG_QI_BATON_LT_EN_MASK                         0x1
#define PMIC_RG_QI_BATON_LT_EN_SHIFT                        2
#define PMIC_RG_BATON_HT_EN_ADDR                            \
	MT6359_BATON_ANA_CON0
#define PMIC_RG_BATON_HT_EN_MASK                            0x1
#define PMIC_RG_BATON_HT_EN_SHIFT                           3
#define PMIC_DA_BATON_HT_EN_ADDR                            \
	MT6359_BATON_ANA_MON0
#define PMIC_DA_BATON_HT_EN_MASK                            0x1
#define PMIC_DA_BATON_HT_EN_SHIFT                           0
#define PMIC_AD_BATON_UNDET_ADDR                            \
	MT6359_BATON_ANA_MON0
#define PMIC_AD_BATON_UNDET_MASK                            0x1
#define PMIC_AD_BATON_UNDET_SHIFT                           1
#define PMIC_AD_BATON_UNDET_RAW_ADDR                        \
	MT6359_BATON_ANA_MON0
#define PMIC_AD_BATON_UNDET_RAW_MASK                        0x1
#define PMIC_AD_BATON_UNDET_RAW_SHIFT                       2
#define PMIC_DA_BIF_TX_EN_ADDR                              \
	MT6359_BIF_ANA_MON0
#define PMIC_DA_BIF_TX_EN_MASK                              0x1
#define PMIC_DA_BIF_TX_EN_SHIFT                             0
#define PMIC_DA_BIF_TX_DATA_ADDR                            \
	MT6359_BIF_ANA_MON0
#define PMIC_DA_BIF_TX_DATA_MASK                            0x1
#define PMIC_DA_BIF_TX_DATA_SHIFT                           1
#define PMIC_DA_BIF_RX_EN_ADDR                              \
	MT6359_BIF_ANA_MON0
#define PMIC_DA_BIF_RX_EN_MASK                              0x1
#define PMIC_DA_BIF_RX_EN_SHIFT                             2
#define PMIC_AD_BIF_RX_DATA_ADDR                            \
	MT6359_BIF_ANA_MON0
#define PMIC_AD_BIF_RX_DATA_MASK                            0x1
#define PMIC_AD_BIF_RX_DATA_SHIFT                           3
#define PMIC_BATON_ANA_ID_ADDR                              \
	MT6359_BATON_DSN_ID
#define PMIC_BATON_ANA_ID_MASK                              0xFF
#define PMIC_BATON_ANA_ID_SHIFT                             0
#define PMIC_BATON_DIG_ID_ADDR                              \
	MT6359_BATON_DSN_ID
#define PMIC_BATON_DIG_ID_MASK                              0xFF
#define PMIC_BATON_DIG_ID_SHIFT                             8
#define PMIC_BATON_ANA_MINOR_REV_ADDR                       \
	MT6359_BATON_DSN_REV0
#define PMIC_BATON_ANA_MINOR_REV_MASK                       0xF
#define PMIC_BATON_ANA_MINOR_REV_SHIFT                      0
#define PMIC_BATON_ANA_MAJOR_REV_ADDR                       \
	MT6359_BATON_DSN_REV0
#define PMIC_BATON_ANA_MAJOR_REV_MASK                       0xF
#define PMIC_BATON_ANA_MAJOR_REV_SHIFT                      4
#define PMIC_BATON_DIG_MINOR_REV_ADDR                       \
	MT6359_BATON_DSN_REV0
#define PMIC_BATON_DIG_MINOR_REV_MASK                       0xF
#define PMIC_BATON_DIG_MINOR_REV_SHIFT                      8
#define PMIC_BATON_DIG_MAJOR_REV_ADDR                       \
	MT6359_BATON_DSN_REV0
#define PMIC_BATON_DIG_MAJOR_REV_MASK                       0xF
#define PMIC_BATON_DIG_MAJOR_REV_SHIFT                      12
#define PMIC_BATON_DSN_CBS_ADDR                             \
	MT6359_BATON_DSN_DBI
#define PMIC_BATON_DSN_CBS_MASK                             0x3
#define PMIC_BATON_DSN_CBS_SHIFT                            0
#define PMIC_BATON_DSN_BIX_ADDR                             \
	MT6359_BATON_DSN_DBI
#define PMIC_BATON_DSN_BIX_MASK                             0x3
#define PMIC_BATON_DSN_BIX_SHIFT                            2
#define PMIC_BATON_DSN_ESP_ADDR                             \
	MT6359_BATON_DSN_DBI
#define PMIC_BATON_DSN_ESP_MASK                             0xFF
#define PMIC_BATON_DSN_ESP_SHIFT                            8
#define PMIC_BATON_DSN_FPI_ADDR                             \
	MT6359_BATON_DSN_DXI
#define PMIC_BATON_DSN_FPI_MASK                             0xFF
#define PMIC_BATON_DSN_FPI_SHIFT                            0
#define PMIC_RG_BATON_DEBOUNCE_WND_ADDR                     \
	MT6359_BATON_CON0
#define PMIC_RG_BATON_DEBOUNCE_WND_MASK                     0x3
#define PMIC_RG_BATON_DEBOUNCE_WND_SHIFT                    0
#define PMIC_RG_BATON_DEBOUNCE_THD_ADDR                     \
	MT6359_BATON_CON0
#define PMIC_RG_BATON_DEBOUNCE_THD_MASK                     0x3
#define PMIC_RG_BATON_DEBOUNCE_THD_SHIFT                    2
#define PMIC_RG_BATON_CHRDET_TESTMODE_ADDR                  \
	MT6359_BATON_CON1
#define PMIC_RG_BATON_CHRDET_TESTMODE_MASK                  0x1
#define PMIC_RG_BATON_CHRDET_TESTMODE_SHIFT                 0
#define PMIC_RG_BATON_UNDET_TESTMODE_ADDR                   \
	MT6359_BATON_CON1
#define PMIC_RG_BATON_UNDET_TESTMODE_MASK                   0x1
#define PMIC_RG_BATON_UNDET_TESTMODE_SHIFT                  1
#define PMIC_RG_BATON_AUXADC_TESTMODE_ADDR                  \
	MT6359_BATON_CON1
#define PMIC_RG_BATON_AUXADC_TESTMODE_MASK                  0x1
#define PMIC_RG_BATON_AUXADC_TESTMODE_SHIFT                 2
#define PMIC_RG_BATON_FGADC_TESTMODE_ADDR                   \
	MT6359_BATON_CON1
#define PMIC_RG_BATON_FGADC_TESTMODE_MASK                   0x1
#define PMIC_RG_BATON_FGADC_TESTMODE_SHIFT                  3
#define PMIC_RG_BATON_RTC_TESTMODE_ADDR                     \
	MT6359_BATON_CON1
#define PMIC_RG_BATON_RTC_TESTMODE_MASK                     0x1
#define PMIC_RG_BATON_RTC_TESTMODE_SHIFT                    4
#define PMIC_RG_BATON_BIF_TESTMODE_ADDR                     \
	MT6359_BATON_CON1
#define PMIC_RG_BATON_BIF_TESTMODE_MASK                     0x1
#define PMIC_RG_BATON_BIF_TESTMODE_SHIFT                    5
#define PMIC_RG_BATON_VBIF28_REQ_TESTMODE_ADDR              \
	MT6359_BATON_CON1
#define PMIC_RG_BATON_VBIF28_REQ_TESTMODE_MASK              0x1
#define PMIC_RG_BATON_VBIF28_REQ_TESTMODE_SHIFT             6
#define PMIC_RG_BATON_VBIF28_ACK_TESTMODE_ADDR              \
	MT6359_BATON_CON1
#define PMIC_RG_BATON_VBIF28_ACK_TESTMODE_MASK              0x1
#define PMIC_RG_BATON_VBIF28_ACK_TESTMODE_SHIFT             7
#define PMIC_RG_BATON_CHRDET_SW_ADDR                        \
	MT6359_BATON_CON1
#define PMIC_RG_BATON_CHRDET_SW_MASK                        0x1
#define PMIC_RG_BATON_CHRDET_SW_SHIFT                       8
#define PMIC_RG_BATON_UNDET_SW_ADDR                         \
	MT6359_BATON_CON1
#define PMIC_RG_BATON_UNDET_SW_MASK                         0x1
#define PMIC_RG_BATON_UNDET_SW_SHIFT                        9
#define PMIC_RG_BATON_AUXADC_SW_ADDR                        \
	MT6359_BATON_CON1
#define PMIC_RG_BATON_AUXADC_SW_MASK                        0x1
#define PMIC_RG_BATON_AUXADC_SW_SHIFT                       10
#define PMIC_RG_BATON_FGADC_SW_ADDR                         \
	MT6359_BATON_CON1
#define PMIC_RG_BATON_FGADC_SW_MASK                         0x1
#define PMIC_RG_BATON_FGADC_SW_SHIFT                        11
#define PMIC_RG_BATON_RTC_SW_ADDR                           \
	MT6359_BATON_CON1
#define PMIC_RG_BATON_RTC_SW_MASK                           0x1
#define PMIC_RG_BATON_RTC_SW_SHIFT                          12
#define PMIC_RG_BATON_BIF_SW_ADDR                           \
	MT6359_BATON_CON1
#define PMIC_RG_BATON_BIF_SW_MASK                           0x1
#define PMIC_RG_BATON_BIF_SW_SHIFT                          13
#define PMIC_RG_BATON_VBIF28_REQ_SW_ADDR                    \
	MT6359_BATON_CON1
#define PMIC_RG_BATON_VBIF28_REQ_SW_MASK                    0x1
#define PMIC_RG_BATON_VBIF28_REQ_SW_SHIFT                   14
#define PMIC_RG_BATON_VBIF28_ACK_SW_ADDR                    \
	MT6359_BATON_CON1
#define PMIC_RG_BATON_VBIF28_ACK_SW_MASK                    0x1
#define PMIC_RG_BATON_VBIF28_ACK_SW_SHIFT                   15
#define PMIC_BATON_DEB_ADDR                                 \
	MT6359_BATON_CON2
#define PMIC_BATON_DEB_MASK                                 0x1
#define PMIC_BATON_DEB_SHIFT                                0
#define PMIC_BATON_AUXADC_SET_ADDR                          \
	MT6359_BATON_CON2
#define PMIC_BATON_AUXADC_SET_MASK                          0x1
#define PMIC_BATON_AUXADC_SET_SHIFT                         1
#define PMIC_BATON_DEB_VLD_ADDR                             \
	MT6359_BATON_CON2
#define PMIC_BATON_DEB_VLD_MASK                             0x1
#define PMIC_BATON_DEB_VLD_SHIFT                            2
#define PMIC_BATON_BIF_STATUS_ADDR                          \
	MT6359_BATON_CON2
#define PMIC_BATON_BIF_STATUS_MASK                          0x1
#define PMIC_BATON_BIF_STATUS_SHIFT                         3
#define PMIC_BATON_RTC_STATUS_ADDR                          \
	MT6359_BATON_CON2
#define PMIC_BATON_RTC_STATUS_MASK                          0x1
#define PMIC_BATON_RTC_STATUS_SHIFT                         4
#define PMIC_BATON_FGADC_STATUS_ADDR                        \
	MT6359_BATON_CON2
#define PMIC_BATON_FGADC_STATUS_MASK                        0x1
#define PMIC_BATON_FGADC_STATUS_SHIFT                       5
#define PMIC_BATON_AUXADC_TRIG_ADDR                         \
	MT6359_BATON_CON2
#define PMIC_BATON_AUXADC_TRIG_MASK                         0x1
#define PMIC_BATON_AUXADC_TRIG_SHIFT                        6
#define PMIC_BATON_CHRDET_DEB_ADDR                          \
	MT6359_BATON_CON2
#define PMIC_BATON_CHRDET_DEB_MASK                          0x1
#define PMIC_BATON_CHRDET_DEB_SHIFT                         7
#define PMIC_PWR_BATON_VBIF28_ACK_ADDR                      \
	MT6359_BATON_CON2
#define PMIC_PWR_BATON_VBIF28_ACK_MASK                      0x1
#define PMIC_PWR_BATON_VBIF28_ACK_SHIFT                     10
#define PMIC_PWR_BATON_VBIF28_REQ_ADDR                      \
	MT6359_BATON_CON2
#define PMIC_PWR_BATON_VBIF28_REQ_MASK                      0x1
#define PMIC_PWR_BATON_VBIF28_REQ_SHIFT                     11
#define PMIC_BATON_RSV_0_ADDR                               \
	MT6359_BATON_CON2
#define PMIC_BATON_RSV_0_MASK                               0xF
#define PMIC_BATON_RSV_0_SHIFT                              12
#define PMIC_BIF_ANA_ID_ADDR                                \
	MT6359_BIF_DSN_ID
#define PMIC_BIF_ANA_ID_MASK                                0xFF
#define PMIC_BIF_ANA_ID_SHIFT                               0
#define PMIC_BIF_DIG_ID_ADDR                                \
	MT6359_BIF_DSN_ID
#define PMIC_BIF_DIG_ID_MASK                                0xFF
#define PMIC_BIF_DIG_ID_SHIFT                               8
#define PMIC_BIF_ANA_MINOR_REV_ADDR                         \
	MT6359_BIF_DSN_REV0
#define PMIC_BIF_ANA_MINOR_REV_MASK                         0xF
#define PMIC_BIF_ANA_MINOR_REV_SHIFT                        0
#define PMIC_BIF_ANA_MAJOR_REV_ADDR                         \
	MT6359_BIF_DSN_REV0
#define PMIC_BIF_ANA_MAJOR_REV_MASK                         0xF
#define PMIC_BIF_ANA_MAJOR_REV_SHIFT                        4
#define PMIC_BIF_DIG_MINOR_REV_ADDR                         \
	MT6359_BIF_DSN_REV0
#define PMIC_BIF_DIG_MINOR_REV_MASK                         0xF
#define PMIC_BIF_DIG_MINOR_REV_SHIFT                        8
#define PMIC_BIF_DIG_MAJOR_REV_ADDR                         \
	MT6359_BIF_DSN_REV0
#define PMIC_BIF_DIG_MAJOR_REV_MASK                         0xF
#define PMIC_BIF_DIG_MAJOR_REV_SHIFT                        12
#define PMIC_BIF_DSN_CBS_ADDR                               \
	MT6359_BIF_DSN_DBI
#define PMIC_BIF_DSN_CBS_MASK                               0x3
#define PMIC_BIF_DSN_CBS_SHIFT                              0
#define PMIC_BIF_DSN_BIX_ADDR                               \
	MT6359_BIF_DSN_DBI
#define PMIC_BIF_DSN_BIX_MASK                               0x3
#define PMIC_BIF_DSN_BIX_SHIFT                              2
#define PMIC_BIF_ESP_ADDR                                   \
	MT6359_BIF_DSN_DBI
#define PMIC_BIF_ESP_MASK                                   0xFF
#define PMIC_BIF_ESP_SHIFT                                  8
#define PMIC_BIF_DSN_FPI_ADDR                               \
	MT6359_BIF_DSN_DXI
#define PMIC_BIF_DSN_FPI_MASK                               0xFF
#define PMIC_BIF_DSN_FPI_SHIFT                              0
#define PMIC_BIF_COMMAND_0_ADDR                             \
	MT6359_BIF_CON0
#define PMIC_BIF_COMMAND_0_MASK                             0x7FF
#define PMIC_BIF_COMMAND_0_SHIFT                            0
#define PMIC_BIF_COMMAND_1_ADDR                             \
	MT6359_BIF_CON1
#define PMIC_BIF_COMMAND_1_MASK                             0x7FF
#define PMIC_BIF_COMMAND_1_SHIFT                            0
#define PMIC_BIF_COMMAND_2_ADDR                             \
	MT6359_BIF_CON2
#define PMIC_BIF_COMMAND_2_MASK                             0x7FF
#define PMIC_BIF_COMMAND_2_SHIFT                            0
#define PMIC_BIF_COMMAND_3_ADDR                             \
	MT6359_BIF_CON3
#define PMIC_BIF_COMMAND_3_MASK                             0x7FF
#define PMIC_BIF_COMMAND_3_SHIFT                            0
#define PMIC_BIF_COMMAND_4_ADDR                             \
	MT6359_BIF_CON4
#define PMIC_BIF_COMMAND_4_MASK                             0x7FF
#define PMIC_BIF_COMMAND_4_SHIFT                            0
#define PMIC_BIF_COMMAND_5_ADDR                             \
	MT6359_BIF_CON5
#define PMIC_BIF_COMMAND_5_MASK                             0x7FF
#define PMIC_BIF_COMMAND_5_SHIFT                            0
#define PMIC_BIF_COMMAND_6_ADDR                             \
	MT6359_BIF_CON6
#define PMIC_BIF_COMMAND_6_MASK                             0x7FF
#define PMIC_BIF_COMMAND_6_SHIFT                            0
#define PMIC_BIF_COMMAND_7_ADDR                             \
	MT6359_BIF_CON7
#define PMIC_BIF_COMMAND_7_MASK                             0x7FF
#define PMIC_BIF_COMMAND_7_SHIFT                            0
#define PMIC_BIF_COMMAND_8_ADDR                             \
	MT6359_BIF_CON8
#define PMIC_BIF_COMMAND_8_MASK                             0x7FF
#define PMIC_BIF_COMMAND_8_SHIFT                            0
#define PMIC_BIF_COMMAND_9_ADDR                             \
	MT6359_BIF_CON9
#define PMIC_BIF_COMMAND_9_MASK                             0x7FF
#define PMIC_BIF_COMMAND_9_SHIFT                            0
#define PMIC_BIF_COMMAND_10_ADDR                            \
	MT6359_BIF_CON10
#define PMIC_BIF_COMMAND_10_MASK                            0x7FF
#define PMIC_BIF_COMMAND_10_SHIFT                           0
#define PMIC_BIF_COMMAND_11_ADDR                            \
	MT6359_BIF_CON11
#define PMIC_BIF_COMMAND_11_MASK                            0x7FF
#define PMIC_BIF_COMMAND_11_SHIFT                           0
#define PMIC_BIF_COMMAND_12_ADDR                            \
	MT6359_BIF_CON12
#define PMIC_BIF_COMMAND_12_MASK                            0x7FF
#define PMIC_BIF_COMMAND_12_SHIFT                           0
#define PMIC_BIF_COMMAND_13_ADDR                            \
	MT6359_BIF_CON13
#define PMIC_BIF_COMMAND_13_MASK                            0x7FF
#define PMIC_BIF_COMMAND_13_SHIFT                           0
#define PMIC_BIF_COMMAND_14_ADDR                            \
	MT6359_BIF_CON14
#define PMIC_BIF_COMMAND_14_MASK                            0x7FF
#define PMIC_BIF_COMMAND_14_SHIFT                           0
#define PMIC_BIF_RSV_ADDR                                   \
	MT6359_BIF_CON15
#define PMIC_BIF_RSV_MASK                                   0x7F
#define PMIC_BIF_RSV_SHIFT                                  0
#define PMIC_BIF_COMMAND_TYPE_ADDR                          \
	MT6359_BIF_CON15
#define PMIC_BIF_COMMAND_TYPE_MASK                          0x3
#define PMIC_BIF_COMMAND_TYPE_SHIFT                         8
#define PMIC_BIF_LOGIC_0_SET_ADDR                           \
	MT6359_BIF_CON16
#define PMIC_BIF_LOGIC_0_SET_MASK                           0xF
#define PMIC_BIF_LOGIC_0_SET_SHIFT                          0
#define PMIC_BIF_LOGIC_1_SET_ADDR                           \
	MT6359_BIF_CON16
#define PMIC_BIF_LOGIC_1_SET_MASK                           0x1F
#define PMIC_BIF_LOGIC_1_SET_SHIFT                          4
#define PMIC_BIF_STOP_SET_ADDR                              \
	MT6359_BIF_CON16
#define PMIC_BIF_STOP_SET_MASK                              0x3F
#define PMIC_BIF_STOP_SET_SHIFT                             10
#define PMIC_BIF_DEBOUNCE_EN_ADDR                           \
	MT6359_BIF_CON17
#define PMIC_BIF_DEBOUNCE_EN_MASK                           0x1
#define PMIC_BIF_DEBOUNCE_EN_SHIFT                          4
#define PMIC_BIF_READ_EXPECT_NUM_ADDR                       \
	MT6359_BIF_CON17
#define PMIC_BIF_READ_EXPECT_NUM_MASK                       0xF
#define PMIC_BIF_READ_EXPECT_NUM_SHIFT                      12
#define PMIC_BIF_TRASACT_TRIGGER_ADDR                       \
	MT6359_BIF_CON18
#define PMIC_BIF_TRASACT_TRIGGER_MASK                       0x1
#define PMIC_BIF_TRASACT_TRIGGER_SHIFT                      0
#define PMIC_BIF_DATA_NUM_ADDR                              \
	MT6359_BIF_CON19
#define PMIC_BIF_DATA_NUM_MASK                              0xF
#define PMIC_BIF_DATA_NUM_SHIFT                             0
#define PMIC_BIF_RESPONSE_ADDR                              \
	MT6359_BIF_CON19
#define PMIC_BIF_RESPONSE_MASK                              0x1
#define PMIC_BIF_RESPONSE_SHIFT                             12
#define PMIC_BIF_DATA_0_ADDR                                \
	MT6359_BIF_CON20
#define PMIC_BIF_DATA_0_MASK                                0xFF
#define PMIC_BIF_DATA_0_SHIFT                               0
#define PMIC_BIF_ACK_0_ADDR                                 \
	MT6359_BIF_CON20
#define PMIC_BIF_ACK_0_MASK                                 0x1
#define PMIC_BIF_ACK_0_SHIFT                                8
#define PMIC_BIF_ERR_0_ADDR                                 \
	MT6359_BIF_CON20
#define PMIC_BIF_ERR_0_MASK                                 0x1
#define PMIC_BIF_ERR_0_SHIFT                                15
#define PMIC_BIF_DATA_1_ADDR                                \
	MT6359_BIF_CON21
#define PMIC_BIF_DATA_1_MASK                                0xFF
#define PMIC_BIF_DATA_1_SHIFT                               0
#define PMIC_BIF_ACK_1_ADDR                                 \
	MT6359_BIF_CON21
#define PMIC_BIF_ACK_1_MASK                                 0x1
#define PMIC_BIF_ACK_1_SHIFT                                8
#define PMIC_BIF_ERR_1_ADDR                                 \
	MT6359_BIF_CON21
#define PMIC_BIF_ERR_1_MASK                                 0x1
#define PMIC_BIF_ERR_1_SHIFT                                15
#define PMIC_BIF_DATA_2_ADDR                                \
	MT6359_BIF_CON22
#define PMIC_BIF_DATA_2_MASK                                0xFF
#define PMIC_BIF_DATA_2_SHIFT                               0
#define PMIC_BIF_ACK_2_ADDR                                 \
	MT6359_BIF_CON22
#define PMIC_BIF_ACK_2_MASK                                 0x1
#define PMIC_BIF_ACK_2_SHIFT                                8
#define PMIC_BIF_ERR_2_ADDR                                 \
	MT6359_BIF_CON22
#define PMIC_BIF_ERR_2_MASK                                 0x1
#define PMIC_BIF_ERR_2_SHIFT                                15
#define PMIC_BIF_DATA_3_ADDR                                \
	MT6359_BIF_CON23
#define PMIC_BIF_DATA_3_MASK                                0xFF
#define PMIC_BIF_DATA_3_SHIFT                               0
#define PMIC_BIF_ACK_3_ADDR                                 \
	MT6359_BIF_CON23
#define PMIC_BIF_ACK_3_MASK                                 0x1
#define PMIC_BIF_ACK_3_SHIFT                                8
#define PMIC_BIF_ERR_3_ADDR                                 \
	MT6359_BIF_CON23
#define PMIC_BIF_ERR_3_MASK                                 0x1
#define PMIC_BIF_ERR_3_SHIFT                                15
#define PMIC_BIF_DATA_4_ADDR                                \
	MT6359_BIF_CON24
#define PMIC_BIF_DATA_4_MASK                                0xFF
#define PMIC_BIF_DATA_4_SHIFT                               0
#define PMIC_BIF_ACK_4_ADDR                                 \
	MT6359_BIF_CON24
#define PMIC_BIF_ACK_4_MASK                                 0x1
#define PMIC_BIF_ACK_4_SHIFT                                8
#define PMIC_BIF_ERR_4_ADDR                                 \
	MT6359_BIF_CON24
#define PMIC_BIF_ERR_4_MASK                                 0x1
#define PMIC_BIF_ERR_4_SHIFT                                15
#define PMIC_BIF_DATA_5_ADDR                                \
	MT6359_BIF_CON25
#define PMIC_BIF_DATA_5_MASK                                0xFF
#define PMIC_BIF_DATA_5_SHIFT                               0
#define PMIC_BIF_ACK_5_ADDR                                 \
	MT6359_BIF_CON25
#define PMIC_BIF_ACK_5_MASK                                 0x1
#define PMIC_BIF_ACK_5_SHIFT                                8
#define PMIC_BIF_ERR_5_ADDR                                 \
	MT6359_BIF_CON25
#define PMIC_BIF_ERR_5_MASK                                 0x1
#define PMIC_BIF_ERR_5_SHIFT                                15
#define PMIC_BIF_DATA_6_ADDR                                \
	MT6359_BIF_CON26
#define PMIC_BIF_DATA_6_MASK                                0xFF
#define PMIC_BIF_DATA_6_SHIFT                               0
#define PMIC_BIF_ACK_6_ADDR                                 \
	MT6359_BIF_CON26
#define PMIC_BIF_ACK_6_MASK                                 0x1
#define PMIC_BIF_ACK_6_SHIFT                                8
#define PMIC_BIF_ERR_6_ADDR                                 \
	MT6359_BIF_CON26
#define PMIC_BIF_ERR_6_MASK                                 0x1
#define PMIC_BIF_ERR_6_SHIFT                                15
#define PMIC_BIF_DATA_7_ADDR                                \
	MT6359_BIF_CON27
#define PMIC_BIF_DATA_7_MASK                                0xFF
#define PMIC_BIF_DATA_7_SHIFT                               0
#define PMIC_BIF_ACK_7_ADDR                                 \
	MT6359_BIF_CON27
#define PMIC_BIF_ACK_7_MASK                                 0x1
#define PMIC_BIF_ACK_7_SHIFT                                8
#define PMIC_BIF_ERR_7_ADDR                                 \
	MT6359_BIF_CON27
#define PMIC_BIF_ERR_7_MASK                                 0x1
#define PMIC_BIF_ERR_7_SHIFT                                15
#define PMIC_BIF_DATA_8_ADDR                                \
	MT6359_BIF_CON28
#define PMIC_BIF_DATA_8_MASK                                0xFF
#define PMIC_BIF_DATA_8_SHIFT                               0
#define PMIC_BIF_ACK_8_ADDR                                 \
	MT6359_BIF_CON28
#define PMIC_BIF_ACK_8_MASK                                 0x1
#define PMIC_BIF_ACK_8_SHIFT                                8
#define PMIC_BIF_ERR_8_ADDR                                 \
	MT6359_BIF_CON28
#define PMIC_BIF_ERR_8_MASK                                 0x1
#define PMIC_BIF_ERR_8_SHIFT                                15
#define PMIC_BIF_DATA_9_ADDR                                \
	MT6359_BIF_CON29
#define PMIC_BIF_DATA_9_MASK                                0xFF
#define PMIC_BIF_DATA_9_SHIFT                               0
#define PMIC_BIF_ACK_9_ADDR                                 \
	MT6359_BIF_CON29
#define PMIC_BIF_ACK_9_MASK                                 0x1
#define PMIC_BIF_ACK_9_SHIFT                                8
#define PMIC_BIF_ERR_9_ADDR                                 \
	MT6359_BIF_CON29
#define PMIC_BIF_ERR_9_MASK                                 0x1
#define PMIC_BIF_ERR_9_SHIFT                                15
#define PMIC_BIF_TEST_MODE0_ADDR                            \
	MT6359_BIF_CON30
#define PMIC_BIF_TEST_MODE0_MASK                            0x1
#define PMIC_BIF_TEST_MODE0_SHIFT                           0
#define PMIC_BIF_TEST_MODE1_ADDR                            \
	MT6359_BIF_CON30
#define PMIC_BIF_TEST_MODE1_MASK                            0x1
#define PMIC_BIF_TEST_MODE1_SHIFT                           1
#define PMIC_BIF_TEST_MODE2_ADDR                            \
	MT6359_BIF_CON30
#define PMIC_BIF_TEST_MODE2_MASK                            0x1
#define PMIC_BIF_TEST_MODE2_SHIFT                           2
#define PMIC_BIF_TEST_MODE3_ADDR                            \
	MT6359_BIF_CON30
#define PMIC_BIF_TEST_MODE3_MASK                            0x1
#define PMIC_BIF_TEST_MODE3_SHIFT                           3
#define PMIC_BIF_TEST_MODE4_ADDR                            \
	MT6359_BIF_CON30
#define PMIC_BIF_TEST_MODE4_MASK                            0x1
#define PMIC_BIF_TEST_MODE4_SHIFT                           4
#define PMIC_BIF_TEST_MODE5_ADDR                            \
	MT6359_BIF_CON30
#define PMIC_BIF_TEST_MODE5_MASK                            0x1
#define PMIC_BIF_TEST_MODE5_SHIFT                           5
#define PMIC_BIF_TEST_MODE6_ADDR                            \
	MT6359_BIF_CON30
#define PMIC_BIF_TEST_MODE6_MASK                            0x1
#define PMIC_BIF_TEST_MODE6_SHIFT                           6
#define PMIC_BIF_TEST_MODE7_ADDR                            \
	MT6359_BIF_CON30
#define PMIC_BIF_TEST_MODE7_MASK                            0x1
#define PMIC_BIF_TEST_MODE7_SHIFT                           7
#define PMIC_BIF_TEST_MODE8_ADDR                            \
	MT6359_BIF_CON30
#define PMIC_BIF_TEST_MODE8_MASK                            0x1
#define PMIC_BIF_TEST_MODE8_SHIFT                           8
#define PMIC_BIF_BAT_LOST_SW_ADDR                           \
	MT6359_BIF_CON30
#define PMIC_BIF_BAT_LOST_SW_MASK                           0x1
#define PMIC_BIF_BAT_LOST_SW_SHIFT                          11
#define PMIC_BIF_RX_DATA_SW_ADDR                            \
	MT6359_BIF_CON30
#define PMIC_BIF_RX_DATA_SW_MASK                            0x1
#define PMIC_BIF_RX_DATA_SW_SHIFT                           12
#define PMIC_BIF_TX_DATA_SW_ADDR                            \
	MT6359_BIF_CON30
#define PMIC_BIF_TX_DATA_SW_MASK                            0x1
#define PMIC_BIF_TX_DATA_SW_SHIFT                           13
#define PMIC_BIF_RX_EN_SW_ADDR                              \
	MT6359_BIF_CON30
#define PMIC_BIF_RX_EN_SW_MASK                              0x1
#define PMIC_BIF_RX_EN_SW_SHIFT                             14
#define PMIC_BIF_TX_EN_SW_ADDR                              \
	MT6359_BIF_CON30
#define PMIC_BIF_TX_EN_SW_MASK                              0x1
#define PMIC_BIF_TX_EN_SW_SHIFT                             15
#define PMIC_BIF_BACK_NORMAL_ADDR                           \
	MT6359_BIF_CON31
#define PMIC_BIF_BACK_NORMAL_MASK                           0x1
#define PMIC_BIF_BACK_NORMAL_SHIFT                          0
#define PMIC_BIF_IRQ_CLR_ADDR                               \
	MT6359_BIF_CON31
#define PMIC_BIF_IRQ_CLR_MASK                               0x1
#define PMIC_BIF_IRQ_CLR_SHIFT                              1
#define PMIC_BIF_IRQ_ADDR                                   \
	MT6359_BIF_CON31
#define PMIC_BIF_IRQ_MASK                                   0x1
#define PMIC_BIF_IRQ_SHIFT                                  11
#define PMIC_BIF_TIMEOUT_ADDR                               \
	MT6359_BIF_CON31
#define PMIC_BIF_TIMEOUT_MASK                               0x1
#define PMIC_BIF_TIMEOUT_SHIFT                              12
#define PMIC_BIF_BAT_UNDET_ADDR                             \
	MT6359_BIF_CON31
#define PMIC_BIF_BAT_UNDET_MASK                             0x1
#define PMIC_BIF_BAT_UNDET_SHIFT                            13
#define PMIC_BIF_TOTAL_VALID_ADDR                           \
	MT6359_BIF_CON31
#define PMIC_BIF_TOTAL_VALID_MASK                           0x1
#define PMIC_BIF_TOTAL_VALID_SHIFT                          14
#define PMIC_BIF_BUS_STATUS_ADDR                            \
	MT6359_BIF_CON31
#define PMIC_BIF_BUS_STATUS_MASK                            0x1
#define PMIC_BIF_BUS_STATUS_SHIFT                           15
#define PMIC_BIF_POWER_UP_COUNT_ADDR                        \
	MT6359_BIF_CON32
#define PMIC_BIF_POWER_UP_COUNT_MASK                        0x1F
#define PMIC_BIF_POWER_UP_COUNT_SHIFT                       0
#define PMIC_BIF_POWER_UP_ADDR                              \
	MT6359_BIF_CON32
#define PMIC_BIF_POWER_UP_MASK                              0x1
#define PMIC_BIF_POWER_UP_SHIFT                             15
#define PMIC_BIF_RX_ERR_UNKNOWN_ADDR                        \
	MT6359_BIF_CON33
#define PMIC_BIF_RX_ERR_UNKNOWN_MASK                        0x1
#define PMIC_BIF_RX_ERR_UNKNOWN_SHIFT                       2
#define PMIC_BIF_RX_ERR_INSUFF_ADDR                         \
	MT6359_BIF_CON33
#define PMIC_BIF_RX_ERR_INSUFF_MASK                         0x1
#define PMIC_BIF_RX_ERR_INSUFF_SHIFT                        3
#define PMIC_BIF_RX_ERR_LOWPHASE_ADDR                       \
	MT6359_BIF_CON33
#define PMIC_BIF_RX_ERR_LOWPHASE_MASK                       0x1
#define PMIC_BIF_RX_ERR_LOWPHASE_SHIFT                      4
#define PMIC_BIF_RX_STATE_ADDR                              \
	MT6359_BIF_CON33
#define PMIC_BIF_RX_STATE_MASK                              0x7
#define PMIC_BIF_RX_STATE_SHIFT                             5
#define PMIC_BIF_FLOW_CTL_STATE_ADDR                        \
	MT6359_BIF_CON33
#define PMIC_BIF_FLOW_CTL_STATE_MASK                        0x3
#define PMIC_BIF_FLOW_CTL_STATE_SHIFT                       8
#define PMIC_BIF_TX_STATE_ADDR                              \
	MT6359_BIF_CON33
#define PMIC_BIF_TX_STATE_MASK                              0x3
#define PMIC_BIF_TX_STATE_SHIFT                             10
#define PMIC_BIF_TX_DATA_FIANL_ADDR                         \
	MT6359_BIF_CON34
#define PMIC_BIF_TX_DATA_FIANL_MASK                         0xFFFF
#define PMIC_BIF_TX_DATA_FIANL_SHIFT                        0
#define PMIC_BIF_RX_DATA_SAMPLING_ADDR                      \
	MT6359_BIF_CON35
#define PMIC_BIF_RX_DATA_SAMPLING_MASK                      0xFFFF
#define PMIC_BIF_RX_DATA_SAMPLING_SHIFT                     0
#define PMIC_BIF_RX_DATA_RECOVERY_ADDR                      \
	MT6359_BIF_CON36
#define PMIC_BIF_RX_DATA_RECOVERY_MASK                      0x3FFF
#define PMIC_BIF_RX_DATA_RECOVERY_SHIFT                     0
#define PMIC_RG_BATON_HT_EN_PRE_ADDR                        \
	MT6359_BIF_CON36
#define PMIC_RG_BATON_HT_EN_PRE_MASK                        0x1
#define PMIC_RG_BATON_HT_EN_PRE_SHIFT                       14
#define PMIC_RG_BATON_HT_EN_DLY_TIME_ADDR                   \
	MT6359_BIF_CON36
#define PMIC_RG_BATON_HT_EN_DLY_TIME_MASK                   0x1
#define PMIC_RG_BATON_HT_EN_DLY_TIME_SHIFT                  15
#define PMIC_BIF_TIMEOUT_SET_ADDR                           \
	MT6359_BIF_CON37
#define PMIC_BIF_TIMEOUT_SET_MASK                           0xFFFF
#define PMIC_BIF_TIMEOUT_SET_SHIFT                          0
#define PMIC_BIF_RX_DEG_WND_ADDR                            \
	MT6359_BIF_CON38
#define PMIC_BIF_RX_DEG_WND_MASK                            0x7FF
#define PMIC_BIF_RX_DEG_WND_SHIFT                           0
#define PMIC_BIF_RX_DEG_EN_ADDR                             \
	MT6359_BIF_CON38
#define PMIC_BIF_RX_DEG_EN_MASK                             0x1
#define PMIC_BIF_RX_DEG_EN_SHIFT                            15
#define PMIC_BIF_RSV1_ADDR                                  \
	MT6359_BIF_CON39
#define PMIC_BIF_RSV1_MASK                                  0xFF
#define PMIC_BIF_RSV1_SHIFT                                 0
#define PMIC_BIF_RSV0_ADDR                                  \
	MT6359_BIF_CON39
#define PMIC_BIF_RSV0_MASK                                  0xFF
#define PMIC_BIF_RSV0_SHIFT                                 8
#define PMIC_HK_TOP_ANA_ID_ADDR                             \
	MT6359_HK_TOP_ID
#define PMIC_HK_TOP_ANA_ID_MASK                             0xFF
#define PMIC_HK_TOP_ANA_ID_SHIFT                            0
#define PMIC_HK_TOP_DIG_ID_ADDR                             \
	MT6359_HK_TOP_ID
#define PMIC_HK_TOP_DIG_ID_MASK                             0xFF
#define PMIC_HK_TOP_DIG_ID_SHIFT                            8
#define PMIC_HK_TOP_ANA_MINOR_REV_ADDR                      \
	MT6359_HK_TOP_REV0
#define PMIC_HK_TOP_ANA_MINOR_REV_MASK                      0xF
#define PMIC_HK_TOP_ANA_MINOR_REV_SHIFT                     0
#define PMIC_HK_TOP_ANA_MAJOR_REV_ADDR                      \
	MT6359_HK_TOP_REV0
#define PMIC_HK_TOP_ANA_MAJOR_REV_MASK                      0xF
#define PMIC_HK_TOP_ANA_MAJOR_REV_SHIFT                     4
#define PMIC_HK_TOP_DIG_MINOR_REV_ADDR                      \
	MT6359_HK_TOP_REV0
#define PMIC_HK_TOP_DIG_MINOR_REV_MASK                      0xF
#define PMIC_HK_TOP_DIG_MINOR_REV_SHIFT                     8
#define PMIC_HK_TOP_DIG_MAJOR_REV_ADDR                      \
	MT6359_HK_TOP_REV0
#define PMIC_HK_TOP_DIG_MAJOR_REV_MASK                      0xF
#define PMIC_HK_TOP_DIG_MAJOR_REV_SHIFT                     12
#define PMIC_HK_TOP_CBS_ADDR                                \
	MT6359_HK_TOP_DBI
#define PMIC_HK_TOP_CBS_MASK                                0x3
#define PMIC_HK_TOP_CBS_SHIFT                               0
#define PMIC_HK_TOP_BIX_ADDR                                \
	MT6359_HK_TOP_DBI
#define PMIC_HK_TOP_BIX_MASK                                0x3
#define PMIC_HK_TOP_BIX_SHIFT                               2
#define PMIC_HK_TOP_ESP_ADDR                                \
	MT6359_HK_TOP_DBI
#define PMIC_HK_TOP_ESP_MASK                                0xFF
#define PMIC_HK_TOP_ESP_SHIFT                               8
#define PMIC_HK_TOP_FPI_ADDR                                \
	MT6359_HK_TOP_DXI
#define PMIC_HK_TOP_FPI_MASK                                0xFF
#define PMIC_HK_TOP_FPI_SHIFT                               0
#define PMIC_HK_CLK_OFFSET_ADDR                             \
	MT6359_HK_TPM0
#define PMIC_HK_CLK_OFFSET_MASK                             0xFF
#define PMIC_HK_CLK_OFFSET_SHIFT                            0
#define PMIC_HK_RST_OFFSET_ADDR                             \
	MT6359_HK_TPM0
#define PMIC_HK_RST_OFFSET_MASK                             0xFF
#define PMIC_HK_RST_OFFSET_SHIFT                            8
#define PMIC_HK_INT_OFFSET_ADDR                             \
	MT6359_HK_TPM1
#define PMIC_HK_INT_OFFSET_MASK                             0xFF
#define PMIC_HK_INT_OFFSET_SHIFT                            0
#define PMIC_HK_INT_LEN_ADDR                                \
	MT6359_HK_TPM1
#define PMIC_HK_INT_LEN_MASK                                0xFF
#define PMIC_HK_INT_LEN_SHIFT                               8
#define PMIC_RG_AUXADC_26M_CK_PDN_HWEN_ADDR                 \
	MT6359_HK_TOP_CLK_CON0
#define PMIC_RG_AUXADC_26M_CK_PDN_HWEN_MASK                 0x1
#define PMIC_RG_AUXADC_26M_CK_PDN_HWEN_SHIFT                0
#define PMIC_RG_AUXADC_26M_CK_PDN_ADDR                      \
	MT6359_HK_TOP_CLK_CON0
#define PMIC_RG_AUXADC_26M_CK_PDN_MASK                      0x1
#define PMIC_RG_AUXADC_26M_CK_PDN_SHIFT                     1
#define PMIC_RG_AUXADC_CK_PDN_HWEN_ADDR                     \
	MT6359_HK_TOP_CLK_CON0
#define PMIC_RG_AUXADC_CK_PDN_HWEN_MASK                     0x1
#define PMIC_RG_AUXADC_CK_PDN_HWEN_SHIFT                    2
#define PMIC_RG_AUXADC_CK_PDN_ADDR                          \
	MT6359_HK_TOP_CLK_CON0
#define PMIC_RG_AUXADC_CK_PDN_MASK                          0x1
#define PMIC_RG_AUXADC_CK_PDN_SHIFT                         3
#define PMIC_RG_AUXADC_RNG_CK_PDN_HWEN_ADDR                 \
	MT6359_HK_TOP_CLK_CON0
#define PMIC_RG_AUXADC_RNG_CK_PDN_HWEN_MASK                 0x1
#define PMIC_RG_AUXADC_RNG_CK_PDN_HWEN_SHIFT                4
#define PMIC_RG_AUXADC_RNG_CK_PDN_ADDR                      \
	MT6359_HK_TOP_CLK_CON0
#define PMIC_RG_AUXADC_RNG_CK_PDN_MASK                      0x1
#define PMIC_RG_AUXADC_RNG_CK_PDN_SHIFT                     5
#define PMIC_RG_AUXADC_1M_CK_PDN_ADDR                       \
	MT6359_HK_TOP_CLK_CON0
#define PMIC_RG_AUXADC_1M_CK_PDN_MASK                       0x1
#define PMIC_RG_AUXADC_1M_CK_PDN_SHIFT                      6
#define PMIC_RG_AUXADC_32K_CK_PDN_ADDR                      \
	MT6359_HK_TOP_CLK_CON0
#define PMIC_RG_AUXADC_32K_CK_PDN_MASK                      0x1
#define PMIC_RG_AUXADC_32K_CK_PDN_SHIFT                     7
#define PMIC_RG_HK_INTRP_CK_PDN_HWEN_ADDR                   \
	MT6359_HK_TOP_CLK_CON0
#define PMIC_RG_HK_INTRP_CK_PDN_HWEN_MASK                   0x1
#define PMIC_RG_HK_INTRP_CK_PDN_HWEN_SHIFT                  8
#define PMIC_RG_HK_INTRP_CK_PDN_ADDR                        \
	MT6359_HK_TOP_CLK_CON0
#define PMIC_RG_HK_INTRP_CK_PDN_MASK                        0x1
#define PMIC_RG_HK_INTRP_CK_PDN_SHIFT                       9
#define PMIC_RG_AUXADC_26M_CK_TSTSEL_ADDR                   \
	MT6359_HK_TOP_CLK_CON1
#define PMIC_RG_AUXADC_26M_CK_TSTSEL_MASK                   0x1
#define PMIC_RG_AUXADC_26M_CK_TSTSEL_SHIFT                  0
#define PMIC_RG_AUXADC_CK_TSTSEL_ADDR                       \
	MT6359_HK_TOP_CLK_CON1
#define PMIC_RG_AUXADC_CK_TSTSEL_MASK                       0x1
#define PMIC_RG_AUXADC_CK_TSTSEL_SHIFT                      1
#define PMIC_RG_AUXADC_RNG_CK_TSTSEL_ADDR                   \
	MT6359_HK_TOP_CLK_CON1
#define PMIC_RG_AUXADC_RNG_CK_TSTSEL_MASK                   0x1
#define PMIC_RG_AUXADC_RNG_CK_TSTSEL_SHIFT                  2
#define PMIC_RG_AUXADC_1M_CK_TSTSEL_ADDR                    \
	MT6359_HK_TOP_CLK_CON1
#define PMIC_RG_AUXADC_1M_CK_TSTSEL_MASK                    0x1
#define PMIC_RG_AUXADC_1M_CK_TSTSEL_SHIFT                   3
#define PMIC_RG_AUXADC_32K_CK_TSTSEL_ADDR                   \
	MT6359_HK_TOP_CLK_CON1
#define PMIC_RG_AUXADC_32K_CK_TSTSEL_MASK                   0x1
#define PMIC_RG_AUXADC_32K_CK_TSTSEL_SHIFT                  4
#define PMIC_RG_HK_INTRP_CK_TSTSEL_ADDR                     \
	MT6359_HK_TOP_CLK_CON1
#define PMIC_RG_HK_INTRP_CK_TSTSEL_MASK                     0x1
#define PMIC_RG_HK_INTRP_CK_TSTSEL_SHIFT                    5
#define PMIC_RG_AUXADC_RST_ADDR                             \
	MT6359_HK_TOP_RST_CON0
#define PMIC_RG_AUXADC_RST_MASK                             0x1
#define PMIC_RG_AUXADC_RST_SHIFT                            0
#define PMIC_RG_AUXADC_REG_RST_ADDR                         \
	MT6359_HK_TOP_RST_CON0
#define PMIC_RG_AUXADC_REG_RST_MASK                         0x1
#define PMIC_RG_AUXADC_REG_RST_SHIFT                        1
#define PMIC_BANK_HK_TOP_SWRST_ADDR                         \
	MT6359_HK_TOP_RST_CON0
#define PMIC_BANK_HK_TOP_SWRST_MASK                         0x1
#define PMIC_BANK_HK_TOP_SWRST_SHIFT                        2
#define PMIC_BANK_AUXADC_SWRST_ADDR                         \
	MT6359_HK_TOP_RST_CON0
#define PMIC_BANK_AUXADC_SWRST_MASK                         0x1
#define PMIC_BANK_AUXADC_SWRST_SHIFT                        3
#define PMIC_BANK_AUXADC_DIG_1_SWRST_ADDR                   \
	MT6359_HK_TOP_RST_CON0
#define PMIC_BANK_AUXADC_DIG_1_SWRST_MASK                   0x1
#define PMIC_BANK_AUXADC_DIG_1_SWRST_SHIFT                  4
#define PMIC_BANK_AUXADC_DIG_2_SWRST_ADDR                   \
	MT6359_HK_TOP_RST_CON0
#define PMIC_BANK_AUXADC_DIG_2_SWRST_MASK                   0x1
#define PMIC_BANK_AUXADC_DIG_2_SWRST_SHIFT                  5
#define PMIC_BANK_AUXADC_DIG_3_SWRST_ADDR                   \
	MT6359_HK_TOP_RST_CON0
#define PMIC_BANK_AUXADC_DIG_3_SWRST_MASK                   0x1
#define PMIC_BANK_AUXADC_DIG_3_SWRST_SHIFT                  6
#define PMIC_BANK_AUXADC_DIG_4_SWRST_ADDR                   \
	MT6359_HK_TOP_RST_CON0
#define PMIC_BANK_AUXADC_DIG_4_SWRST_MASK                   0x1
#define PMIC_BANK_AUXADC_DIG_4_SWRST_SHIFT                  7
#define PMIC_RG_INT_EN_BAT_H_ADDR                           \
	MT6359_HK_TOP_INT_CON0
#define PMIC_RG_INT_EN_BAT_H_MASK                           0x1
#define PMIC_RG_INT_EN_BAT_H_SHIFT                          0
#define PMIC_RG_INT_EN_BAT_L_ADDR                           \
	MT6359_HK_TOP_INT_CON0
#define PMIC_RG_INT_EN_BAT_L_MASK                           0x1
#define PMIC_RG_INT_EN_BAT_L_SHIFT                          1
#define PMIC_RG_INT_EN_BAT2_H_ADDR                          \
	MT6359_HK_TOP_INT_CON0
#define PMIC_RG_INT_EN_BAT2_H_MASK                          0x1
#define PMIC_RG_INT_EN_BAT2_H_SHIFT                         2
#define PMIC_RG_INT_EN_BAT2_L_ADDR                          \
	MT6359_HK_TOP_INT_CON0
#define PMIC_RG_INT_EN_BAT2_L_MASK                          0x1
#define PMIC_RG_INT_EN_BAT2_L_SHIFT                         3
#define PMIC_RG_INT_EN_BAT_TEMP_H_ADDR                      \
	MT6359_HK_TOP_INT_CON0
#define PMIC_RG_INT_EN_BAT_TEMP_H_MASK                      0x1
#define PMIC_RG_INT_EN_BAT_TEMP_H_SHIFT                     4
#define PMIC_RG_INT_EN_BAT_TEMP_L_ADDR                      \
	MT6359_HK_TOP_INT_CON0
#define PMIC_RG_INT_EN_BAT_TEMP_L_MASK                      0x1
#define PMIC_RG_INT_EN_BAT_TEMP_L_SHIFT                     5
#define PMIC_RG_INT_EN_THR_H_ADDR                           \
	MT6359_HK_TOP_INT_CON0
#define PMIC_RG_INT_EN_THR_H_MASK                           0x1
#define PMIC_RG_INT_EN_THR_H_SHIFT                          6
#define PMIC_RG_INT_EN_THR_L_ADDR                           \
	MT6359_HK_TOP_INT_CON0
#define PMIC_RG_INT_EN_THR_L_MASK                           0x1
#define PMIC_RG_INT_EN_THR_L_SHIFT                          7
#define PMIC_RG_INT_EN_AUXADC_IMP_ADDR                      \
	MT6359_HK_TOP_INT_CON0
#define PMIC_RG_INT_EN_AUXADC_IMP_MASK                      0x1
#define PMIC_RG_INT_EN_AUXADC_IMP_SHIFT                     8
#define PMIC_RG_INT_EN_NAG_C_DLTV_ADDR                      \
	MT6359_HK_TOP_INT_CON0
#define PMIC_RG_INT_EN_NAG_C_DLTV_MASK                      0x1
#define PMIC_RG_INT_EN_NAG_C_DLTV_SHIFT                     9
#define PMIC_HK_INT_CON0_SET_ADDR                           \
	MT6359_HK_TOP_INT_CON0_SET
#define PMIC_HK_INT_CON0_SET_MASK                           0xFFFF
#define PMIC_HK_INT_CON0_SET_SHIFT                          0
#define PMIC_HK_INT_CON0_CLR_ADDR                           \
	MT6359_HK_TOP_INT_CON0_CLR
#define PMIC_HK_INT_CON0_CLR_MASK                           0xFFFF
#define PMIC_HK_INT_CON0_CLR_SHIFT                          0
#define PMIC_RG_INT_MASK_BAT_H_ADDR                         \
	MT6359_HK_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_BAT_H_MASK                         0x1
#define PMIC_RG_INT_MASK_BAT_H_SHIFT                        0
#define PMIC_RG_INT_MASK_BAT_L_ADDR                         \
	MT6359_HK_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_BAT_L_MASK                         0x1
#define PMIC_RG_INT_MASK_BAT_L_SHIFT                        1
#define PMIC_RG_INT_MASK_BAT2_H_ADDR                        \
	MT6359_HK_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_BAT2_H_MASK                        0x1
#define PMIC_RG_INT_MASK_BAT2_H_SHIFT                       2
#define PMIC_RG_INT_MASK_BAT2_L_ADDR                        \
	MT6359_HK_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_BAT2_L_MASK                        0x1
#define PMIC_RG_INT_MASK_BAT2_L_SHIFT                       3
#define PMIC_RG_INT_MASK_BAT_TEMP_H_ADDR                    \
	MT6359_HK_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_BAT_TEMP_H_MASK                    0x1
#define PMIC_RG_INT_MASK_BAT_TEMP_H_SHIFT                   4
#define PMIC_RG_INT_MASK_BAT_TEMP_L_ADDR                    \
	MT6359_HK_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_BAT_TEMP_L_MASK                    0x1
#define PMIC_RG_INT_MASK_BAT_TEMP_L_SHIFT                   5
#define PMIC_RG_INT_MASK_THR_H_ADDR                         \
	MT6359_HK_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_THR_H_MASK                         0x1
#define PMIC_RG_INT_MASK_THR_H_SHIFT                        6
#define PMIC_RG_INT_MASK_THR_L_ADDR                         \
	MT6359_HK_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_THR_L_MASK                         0x1
#define PMIC_RG_INT_MASK_THR_L_SHIFT                        7
#define PMIC_RG_INT_MASK_AUXADC_IMP_ADDR                    \
	MT6359_HK_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_AUXADC_IMP_MASK                    0x1
#define PMIC_RG_INT_MASK_AUXADC_IMP_SHIFT                   8
#define PMIC_RG_INT_MASK_NAG_C_DLTV_ADDR                    \
	MT6359_HK_TOP_INT_MASK_CON0
#define PMIC_RG_INT_MASK_NAG_C_DLTV_MASK                    0x1
#define PMIC_RG_INT_MASK_NAG_C_DLTV_SHIFT                   9
#define PMIC_HK_INT_MASK_CON0_SET_ADDR                      \
	MT6359_HK_TOP_INT_MASK_CON0_SET
#define PMIC_HK_INT_MASK_CON0_SET_MASK                      0xFFFF
#define PMIC_HK_INT_MASK_CON0_SET_SHIFT                     0
#define PMIC_HK_INT_MASK_CON0_CLR_ADDR                      \
	MT6359_HK_TOP_INT_MASK_CON0_CLR
#define PMIC_HK_INT_MASK_CON0_CLR_MASK                      0xFFFF
#define PMIC_HK_INT_MASK_CON0_CLR_SHIFT                     0
#define PMIC_RG_INT_STATUS_BAT_H_ADDR                       \
	MT6359_HK_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_BAT_H_MASK                       0x1
#define PMIC_RG_INT_STATUS_BAT_H_SHIFT                      0
#define PMIC_RG_INT_STATUS_BAT_L_ADDR                       \
	MT6359_HK_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_BAT_L_MASK                       0x1
#define PMIC_RG_INT_STATUS_BAT_L_SHIFT                      1
#define PMIC_RG_INT_STATUS_BAT2_H_ADDR                      \
	MT6359_HK_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_BAT2_H_MASK                      0x1
#define PMIC_RG_INT_STATUS_BAT2_H_SHIFT                     2
#define PMIC_RG_INT_STATUS_BAT2_L_ADDR                      \
	MT6359_HK_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_BAT2_L_MASK                      0x1
#define PMIC_RG_INT_STATUS_BAT2_L_SHIFT                     3
#define PMIC_RG_INT_STATUS_BAT_TEMP_H_ADDR                  \
	MT6359_HK_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_BAT_TEMP_H_MASK                  0x1
#define PMIC_RG_INT_STATUS_BAT_TEMP_H_SHIFT                 4
#define PMIC_RG_INT_STATUS_BAT_TEMP_L_ADDR                  \
	MT6359_HK_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_BAT_TEMP_L_MASK                  0x1
#define PMIC_RG_INT_STATUS_BAT_TEMP_L_SHIFT                 5
#define PMIC_RG_INT_STATUS_THR_H_ADDR                       \
	MT6359_HK_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_THR_H_MASK                       0x1
#define PMIC_RG_INT_STATUS_THR_H_SHIFT                      6
#define PMIC_RG_INT_STATUS_THR_L_ADDR                       \
	MT6359_HK_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_THR_L_MASK                       0x1
#define PMIC_RG_INT_STATUS_THR_L_SHIFT                      7
#define PMIC_RG_INT_STATUS_AUXADC_IMP_ADDR                  \
	MT6359_HK_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_AUXADC_IMP_MASK                  0x1
#define PMIC_RG_INT_STATUS_AUXADC_IMP_SHIFT                 8
#define PMIC_RG_INT_STATUS_NAG_C_DLTV_ADDR                  \
	MT6359_HK_TOP_INT_STATUS0
#define PMIC_RG_INT_STATUS_NAG_C_DLTV_MASK                  0x1
#define PMIC_RG_INT_STATUS_NAG_C_DLTV_SHIFT                 9
#define PMIC_RG_INT_RAW_STATUS_BAT_H_ADDR                   \
	MT6359_HK_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_BAT_H_MASK                   0x1
#define PMIC_RG_INT_RAW_STATUS_BAT_H_SHIFT                  0
#define PMIC_RG_INT_RAW_STATUS_BAT_L_ADDR                   \
	MT6359_HK_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_BAT_L_MASK                   0x1
#define PMIC_RG_INT_RAW_STATUS_BAT_L_SHIFT                  1
#define PMIC_RG_INT_RAW_STATUS_BAT2_H_ADDR                  \
	MT6359_HK_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_BAT2_H_MASK                  0x1
#define PMIC_RG_INT_RAW_STATUS_BAT2_H_SHIFT                 2
#define PMIC_RG_INT_RAW_STATUS_BAT2_L_ADDR                  \
	MT6359_HK_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_BAT2_L_MASK                  0x1
#define PMIC_RG_INT_RAW_STATUS_BAT2_L_SHIFT                 3
#define PMIC_RG_INT_RAW_STATUS_BAT_TEMP_H_ADDR              \
	MT6359_HK_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_BAT_TEMP_H_MASK              0x1
#define PMIC_RG_INT_RAW_STATUS_BAT_TEMP_H_SHIFT             4
#define PMIC_RG_INT_RAW_STATUS_BAT_TEMP_L_ADDR              \
	MT6359_HK_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_BAT_TEMP_L_MASK              0x1
#define PMIC_RG_INT_RAW_STATUS_BAT_TEMP_L_SHIFT             5
#define PMIC_RG_INT_RAW_STATUS_THR_H_ADDR                   \
	MT6359_HK_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_THR_H_MASK                   0x1
#define PMIC_RG_INT_RAW_STATUS_THR_H_SHIFT                  6
#define PMIC_RG_INT_RAW_STATUS_THR_L_ADDR                   \
	MT6359_HK_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_THR_L_MASK                   0x1
#define PMIC_RG_INT_RAW_STATUS_THR_L_SHIFT                  7
#define PMIC_RG_INT_RAW_STATUS_AUXADC_IMP_ADDR              \
	MT6359_HK_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_AUXADC_IMP_MASK              0x1
#define PMIC_RG_INT_RAW_STATUS_AUXADC_IMP_SHIFT             8
#define PMIC_RG_INT_RAW_STATUS_NAG_C_DLTV_ADDR              \
	MT6359_HK_TOP_INT_RAW_STATUS0
#define PMIC_RG_INT_RAW_STATUS_NAG_C_DLTV_MASK              0x1
#define PMIC_RG_INT_RAW_STATUS_NAG_C_DLTV_SHIFT             9
#define PMIC_RG_CLK_MON_FLAG_EN_ADDR                        \
	MT6359_HK_TOP_MON_CON0
#define PMIC_RG_CLK_MON_FLAG_EN_MASK                        0x1
#define PMIC_RG_CLK_MON_FLAG_EN_SHIFT                       0
#define PMIC_RG_CLK_MON_FLAG_SEL_ADDR                       \
	MT6359_HK_TOP_MON_CON0
#define PMIC_RG_CLK_MON_FLAG_SEL_MASK                       0xFF
#define PMIC_RG_CLK_MON_FLAG_SEL_SHIFT                      1
#define PMIC_RG_INT_MON_FLAG_EN_ADDR                        \
	MT6359_HK_TOP_MON_CON1
#define PMIC_RG_INT_MON_FLAG_EN_MASK                        0x1
#define PMIC_RG_INT_MON_FLAG_EN_SHIFT                       0
#define PMIC_RG_INT_MON_FLAG_SEL_ADDR                       \
	MT6359_HK_TOP_MON_CON1
#define PMIC_RG_INT_MON_FLAG_SEL_MASK                       0xFF
#define PMIC_RG_INT_MON_FLAG_SEL_SHIFT                      1
#define PMIC_RG_HK_MON_FLAG_SEL_ADDR                        \
	MT6359_HK_TOP_MON_CON2
#define PMIC_RG_HK_MON_FLAG_SEL_MASK                        0xFF
#define PMIC_RG_HK_MON_FLAG_SEL_SHIFT                       0
#define PMIC_RG_MON_FLAG_SEL_AUXADC_ADDR                    \
	MT6359_HK_TOP_MON_CON2
#define PMIC_RG_MON_FLAG_SEL_AUXADC_MASK                    0x1
#define PMIC_RG_MON_FLAG_SEL_AUXADC_SHIFT                   8
#define PMIC_RG_ADCIN_VSEN_MUX_EN_ADDR                      \
	MT6359_HK_TOP_CHR_CON
#define PMIC_RG_ADCIN_VSEN_MUX_EN_MASK                      0x1
#define PMIC_RG_ADCIN_VSEN_MUX_EN_SHIFT                     0
#define PMIC_RG_BATON_TDET_EN_ADDR                          \
	MT6359_HK_TOP_CHR_CON
#define PMIC_RG_BATON_TDET_EN_MASK                          0x1
#define PMIC_RG_BATON_TDET_EN_SHIFT                         1
#define PMIC_RG_ADCIN_VSEN_EXT_BATON_EN_ADDR                \
	MT6359_HK_TOP_CHR_CON
#define PMIC_RG_ADCIN_VSEN_EXT_BATON_EN_MASK                0x1
#define PMIC_RG_ADCIN_VSEN_EXT_BATON_EN_SHIFT               2
#define PMIC_RG_ADCIN_VBAT_EN_ADDR                          \
	MT6359_HK_TOP_CHR_CON
#define PMIC_RG_ADCIN_VBAT_EN_MASK                          0x1
#define PMIC_RG_ADCIN_VBAT_EN_SHIFT                         3
#define PMIC_RG_ADCIN_VSEN_EN_ADDR                          \
	MT6359_HK_TOP_CHR_CON
#define PMIC_RG_ADCIN_VSEN_EN_MASK                          0x1
#define PMIC_RG_ADCIN_VSEN_EN_SHIFT                         4
#define PMIC_RG_ADCIN_CHR_EN_ADDR                           \
	MT6359_HK_TOP_CHR_CON
#define PMIC_RG_ADCIN_CHR_EN_MASK                           0x1
#define PMIC_RG_ADCIN_CHR_EN_SHIFT                          5
#define PMIC_RG_AUXADC_DIFFBUF_SWEN_ADDR                    \
	MT6359_HK_TOP_ANA_CON
#define PMIC_RG_AUXADC_DIFFBUF_SWEN_MASK                    0x1
#define PMIC_RG_AUXADC_DIFFBUF_SWEN_SHIFT                   0
#define PMIC_RG_AUXADC_DIFFBUF_EN_ADDR                      \
	MT6359_HK_TOP_ANA_CON
#define PMIC_RG_AUXADC_DIFFBUF_EN_MASK                      0x1
#define PMIC_RG_AUXADC_DIFFBUF_EN_SHIFT                     1
#define PMIC_DA_ADCIN_VBAT_EN_ADDR                          \
	MT6359_HK_TOP_AUXADC_ANA
#define PMIC_DA_ADCIN_VBAT_EN_MASK                          0x1
#define PMIC_DA_ADCIN_VBAT_EN_SHIFT                         0
#define PMIC_DA_AUXADC_VBAT_EN_ADDR                         \
	MT6359_HK_TOP_AUXADC_ANA
#define PMIC_DA_AUXADC_VBAT_EN_MASK                         0x1
#define PMIC_DA_AUXADC_VBAT_EN_SHIFT                        1
#define PMIC_DA_ADCIN_VSEN_MUX_EN_ADDR                      \
	MT6359_HK_TOP_AUXADC_ANA
#define PMIC_DA_ADCIN_VSEN_MUX_EN_MASK                      0x1
#define PMIC_DA_ADCIN_VSEN_MUX_EN_SHIFT                     2
#define PMIC_DA_ADCIN_VSEN_EN_ADDR                          \
	MT6359_HK_TOP_AUXADC_ANA
#define PMIC_DA_ADCIN_VSEN_EN_MASK                          0x1
#define PMIC_DA_ADCIN_VSEN_EN_SHIFT                         3
#define PMIC_DA_ADCIN_CHR_EN_ADDR                           \
	MT6359_HK_TOP_AUXADC_ANA
#define PMIC_DA_ADCIN_CHR_EN_MASK                           0x1
#define PMIC_DA_ADCIN_CHR_EN_SHIFT                          4
#define PMIC_DA_BATON_TDET_EN_ADDR                          \
	MT6359_HK_TOP_AUXADC_ANA
#define PMIC_DA_BATON_TDET_EN_MASK                          0x1
#define PMIC_DA_BATON_TDET_EN_SHIFT                         5
#define PMIC_DA_ADCIN_BATID_SW_EN_ADDR                      \
	MT6359_HK_TOP_AUXADC_ANA
#define PMIC_DA_ADCIN_BATID_SW_EN_MASK                      0x1
#define PMIC_DA_ADCIN_BATID_SW_EN_SHIFT                     6
#define PMIC_DA_AUXADC_DIFFBUF_EN_ADDR                      \
	MT6359_HK_TOP_AUXADC_ANA
#define PMIC_DA_AUXADC_DIFFBUF_EN_MASK                      0x1
#define PMIC_DA_AUXADC_DIFFBUF_EN_SHIFT                     7
#define PMIC_RG_HK_STRUP_AUXADC_START_SW_ADDR               \
	MT6359_HK_TOP_STRUP
#define PMIC_RG_HK_STRUP_AUXADC_START_SW_MASK               0x1
#define PMIC_RG_HK_STRUP_AUXADC_START_SW_SHIFT              0
#define PMIC_RG_HK_STRUP_AUXADC_RSTB_SW_ADDR                \
	MT6359_HK_TOP_STRUP
#define PMIC_RG_HK_STRUP_AUXADC_RSTB_SW_MASK                0x1
#define PMIC_RG_HK_STRUP_AUXADC_RSTB_SW_SHIFT               1
#define PMIC_RG_HK_STRUP_AUXADC_START_SEL_ADDR              \
	MT6359_HK_TOP_STRUP
#define PMIC_RG_HK_STRUP_AUXADC_START_SEL_MASK              0x1
#define PMIC_RG_HK_STRUP_AUXADC_START_SEL_SHIFT             2
#define PMIC_RG_HK_STRUP_AUXADC_RSTB_SEL_ADDR               \
	MT6359_HK_TOP_STRUP
#define PMIC_RG_HK_STRUP_AUXADC_RSTB_SEL_MASK               0x1
#define PMIC_RG_HK_STRUP_AUXADC_RSTB_SEL_SHIFT              3
#define PMIC_RG_HK_STRUP_AUXADC_RPCNT_MAX_ADDR              \
	MT6359_HK_TOP_STRUP
#define PMIC_RG_HK_STRUP_AUXADC_RPCNT_MAX_MASK              0x7F
#define PMIC_RG_HK_STRUP_AUXADC_RPCNT_MAX_SHIFT             4
#define PMIC_RG_VAUX18_AUXADC_STB_SWEN_ADDR                 \
	MT6359_HK_TOP_LDO_CON
#define PMIC_RG_VAUX18_AUXADC_STB_SWEN_MASK                 0x1
#define PMIC_RG_VAUX18_AUXADC_STB_SWEN_SHIFT                0
#define PMIC_RG_VAUX18_AUXADC_STB_EN_ADDR                   \
	MT6359_HK_TOP_LDO_CON
#define PMIC_RG_VAUX18_AUXADC_STB_EN_MASK                   0x1
#define PMIC_RG_VAUX18_AUXADC_STB_EN_SHIFT                  1
#define PMIC_RG_VAUX18_AUXADC_ACK_SWEN_ADDR                 \
	MT6359_HK_TOP_LDO_CON
#define PMIC_RG_VAUX18_AUXADC_ACK_SWEN_MASK                 0x1
#define PMIC_RG_VAUX18_AUXADC_ACK_SWEN_SHIFT                2
#define PMIC_RG_VAUX18_AUXADC_ACK_EN_ADDR                   \
	MT6359_HK_TOP_LDO_CON
#define PMIC_RG_VAUX18_AUXADC_ACK_EN_MASK                   0x1
#define PMIC_RG_VAUX18_AUXADC_ACK_EN_SHIFT                  3
#define PMIC_RG_VBIF28_AUXADC_STB_SWEN_ADDR                 \
	MT6359_HK_TOP_LDO_CON
#define PMIC_RG_VBIF28_AUXADC_STB_SWEN_MASK                 0x1
#define PMIC_RG_VBIF28_AUXADC_STB_SWEN_SHIFT                4
#define PMIC_RG_VBIF28_AUXADC_STB_EN_ADDR                   \
	MT6359_HK_TOP_LDO_CON
#define PMIC_RG_VBIF28_AUXADC_STB_EN_MASK                   0x1
#define PMIC_RG_VBIF28_AUXADC_STB_EN_SHIFT                  5
#define PMIC_RG_VBIF28_AUXADC_ACK_SWEN_ADDR                 \
	MT6359_HK_TOP_LDO_CON
#define PMIC_RG_VBIF28_AUXADC_ACK_SWEN_MASK                 0x1
#define PMIC_RG_VBIF28_AUXADC_ACK_SWEN_SHIFT                6
#define PMIC_RG_VBIF28_AUXADC_ACK_EN_ADDR                   \
	MT6359_HK_TOP_LDO_CON
#define PMIC_RG_VBIF28_AUXADC_ACK_EN_MASK                   0x1
#define PMIC_RG_VBIF28_AUXADC_ACK_EN_SHIFT                  7
#define PMIC_DD_AUXADC_VAUX18_REQ_ADDR                      \
	MT6359_HK_TOP_LDO_STATUS
#define PMIC_DD_AUXADC_VAUX18_REQ_MASK                      0x1
#define PMIC_DD_AUXADC_VAUX18_REQ_SHIFT                     0
#define PMIC_DD_VAUX18_AUXADC_STB_ADDR                      \
	MT6359_HK_TOP_LDO_STATUS
#define PMIC_DD_VAUX18_AUXADC_STB_MASK                      0x1
#define PMIC_DD_VAUX18_AUXADC_STB_SHIFT                     1
#define PMIC_DD_AUXADC_VAUX18_PWDB_ADDR                     \
	MT6359_HK_TOP_LDO_STATUS
#define PMIC_DD_AUXADC_VAUX18_PWDB_MASK                     0x1
#define PMIC_DD_AUXADC_VAUX18_PWDB_SHIFT                    2
#define PMIC_DD_VAUX18_AUXADC_ACK_ADDR                      \
	MT6359_HK_TOP_LDO_STATUS
#define PMIC_DD_VAUX18_AUXADC_ACK_MASK                      0x1
#define PMIC_DD_VAUX18_AUXADC_ACK_SHIFT                     3
#define PMIC_DD_AUXADC_VBIF28_REQ_ADDR                      \
	MT6359_HK_TOP_LDO_STATUS
#define PMIC_DD_AUXADC_VBIF28_REQ_MASK                      0x1
#define PMIC_DD_AUXADC_VBIF28_REQ_SHIFT                     4
#define PMIC_DD_VBIF28_AUXADC_STB_ADDR                      \
	MT6359_HK_TOP_LDO_STATUS
#define PMIC_DD_VBIF28_AUXADC_STB_MASK                      0x1
#define PMIC_DD_VBIF28_AUXADC_STB_SHIFT                     5
#define PMIC_DD_AUXADC_VBIF28_PWDB_ADDR                     \
	MT6359_HK_TOP_LDO_STATUS
#define PMIC_DD_AUXADC_VBIF28_PWDB_MASK                     0x1
#define PMIC_DD_AUXADC_VBIF28_PWDB_SHIFT                    6
#define PMIC_DD_VBIF28_AUXADC_ACK_ADDR                      \
	MT6359_HK_TOP_LDO_STATUS
#define PMIC_DD_VBIF28_AUXADC_ACK_MASK                      0x1
#define PMIC_DD_VBIF28_AUXADC_ACK_SHIFT                     7
#define PMIC_HK_AUXADC_KEY_ADDR                             \
	MT6359_HK_TOP_WKEY
#define PMIC_HK_AUXADC_KEY_MASK                             0xFFFF
#define PMIC_HK_AUXADC_KEY_SHIFT                            0
#define PMIC_AUXADC_ANA_ID_ADDR                             \
	MT6359_AUXADC_DSN_ID
#define PMIC_AUXADC_ANA_ID_MASK                             0xFF
#define PMIC_AUXADC_ANA_ID_SHIFT                            0
#define PMIC_AUXADC_DIG_ID_ADDR                             \
	MT6359_AUXADC_DSN_ID
#define PMIC_AUXADC_DIG_ID_MASK                             0xFF
#define PMIC_AUXADC_DIG_ID_SHIFT                            8
#define PMIC_AUXADC_ANA_MINOR_REV_ADDR                      \
	MT6359_AUXADC_DSN_REV0
#define PMIC_AUXADC_ANA_MINOR_REV_MASK                      0xF
#define PMIC_AUXADC_ANA_MINOR_REV_SHIFT                     0
#define PMIC_AUXADC_ANA_MAJOR_REV_ADDR                      \
	MT6359_AUXADC_DSN_REV0
#define PMIC_AUXADC_ANA_MAJOR_REV_MASK                      0xF
#define PMIC_AUXADC_ANA_MAJOR_REV_SHIFT                     4
#define PMIC_AUXADC_DIG_MINOR_REV_ADDR                      \
	MT6359_AUXADC_DSN_REV0
#define PMIC_AUXADC_DIG_MINOR_REV_MASK                      0xF
#define PMIC_AUXADC_DIG_MINOR_REV_SHIFT                     8
#define PMIC_AUXADC_DIG_MAJOR_REV_ADDR                      \
	MT6359_AUXADC_DSN_REV0
#define PMIC_AUXADC_DIG_MAJOR_REV_MASK                      0xF
#define PMIC_AUXADC_DIG_MAJOR_REV_SHIFT                     12
#define PMIC_AUXADC_DSN_CBS_ADDR                            \
	MT6359_AUXADC_DSN_DBI
#define PMIC_AUXADC_DSN_CBS_MASK                            0x3
#define PMIC_AUXADC_DSN_CBS_SHIFT                           0
#define PMIC_AUXADC_DSN_BIX_ADDR                            \
	MT6359_AUXADC_DSN_DBI
#define PMIC_AUXADC_DSN_BIX_MASK                            0x3
#define PMIC_AUXADC_DSN_BIX_SHIFT                           2
#define PMIC_AUXADC_DSN_ESP_ADDR                            \
	MT6359_AUXADC_DSN_DBI
#define PMIC_AUXADC_DSN_ESP_MASK                            0xFF
#define PMIC_AUXADC_DSN_ESP_SHIFT                           8
#define PMIC_AUXADC_DSN_FPI_ADDR                            \
	MT6359_AUXADC_DSN_FPI
#define PMIC_AUXADC_DSN_FPI_MASK                            0xFF
#define PMIC_AUXADC_DSN_FPI_SHIFT                           0
#define PMIC_RG_AUX_RSV_ADDR                                \
	MT6359_AUXADC_ANA_CON0
#define PMIC_RG_AUX_RSV_MASK                                0xFFFF
#define PMIC_RG_AUX_RSV_SHIFT                               0
#define PMIC_RG_AUXADC_CALI_ADDR                            \
	MT6359_AUXADC_ANA_CON1
#define PMIC_RG_AUXADC_CALI_MASK                            0xF
#define PMIC_RG_AUXADC_CALI_SHIFT                           0
#define PMIC_RG_VBUF_BYP_ADDR                               \
	MT6359_AUXADC_ANA_CON1
#define PMIC_RG_VBUF_BYP_MASK                               0x1
#define PMIC_RG_VBUF_BYP_SHIFT                              4
#define PMIC_RG_VBUF_CALEN_ADDR                             \
	MT6359_AUXADC_ANA_CON1
#define PMIC_RG_VBUF_CALEN_MASK                             0x1
#define PMIC_RG_VBUF_CALEN_SHIFT                            5
#define PMIC_RG_VBUF_EXTEN_ADDR                             \
	MT6359_AUXADC_ANA_CON1
#define PMIC_RG_VBUF_EXTEN_MASK                             0x1
#define PMIC_RG_VBUF_EXTEN_SHIFT                            6
#define PMIC_RG_AUXADC_RNG_EN_ADDR                          \
	MT6359_AUXADC_ANA_CON1
#define PMIC_RG_AUXADC_RNG_EN_MASK                          0x1
#define PMIC_RG_AUXADC_RNG_EN_SHIFT                         7
#define PMIC_RG_AUXADC_NOISE_RES_ADDR                       \
	MT6359_AUXADC_ANA_CON1
#define PMIC_RG_AUXADC_NOISE_RES_MASK                       0x3
#define PMIC_RG_AUXADC_NOISE_RES_SHIFT                      8
#define PMIC_RG_AUXADC_PULLH_EN_ADDR                        \
	MT6359_AUXADC_ANA_CON1
#define PMIC_RG_AUXADC_PULLH_EN_MASK                        0x1
#define PMIC_RG_AUXADC_PULLH_EN_SHIFT                       10
#define PMIC_AUXADC_ELR_LEN_ADDR                            \
	MT6359_AUXADC_ELR_NUM
#define PMIC_AUXADC_ELR_LEN_MASK                            0xFF
#define PMIC_AUXADC_ELR_LEN_SHIFT                           0
#define PMIC_RG_EFUSE_AUXADC_NDIF_EN_ADDR                   \
	MT6359_AUXADC_ELR_0
#define PMIC_RG_EFUSE_AUXADC_NDIF_EN_MASK                   0x1
#define PMIC_RG_EFUSE_AUXADC_NDIF_EN_SHIFT                  0
#define PMIC_AUXADC_DIG_1_ANA_ID_ADDR                       \
	MT6359_AUXADC_DIG_1_DSN_ID
#define PMIC_AUXADC_DIG_1_ANA_ID_MASK                       0xFF
#define PMIC_AUXADC_DIG_1_ANA_ID_SHIFT                      0
#define PMIC_AUXADC_DIG_1_DIG_ID_ADDR                       \
	MT6359_AUXADC_DIG_1_DSN_ID
#define PMIC_AUXADC_DIG_1_DIG_ID_MASK                       0xFF
#define PMIC_AUXADC_DIG_1_DIG_ID_SHIFT                      8
#define PMIC_AUXADC_DIG_1_ANA_MINOR_REV_ADDR                \
	MT6359_AUXADC_DIG_1_DSN_REV0
#define PMIC_AUXADC_DIG_1_ANA_MINOR_REV_MASK                0xF
#define PMIC_AUXADC_DIG_1_ANA_MINOR_REV_SHIFT               0
#define PMIC_AUXADC_DIG_1_ANA_MAJOR_REV_ADDR                \
	MT6359_AUXADC_DIG_1_DSN_REV0
#define PMIC_AUXADC_DIG_1_ANA_MAJOR_REV_MASK                0xF
#define PMIC_AUXADC_DIG_1_ANA_MAJOR_REV_SHIFT               4
#define PMIC_AUXADC_DIG_1_DIG_MINOR_REV_ADDR                \
	MT6359_AUXADC_DIG_1_DSN_REV0
#define PMIC_AUXADC_DIG_1_DIG_MINOR_REV_MASK                0xF
#define PMIC_AUXADC_DIG_1_DIG_MINOR_REV_SHIFT               8
#define PMIC_AUXADC_DIG_1_DIG_MAJOR_REV_ADDR                \
	MT6359_AUXADC_DIG_1_DSN_REV0
#define PMIC_AUXADC_DIG_1_DIG_MAJOR_REV_MASK                0xF
#define PMIC_AUXADC_DIG_1_DIG_MAJOR_REV_SHIFT               12
#define PMIC_AUXADC_DIG_1_DSN_CBS_ADDR                      \
	MT6359_AUXADC_DIG_1_DSN_DBI
#define PMIC_AUXADC_DIG_1_DSN_CBS_MASK                      0x3
#define PMIC_AUXADC_DIG_1_DSN_CBS_SHIFT                     0
#define PMIC_AUXADC_DIG_1_DSN_BIX_ADDR                      \
	MT6359_AUXADC_DIG_1_DSN_DBI
#define PMIC_AUXADC_DIG_1_DSN_BIX_MASK                      0x3
#define PMIC_AUXADC_DIG_1_DSN_BIX_SHIFT                     2
#define PMIC_AUXADC_DIG_1_DSN_ESP_ADDR                      \
	MT6359_AUXADC_DIG_1_DSN_DBI
#define PMIC_AUXADC_DIG_1_DSN_ESP_MASK                      0xFF
#define PMIC_AUXADC_DIG_1_DSN_ESP_SHIFT                     8
#define PMIC_AUXADC_DIG_1_DSN_FPI_ADDR                      \
	MT6359_AUXADC_DIG_1_DSN_DXI
#define PMIC_AUXADC_DIG_1_DSN_FPI_MASK                      0xFF
#define PMIC_AUXADC_DIG_1_DSN_FPI_SHIFT                     0
#define PMIC_AUXADC_ADC_OUT_CH0_ADDR                        \
	MT6359_AUXADC_ADC0
#define PMIC_AUXADC_ADC_OUT_CH0_MASK                        0x7FFF
#define PMIC_AUXADC_ADC_OUT_CH0_SHIFT                       0
#define PMIC_AUXADC_ADC_RDY_CH0_ADDR                        \
	MT6359_AUXADC_ADC0
#define PMIC_AUXADC_ADC_RDY_CH0_MASK                        0x1
#define PMIC_AUXADC_ADC_RDY_CH0_SHIFT                       15
#define PMIC_AUXADC_ADC_OUT_CH1_ADDR                        \
	MT6359_AUXADC_ADC1
#define PMIC_AUXADC_ADC_OUT_CH1_MASK                        0x7FFF
#define PMIC_AUXADC_ADC_OUT_CH1_SHIFT                       0
#define PMIC_AUXADC_ADC_RDY_CH1_ADDR                        \
	MT6359_AUXADC_ADC1
#define PMIC_AUXADC_ADC_RDY_CH1_MASK                        0x1
#define PMIC_AUXADC_ADC_RDY_CH1_SHIFT                       15
#define PMIC_AUXADC_ADC_OUT_CH2_ADDR                        \
	MT6359_AUXADC_ADC2
#define PMIC_AUXADC_ADC_OUT_CH2_MASK                        0xFFF
#define PMIC_AUXADC_ADC_OUT_CH2_SHIFT                       0
#define PMIC_AUXADC_ADC_RDY_CH2_ADDR                        \
	MT6359_AUXADC_ADC2
#define PMIC_AUXADC_ADC_RDY_CH2_MASK                        0x1
#define PMIC_AUXADC_ADC_RDY_CH2_SHIFT                       15
#define PMIC_AUXADC_ADC_OUT_CH3_ADDR                        \
	MT6359_AUXADC_ADC3
#define PMIC_AUXADC_ADC_OUT_CH3_MASK                        0xFFF
#define PMIC_AUXADC_ADC_OUT_CH3_SHIFT                       0
#define PMIC_AUXADC_ADC_RDY_CH3_ADDR                        \
	MT6359_AUXADC_ADC3
#define PMIC_AUXADC_ADC_RDY_CH3_MASK                        0x1
#define PMIC_AUXADC_ADC_RDY_CH3_SHIFT                       15
#define PMIC_AUXADC_ADC_OUT_CH4_ADDR                        \
	MT6359_AUXADC_ADC4
#define PMIC_AUXADC_ADC_OUT_CH4_MASK                        0xFFF
#define PMIC_AUXADC_ADC_OUT_CH4_SHIFT                       0
#define PMIC_AUXADC_ADC_RDY_CH4_ADDR                        \
	MT6359_AUXADC_ADC4
#define PMIC_AUXADC_ADC_RDY_CH4_MASK                        0x1
#define PMIC_AUXADC_ADC_RDY_CH4_SHIFT                       15
#define PMIC_AUXADC_ADC_OUT_CH5_ADDR                        \
	MT6359_AUXADC_ADC5
#define PMIC_AUXADC_ADC_OUT_CH5_MASK                        0xFFF
#define PMIC_AUXADC_ADC_OUT_CH5_SHIFT                       0
#define PMIC_AUXADC_ADC_RDY_CH5_ADDR                        \
	MT6359_AUXADC_ADC5
#define PMIC_AUXADC_ADC_RDY_CH5_MASK                        0x1
#define PMIC_AUXADC_ADC_RDY_CH5_SHIFT                       15
#define PMIC_AUXADC_ADC_OUT_CH6_ADDR                        \
	MT6359_AUXADC_ADC6
#define PMIC_AUXADC_ADC_OUT_CH6_MASK                        0xFFF
#define PMIC_AUXADC_ADC_OUT_CH6_SHIFT                       0
#define PMIC_AUXADC_ADC_RDY_CH6_ADDR                        \
	MT6359_AUXADC_ADC6
#define PMIC_AUXADC_ADC_RDY_CH6_MASK                        0x1
#define PMIC_AUXADC_ADC_RDY_CH6_SHIFT                       15
#define PMIC_AUXADC_ADC_OUT_CH7_ADDR                        \
	MT6359_AUXADC_ADC7
#define PMIC_AUXADC_ADC_OUT_CH7_MASK                        0x7FFF
#define PMIC_AUXADC_ADC_OUT_CH7_SHIFT                       0
#define PMIC_AUXADC_ADC_RDY_CH7_ADDR                        \
	MT6359_AUXADC_ADC7
#define PMIC_AUXADC_ADC_RDY_CH7_MASK                        0x1
#define PMIC_AUXADC_ADC_RDY_CH7_SHIFT                       15
#define PMIC_AUXADC_ADC_OUT_CH8_ADDR                        \
	MT6359_AUXADC_ADC8
#define PMIC_AUXADC_ADC_OUT_CH8_MASK                        0xFFF
#define PMIC_AUXADC_ADC_OUT_CH8_SHIFT                       0
#define PMIC_AUXADC_ADC_RDY_CH8_ADDR                        \
	MT6359_AUXADC_ADC8
#define PMIC_AUXADC_ADC_RDY_CH8_MASK                        0x1
#define PMIC_AUXADC_ADC_RDY_CH8_SHIFT                       15
#define PMIC_AUXADC_ADC_OUT_CH9_ADDR                        \
	MT6359_AUXADC_ADC9
#define PMIC_AUXADC_ADC_OUT_CH9_MASK                        0x7FFF
#define PMIC_AUXADC_ADC_OUT_CH9_SHIFT                       0
#define PMIC_AUXADC_ADC_RDY_CH9_ADDR                        \
	MT6359_AUXADC_ADC9
#define PMIC_AUXADC_ADC_RDY_CH9_MASK                        0x1
#define PMIC_AUXADC_ADC_RDY_CH9_SHIFT                       15
#define PMIC_AUXADC_ADC_OUT_CH10_ADDR                       \
	MT6359_AUXADC_ADC10
#define PMIC_AUXADC_ADC_OUT_CH10_MASK                       0x7FFF
#define PMIC_AUXADC_ADC_OUT_CH10_SHIFT                      0
#define PMIC_AUXADC_ADC_RDY_CH10_ADDR                       \
	MT6359_AUXADC_ADC10
#define PMIC_AUXADC_ADC_RDY_CH10_MASK                       0x1
#define PMIC_AUXADC_ADC_RDY_CH10_SHIFT                      15
#define PMIC_AUXADC_ADC_OUT_CH11_ADDR                       \
	MT6359_AUXADC_ADC11
#define PMIC_AUXADC_ADC_OUT_CH11_MASK                       0xFFF
#define PMIC_AUXADC_ADC_OUT_CH11_SHIFT                      0
#define PMIC_AUXADC_ADC_RDY_CH11_ADDR                       \
	MT6359_AUXADC_ADC11
#define PMIC_AUXADC_ADC_RDY_CH11_MASK                       0x1
#define PMIC_AUXADC_ADC_RDY_CH11_SHIFT                      15
#define PMIC_AUXADC_ADC_OUT_CH12_15_ADDR                    \
	MT6359_AUXADC_ADC12
#define PMIC_AUXADC_ADC_OUT_CH12_15_MASK                    0x7FFF
#define PMIC_AUXADC_ADC_OUT_CH12_15_SHIFT                   0
#define PMIC_AUXADC_ADC_RDY_CH12_15_ADDR                    \
	MT6359_AUXADC_ADC12
#define PMIC_AUXADC_ADC_RDY_CH12_15_MASK                    0x1
#define PMIC_AUXADC_ADC_RDY_CH12_15_SHIFT                   15
#define PMIC_AUXADC_ADC_OUT_CH7_BY_GPS_ADDR                 \
	MT6359_AUXADC_ADC15
#define PMIC_AUXADC_ADC_OUT_CH7_BY_GPS_MASK                 0x7FFF
#define PMIC_AUXADC_ADC_OUT_CH7_BY_GPS_SHIFT                0
#define PMIC_AUXADC_ADC_RDY_CH7_BY_GPS_ADDR                 \
	MT6359_AUXADC_ADC15
#define PMIC_AUXADC_ADC_RDY_CH7_BY_GPS_MASK                 0x1
#define PMIC_AUXADC_ADC_RDY_CH7_BY_GPS_SHIFT                15
#define PMIC_AUXADC_ADC_OUT_CH7_BY_MD_ADDR                  \
	MT6359_AUXADC_ADC16
#define PMIC_AUXADC_ADC_OUT_CH7_BY_MD_MASK                  0x7FFF
#define PMIC_AUXADC_ADC_OUT_CH7_BY_MD_SHIFT                 0
#define PMIC_AUXADC_ADC_RDY_CH7_BY_MD_ADDR                  \
	MT6359_AUXADC_ADC16
#define PMIC_AUXADC_ADC_RDY_CH7_BY_MD_MASK                  0x1
#define PMIC_AUXADC_ADC_RDY_CH7_BY_MD_SHIFT                 15
#define PMIC_AUXADC_ADC_OUT_CH7_BY_AP_ADDR                  \
	MT6359_AUXADC_ADC17
#define PMIC_AUXADC_ADC_OUT_CH7_BY_AP_MASK                  0x7FFF
#define PMIC_AUXADC_ADC_OUT_CH7_BY_AP_SHIFT                 0
#define PMIC_AUXADC_ADC_RDY_CH7_BY_AP_ADDR                  \
	MT6359_AUXADC_ADC17
#define PMIC_AUXADC_ADC_RDY_CH7_BY_AP_MASK                  0x1
#define PMIC_AUXADC_ADC_RDY_CH7_BY_AP_SHIFT                 15
#define PMIC_AUXADC_ADC_OUT_CH4_BY_MD_ADDR                  \
	MT6359_AUXADC_ADC18
#define PMIC_AUXADC_ADC_OUT_CH4_BY_MD_MASK                  0xFFF
#define PMIC_AUXADC_ADC_OUT_CH4_BY_MD_SHIFT                 0
#define PMIC_AUXADC_ADC_RDY_CH4_BY_MD_ADDR                  \
	MT6359_AUXADC_ADC18
#define PMIC_AUXADC_ADC_RDY_CH4_BY_MD_MASK                  0x1
#define PMIC_AUXADC_ADC_RDY_CH4_BY_MD_SHIFT                 15
#define PMIC_AUXADC_ADC_OUT_PWRON_PCHR_ADDR                 \
	MT6359_AUXADC_ADC19
#define PMIC_AUXADC_ADC_OUT_PWRON_PCHR_MASK                 0x7FFF
#define PMIC_AUXADC_ADC_OUT_PWRON_PCHR_SHIFT                0
#define PMIC_AUXADC_ADC_RDY_PWRON_PCHR_ADDR                 \
	MT6359_AUXADC_ADC19
#define PMIC_AUXADC_ADC_RDY_PWRON_PCHR_MASK                 0x1
#define PMIC_AUXADC_ADC_RDY_PWRON_PCHR_SHIFT                15
#define PMIC_AUXADC_ADC_OUT_WAKEUP_PCHR_ADDR                \
	MT6359_AUXADC_ADC20
#define PMIC_AUXADC_ADC_OUT_WAKEUP_PCHR_MASK                0x7FFF
#define PMIC_AUXADC_ADC_OUT_WAKEUP_PCHR_SHIFT               0
#define PMIC_AUXADC_ADC_RDY_WAKEUP_PCHR_ADDR                \
	MT6359_AUXADC_ADC20
#define PMIC_AUXADC_ADC_RDY_WAKEUP_PCHR_MASK                0x1
#define PMIC_AUXADC_ADC_RDY_WAKEUP_PCHR_SHIFT               15
#define PMIC_AUXADC_ADC_OUT_CH0_BY_MD_ADDR                  \
	MT6359_AUXADC_ADC21
#define PMIC_AUXADC_ADC_OUT_CH0_BY_MD_MASK                  0x7FFF
#define PMIC_AUXADC_ADC_OUT_CH0_BY_MD_SHIFT                 0
#define PMIC_AUXADC_ADC_RDY_CH0_BY_MD_ADDR                  \
	MT6359_AUXADC_ADC21
#define PMIC_AUXADC_ADC_RDY_CH0_BY_MD_MASK                  0x1
#define PMIC_AUXADC_ADC_RDY_CH0_BY_MD_SHIFT                 15
#define PMIC_AUXADC_ADC_OUT_CH0_BY_AP_ADDR                  \
	MT6359_AUXADC_ADC22
#define PMIC_AUXADC_ADC_OUT_CH0_BY_AP_MASK                  0x7FFF
#define PMIC_AUXADC_ADC_OUT_CH0_BY_AP_SHIFT                 0
#define PMIC_AUXADC_ADC_RDY_CH0_BY_AP_ADDR                  \
	MT6359_AUXADC_ADC22
#define PMIC_AUXADC_ADC_RDY_CH0_BY_AP_MASK                  0x1
#define PMIC_AUXADC_ADC_RDY_CH0_BY_AP_SHIFT                 15
#define PMIC_AUXADC_ADC_OUT_CH1_BY_MD_ADDR                  \
	MT6359_AUXADC_ADC23
#define PMIC_AUXADC_ADC_OUT_CH1_BY_MD_MASK                  0x7FFF
#define PMIC_AUXADC_ADC_OUT_CH1_BY_MD_SHIFT                 0
#define PMIC_AUXADC_ADC_RDY_CH1_BY_MD_ADDR                  \
	MT6359_AUXADC_ADC23
#define PMIC_AUXADC_ADC_RDY_CH1_BY_MD_MASK                  0x1
#define PMIC_AUXADC_ADC_RDY_CH1_BY_MD_SHIFT                 15
#define PMIC_AUXADC_ADC_OUT_CH1_BY_AP_ADDR                  \
	MT6359_AUXADC_ADC24
#define PMIC_AUXADC_ADC_OUT_CH1_BY_AP_MASK                  0x7FFF
#define PMIC_AUXADC_ADC_OUT_CH1_BY_AP_SHIFT                 0
#define PMIC_AUXADC_ADC_RDY_CH1_BY_AP_ADDR                  \
	MT6359_AUXADC_ADC24
#define PMIC_AUXADC_ADC_RDY_CH1_BY_AP_MASK                  0x1
#define PMIC_AUXADC_ADC_RDY_CH1_BY_AP_SHIFT                 15
#define PMIC_AUXADC_ADC_OUT_FGADC_PCHR_ADDR                 \
	MT6359_AUXADC_ADC26
#define PMIC_AUXADC_ADC_OUT_FGADC_PCHR_MASK                 0x7FFF
#define PMIC_AUXADC_ADC_OUT_FGADC_PCHR_SHIFT                0
#define PMIC_AUXADC_ADC_RDY_FGADC_PCHR_ADDR                 \
	MT6359_AUXADC_ADC26
#define PMIC_AUXADC_ADC_RDY_FGADC_PCHR_MASK                 0x1
#define PMIC_AUXADC_ADC_RDY_FGADC_PCHR_SHIFT                15
#define PMIC_AUXADC_ADC_OUT_BAT_PLUGIN_PCHR_ADDR            \
	MT6359_AUXADC_ADC27
#define PMIC_AUXADC_ADC_OUT_BAT_PLUGIN_PCHR_MASK            0x7FFF
#define PMIC_AUXADC_ADC_OUT_BAT_PLUGIN_PCHR_SHIFT           0
#define PMIC_AUXADC_ADC_RDY_BAT_PLUGIN_PCHR_ADDR            \
	MT6359_AUXADC_ADC27
#define PMIC_AUXADC_ADC_RDY_BAT_PLUGIN_PCHR_MASK            0x1
#define PMIC_AUXADC_ADC_RDY_BAT_PLUGIN_PCHR_SHIFT           15
#define PMIC_AUXADC_ADC_OUT_RAW_ADDR                        \
	MT6359_AUXADC_ADC30
#define PMIC_AUXADC_ADC_OUT_RAW_MASK                        0x7FFF
#define PMIC_AUXADC_ADC_OUT_RAW_SHIFT                       0
#define PMIC_AUXADC_ADC_OUT_DCXO_BY_GPS_ADDR                \
	MT6359_AUXADC_ADC32
#define PMIC_AUXADC_ADC_OUT_DCXO_BY_GPS_MASK                0x7FFF
#define PMIC_AUXADC_ADC_OUT_DCXO_BY_GPS_SHIFT               0
#define PMIC_AUXADC_ADC_RDY_DCXO_BY_GPS_ADDR                \
	MT6359_AUXADC_ADC32
#define PMIC_AUXADC_ADC_RDY_DCXO_BY_GPS_MASK                0x1
#define PMIC_AUXADC_ADC_RDY_DCXO_BY_GPS_SHIFT               15
#define PMIC_AUXADC_ADC_OUT_DCXO_BY_MD_ADDR                 \
	MT6359_AUXADC_ADC33
#define PMIC_AUXADC_ADC_OUT_DCXO_BY_MD_MASK                 0x7FFF
#define PMIC_AUXADC_ADC_OUT_DCXO_BY_MD_SHIFT                0
#define PMIC_AUXADC_ADC_RDY_DCXO_BY_MD_ADDR                 \
	MT6359_AUXADC_ADC33
#define PMIC_AUXADC_ADC_RDY_DCXO_BY_MD_MASK                 0x1
#define PMIC_AUXADC_ADC_RDY_DCXO_BY_MD_SHIFT                15
#define PMIC_AUXADC_ADC_OUT_DCXO_BY_AP_ADDR                 \
	MT6359_AUXADC_ADC34
#define PMIC_AUXADC_ADC_OUT_DCXO_BY_AP_MASK                 0x7FFF
#define PMIC_AUXADC_ADC_OUT_DCXO_BY_AP_SHIFT                0
#define PMIC_AUXADC_ADC_RDY_DCXO_BY_AP_ADDR                 \
	MT6359_AUXADC_ADC34
#define PMIC_AUXADC_ADC_RDY_DCXO_BY_AP_MASK                 0x1
#define PMIC_AUXADC_ADC_RDY_DCXO_BY_AP_SHIFT                15
#define PMIC_AUXADC_ADC_OUT_BATID_ADDR                      \
	MT6359_AUXADC_ADC37
#define PMIC_AUXADC_ADC_OUT_BATID_MASK                      0xFFF
#define PMIC_AUXADC_ADC_OUT_BATID_SHIFT                     0
#define PMIC_AUXADC_ADC_RDY_BATID_ADDR                      \
	MT6359_AUXADC_ADC37
#define PMIC_AUXADC_ADC_RDY_BATID_MASK                      0x1
#define PMIC_AUXADC_ADC_RDY_BATID_SHIFT                     15
#define PMIC_AUXADC_ADC_OUT_CH4_BY_THR1_ADDR                \
	MT6359_AUXADC_ADC38
#define PMIC_AUXADC_ADC_OUT_CH4_BY_THR1_MASK                0xFFF
#define PMIC_AUXADC_ADC_OUT_CH4_BY_THR1_SHIFT               0
#define PMIC_AUXADC_ADC_RDY_CH4_BY_THR1_ADDR                \
	MT6359_AUXADC_ADC38
#define PMIC_AUXADC_ADC_RDY_CH4_BY_THR1_MASK                0x1
#define PMIC_AUXADC_ADC_RDY_CH4_BY_THR1_SHIFT               15
#define PMIC_AUXADC_ADC_OUT_CH4_BY_THR2_ADDR                \
	MT6359_AUXADC_ADC39
#define PMIC_AUXADC_ADC_OUT_CH4_BY_THR2_MASK                0xFFF
#define PMIC_AUXADC_ADC_OUT_CH4_BY_THR2_SHIFT               0
#define PMIC_AUXADC_ADC_RDY_CH4_BY_THR2_ADDR                \
	MT6359_AUXADC_ADC39
#define PMIC_AUXADC_ADC_RDY_CH4_BY_THR2_MASK                0x1
#define PMIC_AUXADC_ADC_RDY_CH4_BY_THR2_SHIFT               15
#define PMIC_AUXADC_ADC_OUT_CH4_BY_THR3_ADDR                \
	MT6359_AUXADC_ADC40
#define PMIC_AUXADC_ADC_OUT_CH4_BY_THR3_MASK                0xFFF
#define PMIC_AUXADC_ADC_OUT_CH4_BY_THR3_SHIFT               0
#define PMIC_AUXADC_ADC_RDY_CH4_BY_THR3_ADDR                \
	MT6359_AUXADC_ADC40
#define PMIC_AUXADC_ADC_RDY_CH4_BY_THR3_MASK                0x1
#define PMIC_AUXADC_ADC_RDY_CH4_BY_THR3_SHIFT               15
#define PMIC_AUXADC_ADC_BUSY_IN_ADDR                        \
	MT6359_AUXADC_STA0
#define PMIC_AUXADC_ADC_BUSY_IN_MASK                        0xFFF
#define PMIC_AUXADC_ADC_BUSY_IN_SHIFT                       0
#define PMIC_AUXADC_ADC_BUSY_IN_WAKEUP_ADDR                 \
	MT6359_AUXADC_STA0
#define PMIC_AUXADC_ADC_BUSY_IN_WAKEUP_MASK                 0x1
#define PMIC_AUXADC_ADC_BUSY_IN_WAKEUP_SHIFT                15
#define PMIC_AUXADC_ADC_BUSY_IN_DCXO_GPS_AP_ADDR            \
	MT6359_AUXADC_STA1
#define PMIC_AUXADC_ADC_BUSY_IN_DCXO_GPS_AP_MASK            0x1
#define PMIC_AUXADC_ADC_BUSY_IN_DCXO_GPS_AP_SHIFT           1
#define PMIC_AUXADC_ADC_BUSY_IN_DCXO_GPS_MD_ADDR            \
	MT6359_AUXADC_STA1
#define PMIC_AUXADC_ADC_BUSY_IN_DCXO_GPS_MD_MASK            0x1
#define PMIC_AUXADC_ADC_BUSY_IN_DCXO_GPS_MD_SHIFT           2
#define PMIC_AUXADC_ADC_BUSY_IN_DCXO_GPS_ADDR               \
	MT6359_AUXADC_STA1
#define PMIC_AUXADC_ADC_BUSY_IN_DCXO_GPS_MASK               0x1
#define PMIC_AUXADC_ADC_BUSY_IN_DCXO_GPS_SHIFT              3
#define PMIC_AUXADC_ADC_BUSY_IN_SHARE_ADDR                  \
	MT6359_AUXADC_STA1
#define PMIC_AUXADC_ADC_BUSY_IN_SHARE_MASK                  0x1
#define PMIC_AUXADC_ADC_BUSY_IN_SHARE_SHIFT                 7
#define PMIC_AUXADC_ADC_BUSY_IN_FGADC_PCHR_ADDR             \
	MT6359_AUXADC_STA1
#define PMIC_AUXADC_ADC_BUSY_IN_FGADC_PCHR_MASK             0x1
#define PMIC_AUXADC_ADC_BUSY_IN_FGADC_PCHR_SHIFT            9
#define PMIC_AUXADC_ADC_BUSY_IN_GPS_AP_ADDR                 \
	MT6359_AUXADC_STA1
#define PMIC_AUXADC_ADC_BUSY_IN_GPS_AP_MASK                 0x1
#define PMIC_AUXADC_ADC_BUSY_IN_GPS_AP_SHIFT                11
#define PMIC_AUXADC_ADC_BUSY_IN_GPS_MD_ADDR                 \
	MT6359_AUXADC_STA1
#define PMIC_AUXADC_ADC_BUSY_IN_GPS_MD_MASK                 0x1
#define PMIC_AUXADC_ADC_BUSY_IN_GPS_MD_SHIFT                12
#define PMIC_AUXADC_ADC_BUSY_IN_GPS_ADDR                    \
	MT6359_AUXADC_STA1
#define PMIC_AUXADC_ADC_BUSY_IN_GPS_MASK                    0x1
#define PMIC_AUXADC_ADC_BUSY_IN_GPS_SHIFT                   13
#define PMIC_AUXADC_ADC_BUSY_IN_THR_MD_ADDR                 \
	MT6359_AUXADC_STA1
#define PMIC_AUXADC_ADC_BUSY_IN_THR_MD_MASK                 0x1
#define PMIC_AUXADC_ADC_BUSY_IN_THR_MD_SHIFT                15
#define PMIC_AUXADC_ADC_BUSY_IN_BAT_PLUGIN_PCHR_ADDR        \
	MT6359_AUXADC_STA2
#define PMIC_AUXADC_ADC_BUSY_IN_BAT_PLUGIN_PCHR_MASK        0x1
#define PMIC_AUXADC_ADC_BUSY_IN_BAT_PLUGIN_PCHR_SHIFT       0
#define PMIC_AUXADC_ADC_BUSY_IN_BATID_ADDR                  \
	MT6359_AUXADC_STA2
#define PMIC_AUXADC_ADC_BUSY_IN_BATID_MASK                  0x1
#define PMIC_AUXADC_ADC_BUSY_IN_BATID_SHIFT                 2
#define PMIC_AUXADC_ADC_BUSY_IN_PWRON_ADDR                  \
	MT6359_AUXADC_STA2
#define PMIC_AUXADC_ADC_BUSY_IN_PWRON_MASK                  0x1
#define PMIC_AUXADC_ADC_BUSY_IN_PWRON_SHIFT                 3
#define PMIC_AUXADC_ADC_BUSY_IN_THR1_ADDR                   \
	MT6359_AUXADC_STA2
#define PMIC_AUXADC_ADC_BUSY_IN_THR1_MASK                   0x1
#define PMIC_AUXADC_ADC_BUSY_IN_THR1_SHIFT                  11
#define PMIC_AUXADC_ADC_BUSY_IN_THR2_ADDR                   \
	MT6359_AUXADC_STA2
#define PMIC_AUXADC_ADC_BUSY_IN_THR2_MASK                   0x1
#define PMIC_AUXADC_ADC_BUSY_IN_THR2_SHIFT                  12
#define PMIC_AUXADC_ADC_BUSY_IN_THR3_ADDR                   \
	MT6359_AUXADC_STA2
#define PMIC_AUXADC_ADC_BUSY_IN_THR3_MASK                   0x1
#define PMIC_AUXADC_ADC_BUSY_IN_THR3_SHIFT                  13
#define PMIC_AUXADC_DIG_2_ANA_ID_ADDR                       \
	MT6359_AUXADC_DIG_2_DSN_ID
#define PMIC_AUXADC_DIG_2_ANA_ID_MASK                       0xFF
#define PMIC_AUXADC_DIG_2_ANA_ID_SHIFT                      0
#define PMIC_AUXADC_DIG_2_DIG_ID_ADDR                       \
	MT6359_AUXADC_DIG_2_DSN_ID
#define PMIC_AUXADC_DIG_2_DIG_ID_MASK                       0xFF
#define PMIC_AUXADC_DIG_2_DIG_ID_SHIFT                      8
#define PMIC_AUXADC_DIG_2_ANA_MINOR_REV_ADDR                \
	MT6359_AUXADC_DIG_2_DSN_REV0
#define PMIC_AUXADC_DIG_2_ANA_MINOR_REV_MASK                0xF
#define PMIC_AUXADC_DIG_2_ANA_MINOR_REV_SHIFT               0
#define PMIC_AUXADC_DIG_2_ANA_MAJOR_REV_ADDR                \
	MT6359_AUXADC_DIG_2_DSN_REV0
#define PMIC_AUXADC_DIG_2_ANA_MAJOR_REV_MASK                0xF
#define PMIC_AUXADC_DIG_2_ANA_MAJOR_REV_SHIFT               4
#define PMIC_AUXADC_DIG_2_DIG_MINOR_REV_ADDR                \
	MT6359_AUXADC_DIG_2_DSN_REV0
#define PMIC_AUXADC_DIG_2_DIG_MINOR_REV_MASK                0xF
#define PMIC_AUXADC_DIG_2_DIG_MINOR_REV_SHIFT               8
#define PMIC_AUXADC_DIG_2_DIG_MAJOR_REV_ADDR                \
	MT6359_AUXADC_DIG_2_DSN_REV0
#define PMIC_AUXADC_DIG_2_DIG_MAJOR_REV_MASK                0xF
#define PMIC_AUXADC_DIG_2_DIG_MAJOR_REV_SHIFT               12
#define PMIC_AUXADC_DIG_2_DSN_CBS_ADDR                      \
	MT6359_AUXADC_DIG_2_DSN_DBI
#define PMIC_AUXADC_DIG_2_DSN_CBS_MASK                      0x3
#define PMIC_AUXADC_DIG_2_DSN_CBS_SHIFT                     0
#define PMIC_AUXADC_DIG_2_DSN_BIX_ADDR                      \
	MT6359_AUXADC_DIG_2_DSN_DBI
#define PMIC_AUXADC_DIG_2_DSN_BIX_MASK                      0x3
#define PMIC_AUXADC_DIG_2_DSN_BIX_SHIFT                     2
#define PMIC_AUXADC_DIG_2_DSN_ESP_ADDR                      \
	MT6359_AUXADC_DIG_2_DSN_DBI
#define PMIC_AUXADC_DIG_2_DSN_ESP_MASK                      0xFF
#define PMIC_AUXADC_DIG_2_DSN_ESP_SHIFT                     8
#define PMIC_AUXADC_DIG_2_DSN_FPI_ADDR                      \
	MT6359_AUXADC_DIG_2_DSN_DXI
#define PMIC_AUXADC_DIG_2_DSN_FPI_MASK                      0xFF
#define PMIC_AUXADC_DIG_2_DSN_FPI_SHIFT                     0
#define PMIC_AUXADC_RQST_CH0_ADDR                           \
	MT6359_AUXADC_RQST0
#define PMIC_AUXADC_RQST_CH0_MASK                           0x1
#define PMIC_AUXADC_RQST_CH0_SHIFT                          0
#define PMIC_AUXADC_RQST_CH1_ADDR                           \
	MT6359_AUXADC_RQST0
#define PMIC_AUXADC_RQST_CH1_MASK                           0x1
#define PMIC_AUXADC_RQST_CH1_SHIFT                          1
#define PMIC_AUXADC_RQST_CH2_ADDR                           \
	MT6359_AUXADC_RQST0
#define PMIC_AUXADC_RQST_CH2_MASK                           0x1
#define PMIC_AUXADC_RQST_CH2_SHIFT                          2
#define PMIC_AUXADC_RQST_CH3_ADDR                           \
	MT6359_AUXADC_RQST0
#define PMIC_AUXADC_RQST_CH3_MASK                           0x1
#define PMIC_AUXADC_RQST_CH3_SHIFT                          3
#define PMIC_AUXADC_RQST_CH4_ADDR                           \
	MT6359_AUXADC_RQST0
#define PMIC_AUXADC_RQST_CH4_MASK                           0x1
#define PMIC_AUXADC_RQST_CH4_SHIFT                          4
#define PMIC_AUXADC_RQST_CH5_ADDR                           \
	MT6359_AUXADC_RQST0
#define PMIC_AUXADC_RQST_CH5_MASK                           0x1
#define PMIC_AUXADC_RQST_CH5_SHIFT                          5
#define PMIC_AUXADC_RQST_CH6_ADDR                           \
	MT6359_AUXADC_RQST0
#define PMIC_AUXADC_RQST_CH6_MASK                           0x1
#define PMIC_AUXADC_RQST_CH6_SHIFT                          6
#define PMIC_AUXADC_RQST_CH7_ADDR                           \
	MT6359_AUXADC_RQST0
#define PMIC_AUXADC_RQST_CH7_MASK                           0x1
#define PMIC_AUXADC_RQST_CH7_SHIFT                          7
#define PMIC_AUXADC_RQST_CH8_ADDR                           \
	MT6359_AUXADC_RQST0
#define PMIC_AUXADC_RQST_CH8_MASK                           0x1
#define PMIC_AUXADC_RQST_CH8_SHIFT                          8
#define PMIC_AUXADC_RQST_CH9_ADDR                           \
	MT6359_AUXADC_RQST0
#define PMIC_AUXADC_RQST_CH9_MASK                           0x1
#define PMIC_AUXADC_RQST_CH9_SHIFT                          9
#define PMIC_AUXADC_RQST_CH10_ADDR                          \
	MT6359_AUXADC_RQST0
#define PMIC_AUXADC_RQST_CH10_MASK                          0x1
#define PMIC_AUXADC_RQST_CH10_SHIFT                         10
#define PMIC_AUXADC_RQST_CH11_ADDR                          \
	MT6359_AUXADC_RQST0
#define PMIC_AUXADC_RQST_CH11_MASK                          0x1
#define PMIC_AUXADC_RQST_CH11_SHIFT                         11
#define PMIC_AUXADC_RQST_CH12_ADDR                          \
	MT6359_AUXADC_RQST0
#define PMIC_AUXADC_RQST_CH12_MASK                          0x1
#define PMIC_AUXADC_RQST_CH12_SHIFT                         12
#define PMIC_AUXADC_RQST_CH13_ADDR                          \
	MT6359_AUXADC_RQST0
#define PMIC_AUXADC_RQST_CH13_MASK                          0x1
#define PMIC_AUXADC_RQST_CH13_SHIFT                         13
#define PMIC_AUXADC_RQST_CH14_ADDR                          \
	MT6359_AUXADC_RQST0
#define PMIC_AUXADC_RQST_CH14_MASK                          0x1
#define PMIC_AUXADC_RQST_CH14_SHIFT                         14
#define PMIC_AUXADC_RQST_CH15_ADDR                          \
	MT6359_AUXADC_RQST0
#define PMIC_AUXADC_RQST_CH15_MASK                          0x1
#define PMIC_AUXADC_RQST_CH15_SHIFT                         15
#define PMIC_AUXADC_RQST_CH0_BY_MD_ADDR                     \
	MT6359_AUXADC_RQST1
#define PMIC_AUXADC_RQST_CH0_BY_MD_MASK                     0x1
#define PMIC_AUXADC_RQST_CH0_BY_MD_SHIFT                    0
#define PMIC_AUXADC_RQST_CH1_BY_MD_ADDR                     \
	MT6359_AUXADC_RQST1
#define PMIC_AUXADC_RQST_CH1_BY_MD_MASK                     0x1
#define PMIC_AUXADC_RQST_CH1_BY_MD_SHIFT                    1
#define PMIC_AUXADC_RQST_CH4_BY_MD_ADDR                     \
	MT6359_AUXADC_RQST1
#define PMIC_AUXADC_RQST_CH4_BY_MD_MASK                     0x1
#define PMIC_AUXADC_RQST_CH4_BY_MD_SHIFT                    2
#define PMIC_AUXADC_RQST_CH7_BY_MD_ADDR                     \
	MT6359_AUXADC_RQST1
#define PMIC_AUXADC_RQST_CH7_BY_MD_MASK                     0x1
#define PMIC_AUXADC_RQST_CH7_BY_MD_SHIFT                    3
#define PMIC_AUXADC_RQST_CH7_BY_GPS_ADDR                    \
	MT6359_AUXADC_RQST1
#define PMIC_AUXADC_RQST_CH7_BY_GPS_MASK                    0x1
#define PMIC_AUXADC_RQST_CH7_BY_GPS_SHIFT                   4
#define PMIC_AUXADC_RQST_DCXO_BY_MD_ADDR                    \
	MT6359_AUXADC_RQST1
#define PMIC_AUXADC_RQST_DCXO_BY_MD_MASK                    0x1
#define PMIC_AUXADC_RQST_DCXO_BY_MD_SHIFT                   5
#define PMIC_AUXADC_RQST_DCXO_BY_GPS_ADDR                   \
	MT6359_AUXADC_RQST1
#define PMIC_AUXADC_RQST_DCXO_BY_GPS_MASK                   0x1
#define PMIC_AUXADC_RQST_DCXO_BY_GPS_SHIFT                  6
#define PMIC_AUXADC_RQST_BATID_ADDR                         \
	MT6359_AUXADC_RQST1
#define PMIC_AUXADC_RQST_BATID_MASK                         0x1
#define PMIC_AUXADC_RQST_BATID_SHIFT                        7
#define PMIC_AUXADC_RQST_CH4_BY_THR1_ADDR                   \
	MT6359_AUXADC_RQST1
#define PMIC_AUXADC_RQST_CH4_BY_THR1_MASK                   0x1
#define PMIC_AUXADC_RQST_CH4_BY_THR1_SHIFT                  8
#define PMIC_AUXADC_RQST_CH4_BY_THR2_ADDR                   \
	MT6359_AUXADC_RQST1
#define PMIC_AUXADC_RQST_CH4_BY_THR2_MASK                   0x1
#define PMIC_AUXADC_RQST_CH4_BY_THR2_SHIFT                  9
#define PMIC_AUXADC_RQST_CH4_BY_THR3_ADDR                   \
	MT6359_AUXADC_RQST1
#define PMIC_AUXADC_RQST_CH4_BY_THR3_MASK                   0x1
#define PMIC_AUXADC_RQST_CH4_BY_THR3_SHIFT                  10
#define PMIC_AUXADC_RQST_RSV1_ADDR                          \
	MT6359_AUXADC_RQST1
#define PMIC_AUXADC_RQST_RSV1_MASK                          0x1
#define PMIC_AUXADC_RQST_RSV1_SHIFT                         11
#define PMIC_AUXADC_DIG_3_ANA_ID_ADDR                       \
	MT6359_AUXADC_DIG_3_DSN_ID
#define PMIC_AUXADC_DIG_3_ANA_ID_MASK                       0xFF
#define PMIC_AUXADC_DIG_3_ANA_ID_SHIFT                      0
#define PMIC_AUXADC_DIG_3_DIG_ID_ADDR                       \
	MT6359_AUXADC_DIG_3_DSN_ID
#define PMIC_AUXADC_DIG_3_DIG_ID_MASK                       0xFF
#define PMIC_AUXADC_DIG_3_DIG_ID_SHIFT                      8
#define PMIC_AUXADC_DIG_3_ANA_MINOR_REV_ADDR                \
	MT6359_AUXADC_DIG_3_DSN_REV0
#define PMIC_AUXADC_DIG_3_ANA_MINOR_REV_MASK                0xF
#define PMIC_AUXADC_DIG_3_ANA_MINOR_REV_SHIFT               0
#define PMIC_AUXADC_DIG_3_ANA_MAJOR_REV_ADDR                \
	MT6359_AUXADC_DIG_3_DSN_REV0
#define PMIC_AUXADC_DIG_3_ANA_MAJOR_REV_MASK                0xF
#define PMIC_AUXADC_DIG_3_ANA_MAJOR_REV_SHIFT               4
#define PMIC_AUXADC_DIG_3_DIG_MINOR_REV_ADDR                \
	MT6359_AUXADC_DIG_3_DSN_REV0
#define PMIC_AUXADC_DIG_3_DIG_MINOR_REV_MASK                0xF
#define PMIC_AUXADC_DIG_3_DIG_MINOR_REV_SHIFT               8
#define PMIC_AUXADC_DIG_3_DIG_MAJOR_REV_ADDR                \
	MT6359_AUXADC_DIG_3_DSN_REV0
#define PMIC_AUXADC_DIG_3_DIG_MAJOR_REV_MASK                0xF
#define PMIC_AUXADC_DIG_3_DIG_MAJOR_REV_SHIFT               12
#define PMIC_AUXADC_DIG_3_DSN_CBS_ADDR                      \
	MT6359_AUXADC_DIG_3_DSN_DBI
#define PMIC_AUXADC_DIG_3_DSN_CBS_MASK                      0x3
#define PMIC_AUXADC_DIG_3_DSN_CBS_SHIFT                     0
#define PMIC_AUXADC_DIG_3_DSN_BIX_ADDR                      \
	MT6359_AUXADC_DIG_3_DSN_DBI
#define PMIC_AUXADC_DIG_3_DSN_BIX_MASK                      0x3
#define PMIC_AUXADC_DIG_3_DSN_BIX_SHIFT                     2
#define PMIC_AUXADC_DIG_3_DSN_ESP_ADDR                      \
	MT6359_AUXADC_DIG_3_DSN_DBI
#define PMIC_AUXADC_DIG_3_DSN_ESP_MASK                      0xFF
#define PMIC_AUXADC_DIG_3_DSN_ESP_SHIFT                     8
#define PMIC_AUXADC_DIG_3_DSN_FPI_ADDR                      \
	MT6359_AUXADC_DIG_3_DSN_DXI
#define PMIC_AUXADC_DIG_3_DSN_FPI_MASK                      0xFF
#define PMIC_AUXADC_DIG_3_DSN_FPI_SHIFT                     0
#define PMIC_AUXADC_CK_ON_EXTD_ADDR                         \
	MT6359_AUXADC_CON0
#define PMIC_AUXADC_CK_ON_EXTD_MASK                         0x3F
#define PMIC_AUXADC_CK_ON_EXTD_SHIFT                        0
#define PMIC_AUXADC_SRCLKEN_SRC_SEL_ADDR                    \
	MT6359_AUXADC_CON0
#define PMIC_AUXADC_SRCLKEN_SRC_SEL_MASK                    0x3
#define PMIC_AUXADC_SRCLKEN_SRC_SEL_SHIFT                   6
#define PMIC_AUXADC_ADC_PWDB_ADDR                           \
	MT6359_AUXADC_CON0
#define PMIC_AUXADC_ADC_PWDB_MASK                           0x1
#define PMIC_AUXADC_ADC_PWDB_SHIFT                          8
#define PMIC_AUXADC_ADC_PWDB_SWCTRL_ADDR                    \
	MT6359_AUXADC_CON0
#define PMIC_AUXADC_ADC_PWDB_SWCTRL_MASK                    0x1
#define PMIC_AUXADC_ADC_PWDB_SWCTRL_SHIFT                   9
#define PMIC_AUXADC_STRUP_CK_ON_ENB_ADDR                    \
	MT6359_AUXADC_CON0
#define PMIC_AUXADC_STRUP_CK_ON_ENB_MASK                    0x1
#define PMIC_AUXADC_STRUP_CK_ON_ENB_SHIFT                   10
#define PMIC_AUXADC_SRCLKEN_CK_EN_ADDR                      \
	MT6359_AUXADC_CON0
#define PMIC_AUXADC_SRCLKEN_CK_EN_MASK                      0x1
#define PMIC_AUXADC_SRCLKEN_CK_EN_SHIFT                     12
#define PMIC_AUXADC_CK_AON_GPS_ADDR                         \
	MT6359_AUXADC_CON0
#define PMIC_AUXADC_CK_AON_GPS_MASK                         0x1
#define PMIC_AUXADC_CK_AON_GPS_SHIFT                        13
#define PMIC_AUXADC_CK_AON_MD_ADDR                          \
	MT6359_AUXADC_CON0
#define PMIC_AUXADC_CK_AON_MD_MASK                          0x1
#define PMIC_AUXADC_CK_AON_MD_SHIFT                         14
#define PMIC_AUXADC_CK_AON_ADDR                             \
	MT6359_AUXADC_CON0
#define PMIC_AUXADC_CK_AON_MASK                             0x1
#define PMIC_AUXADC_CK_AON_SHIFT                            15
#define PMIC_AUXADC_CON0_SET_ADDR                           \
	MT6359_AUXADC_CON0_SET
#define PMIC_AUXADC_CON0_SET_MASK                           0xFFFF
#define PMIC_AUXADC_CON0_SET_SHIFT                          0
#define PMIC_AUXADC_CON0_CLR_ADDR                           \
	MT6359_AUXADC_CON0_CLR
#define PMIC_AUXADC_CON0_CLR_MASK                           0xFFFF
#define PMIC_AUXADC_CON0_CLR_SHIFT                          0
#define PMIC_AUXADC_AVG_NUM_SMALL_ADDR                      \
	MT6359_AUXADC_CON1
#define PMIC_AUXADC_AVG_NUM_SMALL_MASK                      0x7
#define PMIC_AUXADC_AVG_NUM_SMALL_SHIFT                     0
#define PMIC_AUXADC_AVG_NUM_LARGE_ADDR                      \
	MT6359_AUXADC_CON1
#define PMIC_AUXADC_AVG_NUM_LARGE_MASK                      0x7
#define PMIC_AUXADC_AVG_NUM_LARGE_SHIFT                     3
#define PMIC_AUXADC_SPL_NUM_ADDR                            \
	MT6359_AUXADC_CON1
#define PMIC_AUXADC_SPL_NUM_MASK                            0x3FF
#define PMIC_AUXADC_SPL_NUM_SHIFT                           6
#define PMIC_AUXADC_AVG_NUM_SEL_ADDR                        \
	MT6359_AUXADC_CON2
#define PMIC_AUXADC_AVG_NUM_SEL_MASK                        0xFFF
#define PMIC_AUXADC_AVG_NUM_SEL_SHIFT                       0
#define PMIC_AUXADC_AVG_NUM_SEL_SHARE_ADDR                  \
	MT6359_AUXADC_CON2
#define PMIC_AUXADC_AVG_NUM_SEL_SHARE_MASK                  0x1
#define PMIC_AUXADC_AVG_NUM_SEL_SHARE_SHIFT                 12
#define PMIC_AUXADC_AVG_NUM_SEL_LBAT_ADDR                   \
	MT6359_AUXADC_CON2
#define PMIC_AUXADC_AVG_NUM_SEL_LBAT_MASK                   0x1
#define PMIC_AUXADC_AVG_NUM_SEL_LBAT_SHIFT                  13
#define PMIC_AUXADC_AVG_NUM_SEL_BAT_TEMP_ADDR               \
	MT6359_AUXADC_CON2
#define PMIC_AUXADC_AVG_NUM_SEL_BAT_TEMP_MASK               0x1
#define PMIC_AUXADC_AVG_NUM_SEL_BAT_TEMP_SHIFT              14
#define PMIC_AUXADC_AVG_NUM_SEL_WAKEUP_ADDR                 \
	MT6359_AUXADC_CON2
#define PMIC_AUXADC_AVG_NUM_SEL_WAKEUP_MASK                 0x1
#define PMIC_AUXADC_AVG_NUM_SEL_WAKEUP_SHIFT                15
#define PMIC_AUXADC_SPL_NUM_LARGE_ADDR                      \
	MT6359_AUXADC_CON3
#define PMIC_AUXADC_SPL_NUM_LARGE_MASK                      0x3FF
#define PMIC_AUXADC_SPL_NUM_LARGE_SHIFT                     0
#define PMIC_AUXADC_SPL_NUM_SLEEP_ADDR                      \
	MT6359_AUXADC_CON4
#define PMIC_AUXADC_SPL_NUM_SLEEP_MASK                      0x3FF
#define PMIC_AUXADC_SPL_NUM_SLEEP_SHIFT                     0
#define PMIC_AUXADC_SPL_NUM_SLEEP_SEL_ADDR                  \
	MT6359_AUXADC_CON4
#define PMIC_AUXADC_SPL_NUM_SLEEP_SEL_MASK                  0x1
#define PMIC_AUXADC_SPL_NUM_SLEEP_SEL_SHIFT                 15
#define PMIC_AUXADC_SPL_NUM_SEL_ADDR                        \
	MT6359_AUXADC_CON5
#define PMIC_AUXADC_SPL_NUM_SEL_MASK                        0xFFF
#define PMIC_AUXADC_SPL_NUM_SEL_SHIFT                       0
#define PMIC_AUXADC_SPL_NUM_SEL_SHARE_ADDR                  \
	MT6359_AUXADC_CON5
#define PMIC_AUXADC_SPL_NUM_SEL_SHARE_MASK                  0x1
#define PMIC_AUXADC_SPL_NUM_SEL_SHARE_SHIFT                 12
#define PMIC_AUXADC_SPL_NUM_SEL_LBAT_ADDR                   \
	MT6359_AUXADC_CON5
#define PMIC_AUXADC_SPL_NUM_SEL_LBAT_MASK                   0x1
#define PMIC_AUXADC_SPL_NUM_SEL_LBAT_SHIFT                  13
#define PMIC_AUXADC_SPL_NUM_SEL_BAT_TEMP_ADDR               \
	MT6359_AUXADC_CON5
#define PMIC_AUXADC_SPL_NUM_SEL_BAT_TEMP_MASK               0x1
#define PMIC_AUXADC_SPL_NUM_SEL_BAT_TEMP_SHIFT              14
#define PMIC_AUXADC_SPL_NUM_SEL_WAKEUP_ADDR                 \
	MT6359_AUXADC_CON5
#define PMIC_AUXADC_SPL_NUM_SEL_WAKEUP_MASK                 0x1
#define PMIC_AUXADC_SPL_NUM_SEL_WAKEUP_SHIFT                15
#define PMIC_AUXADC_SPL_NUM_CH0_ADDR                        \
	MT6359_AUXADC_CON6
#define PMIC_AUXADC_SPL_NUM_CH0_MASK                        0x3FF
#define PMIC_AUXADC_SPL_NUM_CH0_SHIFT                       0
#define PMIC_AUXADC_SPL_NUM_CH3_ADDR                        \
	MT6359_AUXADC_CON7
#define PMIC_AUXADC_SPL_NUM_CH3_MASK                        0x3FF
#define PMIC_AUXADC_SPL_NUM_CH3_SHIFT                       0
#define PMIC_AUXADC_SPL_NUM_CH7_ADDR                        \
	MT6359_AUXADC_CON8
#define PMIC_AUXADC_SPL_NUM_CH7_MASK                        0x3FF
#define PMIC_AUXADC_SPL_NUM_CH7_SHIFT                       0
#define PMIC_AUXADC_AVG_NUM_LBAT_ADDR                       \
	MT6359_AUXADC_CON9
#define PMIC_AUXADC_AVG_NUM_LBAT_MASK                       0x7
#define PMIC_AUXADC_AVG_NUM_LBAT_SHIFT                      0
#define PMIC_AUXADC_AVG_NUM_CH7_ADDR                        \
	MT6359_AUXADC_CON9
#define PMIC_AUXADC_AVG_NUM_CH7_MASK                        0x7
#define PMIC_AUXADC_AVG_NUM_CH7_SHIFT                       4
#define PMIC_AUXADC_AVG_NUM_CH3_ADDR                        \
	MT6359_AUXADC_CON9
#define PMIC_AUXADC_AVG_NUM_CH3_MASK                        0x7
#define PMIC_AUXADC_AVG_NUM_CH3_SHIFT                       8
#define PMIC_AUXADC_AVG_NUM_CH0_ADDR                        \
	MT6359_AUXADC_CON9
#define PMIC_AUXADC_AVG_NUM_CH0_MASK                        0x7
#define PMIC_AUXADC_AVG_NUM_CH0_SHIFT                       12
#define PMIC_AUXADC_AVG_NUM_HPC_ADDR                        \
	MT6359_AUXADC_CON10
#define PMIC_AUXADC_AVG_NUM_HPC_MASK                        0x7
#define PMIC_AUXADC_AVG_NUM_HPC_SHIFT                       0
#define PMIC_AUXADC_AVG_NUM_DCXO_ADDR                       \
	MT6359_AUXADC_CON10
#define PMIC_AUXADC_AVG_NUM_DCXO_MASK                       0x7
#define PMIC_AUXADC_AVG_NUM_DCXO_SHIFT                      4
#define PMIC_AUXADC_AVG_NUM_CH7_WAKEUP_ADDR                 \
	MT6359_AUXADC_CON10
#define PMIC_AUXADC_AVG_NUM_CH7_WAKEUP_MASK                 0x7
#define PMIC_AUXADC_AVG_NUM_CH7_WAKEUP_SHIFT                8
#define PMIC_AUXADC_AVG_NUM_BTMP_ADDR                       \
	MT6359_AUXADC_CON10
#define PMIC_AUXADC_AVG_NUM_BTMP_MASK                       0x7
#define PMIC_AUXADC_AVG_NUM_BTMP_SHIFT                      12
#define PMIC_AUXADC_TRIM_CH0_SEL_ADDR                       \
	MT6359_AUXADC_CON11
#define PMIC_AUXADC_TRIM_CH0_SEL_MASK                       0x3
#define PMIC_AUXADC_TRIM_CH0_SEL_SHIFT                      0
#define PMIC_AUXADC_TRIM_CH1_SEL_ADDR                       \
	MT6359_AUXADC_CON11
#define PMIC_AUXADC_TRIM_CH1_SEL_MASK                       0x3
#define PMIC_AUXADC_TRIM_CH1_SEL_SHIFT                      2
#define PMIC_AUXADC_TRIM_CH2_SEL_ADDR                       \
	MT6359_AUXADC_CON11
#define PMIC_AUXADC_TRIM_CH2_SEL_MASK                       0x3
#define PMIC_AUXADC_TRIM_CH2_SEL_SHIFT                      4
#define PMIC_AUXADC_TRIM_CH3_SEL_ADDR                       \
	MT6359_AUXADC_CON11
#define PMIC_AUXADC_TRIM_CH3_SEL_MASK                       0x3
#define PMIC_AUXADC_TRIM_CH3_SEL_SHIFT                      6
#define PMIC_AUXADC_TRIM_CH4_SEL_ADDR                       \
	MT6359_AUXADC_CON11
#define PMIC_AUXADC_TRIM_CH4_SEL_MASK                       0x3
#define PMIC_AUXADC_TRIM_CH4_SEL_SHIFT                      8
#define PMIC_AUXADC_TRIM_CH5_SEL_ADDR                       \
	MT6359_AUXADC_CON11
#define PMIC_AUXADC_TRIM_CH5_SEL_MASK                       0x3
#define PMIC_AUXADC_TRIM_CH5_SEL_SHIFT                      10
#define PMIC_AUXADC_TRIM_CH6_SEL_ADDR                       \
	MT6359_AUXADC_CON11
#define PMIC_AUXADC_TRIM_CH6_SEL_MASK                       0x3
#define PMIC_AUXADC_TRIM_CH6_SEL_SHIFT                      12
#define PMIC_AUXADC_TRIM_CH7_SEL_ADDR                       \
	MT6359_AUXADC_CON11
#define PMIC_AUXADC_TRIM_CH7_SEL_MASK                       0x3
#define PMIC_AUXADC_TRIM_CH7_SEL_SHIFT                      14
#define PMIC_AUXADC_TRIM_CH8_SEL_ADDR                       \
	MT6359_AUXADC_CON12
#define PMIC_AUXADC_TRIM_CH8_SEL_MASK                       0x3
#define PMIC_AUXADC_TRIM_CH8_SEL_SHIFT                      0
#define PMIC_AUXADC_TRIM_CH9_SEL_ADDR                       \
	MT6359_AUXADC_CON12
#define PMIC_AUXADC_TRIM_CH9_SEL_MASK                       0x3
#define PMIC_AUXADC_TRIM_CH9_SEL_SHIFT                      2
#define PMIC_AUXADC_TRIM_CH10_SEL_ADDR                      \
	MT6359_AUXADC_CON12
#define PMIC_AUXADC_TRIM_CH10_SEL_MASK                      0x3
#define PMIC_AUXADC_TRIM_CH10_SEL_SHIFT                     4
#define PMIC_AUXADC_TRIM_CH11_SEL_ADDR                      \
	MT6359_AUXADC_CON12
#define PMIC_AUXADC_TRIM_CH11_SEL_MASK                      0x3
#define PMIC_AUXADC_TRIM_CH11_SEL_SHIFT                     6
#define PMIC_AUXADC_ADC_2S_COMP_ENB_ADDR                    \
	MT6359_AUXADC_CON12
#define PMIC_AUXADC_ADC_2S_COMP_ENB_MASK                    0x1
#define PMIC_AUXADC_ADC_2S_COMP_ENB_SHIFT                   14
#define PMIC_AUXADC_ADC_TRIM_COMP_ADDR                      \
	MT6359_AUXADC_CON12
#define PMIC_AUXADC_ADC_TRIM_COMP_MASK                      0x1
#define PMIC_AUXADC_ADC_TRIM_COMP_SHIFT                     15
#define PMIC_AUXADC_RNG_EN_ADDR                             \
	MT6359_AUXADC_CON13
#define PMIC_AUXADC_RNG_EN_MASK                             0x1
#define PMIC_AUXADC_RNG_EN_SHIFT                            0
#define PMIC_AUXADC_TEST_MODE_ADDR                          \
	MT6359_AUXADC_CON13
#define PMIC_AUXADC_TEST_MODE_MASK                          0x1
#define PMIC_AUXADC_TEST_MODE_SHIFT                         3
#define PMIC_AUXADC_BIT_SEL_ADDR                            \
	MT6359_AUXADC_CON13
#define PMIC_AUXADC_BIT_SEL_MASK                            0x1
#define PMIC_AUXADC_BIT_SEL_SHIFT                           4
#define PMIC_AUXADC_START_SW_ADDR                           \
	MT6359_AUXADC_CON13
#define PMIC_AUXADC_START_SW_MASK                           0x1
#define PMIC_AUXADC_START_SW_SHIFT                          5
#define PMIC_AUXADC_START_SWCTRL_ADDR                       \
	MT6359_AUXADC_CON13
#define PMIC_AUXADC_START_SWCTRL_MASK                       0x1
#define PMIC_AUXADC_START_SWCTRL_SHIFT                      6
#define PMIC_AUXADC_TS_VBE_SEL_ADDR                         \
	MT6359_AUXADC_CON13
#define PMIC_AUXADC_TS_VBE_SEL_MASK                         0x7
#define PMIC_AUXADC_TS_VBE_SEL_SHIFT                        7
#define PMIC_AUXADC_TS_VBE_SEL_SWCTRL_ADDR                  \
	MT6359_AUXADC_CON13
#define PMIC_AUXADC_TS_VBE_SEL_SWCTRL_MASK                  0x1
#define PMIC_AUXADC_TS_VBE_SEL_SWCTRL_SHIFT                 10
#define PMIC_AUXADC_VBUF_EN_ADDR                            \
	MT6359_AUXADC_CON13
#define PMIC_AUXADC_VBUF_EN_MASK                            0x1
#define PMIC_AUXADC_VBUF_EN_SHIFT                           11
#define PMIC_AUXADC_VBUF_EN_SDC_RDY_CH0_BY_MD_MASK          KAUXADC_M                   7
#define PMIC_AUXADC_GHLWDC_AVG_NUM_CH3_MASK                        0x7
#define PK#defineW
	MT6359_AUXADC_CON13
#define PMIC_AUXADC_RNG_EN_MASK   LADC_DIG_3_ANA_MINOR_REV_ADDR _ADC_BUSY_IN_GPS_SHIFT                  ES       \
	MT6359_AUXADC_BAT_MASK                       0x7
#define PMIC_AUXADC_AVG_NUM_LBAT_SHIFT                      0
#T6359_AUXADC_CON13
#define PMIC_AUXLW    0x1
#define PMIC_AUXADC_TEST_MODE_SHIFT             L_IN_GPS_SHIFT                  ES       \
	MT6359_AUXADC_B                 0x7
#define PMIC_AUXADC_RLWe PMIC_AUXADC_BIT_SEL_MASK                            0xLe PMIC_AUXADC_BIT_SEL_MASK        C_DIG_3_ANA_MINOR_REV_ADAUXADC_BIT_SEL_MASK        C_DIG_3_ANA_MINSY_IN_GPS_SHIFT    GGAVG_NUM_HPC_SHIFT                       0
#define PMIC_AUXADC_AW              8
#define PMIC_AUXADC_RQST_CH4_BY_THR2_ADDWFT                          5
#define PMIC_AUXADC_START_Lne PMIC_AUXADC_START_Lne PMIC_AUXADC_START_Lne PMIC_AUAUXADC_START_Lne PMIC_AUXADC_START_Lne PMIC_AUAUXADC_START_Lne PMIC_AUXADC_START_Lne PMIC_AUAUDF
#define PMICPMIC_AUXADC_START_Lne PMIC_AUAUDF
#define PMICPMIC_AUXADC_START_Lne PMIC_AUAUDF
#define PMICPMLne PMIC#define PMIC_AUXADC_DIG_3_DSN_ESYLRIM_COMP_MASK                 GHLWC_RNG_EN_SHIFT                            0
#define PMICDWFT                      L          0
#define PMICDWFT                      L       PMICDWFT   \
	MT6                     L       PMICDWFT   \
	MT6                     L       PMICDWFT   \
	MT6  APMIC_AUXADC_AVG_define PMIC_AUXADC_AVG_NUM_LBAT_MASK                       0x7
#define PMIC_AUXADC_AVG_NUM_LBAT_SH#define PMIC_AUXADC_AVHLWUXADC_BIT_SEL_SHIFT                           4
#define XL          4
#define XL          4
#define XL            \
	MT6359_AUXADC_RQST0
#define PMIC_AUXADC_RQST_CH9_MASK                           LUXADC_AVHLWUXADC_BIT_SEL_SHIFT                  HLWUXADC_BIT_SEL_SHIFT            _SHIFT                      4
#define PMIC_AUXADCHLWANA_MINOR_REV_ADDR _ADC_BUSY_IN_GPS_SHIFT               L_RQST_CH9_MASK                           LUXADC_A    4
#define PMIC_AUXADC_TRIM_CH3_SEL_ADDR         _FOMIC_AUXADC_AVG_NUM_CH3_SHIFT                       8
#define PMIC_AUXADC_AVG_NUM_CH0_ADDR         X_MASK                      0x3
#define PMIC_AUXADL_SEL_SHARE_MASTRIM_CH3_SEL_ADDR         _FOMIC_AUXAE_ADDR         _FOMIC_AUXAH8ADC_BIT_SEL_MASK                            0xLe PMIC_AUL         0xLe PMIC_AUL         0xLe PMIC_AUL         0S7LWdefine PMIC_AUXADC_AVG_NUM_SEL_SHIFT                    8NUM_HPC_SHIFT                       0
#define PMIC_AUXADLT_SEL_MASK                            0xLe PMIC_AUL YL     0
#define PMIC_AUXADLT_YLdefine PMIC_AUXADLT_YLdefine PMIC_AUXADLT_YLdefine PMIMIC_AUXADLT_YLdefine PMIC_AUXADLT_YLdefine PMIMIC_AUXADLT_YLdefine PMIC_AUXADLT_YLdefine PMIMIEPMIC_AUXADC_ADC_OUT_CH4_BXADLT_YLdefine PMIMIEPMIC_AUXADC_ADC_OUT_CH4_BXADLT_YLdefine PMIMIEPMIC_AUXADC_ADC_OUT_CH4_BXACXADLT_YLdefine PMIMIEPMIC_AUXADC_ADe PMIMIC_    0x1
#define PMIC_AUXADC_ADC_RDY_BAT_PLUGIN_PCHR_SHIFT           15
#define PMIC_AUXADC_EPMIC_AUXADC_ADC_OUT_CH4_BXADLT_YLdefine PMIMIEPMIC_UXADC_EPDC_ADC_OUT_CH4_BXACXADLT_YLdefine PMIMIEPMXADC_ADeADLT_YLdefin                  0x7
#define Y_BAT_PLUGIN_PCHR_SHIFADLT_YLdefin PMIC_AUXADC_AVG_NUM_LBAT_SHMIC_AUXADC_ADC_BUSY_IN_GPT         WDC_A    4
#define PMIC_AUXADC_TRIM_CH3_SEL_ADDR         _FOMIC_AUXADC_AVG_N       WDC_A                       8
#define PMIC_AUXADC_AVG_NUM       WDC_A PMIC_AUXADC_AVG_NUM_Lne PMIC_AUXADC_TRIM_CHVXO22fine PMIC_AUXLW    0x1
#define PMICADC_TRIM_CH3_SEL_ADDR         _FOMIC_AUXADCVXO22fineASK                  0x1
#define PMIC_AUXADC_TS_VBE_SELVXO22fine                       12
#define PMIC_AUXADC_RQST_CHDIG0PMIC                         \
	MT6359_AUXADC_RQST0
#ADDR         _FOMIC_AUXADCDIG0PMIC                      0x1
#define PMIC_AUXADC_START_SWCTDIG0PMIC                         13
#define PMIC_AUXADC_RQST_CHCH          8
#define PMIC_AUXADC_RQST6359_AUXADC_RQST0
#ADDR         _FOMIC_AUXADCCH    MIC_AUAUDF
#define PMICPMIC_AUXAD                0xFF
#defCH    MICPMLne PMIC#define PMIC_AUXADC_UXADC_BIT_SEL_MASK      ne PMIMIEPMIC_AUXADC_ADC_OUT_CADC_RQST6359_AUXADC_RQST0
#ADDR         _FOMIC_AUXADC  0x1
#define PMIC_AUXADC_ADC_MIC_AUXAD   ADC_BIT_SEL_MASK      ne PMIMIEPT                    2
#define PMIC_AUXADC_RQST_CH7_BSOURCE                     \
	MT6359_AUXADC_CON0
#define PMI1ne PMIC_AUXADC_AVG_NUM_OURCE                        0x1
#define PMIC_AUXADC_CK_AON_MD_SOURCE          T                    2
#MIC_AUXADC_AVG_NUM_CH3_OURCE                            \
	MT6ADC_CON0
#define PMI1ne PMIC_AUXADC_AVG_NUM_OURCE                            0x3
#de PMIC_AUXADC_CK_AON_MD_SOURCE     T                      10
#de PMIC_AUXADC_VBUF_EN_SHIFT  DR                    \
	MT6359_AUXADC_CON0
#define PM1ne PMIC_AUXADC_AVG_NUM_IFT  DR   UM_CH3_MASK                     C_AUXADC_AVG_NUM_CH3_SHIFT  DR   T                    2
#defin        0
#define PMIC_   DR                    \
	MT6359_AUAUXADC_CON0
#define PM1ne PMIC_AUXADC_AVG_NUM_   DR                        0x3FF
#definee PMIC_AUXADC_AVG_NUM_   DR                        4
#define Pine PMICDWFT              DR   fine PMIMIEPMIC_UXADC_EPDC_ADC_OUT_CH4_BXACXADLT_YLdne PMIC_AUXADC_AVG_NUM_   DR   fin                  0x7
#define Y_BAT_PLUGIN_PCHR_SHIF_   DR   finIFT                8
#define          _FOMIC_AUXADCDIG0PMICIG_3_ANA_MINOR_REV_ADDR                \
	MT6359__YLdMIC_AUXADC_ADC_BUSY_INDIG0PMICIGine PMIC_AUXADC_ADC_MIC_AUXAD   MIC_AUXADC_ADC_BUSY_INDIG0PMICIGIFT                    0
#define PMIC_AUXADC_RQST_CH1HIFT   _YLE_LBAT_ADDR                          \
	MT6359__YLdMIC_AUXADC_AVG_NUM_CH3_IFT   _YLE_LBAT           0x1
#define PMICIC_AUXADC_AVG_NUM_CH3_SHIFT   _YLE_LBATT                    2
#MIC_AUXADC_AVG_NUM_CH3_IFT   _YLE_fine PMIMIEPMIC_UXADC_EPDC_A       \
	MT6359__YLdMIC_AUXADC_AVG_NUM_CH3_IFT   _YLE_fin                  0x7
#dene PMIC_AUXADC_VBUF_EN_SHIFT   _YLE_finT                       0
PMIC_AUXADC_TS_VBE_SEL_SWCTRL_YLE_               \
	MT6359_AUXADC_CON0
#define PMI1MIC_AUXADC_AVG_NUM_CH3_IFT   _YLE_                  0x1
#define PMIC_AUXADC_CK_AON_MD_SIFT   _YLE_                    3
#defineC_AUXADC_ADC_BUSY_IN_THR1_CXO_       R                        ADC_CON0
#define PMI1PMIC_AUXADC_ADC_BUSY_IN_THCXO_       R                0x1
#define PMIC_AUXADC_SPL_NUM_S_THCXO_       R                   3
#de PMIC_AUXADC_ADC_BUSY_IN_DCXO_      R                         ADC_CON0
#define PMI1PMIC_AUXADC_ADC_BUSY_IN_THCXO_      R                          8
#define PMIC_AUXADC_AVG_HCXO_      R   FT                     #define PMIC_AUXADC_AVG_HCXO_           R                    ADC_CON0
#define PMI1PMIC_AUXADC_ADC_BUSY_IN_THCXO_           R                     8
#define PMIC_AUXADC_AVG_HCXO_           R   FT                PMIC_AUXADC_BIT_SEL_MASK CXO_      R                         ADC_CON0
#define PMI1PMIC_AUXADC_ADC_BUSY_IN_THCXO_      R                          8
#define PMIC_AUXADC_AVG_HCXO_      R   FT                    C_AUXADC_START_Lne PMIC_TA_REUSDY_CH0_BY_MD_MASK          KAUX9_AUXADC_CON4
#defineDIG_3_DSN_ESYLRIM_COMP_MTA_REUSDY_CH0                  0x7
#deneC_AUXADC_START_Lne PMIC_TA_REUSDY_CH0               3
#define PMIC_AUXADC_RQST_CH7_BIFT C_TA_REUSDY_CH0_BY_MD_MASK          9_AUXADC_CON4
#defineDIG_3_DSN_ESYLRIM_COMPIFT C_TA_REUSDY_CH0             0x1
#definefine PMIC_AUXADC_CON0_FT C_TA_REUSDY_CH0               3
#defPMIC_AUXADC_CON0_SET_ADH1 C_TA_REUSDY_CH0_BY_MD_MASK          9_AUXADC_CON4
#defineDIG_3_DSN_ESYLRIM_COMPIF1 C_TA_REUSDY_CH0             0x1
#definefine PMIC_AUXADC_CON0_F1 C_TA_REUSDY_CH0               3
#def       0
#define PMICDW    C_TA_REUSDY_CH0_BY_MD_MASK         9_AUXADC_CON4
#defineDIG_3_DSN_ESYLRIM_COMP_    C_TA_REUSDY_CH0ine PMIC_AUXADC_ADC_RDC_AUXADC_START_Lne PMIC    C_TA_REUSDY_CH0ne PMIC_AUXADC_EPMIC_AUXADC_ADC_OUT_CH4_BXC_TA_REUSDY_SHIFT                  HLWUXADC_BIT_SEL_SHIFT   eDIG_3_DSN_ESYLRIM_COMP_MTA_REUSDY   4
#define PMIC_AUXADCHLWANA_MINOR_REV_ADDR _ADC_BU_MTA_REUSDY   SHIFT                   6
#define PMIC_AUXADC_AD_FT C_TA_REUSDYC_A    4
#define PMIC_AUXADC_TRIM_CH3_SEL_ADDeDIG_3_DSN_ESYLRIM_COMPIFT C_TA_REUSDYC_A                       8
#define PMIC_AUXADC_AIFT C_TA_REUSDYC_ASHIFT                 PMIC_AUXADC_ADC_BUSY_I_F1 C_TA_REUSDYC_A    4
#define PMIC_AUXADC_TRIM_CH3_SEL_ADDeDIG_3_DSN_ESYLRIM_COMPIF1 C_TA_REUSDYC_A                       8
#define PMIC_AUXADC_AIF1 C_TA_REUSDYC_AFT                      0
#T6359_AUXADC_CON13C    C_TA_REUSDYC_A    4
#define PMIC_AU9_AUXADC_CON4
#defineDIG_3_DSN_ESYLRIM_COMP_    C_TA_REUSDYC_A                     A_MINOR_REV_ADDR _ADC_BU_    C_TA_REUSDYC_A               0
#defiPMIC_AUXADC_CK_AON_MD_SIFTE_CS_                     \
	MT6359_AUXADC_CON0_SET
#def2PMIC_AUXADC_CK_AON_MD_SIFTE_CS_  UM_CH3_MASK                    C_AUXADC_AVG_NUM_CH3_SHIFTE_CS_                            0
#d PMIC_AUXADC_BIT_SEL_MAUTORP   R                   \
	MT6359_AAUXADC_CON0_SET
#AUTORP  PMIC_AUXADC_ADC_BUSY_IUTORP   R                   0x7
#define PMIC_AUXADC_AVG_NUM_CH3_SIUTORP   R                    12
#define PMIC_AUXADC_TRIM_CH0_SUTORP  IEPMIC_AUXADC_ADC_OUT_CADC_RQST6AUXADC_CON0_SET
#AUTORP  PMIC_AUXADC_ADC_BUSY_IUTORP  define PMIC_AUXADC_ADC_MIC_AUXAD 8
#define PMIC_AUXADC_AVUTORP  def                          0
#d PMIMIEPMIC_AUXADC_ADe PMIMIC_UTOSHIFT           \
	MT6359_AUXADC_CON0
#define  PMIMIPMIMIEPMIC_AUXADC_ADe PMIMIC_UTOSHIFT                0x1
#define PMIC_AUXADC_TEST_MODEPMIMIC_UTOSHIFTT                    2
#MIC_AUXADC_AVG_NUM_CH3EPMIMIC_UTOS_AUXAD                      ADC_CON0
#define  PMIMIPMIMIEPMIC_AUXADC_ADe PMIMIC_UTOS_AUXAD             0x3FF
#define PMIC_AUXADC_SPL_NUM_PMIMIC_UTOS_AUXAD               0
#define PMIC_AUXADC_SPL_NUM_PMIMICDIG1PMIC                         ADC_CON0
#define  PMIMIPMIMIEPMIC_AUXADC_ADe PMIMICDIG1PMIC                   0x3
#de IC_AUXADC_ADC_PWDB_SWCT PMIMICDIG1PMIC  T                    2
 PMIC_AUXADC_BIT_SEL_MAPMIMICDIG0PMIC                         ADC_CON0
#define  PMIMIPMIMIEPMIC_AUXADC_ADe PMIMICDIG0PMIC                      0x1 PMIC_AUXADC_ADC_PWDB_SHI PMIMICDIG0PMIC                11
#define PMIC_AUXADC_DIG_3_AN      _SWCTRL_ADDR                  \
	M	MT6359_AUXADC_CONBGMIC_AUXADC_AVG_NUM_CH3      _SWCTRL_A                  0x7
#dene PMIC_AUXADC_VBUF_EN_S      _SWCTRL_A               3
#define PMIC_AUXADC_RQST_CH7_B      _SWCTRL              \
	MT6359_AUXADC_CON0
#define NBGMIC_AUXADC_AVG_NUM_CH3      _SWCTRL                 0x1
#define PMIC_AUXADC_CK_AON_MD_      _SWCTRL                   3
#defineMIC_AUXADC_CK_AON_MD_IMP_      RRL_ADDR                  \
	M	MT6359_AUXADC_CONBGMIC_AUXADC_AVG_NUM_CH3IMP_      RRL_A                  0x7
#dene PMIC_AUXADC_VBUF_EN_SIMP_      RRL_A               5
#define PMIC_AUXADC_RQST_DCXO_IMP_      RRL              \
	MT6359_AUXADC_CON0
#define NBGMIC_AUXADC_AVG_NUM_CH3IMP_      RRL                 0x1
#define PMIC_AUXADC_CK_AON_MD_IMP_      RRL                  5
#definePMIC_AUXADC_TS_VBE_SEL_          _SWCTRL_ADDR                 ADC_CON0
#define NBGMIC_AUXADC_AVG_NUM_CH3_          _SWCTRL_Aine PMIC_AUXADC_ADC_RDY_BAT_PLUGIN_PCHR_SHIF_          _SWCTRL_A_3_DSN_CBS_SHIFT                     0
#de_          _SWCTRL              \
	MT635ADC_CON0
#define NBGMIC_AUXADC_AVG_NUM_CH3_          _SWCTRL                 0x1
#RDY_BAT_PLUGIN_PCHR_SHIF_          _SWCTRL                  5
#d         _FOMIC_AUXADCDBGCDIG0PMIC                         \
	ADC_CON0
#define NBGMIC_AUXADC_AVG_NUM_CH3DBGCDIG0PMIC                 0x1
#define PMIC_AUXADC_AVG_NUM_CH3DBGCDIG0PMIC                    0
#define PMIC_AUXADC_TEST_MODDBGCDIG1PMIC                         \
	ADC_CON0
#define NBGMIC_AUXADC_AVG_NUM_CH3DBGCDIG1PMIC                 0x1
#define PIC_AUXADC_ADC_PWDB_SWCTDBGCDIG1PMIC  T               L_RQST_CH9_MIC_AUXADC_AVG_NUM_CH3NAR                           \
	MT6359_AUXADC_CON13
#defNAR MIC_AUXADC_AVG_NUM_CH3NAR                           0x1
#define PMIC_AUXADC_START_SW_SNAR    MICPMLne PMIC#define PMIC_AUXADC_DIG_3_DSN_ESYLRIM_COMPNAR R                            \
	MT6_AUXADC_CON13
#defNAR MIC_AUXADC_AVG_NUM_CH3NAR                          0x3FF
#defne PMIC_AUXADC_START_SW_SNAR                         6
#define PneMIC_AUXADC_CK_AON_MD_NAR GPS_                        \
	MT6359_AUXADC_CON13
#dNAR MIC_AUXADC_AVG_NUM_CH3NAR GPS_      4
#define PMIC_AUXADCHLWANA_MINOR_REV_ADDR _ADC_BUNAR GPS_      EXTD_SHIFT                        0
#define PMICNAR  R   MP_ADDR               \
	MT6359_AUXADC_CON5
#defNAR MIC_AUXADC_AVG_NUM_CH3NAR  R   MP_                 0x7
#define PMIC_AUXADC_AVG_NUM_CH3NAR  R   MP_                    6
#definMIC_AUXADC_AVG_NUM_CH3NAR IRQ IEPMIC_AUXADC_ADC_OUT_CADC_RQST6AUXADC_CON0_SET
#NAR MIC_AUXADC_AVG_NUM_CH3NAR IRQ IEPine PMIC_AUXADC_ADC_MIC_AUXAD 8
#define PMIC_AUXADC_ANAR IRQ IEP                          0
#dMIC_AUXADC_AVG_NUM_CH3NAR  _DLTV IRQ DDR                  \
	M	MT6359_AUXADC_CONAR MIC_AUXADC_AVG_NUM_CH3NAR  _DLTV IRQ                   0x7
#dene PMIC_AUXADC_VBUF_EN_SNAR  _DLTV IRQ T                       0
         _FOMIC_AUXADCNAR ZCG_3_DSN_ESP_ADDR              \
	M	MT6359_AUXADC_CONAR  PMIC_AUXADC_VBUF_EN_SNAR ZCG_                     0x3FF
#defne 7START_Lne PMIC_AUAUDF
#dNAR ZCG_                    6
#define PnMIC_AUXADC_AVG_NUM_CH3NAR  _DLTV TH_15_                       	MT6359_AUXADC_CONAR         0
#define PMICNAR  _DLTV TH_15_                       A_e PMIC_AUXADC_SPL_NUM_SHINAR  _DLTV TH_15_                  3
#de PMIC_AUXADC_ADC_BUSY_NAR  _DLTV TH_26_1                      	MT6359_AUXADC_CONAR MIC_AUXADC_AVG_NUM_CH3NAR  _DLTV TH_26_1  ine PMIC_AUXADC_ADC_RD7PMIC_AUXADC_SPL_NUM_SHINAR  _DLTV TH_26_1                  3
#d PMIC_AUXADC_ADC_BUSY_NAR  NT_15_                             	MT6359_AUXADC_CONAR                  0
#deNAR  NT_15_  fine PMIC_AUXADLT_SEL_MASK   e PMIC_AUXADC_SPL_NUM_SHINAR  NT_15_                   6
#define PMIC_AUXADC_ADC_2S_COMNAR  NT_25_1                            	MT6359_AUXADC_CONAR          _FOMIC_AUXADCNAR  NT_25_1                    0x1
#define PMIC_AUXADC_SPL_NUM_SENAR  NT_25_1  H9_MASK                           LUXADC_AVHLWUXNAR DLTV                  \
	MT6359_AUAUXADC_CON0
#defineNAR e PMIC_AUXADC_TEST_MODNAR DLTV                      0x3FF
#define PMIC_AUXADC_SPL_NUM_SHINAR DLTV                     6
#define PMIC_AUXADC_AVG_NUM_SELNAR  _DLTV 15_                          XADC_CON0
#defineNAR MIC_AUXADC_ADC_BUSY_INNAR  _DLTV 15_                0x1
#define e PMIC_AUXADC_SPL_NUM_SHINAR  _DLTV 15_                   6
#defiMIC_AUXADC_AVG_NUM_SELNAR  _DLTV 26_1                         XADC_CON0
#defineNAR e PMIC_AUXADC_DIG_3_ANNAR  _DLTV 26_1                      0x1 P7PMIC_AUXADC_SPL_NUM_SHINAR  _DLTV 26_1                  3
#defiMIC_AUXADC_AVG_NUM_SELNAR M_CH3_SHIFR               \
	MT6359_AUXADC_CON6
#defiNAR PMIC_AUXADC_ADC_BUSY_INAR M_CH3_SHIFR                   0x3
#de PMIC_AUXADC_CK_AON_MD_NAR M_CH3_SHIFR                  3
#defiMIC_AUXADC_AVG_NUM_SELNAR HIFTE__3_ANA_MINOR_REV_ADDR                \
	MT6359_NAR PMIC_AUXADC_ADC_BUSY_INAR HIFTE_ine PMIC_AUXADC_ADC_MIC_AUXAD   MIC_AUXADC_ADC_BUSY_INNAR HIFTE_IFT                    0
#defin#define PMIC_AUXADC_AVG_HADC_NAR MDDR               \
	MT6359_AUXADC_CON5
#defNAR e PMIC_AUXADC_TRIM_CH2_SG_HADC_NAR                   0x7
#define P PMIC_AUXADC_AVG_NUM_SEL_G_HADC_NAR                   12
#define PMIC_AUXADC_TRIM_CH0_SD_HCXO_NAR MDDR               \
	MT6359_AUXADC_CON5
#defNAR e PMIC_AUXADC_TRIM_CH2_SG_HCXO_NAR                   0x7
#define Y_BAT_PLUGIN_PCHR_SHIFSG_HCXO_NAR IFT                8
#define          _FOMIC_AUXADCNAR  K  WDC_A    4
#define PMIC_AUXT6359_AUXADC_CON5
#defNAR e PMIC_AUXADC_VBUF_EN_SNAR  K  WDC_A                      define Y_BAT_PLUGIN_PCHR_SHIFNAR  K  WDC_A                 6
#define PMIC_AUXADC_ADC_2S_COMNAR  K  WDDR                       \
	MT_AUXADC_CON5
#defNAR e PMIC_AUXADC_VBUF_EN_SNAR  K  WDSK                       0x1
#e Y_BAT_PLUGIN_PCHR_SHIFNAR  K  WDIFT                      6
#deY_BAT_PLUGIN_PCHR_SHIFSG_HBUSY_IN_NAR MDDR               \
	MT_AUXADC_CON5
#defNAR e PMIC_AUXADC_VBUF_EN_SSG_HBUSY_IN_NAR                 0x1
#define PMIC_AUXADC_TEST_MODE_SHBUSY_IN_NAR                 3
#defineC_AUXADC_ADC_BUSY_IN_TFT    E   L_SHIFT                  HLWUXADC_BIT_SEL_SHIFTFT    E   NUM_AUXADC_ADC_BUSY_IN_TFT    E   L_SH               0x1
#define PMIC_AUXADC_ADC_PWDB_SHIFT    E   L_SHH9_MASK                           LUXADC_EFUSDYGA0xLe 7T         4
#define PMIC_AUXT6359_AUXADC_CON5
#defFT    E          LUXADC_EFUSDYGA0xLe 7T                       0x3
#define  PMIC_AUXADC_AVG_EFUSDYGA0xLe 7T                      6
#define PMIC_AUXADC_ADCEFUSDYOFFGE_Se 7T         4
#define PMIC_AUXT63_AUXADC_CON5
#defFT    E  1MIC_AUXADC_ADCEFUSDYOFFGE_Se 7T                         0x1
#e   PMIC_AUXADC_AVG_EFUSDYOFFGE_Se 7T                    3
#define PMIC_AUXADC_RQSEFUSDYGA0xLe 4T         4
#define PMIC_AUXT6359_AUXADC_CON5
#defFT    E  2MIC_AUXADC_RQSEFUSDYGA0xLe 4T                       0x3
#define  PMIC_AUXADC_AVG_EFUSDYGA0xLe 4T                      6
#define PMIC_AUXADC_ADCEFUSDYOFFGE_Se 4T         4
#define PMIC_AUXT63_AUXADC_CON5
#defFT    E  3MIC_AUXADC_ADCEFUSDYOFFGE_Se 4T                         0x1
#e   PMIC_AUXADC_AVG_EFUSDYOFFGE_Se 4T                      6
#definPMIC_AUXADC_RQSEFUSDYGA0xLe 0T         4
#define PMIC_AUXT6359_AUXADC_CON5
#defFT    E  4MIC_AUXADC_RQSEFUSDYGA0xLe 0T                       0x3
#define  PMIC_AUXADC_AVG_EFUSDYGA0xLe 0T                      6
#define PMIC_AUXADC_ADCEFUSDYOFFGE_Se 0T         4
#define PMIC_AUXT63_AUXADC_CON5
#defFT    E  5MIC_AUXADC_ADCEFUSDYOFFGE_Se 0T                         0x1
#e   PMIC_AUXADC_AVG_EFUSDYOFFGE_Se 0T                      6
#definMIC_AUXADC_AVG_NUM_CH3_WYGA0xL         4
#define PMIC_AUXT6359_AUXADC_CON5
#defFT    E  ne PMIC_AUXADC_AVG_NUM_WYGA0xL                       0x3
#define  PMIC_AUXADC_AVG_AVG_NUM_WYGA0xL                      6
#define PMIC_AUXADC_ADC_2S_COM_WYOFFGE_S         4
#define PMIC_AUXT63_AUXADC_CON5
#defFT    E   PMIC_AUXADC_AVG_NUM_CHWYOFFGE_S                         0x1
#e   PMIC_AUXADC_AVG_G_NUM_CHWYOFFGE_S                      6
#definMIC_AUXADC_AVG_NUM_CH3EFUSDYUXADC_DIG_3_DIG_MINOR_REV_ADDRXT63_AUXADC_CON5
#defFT    E  e PMIC_AUXADC_DIG_3_ANEFUSDYUXAASK                  0x1
#define PMIC_AUXADC_TS_VBE_SELEFUSDYUXA                    6
#define PMIC_AUXADC_AVG_NUM_SELEFUSDYO_SLOP                    \
	MT6359_AUXADC_CON5
#deFT    E  e PMIC_AUXADC_DIG_3_ANEFUSDYO_SLOP                 0x1
#define PIC_AUXADC_ADC_PWDB_SWCTEFUSDYO_SLOP  T               L_RQST_CH9_MASK                 EFUSDYO_SLOP  TIG_A    4
#define PMIC_AU9_AUXADC_CON4
#deFT    E  e PMIC_AUXADC_DIG_3_ANEFUSDYO_SLOP  TIG_A                     A_MINOR_REV_ADDR _ADC_BUEFUSDYO_SLOP  TIG_AT               L_RQS PMIC_AUXADC_AVG_NUM_CEFUSDYDEGC_CAL                          9_AUXADC_CON4
#deFT    E  e PMIC_AUXADC_DIG_3_ANEFUSDYDEGC_CAL             0x1
#define PMICI PMIC_AUXADC_DIG_3_ANEFUSDYDEGC_CAL  T               L_RQST_Ce PMIC_AUXADC_DIG_3_ANEFUSDY3_ANCAL  C_A    4
#define PMIC_AUXADC_TRIM_CH3_SEL_FT    E  e PMIC_AUXADC_DIG_3_ANEFUSDY3_ANCAL  C_A                       8
#define PMIC_AUXADC_AEFUSDY3_ANCAL  C_AFT                                      0
#deEFUSDYMIC                         \
	MT6ADC_TRIM_CH3_SEL_FT    E  e PMIC_AUXADC_DIG_3_ANEFUSDYMIC                      0x1
#defi 8
#define PMIC_AUXADC_AEFUSDYMIC                         13
#deeC_AUXADC_ADC_BUSY_IN_TEFUSDYO_VT                     \
	MT6359ADC_TRIM_CH3_SEL_FT    E  PMIC_AUXADC_ADC_BUSY_IEFUSDYO_VT                    0x7
#define Y PMIC_AUXADC_AVG_G_NUM_CEFUSDYO_VT                    12
#define PMIC_AUXADC_TRIM_CH0_EFUSDYMICIG_3_ANA_MINOR_REV_ADDR        ADC_TRIM_CH3_SEL_FT    E  PMIC_AUXADC_ADC_BUSY_IEFUSDYMICIGine PMIC_AUXADC_ADC_MIC_AUXAD  MIC_AUXADC_ADC_BUSY_INEFUSDYMICIG                       13
#deeMIC_AUXADC_AVG_NUM_CH3EFUSDYO_VT                           \
	ADC_CON0
#define NT    E  1MIC_AUXADC_AVG_NUM_SELEFUSDYO_VT    4
#define PMIC_AUXADCHLWANA_M PMIC_AUXADC_AVG_G_NUM_CEFUSDYO_VT    T               L_RQST_CH9 PMIC_AUXADC_TRIM_CH0_EFUSDYMIC                         \
	\
	ADC_CON0
#define NT    E  1MIC_AUXADC_AVG_NUM_SELEFUSDYMIC                 0x1
#defineXAD  MIC_AUXADC_ADC_BUSY_INEFUSDYMIC  T               L_RQST_CH9#deeMIC_AUXADC_AVG_NUM_CH3EFUSDYO_VT                     \
	MT6359ADC_CON0
#define NT    E  1MINOR_REV_ADDR _ADC_BUEFUSDYO_VT    4
#define PMIC_AUXADCHLWANA_M PMIC_AUXADC_AVG_G_NUM_CEFUSDYO_VT                      4
#definMIC_AUXADC_AVG_NUM_SELEFUSDYMIC                   \
	MT6359_A9ADC_CON0
#define NT    E  1MINOR_REV_ADDR _ADC_BUEFUSDYMIC                 0x1
#defineXAD  MIC_AUXADC_ADC_BUSY_INEFUSDYMIC                    4
#define eeMIC_AUXADC_AVG_NUM_CH3EFUSDYO_VT  4                  \
	MT6359ADC_CON0
#define NT    E  1        0
#define PMICEFUSDYO_VT  4 4
#define PMIC_AUXADCHLWANA_M PMIC_AUXADC_AVG_G_NUM_CEFUSDYO_VT  4                   4
#definMIC_AUXADC_AVG_NUM_SELEFUSDYMIC4                  \
	MT6359359ADC_CON0
#define NT    E  1        0
#define PMICEFUSDYMIC4                0x1
#defineXAD  MIC_AUXADC_ADC_BUSY_INEFUSDYMIC4                   4
#define eeMIC_AUXADC_AVG_NUM_CH3EFUSDYGA0xLNUM     4
#define PMIC_AUXT63_AUXADC_CON5
#defFT    E  1MIC_AUXADC_AVG_NUM_CH3EFUSDYGA0xLNUM                     0x1
#e PMIC_AUXADC_AVG_G_NUM_CEFUSDYGA0xLNUM                  6
#definMIC_AUXADC_AVG_NUM_CH3EFUSDYMIC5                  \
	MT6359359ADC_CON0
#define NT    E  1MIC_AUXADC_AVG_NUM_CH3EFUSDYMIC5 UM_CH3_MASK                    CMIC_AUXADC_AVG_G_NUM_CEFUSDYMIC5                   4
#define ee PMIC_AUXADC_DIG_3_ANEFUSDYGA0xLBG           GHLWC_RNG_EN_SHIADC_CON0
#define NT    E  1                 0
#deEFUSDYGA0xLBG              0x1
#define PMI C_AUXADC_AVG_NUM_CH3_SEFUSDYGA0xLBG                    6
#defiMIC_AUXADC_AVG_NUM_SELEFUSDYGA0xLBG H         GHLWC_RNG_EN_SHIADC_CON0
#define NT    E  1                 0
#deEFUSDYGA0xLBG H            0x1
#define PMI C_AUXADC_AVG_NUM_CH3_SEFUSDYGA0xLBG H                  6
#defiMIC_AUXADC_ADC_BUSY_INEFUSDYMIC                            SHIADC_CON0
#define NT    E  1                 0
#deEFUSDYMIC  UM_CH3_MASK                    MIC_AUXADC_AVG_NUM_CH3EFUSDYMIC  H9_MASK                                        0
#deEFUSDYCAL  FROMeEFUSDYC_A    4
#define PADC_CON0
#define NT    E  1C_AUXADC_ADC_BUSY_IN_TEFUSDYCAL  FROMeEFUSDYC_AUM_CH3_MASK     8
#define PMIC_AUXADC_AEFUSDYCAL  FROMeEFUSDYC_AH9_MASK        MIC_AUXADC_AVG_NUM_SELEFUSDYE_SHBGRCAL  C_A    4
#define PMIC_ADC_CON0
#define NT    E  1C_AUXADC_ADC_BUSY_IN_TEFUSDYE_SHBGRCAL  C_A              0x1
#RDY_BAT_PLUGIN_PCHR_SHIFEFUSDYE_SHBGRCAL  C_A            0
#define PMIC_AUXADC_SPL_NUMEFUSDYE_SHSPLCAL  C_A    4
#define PMIC_ADC_CON0
#define NT    E  1C_AUXADC_ADC_BUSY_IN_TEFUSDYE_SHSPLCAL  C_A              0x1
#RDY_BAT_PLUGIN_PCHR_SHIFEFUSDYE_SHSPLCAL  C_A            0
#defi        0
#define PMICEFUSDYTRMPL_CAL                         ADC_CON0
#define NT    E  1C_AUXADC_ADC_BUSY_IN_TEFUSDYTRMPL_CAL                      0x1 P7_AUXADC_ADC_BUSY_IN_TEFUSDYTRMPL_CAL  H9_MASK                MIC_AUXADC_AVG_NUM_CH3EFUSDYTRMPH_CAL                         ADC_CON0
#define NT    E  1C_AUXADC_ADC_BUSY_IN_TEFUSDYTRMPH_CAL                      0x1 P7_AUXADC_ADC_BUSY_IN_TEFUSDYTRMPH_CAL  H9_MASK                ne PMIC_AUXADC_AVG_NUMEFUSDYTIG_ABG           GHLWC_RNG_EN_SHIADC_CON0
#define NT    E  1C_AUXADC_ADC_BUSY_IN_TEFUSDYTIG_ABG                   0x1
#define PMIC_AUXADC_TEST_MODEFUSDYTIG_ABG   H9_MASK                 PMIC_AUXADC_ADC_BUSY_IEFUSDYTIG_ABG H         GHLWC_RNG_EN_SHIADC_CON0
#define NT    E  1C_AUXADC_ADC_BUSY_IN_TEFUSDYTIG_ABG H            0x1
#define PMIe PMIC_AUXADC_TEST_MODEFUSDYTIG_ABG H                  6
#defi1MIC_AUXADC_AVG_NUM_SELEFUSDYTIG_A UM     4
#define PMIC_AUXT63_AUXADC_CON5
#defFT    E  1C_AUXADC_ADC_BUSY_IN_TEFUSDYTIG_ANUM                     0x1
#e e PMIC_AUXADC_TEST_MODEFUSDYTIG_ANUM                  6
#defin1MINOR_REV_ADDR _ADC_BUEFUSDYMIC                  \
	MT6359_AU3_AUXADC_CON5
#defFT    E  1C_AUXADC_ADC_BUSY_IN_TEFUSDYMIC  UM_CH3_MASK                    C_AUXADC_AVG_NUM_CH3_SEFUSDYMIC                            0
#d PMIC_AUXADC_BIT_SEL_MEFUSDYVBG1                         \
	\
_AUXADC_CON5
#defFT    E  1ne PMIC_AUXADC_AVG_NUMEFUSDYVBG1                    0x7
#define P e PMIC_AUXADC_AVG_NUMEFUSDYVBG1                    12
#define PMIC_AUXADC_TRIM_CH0_EFUSDYVIM_18     4
#define PMIC_AUXT6359_AUXADC_CON5
#defFT    E  1ne PMIC_AUXADC_AVG_NUMEFUSDYVIM_18                   0x3
#define  e PMIC_AUXADC_AVG_NUMEFUSDYVIM_18                   12
#definMIC_AUXADC_ADC_BUSY_INDIG 4  NAYUXADC_DIG_3_DIG_MINOR_REV_ADDR_AUXADC_CON5
#defFT  4_DSNYUXIC_AUXADC_ADC_BUSY_INDIG 4  NAYUXAfine PMIC_AUXADLT_SEL_MASK   e IC_AUXADC_ADC_BUSY_INDIG 4  NAYUXA                 6
#define PMIC_AUXADC_ADC_2S_COMFT  4_DT  UXADC_DIG_3_DIG_MINOR_REV_ADDR_AUXADC_CON5
#defFT  4_DSNYUXIC_AUXADC_ADC_BUSY_INDIG 4 DT  UXAfine PMIC_AUXADLT_SEL_MASK   e IC_AUXADC_ADC_BUSY_INDIG 4 DT  UXA                 6
#define e PMIC_AUXADC_DIG_3_ANDIG 4  NAYMINOR_REV                  \
	_AUXADC_CON5
#defFT  4_DSNYREVPMIC_AUXADC_ADC_2S_COMFT  4_ NAYMINOR_REV ine PMIC_AUXADC_ADC_RD IC_AUXADC_ADC_BUSY_INDIG 4  NAYMINOR_REV                 3
#d PMIC_AUXADC_ADC_BUSY_DIG 4  NAYMAJOR_REV                  \
	_AUXADC_CON5
#defFT  4_DSNYREVPMIC_AUXADC_ADC_2S_COMFT  4_ NAYMAJOR_REV ine PMIC_AUXADC_ADC_RD IC_AUXADC_ADC_BUSY_INDIG 4  NAYMAJOR_REV _3_DSN_CBS_SHIFT                     0
#deDIG 4 DT  MINOR_REV                  \
	_AUXADC_CON5
#defFT  4_DSNYREVPMIC_AUXADC_ADC_2S_COMFT  4_DT  MINOR_REV ine PMIC_AUXADC_ADC_RD IC_AUXADC_ADC_BUSY_INDIG 4 DT  MINOR_REV _3_DSN_CBS_SHIFT    e PMIC_AUXADC_DIG_3_ANDIG 4 DT  MAJOR_REV                  \
	_AUXADC_CON5
#defFT  4_DSNYREVPMIC_AUXADC_ADC_2S_COMFT  4_DT  MAJOR_REV ine PMIC_AUXADC_ADC_RD IC_AUXADC_ADC_BUSY_INDIG 4 DT  MAJOR_REV _3_DSN_CBS_SHIFT    d PMIC_AUXADC_BIT_SEL_MFT  4_DSNYCB                     \
	MT63_AUXADC_CON5
#defFT  4_DSNYDBIPMIC_AUXADC_BIT_SEL_MFT  4_DSNYCB                 0x1
#define PIPMIC_AUXADC_BIT_SEL_MFT  4_DSNYCB                    4
#definMIC_AUXADC_AVG_NUM_SELFT  4_DSNYBIM     4
#define PMIC_AUXT633_AUXADC_CON5
#defFT  4_DSNYDBIPMIC_AUXADC_BIT_SEL_MFT  4_DSNYBIM                0x1
#define PIPMIC_AUXADC_BIT_SEL_MFT  4_DSNYBIM EXTD_SHIFT                        0
#define PMICFT  4_DSNYES                   \
	MT6359_AUXADC_CON13
#deFT  4_DSNYDBIPMIC_AUXADC_BIT_SEL_MFT  4_DSNYES                 0x1
#define PMIC_AUXADC_ADC_PWDB_SHIFT  4_DSNYES  SHIFT                   6
#define PMIC_AUXADC_ADFT  4_DSNYFP                          59_AUXADC_CON13
#deFT  4_DSNYDXIPMIC_AUXADC_BIT_SEL_MFT  4_DSNYFP                 0x1
#define PMIC_AUXADC_ADC_PWDB_SHIFT  4_DSNYFP                    4
#definMIC_AUXADC_AVG_NUM_SELI                             \
	MT6359_AUXADC_CON13
#defI  MIC_AUXADC_AVG_NUM_SELI                             0x1
#define PMIC_AUXADC_START_SW_SI      MICPMLne PMIC#define PMIC_AUXADC_DIG_3_DSN_ESYLRIM_COMPI    R   MP_ADDR               \
	MT6359_AUXADC_CON5
#defI  PMIC_AUXADC_START_SW_SI    R   MP_                 0x7
#define PMIC_AUXADC_AVG_NUM_CH3I    R   MP_                  12
#define PMIC_AUXADC_TRIM_CH0_I    NT_ MP_ADDR               \
	MT6359_AUXADC_CON5
#defI  PMIC_AUXADC_START_SW_SI    NT_ MP_                 0x7
#define PMIC_AUXADC_AVG_NUM_CH3I    NT_ MP_                  12
#definePMIC_AUXADC_RQST_DCXO_IMPEDANCEHCH          8
#define PMIC_AUX_AUXADC_CON5
#defI  PMIC_AUXADC_START_SW_SI  EDANCEHCH                  0x1
#define PMIC_AUXADC_CK_AON_MD_IMPEDANCEHCH                      12
#de                 0
#deIMPEDANCEHIRQ TTATU                     _AUXADC_CON5
#defI  PMIC_AUXADC_START_SW_SI  EDANCEHIRQ TTATU                0x1
#RDY_BAT_PLUGIN_PCHR_SHIFI  EDANCEHIRQ TTATU              0
#definC_AUXADC_ADC_BUSY_IN_TI   HIFR               \
	MT6359_       _AUXADC_CON5
#defI  PMIC_AUXADC_RQST_DCXO_IMP_HIFR                   0x3
#d  0x1
#RDY_BAT_PLUGIN_PCHR_SHIFI  SHIFR                  3
#defi  0x1
#R_BAT_PLUGIN_PCHR_SHIFI  SHIFTE__3_ANA_MINOR_REV_ADDR                \
	MT6359_I  PMIC_AUXADC_RQST_DCXO_IMP_HIFTE_ine PMIC_AUXADC_ADC_MIC_AUXAD   IC_AUXADC_ADC_PWDB_SHIIMP_HIFTE_IFT                    0
#defin#define PMIC_AUXADC_AI    OUN               \
	MT6359_       _AUXADC_CON5
#defI  PMIC_AUXADC_RQST_DCXO_IMP_ OUN  ine PMIC_AUXADC_ADC_MIC_AUXAD   IC_AUXADC_ADC_PWDB_SHIIMP_ OUN  IFT                    0
#defiC_AUXADC_ADC_BUSY_IN_TI         RRL                         59_AUXADC_CON13
#deI  PMIC_AUXADC_RQST_DCXO_IMP_      RRL 4
#define PMIC_AUXADCHLWANA_MINOR_REV_ADDR _ADC_BUIMP_      RRL IFT                    0
#PMIC_AUXADC_ADC      _ADC_BUIMP_R_DONERL                      _AUXADC_CON13
#deI  PMIC_AUXADC_RQS      _ADC_BUIMP_R_DONERL                      A_MINOR_REV_ADDR       _ADC_BUIMP_R_DONERL                0
#defi PMIC_AUXADC_TRIM_CH2_SG_HADC_IICDWFT   \
	MT6                _AUXADC_CON13
#deI  IC_AUL         0S7LWdefinHADC_IICD                  0x7
#define P PMIC_AUXADC_AVG_NUM_SEL_G_HADC_Iine PMIC_AUXADC_AVG_NUM_LBAT_SH PMIC_AUXADC_TRIM_CH2_SG_HCXO_IICDWFT   \
	MT6                _AUXADC_CON13
#deI  IC_AUL         0S7LWdefinHCXO_IICD                  0x7
#define Y_BAT_PLUGIN_PCHR_SHIFSG_HCXO_Iine PMIC_AUXADC_AVG_NUM_LBAT_SHeC_AUXADC_ADC_BUSY_IN_THR1_ADC_IICDWVR MDDR               \
	MT_AUXADC_CON5
#defIIC PMIC_AUXADC_BIT_SEL_ADDR ADC_IICDWVR            0x1
#define PMI CPMIC_AUXADC_AVG_NUM_SEL_G_HADC_IineWVR T                    2
#MIC_AUXADC_AVG_NUM_CH3EG_HCXO_IICDWVR MDDR               \
	MT_AUXADC_CON5
#defIIC PMIC_AUXADC_BIT_SEL_ADDR CXO_IICDWVR                 0x1
#define PMIC_AUXADC_TEST_MODE_SHCXO_IICDWVR                 3
#defineC_AUXADC_ADC_BUSY_IN_TIMP_ K  WDC_A    4
#define PMIC_AUXT6359_AUXADC_CON5
#defIMPC_AUXADC_ADC_BUSY_IN_TIMP_ K  WDC_A                      define Y_BAT_PLUGIN_PCHR_SHIFIMP_ K  WDC_A                 6
#define PMIC_AUXADC_ADC_2S_COMIMP_ K  WDDR                       \
	MT_AUXADC_CON5
#defIMPC_AUXADC_ADC_BUSY_IN_TIMP_ K  WDSK                       0x1
#e Y_BAT_PLUGIN_PCHR_SHIFIMP_ K  WDSK                       6
#deY_BAT_PLUGIN_PCHR_SHIFSG_HBUSY_IN_IICDWFT   \
	MT6            _AUXADC_CON5
#defIMPC_AUXADC_ADC_BUSY_IN_TSG_HBUSY_IN_IICD                0x1
#define PMIC_AUXADC_TEST_MODE_SHBUSY_IN_Iine PMIC_AUXADC_AVG_NUM_LBAeC_AUXADC_ADC_BUSY_IN_TL_SEL_SHIFT                  HLWUX      _AUXADC_CON5
#defL_SEPMIC_AUXADC_ADC_2S_COML       4
#define PMIC_AUXADCHLWAN1
#define PMIC_AUXADC_TEST_MODLPS_SHIFT               L_RQST_CH91
#defi PMIC_AUXADC_TEST_MODLPS_SIMIC R   MP_ADDR               \
	M_AUXADC_CON5
#defL_SEe PMIC_AUXADC_TEST_MODLPS_SIMIC R   MP_                 0x3
#de I PMIC_AUXADC_TEST_MODLPS_SIMIC R   MP_                3
#defiMIC_AUXADC_AVG_NUM_SELLPS_SIMB  inX  MP_ADDR               \
	_AUXADC_CON5
#defL_SEe PMIC_AUXADC_TEST_MODLPS_SIMB  inX  MP_                       8I PMIC_AUXADC_TEST_MODLPS_SIMB  inX  MP_                3
#defPMIC_AUXADC_RQST_DCXO_LPS_SIMB  i   _MP_ADDR               \
	_AUXADC_CON5
#defL_SEe PMIC_AUXADC_TEST_MODLPS_SIMB  i   _MP_                       8I PMIC_AUXADC_TEST_MODLPS_SIMB  i   _MP_                3
#def PMIC_AUXADC_BIT_SEL_ALPS_SVOL  inX                         59_AUXADC_CON13
#de    TPMIC_AUXADC_BIT_SEL_ALPS_SVOL  inX                0x1
#define PMIMIC_AUXADC_AVG_NUM_SELLPS_SVOL  inX                   4
#definMIC_AUXADC_AVG_NUM_SELLPS_SIRQ IEPinX                         _AUXADC_CON13
#de    TPMIC_AUXADC_BIT_SEL_ALPS_SIRQ IEPinX                 0x1
#define PMIC_AUXADC_TEST_MODLPS_SIRQ IEPinX  PMIC_AUXADC_AVG_NUM_LBAePMIC_AUXADC_RQST_DCXO_LPS_SIM  inX                         59 _AUXADC_CON13
#de    TPMIC_AUXADC_BIT_SEL_ALPS_SIM  inX                       define Y_BAT_PLUGIN_PCHR_SHIFLPS_SIM  inX T               L_RQST_CH911MIC_AUXADC_AVG_NUM_CH3LPS_SinX IRQ B                     \
	MT_AUXADC_CON5
#def    TPMIC_AUXADC_BIT_SEL_ALPS_SinX IRQ B                     0x1
#e Y_BAT_PLUGIN_PCHR_SHIFLPS_SinX IRQ B T                       0
         _FOMIC_AUXADCLPS_SVOL  iISHIFT                  HLWUXADC_BIT_SEL_SHIFTLPS_MIC_AUXADC_AVG_NUM_CH3LPS_SVOL  iISH               0x1
#define PMIMIC_AUXADC_AVG_NUM_SELLPS_SVOL  iI_CH9_MASK                           LUXADC_AVHLWUXLPS_SIRQ IEPiISHIFT                  HLWADC_BIT_SEL_SHIFTLPS_MIC_AUXADC_AVG_NUM_CH3LPS_SIRQ IEPiISH                0x1
#define PMIC_AUXADC_TEST_MODLPS_SIRQ IEPiI_CH9_MASK                 ePMIC_AUXADC_RQST_DCXO_LPS_SIM  iISHIFT                  HLWUXWADC_BIT_SEL_SHIFTLPS_MIC_AUXADC_AVG_NUM_CH3LPS_SIM  iISH                      define Y_BAT_PLUGIN_PCHR_SHIFLPS_SIM  iI_CH9_MASK                   11MIC_AUXADC_AVG_NUM_CH3LPS_SiIN_IRQ B                     \
	MT_AUXADC_CON5
#def    MIC_AUXADC_AVG_NUM_CH3LPS_SiIN_IRQ B                     0x1
#e Y_BAT_PLUGIN_PCHR_SHIFLPS_SiIN_IRQ B T                       0
         _FOMIC_AUXADCLPS_SIMBOUNCEHCOUN  inX                 _AUXADC_CON5
#def     PMIC_AUXADC_BIT_SEL_ALPS_SIMBOUNCEHCOUN  inX                   IC_AUXADC_ADC_PWDB_SHILPS_SIMBOUNCEHCOUN  inX T               MIC_AUXADC_AVG_NUM_SELLPS_SIMBOUNCEHCOUN  iISHIFT             _AUXADC_CON5
#def             _FOMIC_AUXADCLPS_SIMBOUNCEHCOUN  iISH                  IC_AUXADC_ADC_PWDB_SHILPS_SIMBOUNCEHCOUN  iI_CH9_MASK         MIC_AUXADC_AVG_NUM_SELLPS_SHIFTE__3_ANA_MINOR_REV_ADDR        _AUXADC_CON5
#def    ne PMIC_AUXADC_AVG_NUMLPS_SHIFTE_               0x1
#defineXAD  MIC_AUXADC_ADC_BUSY_INLPS_SHIFTE_                          0
#d PMIC_AUXADC_BIT_SEL_MLPS_ST_SEL_MHIFR               \
	MT6359_AUXADC_CON5
#def    ne PMIC_AUXADC_AVG_NUMLPS_ST_SEL_MHIFR                         8
#define PMIC_AUXADC_ALPS_ST_SEL_MHIFR  FT                     C_AUXADC_ADC_BUSY_IN_THR1_ADC_LPS_STFT                  HLWUXWADC_BIT_SEL_SHIFTLPS_MIC_AUXADC_ADC_BUSY_IN_GP_ADC_LPS_Sfine PMIC_AUXADLT_SEL_MASK   e PIC_AUXADC_ADC_BUSY_IN_GP_ADC_LPS_S                 6
#define PMIC_AUXADC_ADC_2S_COME_SHCXO_LPS_STFT                  HLWUXWADC_BIT_SEL_SHIFTLPS_MIC_AUXADC_ADC_BUSY_IN_GP_CXO_LPS_S                      define Y_BAT_PLUGIN_PCHR_SHIF_GP_CXO_LPS_SH9_MASK                   11         _FOMIC_AUXADCLPS_S K  WDC_A    4
#define PMIC_AUXT635ADC_BIT_SEL_SHIFTLPS_#define PMIC_AUXADC_ADLPS_S K  WDC_A4
#define PMIC_AUXADCHLWANA_MINOR_REV_ADDR _ADC_BULPS_S K  WDC_AH9_MASK                           LUXADC_AVHLWUXLPS_S K  WDDR                       \
	MADC_BIT_SEL_SHIFTLPS_#define PMIC_AUXADC_ADLPS_S K  WDSK                       0x1
A_MINOR_REV_ADDR _ADC_BULPS_S K  WDSK                       6
#de PMIC_AUXADC_TEST_MODE_SHBUSY_IN_LPS_STFT                  HLADC_BIT_SEL_SHIFTLPS_#define PMIC_AUXADC_ADE_SHBUSY_IN_LPS_S                 0x3
#de PMIC_AUXADC_CK_AON_MD_E_SHBUSY_IN_LPS_S                    6
#1         _FOMIC_AUXADCPS_STE                             \
	MTADC_BIT_SEL_SHIFTPS_STE   MIC_AUXADC_AVG_NUM_CH3_   TE                        0x7
#define Y_BAT_PLUGIN_PCHR_SHIF_   TE       PMIC_AUXADC_AVG_NUM_LBAT_SH PMIC_AUXADC_TRIM_CH2__   TE   FROZDYC_A    4
#define PMIC_AUXADC_TRIM_CH3_SEL__   TE   Y_BAT_PLUGIN_PCHR_SHIF_   TE   FROZDYC_A                       8
#define PMIC_AUXADC_A_   TE   FROZDYC_A PMIC_AUXADC_AVG_NUM_L PMIC_AUXADC_TRIM_CH2__   TE   IMIC R   MP_ADDR               ADC_TRIM_CH3_SEL__   TE    PMIC_AUXADC_BIT_SEL_M_   TE   IMIC R   MP_              0x1
#RDPMIC_AUXADC_TS_VBE_SEL_   TE   IMIC R   MP_ PMIC_AUXADC_AVG_NU PMIC_AUXADC_TRIM_CH2__   TE   IMB  inX  MP_ADDR              ADC_TRIM_CH3_SEL__   TE    PMIC_AUXADC_BIT_SEL_M_   TE   IMB  inX  MP_                  RDPMIC_AUXADC_TS_VBE_SEL_   TE   IMB  inX  MP_                3
 PMIC_AUXADC_BIT_SEL_M_   TE   IMB  i   _MP_ADDR              ADC_TRIM_CH3_SEL__   TE    PMIC_AUXADC_BIT_SEL_M_   TE   IMB  i   _MP_                  RDPMIC_AUXADC_TS_VBE_SEL_   TE   IMB  i   _MP_                3
                 0
#de_   TE   VOL  inX                       ADC_TRIM_CH3_SEL__   TE   PMIC_AUXADC_TS_VBE_SEL_   TE   VOL  inX                0x1
#de  e PIC_AUXADC_ADC_BUSY_IN_   TE   VOL  inX  PMIC_AUXADC_AVG_NUM_L PMIC_AUXADC_TRIM_CH2__   TE   IRQ IEPinX                     ADC_TRIM_CH3_SEL__   TE   PMIC_AUXADC_TS_VBE_SEL_   TE   IRQ IEPinX                 0x1
 8
#define PMIC_AUXADC_A_   TE   IRQ IEPinX  PMIC_AUXADC_AVG_NUMd PMIC_AUXADC_BIT_SEL_M_   TE   IMICinX                        ADC_TRIM_CH3_SEL__   TE   PMIC_AUXADC_TS_VBE_SEL_   TE   IM  inX                       d 8
#define PMIC_AUXADC_A_   TE   IM  inX T               L_RQST_1MIC_AUXADC_AVG_NUM_CH3_   TE   inX IRQ B                     \ADC_TRIM_CH3_SEL__   TE   PMIC_AUXADC_TS_VBE_SEL_   TE   inX IRQ B                     0 8
#define PMIC_AUXADC_A_   TE   inX IRQ B T                    1         _FOMIC_AUXADCPS_STE   VOL  iISHIFT                  HADC_TRIM_CH3_SEL__   TE                    0
#de_   TE   VOL  iISH                        e PIC_AUXADC_ADC_BUSY_IN_   TE   VOL  iI_CH9_MASK                PMIC_AUXADC_TRIM_CH2__   TE   IRQ IEPiISHIFT                 ADC_TRIM_CH3_SEL__   TE                    0
#de_   TE   IRQ IEPiISH                0x1
 8
#define PMIC_AUXADC_A_   TE   IRQ IEPiI_CH9_MASK             d PMIC_AUXADC_BIT_SEL_M_   TE   IMICiISHIFT                  HLADC_TRIM_CH3_SEL__   TE                    0
#de_   TE   IM  iISH                      d 8
#define PMIC_AUXADC_A_   TE   IM  iI_CH9_MASK                1MIC_AUXADC_AVG_NUM_CH3_   TE   iIN_IRQ B                     \ADC_TRIM_CH3_SEL__   TE                    0
#de_   TE   iIN_IRQ B                     0 8
#define PMIC_AUXADC_A_   TE   iIN_IRQ B T                    1         _FOMIC_AUXADCPS_STE   IMBOUNCEHCOUN  inX             ADC_TRIM_CH3_SEL__   TE            _FOMIC_AUXADCPS_STE   IMBOUNCEHCOUN  inX               IC_AUXADC_ADC_PWDB_SHIPS_STE   IMBOUNCEHCOUN  inX T            PMIC_AUXADC_TRIM_CH2__   TE   IMBOUNCEHCOUN  iISHIFT         ADC_TRIM_CH3_SEL__   TE   ne PMIC_AUXADC_AVG_NUM_   TE   IMBOUNCEHCOUN  iISH              IC_AUXADC_ADC_PWDB_SHIPS_STE   IMBOUNCEHCOUN  iI_CH9_MASK      PMIC_AUXADC_TRIM_CH2__   TE   HIFTE__3_ANA_MINOR_REV_ADDR    ADC_TRIM_CH3_SEL__   TE   MIC_AUXADC_ADC_BUSY_IN_   TE   HIFTE_                    0x1
#e  IC_AUXADC_ADC_BUSY_IN_   TE   HIFTE_T                       0
 PMIC_AUXADC_BIT_SEL_M_   TE   T_SEL_MHIFR               \
	MTADC_TRIM_CH3_SEL__   TE   MIC_AUXADC_ADC_BUSY_IN_   TE   T_SEL_MHIFR                     8
#define PMIC_AUXADC_A_   TE   T_SEL_MHIFR  FT                 C_AUXADC_ADC_BUSY_IN_THR1_ADC__   TE   TFT                  HLADC_TRIM_CH3_SEL__   TE   #define PMIC_AUXADC_ADE_SHADC__   TE                         d 8e PIC_AUXADC_ADC_BUSY_IN_GP_ADC__   TE   H               3
#defiMIC_AUXADC_AVG_NUM_SEL_GP_CXO__   TE   TFT                  HLADC_TRIM_CH3_SEL__   TE   #define PMIC_AUXADC_ADE_SHCXO__   TE                    0x3
#de PMIC_AUXADC_CK_AON_MD_E_SHCXO__   TE                       6
#1         _FOMIC_AUXADCPS_STE    K  WDC_A    4
#define PMIC_AUXADC_TRIM_CH3_SEL__   TE   PMIC_AUXADC_ADC_BUSY_IPS_STE    K  WDC_A                       8
#define PMIC_AUXADC_A_   TE    K  WDC_AH9_MASK                PMIC_AUXADC_TRIM_CH2__   TE    K  WDDR                       ADC_TRIM_CH3_SEL__   TE   PMIC_AUXADC_ADC_BUSY_IPS_STE    K  WDSK                        8
#define PMIC_AUXADC_A_   TE    K  WDSK                       PMIC_AUXADC_CK_AON_MD_E_SHBUSY_IN__   TE   TFT                ADC_TRIM_CH3_SEL__   TE   PMIC_AUXADC_ADC_BUSY_IE_SHBUSY_IN__   TE                 0x1
#RDY_BAT_PLUGIN_PCHR_SHIFE_SHBUSY_IN__   TE               0
#definC_AUXADC_ADC_BUSY_IN_T    TL_SHIFT                  HLWUX     _AUXADC_CON5
#def    T MIC_AUXADC_AVG_NUM_CH3    TL_SHASK                  0x1
#define PMIC_AUXADC_TS_VBE_SEL    TL_SH                    6
#define PMIC_AUXADC_AVG_NUM_SEL    TLIMIC R   MP_ADDR               \
	_AUXADC_CON5
#def    T PMIC_AUXADC_TS_VBE_SEL    TLIMIC R   MP_                 0x3
# 8I PMIC_AUXADC_TEST_MODLPS_2 IMIC R   MP_ PMIC_AUXADC_AVG_NUe PMIC_AUXADC_AVG_NUM_SEL    TLIMB  inX  MP_ADDR               \
_AUXADC_CON5
#def    T PMIC_AUXADC_TS_VBE_SEL    TLIMB  inX  MP_                      8I PMIC_AUXADC_TEST_MODLPS_2 IMB  inX  MP_                3
#de PMIC_AUXADC_BIT_SEL_MLPS_2 IMB  i   _MP_ADDR               \
_AUXADC_CON5
#def    T PMIC_AUXADC_TS_VBE_SEL    TLIMB  i   _MP_                      8I PMIC_AUXADC_TEST_MODLPS_2 IMB  i   _MP_                3
#de PMIC_AUXADC_BIT_SEL_ALPS_2SVOL  inX                         5_AUXADC_CON5
#def    T  PMIC_AUXADC_BIT_SEL_MLPS_2 VOL  inX                0x1
#defin PMIMIC_AUXADC_AVG_NUM_SELLPS_2SVOL  inX                   4
#defiMIC_AUXADC_AVG_NUM_SEL    TLIRQ IEPinX                        _AUXADC_CON5
#def    T  PMIC_AUXADC_BIT_SEL_MLPS_2 IRQ IEPinX                 0x1
#dee PMIC_AUXADC_TS_VBE_SEL    TLIRQ IEPinX  PMIC_AUXADC_AVG_NUM_LBd PMIC_AUXADC_BIT_SEL_MLPS_2SIM  inX                         59_AUXADC_CON5
#def    T  PMIC_AUXADC_BIT_SEL_MLPS_2 IM  inX                       defie PMIC_AUXADC_TS_VBE_SEL    TLIM  inX T               L_RQST_CH91MIC_AUXADC_AVG_NUM_CH3LPS_2SinX IRQ B                     \
	M_AUXADC_CON5
#def    T  PMIC_AUXADC_BIT_SEL_MLPS_2 inX IRQ B                     0x1
e PMIC_AUXADC_TS_VBE_SEL    TLinX IRQ B T                       nC_AUXADC_ADC_BUSY_IN_T    TLVOL  iISHIFT                  HLWU_AUXADC_CON5
#def    T MIC_AUXADC_AVG_NUM_CH3LPS_2SVOL  iISH               0x1
#defin PMIMIC_AUXADC_AVG_NUM_SELLPS_2SVOL  iI_CH9_MASK                  MIC_AUXADC_AVG_NUM_SEL    TLIRQ IEPiISHIFT                  HLADC_TRIM_CH3_SEL_    T MIC_AUXADC_AVG_NUM_CH3LPS_2SIRQ IEPiISH                0x1
#dee PMIC_AUXADC_TS_VBE_SEL    TLIRQ IEPiI_CH9_MASK                1 PMIC_AUXADC_BIT_SEL_MLPS_2 IM  iISHIFT                  HLWUXADC_BIT_SEL_SHIFTLPS_T MIC_AUXADC_AVG_NUM_CH3LPS_2SIM  iISH                      defie PMIC_AUXADC_TS_VBE_SEL    TLIM  iI_CH9_MASK                   1MIC_AUXADC_AVG_NUM_CH3LPS_2SiIN_IRQ B                     \
	MADC_BIT_SEL_SHIFTLPS_T MIC_AUXADC_AVG_NUM_CH3LPS_2SiIN_IRQ B                     0x1
e PMIC_AUXADC_TS_VBE_SEL    TLiIN_IRQ B T                       nC_AUXADC_ADC_BUSY_IN_T    TLIMBOUNCEHCOUN  inX                ADC_BIT_SEL_SHIFTLPS_T  PMIC_AUXADC_BIT_SEL_ALPS_2SIMBOUNCEHCOUN  inX                  IC_AUXADC_ADC_PWDB_SHILPS_2SIMBOUNCEHCOUN  inX H9_MASK        MIC_AUXADC_AVG_NUM_SELLPS_2SIMBOUNCEHCOUN  iISHIFT            ADC_BIT_SEL_SHIFTLPS_T C_AUXADC_ADC_BUSY_IN_T    TLIMBOUNCEHCOUN  iISH                 IC_AUXADC_ADC_PWDB_SHILPS_2SIMBOUNCEHCOUN  iI_CH9_MASK        MIC_AUXADC_AVG_NUM_SELLPS_2SHIFTE__3_ANA_MINOR_REV_ADDR       ADC_BIT_SEL_SHIFTLPS_T ne PMIC_AUXADC_AVG_NUMLPS_2SHIFTE_               0x1
#defineXA  MIC_AUXADC_ADC_BUSY_INLPS_2SHIFTE_                          0
1 PMIC_AUXADC_BIT_SEL_MLPS_2 T_SEL_MHIFR               \
	MT   ADC_BIT_SEL_SHIFTLPS_T ne PMIC_AUXADC_AVG_NUMLPS_2ST_SEL_MHIFR                     1
e PMIC_AUXADC_TS_VBE_SEL    TLT_SEL_MHIFR  FT                    C_AUXADC_ADC_BUSY_IN_THR1_ADC_LPS_                         \
	ADC_CON0
#define LPS_  MIC_AUXADC_ADC_BUSY_IN_GP_ADC_LPS_                 0x1
#define PM PIC_AUXADC_ADC_BUSY_IN_GP_ADC_LPS_  T               L_RQST_CH9 PMIC_AUXADC_TRIM_CH0_E_SHCXO_LPS_                         \
	ADC_CON0
#define LPS_  MIC_AUXADC_ADC_BUSY_IN_GP_CXO_LPS_                        defie PMIC_AUXADC_TS_VBE_SEL_GP_CXO_LPS_  H9_MASK                   1C_AUXADC_ADC_BUSY_IN_T    TL K  WDC_A    4
#define PMIC_AUXT63ADC_CON0
#define LPS_  #define PMIC_AUXADC_ADLPS_2S K  WDC_A4
#define PMIC_AUXADCHLWAe PMIC_AUXADC_TS_VBE_SEL    TL K  WDC_AH9_MASK                  MIC_AUXADC_AVG_NUM_SELLPS_2S K  WDDR                       \
	ADC_CON0
#define LPS_  #define PMIC_AUXADC_ADLPS_2S K  WDSK                       0x1e PMIC_AUXADC_TS_VBE_SEL    TL K  WDSK                       6
#PMIC_AUXADC_CK_AON_MD_E_SHBUSY_IN_LPS_                        ADC_CON0
#define LPS_  #define PMIC_AUXADC_ADE_SHBUSY_IN_LPS_                         8
#define PMIC_AUXADC_AE_SHBUSY_IN_LPS_  FT                     C_AUXADC_ADC_BUSY_IN_TTHR                           \
	MT6359_AUXADC_CON13
#defTHRMIC_AUXADC_AVG_NUM_SELTHR                           0x1
#define PMIC_AUXADC_START_SW_STHR    MICPMLne PMIC#define PMIC_AUXADC_DIG_3_DSN_ESYLRIM_COMPTHR IMIC R   MP_ADDR               \
	M_AUXADC_CON13
#defTHRPMIC_AUXADC_START_SW_STHR IMIC R   MP_                 0x3
#d  8I PMIC_AUXADC_TEST_MODTHR IMIC R   MP_T                    2
#MIC_AUXADC_AVG_NUM_CH3THR IMB  inX  MP_ADDR               \
	_AUXADC_CON13
#defTHRPMIC_AUXADC_START_SW_STHR IMB  inX  MP_                        8I PMIC_AUXADC_TEST_MODTHR IMB  inX  MP_                3
#defe PMIC_AUXADC_BIT_SEL_MTHR IMB  i   _MP_ADDR               \
	_AUXADC_CON13
#defTHRPMIC_AUXADC_START_SW_STHR IMB  i   _MP_                        8I PMIC_AUXADC_TEST_MODTHR IMB  i   _MP_                3
#defe PMIC_AUXADC_BIT_SEL_ATHR VOL  inX                         59_AUXADC_CON13
#defTHR PMIC_AUXADC_BIT_SEL_MTHR VOL  inX                0x1
#definee PM PIC_AUXADC_ADC_BUSY_INTHR VOL  inX                  6
#define PMIC_AUXADC_ADC_2S_COMTHR IRQ IEPinX                         _AUXADC_CON13
#defTHR PMIC_AUXADC_BIT_SEL_MTHR IRQ IEPinX                 0x1
#defne PMIC_AUXADC_START_SW_STHR IRQ IEPinX  PMIC_AUXADC_AVG_NUM_LBA
1 PMIC_AUXADC_BIT_SEL_MTHR IMICinX                         59__AUXADC_CON13
#defTHR PMIC_AUXADC_BIT_SEL_MTHR IM  inX                       definne PMIC_AUXADC_START_SW_STHR IM  inX T               L_RQST_CH91 1MIC_AUXADC_AVG_NUM_CH3THR inX IRQ B                     \
	MT_AUXADC_CON13
#defTHR PMIC_AUXADC_BIT_SEL_MTHR inX IRQ B                     0x1
#ne PMIC_AUXADC_START_SW_STHR inX IRQ B T                       0  C_AUXADC_ADC_BUSY_IN_TTHR VOL  iISHIFT                  HLWUX_AUXADC_CON13
#defTHRMIC_AUXADC_AVG_NUM_CH3THR VOL  iISH               0x1
#definee PM PIC_AUXADC_ADC_BUSY_INTHR VOL  iI_CH9_MASK                   1PMIC_AUXADC_ADC_2S_COMTHR IRQ IEPiISHIFT                  HLWU_AUXADC_CON5
#defTHRMIC_AUXADC_AVG_NUM_CH3THR IRQ IEPiISH                0x1
#defne PMIC_AUXADC_START_SW_STHR IRQ IEPiI_CH9_MASK                  1 PMIC_AUXADC_BIT_SEL_MTHR IMICiISHIFT                  HLWUX_U_AUXADC_CON5
#defTHRMIC_AUXADC_AVG_NUM_CH3THR IM  iISH                      definne PMIC_AUXADC_START_SW_STHR IM  iI_CH9_MASK                   1 1MIC_AUXADC_AVG_NUM_CH3THR iIN_IRQ B                     \
	MTU_AUXADC_CON5
#defTHRMIC_AUXADC_AVG_NUM_CH3THR iIN_IRQ B                     0x1
#ne PMIC_AUXADC_START_SW_STHR iIN_IRQ B T                       0  C_AUXADC_ADC_BUSY_IN_TTHR IMBOUNCEHCOUN  inX                 U_AUXADC_CON5
#defTHR PMIC_AUXADC_BIT_SEL_ATHR IMBOUNCEHCOUN  inX                    IC_AUXADC_ADC_PWDB_SHITHR IMBOUNCEHCOUN  inX T                MIC_AUXADC_AVG_NUM_CH3THR IMBOUNCEHCOUN  iISHIFT             U_AUXADC_CON5
#defTHRC_AUXADC_ADC_BUSY_IN_TTHR IMBOUNCEHCOUN  iISH                   IC_AUXADC_ADC_PWDB_SHITHR IMBOUNCEHCOUN  iI_CH9_MASK          MIC_AUXADC_AVG_NUM_CH3THR HIFTE__3_ANA_MINOR_REV_ADDR                \
	MT6359_THRne PMIC_AUXADC_AVG_NUMTHR HIFTE_ine PMIC_AUXADC_ADC_MIC_AUXAD   MIC_AUXADC_ADC_BUSY_INTHR HIFTE_IFT                    0
#defin PMIC_AUXADC_BIT_SEL_MTHR T_SEL_MHIFR               \
	MT            \
	MT6359_THRne PMIC_AUXADC_AVG_NUMTHR T_SEL_MHIFR                     1
#ne PMIC_AUXADC_START_SW_STHR T_SEL_MHIFR  FT                      C_AUXADC_ADC_BUSY_IN_THR1_ADC_THR HWHIFT                  HLWU_AUXADC_CON5
#defTHRMIC_AUXADC_ADC_BUSY_IN_GP_ADC_THR HWH               0x1
#defin PMIMIC_AUXADC_AVG_NUM_SEL_GP_ADC_THR HWHH9_MASK                  MIC_AUXADC_AVG_NUM_SEL_GP_CXO_THR HWHIFT                  HLWU_AUXADC_CON5
#defTHRMIC_AUXADC_ADC_BUSY_IN_GP_CXO_THR HWH                0x1
#defne PMIC_AUXADC_START_SW_S_GP_CXO_THR HWHT                       0
         _FOMIC_AUXADCTHR  K  WDC_A    4
#define PMIC_AUXT6359_AUXADC_CON5
#defTHR#define PMIC_AUXADC_ADTHR  K  WDC_A                      define Y_BAT_PLUGIN_PCHR_SHIFTHR  K  WDC_AH9_MASK                   1PMIC_AUXADC_ADC_2S_COMTHR  K  WDDR                       \
	MT_AUXADC_CON5
#defTHR#define PMIC_AUXADC_ADTHR  K  WDSK                       0x1
#e Y_BAT_PLUGIN_PCHR_SHIFTHR  K  WDSK                       6
#deY_BAT_PLUGIN_PCHR_SHIFSG_HBUSY_IN_THR HWHIFT                  _AUXADC_CON5
#defTHR#define PMIC_AUXADC_ADSG_HBUSY_IN_THR HWH                   1
e PMIC_AUXADC_TS_VBE_SELSG_HBUSY_IN_THR HWHFT                    C_AUXADC_ADC_BUSY_IN_TMDR_SIMIC R   MP_ADDR               \
	M_AUXADC_CON5
#defMDR_SPMIC_AUXADC_ADC_2S_COMMDR_SIMIC R   MP_                        8I PMIC_AUXADC_TEST_MODMDR_SIMIC R   MP_H               3
#defiMIC_AUXADC_AVG_NUM_SELMDR_SIMIC                          \
	MTADC_BIT_SEL_SHIFTMDR_SPMIC_AUXADC_ADC_2S_COMMDR_SIMIC                     0x7
#define Y_BAT_PLUGIN_PCHR_SHIFMDR_SIMIC    PMIC_AUXADC_AVG_NUM_LBAT_SHeC_AUXADC_ADC_BUSY_IN_TMDR_SIMICWKU SHIFR  CN               \
	ADC_BIT_SEL_SHIFTMDR_SY_BAT_PLUGIN_PCHR_SHIFMDR_SIMICWKU SHIFR  CN                    IIMIC_AUXADC_AVG_NUM_SELMDR_SIMICWKU SHIFR  CN  H9_MASK         MIC_AUXADC_AVG_NUM_SELMDR_SIMICWKU SHIFR  CLR              \
	ADC_BIT_SEL_SHIFTMDR_SY_BAT_PLUGIN_PCHR_SHIFMDR_SIMICWKU SHIFR  CLR                   Y_BAT_PLUGIN_PCHR_SHIFMDR_SIMICWKU SHIFR  CLR H9_MASK         eC_AUXADC_ADC_BUSY_IN_TMDR_SIMICWKU SHIFR                      ADC_TRIM_CH3_SEL_MDR_S PMIC_AUXADC_BIT_SEL_MMDR_SIMICWKU SHIFR                       8
#define PMIC_AUXADC_AMDR_SIMICWKU SHIFR                  3
#d PMIC_AUXADC_ADC_BUSY_MDR_SIMICWKU SHIFR   MP_ADDR            ADC_TRIM_CH3_SEL_MDR_S PMIC_AUXADC_BIT_SEL_MMDR_SIMICWKU SHIFR   MP_                 8
#define PMIC_AUXADC_AMDR_SIMICWKU SHIFR   MP_H               
#define PMIC_AUXADC_AMDR_SIMICWKU S                          ADC_TRIM_CH3_SEL_MDR_S PMIC_AUXADC_BIT_SEL_MMDR_SIMICWKU S                     0x7
# 8
#define PMIC_AUXADC_AMDR_SIMICWKU S    PMIC_AUXADC_AVG_NUM_LB PMIC_AUXADC_BIT_SEL_MMDR_SIMICSRCLK   INXADC_DIG_3_DIG_MINOR_ADC_TRIM_CH3_SEL_MDR_S PMIC_AUXADC_BIT_SEL_MMDR_SIMICSRCLK   INXA              0x1
#RDY_BAT_PLUGIN_PCHR_SHIFMDR_SIMICSRCLK   INXA PMIC_AUXADC_AVG_NUI PMIC_AUXADC_TEST_MODMDR_SHIFTE__3_ANA_MINOR_REV_ADDR        _AUXADC_CON5
#defMDR_SI PMIC_AUXADC_TEST_MODMDR_SHIFTE_               0x1
#defineXAD  I PMIC_AUXADC_TEST_MODMDR_SHIFTE_IFT                    0
#def PMIC_AUXADC_ADC_BUSY_MDR_SHIFR               \
	MT6359_      _AUXADC_CON5
#defMDR_SI PMIC_AUXADC_TEST_MODMDR_SHIFR                   0x3
#d  0x1
RDY_BAT_PLUGIN_PCHR_SHIFMDR_SHIFR                  3
#defi  0x1
 C_AUXADC_ADC_BUSY_IN_THR1_ADC_MDR_S    4
#define PMIC_AUXT6359_AUXADC_CON5
#defMDR_S PMIC_AUXADC_BIT_SEL_ADDR ADC_MDR_S                  0x3
#define  IMIC_AUXADC_AVG_NUM_SEL_GP_ADC_MDR_SH                6
#define PMIC_AUXADC_ADC_2S_COME_SHCXO_MDR_S    4
#define PMIC_AUXT6359_AUXADC_CON5
#defMDR_S PMIC_AUXADC_BIT_SEL_ADDR CXO_MDR_S                      define Y_BAT_PLUGIN_PCHR_SHIF_GP_CXO_MDR_SH                6
#define eC_AUXADC_ADC_BUSY_IN_TMDR_S K  WDC_A    4
#define PMIC_AUXT635ADC_BIT_SEL_SHIFTMDR_SC_AUXADC_ADC_BUSY_IN_TMDR_S K  WDC_A                    0x1
#ne PMIC_AUXADC_START_SW_SMDR_S K  WDC_AT               L_RQST_CH9 PMIC_AUXADC_TRIM_CH0_MDR_S K  WDDR                       \
	MADC_BIT_SEL_SHIFTMDR_SC_AUXADC_ADC_BUSY_IN_TMDR_S K  WDSK                       0x1
A_MINOR_REV_ADDR _ADC_BUMDR_S K  WDSK                       6
#de PMIC_AUXADC_TEST_MODE_SHBUSY_IN_MDR_S    4
#define PMIC_AUXTADC_BIT_SEL_SHIFTMDR_SC_AUXADC_ADC_BUSY_IN_TE_SHBUSY_IN_MDR_S                 0x3
#de PMIC_AUXADC_CK_AON_MD_E_SHBUSY_IN_MDR_SH                6
#defeC_AUXADC_ADC_BUSY_IN_TDCXOTMDR_SIMICWKU SHIFR  CN             _AUXADC_CON13
#deFCXOTMDR_SPMIC_AUXADC_CK_AON_MD_DCXOTMDR_SIMICWKU SHIFR  CN               IIMIC_AUXADC_AVG_NUM_SELDCXOTMDR_SIMICWKU SHIFR  CN  H          MIC_AUXADC_AVG_NUM_SELFCXOTMDR_SIMICWKU SHIFR  CLR            _AUXADC_CON13
#deFCXOTMDR_SPMIC_AUXADC_CK_AON_MD_DCXOTMDR_SIMICWKU SHIFR  CLR            e PMIC_AUXADC_CK_AON_MD_DCXOTMDR_SIMICWKU SHIFR  CLR H          eC_AUXADC_ADC_BUSY_IN_TDCXOTMDR_SIMICWKU SC_A    4
#define PMIC_AUXADC_CON13
#deFCXOTMDR_S        0
#define PMICFCXOTMDR_SIMICWKU SC_A                   8
#define PMIC_AUXADC_AFCXOTMDR_SIMICWKU SC_AH                6MIC_AUXADC_AVG_NUM_SELFCXOTMDR_SIMICWKU SHIFR   MP_ADDR       _AUXADC_CON13
#deFCXOTMDR_S        0
#define PMICFCXOTMDR_SIMICWKU SHIFR   MP_           e PMIC_AUXADC_CK_AON_MD_DCXOTMDR_SIMICWKU SHIFR   MP_H          PMIC_AUXADC_CK_AON_MD_DCXOTMDR_SIMICWKU SHIFR  IFT            ADC_BIT_SEL_SHIFTFCXOTMDR_S        0
#define PMICFCXOTMDR_SIMICWKU SHIFR                   PMIC_AUXADC_CK_AON_MD_DCXOTMDR_SIMICWKU SHIFR                         0
#define PMIC_GP_ADC_DCXOTMDR_S                      ADC_CON0
#define DCXOTMDR_SIC_AUL         0S7LWdefinHADC_DCXOTMDR_S                       8  IMIC_AUXADC_AVG_NUM_SEL_GP_ADC_DCXOTMDR_S PMIC_AUXADC_AVG_NUe PMIC_AUXADC_AVG_NUM_SEL_GP_CXO_DCXOTMDR_S                      ADC_CON0
#define DCXOTMDR_SIC_AUL         0S7LWdefinHCXO_DCXOTMDR_S                       8
#define PMIC_AUXADC_AE_SHCXO_DCXOTMDR_SFT                     C_AUXADC_ADC_BUSY_IN_THR1_BUSY_IN_DCXOTMDR_S                  ADC_CON0
#define DCXOTMDR_S PMIC_AUXADC_BIT_SEL_ADDR BUSY_IN_DCXOTMDR_S                   8
#define PMIC_AUXADC_ADDR BUSY_IN_DCXOTMDR_SFT                 C_AUXADC_ADC_BUSY_IN_TRSV_1RSV0__3_ANA_MINOR_REV_ADDR                \
	MT6359_RSV_1_AUXADC_ADC_BUSY_IN_TRSV_1RSV0_ine PMIC_AUXADC_ADC_MIC_AUXAD   I IMIC_AUXADC_AVG_NUM_SELRSV_1RSV0_                3
#defi  0x1
#R_BAT_PLUGIN_PCHR_SHIFNEW_PRIORITY_LIST_ MP_ADDR                     \
	MT6359_PRIFNEW_BAT_PLUGIN_PCHR_SHIFNEW_PRIORITY_LIST_ MP_                   8
#define PMIC_AUXADC_ANEW_PRIORITY_LIST_ MP_H                6MIC_AUXADC_AVG_NUM_SELSAMPLE_LIST_15_0__3_ANA_MINOR_REV_ADDR         \
	MT6359_SPL_LIST_MIC_AUXADC_AVG_NUM_SELSAMPLE_LIST_15_0_                      d 8e PMIC_AUXADC_AVG_NUM_SELSAMPLE_LIST_15_0_H               3
#defiMIC_AUXADC_AVG_NUM_SELSAMPLE_LIST_31_1                               \
	MT6359_SPL_LIST_
#define PMIC_AUXADC_ASAMPLE_LIST_31_1                          e PMIC_AUXADC_AVG_NUM_SELSAMPLE_LIST_31_1   PMIC_AUXADC_AVG_NUe PMIC_AUXADC_AVG_NUM_SELSAMPLE_LIST_33_3                        ADC_CON0
#define SPL_LIST_        0
#define PMICSAMPLE_LIST_33_3                   0x3
# 8I PMIC_AUXADC_TEST_MODSAMPLE_LIST_33_3   PMIC_AUXADC_AVG_NUe PMIC_AUXADC_AVG_BU K TOP  NAYUXADC_DIG_3_DIG_MINOR_REV_ADDR    ADC_CON0
#BU K TOP DSNYUXIC_AUXADC_ADC_BU K TOP  NAYUXAASK                  0x1
#define PMIC_AUXADC_AVG_BU K TOP  NAYUXA                    6
#define PMIC_AUXADC_AVG_BU K TOP DT  UXADC_DIG_3_DIG_MINOR_REV_ADDR    ADC_CON0
#BU K TOP DSNYUXIC_AUXADC_ADC_BU K TOP DT  UXAfine PMIC_AUXADLT_SEL_MASK efine PMIC_AUXADC_AVG_BU K TOP DT  UXA                 6
#define     8IC_AUXADC_AVG_BU K TOP  NAYMINOR_REV                  \
	    ADC_CON0
#BU K TOP DSNYREVPMIC_AUXADC_ADCBU K TOP  NAYMINOR_REV                     0x1
A_MIC_AUXADC_AVG_BU K TOP  NAYMINOR_REV _3_DSN_CBS_SHIFT    ne PMIC_AUXADC_AVG_BU K TOP  NAYMAJOR_REV                  \
	    ADC_CON0
#BU K TOP DSNYREVPMIC_AUXADC_ADCBU K TOP  NAYMAJOR_REV ine PMIC_AUXADC_ADC_0x1
A_MIC_AUXADC_AVG_BU K TOP  NAYMAJOR_REV _3_DSN_CBS_SHIFT        4IC_AUXADC_AVG_BU K TOP DT  MINOR_REV                  \
	    ADC_CON0
#BU K TOP DSNYREVPMIC_AUXADC_ADCBU K TOP DT  MINOR_REV ine PMIC_AUXADC_ADC_0x1
A_MIC_AUXADC_AVG_BU K TOP DT  MINOR_REV _3_DSN_CBS_SHIFT        8IC_AUXADC_AVG_BU K TOP DT  MAJOR_REV                  \
	    ADC_CON0
#BU K TOP DSNYREVPMIC_AUXADC_ADCBU K TOP DT  MAJOR_REV ine PMIC_AUXADC_ADC_0x1
A_MIC_AUXADC_AVG_BU K TOP DT  MAJOR_REV _3_DSN_CBS_SHIFT        n PMIC_AUXADC_BIBU K TOP CB                     \
	MT63 \
	    ADC_CON0
#BU K TOP DBIPMIC_AUXADC_BIBU K TOP CB                         0x1
#defin# 8I PMIC_AUXADC_TBU K TOP CB  MICPMLne PMIC#define PMIC_AUXADC_PMIC_AUXADC_AVG_BU K TOP BIM     4
#define PMIC_AUXT633 \
	    ADC_CON0
#BU K TOP DBIPMIC_AUXADC_BIBU K TOP BIM                0x1
#define
#defin# 8I PMIC_AUXADC_TBU K TOP BIM EXTD_SHIFT                         PMIC_AUXADC_BIBU K TOP ES                   \
	MT6359 \
	    ADC_CON0
#BU K TOP DBIPMIC_AUXADC_BIBU K TOP ES                 0x1
#define
#defin# 8PMIC_AUXADC_AVG_BU K TOP ES  SHIFT                   6








8IC_AUXADC_AVG_BU K TOP FP                          59 \
	    ADC_CON0
#BU K TOP DXIPMIC_AUXADC_BIBU K TOP FP                 0x1
#define
#defin# 8PMIC_AUXADC_AVG_BU K TOP FP                    4
#defin
#defin#  PMIC_AUXADC_TBU K TOP CLK_OFFSE_S    4
#define PMIC_AUXT6359_AUXADC_COBU K TOP PAM  PMIC_AUXADC_TBU K TOP CLK_OFFSE_S               0x1
#definee PM  PMIC_AUXADC_TBU K TOP CLK_OFFSE_SH                6
#define PMIC_AUXADC_ADCBU K TOP RST_OFFSE_S    4
#define PMIC_AUXT6359_AUXADC_COBU K TOP PAM  PMIC_AUXADC_TBU K TOP RST_OFFSE_S               0x1
#definee PM  PMIC_AUXADC_TBU K TOP RST_OFFSE_SH                6
#define 8IC_AUXADC_AVG_BU K TOP INT_OFFSE_S    4
#define PMIC_AUXT6359_AUXADC_COBU K TOP PAM1IC_AUXADC_AVG_BU K TOP INT_OFFSE_S               0x1
#definee PM  PMIC_AUXADC_TBU K TOP INT_OFFSE_SH                6
#define PMIC_AUXADC_ADCBU K TOP INT_L                          \
	MT63_AUXADC_COBU K TOP PAM1IC_AUXADC_AVG_BU K TOP INT_L                          0x1
#de PM  PMIC_AUXADC_TBU K TOP INT_L   MICPMLne PMIC#define PMIC_AUXA8IC_AUXADC_AVG_RGTBU K32KS K PD                         \
	MT6_AUXADC_COBU K TOP CLK_CON0IC_AUXADC_AVG_RGTBU K32KS K PD                   0x3
#d  0x1
RDY_BAT_PLUGIN_PCRGTBU K32KS K PD  IFT                    0
#def PMIC_AUXADC_ADRGTBU K1MS K PD                         \
	MT66_AUXADC_COBU K TOP CLK_CON0IC_AUXADC_AVG_RGTBU K1MS K PD                         0x1
#de PY_BAT_PLUGIN_PCRGTBU K1MS K PD  IFT                    0
#defin_BAT_PLUGIN_PCRGTBU K26MS K PD                         \
	MT6_AUXADC_COBU K TOP CLK_CON0IC_AUXADC_AVG_RGTBU K26MS K PD                   0x3
#d  0x1
RDY_BAT_PLUGIN_PCRGTBU K26MS K PD  IFT                    0
#def2_BAT_PLUGIN_PCRGTBU K_VPA  NAY2MS K PD                       _AUXADC_COBU K TOP CLK_CON0IC_AUXADC_AVG_RGTBU K_VPA  NAY2MS K PD                     1
e PMIC_AUXADC_TS_RGTBU K_VPA  NAY2MS K PD  IFT                  3MIC_AUXADC_TS_RGTBU K_TOP CLK_CON0_SE_S    4
#define PMIC_AUX_AUXADC_COBU K TOP CLK_CON0_SE_MIC_AUXADC_TS_RGTBU K_TOP CLK_CON0_SE_S                        e PMIC_AUXADC_AVG_RGTBU K_TOP CLK_CON0_SE_S PMIC_AUXADC_AVG_NUe PMIC_AUXADC_AVG_RGTBU K_TOP CLK_CON0_CLR              \
	IC_AUX_AUXADC_COBU K TOP CLK_CON0_CLRIC_AUXADC_AVG_RGTBU K_TOP CLK_CON0_CLR                         e PMIC_AUXADC_AVG_RGTBU K_TOP CLK_CON0_CLR H9_MASK         _NUe PMIC_AUXADC_AVG_RGTBU K32KS K PD  HW                          \_AUXADC_COBU K TOP CLK_HW   CON0IC_AUXADC_AVG_RGTBU K32KS K PD  HW                       0x1
A_MINOR_REV_ADDR RGTBU K32KS K PD  HW   _3_DSN_CBS_SHIFT    ne PMIC_AUXADC_AVG_RGTBU K1MS K PD  HW                          \\_AUXADC_COBU K TOP CLK_HW   CON0IC_AUXADC_AVG_RGTBU K1MS K PD  HW                       0x1
#e Y_BAT_PLUGIN_PCRGTBU K1MS K PD  HW                       6
#deY_BAT_PLUGIN_PCRGTBU K26MS K PD  HW                          \_AUXADC_COBU K TOP CLK_HW   CON0IC_AUXADC_AVG_RGTBU K26MS K PD  HW                       0x1
A_MINOR_REV_ADDR RGTBU K26MS K PD  HW                       6
#d2_BAT_PLUGIN_PCRGTBU K_SLEEP CTRLDDR                       \
	ADC_CON0
#BU K TOP CLK_HW   CON0IC_AUXADC_AVG_RGTBU K_SLEEP CTRLDDR                    0x3
#de PMIC_AUXADC_CK_RGTBU K_SLEEP CTRLDDR                       6
#3MIC_AUXADC_TS_RGTBU K_TOP CLK_HW   CON0_SE_S    4
#define PMIADC_CON0
#BU K TOP CLK_HW   CON0_SE_MIC_AUXADC_TS_RGTBU K_TOP CLK_HW   CON0_SE_S                   I PMIC_AUXADC_AVG_RGTBU K_TOP CLK_HW   CON0_SE_SH9_MASK          MIC_AUXADC_AVG_RGTBU K_TOP CLK_HW   CON0_CLR              \
	IADC_CON0
#BU K TOP CLK_HW   CON0_CLRIC_AUXADC_AVG_RGTBU K_TOP CLK_HW   CON0_CLR                    I PMIC_AUXADC_AVG_RGTBU K_TOP CLK_HW   CON0_CLR H9_MASK         _MIC_AUXADC_AVG_RGTINT_   VPU_OC                        \
	MT66_AUXADC_COBU K TOP INT_CON0IC_AUXADC_AVG_RGTINT_   VPU_OC                        0x1
#de PY_BAT_PLUGIN_PCRGTINT_   VPU_OC                 3
#defi  0x1
#R_BAT_PLUGIN_PCRGTINT_   VCORE_OC                        \
	MT_AUXADC_COBU K TOP INT_CON0IC_AUXADC_AVG_RGTINT_   VCORE_OC                   0x7
#define Y_BAT_PLUGIN_PCRGTINT_   VCORE_OC  PMIC_AUXADC_AVG_NUM_LBAT_SHe_BAT_PLUGIN_PCRGTINT_   VGPU11_OC                        \
	M_AUXADC_COBU K TOP INT_CON0IC_AUXADC_AVG_RGTINT_   VGPU11_OC                       define Y_BAT_PLUGIN_PCRGTINT_   VGPU11_OC  PMIC_AUXADC_AVG_NUM_LBAT_S2_BAT_PLUGIN_PCRGTINT_   VGPU12_OC                        \
	M_AUXADC_COBU K TOP INT_CON0IC_AUXADC_AVG_RGTINT_   VGPU12_OC                       define Y_BAT_PLUGIN_PCRGTINT_   VGPU12_OC  PMIC_AUXADC_AVG_NUM_LBAT_S3MIC_AUXADC_TS_RGTINT_   VDR  M_OC                        \
	M_AUXADC_COBU K TOP INT_CON0IC_AUXADC_AVG_RGTINT_   VDR  M_OC                       define Y_BAT_PLUGIN_PCRGTINT_   VDR  M_OC  PMIC_AUXADC_AVG_NUM_LBAT_S4_BAT_PLUGIN_PCRGTINT_   VPROC1_OC                        \
	M_AUXADC_COBU K TOP INT_CON0IC_AUXADC_AVG_RGTINT_   VPROC1_OC                       define Y_BAT_PLUGIN_PCRGTINT_   VPROC1_OC  PMIC_AUXADC_AVG_NUM_LBAT_S5_BAT_PLUGIN_PCRGTINT_   VPROC2_OC                        \
	M_AUXADC_COBU K TOP INT_CON0IC_AUXADC_AVG_RGTINT_   VPROC2_OC                       define Y_BAT_PLUGIN_PCRGTINT_   VPROC2_OC  PMIC_AUXADC_AVG_NUM_LBAT_S6_BAT_PLUGIN_PCRGTINT_   VS1_OC                        \
	M
	M_AUXADC_COBU K TOP INT_CON0IC_AUXADC_AVG_RGTINT_   VS1_OC                       definfine Y_BAT_PLUGIN_PCRGTINT_   VS1_OC  PMIC_AUXADC_AVG_NUM_LBAT_SSSS7_BAT_PLUGIN_PCRGTINT_   VS2_OC                        \
	M
	M_AUXADC_COBU K TOP INT_CON0IC_AUXADC_AVG_RGTINT_   VS2_OC                       definfine Y_BAT_PLUGIN_PCRGTINT_   VS2_OC  PMIC_AUXADC_AVG_NUM_LBAT_S XA8IC_AUXADC_AVG_RGTINT_   VPA_OC                        \
	MT66_AUXADC_COBU K TOP INT_CON0IC_AUXADC_AVG_RGTINT_   VPA_OC                        0x1
#de PY_BAT_PLUGIN_PCRGTINT_   VPA_OC  PMIC_AUXADC_AVG_NUM_LBAT_S XA9IC_AUXADC_AVG_RGTBU K_TOP INT_   CON0_SE_S    4
#define PMIC__AUXADC_COBU K TOP INT_CON0_SE_MIC_AUXADC_TS_RGTBU K_TOP INT_   CON0_SE_S              0x1
#RDI PMIC_AUXADC_AVG_RGTBU K_TOP INT_   CON0_SE_S PMIC_AUXADC_AVG_NU PMIC_AUXADC_TRRGTBU K_TOP INT_   CON0_CLR              \
	IC__AUXADC_COBU K TOP INT_CON0_CLRIC_AUXADC_AVG_RGTBU K_TOP INT_   CON0_CLR               0x1
#RDI PMIC_AUXADC_AVG_RGTBU K_TOP INT_   CON0_CLR H9_MASK         _NU0IC_AUXADC_AVG_RGTINT_     VPU_OC                        \
	MT_AUXADC_COBU K TOP INT_     CON0IC_AUXADC_AVG_RGTINT_     VPU_OC                   0x7
#define Y_BAT_PLUGIN_PCRGTINT_     VPU_OC  PMIC_AUXADC_AVG_NUM_LBAT_S 0IC_AUXADC_AVG_RGTINT_     VCORE_OC                        \
	_AUXADC_COBU K TOP INT_     CON0IC_AUXADC_AVG_RGTINT_     VCORE_OC                   0x7
#defe Y_BAT_PLUGIN_PCRGTINT_     VCORE_OC  PMIC_AUXADC_AVG_NUM_LBAT_Y_BAT_PLUGIN_PCRGTINT_     VGPU11_OC                        \
_AUXADC_COBU K TOP INT_     CON0IC_AUXADC_AVG_RGTINT_     VGPU11_OC                       defe Y_BAT_PLUGIN_PCRGTINT_     VGPU11_OC  PMIC_AUXADC_AVG_NUM_LBAT2_BAT_PLUGIN_PCRGTINT_     VGPU12_OC                        \
_AUXADC_COBU K TOP INT_     CON0IC_AUXADC_AVG_RGTINT_     VGPU12_OC                       defe Y_BAT_PLUGIN_PCRGTINT_     VGPU12_OC  PMIC_AUXADC_AVG_NUM_LBAT3MIC_AUXADC_TS_RGTINT_     VDR  M_OC                        \
_AUXADC_COBU K TOP INT_     CON0IC_AUXADC_AVG_RGTINT_     VDR  M_OC                       defe Y_BAT_PLUGIN_PCRGTINT_     VDR  M_OC  PMIC_AUXADC_AVG_NUM_LBAT4_BAT_PLUGIN_PCRGTINT_     VPROC1_OC                        \
_AUXADC_COBU K TOP INT_     CON0IC_AUXADC_AVG_RGTINT_     VPROC1_OC                       defe Y_BAT_PLUGIN_PCRGTINT_     VPROC1_OC  PMIC_AUXADC_AVG_NUM_LBAT5_BAT_PLUGIN_PCRGTINT_     VPROC2_OC                        \
_AUXADC_COBU K TOP INT_     CON0IC_AUXADC_AVG_RGTINT_     VPROC2_OC                       defe Y_BAT_PLUGIN_PCRGTINT_     VPROC2_OC  PMIC_AUXADC_AVG_NUM_LBAT6_BAT_PLUGIN_PCRGTINT_     VS1_OC                        \
	M
_AUXADC_COBU K TOP INT_     CON0IC_AUXADC_AVG_RGTINT_     VS1_OC                       definfe Y_BAT_PLUGIN_PCRGTINT_     VS1_OC  PMIC_AUXADC_AVG_NUM_LBAT_SS7_BAT_PLUGIN_PCRGTINT_     VS2_OC                        \
	M
_AUXADC_COBU K TOP INT_     CON0IC_AUXADC_AVG_RGTINT_     VS2_OC                       definfe Y_BAT_PLUGIN_PCRGTINT_     VS2_OC  PMIC_AUXADC_AVG_NUM_LBAT_S 8IC_AUXADC_AVG_RGTINT_     VPA_OC                        \
	MT_AUXADC_COBU K TOP INT_     CON0IC_AUXADC_AVG_RGTINT_     VPA_OC                        0x1
#e Y_BAT_PLUGIN_PCRGTINT_     VPA_OC  PMIC_AUXADC_AVG_NUM_LBAT_S 9IC_AUXADC_AVG_RGTBU K_TOP INT_     CON0_SE_S    4
#define PMIADC_CON0
#BU K TOP INT_     CON0_SE_IC_AUXADC_AVG_RGTBU K_TOP INT_     CON0_SE_S                   I PMIC_AUXADC_AVG_RGTBU K_TOP INT_     CON0_SE_SH9_MASK          MIC_AUXADC_AVG_RGTBU K_TOP INT_     CON0_CLR              \
	IADC_CON0
#BU K TOP INT_     CON0_CLRIC_AUXADC_AVG_RGTBU K_TOP INT_     CON0_CLR                    I PMIC_AUXADC_AVG_RGTBU K_TOP INT_     CON0_CLR H9_MASK         _MIC_AUXADC_AVG_RGTINT_HIFTUS VPU_OC                        \
	ADC_CON0
#BU K TOP INT_HIFTUSMIC_AUXADC_AVG_RGTINT_HIFTUS VPU_OC                   0x7
#defe Y_BAT_PLUGIN_PCRGTINT_HIFTUS VPU_OC T               L_RQST_CH9 PMIC_AUXADC_TRRGTINT_HIFTUS VCORE_OC                        \ADC_CON0
#BU K TOP INT_HIFTUSMIC_AUXADC_AVG_RGTINT_HIFTUS VCORE_OC                   0x7
#de Y_BAT_PLUGIN_PCRGTINT_HIFTUS VCORE_OC  PMIC_AUXADC_AVG_NUM_LBAY_BAT_PLUGIN_PCRGTINT_HIFTUS VGPU11_OC                        ADC_CON0
#BU K TOP INT_HIFTUSMIC_AUXADC_AVG_RGTINT_HIFTUS VGPU11_OC                       de Y_BAT_PLUGIN_PCRGTINT_HIFTUS VGPU11_OC  PMIC_AUXADC_AVG_NUM_LB2_BAT_PLUGIN_PCRGTINT_HIFTUS VGPU12_OC                        ADC_CON0
#BU K TOP INT_HIFTUSMIC_AUXADC_AVG_RGTINT_HIFTUS VGPU12_OC                       de Y_BAT_PLUGIN_PCRGTINT_HIFTUS VGPU12_OC  PMIC_AUXADC_AVG_NUM_LB3MIC_AUXADC_TS_RGTINT_HIFTUS VDR  M_OC                        ADC_CON0
#BU K TOP INT_HIFTUSMIC_AUXADC_AVG_RGTINT_HIFTUS VDR  M_OC                       de Y_BAT_PLUGIN_PCRGTINT_HIFTUS VDR  M_OC  PMIC_AUXADC_AVG_NUM_LB4_BAT_PLUGIN_PCRGTINT_HIFTUS VPROC1_OC                        ADC_CON0
#BU K TOP INT_HIFTUSMIC_AUXADC_AVG_RGTINT_HIFTUS VPROC1_OC                       de Y_BAT_PLUGIN_PCRGTINT_HIFTUS VPROC1_OC  PMIC_AUXADC_AVG_NUM_LB5_BAT_PLUGIN_PCRGTINT_HIFTUS VPROC2_OC                        ADC_CON0
#BU K TOP INT_HIFTUSMIC_AUXADC_AVG_RGTINT_HIFTUS VPROC2_OC                       de Y_BAT_PLUGIN_PCRGTINT_HIFTUS VPROC2_OC  PMIC_AUXADC_AVG_NUM_LB6_BAT_PLUGIN_PCRGTINT_HIFTUS VS1_OC                        \
	ADC_CON0
#BU K TOP INT_HIFTUSMIC_AUXADC_AVG_RGTINT_HIFTUS VS1_OC                       defie Y_BAT_PLUGIN_PCRGTINT_HIFTUS VS1_OC  PMIC_AUXADC_AVG_NUM_LBAT_7_BAT_PLUGIN_PCRGTINT_HIFTUS VS2_OC                        \
	ADC_CON0
#BU K TOP INT_HIFTUSMIC_AUXADC_AVG_RGTINT_HIFTUS VS2_OC                       defie Y_BAT_PLUGIN_PCRGTINT_HIFTUS VS2_OC  PMIC_AUXADC_AVG_NUM_LBAT_8IC_AUXADC_AVG_RGTINT_HIFTUS VPA_OC                        \
	ADC_CON0
#BU K TOP INT_HIFTUSMIC_AUXADC_AVG_RGTINT_HIFTUS VPA_OC                        0x1e Y_BAT_PLUGIN_PCRGTINT_HIFTUS VPA_OC  PMIC_AUXADC_AVG_NUM_LBAT_9IC_AUXADC_AVG_RGTINT_RAW_HIFTUS VPU_OC                       ADC_CON0
#BU K TOP INT_RAW_HIFTUSMIC_AUXADC_AVG_RGTINT_RAW_HIFTUS VPU_OC                        8
#define PMIC_ARGTINT_RAW_HIFTUS VPU_OC H9_MASK         _NUe PMIC_AUXADC_AVG_RGTINT_RAW_HIFTUS VCORE_OC                     ADC_CON0
#BU K TOP INT_RAW_HIFTUSMIC_AUXADC_AVG_RGTINT_RAW_HIFTUS VCORE_OC                   0x 8
#define PMIC_ARGTINT_RAW_HIFTUS VCORE_OC  PMIC_AUXADC_AVG_NUM
#define PMIC_ARGTINT_RAW_HIFTUS VGPU11_OC                    ADC_CON0
#BU K TOP INT_RAW_HIFTUSMIC_AUXADC_AVG_RGTINT_RAW_HIFTUS VGPU11_OC                     8
#define PMIC_ARGTINT_RAW_HIFTUS VGPU11_OC  PMIC_AUXADC_AVG_NU2_BAT_PLUGIN_PCRGTINT_RAW_HIFTUS VGPU12_OC                    ADC_CON0
#BU K TOP INT_RAW_HIFTUSMIC_AUXADC_AVG_RGTINT_RAW_HIFTUS VGPU12_OC                     8
#define PMIC_ARGTINT_RAW_HIFTUS VGPU12_OC  PMIC_AUXADC_AVG_NU3MIC_AUXADC_TS_RGTINT_RAW_HIFTUS VDR  M_OC                    ADC_CON0
#BU K TOP INT_RAW_HIFTUSMIC_AUXADC_AVG_RGTINT_RAW_HIFTUS VDR  M_OC                     8
#define PMIC_ARGTINT_RAW_HIFTUS VDR  M_OC  PMIC_AUXADC_AVG_NU4_BAT_PLUGIN_PCRGTINT_RAW_HIFTUS VPROC1_OC                    ADC_CON0
#BU K TOP INT_RAW_HIFTUSMIC_AUXADC_AVG_RGTINT_RAW_HIFTUS VPROC1_OC                     8
#define PMIC_ARGTINT_RAW_HIFTUS VPROC1_OC  PMIC_AUXADC_AVG_NU5_BAT_PLUGIN_PCRGTINT_RAW_HIFTUS VPROC2_OC                    ADC_CON0
#BU K TOP INT_RAW_HIFTUSMIC_AUXADC_AVG_RGTINT_RAW_HIFTUS VPROC2_OC                     8
#define PMIC_ARGTINT_RAW_HIFTUS VPROC2_OC  PMIC_AUXADC_AVG_NU6_BAT_PLUGIN_PCRGTINT_RAW_HIFTUS VS1_OC                       ADC_CON0
#BU K TOP INT_RAW_HIFTUSMIC_AUXADC_AVG_RGTINT_RAW_HIFTUS VS1_OC                        8
#define PMIC_ARGTINT_RAW_HIFTUS VS1_OC  PMIC_AUXADC_AVG_NUM_L7_BAT_PLUGIN_PCRGTINT_RAW_HIFTUS VS2_OC                       ADC_CON0
#BU K TOP INT_RAW_HIFTUSMIC_AUXADC_AVG_RGTINT_RAW_HIFTUS VS2_OC                        8
#define PMIC_ARGTINT_RAW_HIFTUS VS2_OC  PMIC_AUXADC_AVG_NUM_L8IC_AUXADC_AVG_RGTINT_RAW_HIFTUS VPA_OC                       ADC_CON0
#BU K TOP INT_RAW_HIFTUSMIC_AUXADC_AVG_RGTINT_RAW_HIFTUS VPA_OC                        8
#define PMIC_ARGTINT_RAW_HIFTUS VPA_OC  PMIC_AUXADC_AVG_NUM_L9IC_AUXADC_AVG_RGTVOWTBU K_VCORE_DVS_DON                      ADC_TRIM_CBU K TOP VOWTCONIC_AUXADC_AVG_RGTVOWTBU K_VCORE_DVS_DON                    0x 8
#define PMIC_ARGTVOWTBU K_VCORE_DVS_DON                  3
#d PMIC_AUXADC_ADRGTVOWTBU K_VCORE_DVS_ WDDR                    ADC_TRIM_CBU K TOP VOWTCONIC_AUXADC_AVG_RGTVOWTBU K_VCORE_DVS_ WDSK                     8
#define PMIC_ARGTVOWTBU K_VCORE_DVS_ WDSK                    PMIC_AUXADC_CK_RGTBU K_STB   M     4
#define PMIC_AUXT633 \
	 ADC_TRIM_CBU K TOP STB CONIC_AUXADC_AVG_RGTBU K_STB   M fine PMIC_AUXADLT_SEL_MASK efine 1PMIC_AUXADC_AVG_RGTBU K_STB   M                     6
#define PMIC_AUXADC_AVG_RGTBU K_VGPTLiINFREQ_LATENCY   M     4
#define ADC_TRIM_CBU K TOP VGPTLiINFREQ_CONIC_AUXADC_AVG_RGTBU K_VGPTLiINFREQ_LATENCY   M fine PMIC_AUXA PM  PMIC_AUXADC_TRGTBU K_VGPTLiINFREQ_LATENCY   M               MIC_AUXADC_AVG_RGTBU K_VGPTLiINFREQ_DURATIOEPinX              ADC_TRIM_CBU K TOP VGPTLiINFREQ_CONIC_AUXADC_AVG_RGTBU K_VGPTLiINFREQ_DURATIOEPinX fine PMIC_AUX  MIC_AUXADC_ADC_RGTBU K_VGPTLiINFREQ_DURATIOEPinX              8IC_AUXADC_AVG_RGTBU K VPA_iINFREQ_LATENCY   M     4
#define  ADC_TRIM_CBU K TOP VPA_iINFREQ_CONIC_AUXADC_AVG_RGTBU K_VPA_iINFREQ_LATENCY   M fine PMIC_AUXAD PM  PMIC_AUXADC_TRGTBU K_VPA_iINFREQ_LATENCY   M                0IC_AUXADC_AVG_RGTBU K_VPA iINFREQ_DURATIOEPinX               ADC_TRIM_CBU K TOP VPA_iINFREQ_CONIC_AUXADC_AVG_RGTBU K_VPA_iINFREQ_DURATIOEPinX fine PMIC_AUX
A_MIC_AUXADC_AVG_RGTBU K_VPA_iINFREQ_DURATIOEPinX               8IC_AUXADC_AVG_RGTBU K VPU_OC HD  IIFTUS                      _AUXADC_COBU K TOP OC CON0IC_AUXADC_AVG_RGTBU K_VPU_OC HD  IIFTUS                    1
e PMIC_AUXADC_TS_RGTBU K_VPU_OC HD  IIFTUS                     60IC_AUXADC_AVG_RGTBU K_VCORE_OC  D  IIFTUS                    _AUXADC_COBU K TOP OC CON0IC_AUXADC_AVG_RGTBU K_VCORE_OC  D  IIFTUS                     8
#define PMIC_ARGTBU K_VCORE_OC  D  IIFTUS                    
#define PMIC_ARGTBU K_VGPU11_OC  D  IIFTUS                   _AUXADC_COBU K TOP OC CON0IC_AUXADC_AVG_RGTBU K_VGPU11_OC  D  IIFTUS                    8
#define PMIC_ARGTBU K_VGPU11_OC  D  IIFTUS                   2_BAT_PLUGIN_PCRGTBU K_VGPU12_OC  D  IIFTUS                   _AUXADC_COBU K TOP OC CON0IC_AUXADC_AVG_RGTBU K_VGPU12_OC  D  IIFTUS                    8
#define PMIC_ARGTBU K_VGPU12_OC  D  IIFTUS                   3MIC_AUXADC_TS_RGTBU K_VDR  M_OC  D  IIFTUS                   _AUXADC_COBU K TOP OC CON0IC_AUXADC_AVG_RGTBU K_VDR  M_OC  D  IIFTUS                    8
#define PMIC_ARGTBU K_VDR  M_OC  D  IIFTUS                   4_BAT_PLUGIN_PCRGTBU K_VPROC1_OC  D  IIFTUS                   _AUXADC_COBU K TOP OC CON0IC_AUXADC_AVG_RGTBU K_VPROC1_OC  D  IIFTUS                    8
#define PMIC_ARGTBU K_VPROC1_OC  D  IIFTUS                   5_BAT_PLUGIN_PCRGTBU K_VPROC2_OC  D  IIFTUS                   _AUXADC_COBU K TOP OC CON0IC_AUXADC_AVG_RGTBU K_VPROC2_OC  D  IIFTUS                    8
#define PMIC_ARGTBU K_VPROC2_OC  D  IIFTUS                   6_BAT_PLUGIN_PCRGTBU K_VS1_OC  D  IIFTUS                      _AUXADC_COBU K TOP OC CON0IC_AUXADC_AVG_RGTBU K_VS1_OC  D  IIFTUS                    1
e PMIC_AUXADC_TS_RGTBU K_VS1_OC  D  IIFTUS                     6MIC_AUXADC_ADC_RGTBU K_VS2_OC  D  IIFTUS                      _AUXADC_COBU K TOP OC CON0IC_AUXADC_AVG_RGTBU K_VS2_OC  D  IIFTUS                    1
e PMIC_AUXADC_TS_RGTBU K_VS2_OC  D  IIFTUS                      8IC_AUXADC_AVG_RGTBU K VPA_OC HD  IIFTUS                      _AUXADC_COBU K TOP OC CON0IC_AUXADC_AVG_RGTBU K_VPA_OC HD  IIFTUS                    1
e PMIC_AUXADC_TS_RGTBU K_VPA OC  D  IIFTUS                      9IC_AUXADC_AVG_BU K TOP WRITE_KEY                        \
	MT_AUXADC_COBU K TOP KEY PROTIC_AUXADC_AVG_BU K TOP WRITE_KEY                        0x1
#e I PMIC_AUXADC_AVG_BU K TOP WRITE_KEY  PMIC_AUXADC_AVG_NUM_LBAT_S 0IC_AUXADC_AVG_BU K_VPU_WDTDBGTVO MP_ADDR               \
	M_T_AUXADC_COBU K TOP WDTDBG0IC_AUXADC_AVG_BU K_VPU_WDTDBGTVO MP_                      defe 7MIC_AUXADC_AVG_BU K VPU_WDTDBGTVO MP_H9_MASK                  MIC_AUXADC_AVG_BU K_VCORE_WDTDBGTVO MP_ADDR               \
	M_AUXADC_COBU K TOP WDTDBG0IC_AUXADC_AVG_BU K_VCORE_WDTDBGTVO MP_                      de 7MIC_AUXADC_AVG_BU K VCORE_WDTDBGTVO MP_H9_MASK                8IC_AUXADC_AVG_BU K VGPU11_WDTDBGTVO MP_ADDR               \
	_AUXADC_COBU K TOP WDTDBG1IC_AUXADC_AVG_BU K VGPU11_WDTDBGTVO MP_                       87MIC_AUXADC_AVG_BU K VGPU11_WDTDBGTVO MP_ PMIC_AUXADC_AVG_NUe PMIC_AUXADC_AVG_BU K VGPU12_WDTDBGTVO MP_ADDR               \
	_AUXADC_COBU K TOP WDTDBG1IC_AUXADC_AVG_BU K VGPU12_WDTDBGTVO MP_                       87MIC_AUXADC_AVG_BU K VGPU12_WDTDBGTVO MP_ PMIC_AUXADC_AVG_NUe P8IC_AUXADC_AVG_BU K VDR  M_WDTDBGTVO MP_ADDR               \
	_AUXADC_COBU K TOP WDTDBG PMIC_AUXADC_BIBU K VDR  M_WDTDBGTVO MP_                       87MIC_AUXADC_AVG_BU K VDR  M_WDTDBGTVO MP_ PMIC_AUXADC_AVG_NUe PMIC_AUXADC_AVG_BU K VPROC1_WDTDBGTVO MP_ADDR               \
	_AUXADC_COBU K TOP WDTDBG PMIC_AUXADC_BIBU K VPROC1_WDTDBGTVO MP_                       87MIC_AUXADC_AVG_BU K VPROC1_WDTDBGTVO MP_ PMIC_AUXADC_AVG_NUe P8IC_AUXADC_AVG_BU K VPROC2_WDTDBGTVO MP_ADDR               \
	_AUXADC_COBU K TOP WDTDBGI PMIC_AUXADC_TBU K VPROC2_WDTDBGTVO MP_                       87MIC_AUXADC_AVG_BU K VPROC2_WDTDBGTVO MP_ PMIC_AUXADC_AVG_NUe PMIC_AUXADC_AVG_BU K VS1_WDTDBGTVO MP_ADDR               \
	\
	_AUXADC_COBU K TOP WDTDBGI PMIC_AUXADC_TBU K VS1_WDTDBGTVO MP_                      defe 7MIC_AUXADC_AVG_BU K VS1_WDTDBGTVO MP_H9_MASK                  8IC_AUXADC_AVG_BU K VS2_WDTDBGTVO MP_ADDR               \
	\
	_AUXADC_COBU K TOP WDTDBG4IC_AUXADC_AVG_BU K VS2_WDTDBGTVO MP_                      defe 7MIC_AUXADC_AVG_BU K VS2_WDTDBGTVO MP_ PMIC_AUXADC_AVG_NUe Pe PMIC_AUXADC_AVG_BU K VPA WDTDBGTVO MP_ADDR               \
	\
	_AUXADC_COBU K TOP WDTDBG4IC_AUXADC_AVG_BU K VPA WDTDBGTVO MP_                      defe 3MIC_AUXADC_AVG_BU K VPA_WDTDBGTVO MP_H9_MASK                  8IC_AUXADC_AVG_BU K TOP ELR_L                          \
	MT63_AUXADC_COBU K TOP ELR_NUMIC_AUXADC_AVG_BU K TOP ELR_L                          0x1
#de PPMIC_AUXADC_AVG_BU K TOP ELR_L                   3
#defi  0x1
#R_BAT_PLUGIN_PCRGTBU K_VPU_OC HD                            \\_AUXADC_COBU K TOP ELRR_BAT_PLUGIN_PCRGTBU K_VPU_OC HD                         0x1
#e Y_BAT_PLUGIN_PCRGTBU K_VPU_OC HD      PMIC_AUXADC_AVG_NUe Pe PMIC_AUXADC_AVG_RGTBU K_VCORE_OC  D                            ADC_TRIM_CBU K TOP ELRR_BAT_PLUGIN_PCRGTBU K_VCORE_OC  D                      0x3
#de PMIC_AUXADC_CK_RGTBU K_VCORE_OC  D     H                6
#defe#define PMIC_ARGTBU K_VGPU11_OC  D                           ADC_TRIM_CBU K TOP ELRR_BAT_PLUGIN_PCRGTBU K_VGPU11_OC  D                            8
#define PMIC_ARGTBU K_VGPU11_OC  D     H                6
#de2_BAT_PLUGIN_PCRGTBU K_VGPU12_OC  D                           ADC_TRIM_CBU K TOP ELRR_BAT_PLUGIN_PCRGTBU K_VGPU12_OC  D                            8
#define PMIC_ARGTBU K_VGPU12_OC  D     H                6
#de3MIC_AUXADC_TS_RGTBU K_VDR  M_OC  D                           ADC_TRIM_CBU K TOP ELRR_BAT_PLUGIN_PCRGTBU K_VDR  M_OC  D                            8
#define PMIC_ARGTBU K_VDR  M_OC  D     H                6
#de4_BAT_PLUGIN_PCRGTBU K_VPROC1_OC  D                           ADC_TRIM_CBU K TOP ELRR_BAT_PLUGIN_PCRGTBU K_VPROC1_OC  D                            8
#define PMIC_ARGTBU K_VPROC1_OC  D     H                6
#de5_BAT_PLUGIN_PCRGTBU K_VPROC2_OC  D                           ADC_TRIM_CBU K TOP ELRR_BAT_PLUGIN_PCRGTBU K_VPROC2_OC  D                            8
#define PMIC_ARGTBU K_VPROC2_OC  D     H                6
#de6_BAT_PLUGIN_PCRGTBU K_VS1_OC  D                            \\_AUXADC_COBU K TOP ELRR_BAT_PLUGIN_PCRGTBU K_VS1_OC  D                               8
#define PMIC_ARGTBU K_VS1_OC  D     H                6
#de  6MIC_AUXADC_ADC_RGTBU K_VS2_OC  D                            \\_AUXADC_COBU K TOP ELRR_BAT_PLUGIN_PCRGTBU K_VS2_OC  D                               8
#define PMIC_ARGTBU K_VS2_OC  D     H                6
#de   8IC_AUXADC_AVG_RGTBU K VPA_OC HD                            \\_AUXADC_COBU K TOP ELRR_BAT_PLUGIN_PCRGTBU K_VPA_OC HD                         0x1
#e Y_BAT_PLUGIN_PCRGTBU K_VPA_OC  D     H                6
#de   9IC_AUXADC_AVG_RGTBU K_DCMDDR                       \
	MT   \\_AUXADC_COBU K TOP ELRR_BAT_PLUGIN_PCRGTBU K_DCMDDR                          0x1
#de PY_BAT_PLUGIN_PCRGTBU K_DCMDDR   IFT                    0
#definR_BAT_PLUGIN_PCRGTBU K_VPU_VO MP_LIMIT_ MP_ADDR              \_AUXADC_COBU K TOP ELRY_BAT_PLUGIN_PCRGTBU K_VPU_VO MP_LIMIT_ MP_                    83MIC_AUXADC_TS_RGTBU K_VPU_VO MP_LIMIT_ MP_ PMIC_AUXADC_AVG_NU PMIC_AUXADC_TRRGTBU K_VCORE_VO MP_LIMIT_ MP_ADDR             _AUXADC_COBU K TOP ELRY_BAT_PLUGIN_PCRGTBU K_VCORE_VO MP_LIMIT_ MP_                  83MIC_AUXADC_TS_RGTBU K_VCORE_VO MP_LIMIT_ MP_ PMIC_AUXADC_AVG_2_BAT_PLUGIN_PCRGTBU K_VGPU11_VO MP_LIMIT_ MP_ADDR            _AUXADC_COBU K TOP ELRY_BAT_PLUGIN_PCRGTBU K_VGPU11_VO MP_LIMIT_ MP_                 83MIC_AUXADC_TS_RGTBU K_VGPU11_VO MP_LIMIT_ MP_ PMIC_AUXADC_AVG4_BAT_PLUGIN_PCRGTBU K_VGPU12_VO MP_LIMIT_ MP_ADDR            _AUXADC_COBU K TOP ELRY_BAT_PLUGIN_PCRGTBU K_VGPU12_VO MP_LIMIT_ MP_                 83MIC_AUXADC_TS_RGTBU K_VGPU12_VO MP_LIMIT_ MP_ PMIC_AUXADC_AVG6_BAT_PLUGIN_PCRGTBU K_VDR  M_VO MP_LIMIT_ MP_ADDR            _AUXADC_COBU K TOP ELRY_BAT_PLUGIN_PCRGTBU K_VDR  M_VO MP_LIMIT_ MP_                 83MIC_AUXADC_TS_RGTBU K_VDR  M_VO MP_LIMIT_ MP_ PMIC_AUXADC_AVG8IC_AUXADC_AVG_RGTBU K VPROC1_VO MP_LIMIT_ MP_ADDR            _AUXADC_COBU K TOP ELRY_BAT_PLUGIN_PCRGTBU K_VPROC1_VO MP_LIMIT_ MP_                 83MIC_AUXADC_TS_RGTBU K_VPROC1_VO MP_LIMIT_ MP_ PMIC_AUXADC_AVGnR_BAT_PLUGIN_PCRGTBU K_VPROC2_VO MP_LIMIT_ MP_ADDR            _AUXADC_COBU K TOP ELRY_BAT_PLUGIN_PCRGTBU K_VPROC2_VO MP_LIMIT_ MP_                 83MIC_AUXADC_TS_RGTBU K_VPROC2_VO MP_LIMIT_ MP_ PMIC_AUXADC_AVGn2_BAT_PLUGIN_PCRGTBU K_VS1_VO MP_LIMIT_ MP_ADDR               _AUXADC_COBU K TOP ELRY_BAT_PLUGIN_PCRGTBU K_VS1_VO MP_LIMIT_ MP_                    83MIC_AUXADC_TS_RGTBU K_VS1_VO MP_LIMIT_ MP_                   
4_BAT_PLUGIN_PCRGTBU K_VS2_VO MP_LIMIT_ MP_ADDR               _AUXADC_COBU K TOP ELR2_BAT_PLUGIN_PCRGTBU K_VS2_VO MP_LIMIT_ MP_                    83MIC_AUXADC_TS_RGTBU K_VS2_VO MP_LIMIT_ MP_ PMIC_AUXADC_AVG   0IC_AUXADC_AVG_RGTBU K_VPA VO MP_LIMIT_ MP_ADDR               _AUXADC_COBU K TOP ELR2_BAT_PLUGIN_PCRGTBU K_VPA VO MP_LIMIT_ MP_                    83MIC_AUXADC_TS_RGTBU K_VPA VO MP_LIMIT_ MP_ PMIC_AUXADC_AVG_NU2_BAT_PLUGIN_PCBU K_VPU_ NAYUXADC_DIG_3_DIG_MINOR_REV_ADDR    ADC_CON0
#BU K VPU_DSNYUXIC_AUXADC_ADC_BU K VPU_ NAYUXAfine PMIC_AUXADLT_SEL_MASK efine PMIC_AUXADC_AVG_BU K VPU_ NAYUXA                    6
#define PMIC_AUXADC_AVG_BU K VPU_DT  UXADC_DIG_3_DIG_MINOR_REV_ADDR    ADC_CON0
#BU K VPU_DSNYUXIC_AUXADC_ADC_BU K VPU_DT  UXAfine PMIC_AUXADLT_SEL_MASK efine PMIC_AUXADC_AVG_BU K VPU_DT  UXA                 6
#define     8IC_AUXADC_AVG_BU K VPU_ NAYMINOR_REV                  \
	    ADC_CON0
#BU K VPU_DSNYREVPMIC_AUXADC_ADCBU K VPU_ NAYMINOR_REV                   0x7
#de MIC_AUXADC_AVG_BU K VPU_ NAYMINOR_REV _3_DSN_CBS_SHIFT    ne PMIC_AUXADC_AVG_BU K VPU_ NAYMAJOR_REV                  \
	    ADC_CON0
#BU K VPU_DSNYREVPMIC_AUXADC_ADCBU K VPU_ NAYMAJOR_REV ine PMIC_AUXADC_ADC_0x1
A_MIC_AUXADC_AVG_BU K VPU_ NAYMAJOR_REV _3_DSN_CBS_SHIFT        4IC_AUXADC_AVG_BU K VPU_DT  MINOR_REV                  \
	    ADC_CON0
#BU K VPU_DSNYREVPMIC_AUXADC_ADCBU K VPU_DT  MINOR_REV ine PMIC_AUXADC_ADC_0x1
A_MIC_AUXADC_AVG_BU K VPU_DT  MINOR_REV _3_DSN_CBS_SHIFT        8IC_AUXADC_AVG_BU K VPU_DT  MAJOR_REV                  \
	    ADC_CON0
#BU K VPU_DSNYREVPMIC_AUXADC_ADCBU K VPU_DT  MAJOR_REV ine PMIC_AUXADC_ADC_0x1
A_MIC_AUXADC_AVG_BU K VPU_DT  MAJOR_REV _3_DSN_CBS_SHIFT        n PMIC_AUXADC_BIBU K VPU_DSNYCB                     \
	MT63 \
	ADC_CON0
#BU K VPU_DSNYDBIPMIC_AUXADC_BIBU K VPU_DSNYCB                         0x1
#de PI PMIC_AUXADC_TBU K VPU_DSNYCB                  3
#defi  0x1
#R_BAT_PLUGIN_PCBU K VPU_DSNYBIM     4
#define PMIC_AUXT633 \
	ADC_CON0
#BU K VPU_DSNYDBIPMIC_AUXADC_BIBU K VPU_DSNYBIM                0x1
#define
#de PI PMIC_AUXADC_TBU K VPU_DSNYBIM EXTD_SHIFT                     PMIC_AUXADC_BIBU K VPU_DSNYES                   \
	MT6359 \
	ADC_CON0
#BU K VPU_DSNYDBIPMIC_AUXADC_BIBU K VPU_DSNYES                 0x1
#define
#dee PMIC_AUXADC_AVG_BU K VPU_DSNYES   PMIC_AUXADC_AVG_NUM_LBAT_S XA8IC_AUXADC_AVG_BU K VPU_DSNYFP   SHUB                  \
	    ADC_CON0
#BU K VPU_DSNYDXIPMIC_AUXADC_BIBU K VPU_DSNYFP   SHUB                   0x7
#de Y_BAT_PLUGIN_PCBU K VPU_DSNYFP   SHUB _3_DSN_CBS_SHIFT    ne PMIC_AUXADC_AVG_BU K VPU_DSNYFP  TRACKING                      _AUXADC_COBU K VPU_DSNYDXIPMIC_AUXADC_BIBU K VPU_DSNYFP  TRACKING                    1
e PMIC_AUXADC_TS_BU K VPU_DSNYFP  TRACKING _3_DSN_CBS_SHIFT    nPMIC_AUXADC_TS_BU K VPU_DSNYFP  PREOC                        \ADC_CON0
#BU K VPU_DSNYDXIPMIC_AUXADC_BIBU K VPU_DSNYFP  PREOC                   0x7
#de Y_BAT_PLUGIN_PCBU K VPU_DSNYFP  PREOC                     6
#d2_BAT_PLUGIN_PCBU K VPU_DSNYFP  VOTER              \
	IC_AUX \ADC_CON0
#BU K VPU_DSNYDXIPMIC_AUXADC_BIBU K VPU_DSNYFP  VOTER                   0x7
#de Y_BAT_PLUGIN_PCBU K VPU_DSNYFP  VOTER                     6
#dI PMIC_AUXADC_TBU K VPU_DSNYFP  ULTRASONIC                    ADC_CON0
#BU K VPU_DSNYDXIPMIC_AUXADC_BIBU K VPU_DSNYFP  ULTRASONIC                     8
#define PMIC_ABU K VPU_DSNYFP  ULTRASONIC  PMIC_AUXADC_AVG_NU4_BAT_PLUGIN_PCBU K VPU_DSNYFP  DLC                        \
	ADC_CON0
#BU K VPU_DSNYDXIPMIC_AUXADC_BIBU K VPU_DSNYFP  DLC                        0x1e Y_BAT_PLUGIN_PCBU K VPU_DSNYFP  DLC  PMIC_AUXADC_AVG_NUM_LBAT_5MIC_AUXADC_TS_BU K VPU_DSNYFP  TRA                   \
	MT635_AUXADC_COBU K VPU_DSNYDXIPMIC_AUXADC_BIBU K VPU_DSNYFP  TRA                 0x1
#define PMIC_AUXADC_TS_BU K VPU_DSNYFP  TRA   PMIC_AUXADC_AVG_NUM_LBAT6_BAT_PLUGIN_PCRGTBU K_VPU_                          \
	MT6335_AUXADC_COBU K VPU_CON0IC_AUXADC_AVG_RGTBU K_VPU_                          0x1
#de
#e Y_BAT_PLUGIN_PCRGTBU K_VPU_                   3
#defi  0x1
#
#R_BAT_PLUGIN_PCRGTBU K_VPU_L                   \
	MT6359 \
	  _AUXADC_COBU K VPU_CON0IC_AUXADC_AVG_RGTBU K_VPU_L                 0x1
#define
#defie Y_BAT_PLUGIN_PCRGTBU K_VPU_L  SHIFT                   6






Y_BAT_PLUGIN_PCRGTBU K_VPU_CON0_SE_S    4
#define PMIC_AUX
	  _AUXADC_COBU K VPU_CON0_SE_IC_AUXADC_AVG_RGTBU K_VPU_CON0_SE_S                       0x1e I PMIC_AUXADC_AVG_RGTBU K_VPU_CON0_SE_ST               L_RQST_CH9 PMIC_AUXADC_TRRGTBU K_VPU_CON0_CLR              \
	IC_AUX
	  _AUXADC_COBU K VPU_CON0_CLRIC_AUXADC_AVG_RGTBU K_VPU_CON0_CLR                        0x1e I PMIC_AUXADC_AVG_RGTBU K_VPU_CON0_CLR H9_MASK         _NUe P_CH9 PMIC_AUXADC_TRRGTBU K_VPU_VO MP_HLEEP                        ADC_TRIM_CBU K VPU_CONY_BAT_PLUGIN_PCRGTBU K_VPU_VO MP_HLEEP                       de 7MIC_AUXADC_AVG_RGTBU K_VPU_VO MP_HLEEP H9_MASK         _NUe P_ PMIC_AUXADC_TRRGTBU K_VPU_SELR2R CTRLD                       ADC_TRIM_CBU K VPU_SL  CONIC_AUXADC_AVG_RGTBU K_VPU_SELR2R CTRLD                 0x3
#de PMIC_AUXADC_CK_RGTBU K_VPU_SELR2R CTRLDH9_MASK         _NUe P_ PMIC_AUXADC_TRRGTBU K_VPU_SFCHG_FRAT                      \
	ADC_CON0
#BU K VPU_CFG0IC_AUXADC_AVG_RGTBU K_VPU_SFCHG_FRAT                        de 7MIC_AUXADC_AVG_RGTBU K_VPU_SFCHG_FRAT  H9_MASK         _NUe P_ PMIC_AUXADC_TRRGTBU K_VPU_SFCHG_F                          \\_AUXADC_COBU K VPU_CFG0IC_AUXADC_AVG_RGTBU K_VPU_SFCHG_F                       0x1
#e Y_BAT_PLUGIN_PCRGTBU K_VPU_SFCHG_F   H                6
#de  6MIC_AUXADC_ADC_RGTBU K_VPU_SFCHG_RRAT                      \
	ADC_CON0
#BU K VPU_CFG0IC_AUXADC_AVG_RGTBU K_VPU_SFCHG_RRAT                        de 7MIC_AUXADC_AVG_RGTBU K_VPU_SFCHG_RRAT  H9_MASK         _NUe P_8IC_AUXADC_AVG_RGTBU K VPU_SFCHG_R                          \\_AUXADC_COBU K VPU_CFG0IC_AUXADC_AVG_RGTBU K_VPU_SFCHG_R                       0x1
#e Y_BAT_PLUGIN_PCRGTBU K_VPU_SFCHG_R                       6
#deY5_BAT_PLUGIN_PCRGTBU K_VPU_HW0_OP E                         \\_AUXADC_COBU K VPU_OP E _BAT_PLUGIN_PCRGTBU K_VPU_HW0_OP E                      0x1
#e Y_BAT_PLUGIN_PCRGTBU K_VPU_HW0_OP E   PMIC_AUXADC_AVG_NUe Pe PMIC_AUXADC_AVG_RGTBU K_VPU_HW1_OP E                         \\_AUXADC_COBU K VPU_OP E _BAT_PLUGIN_PCRGTBU K_VPU_HW1_OP E                      0x1
#e Y_BAT_PLUGIN_PCRGTBU K_VPU_HW1_OP E   PMIC_AUXADC_AVG_NUe Pe PY_BAT_PLUGIN_PCRGTBU K_VPU_HW2_OP E                         \\_AUXADC_COBU K VPU_OP E _BAT_PLUGIN_PCRGTBU K_VPU_HW2_OP E                      0x1
#e Y_BAT_PLUGIN_PCRGTBU K_VPU_HW2_OP E   PMIC_AUXADC_AVG_NUe Pe P2_BAT_PLUGIN_PCRGTBU K_VPU_HW3_OP E                         \\_AUXADC_COBU K VPU_OP E _BAT_PLUGIN_PCRGTBU K_VPU_HW3_OP E                      0x1
#e Y_BAT_PLUGIN_PCRGTBU K_VPU_HW3_OP E   PMIC_AUXADC_AVG_NUe Pe P3MIC_AUXADC_TS_RGTBU K_VPU_HW4_OP E                         \\_AUXADC_COBU K VPU_OP E _BAT_PLUGIN_PCRGTBU K_VPU_HW4_OP E                      0x1
#e Y_BAT_PLUGIN_PCRGTBU K_VPU_HW4_OP E   PMIC_AUXADC_AVG_NUe Pe P4_BAT_PLUGIN_PCRGTBU K_VPU_HW5_OP E                         \\_AUXADC_COBU K VPU_OP E _BAT_PLUGIN_PCRGTBU K_VPU_HW5_OP E                      0x1
#e Y_BAT_PLUGIN_PCRGTBU K_VPU_HW5_OP E   PMIC_AUXADC_AVG_NUe Pe P5_BAT_PLUGIN_PCRGTBU K_VPU_HW6_OP E                         \\_AUXADC_COBU K VPU_OP E _BAT_PLUGIN_PCRGTBU K_VPU_HW6_OP E                      0x1
#e Y_BAT_PLUGIN_PCRGTBU K_VPU_HW6_OP E   PMIC_AUXADC_AVG_NUe Pe P6_BAT_PLUGIN_PCRGTBU K_VPU_HW7_OP E                         \\_AUXADC_COBU K VPU_OP E _BAT_PLUGIN_PCRGTBU K_VPU_HW7_OP E                      0x1
#e Y_BAT_PLUGIN_PCRGTBU K_VPU_HW7_OP E   PMIC_AUXADC_AVG_NUe Pe PMIC_AUXADC_ADC_RGTBU K_VPU_HW8_OP E                         \\_AUXADC_COBU K VPU_OP E _BAT_PLUGIN_PCRGTBU K_VPU_HW8_OP E                      0x1
#e Y_BAT_PLUGIN_PCRGTBU K_VPU_HW8_OP E   PMIC_AUXADC_AVG_NUe Pe P8IC_AUXADC_AVG_RGTBU K VPU_HW9_OP E                         \\_AUXADC_COBU K VPU_OP E _BAT_PLUGIN_PCRGTBU K_VPU_HW9_OP E                      0x1
#e Y_BAT_PLUGIN_PCRGTBU K_VPU_HW9_OP E   PMIC_AUXADC_AVG_NUe Pe P9IC_AUXADC_AVG_RGTBU K_VPU_HW10_OP E                         \_AUXADC_COBU K VPU_OP E _BAT_PLUGIN_PCRGTBU K_VPU_HW10_OP E                      0x1
e Y_BAT_PLUGIN_PCRGTBU K_VPU_HW10_OP E   PMIC_AUXADC_AVG_NUe Pe nR_BAT_PLUGIN_PCRGTBU K_VPU_HW11_OP E                         \_AUXADC_COBU K VPU_OP E _BAT_PLUGIN_PCRGTBU K_VPU_HW11_OP E                      0x1
e Y_BAT_PLUGIN_PCRGTBU K_VPU_HW11_OP E   PMIC_AUXADC_AVG_NUe Pe 1Y_BAT_PLUGIN_PCRGTBU K_VPU_HW12_OP E                         \_AUXADC_COBU K VPU_OP E _BAT_PLUGIN_PCRGTBU K_VPU_HW12_OP E                      0x1
e Y_BAT_PLUGIN_PCRGTBU K_VPU_HW12_OP E   PMIC_AUXADC_AVG_NUe Pe n2_BAT_PLUGIN_PCRGTBU K_VPU_HW13_OP E                         \_AUXADC_COBU K VPU_OP E _BAT_PLUGIN_PCRGTBU K_VPU_HW13_OP E                      0x1
e Y_BAT_PLUGIN_PCRGTBU K_VPU_HW13_OP E   PMIC_AUXADC_AVG_NUe Pe 13MIC_AUXADC_TS_RGTBU K_VPU_HW14_OP E                         \_AUXADC_COBU K VPU_OP E _BAT_PLUGIN_PCRGTBU K_VPU_HW14_OP E                      0x1
e Y_BAT_PLUGIN_PCRGTBU K_VPU_HW14_OP E   PMIC_AUXADC_AVG_NUe Pe 
4_BAT_PLUGIN_PCRGTBU K_VPU_SW_OP E                         \\\_AUXADC_COBU K VPU_OP E _BAT_PLUGIN_PCRGTBU K_VPU_SW_OP E                         0x1e Y_BAT_PLUGIN_PCRGTBU K_VPU_SW_OP E   PMIC_AUXADC_AVG_NUM_LBAT_Y5_BAT_PLUGIN_PCRGTBU K_VPU_OP E   E_S    4
#define PMIC_AUX
	 _AUXADC_COBU K VPU_OP E _SE_IC_AUXADC_AVG_RGTBU K_VPU_OP E   E_S                    0x1
#e I PMIC_AUXADC_AVG_RGTBU K_VPU_OP E   E_S PMIC_AUXADC_AVG_NUe Pe PMIC_AUXADC_AVG_RGTBU K_VPU_OP E  CLR              \
	IC_AUX
	 _AUXADC_COBU K VPU_OP E _CLRIC_AUXADC_AVG_RGTBU K_VPU_OP E  CLR                     0x1
#e I PMIC_AUXADC_AVG_RGTBU K_VPU_OP E  CLR H9_MASK         _NUe P_CHR_BAT_PLUGIN_PCRGTBU K_VPU_HW0_OP CFG                        \_AUXADC_COBU K VPU_OP CFG_BAT_PLUGIN_PCRGTBU K_VPU_HW0_OP CFG                     0x1
e Y_BAT_PLUGIN_PCRGTBU K_VPU_HW0_OP CFG _3_DSN_CBS_SHIFT    ne PMIC_AUXADC_AVG_RGTBU K_VPU_HW1_OP CFG                        \_AUXADC_COBU K VPU_OP CFG_BAT_PLUGIN_PCRGTBU K_VPU_HW1_OP CFG                     0x1
e Y_BAT_PLUGIN_PCRGTBU K_VPU_HW1_OP CFG _3_DSN_CBS_SHIFT    ne PY_BAT_PLUGIN_PCRGTBU K_VPU_HW2_OP CFG                        \_AUXADC_COBU K VPU_OP CFG_BAT_PLUGIN_PCRGTBU K_VPU_HW2_OP CFG                     0x1
e Y_BAT_PLUGIN_PCRGTBU K_VPU_HW2_OP CFG _3_DSN_CBS_SHIFT    ne P2_BAT_PLUGIN_PCRGTBU K_VPU_HW3_OP CFG                        \_AUXADC_COBU K VPU_OP CFG_BAT_PLUGIN_PCRGTBU K_VPU_HW3_OP CFG                     0x1
e Y_BAT_PLUGIN_PCRGTBU K_VPU_HW3_OP CFG _3_DSN_CBS_SHIFT    ne P3MIC_AUXADC_TS_RGTBU K_VPU_HW4_OP CFG                        \_AUXADC_COBU K VPU_OP CFG_BAT_PLUGIN_PCRGTBU K_VPU_HW4_OP CFG                     0x1
e Y_BAT_PLUGIN_PCRGTBU K_VPU_HW4_OP CFG _3_DSN_CBS_SHIFT    ne P4_BAT_PLUGIN_PCRGTBU K_VPU_HW5_OP CFG                        \_AUXADC_COBU K VPU_OP CFG_BAT_PLUGIN_PCRGTBU K_VPU_HW5_OP CFG                     0x1
e Y_BAT_PLUGIN_PCRGTBU K_VPU_HW5_OP CFG _3_DSN_CBS_SHIFT    ne P5_BAT_PLUGIN_PCRGTBU K_VPU_HW6_OP CFG                        \_AUXADC_COBU K VPU_OP CFG_BAT_PLUGIN_PCRGTBU K_VPU_HW6_OP CFG                     0x1
e Y_BAT_PLUGIN_PCRGTBU K_VPU_HW6_OP CFG _3_DSN_CBS_SHIFT    ne P6_BAT_PLUGIN_PCRGTBU K_VPU_HW7_OP CFG                        \_AUXADC_COBU K VPU_OP CFG_BAT_PLUGIN_PCRGTBU K_VPU_HW7_OP CFG                     0x1
e Y_BAT_PLUGIN_PCRGTBU K_VPU_HW7_OP CFG _3_DSN_CBS_SHIFT    ne PMIC_AUXADC_ADC_RGTBU K_VPU_HW8_OP CFG                        \_AUXADC_COBU K VPU_OP CFG_BAT_PLUGIN_PCRGTBU K_VPU_HW8_OP CFG                     0x1
e Y_BAT_PLUGIN_PCRGTBU K_VPU_HW8_OP CFG _3_DSN_CBS_SHIFT    ne P8IC_AUXADC_AVG_RGTBU K VPU_HW9_OP CFG                        \_AUXADC_COBU K VPU_OP CFG_BAT_PLUGIN_PCRGTBU K_VPU_HW9_OP CFG                     0x1
e Y_BAT_PLUGIN_PCRGTBU K_VPU_HW9_OP CFG _3_DSN_CBS_SHIFT    ne P9IC_AUXADC_AVG_RGTBU K_VPU_HW10_OP CFG                        _AUXADC_COBU K VPU_OP CFG_BAT_PLUGIN_PCRGTBU K_VPU_HW10_OP CFG                     0x1e Y_BAT_PLUGIN_PCRGTBU K_VPU_HW10_OP CFG _3_DSN_CBS_SHIFT    ne nR_BAT_PLUGIN_PCRGTBU K_VPU_HW11_OP CFG                        _AUXADC_COBU K VPU_OP CFG_BAT_PLUGIN_PCRGTBU K_VPU_HW11_OP CFG                     0x1e Y_BAT_PLUGIN_PCRGTBU K_VPU_HW11_OP CFG _3_DSN_CBS_SHIFT    ne nY_BAT_PLUGIN_PCRGTBU K_VPU_HW12_OP CFG                        _AUXADC_COBU K VPU_OP CFG_BAT_PLUGIN_PCRGTBU K_VPU_HW12_OP CFG                     0x1e Y_BAT_PLUGIN_PCRGTBU K_VPU_HW12_OP CFG _3_DSN_CBS_SHIFT    ne n2_BAT_PLUGIN_PCRGTBU K_VPU_HW13_OP CFG                        _AUXADC_COBU K VPU_OP CFG_BAT_PLUGIN_PCRGTBU K_VPU_HW13_OP CFG                     0x1e Y_BAT_PLUGIN_PCRGTBU K_VPU_HW13_OP CFG _3_DSN_CBS_SHIFT    ne n3MIC_AUXADC_TS_RGTBU K_VPU_HW14_OP CFG                        _AUXADC_COBU K VPU_OP CFG_BAT_PLUGIN_PCRGTBU K_VPU_HW14_OP CFG                     0x1e Y_BAT_PLUGIN_PCRGTBU K_VPU_HW14_OP CFG _3_DSN_CBS_SHIFT    ne n4_BAT_PLUGIN_PCRGTBU K_VPU_OP CFG _E_S    4
#define PMIC_AUX
	_AUXADC_COBU K VPU_OP CFG_SE_IC_AUXADC_AVG_RGTBU K_VPU_OP CFG _E_Sine PMIC_AUXADC_ADC_0x1
A_M PMIC_AUXADC_AVG_RGTBU K_VPU_OP CFG _E_S_3_DSN_CBS_SHIFT    ne PMIC_AUXADC_AVG_RGTBU K_VPU_OP CFG CLR              \
	IC_AUX
	_AUXADC_COBU K VPU_OP CFG_CLRIC_AUXADC_AVG_RGTBU K_VPU_OP CFG CLR ine PMIC_AUXADC_ADC_0x1
A_M PMIC_AUXADC_AVG_RGTBU K_VPU_OP CFG CLR H9_MASK         _NUe P_CR_BAT_PLUGIN_PCRGTBU K_VPU_HW0_OP DR                       \
	_AUXADC_COBU K VPU_OP DR  _BAT_PLUGIN_PCRGTBU K_VPU_HW0_OP DR                       0x1e Y_BAT_PLUGIN_PCRGTBU K_VPU_HW0_OP DR   H9_MASK         _NUe P_ PMIC_AUXADC_TRRGTBU K_VPU_HW1_OP DR                       \
	_AUXADC_COBU K VPU_OP DR  _BAT_PLUGIN_PCRGTBU K_VPU_HW1_OP DR                       0x1e Y_BAT_PLUGIN_PCRGTBU K_VPU_HW1_OP DR   H9_MASK         _NUe P_Y_BAT_PLUGIN_PCRGTBU K_VPU_HW2_OP DR                       \
	_AUXADC_COBU K VPU_OP DR  _BAT_PLUGIN_PCRGTBU K_VPU_HW2_OP DR                       0x1e Y_BAT_PLUGIN_PCRGTBU K_VPU_HW2_OP DR   H9_MASK         _NUe P_2_BAT_PLUGIN_PCRGTBU K_VPU_HW3_OP DR                       \
	_AUXADC_COBU K VPU_OP DR  _BAT_PLUGIN_PCRGTBU K_VPU_HW3_OP DR                       0x1e Y_BAT_PLUGIN_PCRGTBU K_VPU_HW3_OP DR   H9_MASK         _NUe P_3MIC_AUXADC_TS_RGTBU K_VPU_HW4_OP DR                       \
	_AUXADC_COBU K VPU_OP DR  _BAT_PLUGIN_PCRGTBU K_VPU_HW4_OP DR                       0x1e Y_BAT_PLUGIN_PCRGTBU K_VPU_HW4_OP DR   H9_MASK         _NUe P_4_BAT_PLUGIN_PCRGTBU K_VPU_HW5_OP DR                       \
	_AUXADC_COBU K VPU_OP DR  _BAT_PLUGIN_PCRGTBU K_VPU_HW5_OP DR                       0x1e Y_BAT_PLUGIN_PCRGTBU K_VPU_HW5_OP DR   H9_MASK         _NUe P_5_BAT_PLUGIN_PCRGTBU K_VPU_HW6_OP DR                       \
	_AUXADC_COBU K VPU_OP DR  _BAT_PLUGIN_PCRGTBU K_VPU_HW6_OP DR                       0x1e Y_BAT_PLUGIN_PCRGTBU K_VPU_HW6_OP DR   H9_MASK         _NUe P_6_BAT_PLUGIN_PCRGTBU K_VPU_HW7_OP DR                       \
	_AUXADC_COBU K VPU_OP DR  _BAT_PLUGIN_PCRGTBU K_VPU_HW7_OP DR                       0x1e Y_BAT_PLUGIN_PCRGTBU K_VPU_HW7_OP DR   H9_MASK         _NUe P_MIC_AUXADC_ADC_RGTBU K_VPU_HW8_OP DR                       \
	_AUXADC_COBU K VPU_OP DR  _BAT_PLUGIN_PCRGTBU K_VPU_HW8_OP DR                       0x1e Y_BAT_PLUGIN_PCRGTBU K_VPU_HW8_OP DR   H9_MASK         _NUe P_8IC_AUXADC_AVG_RGTBU K VPU_HW9_OP DR                       \
	_AUXADC_COBU K VPU_OP DR  _BAT_PLUGIN_PCRGTBU K_VPU_HW9_OP DR                       0x1e Y_BAT_PLUGIN_PCRGTBU K_VPU_HW9_OP DR   H9_MASK         _NUe P_9IC_AUXADC_AVG_RGTBU K_VPU_HW10_OP DR                       \
_AUXADC_COBU K VPU_OP DR  _BAT_PLUGIN_PCRGTBU K_VPU_HW10_OP DR                       0xe Y_BAT_PLUGIN_PCRGTBU K_VPU_HW10_OP DR   H9_MASK         _NUe PnR_BAT_PLUGIN_PCRGTBU K_VPU_HW11_OP DR                       \
_AUXADC_COBU K VPU_OP DR  _BAT_PLUGIN_PCRGTBU K_VPU_HW11_OP DR                       0xe Y_BAT_PLUGIN_PCRGTBU K_VPU_HW11_OP DR   H9_MASK         _NUe PnY_BAT_PLUGIN_PCRGTBU K_VPU_HW12_OP DR                       \
_AUXADC_COBU K VPU_OP DR  _BAT_PLUGIN_PCRGTBU K_VPU_HW12_OP DR                       0xe Y_BAT_PLUGIN_PCRGTBU K_VPU_HW12_OP DR   H9_MASK         _NUe Pn2_BAT_PLUGIN_PCRGTBU K_VPU_HW13_OP DR                       \
_AUXADC_COBU K VPU_OP DR  _BAT_PLUGIN_PCRGTBU K_VPU_HW13_OP DR                       0xe Y_BAT_PLUGIN_PCRGTBU K_VPU_HW13_OP DR   H9_MASK         _NUe Pn3MIC_AUXADC_TS_RGTBU K_VPU_HW14_OP DR                       \
_AUXADC_COBU K VPU_OP DR  _BAT_PLUGIN_PCRGTBU K_VPU_HW14_OP DR                       0xe Y_BAT_PLUGIN_PCRGTBU K_VPU_HW14_OP DR   H9_MASK         _NUe Pn4_BAT_PLUGIN_PCRGTBU K_VPU_OP DR   HE_S    4
#define PMIC_AUX
_AUXADC_COBU K VPU_OP DR  _SE_IC_AUXADC_AVG_RGTBU K_VPU_OP DR   HE_S                    0x1e M PMIC_AUXADC_AVG_RGTBU K_VPU_OP DR   HE_SH9_MASK         _NUe P_ PMIC_AUXADC_TRRGTBU K_VPU_OP DR   CLR              \
	IC_AUX
_AUXADC_COBU K VPU_OP DR  _CLRIC_AUXADC_AVG_RGTBU K_VPU_OP DR   CLR                     0x1e M PMIC_AUXADC_AVG_RGTBU K_VPU_OP DR   CLR H9_MASK         _NUe P_ PMIC_AUXADC_TRDA_VPU_VO MP_ADDR               \
	\
	
	IC_AUX
_AUXADC_COBU K VPU_DBG0IC_AUXADC_AVG_DA_VPU_VO MP_               0x1
#define
#defi de 7MIC_AUXADC_AVG_DA_VPU_VO MP_SHIFT                   6






P_ PMIC_AUXADC_TRDA_VPU_VO MP_GRAY                        \
	MT
_AUXADC_COBU K VPU_DBG0IC_AUXADC_AVG_DA_VPU_VO MP_GRAY                0x1
#define
#de 7MIC_AUXADC_AVG_DA_VPU_VO MP_GRAY SHIFT                   6



8IC_AUXADC_AVG_DA_VPU_                          \
	MT6335
	MT
_AUXADC_COBU K VPU_DBG1IC_AUXADC_AVG_DA_VPU_                  0x1
#define
#defi d 0xe Y_BAT_PLUGIN_PCDA_VPU_   SHIFT                   6






P_ P_ PMIC_AUXADC_TRDA_VPU_STB                        \
	MT6335
	MT_AUXADC_COBU K VPU_DBG1IC_AUXADC_AVG_DA_VPU_STB                0x1
#define
#defi d 0e Y_BAT_PLUGIN_PCDA_VPU_STB SHIFT                   6






P_ PY_BAT_PLUGIN_PCDA_VPU_LOOP  MP_ADDR               \
	\
	
	IC_A_AUXADC_COBU K VPU_DBG1IC_AUXADC_AVG_DA_VPU_LOOP  MP_fine PMIC_AUXADLT_SEL_MASK efine 1IC_AUXADC_AVG_DA_VPU_LOOP  MP_SHIFT                   6





2IC_AUXADC_AVG_DA_VPU_R2R PD                         \
	MT6335_AUXADC_COBU K VPU_DBG1IC_AUXADC_AVG_DA_VPU_R2R PD                 0x1
#define
#defie Y_BAT_PLUGIN_PCDA_VPU_R2R PD  SHIFT                   6






3_BAT_PLUGIN_PCDA_VPU_DVS_                          \
	MT6335
_AUXADC_COBU K VPU_DBG1IC_AUXADC_AVG_DA_VPU_DVS_                  0x1
#define
#defi e Y_BAT_PLUGIN_PCDA_VPU_DVS_   SHIFT                   6






P4_BAT_PLUGIN_PCDA_VPU_DVS_DOW                         \
	MT633_AUXADC_COBU K VPU_DBG1IC_AUXADC_AVG_DA_VPU_DVS_DOW  fine PMIC_AUXADLT_SEL_MASK efine 1IC_AUXADC_AVG_DA_VPU_DVS_DOW  SHIFT                   6





5_BAT_PLUGIN_PCDA_VPU_SSH                        \
	MT6335
	MT_AUXADC_COBU K VPU_DBG1IC_AUXADC_AVG_DA_VPU_SSH                0x1
#define
#defi d 0e Y_BAT_PLUGIN_PCDA_VPU_SSH SHIFT                   6






P_ P6_BAT_PLUGIN_PCDA_VPU_iINFREQ_DISCHARG                      \
_AUXADC_COBU K VPU_DBG1IC_AUXADC_AVG_DA_VPU_iINFREQ_DISCHARG                      0xe Y_BAT_PLUGIN_PCDA_VPU_iINFREQ_DISCHARG   PMIC_AUXADC_AVG_NUe P8IC_AUXADC_AVG_RGTBU K_VPU_ K_ WDDR                         \
_AUXADC_COBU K VPU_DBG1IC_AUXADC_AVG_RGTBU K_VPU_ K_ WDDR                       0x1
e Y_BAT_PLUGIN_PCRGTBU K_VPU_ K_ WDDR    PMIC_AUXADC_AVG_NUe Pe n2_BAT_PLUGIN_PCRGTBU K_VPU_ K_ WDE                         \\\_AUXADC_COBU K VPU_DBG1IC_AUXADC_AVG_RGTBU K_VPU_ K_ WDE                         0x1e Y_BAT_PLUGIN_PCRGTBU K_VPU_ K_ WDE   PMIC_AUXADC_AVG_NUM_LBAT_YI PMIC_AUXADC_TBU K VPU_ELR_L                          \
	MT63_AUXADC_COBU K VPU_ELR_NUMIC_AUXADC_AVG_BU K VPU_ELR_L                  0x1
#define
#dee PMIC_AUXADC_AVG_BU K VPU_ELR_L                   3
#defi  0x1
#R_BAT_PLUGIN_PCRGTBU K_VPU_VO MP_ADDR               \
	\
	
	IC_AUXADC_COBU K VPU_ELRR_BAT_PLUGIN_PCRGTBU K_VPU_VO MP_               0x1
#define
#de 7MIC_AUXADC_AVG_RGTBU K_VPU_VO MP_                3
#defi  0x1
0IC_AUXADC_AVG_BU K_VCORE_ NAYUXADC_DIG_3_DIG_MINOR_REV_ADDR  _AUXADC_COBU K VCORE_DSNYUXIC_AUXADC_ADC_BU K VCORE_ NAYUXA               0x1
#define
#de PMIC_AUXADC_AVG_BU K VCORE_ NAYUXA                3
#defi  0x1
0IC_AUXADC_AVG_BU K_VCORE_DT  UXADC_DIG_3_DIG_MINOR_REV_ADDR  _AUXADC_COBU K VCORE_DSNYUXIC_AUXADC_ADC_BU K VCORE_DT  UXAfine PMIC_AUXADLT_SEL_MASK efe PMIC_AUXADC_AVG_BU K VCORE_DT  UXA                 6
#define   8IC_AUXADC_AVG_BU K VCORE_ NAYMINOR_REV                  \
	  _AUXADC_COBU K VCORE_DSNYREVPMIC_AUXADC_ADCBU K VCORE_ NAYMINOR_REV                     0xe MIC_AUXADC_AVG_BU K VCORE_ NAYMINOR_REV _3_DSN_CBS_SHIFT      PMIC_AUXADC_ADCBU K VCORE_ NAYMAJOR_REV                  \
	  _AUXADC_COBU K VCORE_DSNYREVPMIC_AUXADC_ADCBU K VCORE_ NAYMAJOR_REV ine PMIC_AUXADC_ADC_0xe MIC_AUXADC_AVG_BU K VCORE_ NAYMAJOR_REV _3_DSN_CBS_SHIFT      4_BAT_PLUGIN_PCBU K VCORE_DT  MINOR_REV                  \
	  _AUXADC_COBU K VCORE_DSNYREVPMIC_AUXADC_ADCBU K VCORE_DT  MINOR_REV ine PMIC_AUXADC_ADC_0xe MIC_AUXADC_AVG_BU K VCORE_DT  MINOR_REV _3_DSN_CBS_SHIFT      8IC_AUXADC_AVG_BU K VCORE_DT  MAJOR_REV                  \
	  _AUXADC_COBU K VCORE_DSNYREVPMIC_AUXADC_ADCBU K VCORE_DT  MAJOR_REV ine PMIC_AUXADC_ADC_0xe MIC_AUXADC_AVG_BU K VCORE_DT  MAJOR_REV _3_DSN_CBS_SHIFT      n PMIC_AUXADC_BIBU K VCORE_DSNYCB                     \
	MT63 \_AUXADC_COBU K VCORE_DSNYDBIPMIC_AUXADC_BIBU K VCORE_DSNYCB  fine PMIC_AUXADLT_SEL_MASK e PI PMIC_AUXADC_TBU K VCORE_DSNYCB                   6
#define  PMIC_AUXADC_ADCBU K VCORE_DSNYBIM     4
#define PMIC_AUXT633 \_AUXADC_COBU K VCORE_DSNYDBIPMIC_AUXADC_BIBU K VCORE_DSNYBIM                0x1
#define
# PI PMIC_AUXADC_TBU K VCORE_DSNYBIM EXTD_SHIFT                   PMIC_AUXADC_BIBU K VCORE_DSNYES                   \
	MT6359 \_AUXADC_COBU K VCORE_DSNYDBIPMIC_AUXADC_BIBU K VCORE_DSNYES                 0x1
#define
#e PMIC_AUXADC_AVG_BU K VCORE_DSNYES   PMIC_AUXADC_AVG_NUM_LBAT_S 8IC_AUXADC_AVG_BU K VCORE_DSNYFP   SHUB                  \
	  _AUXADC_COBU K VCORE_DSNYDXIPMIC_AUXADC_BIBU K VCORE_DSNYFP   SHUB                     0xe Y_BAT_PLUGIN_PCBU K VCORE_DSNYFP   SHUB _3_DSN_CBS_SHIFT      PMIC_AUXADC_ADCBU K VCORE_DSNYFP  TRACKING                    _AUXADC_COBU K VCORE_DSNYDXIPMIC_AUXADC_BIBU K VCORE_DSNYFP  TRACKING                    e Y_BAT_PLUGIN_PCBU K VCORE_DSNYFP  TRACKING _3_DSN_CBS_SHIFT   Y_BAT_PLUGIN_PCBU K VCORE_DSNYFP  PREOC                       _AUXADC_COBU K VCORE_DSNYDXIPMIC_AUXADC_BIBU K VCORE_DSNYFP  PREOC                   0x7
e Y_BAT_PLUGIN_PCBU K VCORE_DSNYFP  PREOC                     6
 PMIC_AUXADC_BIBU K VCORE_DSNYFP  VOTER              \
	IC_AUX_AUXADC_COBU K VCORE_DSNYDXIPMIC_AUXADC_BIBU K VCORE_DSNYFP  VOTER                   0x7
e Y_BAT_PLUGIN_PCBU K VCORE_DSNYFP  VOTER                     6
I PMIC_AUXADC_TBU K VCORE_DSNYFP  ULTRASONIC                  _AUXADC_COBU K VCORE_DSNYDXIPMIC_AUXADC_BIBU K VCORE_DSNYFP  ULTRASONIC                  e Y_BAT_PLUGIN_PCBU K VCORE_DSNYFP  ULTRASONIC  PMIC_AUXADC_AVG_4_BAT_PLUGIN_PCBU K VCORE_DSNYFP  DLC                        \_AUXADC_COBU K VCORE_DSNYDXIPMIC_AUXADC_BIBU K VCORE_DSNYFP  DLC                        0e Y_BAT_PLUGIN_PCBU K VCORE_DSNYFP  DLC  PMIC_AUXADC_AVG_NUM_LBA5MIC_AUXADC_TS_BU K VCORE_DSNYFP  TRAP                        ADC_TRIM_CBU K VCORE_DSNYDXIPMIC_AUXADC_BIBU K VCORE_DSNYFP  TRAP                       de Y_BAT_PLUGIN_PCBU K VCORE_DSNYFP  TRA   PMIC_AUXADC_AVG_NUM_LB6_BAT_PLUGIN_PCRGTBU K_VCORE_                          \
	MT63_AUXADC_COBU K VCORE_CON0IC_AUXADC_AVG_RGTBU K_VCORE_                  0x1
#define
#dee Y_BAT_PLUGIN_PCRGTBU K_VCORE_                   3
#defi  0x1
#R_BAT_PLUGIN_PCRGTBU K_VCORE_L                   \
	MT6359 \
	_AUXADC_COBU K VCORE_CON0IC_AUXADC_AVG_RGTBU K_VCORE_L                 0x1
#define
#dee Y_BAT_PLUGIN_PCRGTBU K_VCORE_L  SHIFT                   6




Y_BAT_PLUGIN_PCRGTBU K_VCORE_CON0_SE_S    4
#define PMIC_AUX
	_AUXADC_COBU K VCORE_CON0_SE_IC_AUXADC_AVG_RGTBU K_VCORE_CON0_SE_Sine PMIC_AUXADC_ADC_0x1
A_M PMIC_AUXADC_AVG_RGTBU K_VCORE_CON0_SE_SH9_MASK         _NUe P_CR_BAT_PLUGIN_PCRGTBU K_VCORE_CON0_CLR              \
	IC_AUX
	_AUXADC_COBU K VCORE_CON0_CLR_BAT_PLUGIN_PCRGTBU K_VCORE_CON0_CLR ine PMIC_AUXADC_ADC_0x1
A_M PMIC_AUXADC_AVG_RGTBU K_VCORE_CON0_CLR H9_MASK         _NUe P_CR_BAT_PLUGIN_PCRGTBU K_VCORE_VO MP_HLEEP                      _AUXADC_COBU K VCORE_CONY_BAT_PLUGIN_PCRGTBU K_VCORE_VO MP_HLEEP                      e 7MIC_AUXADC_AVG_RGTBU K_VCORE_VO MP_HLEEP H9_MASK         _NUe R_BAT_PLUGIN_PCRGTBU K_VCORE_SELR2R CTRLD                     _AUXADC_COBU K VCORE_SL  CONIC_AUXADC_AVG_RGTBU K_VCORE_SELR2R CTRLD                   1
e PMIC_AUXADC_TS_RGTBU K_VCORE_SELR2R CTRLDH9_MASK         _NUe R_BAT_PLUGIN_PCRGTBU K_VCORE_SFCHG_FRAT                      \_AUXADC_COBU K VCORE_CFG0IC_AUXADC_AVG_RGTBU K_VCORE_SFCHG_FRAT                       e 7MIC_AUXADC_AVG_RGTBU K_VCORE_SFCHG_FRAT  H9_MASK         _NUe 0IC_AUXADC_AVG_RGTBU K_VCORE_SFCHG_F                          ADC_TRIM_CBU K VCORE_CFG0IC_AUXADC_AVG_RGTBU K_VCORE_SFCHG_F                    0x3
#de PMIC_AUXADC_CK_RGTBU K_VCORE_SFCHG_F   H                6
#de MIC_AUXADC_ADC_RGTBU K_VCORE_SFCHG_RRAT                      \ADC_TRIM_CBU K VCORE_CFG0IC_AUXADC_AVG_RGTBU K_VCORE_SFCHG_RRAT                       e 7MIC_AUXADC_AVG_RGTBU K_VCORE_SFCHG_RRAT  H9_MASK         _NUe 8IC_AUXADC_AVG_RGTBU K_VCORE_SFCHG_R                          ADC_TRIM_CBU K VCORE_CFG0IC_AUXADC_AVG_RGTBU K_VCORE_SFCHG_R                       0x1e PMIC_AUXADC_CK_RGTBU K_VCORE_SFCHG_R                       6
#Y5_BAT_PLUGIN_PCRGTBU K_VCORE_HW0_OP E                         ADC_TRIM_CBU K VCORE_OP E _BAT_PLUGIN_PCRGTBU K_VCORE_HW0_OP E                      0x1e PMIC_AUXADC_CK_RGTBU K_VCORE_HW0_OP E   PMIC_AUXADC_AVG_NUe Pe0IC_AUXADC_AVG_RGTBU K_VCORE_HW1_OP E                         ADC_TRIM_CBU K VCORE_OP E _BAT_PLUGIN_PCRGTBU K_VCORE_HW1_OP E                      0x1e PMIC_AUXADC_CK_RGTBU K_VCORE_HW1_OP E   PMIC_AUXADC_AVG_NUe PePMIC_AUXADC_CK_RGTBU K_VCORE_HW2_OP E                         ADC_TRIM_CBU K VCORE_OP E _BAT_PLUGIN_PCRGTBU K_VCORE_HW2_OP E                      0x1e PMIC_AUXADC_CK_RGTBU K_VCORE_HW2_OP E   PMIC_AUXADC_AVG_NUe Pe2_BAT_PLUGIN_PCRGTBU K_VCORE_HW3_OP E                         ADC_TRIM_CBU K VCORE_OP E _BAT_PLUGIN_PCRGTBU K_VCORE_HW3_OP E                      0x1e PMIC_AUXADC_CK_RGTBU K_VCORE_HW3_OP E   PMIC_AUXADC_AVG_NUe Pe3MIC_AUXADC_TS_RGTBU K_VCORE_HW4_OP E                         ADC_TRIM_CBU K VCORE_OP E _BAT_PLUGIN_PCRGTBU K_VCORE_HW4_OP E                      0x1e PMIC_AUXADC_CK_RGTBU K_VCORE_HW4_OP E   PMIC_AUXADC_AVG_NUe Pe4_BAT_PLUGIN_PCRGTBU K_VCORE_HW5_OP E                         ADC_TRIM_CBU K VCORE_OP E _BAT_PLUGIN_PCRGTBU K_VCORE_HW5_OP E                      0x1e PMIC_AUXADC_CK_RGTBU K_VCORE_HW5_OP E   PMIC_AUXADC_AVG_NUe Pe5_BAT_PLUGIN_PCRGTBU K_VCORE_HW6_OP E                         ADC_TRIM_CBU K VCORE_OP E _BAT_PLUGIN_PCRGTBU K_VCORE_HW6_OP E                      0x1e PMIC_AUXADC_CK_RGTBU K_VCORE_HW6_OP E   PMIC_AUXADC_AVG_NUe Pe6_BAT_PLUGIN_PCRGTBU K_VCORE_HW7_OP E                         ADC_TRIM_CBU K VCORE_OP E _BAT_PLUGIN_PCRGTBU K_VCORE_HW7_OP E                      0x1e PMIC_AUXADC_CK_RGTBU K_VCORE_HW7_OP E   PMIC_AUXADC_AVG_NUe PeMIC_AUXADC_ADC_RGTBU K_VCORE_HW8_OP E                         ADC_TRIM_CBU K VCORE_OP E _BAT_PLUGIN_PCRGTBU K_VCORE_HW8_OP E                      0x1e PMIC_AUXADC_CK_RGTBU K_VCORE_HW8_OP E   PMIC_AUXADC_AVG_NUe Pe8IC_AUXADC_AVG_RGTBU K_VCORE_HW9_OP E                         ADC_TRIM_CBU K VCORE_OP E _BAT_PLUGIN_PCRGTBU K_VCORE_HW9_OP E                      0x1e PMIC_AUXADC_CK_RGTBU K_VCORE_HW9_OP E   PMIC_AUXADC_AVG_NUe Pe9IC_AUXADC_AVG_RGTBU K_VCORE_HW10_OP E                        ADC_TRIM_CBU K VCORE_OP E _BAT_PLUGIN_PCRGTBU K_VCORE_HW10_OP E                      0xe PMIC_AUXADC_CK_RGTBU K_VCORE_HW10_OP E   PMIC_AUXADC_AVG_NUe PnR_BAT_PLUGIN_PCRGTBU K_VCORE_HW11_OP E                        ADC_TRIM_CBU K VCORE_OP E _BAT_PLUGIN_PCRGTBU K_VCORE_HW11_OP E                      0xe PMIC_AUXADC_CK_RGTBU K_VCORE_HW11_OP E   PMIC_AUXADC_AVG_NUe PnY_BAT_PLUGIN_PCRGTBU K_VCORE_HW12_OP E                        ADC_TRIM_CBU K VCORE_OP E _BAT_PLUGIN_PCRGTBU K_VCORE_HW12_OP E                      0xe PMIC_AUXADC_CK_RGTBU K_VCORE_HW12_OP E   PMIC_AUXADC_AVG_NUe Pn2_BAT_PLUGIN_PCRGTBU K_VCORE_HW13_OP E                        ADC_TRIM_CBU K VCORE_OP E _BAT_PLUGIN_PCRGTBU K_VCORE_HW13_OP E                      0xe PMIC_AUXADC_CK_RGTBU K_VCORE_HW13_OP E   PMIC_AUXADC_AVG_NUe Pn3MIC_AUXADC_TS_RGTBU K_VCORE_HW14_OP E                        ADC_TRIM_CBU K VCORE_OP E _BAT_PLUGIN_PCRGTBU K_VCORE_HW14_OP E                      0xe PMIC_AUXADC_CK_RGTBU K_VCORE_HW14_OP E   PMIC_AUXADC_AVG_NUe Pn4_BAT_PLUGIN_PCRGTBU K_VCORE_SW_OP E                         \ADC_TRIM_CBU K VCORE_OP E _BAT_PLUGIN_PCRGTBU K_VCORE_SW_OP E                         0e PMIC_AUXADC_CK_RGTBU K_VCORE_SW_OP E   PMIC_AUXADC_AVG_NUM_LBAY5_BAT_PLUGIN_PCRGTBU K_VCORE_OP E   E_S    4
#define PMIC_AUX
ADC_TRIM_CBU K VCORE_OP E _SE_IC_AUXADC_AVG_RGTBU K_VCORE_OP E   E_S                    0x1e M PMIC_AUXADC_AVG_RGTBU K_VCORE_OP E   E_S PMIC_AUXADC_AVG_NUe Pe0IC_AUXADC_AVG_RGTBU K_VCORE_OP E  CLR              \
	IC_AUX
ADC_TRIM_CBU K VCORE_OP E _CLR_BAT_PLUGIN_PCRGTBU K_VCORE_OP E  CLR                     0x1e M PMIC_AUXADC_AVG_RGTBU K_VCORE_OP E  CLR H9_MASK         _NUe P_ PMIC_AUXADC_TRRGTBU K_VCORE_HW0_OP CFG                       ADC_TRIM_CBU K VCORE_OP CFG_BAT_PLUGIN_PCRGTBU K_VCORE_HW0_OP CFG                     0xe PMIC_AUXADC_CK_RGTBU K_VCORE_HW0_OP CFG _3_DSN_CBS_SHIFT    ne0IC_AUXADC_AVG_RGTBU K_VCORE_HW1_OP CFG                       ADC_TRIM_CBU K VCORE_OP CFG_BAT_PLUGIN_PCRGTBU K_VCORE_HW1_OP CFG                     0xe PMIC_AUXADC_CK_RGTBU K_VCORE_HW1_OP CFG _3_DSN_CBS_SHIFT    nePMIC_AUXADC_CK_RGTBU K_VCORE_HW2_OP CFG                       ADC_TRIM_CBU K VCORE_OP CFG_BAT_PLUGIN_PCRGTBU K_VCORE_HW2_OP CFG                     0xe PMIC_AUXADC_CK_RGTBU K_VCORE_HW2_OP CFG _3_DSN_CBS_SHIFT    ne2_BAT_PLUGIN_PCRGTBU K_VCORE_HW3_OP CFG                       ADC_TRIM_CBU K VCORE_OP CFG_BAT_PLUGIN_PCRGTBU K_VCORE_HW3_OP CFG                     0xe PMIC_AUXADC_CK_RGTBU K_VCORE_HW3_OP CFG _3_DSN_CBS_SHIFT    ne3MIC_AUXADC_TS_RGTBU K_VCORE_HW4_OP CFG                       ADC_TRIM_CBU K VCORE_OP CFG_BAT_PLUGIN_PCRGTBU K_VCORE_HW4_OP CFG                     0xe PMIC_AUXADC_CK_RGTBU K_VCORE_HW4_OP CFG _3_DSN_CBS_SHIFT    ne4_BAT_PLUGIN_PCRGTBU K_VCORE_HW5_OP CFG                       ADC_TRIM_CBU K VCORE_OP CFG_BAT_PLUGIN_PCRGTBU K_VCORE_HW5_OP CFG                     0xe PMIC_AUXADC_CK_RGTBU K_VCORE_HW5_OP CFG _3_DSN_CBS_SHIFT    ne5_BAT_PLUGIN_PCRGTBU K_VCORE_HW6_OP CFG                       ADC_TRIM_CBU K VCORE_OP CFG_BAT_PLUGIN_PCRGTBU K_VCORE_HW6_OP CFG                     0xe PMIC_AUXADC_CK_RGTBU K_VCORE_HW6_OP CFG _3_DSN_CBS_SHIFT    ne6_BAT_PLUGIN_PCRGTBU K_VCORE_HW7_OP CFG                       ADC_TRIM_CBU K VCORE_OP CFG_BAT_PLUGIN_PCRGTBU K_VCORE_HW7_OP CFG                     0xe PMIC_AUXADC_CK_RGTBU K_VCORE_HW7_OP CFG _3_DSN_CBS_SHIFT    neMIC_AUXADC_ADC_RGTBU K_VCORE_HW8_OP CFG                       ADC_TRIM_CBU K VCORE_OP CFG_BAT_PLUGIN_PCRGTBU K_VCORE_HW8_OP CFG                     0xe PMIC_AUXADC_CK_RGTBU K_VCORE_HW8_OP CFG _3_DSN_CBS_SHIFT    ne8IC_AUXADC_AVG_RGTBU K_VCORE_HW9_OP CFG                       ADC_TRIM_CBU K VCORE_OP CFG_BAT_PLUGIN_PCRGTBU K_VCORE_HW9_OP CFG                     0xe PMIC_AUXADC_CK_RGTBU K_VCORE_HW9_OP CFG _3_DSN_CBS_SHIFT    ne9IC_AUXADC_AVG_RGTBU K_VCORE_HW10_OP CFG                      ADC_TRIM_CBU K VCORE_OP CFG_BAT_PLUGIN_PCRGTBU K_VCORE_HW10_OP CFG                     0e PMIC_AUXADC_CK_RGTBU K_VCORE_HW10_OP CFG _3_DSN_CBS_SHIFT    nnR_BAT_PLUGIN_PCRGTBU K_VCORE_HW11_OP CFG                      ADC_TRIM_CBU K VCORE_OP CFG_BAT_PLUGIN_PCRGTBU K_VCORE_HW11_OP CFG                     0e PMIC_AUXADC_CK_RGTBU K_VCORE_HW11_OP CFG _3_DSN_CBS_SHIFT    nnPMIC_AUXADC_CK_RGTBU K_VCORE_HW12_OP CFG                      ADC_TRIM_CBU K VCORE_OP CFG_BAT_PLUGIN_PCRGTBU K_VCORE_HW12_OP CFG                     0e PMIC_AUXADC_CK_RGTBU K_VCORE_HW12_OP CFG _3_DSN_CBS_SHIFT    nn2_BAT_PLUGIN_PCRGTBU K_VCORE_HW13_OP CFG                      ADC_TRIM_CBU K VCORE_OP CFG_BAT_PLUGIN_PCRGTBU K_VCORE_HW13_OP CFG                     0e PMIC_AUXADC_CK_RGTBU K_VCORE_HW13_OP CFG _3_DSN_CBS_SHIFT    nn3MIC_AUXADC_TS_RGTBU K_VCORE_HW14_OP CFG                      ADC_TRIM_CBU K VCORE_OP CFG_BAT_PLUGIN_PCRGTBU K_VCORE_HW14_OP CFG                     0e PMIC_AUXADC_CK_RGTBU K_VCORE_HW14_OP CFG _3_DSN_CBS_SHIFT    nn4_BAT_PLUGIN_PCRGTBU K_VCORE_OP CFG _E_S    4
#define PMIC_AUXADC_TRIM_CBU K VCORE_OP CFG_SE_IC_AUXADC_AVG_RGTBU K_VCORE_OP CFG _E_Sine PMIC_AUXADC_ADC_0xe M PMIC_AUXADC_AVG_RGTBU K_VCORE_OP CFG _E_S_3_DSN_CBS_SHIFT    ne0IC_AUXADC_AVG_RGTBU K_VCORE_OP CFG CLR              \
	IC_AUXADC_TRIM_CBU K VCORE_OP CFG_CLR_BAT_PLUGIN_PCRGTBU K_VCORE_OP CFG CLR ine PMIC_AUXADC_ADC_0xe M PMIC_AUXADC_AVG_RGTBU K_VCORE_OP CFG CLR H9_MASK         _NUe P PMIC_AUXADC_TRRGTBU K_VCORE_HW0_OP DR                        ADC_TRIM_CBU K VCORE_OP DR  _BAT_PLUGIN_PCRGTBU K_VCORE_HW0_OP DR                       0e PMIC_AUXADC_CK_RGTBU K_VCORE_HW0_OP DR   H9_MASK         _NUe 0IC_AUXADC_AVG_RGTBU K_VCORE_HW1_OP DR                        ADC_TRIM_CBU K VCORE_OP DR  _BAT_PLUGIN_PCRGTBU K_VCORE_HW1_OP DR                       0e PMIC_AUXADC_CK_RGTBU K_VCORE_HW1_OP DR   H9_MASK         _NUe PMIC_AUXADC_CK_RGTBU K_VCORE_HW2_OP DR                        ADC_TRIM_CBU K VCORE_OP DR  _BAT_PLUGIN_PCRGTBU K_VCORE_HW2_OP DR                       0e PMIC_AUXADC_CK_RGTBU K_VCORE_HW2_OP DR   H9_MASK         _NUe 2_BAT_PLUGIN_PCRGTBU K_VCORE_HW3_OP DR                        ADC_TRIM_CBU K VCORE_OP DR  _BAT_PLUGIN_PCRGTBU K_VCORE_HW3_OP DR                       0e PMIC_AUXADC_CK_RGTBU K_VCORE_HW3_OP DR   H9_MASK         _NUe 3MIC_AUXADC_TS_RGTBU K_VCORE_HW4_OP DR                        ADC_TRIM_CBU K VCORE_OP DR  _BAT_PLUGIN_PCRGTBU K_VCORE_HW4_OP DR                       0e PMIC_AUXADC_CK_RGTBU K_VCORE_HW4_OP DR   H9_MASK         _NUe 4_BAT_PLUGIN_PCRGTBU K_VCORE_HW5_OP DR                        ADC_TRIM_CBU K VCORE_OP DR  _BAT_PLUGIN_PCRGTBU K_VCORE_HW5_OP DR                       0e PMIC_AUXADC_CK_RGTBU K_VCORE_HW5_OP DR   H9_MASK         _NUe 5_BAT_PLUGIN_PCRGTBU K_VCORE_HW6_OP DR                        ADC_TRIM_CBU K VCORE_OP DR  _BAT_PLUGIN_PCRGTBU K_VCORE_HW6_OP DR                       0e PMIC_AUXADC_CK_RGTBU K_VCORE_HW6_OP DR   H9_MASK         _NUe 6_BAT_PLUGIN_PCRGTBU K_VCORE_HW7_OP DR                        ADC_TRIM_CBU K VCORE_OP DR  _BAT_PLUGIN_PCRGTBU K_VCORE_HW7_OP DR                       0e PMIC_AUXADC_CK_RGTBU K_VCORE_HW7_OP DR   H9_MASK         _NUe MIC_AUXADC_ADC_RGTBU K_VCORE_HW8_OP DR                        ADC_TRIM_CBU K VCORE_OP DR  _BAT_PLUGIN_PCRGTBU K_VCORE_HW8_OP DR                       0e PMIC_AUXADC_CK_RGTBU K_VCORE_HW8_OP DR   H9_MASK         _NUe 8IC_AUXADC_AVG_RGTBU K_VCORE_HW9_OP DR                        ADC_TRIM_CBU K VCORE_OP DR  _BAT_PLUGIN_PCRGTBU K_VCORE_HW9_OP DR                       0e PMIC_AUXADC_CK_RGTBU K_VCORE_HW9_OP DR   H9_MASK         _NUe 9IC_AUXADC_AVG_RGTBU K_VCORE_HW10_OP DR                       ADC_TRIM_CBU K VCORE_OP DR  _BAT_PLUGIN_PCRGTBU K_VCORE_HW10_OP DR                       e PMIC_AUXADC_CK_RGTBU K_VCORE_HW10_OP DR   H9_MASK         _NUenR_BAT_PLUGIN_PCRGTBU K_VCORE_HW11_OP DR                       ADC_TRIM_CBU K VCORE_OP DR  _BAT_PLUGIN_PCRGTBU K_VCORE_HW11_OP DR                       e PMIC_AUXADC_CK_RGTBU K_VCORE_HW11_OP DR   H9_MASK         _NUenPMIC_AUXADC_CK_RGTBU K_VCORE_HW12_OP DR                       ADC_TRIM_CBU K VCORE_OP DR  _BAT_PLUGIN_PCRGTBU K_VCORE_HW12_OP DR                       e PMIC_AUXADC_CK_RGTBU K_VCORE_HW12_OP DR   H9_MASK         _NUen2_BAT_PLUGIN_PCRGTBU K_VCORE_HW13_OP DR                       ADC_TRIM_CBU K VCORE_OP DR  _BAT_PLUGIN_PCRGTBU K_VCORE_HW13_OP DR                       e PMIC_AUXADC_CK_RGTBU K_VCORE_HW13_OP DR   H9_MASK         _NUen3MIC_AUXADC_TS_RGTBU K_VCORE_HW14_OP DR                       ADC_TRIM_CBU K VCORE_OP DR  _BAT_PLUGIN_PCRGTBU K_VCORE_HW14_OP DR                       e PMIC_AUXADC_CK_RGTBU K_VCORE_HW14_OP DR   H9_MASK         _NUen4_BAT_PLUGIN_PCRGTBU K_VCORE_OP DR   HE_S    4
#define PMIC_AUADC_TRIM_CBU K VCORE_OP DR  _SE_IC_AUXADC_AVG_RGTBU K_VCORE_OP DR   HE_S                    0e M PMIC_AUXADC_AVG_RGTBU K_VCORE_OP DR   HE_SH9_MASK         _NUe 0IC_AUXADC_AVG_RGTBU K_VCORE_OP DR   CLR              \
	IC_AUADC_TRIM_CBU K VCORE_OP DR  _CLR_BAT_PLUGIN_PCRGTBU K_VCORE_OP DR   CLR                     0e M PMIC_AUXADC_AVG_RGTBU K_VCORE_OP DR   CLR H9_MASK         _NUe  PMIC_AUXADC_TRDA_VCORE_VO MP_ADDR               \
	\
	
	IC_AUADC_TRIM_CBU K VCORE_DBG0IC_AUXADC_AVG_DA_VCORE_VO MP_               0x1
#define
#defie 7MIC_AUXADC_AVG_DA_VCORE_VO MP_SHIFT                   6






0IC_AUXADC_AVG_DA_VCORE_VO MP_GRAY                        \
	MADC_TRIM_CBU K VCORE_DBG0IC_AUXADC_AVG_DA_VCORE_VO MP_GRAY                0x1
#define
e 7MIC_AUXADC_AVG_DA_VCORE_VO MP_GRAY SHIFT                   6

8IC_AUXADC_AVG_DA_VCORE_                          \
	MT6335
	MADC_TRIM_CBU K VCORE_DBGY_BAT_PLUGIN_PCDA_VCORE_                  0x1
#define
#defi d e Y_BAT_PLUGIN_PCDA_VCORE_   SHIFT                   6






P_ 0IC_AUXADC_AVG_DA_VCORE_STB                        \
	MT6335
	ADC_TRIM_CBU K VCORE_DBGY_BAT_PLUGIN_PCDA_VCORE_STB                0x1
#define
#defi de Y_BAT_PLUGIN_PCDA_VCORE_STB SHIFT                   6






P_Y_BAT_PLUGIN_PCDA_VCORE_LOOP  MP_ADDR               \
	\
	
	ICADC_TRIM_CBU K VCORE_DBGY_BAT_PLUGIN_PCDA_VCORE_LOOP  MP_fine PMIC_AUXADLT_SEL_MASK efe Y_BAT_PLUGIN_PCDA_VCORE_LOOP  MP_SHIFT                   6



2IC_AUXADC_AVG_DA_VCORE_R2R PD                         \
	MT63ADC_TRIM_CBU K VCORE_DBGY_BAT_PLUGIN_PCDA_VCORE_R2R PD                 0x1
#define
#dee Y_BAT_PLUGIN_PCDA_VCORE_R2R PD  SHIFT                   6




3_BAT_PLUGIN_PCDA_VCORE_DVS_                          \
	MT633ADC_TRIM_CBU K VCORE_DBGY_BAT_PLUGIN_PCDA_VCORE_DVS_                  0x1
#define
#defe Y_BAT_PLUGIN_PCDA_VCORE_DVS_   SHIFT                   6





4_BAT_PLUGIN_PCDA_VCORE_DVS_DOW                         \
	MT6ADC_TRIM_CBU K VCORE_DBGY_BAT_PLUGIN_PCDA_VCORE_DVS_DOW  fine PMIC_AUXADLT_SEL_MASK efe Y_BAT_PLUGIN_PCDA_VCORE_DVS_DOW  SHIFT                   6



5_BAT_PLUGIN_PCDA_VCORE_SSH                        \
	MT6335
	ADC_TRIM_CBU K VCORE_DBGY_BAT_PLUGIN_PCDA_VCORE_SSH                0x1
#define
#defi de Y_BAT_PLUGIN_PCDA_VCORE_SSH SHIFT                   6






P_6_BAT_PLUGIN_PCDA_VCORE_iINFREQ_DISCHARG                      ADC_TRIM_CBU K VCORE_DBGY_BAT_PLUGIN_PCDA_VCORE_iINFREQ_DISCHARG                      e Y_BAT_PLUGIN_PCDA_VCORE_iINFREQ_DISCHARG   PMIC_AUXADC_AVG_NUe8IC_AUXADC_AVG_RGTBU K_VCORE_CK_ WDDR                         ADC_TRIM_CBU K VCORE_DBGY_BAT_PLUGIN_PCRGTBU K_VCORE_CK_ WDDR                       0xe PMIC_AUXADC_CK_RGTBU K_VCORE_CK_ WDDR    PMIC_AUXADC_AVG_NUe Pn2_BAT_PLUGIN_PCRGTBU K_VCORE_CK_ WDE                         \ADC_TRIM_CBU K VCORE_DBGY_BAT_PLUGIN_PCRGTBU K_VCORE_CK_ WDE                         0e PMIC_AUXADC_CK_RGTBU K_VCORE_CK_ WDE   PMIC_AUXADC_AVG_NUM_LBAYI PMIC_AUXADC_TBU K VCORE_ LR_L                          \
	MTADC_TRIM_CBU K VCORE_ELR_NUMIC_AUXADC_AVG_BU K VCORE_ LR_L                  0x1
#define
#e PMIC_AUXADC_AVG_BU K VCORE_ELR_L                   3
#defi  0x1R_BAT_PLUGIN_PCRGTBU K_VCORE_VO MP_                       \
	MADC_TRIM_CBU K VCORE_ELRR_BAT_PLUGIN_PCRGTBU K_VCORE_VO MP_               0x1
#define
e 7MIC_AUXADC_AVG_RGTBU K_VCORE_VO MP_H               3
#defi  0xPMIC_AUXADC_ADCBU K VGPU11_ NAYUXADC_DIG_3_DIG_MINOR_REV_ADDR ADC_TRIM_CBU K VGPU11_DSNYUXIC_AUXADC_ADC_BU K VGPU11_ NAYUXA               0x1
#define
#e PMIC_AUXADC_AVG_BU K VGPU11_ NAYUXA                 6
#define  PMIC_AUXADC_ADCBU K VGPU11_DT  UXADC_DIG_3_DIG_MINOR_REV_ADDR ADC_TRIM_CBU K VGPU11_DSNYUXIC_AUXADC_ADC_BU K VGPU11_DT  UXAfine PMIC_AUXADLT_SEL_MASK ee PMIC_AUXADC_AVG_BU K VGPU11_DT  UXA                 6
#define  8IC_AUXADC_AVG_BU K VGPU11_ NAYMINOR_REV                  \
	 ADC_TRIM_CBU K VGPU11_DSNYREVPMIC_AUXADC_ADCBU K VGPU11_ NAYMINOR_REV                     0e MMIC_AUXADC_ADCBU K VGPU11_ NAYMINOR_REV H9_MASK         _NUe  PMIC_AUXADC_TRBU K VGPU11_ NAYMAJOR_REV                  \
	 ADC_TRIM_CBU K VGPU11_DSNYREVPMIC_AUXADC_ADCBU K VGPU11_ NAYMAJOR_REV ine PMIC_AUXADC_ADC_0e MMIC_AUXADC_ADCBU K VGPU11_ NAYMAJOR_REV _3_DSN_CBS_SHIFT     4_BAT_PLUGIN_PCBU K VGPU11_DT  MINOR_REV                  \
	 ADC_TRIM_CBU K VGPU11_DSNYREVPMIC_AUXADC_ADCBU K VGPU11_DT  MINOR_REV ine PMIC_AUXADC_ADC_0e MMIC_AUXADC_ADCBU K VGPU11_DT  MINOR_REV _3_DSN_CBS_SHIFT     8IC_AUXADC_AVG_BU K VGPU11_DT  MAJOR_REV                  \
	 ADC_TRIM_CBU K VGPU11_DSNYREVPMIC_AUXADC_ADCBU K VGPU11_DT  MAJOR_REV ine PMIC_AUXADC_ADC_0e MMIC_AUXADC_ADCBU K VGPU11_DT  MAJOR_REV _3_DSN_CBS_SHIFT     n PMIC_AUXADC_BIBU K VGPU11_DSNYCB                     \
	MT63 ADC_TRIM_CBU K VGPU11_DSNYDBIPMIC_AUXADC_BIBU K VGPU11_DSNYCB                 0x1
#define
e I PMIC_AUXADC_TBU K VGPU11_DSNYCB  H               3
#defi  0xPMIC_AUXADC_ADCBU K VGPU11_DSNYBIM     4
#define PMIC_AUXT633 ADC_TRIM_CBU K VGPU11_DSNYDBIPMIC_AUXADC_BIBU K VGPU11_DSNYBIM                0x1
#define
e I PMIC_AUXADC_TBU K VGPU11_DSNYBIM EXTD_SHIFT                  PMIC_AUXADC_BIBU K VGPU11_DSNYES                   \
	MT6359 ADC_TRIM_CBU K VGPU11_DSNYDBIPMIC_AUXADC_BIBU K VGPU11_DSNYES                 0x1
#define
e PMIC_AUXADC_AVG_BU K VGPU11_DSNYES   PMIC_AUXADC_AVG_NUM_LBAT_S8IC_AUXADC_AVG_BU K VGPU11_DSNYFP   SHUB                  \
	 ADC_TRIM_CBU K VGPU11_DSNYDXIPMIC_AUXADC_BIBU K VGPU11_DSNYFP   SHUB                     0e PMIC_AUXADC_CK_BU K VGPU11_DSNYFP   SHUB H9_MASK         _NUe  PMIC_AUXADC_TRBU K VGPU11_DSNYFP  TRACKING                   ADC_TRIM_CBU K VGPU11_DSNYDXIPMIC_AUXADC_BIBU K VGPU11_DSNYFP  TRACKING                   e PMIC_AUXADC_CK_BU K VGPU11_DSNYFP  TRACKING _3_DSN_CBS_SHIFT  PMIC_AUXADC_CK_BU K VGPU11_DSNYFP  PREOC                      ADC_TRIM_CBU K VGPU11_DSNYDXIPMIC_AUXADC_BIBU K VGPU11_DSNYFP  PREOC                   0x7e PMIC_AUXADC_CK_BU K VGPU11_DSNYFP  PREOC                     6 PMIC_AUXADC_BIBU K VGPU11_DSNYFP  VOTER              \
	IC_AUADC_TRIM_CBU K VGPU11_DSNYDXIPMIC_AUXADC_BIBU K VGPU11_DSNYFP  VOTER                   0x7e PMIC_AUXADC_CK_BU K VGPU11_DSNYFP  VOTER                     6I PMIC_AUXADC_TBU K VGPU11_DSNYFP  ULTRASONIC                 ADC_TRIM_CBU K VGPU11_DSNYDXIPMIC_AUXADC_BIBU K VGPU11_DSNYFP  ULTRASONIC                 e PMIC_AUXADC_CK_BU K VGPU11_DSNYFP  ULTRASONIC  PMIC_AUXADC_AVG4_BAT_PLUGIN_PCBU K VGPU11_DSNYFP  DLC                        ADC_TRIM_CBU K VGPU11_DSNYDXIPMIC_AUXADC_BIBU K VGPU11_DSNYFP  DLC                        e PMIC_AUXADC_CK_BU K VGPU11_DSNYFP  DLC  PMIC_AUXADC_AVG_NUM_LB5MIC_AUXADC_TS_BU K VGPU11_DSNYFP  TRA                   \
	MTADC_TRIM_CBU K VGPU11_DSNYDXIPMIC_AUXADC_BIBU K VGPU11_DSNYFP  TRA                 0x1
#dee PMIC_AUXADC_CK_BU K VGPU11_DSNYFP  TRA   PMIC_AUXADC_AVG_NUM_L6_BAT_PLUGIN_PCRGTBU K_VGPU11_                          \
	MT6ADC_TRIM_CBU K VGPU11_CON0IC_AUXADC_AVG_RGTBU K_VGPU11_   fine PMIC_AUXADLT_SEL_MASK efe Y_BAT_PLUGIN_PCRGTBU K_VGPU11_                   3
#defi  0x1
0IC_AUXADC_AVG_RGTBU K_VGPU11_L                   \
	MT6359 \
ADC_TRIM_CBU K VGPU11_CON0IC_AUXADC_AVG_RGTBU K_VGPU11_L                 0x1
#define
#de Y_BAT_PLUGIN_PCRGTBU K_VGPU11_L  SHIFT                   6



Y_BAT_PLUGIN_PCRGTBU K_VGPU11_CON0_SE_S    4
#define PMIC_AUX
ADC_TRIM_CBU K VGPU11_CON0_SE_IC_AUXADC_AVG_RGTBU K_VGPU11_CON0_SE_S                    0x1e M PMIC_AUXADC_AVG_RGTBU K_VGPU11_CON0_SE_SH9_MASK         _NUe P_ PMIC_AUXADC_TRRGTBU K_VGPU11_CON0_CLR              \
	IC_AUX
ADC_TRIM_CBU K VGPU11_CON0_CLRPMIC_AUXADC_TRRGTBU K_VGPU11_CON0_CLR                     0x1e M PMIC_AUXADC_AVG_RGTBU K_VGPU11_CON0_CLR H9_MASK         _NUe P_ PMIC_AUXADC_TRRGTBU K_VGPU11_VO MP_HLEEP                     ADC_TRIM_CBU K VGPU11_CONY_BAT_PLUGIN_PCRGTBU K_VGPU11_VO MP_HLEEP                     e 7MIC_AUXADC_AVG_RGTBU K_VGPU11_VO MP_HLEEP H9_MASK         _NUe PMIC_AUXADC_TRRGTBU K_VGPU11_SELR2R CTRLD                    ADC_TRIM_CBU K VGPU11_SL  CONIC_AUXADC_AVG_RGTBU K_VGPU11_SELR2R CTRLD                    e PMIC_AUXADC_CK_RGTBU K_VGPU11_SELR2R CTRLDH9_MASK         _NUe PMIC_AUXADC_TRRGTBU K_VGPU11_SFCHG_FRAT                      ADC_TRIM_CBU K VGPU11_CFG0IC_AUXADC_AVG_RGTBU K_VGPU11_SFCHG_FRAT                      e 7MIC_AUXADC_AVG_RGTBU K_VGPU11_SFCHG_FRAT  H9_MASK         _NUe0IC_AUXADC_AVG_RGTBU K_VGPU11_SFCHG_FE                        ADC_TRIM_CBU K VGPU11_CFG0IC_AUXADC_AVG_RGTBU K_VGPU11_SFCHG_FE                      0xe PMIC_AUXADC_CK_RGTBU K_VGPU11_SFCHG_FE  _3_DSN_CBS_SHIFT    neMIC_AUXADC_ADC_RGTBU K_VGPU11_SFCHG_RRAT                      ADC_TRIM_CBU K VGPU11_CFG0IC_AUXADC_AVG_RGTBU K_VGPU11_SFCHG_RRAT                      e 7MIC_AUXADC_AVG_RGTBU K_VGPU11_SFCHG_RRAT  H9_MASK         _NUe8IC_AUXADC_AVG_RGTBU K_VGPU11_SFCHG_RE                        ADC_TRIM_CBU K VGPU11_CFG0IC_AUXADC_AVG_RGTBU K_VGPU11_SFCHG_R                       0xe PMIC_AUXADC_CK_RGTBU K_VGPU11_SFCHG_R                       6
Y5_BAT_PLUGIN_PCRGTBU K_VGPU11_HW0_OP E                        ADC_TRIM_CBU K VGPU11_OP E _BAT_PLUGIN_PCRGTBU K_VGPU11_HW0_OP E                      0xe PMIC_AUXADC_CK_RGTBU K_VGPU11_HW0_OP E   PMIC_AUXADC_AVG_NUe P0IC_AUXADC_AVG_RGTBU K_VGPU11_HW1_OP E                        ADC_TRIM_CBU K VGPU11_OP E _BAT_PLUGIN_PCRGTBU K_VGPU11_HW1_OP E                      0xe PMIC_AUXADC_CK_RGTBU K_VGPU11_HW1_OP E  _3_DSN_CBS_SHIFT    nePMIC_AUXADC_CK_RGTBU K_VGPU11_HW2_OP E                        ADC_TRIM_CBU K VGPU11_OP E _BAT_PLUGIN_PCRGTBU K_VGPU11_HW2_OP E                      0xe PMIC_AUXADC_CK_RGTBU K_VGPU11_HW2_OP E  _3_DSN_CBS_SHIFT    ne2_BAT_PLUGIN_PCRGTBU K_VGPU11_HW3_OP E                        ADC_TRIM_CBU K VGPU11_OP E _BAT_PLUGIN_PCRGTBU K_VGPU11_HW3_OP E                      0xe PMIC_AUXADC_CK_RGTBU K_VGPU11_HW3_OP E  _3_DSN_CBS_SHIFT    ne3MIC_AUXADC_TS_RGTBU K_VGPU11_HW4_OP E                        ADC_TRIM_CBU K VGPU11_OP E _BAT_PLUGIN_PCRGTBU K_VGPU11_HW4_OP E                      0xe PMIC_AUXADC_CK_RGTBU K_VGPU11_HW4_OP E  _3_DSN_CBS_SHIFT    ne4_BAT_PLUGIN_PCRGTBU K_VGPU11_HW5_OP E                        ADC_TRIM_CBU K VGPU11_OP E _BAT_PLUGIN_PCRGTBU K_VGPU11_HW5_OP E                      0xe PMIC_AUXADC_CK_RGTBU K_VGPU11_HW5_OP E   PMIC_AUXADC_AVG_NUe P5_BAT_PLUGIN_PCRGTBU K_VGPU11_HW6_OP E                        ADC_TRIM_CBU K VGPU11_OP E _BAT_PLUGIN_PCRGTBU K_VGPU11_HW6_OP E                      0xe PMIC_AUXADC_CK_RGTBU K_VGPU11_HW6_OP E   PMIC_AUXADC_AVG_NUe P6_BAT_PLUGIN_PCRGTBU K_VGPU11_HW7_OP E                        ADC_TRIM_CBU K VGPU11_OP E _BAT_PLUGIN_PCRGTBU K_VGPU11_HW7_OP E                      0xe PMIC_AUXADC_CK_RGTBU K_VGPU11_HW7_OP E   PMIC_AUXADC_AVG_NUe PMIC_AUXADC_ADC_RGTBU K_VGPU11_HW8_OP E                        ADC_TRIM_CBU K VGPU11_OP E _BAT_PLUGIN_PCRGTBU K_VGPU11_HW8_OP E                      0xe PMIC_AUXADC_CK_RGTBU K_VGPU11_HW8_OP E   PMIC_AUXADC_AVG_NUe P8IC_AUXADC_AVG_RGTBU K_VGPU11_HW9_OP E                        ADC_TRIM_CBU K VGPU11_OP E _BAT_PLUGIN_PCRGTBU K_VGPU11_HW9_OP E                      0xe PMIC_AUXADC_CK_RGTBU K_VGPU11_HW9_OP E   PMIC_AUXADC_AVG_NUe P9IC_AUXADC_AVG_RGTBU K_VGPU11_HW10_OP E                       ADC_TRIM_CBU K VGPU11_OP E _BAT_PLUGIN_PCRGTBU K_VGPU11_HW10_OP E                      0e PMIC_AUXADC_CK_RGTBU K_VGPU11_HW10_OP E   PMIC_AUXADC_AVG_NUe nR_BAT_PLUGIN_PCRGTBU K_VGPU11_HW11_OP E                       ADC_TRIM_CBU K VGPU11_OP E _BAT_PLUGIN_PCRGTBU K_VGPU11_HW11_OP E                      0e PMIC_AUXADC_CK_RGTBU K_VGPU11_HW11_OP E  _3_DSN_CBS_SHIFT    nnPMIC_AUXADC_CK_RGTBU K_VGPU11_HW12_OP E                       ADC_TRIM_CBU K VGPU11_OP E _BAT_PLUGIN_PCRGTBU K_VGPU11_HW12_OP E                      0e PMIC_AUXADC_CK_RGTBU K_VGPU11_HW12_OP E  _3_DSN_CBS_SHIFT    nn2_BAT_PLUGIN_PCRGTBU K_VGPU11_HW13_OP E                       ADC_TRIM_CBU K VGPU11_OP E _BAT_PLUGIN_PCRGTBU K_VGPU11_HW13_OP E                      0e PMIC_AUXADC_CK_RGTBU K_VGPU11_HW13_OP E  _3_DSN_CBS_SHIFT    nn3MIC_AUXADC_TS_RGTBU K_VGPU11_HW14_OP E                       ADC_TRIM_CBU K VGPU11_OP E _BAT_PLUGIN_PCRGTBU K_VGPU11_HW14_OP E                      0e PMIC_AUXADC_CK_RGTBU K_VGPU11_HW14_OP E  _3_DSN_CBS_SHIFT    nn4_BAT_PLUGIN_PCRGTBU K_VGPU11_SW_OP E                         ADC_TRIM_CBU K VGPU11_OP E _BAT_PLUGIN_PCRGTBU K_VGPU11_SW_OP E                         e PMIC_AUXADC_CK_RGTBU K_VGPU11_SW_OP E   PMIC_AUXADC_AVG_NUM_LBY5_BAT_PLUGIN_PCRGTBU K_VGPU11_OP E   E_S    4
#define PMIC_AUXADC_TRIM_CBU K VGPU11_OP E _SE_IC_AUXADC_AVG_RGTBU K_VGPU11_OP E   E_Sine PMIC_AUXADC_ADC_0xe M PMIC_AUXADC_AVG_RGTBU K_VGPU11_OP E   E_S PMIC_AUXADC_AVG_NUe P0IC_AUXADC_AVG_RGTBU K_VGPU11_OP E  CLR              \
	IC_AUXADC_TRIM_CBU K VGPU11_OP E _CLRPMIC_AUXADC_TRRGTBU K_VGPU11_OP E  CLR ine PMIC_AUXADC_ADC_0xe M PMIC_AUXADC_AVG_RGTBU K_VGPU11_OP E  CLR H9_MASK         _NUe P PMIC_AUXADC_TRRGTBU K_VGPU11_HW0_OP CFG                      ADC_TRIM_CBU K VGPU11_OP CFG_BAT_PLUGIN_PCRGTBU K_VGPU11_HW0_OP CFG                     0e PMIC_AUXADC_CK_RGTBU K_VGPU11_HW0_OP CFG _3_DSN_CBS_SHIFT    n0IC_AUXADC_AVG_RGTBU K_VGPU11_HW1_OP CFG                      ADC_TRIM_CBU K VGPU11_OP CFG_BAT_PLUGIN_PCRGTBU K_VGPU11_HW1_OP CFG                     0e PMIC_AUXADC_CK_RGTBU K_VGPU11_HW1_OP CFG H9_MASK         _NUe PMIC_AUXADC_CK_RGTBU K_VGPU11_HW2_OP CFG                      ADC_TRIM_CBU K VGPU11_OP CFG_BAT_PLUGIN_PCRGTBU K_VGPU11_HW2_OP CFG                     0e PMIC_AUXADC_CK_RGTBU K_VGPU11_HW2_OP CFG H9_MASK         _NUe 2_BAT_PLUGIN_PCRGTBU K_VGPU11_HW3_OP CFG                      ADC_TRIM_CBU K VGPU11_OP CFG_BAT_PLUGIN_PCRGTBU K_VGPU11_HW3_OP CFG                     0e PMIC_AUXADC_CK_RGTBU K_VGPU11_HW3_OP CFG H9_MASK         _NUe 3MIC_AUXADC_TS_RGTBU K_VGPU11_HW4_OP CFG                      ADC_TRIM_CBU K VGPU11_OP CFG_BAT_PLUGIN_PCRGTBU K_VGPU11_HW4_OP CFG                     0e PMIC_AUXADC_CK_RGTBU K_VGPU11_HW4_OP CFG H9_MASK         _NUe 4_BAT_PLUGIN_PCRGTBU K_VGPU11_HW5_OP CFG                      ADC_TRIM_CBU K VGPU11_OP CFG_BAT_PLUGIN_PCRGTBU K_VGPU11_HW5_OP CFG                     0e PMIC_AUXADC_CK_RGTBU K_VGPU11_HW5_OP CFG H9_MASK         _NUe 5_BAT_PLUGIN_PCRGTBU K_VGPU11_HW6_OP CFG                      ADC_TRIM_CBU K VGPU11_OP CFG_BAT_PLUGIN_PCRGTBU K_VGPU11_HW6_OP CFG                     0e PMIC_AUXADC_CK_RGTBU K_VGPU11_HW6_OP CFG H9_MASK         _NUe 6_BAT_PLUGIN_PCRGTBU K_VGPU11_HW7_OP CFG                      ADC_TRIM_CBU K VGPU11_OP CFG_BAT_PLUGIN_PCRGTBU K_VGPU11_HW7_OP CFG                     0e PMIC_AUXADC_CK_RGTBU K_VGPU11_HW7_OP CFG H9_MASK         _NUe MIC_AUXADC_ADC_RGTBU K_VGPU11_HW8_OP CFG                      ADC_TRIM_CBU K VGPU11_OP CFG_BAT_PLUGIN_PCRGTBU K_VGPU11_HW8_OP CFG                     0e PMIC_AUXADC_CK_RGTBU K_VGPU11_HW8_OP CFG H9_MASK         _NUe 8IC_AUXADC_AVG_RGTBU K_VGPU11_HW9_OP CFG                      ADC_TRIM_CBU K VGPU11_OP CFG_BAT_PLUGIN_PCRGTBU K_VGPU11_HW9_OP CFG                     0e PMIC_AUXADC_CK_RGTBU K_VGPU11_HW9_OP CFG H9_MASK         _NUe 9IC_AUXADC_AVG_RGTBU K_VGPU11_HW10_OP CFG                     ADC_TRIM_CBU K VGPU11_OP CFG_BAT_PLUGIN_PCRGTBU K_VGPU11_HW10_OP CFG                     e PMIC_AUXADC_CK_RGTBU K_VGPU11_HW10_OP CFG H9_MASK         _NUenR_BAT_PLUGIN_PCRGTBU K_VGPU11_HW11_OP CFG                     ADC_TRIM_CBU K VGPU11_OP CFG_BAT_PLUGIN_PCRGTBU K_VGPU11_HW11_OP CFG                     e PMIC_AUXADC_CK_RGTBU K_VGPU11_HW11_OP CFG H9_MASK         _NUenPMIC_AUXADC_CK_RGTBU K_VGPU11_HW12_OP CFG                     ADC_TRIM_CBU K VGPU11_OP CFG_BAT_PLUGIN_PCRGTBU K_VGPU11_HW12_OP CFG                     e PMIC_AUXADC_CK_RGTBU K_VGPU11_HW12_OP CFG H9_MASK         _NUen2_BAT_PLUGIN_PCRGTBU K_VGPU11_HW13_OP CFG                     ADC_TRIM_CBU K VGPU11_OP CFG_BAT_PLUGIN_PCRGTBU K_VGPU11_HW13_OP CFG                     e PMIC_AUXADC_CK_RGTBU K_VGPU11_HW13_OP CFG H9_MASK         _NUen3MIC_AUXADC_TS_RGTBU K_VGPU11_HW14_OP CFG                     ADC_TRIM_CBU K VGPU11_OP CFG_BAT_PLUGIN_PCRGTBU K_VGPU11_HW14_OP CFG                     e PMIC_AUXADC_CK_RGTBU K_VGPU11_HW14_OP CFG H9_MASK         _NUen4_BAT_PLUGIN_PCRGTBU K_VGPU11_OP CFG HE_S    4
#define PMIC_AUADC_TRIM_CBU K VGPU11_OP CFG HE__BAT_PLUGIN_PCRGTBU K_VGPU11_OP CFG HE_S                    0e M PMIC_AUXADC_AVG_RGTBU K_VGPU11_OP CFG HE_S_3_DSN_CBS_SHIFT    n0IC_AUXADC_AVG_RGTBU K_VGPU11_OP CFG CLR              \
	IC_AUADC_TRIM_CBU K VGPU11_OP CFG CLRPMIC_AUXADC_TRRGTBU K_VGPU11_OP CFG CLR ine PMIC_AUXADC_ADC_0e M PMIC_AUXADC_AVG_RGTBU K_VGPU11_OP CFG CLR H9_MASK         _NUe  PMIC_AUXADC_TRRGTBU K_VGPU11_HW0_OP DR                       ADC_TRIM_CBU K VGPU11_OP DR  _BAT_PLUGIN_PCRGTBU K_VGPU11_HW0_OP DR                       e PMIC_AUXADC_CK_RGTBU K_VGPU11_HW0_OP DR   H9_MASK         _NUe0IC_AUXADC_AVG_RGTBU K_VGPU11_HW1_OP DR                       ADC_TRIM_CBU K VGPU11_OP DR  _BAT_PLUGIN_PCRGTBU K_VGPU11_HW1_OP DR                       e PMIC_AUXADC_CK_RGTBU K_VGPU11_HW1_OP DR   H9_MASK         _NUenMIC_AUXADC_CK_RGTBU K_VGPU11_HW2_OP DR                       ADC_TRIM_CBU K VGPU11_OP DR  _BAT_PLUGIN_PCRGTBU K_VGPU11_HW2_OP DR                       e PMIC_AUXADC_CK_RGTBU K_VGPU11_HW2_OP DR   H9_MASK         _NUe2_BAT_PLUGIN_PCRGTBU K_VGPU11_HW3_OP DR                       ADC_TRIM_CBU K VGPU11_OP DR  _BAT_PLUGIN_PCRGTBU K_VGPU11_HW3_OP DR                       e PMIC_AUXADC_CK_RGTBU K_VGPU11_HW3_OP DR   H9_MASK         _NUe3MIC_AUXADC_TS_RGTBU K_VGPU11_HW4_OP DR                       ADC_TRIM_CBU K VGPU11_OP DR  _BAT_PLUGIN_PCRGTBU K_VGPU11_HW4_OP DR                       e PMIC_AUXADC_CK_RGTBU K_VGPU11_HW4_OP DR   H9_MASK         _NUe4_BAT_PLUGIN_PCRGTBU K_VGPU11_HW5_OP DR                       ADC_TRIM_CBU K VGPU11_OP DR  _BAT_PLUGIN_PCRGTBU K_VGPU11_HW5_OP DR                       e PMIC_AUXADC_CK_RGTBU K_VGPU11_HW5_OP DR   H9_MASK         _NUe5_BAT_PLUGIN_PCRGTBU K_VGPU11_HW6_OP DR                       ADC_TRIM_CBU K VGPU11_OP DR  _BAT_PLUGIN_PCRGTBU K_VGPU11_HW6_OP DR                       e PMIC_AUXADC_CK_RGTBU K_VGPU11_HW6_OP DR   H9_MASK         _NUe6_BAT_PLUGIN_PCRGTBU K_VGPU11_HW7_OP DR                       ADC_TRIM_CBU K VGPU11_OP DR  _BAT_PLUGIN_PCRGTBU K_VGPU11_HW7_OP DR                       e PMIC_AUXADC_CK_RGTBU K_VGPU11_HW7_OP DR   H9_MASK         _NUeMIC_AUXADC_ADC_RGTBU K_VGPU11_HW8_OP DR                       ADC_TRIM_CBU K VGPU11_OP DR  _BAT_PLUGIN_PCRGTBU K_VGPU11_HW8_OP DR                       e PMIC_AUXADC_CK_RGTBU K_VGPU11_HW8_OP DR   H9_MASK         _NUe8IC_AUXADC_AVG_RGTBU K_VGPU11_HW9_OP DR                       ADC_TRIM_CBU K VGPU11_OP DR  _BAT_PLUGIN_PCRGTBU K_VGPU11_HW9_OP DR                       e PMIC_AUXADC_CK_RGTBU K_VGPU11_HW9_OP DR   H9_MASK         _NUe9IC_AUXADC_AVG_RGTBU K_VGPU11_HW10_OP DR                      ADC_TRIM_CBU K VGPU11_OP DR  _BAT_PLUGIN_PCRGTBU K_VGPU11_HW10_OP DR                      e PMIC_AUXADC_CK_RGTBU K_VGPU11_HW10_OP DR   H9_MASK         _NUnR_BAT_PLUGIN_PCRGTBU K_VGPU11_HW11_OP DR                      ADC_TRIM_CBU K VGPU11_OP DR  _BAT_PLUGIN_PCRGTBU K_VGPU11_HW11_OP DR                      e PMIC_AUXADC_CK_RGTBU K_VGPU11_HW11_OP DR   H9_MASK         _NUnPMIC_AUXADC_CK_RGTBU K_VGPU11_HW12_OP DR                      ADC_TRIM_CBU K VGPU11_OP DR  _BAT_PLUGIN_PCRGTBU K_VGPU11_HW12_OP DR                      e PMIC_AUXADC_CK_RGTBU K_VGPU11_HW12_OP DR   H9_MASK         _NUn2_BAT_PLUGIN_PCRGTBU K_VGPU11_HW13_OP DR                      ADC_TRIM_CBU K VGPU11_OP DR  _BAT_PLUGIN_PCRGTBU K_VGPU11_HW13_OP DR                      e PMIC_AUXADC_CK_RGTBU K_VGPU11_HW13_OP DR   H9_MASK         _NUn3MIC_AUXADC_TS_RGTBU K_VGPU11_HW14_OP DR                      ADC_TRIM_CBU K VGPU11_OP DR  _BAT_PLUGIN_PCRGTBU K_VGPU11_HW14_OP DR                      e PMIC_AUXADC_CK_RGTBU K_VGPU11_HW14_OP DR   H9_MASK         _NUn4_BAT_PLUGIN_PCRGTBU K_VGPU11_OP DR   HE_S    4
#define PMIC_AADC_TRIM_CBU K VGPU11_OP DR   HE__BAT_PLUGIN_PCRGTBU K_VGPU11_OP DR   HE_S                    e M PMIC_AUXADC_AVG_RGTBU K_VGPU11_OP DR   HE_SH9_MASK         _NUe0IC_AUXADC_AVG_RGTBU K_VGPU11_OP DR   CLR              \
	IC_AADC_TRIM_CBU K VGPU11_OP DR   CLRPMIC_AUXADC_TRRGTBU K_VGPU11_OP DR   CLR                     e M PMIC_AUXADC_AVG_RGTBU K_VGPU11_OP DR   CLR H9_MASK         _NUe0IC_AUXADC_AVG_DA_VGPU11_VO MP_ADDR               \
	\
	
	IC_AADC_TRIM_CBU K VGPU11_DBG0IC_AUXADC_AVG_DA_VGPU11_VO MP_               0x1
#define
#defe 7MIC_AUXADC_AVG_DA_VGPU11_VO MP_SHIFT                   6





0IC_AUXADC_AVG_DA_VGPU11_VO MP_GRAY                        \
	ADC_TRIM_CBU K VGPU11_DBG0IC_AUXADC_AVG_DA_VGPU11_VO MP_GRAY                0x1
#definee 7MIC_AUXADC_AVG_DA_VGPU11_VO MP_GRAY SHIFT                   6
8IC_AUXADC_AVG_DA_VGPU11_                          \
	MT6335
	ADC_TRIM_CBU K VGPU11_DBGY_BAT_PLUGIN_PCDA_VGPU11_                  0x1
#define
#defi de Y_BAT_PLUGIN_PCDA_VGPU11_   SHIFT                   6






P_0IC_AUXADC_AVG_DA_VGPU11_STB                        \
	MT6335
ADC_TRIM_CBU K VGPU11_DBGY_BAT_PLUGIN_PCDA_VGPU11_STB                0x1
#define
#defi e Y_BAT_PLUGIN_PCDA_VGPU11_STB SHIFT                   6






PY_BAT_PLUGIN_PCDA_VGPU11_LOOP  MP_ADDR               \
	\
	
	IADC_TRIM_CBU K VGPU11_DBGY_BAT_PLUGIN_PCDA_VGPU11_LOOP  MP_fine PMIC_AUXADLT_SEL_MASK ee Y_BAT_PLUGIN_PCDA_VGPU11_LOOP  MP_SHIFT                   6


2IC_AUXADC_AVG_DA_VGPU11_R2R PD                         \
	MT6ADC_TRIM_CBU K VGPU11_DBGY_BAT_PLUGIN_PCDA_VGPU11_R2R PD                 0x1
#define
#de Y_BAT_PLUGIN_PCDA_VGPU11_R2R PD  SHIFT                   6



3_BAT_PLUGIN_PCDA_VGPU11_DVS_                          \
	MT63ADC_TRIM_CBU K VGPU11_DBGY_BAT_PLUGIN_PCDA_VGPU11_DVS_                  0x1
#define
#dee Y_BAT_PLUGIN_PCDA_VGPU11_DVS_   SHIFT                   6




4_BAT_PLUGIN_PCDA_VGPU11_DVS_DOW                         \
	MTADC_TRIM_CBU K VGPU11_DBGY_BAT_PLUGIN_PCDA_VGPU11_DVS_DOW  fine PMIC_AUXADLT_SEL_MASK ee Y_BAT_PLUGIN_PCDA_VGPU11_DVS_DOW  SHIFT                   6


5_BAT_PLUGIN_PCDA_VGPU11_SSH                        \
	MT6335
ADC_TRIM_CBU K VGPU11_DBGY_BAT_PLUGIN_PCDA_VGPU11_SSH                0x1
#define
#defi e Y_BAT_PLUGIN_PCDA_VGPU11_SSH SHIFT                   6






P6_BAT_PLUGIN_PCDA_VGPU11_iINFREQ_DISCHARG                     ADC_TRIM_CBU K VGPU11_DBGY_BAT_PLUGIN_PCDA_VGPU11_iINFREQ_DISCHARG                     e Y_BAT_PLUGIN_PCDA_VGPU11_iINFREQ_DISCHARG   PMIC_AUXADC_AVG_NU8IC_AUXADC_AVG_RGTBU K_VGPU11_CK_ WDDR                        ADC_TRIM_CBU K VGPU11_DBGY_BAT_PLUGIN_PCRGTBU K_VGPU11_CK_ WDDR                       0e PMIC_AUXADC_CK_RGTBU K_VGPU11_CK_ WDDR    PMIC_AUXADC_AVG_NUe n2_BAT_PLUGIN_PCRGTBU K_VGPU11_CK_ WDE                         ADC_TRIM_CBU K VGPU11_DBGY_BAT_PLUGIN_PCRGTBU K_VGPU11_CK_ WDE                         e PMIC_AUXADC_CK_RGTBU K_VGPU11_CK_ WDE   PMIC_AUXADC_AVG_NUM_LBn3MIC_AUXADC_TS_RGTBU K_VGPU11_ SHUB E                         ADC_TRIM_CBU K VGPU11_ SHUB CON0IC_AUXADC_AVG_RGTBU K_VGPU11_ SHUB E                         e PMIC_AUXADC_CK_RGTBU K_VGPU11_SSHUB E  H9_MASK         _NUe P_ PMIC_AUXADC_TRRGTBU K_VGPU11_SSHUB VO MP_ADDR               \ADC_TRIM_CBU K VGPU11_ SHUB CON0IC_AUXADC_AVG_RGTBU K_VGPU11_ SHUB VO MP_               0x1
#e 7MIC_AUXADC_AVG_RGTBU K_VGPU11_SSHUB VO MP_H9_MASK         _NUe4_BAT_PLUGIN_PCRGTBU K_VGPU11_SPI_                          \
ADC_TRIM_CBU K VGPU11_ PI_CON0IC_AUXADC_AVG_RGTBU K_VGPU11_ PI_                  0x1
#define PMIC_AUXADC_CK_RGTBU K_VGPU11_SPI_   SHIFT                   60IC_AUXADC_AVG_RGTBU K_VGPU11_ PI_VO MP_ADDR               \
	ADC_TRIM_CBU K VGPU11_ PI_CON0IC_AUXADC_AVG_RGTBU K_VGPU11_ PI_VO MP_               0x1
#dee 7MIC_AUXADC_AVG_RGTBU K_VGPU11_SPI_VO MP__3_DSN_CBS_SHIFT    ne4_BAT_PLUGIN_PCRGTBU K_VGPU11_BT_L  E                         ADC_TRIM_CBU K VGPU11_BT_L  CON0IC_AUXADC_AVG_RGTBU K_VGPU11_BT_L  E                         e PMIC_AUXADC_CK_RGTBU K_VGPU11_BT_L  E  H9_MASK         _NUe P_ PMIC_AUXADC_TRRGTBU K_VGPU11_BT_L  VO MP_ADDR               \ADC_TRIM_CBU K VGPU11_BT_L  CON0IC_AUXADC_AVG_RGTBU K_VGPU11_BT_L  VO MP_               0x1
#e 7MIC_AUXADC_AVG_RGTBU K_VGPU11_BT_L  VO MP_H9_MASK         _NUe4_BAT_PLUGIN_PCRGTBU K_VGPU11_TRACK_STALL_BYPAS               ADC_TRIM_CBU K VGPU11_ TALL_TRACK0IC_AUXADC_AVG_RGTBU K_VGPU11_TRACK_STALL_BYPAS               e PMIC_AUXADC_CK_RGTBU K_VGPU11_TRACK_STALL_BYPAS  H9_MASK       PMIC_AUXADC_TRBU K VGPU11_ LR_L                          \
	MADC_TRIM_CBU K VGPU11_ELR_NUMIC_AUXADC_AVG_BU K VGPU11_ LR_L                  0x1
#define
e PMIC_AUXADC_AVG_BU K VGPU11_ELR_L                   3
#defi  0x PMIC_AUXADC_TRRGTBU K_VGPU11_VO MP_                       \
	ADC_TRIM_CBU K VGPU11_ELRR_BAT_PLUGIN_PCRGTBU K_VGPU11_VO MP_               0x1
#definee 7MIC_AUXADC_AVG_RGTBU K_VGPU11_VO MP_H               3
#defi  0 PMIC_AUXADC_TRBU K VGPU12_ NAYUXADC_DIG_3_DIG_MINOR_REV_ADDR ADC_TRIM_CBU K VGPU12_DSNYUXIC_AUXADC_ADC_BU K VGPU12_ NAYUXA               0x1
#define
#e PMIC_AUXADC_AVG_BU K VGPU12_ NAYUXA                 6
#define  PMIC_AUXADC_ADCBU K VGPU12_DT  UXADC_DIG_3_DIG_MINOR_REV_ADDR ADC_TRIM_CBU K VGPU12_DSNYUXIC_AUXADC_ADC_BU K VGPU12_DT  UXAfine PMIC_AUXADLT_SEL_MASK ee PMIC_AUXADC_AVG_BU K VGPU12_DT  UXA                 6
#define  8IC_AUXADC_AVG_BU K VGPU12_ NAYMINOR_REV                  \
	 ADC_TRIM_CBU K VGPU12_DSNYREVPMIC_AUXADC_ADCBU K VGPU12_ NAYMINOR_REV ine PMIC_AUXADC_ADC_0e MMIC_AUXADC_ADCBU K VGPU12_ NAYMINOR_REV H9_MASK         _NUe  PMIC_AUXADC_TRBU K VGPU12_ NAYMAJOR_REV                  \
	 ADC_TRIM_CBU K VGPU12_DSNYREVPMIC_AUXADC_ADCBU K VGPU12_ NAYMAJOR_REV ine PMIC_AUXADC_ADC_0e MMIC_AUXADC_ADCBU K VGPU12_ NAYMAJOR_REV _3_DSN_CBS_SHIFT     4_BAT_PLUGIN_PCBU K VGPU12_DT  MINOR_REV                  \
	 ADC_TRIM_CBU K VGPU12_DSNYREVPMIC_AUXADC_ADCBU K VGPU12_DT  MINOR_REV ine PMIC_AUXADC_ADC_0e MMIC_AUXADC_ADCBU K VGPU12_DT  MINOR_REV _3_DSN_CBS_SHIFT     8IC_AUXADC_AVG_BU K VGPU12_DT  MAJOR_REV                  \
	 ADC_TRIM_CBU K VGPU12_DSNYREVPMIC_AUXADC_ADCBU K VGPU12_DT  MAJOR_REV ine PMIC_AUXADC_ADC_0e MMIC_AUXADC_ADCBU K VGPU12_DT  MAJOR_REV _3_DSN_CBS_SHIFT     n PMIC_AUXADC_BIBU K VGPU12_DSNYCB                     \
	MT63 ADC_TRIM_CBU K VGPU12_DSNYDBIPMIC_AUXADC_BIBU K VGPU12_DSNYCB                 0x1
#define
e I PMIC_AUXADC_TBU K VGPU12_DSNYCB  H               3
#defi  0xPMIC_AUXADC_ADCBU K VGPU12_DSNYBIM     4
#define PMIC_AUXT633 ADC_TRIM_CBU K VGPU12_DSNYDBIPMIC_AUXADC_BIBU K VGPU12_DSNYBIM                0x1
#define
e I PMIC_AUXADC_TBU K VGPU12_DSNYBIM EXTD_SHIFT                  PMIC_AUXADC_BIBU K VGPU12_DSNYES                   \
	MT6359 ADC_TRIM_CBU K VGPU12_DSNYDBIPMIC_AUXADC_BIBU K VGPU12_DSNYES                 0x1
#define
e PMIC_AUXADC_AVG_BU K VGPU12_DSNYES   PMIC_AUXADC_AVG_NUM_LBAT_S8IC_AUXADC_AVG_BU K VGPU12_DSNYFP   SHUB                  \
	 ADC_TRIM_CBU K VGPU12_DSNYDXIPMIC_AUXADC_BIBU K VGPU12_DSNYFP   SHUB                   0x7e PMIC_AUXADC_CK_BU K VGPU12_DSNYFP   SHUB H9_MASK         _NUe  PMIC_AUXADC_TRBU K VGPU12_DSNYFP  TRACKING                   ADC_TRIM_CBU K VGPU12_DSNYDXIPMIC_AUXADC_BIBU K VGPU12_DSNYFP  TRACKING                   e PMIC_AUXADC_CK_BU K VGPU12_DSNYFP  TRACKING _3_DSN_CBS_SHIFT  PMIC_AUXADC_CK_BU K VGPU12_DSNYFP  PREOC                      ADC_TRIM_CBU K VGPU12_DSNYDXIPMIC_AUXADC_BIBU K VGPU12_DSNYFP  PREOC                   0x7e PMIC_AUXADC_CK_BU K VGPU12_DSNYFP  PREOC                     6 PMIC_AUXADC_BIBU K VGPU12_DSNYFP  VOTER              \
	IC_AUADC_TRIM_CBU K VGPU12_DSNYDXIPMIC_AUXADC_BIBU K VGPU12_DSNYFP  VOTER                   0x7e PMIC_AUXADC_CK_BU K VGPU12_DSNYFP  VOTER                     6I PMIC_AUXADC_TBU K VGPU12_DSNYFP  ULTRASONIC                 ADC_TRIM_CBU K VGPU12_DSNYDXIPMIC_AUXADC_BIBU K VGPU12_DSNYFP  ULTRASONIC                 e PMIC_AUXADC_CK_BU K VGPU12_DSNYFP  ULTRASONIC  PMIC_AUXADC_AVG4_BAT_PLUGIN_PCBU K VGPU12_DSNYFP  DLC                        ADC_TRIM_CBU K VGPU12_DSNYDXIPMIC_AUXADC_BIBU K VGPU12_DSNYFP  DLC                        e PMIC_AUXADC_CK_BU K VGPU12_DSNYFP  DLC  PMIC_AUXADC_AVG_NUM_LB5MIC_AUXADC_TS_BU K VGPU12_DSNYFP  TRA                   \
	MTADC_TRIM_CBU K VGPU12_DSNYDXIPMIC_AUXADC_BIBU K VGPU12_DSNYFP  TRA                 0x1
#dee PMIC_AUXADC_CK_BU K VGPU12_DSNYFP  TRA   PMIC_AUXADC_AVG_NUe P6_BAT_PLUGIN_PCRGTBU K_VGPU12_                          \
	MT6ADC_TRIM_CBU K VGPU12 CON0IC_AUXADC_AVG_RGTBU K_VGPU12_   fine PMIC_AUXADLT_SEL_MASK efe Y_BAT_PLUGIN_PCRGTBU K_VGPU12_                   3
#defi  0x1
0IC_AUXADC_AVG_RGTBU K_VGPU12_L                   \
	MT6359 \
ADC_TRIM_CBU K VGPU12 CON0IC_AUXADC_AVG_RGTBU K_VGPU12_L                 0x1
#define
#de Y_BAT_PLUGIN_PCRGTBU K_VGPU12_L  SHIFT                   6



Y_BAT_PLUGIN_PCRGTBU K_VGPU12_CON0_SE_S    4
#define PMIC_AUX
ADC_TRIM_CBU K VGPU12_CON0_SE_IC_AUXADC_AVG_RGTBU K_VGPU12_CON0_SE_S                    0x1e M PMIC_AUXADC_AVG_RGTBU K_VGPU12_CON0_SE_SH9_MASK         _NUe P_ PMIC_AUXADC_TRRGTBU K_VGPU12_CON0_CLR              \
	IC_AUX
ADC_TRIM_CBU K VGPU12_CON0_CLRPMIC_AUXADC_TRRGTBU K_VGPU12_CON0_CLR                     0x1e M PMIC_AUXADC_AVG_RGTBU K_VGPU12_CON0_CLR H9_MASK         _NUe P_ PMIC_AUXADC_TRRGTBU K_VGPU12_VO MP_HLEEP                     ADC_TRIM_CBU K VGPU12_CONY_BAT_PLUGIN_PCRGTBU K_VGPU12_VO MP_HLEEP                     e 7MIC_AUXADC_AVG_RGTBU K_VGPU12_VO MP_HLEEP H9_MASK         _NUe PMIC_AUXADC_TRRGTBU K_VGPU12_SELR2R CTRLD                    ADC_TRIM_CBU K VGPU12_SL  CONIC_AUXADC_AVG_RGTBU K_VGPU12_SELR2R CTRLD                    e PMIC_AUXADC_CK_RGTBU K_VGPU12_SELR2R CTRLDH9_MASK         _NUe PMIC_AUXADC_TRRGTBU K_VGPU12_SFCHG_FRAT                      ADC_TRIM_CBU K VGPU12_CFG0IC_AUXADC_AVG_RGTBU K_VGPU12_SFCHG_FRAT                      e 7MIC_AUXADC_AVG_RGTBU K_VGPU12_SFCHG_FRAT  H9_MASK         _NUe0IC_AUXADC_AVG_RGTBU K_VGPU12_SFCHG_FE                        ADC_TRIM_CBU K VGPU12_CFG0IC_AUXADC_AVG_RGTBU K_VGPU12_SFCHG_FE                      0xe PMIC_AUXADC_CK_RGTBU K_VGPU12_SFCHG_FE  _3_DSN_CBS_SHIFT    neMIC_AUXADC_ADC_RGTBU K_VGPU12_SFCHG_RRAT                      ADC_TRIM_CBU K VGPU12_CFG0IC_AUXADC_AVG_RGTBU K_VGPU12_SFCHG_RRAT                      e 7MIC_AUXADC_AVG_RGTBU K_VGPU12_SFCHG_RRAT  H9_MASK         _NUe8IC_AUXADC_AVG_RGTBU K_VGPU12_SFCHG_RE                        ADC_TRIM_CBU K VGPU12_CFG0IC_AUXADC_AVG_RGTBU K_VGPU12_SFCHG_RE                      0xe PMIC_AUXADC_CK_RGTBU K_VGPU12_SFCHG_R                       6
Y5_BAT_PLUGIN_PCRGTBU K_VGPU12_HW0_OP E                        ADC_TRIM_CBU K VGPU12_OP E _BAT_PLUGIN_PCRGTBU K_VGPU12_HW0_OP E                      0xe PMIC_AUXADC_CK_RGTBU K_VGPU12_HW0_OP E   PMIC_AUXADC_AVG_NUe P0IC_AUXADC_AVG_RGTBU K_VGPU12_HW1_OP E                        ADC_TRIM_CBU K VGPU12_OP E _BAT_PLUGIN_PCRGTBU K_VGPU12_HW1_OP E                      0xe PMIC_AUXADC_CK_RGTBU K_VGPU12_HW1_OP E  _3_DSN_CBS_SHIFT    nePMIC_AUXADC_CK_RGTBU K_VGPU12_HW2_OP E                        ADC_TRIM_CBU K VGPU12_OP E _BAT_PLUGIN_PCRGTBU K_VGPU12_HW2_OP E                      0xe PMIC_AUXADC_CK_RGTBU K_VGPU12_HW2_OP E  _3_DSN_CBS_SHIFT    ne2_BAT_PLUGIN_PCRGTBU K_VGPU12_HW3_OP E                        ADC_TRIM_CBU K VGPU12_OP E _BAT_PLUGIN_PCRGTBU K_VGPU12_HW3_OP E                      0xe PMIC_AUXADC_CK_RGTBU K_VGPU12_HW3_OP E  _3_DSN_CBS_SHIFT    ne3MIC_AUXADC_TS_RGTBU K_VGPU12_HW4_OP E                        ADC_TRIM_CBU K VGPU12_OP E _BAT_PLUGIN_PCRGTBU K_VGPU12_HW4_OP E                      0xe PMIC_AUXADC_CK_RGTBU K_VGPU12_HW4_OP E  _3_DSN_CBS_SHIFT    ne4_BAT_PLUGIN_PCRGTBU K_VGPU12_HW5_OP E                        ADC_TRIM_CBU K VGPU12_OP E _BAT_PLUGIN_PCRGTBU K_VGPU12_HW5_OP E                      0xe PMIC_AUXADC_CK_RGTBU K_VGPU12_HW5_OP E   PMIC_AUXADC_AVG_NUe P5_BAT_PLUGIN_PCRGTBU K_VGPU12_HW6_OP E                        ADC_TRIM_CBU K VGPU12_OP E _BAT_PLUGIN_PCRGTBU K_VGPU12_HW6_OP E                      0xe PMIC_AUXADC_CK_RGTBU K_VGPU12_HW6_OP E   PMIC_AUXADC_AVG_NUe P6_BAT_PLUGIN_PCRGTBU K_VGPU12_HW7_OP E                        ADC_TRIM_CBU K VGPU12_OP E _BAT_PLUGIN_PCRGTBU K_VGPU12_HW7_OP E                      0xe PMIC_AUXADC_CK_RGTBU K_VGPU12_HW7_OP E  _3_DSN_CBS_SHIFT    neMIC_AUXADC_ADC_RGTBU K_VGPU12_HW8_OP E                        ADC_TRIM_CBU K VGPU12_OP E _BAT_PLUGIN_PCRGTBU K_VGPU12_HW8_OP E                      0xe PMIC_AUXADC_CK_RGTBU K_VGPU12_HW8_OP E   PMIC_AUXADC_AVG_NUe P8IC_AUXADC_AVG_RGTBU K_VGPU12_HW9_OP E                        ADC_TRIM_CBU K VGPU12_OP E _BAT_PLUGIN_PCRGTBU K_VGPU12_HW9_OP E                      0xe PMIC_AUXADC_CK_RGTBU K_VGPU12_HW9_OP E   PMIC_AUXADC_AVG_NUe P9IC_AUXADC_AVG_RGTBU K_VGPU12_HW10_OP E                       ADC_TRIM_CBU K VGPU12_OP E _BAT_PLUGIN_PCRGTBU K_VGPU12_HW10_OP E                      0e PMIC_AUXADC_CK_RGTBU K_VGPU12_HW10_OP E   PMIC_AUXADC_AVG_NUe nR_BAT_PLUGIN_PCRGTBU K_VGPU12_HW11_OP E                       ADC_TRIM_CBU K VGPU12_OP E _BAT_PLUGIN_PCRGTBU K_VGPU12_HW11_OP E                      0e PMIC_AUXADC_CK_RGTBU K_VGPU12_HW11_OP E  _3_DSN_CBS_SHIFT    nnPMIC_AUXADC_CK_RGTBU K_VGPU12_HW12_OP E                       ADC_TRIM_CBU K VGPU12_OP E _BAT_PLUGIN_PCRGTBU K_VGPU12_HW12_OP E                      0e PMIC_AUXADC_CK_RGTBU K_VGPU12_HW12_OP E   PMIC_AUXADC_AVG_NUe n2_BAT_PLUGIN_PCRGTBU K_VGPU12_HW13_OP E                       ADC_TRIM_CBU K VGPU12_OP E _BAT_PLUGIN_PCRGTBU K_VGPU12_HW13_OP E                      0e PMIC_AUXADC_CK_RGTBU K_VGPU12_HW13_OP E  _3_DSN_CBS_SHIFT    nn3MIC_AUXADC_TS_RGTBU K_VGPU12_HW14_OP E                       ADC_TRIM_CBU K VGPU12_OP E _BAT_PLUGIN_PCRGTBU K_VGPU12_HW14_OP E                      0e PMIC_AUXADC_CK_RGTBU K_VGPU12_HW14_OP E  _3_DSN_CBS_SHIFT    nn4_BAT_PLUGIN_PCRGTBU K_VGPU12_SW_OP E                         ADC_TRIM_CBU K VGPU12_OP E _BAT_PLUGIN_PCRGTBU K_VGPU12_SW_OP E                         e PMIC_AUXADC_CK_RGTBU K_VGPU12_SW_OP E   PMIC_AUXADC_AVG_NUM_LBY5_BAT_PLUGIN_PCRGTBU K_VGPU12_OP E   E_S    4
#define PMIC_AUXADC_TRIM_CBU K VGPU12_OP E   E__BAT_PLUGIN_PCRGTBU K_VGPU12_OP E   E_Sine PMIC_AUXADC_ADC_0xe M PMIC_AUXADC_AVG_RGTBU K_VGPU12_OP E   E_S PMIC_AUXADC_AVG_NUe P0IC_AUXADC_AVG_RGTBU K_VGPU12_OP E  CLR              \
	IC_AUXADC_TRIM_CBU K VGPU12_OP E  CLRIC_AUXADC_AVG_RGTBU K_VGPU12_OP E  CLR ine PMIC_AUXADC_ADC_0xe M PMIC_AUXADC_AVG_RGTBU K_VGPU12_OP E  CLR H9_MASK         _NUe P PMIC_AUXADC_TRRGTBU K_VGPU12_HW0_OP CFG                      ADC_TRIM_CBU K VGPU12_OP CFGPMIC_AUXADC_TRRGTBU K_VGPU12_HW0_OP CFG                     0e PMIC_AUXADC_CK_RGTBU K_VGPU12_HW0_OP CFG _3_DSN_CBS_SHIFT    n0IC_AUXADC_AVG_RGTBU K_VGPU12_HW1_OP CFG                      ADC_TRIM_CBU K VGPU12_OP CFGPMIC_AUXADC_TRRGTBU K_VGPU12_HW1_OP CFG                     0e PMIC_AUXADC_CK_RGTBU K_VGPU12_HW1_OP CFG H9_MASK         _NUe PMIC_AUXADC_CK_RGTBU K_VGPU12_HW2_OP CFG                      ADC_TRIM_CBU K VGPU12_OP CFGPMIC_AUXADC_TRRGTBU K_VGPU12_HW2_OP CFG                     0e PMIC_AUXADC_CK_RGTBU K_VGPU12_HW2_OP CFG H9_MASK         _NUe 2_BAT_PLUGIN_PCRGTBU K_VGPU12_HW3_OP CFG                      ADC_TRIM_CBU K VGPU12_OP CFGPMIC_AUXADC_TRRGTBU K_VGPU12_HW3_OP CFG                     0e PMIC_AUXADC_CK_RGTBU K_VGPU12_HW3_OP CFG H9_MASK         _NUe 3MIC_AUXADC_TS_RGTBU K_VGPU12_HW4_OP CFG                      ADC_TRIM_CBU K VGPU12_OP CFGPMIC_AUXADC_TRRGTBU K_VGPU12_HW4_OP CFG                     0e PMIC_AUXADC_CK_RGTBU K_VGPU12_HW4_OP CFG H9_MASK         _NUe 4_BAT_PLUGIN_PCRGTBU K_VGPU12_HW5_OP CFG                      ADC_TRIM_CBU K VGPU12_OP CFGPMIC_AUXADC_TRRGTBU K_VGPU12_HW5_OP CFG                     0e PMIC_AUXADC_CK_RGTBU K_VGPU12_HW5_OP CFG H9_MASK         _NUe 5_BAT_PLUGIN_PCRGTBU K_VGPU12_HW6_OP CFG                      ADC_TRIM_CBU K VGPU12_OP CFGPMIC_AUXADC_TRRGTBU K_VGPU12_HW6_OP CFG                     0e PMIC_AUXADC_CK_RGTBU K_VGPU12_HW6_OP CFG H9_MASK         _NUe 6_BAT_PLUGIN_PCRGTBU K_VGPU12_HW7_OP CFG                      ADC_TRIM_CBU K VGPU12_OP CFGPMIC_AUXADC_TRRGTBU K_VGPU12_HW7_OP CFG                     0e PMIC_AUXADC_CK_RGTBU K_VGPU12_HW7_OP CFG H9_MASK         _NUe MIC_AUXADC_ADC_RGTBU K_VGPU12_HW8_OP CFG                      ADC_TRIM_CBU K VGPU12_OP CFGPMIC_AUXADC_TRRGTBU K_VGPU12_HW8_OP CFG                     0e PMIC_AUXADC_CK_RGTBU K_VGPU12_HW8_OP CFG H9_MASK         _NUe 8IC_AUXADC_AVG_RGTBU K_VGPU12_HW9_OP CFG                      ADC_TRIM_CBU K VGPU12_OP CFGPMIC_AUXADC_TRRGTBU K_VGPU12_HW9_OP CFG                     0e PMIC_AUXADC_CK_RGTBU K_VGPU12_HW9_OP CFG H9_MASK         _NUe 9IC_AUXADC_AVG_RGTBU K_VGPU12_HW10_OP CFG                     ADC_TRIM_CBU K VGPU12_OP CFGPMIC_AUXADC_TRRGTBU K_VGPU12_HW10_OP CFG                     e PMIC_AUXADC_CK_RGTBU K_VGPU12_HW10_OP CFG H9_MASK         _NUenR_BAT_PLUGIN_PCRGTBU K_VGPU12_HW11_OP CFG                     ADC_TRIM_CBU K VGPU12_OP CFGPMIC_AUXADC_TRRGTBU K_VGPU12_HW11_OP CFG                     e PMIC_AUXADC_CK_RGTBU K_VGPU12_HW11_OP CFG H9_MASK         _NUenPMIC_AUXADC_CK_RGTBU K_VGPU12_HW12_OP CFG                     ADC_TRIM_CBU K VGPU12_OP CFGPMIC_AUXADC_TRRGTBU K_VGPU12_HW12_OP CFG                     e PMIC_AUXADC_CK_RGTBU K_VGPU12_HW12_OP CFG H9_MASK         _NUen2_BAT_PLUGIN_PCRGTBU K_VGPU12_HW13_OP CFG                     ADC_TRIM_CBU K VGPU12_OP CFGPMIC_AUXADC_TRRGTBU K_VGPU12_HW13_OP CFG                     e PMIC_AUXADC_CK_RGTBU K_VGPU12_HW13_OP CFG H9_MASK         _NUen3MIC_AUXADC_TS_RGTBU K_VGPU12_HW14_OP CFG                     ADC_TRIM_CBU K VGPU12_OP CFGPMIC_AUXADC_TRRGTBU K_VGPU12_HW14_OP CFG                     e PMIC_AUXADC_CK_RGTBU K_VGPU12_HW14_OP CFG H9_MASK         _NUen4_BAT_PLUGIN_PCRGTBU K_VGPU12_OP CFG HE_S    4
#define PMIC_AUADC_TRIM_CBU K VGPU12_OP CFG HE__BAT_PLUGIN_PCRGTBU K_VGPU12_OP CFG HE_Sine PMIC_AUXADC_ADC_0e M PMIC_AUXADC_AVG_RGTBU K_VGPU12_OP CFG HE_S_3_DSN_CBS_SHIFT    n0IC_AUXADC_AVG_RGTBU K_VGPU12_OP CFG CLR              \
	IC_AUADC_TRIM_CBU K VGPU12_OP CFG CLRIC_AUXADC_AVG_RGTBU K_VGPU12_OP CFG CLR ine PMIC_AUXADC_ADC_0e M PMIC_AUXADC_AVG_RGTBU K_VGPU12_OP CFG CLR H9_MASK         _NUe  PMIC_AUXADC_TRRGTBU K_VGPU12_HW0_OP DR                       ADC_TRIM_CBU K VGPU12_OP DR  PMIC_AUXADC_TRRGTBU K_VGPU12_HW0_OP DR                       e PMIC_AUXADC_CK_RGTBU K_VGPU12_HW0_OP DR   H9_MASK         _NUe0IC_AUXADC_AVG_RGTBU K_VGPU12_HW1_OP DR                       ADC_TRIM_CBU K VGPU12_OP DR  PMIC_AUXADC_TRRGTBU K_VGPU12_HW1_OP DR                       e PMIC_AUXADC_CK_RGTBU K_VGPU12_HW1_OP DR   H9_MASK         _NUenMIC_AUXADC_CK_RGTBU K_VGPU12_HW2_OP DR                       ADC_TRIM_CBU K VGPU12_OP DR  PMIC_AUXADC_TRRGTBU K_VGPU12_HW2_OP DR                       e PMIC_AUXADC_CK_RGTBU K_VGPU12_HW2_OP DR   H9_MASK         _NUe2_BAT_PLUGIN_PCRGTBU K_VGPU12_HW3_OP DR                       ADC_TRIM_CBU K VGPU12_OP DR  PMIC_AUXADC_TRRGTBU K_VGPU12_HW3_OP DR                       e PMIC_AUXADC_CK_RGTBU K_VGPU12_HW3_OP DR   H9_MASK         _NUe3MIC_AUXADC_TS_RGTBU K_VGPU12_HW4_OP DR                       ADC_TRIM_CBU K VGPU12_OP DR  PMIC_AUXADC_TRRGTBU K_VGPU12_HW4_OP DR                       e PMIC_AUXADC_CK_RGTBU K_VGPU12_HW4_OP DR   H9_MASK         _NUe4_BAT_PLUGIN_PCRGTBU K_VGPU12_HW5_OP DR                       ADC_TRIM_CBU K VGPU12_OP DR  PMIC_AUXADC_TRRGTBU K_VGPU12_HW5_OP DR                       e PMIC_AUXADC_CK_RGTBU K_VGPU12_HW5_OP DR   H9_MASK         _NUe5_BAT_PLUGIN_PCRGTBU K_VGPU12_HW6_OP DR                       ADC_TRIM_CBU K VGPU12_OP DR  PMIC_AUXADC_TRRGTBU K_VGPU12_HW6_OP DR                       e PMIC_AUXADC_CK_RGTBU K_VGPU12_HW6_OP DR   H9_MASK         _NUe6_BAT_PLUGIN_PCRGTBU K_VGPU12_HW7_OP DR                       ADC_TRIM_CBU K VGPU12_OP DR  PMIC_AUXADC_TRRGTBU K_VGPU12_HW7_OP DR                       e PMIC_AUXADC_CK_RGTBU K_VGPU12_HW7_OP DR   H9_MASK         _NUeMIC_AUXADC_ADC_RGTBU K_VGPU12_HW8_OP DR                       ADC_TRIM_CBU K VGPU12_OP DR  PMIC_AUXADC_TRRGTBU K_VGPU12_HW8_OP DR                       e PMIC_AUXADC_CK_RGTBU K_VGPU12_HW8_OP DR   H9_MASK         _NUe8IC_AUXADC_AVG_RGTBU K_VGPU12_HW9_OP DR                       ADC_TRIM_CBU K VGPU12_OP DR  PMIC_AUXADC_TRRGTBU K_VGPU12_HW9_OP DR                       e PMIC_AUXADC_CK_RGTBU K_VGPU12_HW9_OP DR   H9_MASK         _NUe9IC_AUXADC_AVG_RGTBU K_VGPU12_HW10_OP DR                      ADC_TRIM_CBU K VGPU12_OP DR  PMIC_AUXADC_TRRGTBU K_VGPU12_HW10_OP DR                      e PMIC_AUXADC_CK_RGTBU K_VGPU12_HW10_OP DR   H9_MASK         _NUnR_BAT_PLUGIN_PCRGTBU K_VGPU12_HW11_OP DR                      ADC_TRIM_CBU K VGPU12_OP DR  PMIC_AUXADC_TRRGTBU K_VGPU12_HW11_OP DR                      e PMIC_AUXADC_CK_RGTBU K_VGPU12_HW11_OP DR   H9_MASK         _NUnPMIC_AUXADC_CK_RGTBU K_VGPU12_HW12_OP DR                      ADC_TRIM_CBU K VGPU12_OP DR  PMIC_AUXADC_TRRGTBU K_VGPU12_HW12_OP DR                      e PMIC_AUXADC_CK_RGTBU K_VGPU12_HW12_OP DR   H9_MASK         _NUn2_BAT_PLUGIN_PCRGTBU K_VGPU12_HW13_OP DR                      ADC_TRIM_CBU K VGPU12_OP DR  PMIC_AUXADC_TRRGTBU K_VGPU12_HW13_OP DR                      e PMIC_AUXADC_CK_RGTBU K_VGPU12_HW13_OP DR   H9_MASK         _NUn3MIC_AUXADC_TS_RGTBU K_VGPU12_HW14_OP DR                      ADC_TRIM_CBU K VGPU12_OP DR  PMIC_AUXADC_TRRGTBU K_VGPU12_HW14_OP DR                      e PMIC_AUXADC_CK_RGTBU K_VGPU12_HW14_OP DR   H9_MASK         _NUn4_BAT_PLUGIN_PCRGTBU K_VGPU12_OP DR   HE_S    4
#define PMIC_AADC_TRIM_CBU K VGPU12_OP DR   HE__BAT_PLUGIN_PCRGTBU K_VGPU12_OP DR   HE_S                    e M PMIC_AUXADC_AVG_RGTBU K_VGPU12_OP DR   HE_SH9_MASK         _NUe0IC_AUXADC_AVG_RGTBU K_VGPU12_OP DR   CLR              \
	IC_AADC_TRIM_CBU K VGPU12_OP DR   CLRIC_AUXADC_AVG_RGTBU K_VGPU12_OP DR   CLR                     e M PMIC_AUXADC_AVG_RGTBU K_VGPU12_OP DR   CLR H9_MASK         _NUe0IC_AUXADC_AVG_DA_VGPU12_VO MP_ADDR               \
	\
	
	IC_AADC_TRIM_CBU K VGPU12_DBG0IC_AUXADC_AVG_DA_VGPU12_VO MP_               0x1
#define
#defe 7MIC_AUXADC_AVG_DA_VGPU12_VO MP_SHIFT                   6





0IC_AUXADC_AVG_DA_VGPU12_VO MP_GRAY                        \
	ADC_TRIM_CBU K VGPU12_DBG0IC_AUXADC_AVG_DA_VGPU12_VO MP_GRAY                0x1
#definee 7MIC_AUXADC_AVG_DA_VGPU12_VO MP_GRAY SHIFT                   6
8IC_AUXADC_AVG_DA_VGPU12_                          \
	MT6  \
	ADC_TRIM_CBU K VGPU12_DBGY_BAT_PLUGIN_PCDA_VGPU12_   fine PMIC_AUXADLT_SEL_MASK efefinee Y_BAT_PLUGIN_PCDA_VGPU12_   SHIFT                   6






P_0IC_AUXADC_AVG_DA_VGPU12_STB                        \
	MT6335
ADC_TRIM_CBU K VGPU12_DBGY_BAT_PLUGIN_PCDA_VGPU12_STB                0x1
#define
#defi e Y_BAT_PLUGIN_PCDA_VGPU12_STB SHIFT                   6






PY_BAT_PLUGIN_PCDA_VGPU12_LOOP  MP_ADDR               \
	\
	
	IADC_TRIM_CBU K VGPU12_DBGY_BAT_PLUGIN_PCDA_VGPU12_LOOP  MP_fine PMIC_AUXADLT_SEL_MASK ee Y_BAT_PLUGIN_PCDA_VGPU12_LOOP  MP_SHIFT                   6


2IC_AUXADC_AVG_DA_VGPU12_R2R PD                         \
	MT6ADC_TRIM_CBU K VGPU12_DBGY_BAT_PLUGIN_PCDA_VGPU12_R2R PD                 0x1
#define
#de Y_BAT_PLUGIN_PCDA_VGPU12_R2R PD  SHIFT                   6



3_BAT_PLUGIN_PCDA_VGPU12_DVS_                          \
	MT63ADC_TRIM_CBU K VGPU12_DBGY_BAT_PLUGIN_PCDA_VGPU12_DVS_                  0x1
#define
#dee Y_BAT_PLUGIN_PCDA_VGPU12_DVS_   SHIFT                   6




4_BAT_PLUGIN_PCDA_VGPU12_DVS_DOW                         \
	MTADC_TRIM_CBU K VGPU12_DBGY_BAT_PLUGIN_PCDA_VGPU12_DVS_DOW  fine PMIC_AUXADLT_SEL_MASK ee Y_BAT_PLUGIN_PCDA_VGPU12_DVS_DOW  SHIFT                   6


5_BAT_PLUGIN_PCDA_VGPU12_SSH                        \
	MT6335
ADC_TRIM_CBU K VGPU12_DBGY_BAT_PLUGIN_PCDA_VGPU12_SSH                0x1
#define
#defi e Y_BAT_PLUGIN_PCDA_VGPU12_SSH SHIFT                   6






P6_BAT_PLUGIN_PCDA_VGPU12_iINFREQ_DISCHARG                     ADC_TRIM_CBU K VGPU12_DBGY_BAT_PLUGIN_PCDA_VGPU12_iINFREQ_DISCHARG                     e Y_BAT_PLUGIN_PCDA_VGPU12_iINFREQ_DISCHARG   PMIC_AUXADC_AVG_NU8IC_AUXADC_AVG_RGTBU K_VGPU12_CK_ WDDR                        ADC_TRIM_CBU K VGPU12_DBGY_BAT_PLUGIN_PCRGTBU K_VGPU12_CK_ WDDR                       0e PMIC_AUXADC_CK_RGTBU K_VGPU12_CK_ WDDR    PMIC_AUXADC_AVG_NUe n2_BAT_PLUGIN_PCRGTBU K_VGPU12_CK_ WDE                         ADC_TRIM_CBU K VGPU12_DBGY_BAT_PLUGIN_PCRGTBU K_VGPU12_CK_ WDE                         e PMIC_AUXADC_CK_RGTBU K_VGPU12_CK_ WDE   PMIC_AUXADC_AVG_NUM_LBn3MIC_AUXADC_TS_BU K_VGPU12_ LR_L                          \
	MADC_TRIM_CBU K VGPU12_ELR_NUMIC_AUXADC_AVG_BU K VGPU12_ LR_L                  0x1
#define
e PMIC_AUXADC_AVG_BU K VGPU12_ELR_L                   3
#defi  0x PMIC_AUXADC_TRRGTBU K_VGPU12_VO MP_ADDR               \
	\
	
ADC_TRIM_CBU K VGPU12_ELR PMIC_AUXADC_TRRGTBU K_VGPU12_VO MP_               0x1
#definee 7MIC_AUXADC_AVG_RGTBU K_VGPU12_VO MP_SHIFT                   6
 PMIC_AUXADC_TRBU K VDR  M_ NAYUXADC_DIG_3_DIG_MINOR_REV_ADDR ADC_TRIM_CBU K VDR  M_DSNYUXIC_AUXADC_ADC_BU K VDR  M_ NAYUXAfine PMIC_AUXADLT_SEL_MASK ee PMIC_AUXADC_AVG_BU K VDR  M_ NAYUXA                 6
#define  PMIC_AUXADC_ADCBU K VDR  M_DT  UXADC_DIG_3_DIG_MINOR_REV_ADDR ADC_TRIM_CBU K VDR  M_DSNYUXIC_AUXADC_ADC_BU K VDR  M_DT  UXAfine PMIC_AUXADLT_SEL_MASK ee PMIC_AUXADC_AVG_BU K VDR  M_DT  UXA                 6
#define  8IC_AUXADC_AVG_BU K VDR  M_ NAYMINOR_REV                  \
	 ADC_TRIM_CBU K VDR  M_DSNYREVPMIC_AUXADC_ADCBU K VDR  M_ NAYMINOR_REV ine PMIC_AUXADC_ADC_0e MMIC_AUXADC_ADCBU K VDR  M_ NAYMINOR_REV H9_MASK         _NUe  PMIC_AUXADC_TRBU K VDR  M_ NAYMAJOR_REV                  \
	 ADC_TRIM_CBU K VDR  M_DSNYREVPMIC_AUXADC_ADCBU K VDR  M_ NAYMAJOR_REV ine PMIC_AUXADC_ADC_0e MMIC_AUXADC_ADCBU K VDR  M_ NAYMAJOR_REV _3_DSN_CBS_SHIFT     4_BAT_PLUGIN_PCBU K VDR  M_DT  MINOR_REV                  \
	 ADC_TRIM_CBU K VDR  M_DSNYREVPMIC_AUXADC_ADCBU K VDR  M_DT  MINOR_REV ine PMIC_AUXADC_ADC_0e MMIC_AUXADC_ADCBU K VDR  M_DT  MINOR_REV _3_DSN_CBS_SHIFT     8IC_AUXADC_AVG_BU K VDR  M_DT  MAJOR_REV                  \
	 ADC_TRIM_CBU K VDR  M_DSNYREVPMIC_AUXADC_ADCBU K VDR  M_DT  MAJOR_REV ine PMIC_AUXADC_ADC_0e MMIC_AUXADC_ADCBU K VDR  M_DT  MAJOR_REV _3_DSN_CBS_SHIFT     n PMIC_AUXADC_BIBU K VDR  M_DSNYCB                     \
	MT63 ADC_TRIM_CBU K VDR  M_DSNYDBIPMIC_AUXADC_BIBU K VDR  M_DSNYCB                 0x1
#define
e I PMIC_AUXADC_TBU K VDR  M_DSNYCB  H               3
#defi  0xPMIC_AUXADC_ADCBU K VDR  M_DSNYBIM     4
#define PMIC_AUXT633 ADC_TRIM_CBU K VDR  M_DSNYDBIPMIC_AUXADC_BIBU K VDR  M_DSNYBIM                0x1
#define
e I PMIC_AUXADC_TBU K VDR  M_DSNYBIM EXTD_SHIFT                  PMIC_AUXADC_BIBU K VDR  M_DSNYES                   \
	MT6359 ADC_TRIM_CBU K VDR  M_DSNYDBIPMIC_AUXADC_BIBU K VDR  M_DSNYES                 0x1
#define
e PMIC_AUXADC_AVG_BU K VDR  M_DSNYES   PMIC_AUXADC_AVG_NUM_LBAT_S8IC_AUXADC_AVG_BU K VDR  M_DSNYFP   SHUB                  \
	 ADC_TRIM_CBU K VDR  M_DSNYDXIPMIC_AUXADC_BIBU K VDR  M_DSNYFP   SHUB                   0x7e PMIC_AUXADC_CK_BU K VDR  M_DSNYFP   SHUB H9_MASK         _NUe  PMIC_AUXADC_TRBU K VDR  M_DSNYFP  TRACKING                   ADC_TRIM_CBU K VDR  M_DSNYDXIPMIC_AUXADC_BIBU K VDR  M_DSNYFP  TRACKING                   e PMIC_AUXADC_CK_BU K VDR  M_DSNYFP  TRACKING _3_DSN_CBS_SHIFT  PMIC_AUXADC_CK_BU K VDR  M_DSNYFP  PREOC                      ADC_TRIM_CBU K VDR  M_DSNYDXIPMIC_AUXADC_BIBU K VDR  M_DSNYFP  PREOC                   0x7e PMIC_AUXADC_CK_BU K VDR  M_DSNYFP  PREOC                     6 PMIC_AUXADC_BIBU K VDR  M_DSNYFP  VOTER              \
	IC_AUADC_TRIM_CBU K VDR  M_DSNYDXIPMIC_AUXADC_BIBU K VDR  M_DSNYFP  VOTER                   0x7e PMIC_AUXADC_CK_BU K VDR  M_DSNYFP  VOTER                     6I PMIC_AUXADC_TBU K VDR  M_DSNYFP  ULTRASONIC                 ADC_TRIM_CBU K VDR  M_DSNYDXIPMIC_AUXADC_BIBU K VDR  M_DSNYFP  ULTRASONIC                 e PMIC_AUXADC_CK_BU K VDR  M_DSNYFP  ULTRASONIC  PMIC_AUXADC_AVG4_BAT_PLUGIN_PCBU K VDR  M_DSNYFP  DLC                        ADC_TRIM_CBU K VDR  M_DSNYDXIPMIC_AUXADC_BIBU K VDR  M_DSNYFP  DLC                        e PMIC_AUXADC_CK_BU K VDR  M_DSNYFP  DLC  PMIC_AUXADC_AVG_NUM_LB5MIC_AUXADC_TS_BU K VDR  M_DSNYFP  TRA                   \
	MTADC_TRIM_CBU K VDR  M_DSNYDXIPMIC_AUXADC_BIBU K VDR  M_DSNYFP  TRA                 0x1
#dee PMIC_AUXADC_CK_BU K VDR  M_DSNYFP  TRA   PMIC_AUXADC_AVG_NUe P6_BAT_PLUGIN_PCRGTBU K_VDR  M_                          \
	MT6ADC_TRIM_CBU K VDR  M_CON0IC_AUXADC_AVG_RGTBU K_VDR  M_                  0x1
#define
#de Y_BAT_PLUGIN_PCRGTBU K_VDR  M_                   3
#defi  0x1
0IC_AUXADC_AVG_RGTBU K_VDR  M_L                   \
	MT6359 \
ADC_TRIM_CBU K VDR  M_CON0IC_AUXADC_AVG_RGTBU K_VDR  M_L                 0x1
#define
#de Y_BAT_PLUGIN_PCRGTBU K_VDR  M_L  SHIFT                   6



Y_BAT_PLUGIN_PCRGTBU K_VDR  M_CON0_SE_S    4
#define PMIC_AUX
ADC_TRIM_CBU K VDR  M_CON0_SE__BAT_PLUGIN_PCRGTBU K_VDR  M_CON0_SE_S                    0x1e M PMIC_AUXADC_AVG_RGTBU K_VDR  M_CON0_SE_SH9_MASK         _NUe P_ PMIC_AUXADC_TRRGTBU K_VDR  M_CON0_CLR              \
	IC_AUX
ADC_TRIM_CBU K VDR  M_CON0_CLRPMIC_AUXADC_TRRGTBU K_VDR  M_CON0_CLR                     0x1e M PMIC_AUXADC_AVG_RGTBU K_VDR  M_CON0_CLR H9_MASK         _NUe P_ PMIC_AUXADC_TRRGTBU K_VDR  M_VO MP_HLEEP                     ADC_TRIM_CBU K VDR  M_CONY_BAT_PLUGIN_PCRGTBU K_VDR  M_VO MP_HLEEP                     e 7MIC_AUXADC_AVG_RGTBU K_VDR  M_VO MP_HLEEP H9_MASK         _NUe0IC_AUXADC_AVG_RGTBU K_VDR  M_SELR2R CTRLD                    ADC_TRIM_CBU K VDR  M_SL  CONIC_AUXADC_AVG_RGTBU K_VDR  M_SELR2R CTRLD                    e PMIC_AUXADC_CK_RGTBU K_VDR  M_SELR2R CTRLDH9_MASK         _NUe0IC_AUXADC_AVG_RGTBU K_VDR  M_SFCHG_FRAT                      ADC_TRIM_CBU K VDR  M_CFG0IC_AUXADC_AVG_RGTBU K_VDR  M_SFCHG_FRAT                      e 7MIC_AUXADC_AVG_RGTBU K_VDR  M_SFCHG_FRAT  H9_MASK         _NUe0IC_AUXADC_AVG_RGTBU K_VDR  M_SFCHG_FE                        ADC_TRIM_CBU K VDR  M_CFG0IC_AUXADC_AVG_RGTBU K_VDR  M_SFCHG_FE                      0xe PMIC_AUXADC_CK_RGTBU K_VDR  M_SFCHG_FE  _3_DSN_CBS_SHIFT    neMIC_AUXADC_ADC_RGTBU K_VDR  M_SFCHG_RRAT                      ADC_TRIM_CBU K VDR  M_CFG0IC_AUXADC_AVG_RGTBU K_VDR  M_SFCHG_RRAT                      e 7MIC_AUXADC_AVG_RGTBU K_VDR  M_SFCHG_RRAT  H9_MASK         _NUe8IC_AUXADC_AVG_RGTBU K_VDR  M_SFCHG_RE                        ADC_TRIM_CBU K VDR  M_CFG0IC_AUXADC_AVG_RGTBU K_VDR  M_SFCHG_RE                      0xe PMIC_AUXADC_CK_RGTBU K_VDR  M_SFCHG_RE                      6
Y5_BAT_PLUGIN_PCRGTBU K_VDR  M_HW0_OP E                        ADC_TRIM_CBU K VDR  M_OP E _BAT_PLUGIN_PCRGTBU K_VDR  M_HW0_OP E                      0xe PMIC_AUXADC_CK_RGTBU K_VDR  M_HW0_OP E   PMIC_AUXADC_AVG_NUe P0IC_AUXADC_AVG_RGTBU K_VDR  M_HW1_OP E                        ADC_TRIM_CBU K VDR  M_OP E _BAT_PLUGIN_PCRGTBU K_VDR  M_HW1_OP E                      0xe PMIC_AUXADC_CK_RGTBU K_VDR  M_HW1_OP E  _3_DSN_CBS_SHIFT    nePMIC_AUXADC_CK_RGTBU K_VDR  M_HW2_OP E                        ADC_TRIM_CBU K VDR  M_OP E _BAT_PLUGIN_PCRGTBU K_VDR  M_HW2_OP E                      0xe PMIC_AUXADC_CK_RGTBU K_VDR  M_HW2_OP E  _3_DSN_CBS_SHIFT    ne2_BAT_PLUGIN_PCRGTBU K_VDR  M_HW3_OP E                        ADC_TRIM_CBU K VDR  M_OP E _BAT_PLUGIN_PCRGTBU K_VDR  M_HW3_OP E                      0xe PMIC_AUXADC_CK_RGTBU K_VDR  M_HW3_OP E  _3_DSN_CBS_SHIFT    ne3MIC_AUXADC_TS_RGTBU K_VDR  M_HW4_OP E                        ADC_TRIM_CBU K VDR  M_OP E _BAT_PLUGIN_PCRGTBU K_VDR  M_HW4_OP E                      0xe PMIC_AUXADC_CK_RGTBU K_VDR  M_HW4_OP E  _3_DSN_CBS_SHIFT    ne4_BAT_PLUGIN_PCRGTBU K_VDR  M_HW5_OP E                        ADC_TRIM_CBU K VDR  M_OP E _BAT_PLUGIN_PCRGTBU K_VDR  M_HW5_OP E                      0xe PMIC_AUXADC_CK_RGTBU K_VDR  M_HW5_OP E   PMIC_AUXADC_AVG_NUe P5_BAT_PLUGIN_PCRGTBU K_VDR  M_HW6_OP E                        ADC_TRIM_CBU K VDR  M_OP E _BAT_PLUGIN_PCRGTBU K_VDR  M_HW6_OP E                      0xe PMIC_AUXADC_CK_RGTBU K_VDR  M_HW6_OP E   PMIC_AUXADC_AVG_NUe P6_BAT_PLUGIN_PCRGTBU K_VDR  M_HW7_OP E                        ADC_TRIM_CBU K VDR  M_OP E _BAT_PLUGIN_PCRGTBU K_VDR  M_HW7_OP E                      0xe PMIC_AUXADC_CK_RGTBU K_VDR  M_HW7_OP E  _3_DSN_CBS_SHIFT    neMIC_AUXADC_ADC_RGTBU K_VDR  M_HW8_OP E                        ADC_TRIM_CBU K VDR  M_OP E _BAT_PLUGIN_PCRGTBU K_VDR  M_HW8_OP E                      0xe PMIC_AUXADC_CK_RGTBU K_VDR  M_HW8_OP E   PMIC_AUXADC_AVG_NUe P8IC_AUXADC_AVG_RGTBU K_VDR  M_HW9_OP E                        ADC_TRIM_CBU K VDR  M_OP E _BAT_PLUGIN_PCRGTBU K_VDR  M_HW9_OP E                      0xe PMIC_AUXADC_CK_RGTBU K_VDR  M_HW9_OP E   PMIC_AUXADC_AVG_NUe P9IC_AUXADC_AVG_RGTBU K_VDR  M_HW10_OP E                       ADC_TRIM_CBU K VDR  M_OP E _BAT_PLUGIN_PCRGTBU K_VDR  M_HW10_OP E                      0e PMIC_AUXADC_CK_RGTBU K_VDR  M_HW10_OP E   PMIC_AUXADC_AVG_NUe nR_BAT_PLUGIN_PCRGTBU K_VDR  M_HW11_OP E                       ADC_TRIM_CBU K VDR  M_OP E _BAT_PLUGIN_PCRGTBU K_VDR  M_HW11_OP E                      0e PMIC_AUXADC_CK_RGTBU K_VDR  M_HW11_OP E  _3_DSN_CBS_SHIFT    nnPMIC_AUXADC_CK_RGTBU K_VDR  M_HW12_OP E                       ADC_TRIM_CBU K VDR  M_OP E _BAT_PLUGIN_PCRGTBU K_VDR  M_HW12_OP E                      0e PMIC_AUXADC_CK_RGTBU K_VDR  M_HW12_OP E   PMIC_AUXADC_AVG_NUe n2_BAT_PLUGIN_PCRGTBU K_VDR  M_HW13_OP E                       ADC_TRIM_CBU K VDR  M_OP E _BAT_PLUGIN_PCRGTBU K_VDR  M_HW13_OP E                      0e PMIC_AUXADC_CK_RGTBU K_VDR  M_HW13_OP E  _3_DSN_CBS_SHIFT    nn3MIC_AUXADC_TS_RGTBU K_VDR  M_HW14_OP E                       ADC_TRIM_CBU K VDR  M_OP E _BAT_PLUGIN_PCRGTBU K_VDR  M_HW14_OP E                      0e PMIC_AUXADC_CK_RGTBU K_VDR  M_HW14_OP E  _3_DSN_CBS_SHIFT    nn4_BAT_PLUGIN_PCRGTBU K_VDR  M_SW_OP E                         ADC_TRIM_CBU K VDR  M_OP E _BAT_PLUGIN_PCRGTBU K_VDR  M_SW_OP E                         e PMIC_AUXADC_CK_RGTBU K_VDR  M_SW_OP E   PMIC_AUXADC_AVG_NUM_LBY5_BAT_PLUGIN_PCRGTBU K_VDR  M_OP E   E_S    4
#define PMIC_AUXADC_TRIM_CBU K VDR  M_OP E   E__BAT_PLUGIN_PCRGTBU K_VDR  M_OP E   E_Sine PMIC_AUXADC_ADC_0xe M PMIC_AUXADC_AVG_RGTBU K_VDR  M_OP E   E_S PMIC_AUXADC_AVG_NUe P0IC_AUXADC_AVG_RGTBU K_VDR  M_OP E  CLR              \
	IC_AUXADC_TRIM_CBU K VDR  M_OP E  CLRIC_AUXADC_AVG_RGTBU K_VDR  M_OP E  CLR ine PMIC_AUXADC_ADC_0xe M PMIC_AUXADC_AVG_RGTBU K_VDR  M_OP E  CLR H9_MASK         _NUe P PMIC_AUXADC_TRRGTBU K_VDR  M_HW0_OP CFG                      ADC_TRIM_CBU K VDR  M_OP CFGPMIC_AUXADC_TRRGTBU K_VDR  M_HW0_OP CFG                     0e PMIC_AUXADC_CK_RGTBU K_VDR  M_HW0_OP CFG _3_DSN_CBS_SHIFT    n0IC_AUXADC_AVG_RGTBU K_VDR  M_HW1_OP CFG                      ADC_TRIM_CBU K VDR  M_OP CFGPMIC_AUXADC_TRRGTBU K_VDR  M_HW1_OP CFG                     0e PMIC_AUXADC_CK_RGTBU K_VDR  M_HW1_OP CFG H9_MASK         _NUe PMIC_AUXADC_CK_RGTBU K_VDR  M_HW2_OP CFG                      ADC_TRIM_CBU K VDR  M_OP CFGPMIC_AUXADC_TRRGTBU K_VDR  M_HW2_OP CFG                     0e PMIC_AUXADC_CK_RGTBU K_VDR  M_HW2_OP CFG H9_MASK         _NUe 2_BAT_PLUGIN_PCRGTBU K_VDR  M_HW3_OP CFG                      ADC_TRIM_CBU K VDR  M_OP CFGPMIC_AUXADC_TRRGTBU K_VDR  M_HW3_OP CFG                     0e PMIC_AUXADC_CK_RGTBU K_VDR  M_HW3_OP CFG H9_MASK         _NUe 3MIC_AUXADC_TS_RGTBU K_VDR  M_HW4_OP CFG                      ADC_TRIM_CBU K VDR  M_OP CFGPMIC_AUXADC_TRRGTBU K_VDR  M_HW4_OP CFG                     0e PMIC_AUXADC_CK_RGTBU K_VDR  M_HW4_OP CFG H9_MASK         _NUe 4_BAT_PLUGIN_PCRGTBU K_VDR  M_HW5_OP CFG                      ADC_TRIM_CBU K VDR  M_OP CFGPMIC_AUXADC_TRRGTBU K_VDR  M_HW5_OP CFG                     0e PMIC_AUXADC_CK_RGTBU K_VDR  M_HW5_OP CFG H9_MASK         _NUe 5_BAT_PLUGIN_PCRGTBU K_VDR  M_HW6_OP CFG                      ADC_TRIM_CBU K VDR  M_OP CFGPMIC_AUXADC_TRRGTBU K_VDR  M_HW6_OP CFG                     0e PMIC_AUXADC_CK_RGTBU K_VDR  M_HW6_OP CFG H9_MASK         _NUe 6_BAT_PLUGIN_PCRGTBU K_VDR  M_HW7_OP CFG                      ADC_TRIM_CBU K VDR  M_OP CFGPMIC_AUXADC_TRRGTBU K_VDR  M_HW7_OP CFG                     0e PMIC_AUXADC_CK_RGTBU K_VDR  M_HW7_OP CFG H9_MASK         _NUe MIC_AUXADC_ADC_RGTBU K_VDR  M_HW8_OP CFG                      ADC_TRIM_CBU K VDR  M_OP CFGPMIC_AUXADC_TRRGTBU K_VDR  M_HW8_OP CFG                     0e PMIC_AUXADC_CK_RGTBU K_VDR  M_HW8_OP CFG H9_MASK         _NUe 8IC_AUXADC_AVG_RGTBU K_VDR  M_HW9_OP CFG                      ADC_TRIM_CBU K VDR  M_OP CFGPMIC_AUXADC_TRRGTBU K_VDR  M_HW9_OP CFG                     0e PMIC_AUXADC_CK_RGTBU K_VDR  M_HW9_OP CFG H9_MASK         _NUe 9IC_AUXADC_AVG_RGTBU K_VDR  M_HW10_OP CFG                     ADC_TRIM_CBU K VDR  M_OP CFGPMIC_AUXADC_TRRGTBU K_VDR  M_HW10_OP CFG                     e PMIC_AUXADC_CK_RGTBU K_VDR  M_HW10_OP CFG H9_MASK         _NUenR_BAT_PLUGIN_PCRGTBU K_VDR  M_HW11_OP CFG                     ADC_TRIM_CBU K VDR  M_OP CFGPMIC_AUXADC_TRRGTBU K_VDR  M_HW11_OP CFG                     e PMIC_AUXADC_CK_RGTBU K_VDR  M_HW11_OP CFG H9_MASK         _NUenPMIC_AUXADC_CK_RGTBU K_VDR  M_HW12_OP CFG                     ADC_TRIM_CBU K VDR  M_OP CFGPMIC_AUXADC_TRRGTBU K_VDR  M_HW12_OP CFG                     e PMIC_AUXADC_CK_RGTBU K_VDR  M_HW12_OP CFG H9_MASK         _NUen2_BAT_PLUGIN_PCRGTBU K_VDR  M_HW13_OP CFG                     ADC_TRIM_CBU K VDR  M_OP CFGPMIC_AUXADC_TRRGTBU K_VDR  M_HW13_OP CFG                     e PMIC_AUXADC_CK_RGTBU K_VDR  M_HW13_OP CFG H9_MASK         _NUen3MIC_AUXADC_TS_RGTBU K_VDR  M_HW14_OP CFG                     ADC_TRIM_CBU K VDR  M_OP CFGPMIC_AUXADC_TRRGTBU K_VDR  M_HW14_OP CFG                     e PMIC_AUXADC_CK_RGTBU K_VDR  M_HW14_OP CFG H9_MASK         _NUen4_BAT_PLUGIN_PCRGTBU K_VDR  M_OP CFG HE_S    4
#define PMIC_AUADC_TRIM_CBU K VDR  M_OP CFG HE__BAT_PLUGIN_PCRGTBU K_VDR  M_OP CFG HE_Sine PMIC_AUXADC_ADC_0e M PMIC_AUXADC_AVG_RGTBU K_VDR  M_OP CFG HE_S_3_DSN_CBS_SHIFT    n0IC_AUXADC_AVG_RGTBU K_VDR  M_OP CFG CLR              \
	IC_AUADC_TRIM_CBU K VDR  M_OP CFG CLRIC_AUXADC_AVG_RGTBU K_VDR  M_OP CFG CLR ine PMIC_AUXADC_ADC_0e M PMIC_AUXADC_AVG_RGTBU K_VDR  M_OP CFG CLR H9_MASK         _NUe  PMIC_AUXADC_TRRGTBU K_VDR  M_HW0_OP DR                       ADC_TRIM_CBU K VDR  M_OP DR  PMIC_AUXADC_TRRGTBU K_VDR  M_HW0_OP DR                       e PMIC_AUXADC_CK_RGTBU K_VDR  M_HW0_OP DR   H9_MASK         _NUe0IC_AUXADC_AVG_RGTBU K_VDR  M_HW1_OP DR                       ADC_TRIM_CBU K VDR  M_OP DR  PMIC_AUXADC_TRRGTBU K_VDR  M_HW1_OP DR                       e PMIC_AUXADC_CK_RGTBU K_VDR  M_HW1_OP DR   H9_MASK         _NUenMIC_AUXADC_CK_RGTBU K_VDR  M_HW2_OP DR                       ADC_TRIM_CBU K VDR  M_OP DR  PMIC_AUXADC_TRRGTBU K_VDR  M_HW2_OP DR                       e PMIC_AUXADC_CK_RGTBU K_VDR  M_HW2_OP DR   H9_MASK         _NUe2_BAT_PLUGIN_PCRGTBU K_VDR  M_HW3_OP DR                       ADC_TRIM_CBU K VDR  M_OP DR  PMIC_AUXADC_TRRGTBU K_VDR  M_HW3_OP DR                       e PMIC_AUXADC_CK_RGTBU K_VDR  M_HW3_OP DR   H9_MASK         _NUe3MIC_AUXADC_TS_RGTBU K_VDR  M_HW4_OP DR                       ADC_TRIM_CBU K VDR  M_OP DR  PMIC_AUXADC_TRRGTBU K_VDR  M_HW4_OP DR                       e PMIC_AUXADC_CK_RGTBU K_VDR  M_HW4_OP DR   H9_MASK         _NUe4_BAT_PLUGIN_PCRGTBU K_VDR  M_HW5_OP DR                       ADC_TRIM_CBU K VDR  M_OP DR  PMIC_AUXADC_TRRGTBU K_VDR  M_HW5_OP DR                       e PMIC_AUXADC_CK_RGTBU K_VDR  M_HW5_OP DR   H9_MASK         _NUe5_BAT_PLUGIN_PCRGTBU K_VDR  M_HW6_OP DR                       ADC_TRIM_CBU K VDR  M_OP DR  PMIC_AUXADC_TRRGTBU K_VDR  M_HW6_OP DR                       e PMIC_AUXADC_CK_RGTBU K_VDR  M_HW6_OP DR   H9_MASK         _NUe6_BAT_PLUGIN_PCRGTBU K_VDR  M_HW7_OP DR                       ADC_TRIM_CBU K VDR  M_OP DR  PMIC_AUXADC_TRRGTBU K_VDR  M_HW7_OP DR                       e PMIC_AUXADC_CK_RGTBU K_VDR  M_HW7_OP DR   H9_MASK         _NUeMIC_AUXADC_ADC_RGTBU K_VDR  M_HW8_OP DR                       ADC_TRIM_CBU K VDR  M_OP DR  PMIC_AUXADC_TRRGTBU K_VDR  M_HW8_OP DR                       e PMIC_AUXADC_CK_RGTBU K_VDR  M_HW8_OP DR   H9_MASK         _NUe8IC_AUXADC_AVG_RGTBU K_VDR  M_HW9_OP DR                       ADC_TRIM_CBU K VDR  M_OP DR  PMIC_AUXADC_TRRGTBU K_VDR  M_HW9_OP DR                       e PMIC_AUXADC_CK_RGTBU K_VDR  M_HW9_OP DR   H9_MASK         _NUe9IC_AUXADC_AVG_RGTBU K_VDR  M_HW10_OP DR                      ADC_TRIM_CBU K VDR  M_OP DR  PMIC_AUXADC_TRRGTBU K_VDR  M_HW10_OP DR                      e PMIC_AUXADC_CK_RGTBU K_VDR  M_HW10_OP DR   H9_MASK         _NUnR_BAT_PLUGIN_PCRGTBU K_VDR  M_HW11_OP DR                      ADC_TRIM_CBU K VDR  M_OP DR  PMIC_AUXADC_TRRGTBU K_VDR  M_HW11_OP DR                      e PMIC_AUXADC_CK_RGTBU K_VDR  M_HW11_OP DR   H9_MASK         _NUnPMIC_AUXADC_CK_RGTBU K_VDR  M_HW12_OP DR                      ADC_TRIM_CBU K VDR  M_OP DR  PMIC_AUXADC_TRRGTBU K_VDR  M_HW12_OP DR                      e PMIC_AUXADC_CK_RGTBU K_VDR  M_HW12_OP DR   H9_MASK         _NUn2_BAT_PLUGIN_PCRGTBU K_VDR  M_HW13_OP DR                      ADC_TRIM_CBU K VDR  M_OP DR  PMIC_AUXADC_TRRGTBU K_VDR  M_HW13_OP DR                      e PMIC_AUXADC_CK_RGTBU K_VDR  M_HW13_OP DR   H9_MASK         _NUn3MIC_AUXADC_TS_RGTBU K_VDR  M_HW14_OP DR                      ADC_TRIM_CBU K VDR  M_OP DR  PMIC_AUXADC_TRRGTBU K_VDR  M_HW14_OP DR                      e PMIC_AUXADC_CK_RGTBU K_VDR  M_HW14_OP DR   H9_MASK         _NUn4_BAT_PLUGIN_PCRGTBU K_VDR  M_OP DR   HE_S    4
#define PMIC_AADC_TRIM_CBU K VDR  M_OP DR   HE__BAT_PLUGIN_PCRGTBU K_VDR  M_OP DR   HE_S                    e M PMIC_AUXADC_AVG_RGTBU K_VDR  M_OP DR   HE_SH9_MASK         _NUe0IC_AUXADC_AVG_RGTBU K_VDR  M_OP DR   CLR              \
	IC_AADC_TRIM_CBU K VDR  M_OP DR   CLRIC_AUXADC_AVG_RGTBU K_VDR  M_OP DR   CLR                     e M PMIC_AUXADC_AVG_RGTBU K_VDR  M_OP DR   CLR H9_MASK         _NUe0IC_AUXADC_AVG_DA_VDR  M_VO MP_ADDR               \
	\
	
	IC_AADC_TRIM_CBU K VDR  M_DBG0IC_AUXADC_AVG_DA_VDR  M_VO MP_               0x1
#define
#defe 7MIC_AUXADC_AVG_DA_VDR  M_VO MP_SHIFT                   6





0IC_AUXADC_AVG_DA_VDR  M_VO MP_GRAY                        \
	ADC_TRIM_CBU K VDR  M_DBG0IC_AUXADC_AVG_DA_VDR  M_VO MP_GRAY                0x1
#definee 7MIC_AUXADC_AVG_DA_VDR  M_VO MP_GRAY SHIFT                   6
8IC_AUXADC_AVG_DA_VDR  M_                          \
	MT6  \
	ADC_TRIM_CBU K VDR  M_DBGY_BAT_PLUGIN_PCDA_VDR  M_   fine PMIC_AUXADLT_SEL_MASK efefinee Y_BAT_PLUGIN_PCDA_VDR  M_   SHIFT                   6






P_0IC_AUXADC_AVG_DA_VDR  M_STB                        \
	MT6335
ADC_TRIM_CBU K VDR  M_DBGY_BAT_PLUGIN_PCDA_VDR  M_STB                0x1
#define
#defi e Y_BAT_PLUGIN_PCDA_VDR  M_STB SHIFT                   6






PY_BAT_PLUGIN_PCDA_VDR  M_LOOP  MP_ADDR               \
	\
	
	IADC_TRIM_CBU K VDR  M_DBGY_BAT_PLUGIN_PCDA_VDR  M_LOOP  MP_fine PMIC_AUXADLT_SEL_MASK ee Y_BAT_PLUGIN_PCDA_VDR  M_LOOP  MP_SHIFT                   6


2IC_AUXADC_AVG_DA_VDR  M_R2R PD                         \
	MT6ADC_TRIM_CBU K VDR  M_DBGY_BAT_PLUGIN_PCDA_VDR  M_R2R PD                 0x1
#define
#de Y_BAT_PLUGIN_PCDA_VDR  M_R2R PD  SHIFT                   6



3_BAT_PLUGIN_PCDA_VDR  M_DVS_                          \
	MT63ADC_TRIM_CBU K VDR  M_DBGY_BAT_PLUGIN_PCDA_VDR  M_DVS_                  0x1
#define
#dee Y_BAT_PLUGIN_PCDA_VDR  M_DVS_   SHIFT                   6




4_BAT_PLUGIN_PCDA_VDR  M_DVS_DOW                         \
	MTADC_TRIM_CBU K VDR  M_DBGY_BAT_PLUGIN_PCDA_VDR  M_DVS_DOW  fine PMIC_AUXADLT_SEL_MASK ee Y_BAT_PLUGIN_PCDA_VDR  M_DVS_DOW  SHIFT                   6


5_BAT_PLUGIN_PCDA_VDR  M_SSH                        \
	MT6335
ADC_TRIM_CBU K VDR  M_DBGY_BAT_PLUGIN_PCDA_VDR  M_SSH                0x1
#define
#defi e Y_BAT_PLUGIN_PCDA_VDR  M_SSH SHIFT                   6






P6_BAT_PLUGIN_PCDA_VDR  M_iINFREQ_DISCHARG                     ADC_TRIM_CBU K VDR  M_DBGY_BAT_PLUGIN_PCDA_VDR  M_iINFREQ_DISCHARG                     e Y_BAT_PLUGIN_PCDA_VDR  M_iINFREQ_DISCHARG   PMIC_AUXADC_AVG_NU8IC_AUXADC_AVG_RGTBU K_VDR  M_CK_ WDDR                        ADC_TRIM_CBU K VDR  M_DBGY_BAT_PLUGIN_PCRGTBU K_VDR  M_CK_ WDDR                       0e PMIC_AUXADC_CK_RGTBU K_VDR  M_CK_ WDDR    PMIC_AUXADC_AVG_NUe n2_BAT_PLUGIN_PCRGTBU K_VDR  M_CK_ WDE                         ADC_TRIM_CBU K VDR  M_DBGY_BAT_PLUGIN_PCRGTBU K_VDR  M_CK_ WDE                         e PMIC_AUXADC_CK_RGTBU K_VDR  M_CK_ WDE   PMIC_AUXADC_AVG_NUM_LBn3MIC_AUXADC_TS_RGTBU K_VDR  M_TRACK_STALL_BYPAS               ADC_TRIM_CBU K VDR  M_STALL_TRACK0IC_AUXADC_AVG_RGTBU K_VDR  M_TRACK_STALL_BYPAS               e PMIC_AUXADC_CK_RGTBU K_VDR  M_TRACK_STALL_BYPAS   PMIC_AUXADC_ PMIC_AUXADC_TRBU K VDR  M_ LR_L                          \
	MADC_TRIM_CBU K VDR  M_ LR_NUMIC_AUXADC_AVG_BU K VDR  M_ LR_L                  0x1
#define
e PMIC_AUXADC_AVG_BU K VDR  M_ELR_L                   3
#defi  0x PMIC_AUXADC_TRRGTBU K_VDR  M_VO MP_ADDR               \
	\
	
ADC_TRIM_CBU K VDR  M_ LR PMIC_AUXADC_TRRGTBU K_VDR  M_VO MP_               0x1
#definee 7MIC_AUXADC_AVG_RGTBU K_VDR  M_VO MP_SHIFT                   6
 PMIC_AUXADC_TRBU K VPROC1_ NAYUXADC_DIG_3_DIG_MINOR_REV_ADDR ADC_TRIM_CBU K VPROC1_DSNYUXIC_AUXADC_ADC_BU K VPROC1_ NAYUXAfine PMIC_AUXADLT_SEL_MASK ee PMIC_AUXADC_AVG_BU K VPROC1_ NAYUXA                 6
#define  PMIC_AUXADC_ADCBU K VPROC1_DT  UXADC_DIG_3_DIG_MINOR_REV_ADDR ADC_TRIM_CBU K VPROC1_DSNYUXIC_AUXADC_ADC_BU K VPROC1_DT  UXAfine PMIC_AUXADLT_SEL_MASK ee PMIC_AUXADC_AVG_BU K VPROC1_DT  UXA                 6
#define  8IC_AUXADC_AVG_BU K VPROC1_ NAYMINOR_REV                  \
	 ADC_TRIM_CBU K VPROC1_DSNYREVPMIC_AUXADC_ADCBU K VPROC1_ NAYMINOR_REV ine PMIC_AUXADC_ADC_0e MMIC_AUXADC_ADCBU K VPROC1_ NAYMINOR_REV H9_MASK         _NUe  PMIC_AUXADC_TRBU K VPROC1_ NAYMAJOR_REV                  \
	 ADC_TRIM_CBU K VPROC1_DSNYREVPMIC_AUXADC_ADCBU K VPROC1_ NAYMAJOR_REV ine PMIC_AUXADC_ADC_0e MMIC_AUXADC_ADCBU K VPROC1_ NAYMAJOR_REV _3_DSN_CBS_SHIFT     4_BAT_PLUGIN_PCBU K VPROC1_DT  MINOR_REV                  \
	 ADC_TRIM_CBU K VPROC1_DSNYREVPMIC_AUXADC_ADCBU K VPROC1_DT  MINOR_REV ine PMIC_AUXADC_ADC_0e MMIC_AUXADC_ADCBU K VPROC1_DT  MINOR_REV _3_DSN_CBS_SHIFT     8IC_AUXADC_AVG_BU K VPROC1_DT  MAJOR_REV                  \
	 ADC_TRIM_CBU K VPROC1_DSNYREVPMIC_AUXADC_ADCBU K VPROC1_DT  MAJOR_REV ine PMIC_AUXADC_ADC_0e MMIC_AUXADC_ADCBU K VPROC1_DT  MAJOR_REV _3_DSN_CBS_SHIFT     n PMIC_AUXADC_BIBU K VPROC1_DSNYCB                     \
	MT63 ADC_TRIM_CBU K VPROC1_DSNYDBIPMIC_AUXADC_BIBU K VPROC1_DSNYCB                 0x1
#define
e I PMIC_AUXADC_TBU K VPROC1_DSNYCB  H               3
#defi  0xPMIC_AUXADC_ADCBU K VPROC1_DSNYBIM     4
#define PMIC_AUXT633 ADC_TRIM_CBU K VPROC1_DSNYDBIPMIC_AUXADC_BIBU K VPROC1_DSNYBIM                0x1
#define
e I PMIC_AUXADC_TBU K VPROC1_DSNYBIM EXTD_SHIFT                  PMIC_AUXADC_BIBU K VPROC1_DSNYES                   \
	MT6359 ADC_TRIM_CBU K VPROC1_DSNYDBIPMIC_AUXADC_BIBU K VPROC1_DSNYES                 0x1
#define
e PMIC_AUXADC_AVG_BU K VPROC1_DSNYES   PMIC_AUXADC_AVG_NUM_LBAT_S8IC_AUXADC_AVG_BU K VPROC1_DSNYFP   SHUB                  \
	 ADC_TRIM_CBU K VPROC1_DSNYDXIPMIC_AUXADC_BIBU K VPROC1_DSNYFP   SHUB                   0x7e PMIC_AUXADC_CK_BU K VPROC1_DSNYFP   SHUB H9_MASK         _NUe  PMIC_AUXADC_TRBU K VPROC1_DSNYFP  TRACKING                   ADC_TRIM_CBU K VPROC1_DSNYDXIPMIC_AUXADC_BIBU K VPROC1_DSNYFP  TRACKING                   e PMIC_AUXADC_CK_BU K VPROC1_DSNYFP  TRACKING _3_DSN_CBS_SHIFT  PMIC_AUXADC_CK_BU K VPROC1_DSNYFP  PREOC                      ADC_TRIM_CBU K VPROC1_DSNYDXIPMIC_AUXADC_BIBU K VPROC1_DSNYFP  PREOC                   0x7e PMIC_AUXADC_CK_BU K VPROC1_DSNYFP  PREOC                     6 PMIC_AUXADC_BIBU K VPROC1_DSNYFP  VOTER              \
	IC_AUADC_TRIM_CBU K VPROC1_DSNYDXIPMIC_AUXADC_BIBU K VPROC1_DSNYFP  VOTER                   0x7e PMIC_AUXADC_CK_BU K VPROC1_DSNYFP  VOTER                     6I PMIC_AUXADC_TBU K VPROC1_DSNYFP  ULTRASONIC                 ADC_TRIM_CBU K VPROC1_DSNYDXIPMIC_AUXADC_BIBU K VPROC1_DSNYFP  ULTRASONIC                 e PMIC_AUXADC_CK_BU K VPROC1_DSNYFP  ULTRASONIC  PMIC_AUXADC_AVG4_BAT_PLUGIN_PCBU K VPROC1_DSNYFP  DLC                        ADC_TRIM_CBU K VPROC1_DSNYDXIPMIC_AUXADC_BIBU K VPROC1_DSNYFP  DLC                        e PMIC_AUXADC_CK_BU K VPROC1_DSNYFP  DLC  PMIC_AUXADC_AVG_NUM_LB5MIC_AUXADC_TS_BU K VPROC1_DSNYFP  TRA                   \
	MTADC_TRIM_CBU K VPROC1_DSNYDXIPMIC_AUXADC_BIBU K VPROC1_DSNYFP  TRA                 0x1
#dee PMIC_AUXADC_CK_BU K VPROC1_DSNYFP  TRA   PMIC_AUXADC_AVG_NUe P6_BAT_PLUGIN_PCRGTBU K_VPROC1_                          \
	MT6ADC_TRIM_CBU K VPROC1_CON0IC_AUXADC_AVG_RGTBU K_VPROC1_                  0x1
#define
#de Y_BAT_PLUGIN_PCRGTBU K_VPROC1_                   3
#defi  0x1
0IC_AUXADC_AVG_RGTBU K_VPROC1_L                   \
	MT6359 \
ADC_TRIM_CBU K VPROC1_CON0IC_AUXADC_AVG_RGTBU K_VPROC1_L                 0x1
#define
#de Y_BAT_PLUGIN_PCRGTBU K_VPROC1_L  SHIFT                   6



Y_BAT_PLUGIN_PCRGTBU K_VPROC1_CON0_SE_S    4
#define PMIC_AUX
ADC_TRIM_CBU K VPROC1_CON0_SE__BAT_PLUGIN_PCRGTBU K_VPROC1_CON0_SE_S                    0x1e M PMIC_AUXADC_AVG_RGTBU K_VPROC1_CON0_SE_SH9_MASK         _NUe P_ PMIC_AUXADC_TRRGTBU K_VPROC1_CON0_CLR              \
	IC_AUX
ADC_TRIM_CBU K VPROC1_CON0_CLRPMIC_AUXADC_TRRGTBU K_VPROC1_CON0_CLR                     0x1e M PMIC_AUXADC_AVG_RGTBU K_VPROC1_CON0_CLR H9_MASK         _NUe P_ PMIC_AUXADC_TRRGTBU K_VPROC1_VO MP_HLEEP                     ADC_TRIM_CBU K VPROC1_CONY_BAT_PLUGIN_PCRGTBU K_VPROC1_VO MP_HLEEP                     e 7MIC_AUXADC_AVG_RGTBU K_VPROC1_VO MP_HLEEP H9_MASK         _NUe0IC_AUXADC_AVG_RGTBU K_VPROC1_SELR2R CTRLD                    ADC_TRIM_CBU K VPROC1_SL  CONIC_AUXADC_AVG_RGTBU K_VPROC1_SELR2R CTRLD                    e PMIC_AUXADC_CK_RGTBU K_VPROC1_SELR2R CTRLDH9_MASK         _NUe0IC_AUXADC_AVG_RGTBU K_VPROC1_SFCHG_FRAT                      ADC_TRIM_CBU K VPROC1_CFG0IC_AUXADC_AVG_RGTBU K_VPROC1_SFCHG_FRAT                      e 7MIC_AUXADC_AVG_RGTBU K_VPROC1_SFCHG_FRAT  H9_MASK         _NUe0IC_AUXADC_AVG_RGTBU K_VPROC1_SFCHG_FE                        ADC_TRIM_CBU K VPROC1_CFG0IC_AUXADC_AVG_RGTBU K_VPROC1_SFCHG_FE                      0xe PMIC_AUXADC_CK_RGTBU K_VPROC1_SFCHG_FE  _3_DSN_CBS_SHIFT    neMIC_AUXADC_ADC_RGTBU K_VPROC1_SFCHG_RRAT                      ADC_TRIM_CBU K VPROC1_CFG0IC_AUXADC_AVG_RGTBU K_VPROC1_SFCHG_RRAT                      e 7MIC_AUXADC_AVG_RGTBU K_VPROC1_SFCHG_RRAT  H9_MASK         _NUe8IC_AUXADC_AVG_RGTBU K_VPROC1_SFCHG_RE                        ADC_TRIM_CBU K VPROC1_CFG0IC_AUXADC_AVG_RGTBU K_VPROC1_SFCHG_RE                      0xe PMIC_AUXADC_CK_RGTBU K_VPROC1_SFCHG_RE                      6
Y5_BAT_PLUGIN_PCRGTBU K_VPROC1_HW0_OP E                        ADC_TRIM_CBU K VPROC1_OP E _BAT_PLUGIN_PCRGTBU K_VPROC1_HW0_OP E                      0xe PMIC_AUXADC_CK_RGTBU K_VPROC1_HW0_OP E   PMIC_AUXADC_AVG_NUe P0IC_AUXADC_AVG_RGTBU K_VPROC1_HW1_OP E                        ADC_TRIM_CBU K VPROC1_OP E _BAT_PLUGIN_PCRGTBU K_VPROC1_HW1_OP E                      0xe PMIC_AUXADC_CK_RGTBU K_VPROC1_HW1_OP E  _3_DSN_CBS_SHIFT    nePMIC_AUXADC_CK_RGTBU K_VPROC1_HW2_OP E                        ADC_TRIM_CBU K VPROC1_OP E _BAT_PLUGIN_PCRGTBU K_VPROC1_HW2_OP E                      0xe PMIC_AUXADC_CK_RGTBU K_VPROC1_HW2_OP E  _3_DSN_CBS_SHIFT    ne2_BAT_PLUGIN_PCRGTBU K_VPROC1_HW3_OP E                        ADC_TRIM_CBU K VPROC1_OP E _BAT_PLUGIN_PCRGTBU K_VPROC1_HW3_OP E                      0xe PMIC_AUXADC_CK_RGTBU K_VPROC1_HW3_OP E  _3_DSN_CBS_SHIFT    ne3MIC_AUXADC_TS_RGTBU K_VPROC1_HW4_OP E                        ADC_TRIM_CBU K VPROC1_OP E _BAT_PLUGIN_PCRGTBU K_VPROC1_HW4_OP E                      0xe PMIC_AUXADC_CK_RGTBU K_VPROC1_HW4_OP E  _3_DSN_CBS_SHIFT    ne4_BAT_PLUGIN_PCRGTBU K_VPROC1_HW5_OP E                        ADC_TRIM_CBU K VPROC1_OP E _BAT_PLUGIN_PCRGTBU K_VPROC1_HW5_OP E                      0xe PMIC_AUXADC_CK_RGTBU K_VPROC1_HW5_OP E   PMIC_AUXADC_AVG_NUe P5_BAT_PLUGIN_PCRGTBU K_VPROC1_HW6_OP E                        ADC_TRIM_CBU K VPROC1_OP E _BAT_PLUGIN_PCRGTBU K_VPROC1_HW6_OP E                      0xe PMIC_AUXADC_CK_RGTBU K_VPROC1_HW6_OP E   PMIC_AUXADC_AVG_NUe P6_BAT_PLUGIN_PCRGTBU K_VPROC1_HW7_OP E                        ADC_TRIM_CBU K VPROC1_OP E _BAT_PLUGIN_PCRGTBU K_VPROC1_HW7_OP E                      0xe PMIC_AUXADC_CK_RGTBU K_VPROC1_HW7_OP E  _3_DSN_CBS_SHIFT    neMIC_AUXADC_ADC_RGTBU K_VPROC1_HW8_OP E                        ADC_TRIM_CBU K VPROC1_OP E _BAT_PLUGIN_PCRGTBU K_VPROC1_HW8_OP E                      0xe PMIC_AUXADC_CK_RGTBU K_VPROC1_HW8_OP E   PMIC_AUXADC_AVG_NUe P8IC_AUXADC_AVG_RGTBU K_VPROC1_HW9_OP E                        ADC_TRIM_CBU K VPROC1_OP E _BAT_PLUGIN_PCRGTBU K_VPROC1_HW9_OP E                      0xe PMIC_AUXADC_CK_RGTBU K_VPROC1_HW9_OP E   PMIC_AUXADC_AVG_NUe P9IC_AUXADC_AVG_RGTBU K_VPROC1_HW10_OP E                       ADC_TRIM_CBU K VPROC1_OP E _BAT_PLUGIN_PCRGTBU K_VPROC1_HW10_OP E                      0e PMIC_AUXADC_CK_RGTBU K_VPROC1_HW10_OP E   PMIC_AUXADC_AVG_NUe nR_BAT_PLUGIN_PCRGTBU K_VPROC1_HW11_OP E                       ADC_TRIM_CBU K VPROC1_OP E _BAT_PLUGIN_PCRGTBU K_VPROC1_HW11_OP E                      0e PMIC_AUXADC_CK_RGTBU K_VPROC1_HW11_OP E  _3_DSN_CBS_SHIFT    nnPMIC_AUXADC_CK_RGTBU K_VPROC1_HW12_OP E                       ADC_TRIM_CBU K VPROC1_OP E _BAT_PLUGIN_PCRGTBU K_VPROC1_HW12_OP E                      0e PMIC_AUXADC_CK_RGTBU K_VPROC1_HW12_OP E   PMIC_AUXADC_AVG_NUe n2_BAT_PLUGIN_PCRGTBU K_VPROC1_HW13_OP E                       ADC_TRIM_CBU K VPROC1_OP E _BAT_PLUGIN_PCRGTBU K_VPROC1_HW13_OP E                      0e PMIC_AUXADC_CK_RGTBU K_VPROC1_HW13_OP E  _3_DSN_CBS_SHIFT    nn3MIC_AUXADC_TS_RGTBU K_VPROC1_HW14_OP E                       ADC_TRIM_CBU K VPROC1_OP E _BAT_PLUGIN_PCRGTBU K_VPROC1_HW14_OP E                      0e PMIC_AUXADC_CK_RGTBU K_VPROC1_HW14_OP E  _3_DSN_CBS_SHIFT    nn4_BAT_PLUGIN_PCRGTBU K_VPROC1_SW_OP E                         ADC_TRIM_CBU K VPROC1_OP E _BAT_PLUGIN_PCRGTBU K_VPROC1_SW_OP E                         e PMIC_AUXADC_CK_RGTBU K_VPROC1_SW_OP E   PMIC_AUXADC_AVG_NUM_LBY5_BAT_PLUGIN_PCRGTBU K_VPROC1_OP E   E_S    4
#define PMIC_AUXADC_TRIM_CBU K VPROC1_OP E   E__BAT_PLUGIN_PCRGTBU K_VPROC1_OP E   E_Sine PMIC_AUXADC_ADC_0xe M PMIC_AUXADC_AVG_RGTBU K_VPROC1_OP E   E_S PMIC_AUXADC_AVG_NUe P0IC_AUXADC_AVG_RGTBU K_VPROC1_OP E  CLR              \
	IC_AUXADC_TRIM_CBU K VPROC1_OP E  CLRIC_AUXADC_AVG_RGTBU K_VPROC1_OP E  CLR ine PMIC_AUXADC_ADC_0xe M PMIC_AUXADC_AVG_RGTBU K_VPROC1_OP E  CLR H9_MASK         _NUe P PMIC_AUXADC_TRRGTBU K_VPROC1_HW0_OP CFG                      ADC_TRIM_CBU K VPROC1_OP CFGPMIC_AUXADC_TRRGTBU K_VPROC1_HW0_OP CFG                     0e PMIC_AUXADC_CK_RGTBU K_VPROC1_HW0_OP CFG _3_DSN_CBS_SHIFT    n0IC_AUXADC_AVG_RGTBU K_VPROC1_HW1_OP CFG                      ADC_TRIM_CBU K VPROC1_OP CFGPMIC_AUXADC_TRRGTBU K_VPROC1_HW1_OP CFG                     0e PMIC_AUXADC_CK_RGTBU K_VPROC1_HW1_OP CFG H9_MASK         _NUe PMIC_AUXADC_CK_RGTBU K_VPROC1_HW2_OP CFG                      ADC_TRIM_CBU K VPROC1_OP CFGPMIC_AUXADC_TRRGTBU K_VPROC1_HW2_OP CFG                     0e PMIC_AUXADC_CK_RGTBU K_VPROC1_HW2_OP CFG H9_MASK         _NUe 2_BAT_PLUGIN_PCRGTBU K_VPROC1_HW3_OP CFG                      ADC_TRIM_CBU K VPROC1_OP CFGPMIC_AUXADC_TRRGTBU K_VPROC1_HW3_OP CFG                     0e PMIC_AUXADC_CK_RGTBU K_VPROC1_HW3_OP CFG H9_MASK         _NUe 3MIC_AUXADC_TS_RGTBU K_VPROC1_HW4_OP CFG                      ADC_TRIM_CBU K VPROC1_OP CFGPMIC_AUXADC_TRRGTBU K_VPROC1_HW4_OP CFG                     0e PMIC_AUXADC_CK_RGTBU K_VPROC1_HW4_OP CFG H9_MASK         _NUe 4_BAT_PLUGIN_PCRGTBU K_VPROC1_HW5_OP CFG                      ADC_TRIM_CBU K VPROC1_OP CFGPMIC_AUXADC_TRRGTBU K_VPROC1_HW5_OP CFG                     0e PMIC_AUXADC_CK_RGTBU K_VPROC1_HW5_OP CFG H9_MASK         _NUe 5_BAT_PLUGIN_PCRGTBU K_VPROC1_HW6_OP CFG                      ADC_TRIM_CBU K VPROC1_OP CFGPMIC_AUXADC_TRRGTBU K_VPROC1_HW6_OP CFG                     0e PMIC_AUXADC_CK_RGTBU K_VPROC1_HW6_OP CFG H9_MASK         _NUe 6_BAT_PLUGIN_PCRGTBU K_VPROC1_HW7_OP CFG                      ADC_TRIM_CBU K VPROC1_OP CFGPMIC_AUXADC_TRRGTBU K_VPROC1_HW7_OP CFG                     0e PMIC_AUXADC_CK_RGTBU K_VPROC1_HW7_OP CFG H9_MASK         _NUe MIC_AUXADC_ADC_RGTBU K_VPROC1_HW8_OP CFG                      ADC_TRIM_CBU K VPROC1_OP CFGPMIC_AUXADC_TRRGTBU K_VPROC1_HW8_OP CFG                     0e PMIC_AUXADC_CK_RGTBU K_VPROC1_HW8_OP CFG H9_MASK         _NUe 8IC_AUXADC_AVG_RGTBU K_VPROC1_HW9_OP CFG                      ADC_TRIM_CBU K VPROC1_OP CFGPMIC_AUXADC_TRRGTBU K_VPROC1_HW9_OP CFG                     0e PMIC_AUXADC_CK_RGTBU K_VPROC1_HW9_OP CFG H9_MASK         _NUe 9IC_AUXADC_AVG_RGTBU K_VPROC1_HW10_OP CFG                     ADC_TRIM_CBU K VPROC1_OP CFGPMIC_AUXADC_TRRGTBU K_VPROC1_HW10_OP CFG                     e PMIC_AUXADC_CK_RGTBU K_VPROC1_HW10_OP CFG H9_MASK         _NUenR_BAT_PLUGIN_PCRGTBU K_VPROC1_HW11_OP CFG                     ADC_TRIM_CBU K VPROC1_OP CFGPMIC_AUXADC_TRRGTBU K_VPROC1_HW11_OP CFG                     e PMIC_AUXADC_CK_RGTBU K_VPROC1_HW11_OP CFG H9_MASK         _NUenPMIC_AUXADC_CK_RGTBU K_VPROC1_HW12_OP CFG                     ADC_TRIM_CBU K VPROC1_OP CFGPMIC_AUXADC_TRRGTBU K_VPROC1_HW12_OP CFG                     e PMIC_AUXADC_CK_RGTBU K_VPROC1_HW12_OP CFG H9_MASK         _NUen2_BAT_PLUGIN_PCRGTBU K_VPROC1_HW13_OP CFG                     ADC_TRIM_CBU K VPROC1_OP CFGPMIC_AUXADC_TRRGTBU K_VPROC1_HW13_OP CFG                     e PMIC_AUXADC_CK_RGTBU K_VPROC1_HW13_OP CFG H9_MASK         _NUen3MIC_AUXADC_TS_RGTBU K_VPROC1_HW14_OP CFG                     ADC_TRIM_CBU K VPROC1_OP CFGPMIC_AUXADC_TRRGTBU K_VPROC1_HW14_OP CFG                     e PMIC_AUXADC_CK_RGTBU K_VPROC1_HW14_OP CFG H9_MASK         _NUen4_BAT_PLUGIN_PCRGTBU K_VPROC1_OP CFG HE_S    4
#define PMIC_AUADC_TRIM_CBU K VPROC1_OP CFG HE__BAT_PLUGIN_PCRGTBU K_VPROC1_OP CFG HE_Sine PMIC_AUXADC_ADC_0e M PMIC_AUXADC_AVG_RGTBU K_VPROC1_OP CFG HE_S_3_DSN_CBS_SHIFT    n0IC_AUXADC_AVG_RGTBU K_VPROC1_OP CFG CLR              \
	IC_AUADC_TRIM_CBU K VPROC1_OP CFG CLRIC_AUXADC_AVG_RGTBU K_VPROC1_OP CFG CLR ine PMIC_AUXADC_ADC_0e M PMIC_AUXADC_AVG_RGTBU K_VPROC1_OP CFG CLR H9_MASK         _NUe  PMIC_AUXADC_TRRGTBU K_VPROC1_HW0_OP DR                       ADC_TRIM_CBU K VPROC1_OP DR  PMIC_AUXADC_TRRGTBU K_VPROC1_HW0_OP DR                       e PMIC_AUXADC_CK_RGTBU K_VPROC1_HW0_OP DR   H9_MASK         _NUe0IC_AUXADC_AVG_RGTBU K_VPROC1_HW1_OP DR                       ADC_TRIM_CBU K VPROC1_OP DR  PMIC_AUXADC_TRRGTBU K_VPROC1_HW1_OP DR                       e PMIC_AUXADC_CK_RGTBU K_VPROC1_HW1_OP DR   H9_MASK         _NUenMIC_AUXADC_CK_RGTBU K_VPROC1_HW2_OP DR                       ADC_TRIM_CBU K VPROC1_OP DR  PMIC_AUXADC_TRRGTBU K_VPROC1_HW2_OP DR                       e PMIC_AUXADC_CK_RGTBU K_VPROC1_HW2_OP DR   H9_MASK         _NUe2_BAT_PLUGIN_PCRGTBU K_VPROC1_HW3_OP DR                       ADC_TRIM_CBU K VPROC1_OP DR  PMIC_AUXADC_TRRGTBU K_VPROC1_HW3_OP DR                       e PMIC_AUXADC_CK_RGTBU K_VPROC1_HW3_OP DR   H9_MASK         _NUe3MIC_AUXADC_TS_RGTBU K_VPROC1_HW4_OP DR                       ADC_TRIM_CBU K VPROC1_OP DR  PMIC_AUXADC_TRRGTBU K_VPROC1_HW4_OP DR                       e PMIC_AUXADC_CK_RGTBU K_VPROC1_HW4_OP DR   H9_MASK         _NUe4_BAT_PLUGIN_PCRGTBU K_VPROC1_HW5_OP DR                       ADC_TRIM_CBU K VPROC1_OP DR  PMIC_AUXADC_TRRGTBU K_VPROC1_HW5_OP DR                       e PMIC_AUXADC_CK_RGTBU K_VPROC1_HW5_OP DR   H9_MASK         _NUe5_BAT_PLUGIN_PCRGTBU K_VPROC1_HW6_OP DR                       ADC_TRIM_CBU K VPROC1_OP DR  PMIC_AUXADC_TRRGTBU K_VPROC1_HW6_OP DR                       e PMIC_AUXADC_CK_RGTBU K_VPROC1_HW6_OP DR   H9_MASK         _NUe6_BAT_PLUGIN_PCRGTBU K_VPROC1_HW7_OP DR                       ADC_TRIM_CBU K VPROC1_OP DR  PMIC_AUXADC_TRRGTBU K_VPROC1_HW7_OP DR                       e PMIC_AUXADC_CK_RGTBU K_VPROC1_HW7_OP DR   H9_MASK         _NUeMIC_AUXADC_ADC_RGTBU K_VPROC1_HW8_OP DR                       ADC_TRIM_CBU K VPROC1_OP DR  PMIC_AUXADC_TRRGTBU K_VPROC1_HW8_OP DR                       e PMIC_AUXADC_CK_RGTBU K_VPROC1_HW8_OP DR   H9_MASK         _NUe8IC_AUXADC_AVG_RGTBU K_VPROC1_HW9_OP DR                       ADC_TRIM_CBU K VPROC1_OP DR  PMIC_AUXADC_TRRGTBU K_VPROC1_HW9_OP DR                       e PMIC_AUXADC_CK_RGTBU K_VPROC1_HW9_OP DR   H9_MASK         _NUe9IC_AUXADC_AVG_RGTBU K_VPROC1_HW10_OP DR                      ADC_TRIM_CBU K VPROC1_OP DR  PMIC_AUXADC_TRRGTBU K_VPROC1_HW10_OP DR                      e PMIC_AUXADC_CK_RGTBU K_VPROC1_HW10_OP DR   H9_MASK         _NUnR_BAT_PLUGIN_PCRGTBU K_VPROC1_HW11_OP DR                      ADC_TRIM_CBU K VPROC1_OP DR  PMIC_AUXADC_TRRGTBU K_VPROC1_HW11_OP DR                      e PMIC_AUXADC_CK_RGTBU K_VPROC1_HW11_OP DR   H9_MASK         _NUnPMIC_AUXADC_CK_RGTBU K_VPROC1_HW12_OP DR                      ADC_TRIM_CBU K VPROC1_OP DR  PMIC_AUXADC_TRRGTBU K_VPROC1_HW12_OP DR                      e PMIC_AUXADC_CK_RGTBU K_VPROC1_HW12_OP DR   H9_MASK         _NUn2_BAT_PLUGIN_PCRGTBU K_VPROC1_HW13_OP DR                      ADC_TRIM_CBU K VPROC1_OP DR  PMIC_AUXADC_TRRGTBU K_VPROC1_HW13_OP DR                      e PMIC_AUXADC_CK_RGTBU K_VPROC1_HW13_OP DR   H9_MASK         _NUn3MIC_AUXADC_TS_RGTBU K_VPROC1_HW14_OP DR                      ADC_TRIM_CBU K VPROC1_OP DR  PMIC_AUXADC_TRRGTBU K_VPROC1_HW14_OP DR                      e PMIC_AUXADC_CK_RGTBU K_VPROC1_HW14_OP DR   H9_MASK         _NUn4_BAT_PLUGIN_PCRGTBU K_VPROC1_OP DR   HE_S    4
#define PMIC_AADC_TRIM_CBU K VPROC1_OP DR   HE__BAT_PLUGIN_PCRGTBU K_VPROC1_OP DR   HE_S                    e M PMIC_AUXADC_AVG_RGTBU K_VPROC1_OP DR   HE_SH9_MASK         _NUe0IC_AUXADC_AVG_RGTBU K_VPROC1_OP DR   CLR              \
	IC_AADC_TRIM_CBU K VPROC1_OP DR   CLRIC_AUXADC_AVG_RGTBU K_VPROC1_OP DR   CLR                     e M PMIC_AUXADC_AVG_RGTBU K_VPROC1_OP DR   CLR H9_MASK         _NUe0IC_AUXADC_AVG_DA_VPROC1_VO MP_ADDR               \
	\
	
	IC_AADC_TRIM_CBU K VPROC1_DBG0IC_AUXADC_AVG_DA_VPROC1_VO MP_               0x1
#define
#defe 7MIC_AUXADC_AVG_DA_VPROC1_VO MP_SHIFT                   6





0IC_AUXADC_AVG_DA_VPROC1_VO MP_GRAY                        \
	ADC_TRIM_CBU K VPROC1_DBG0IC_AUXADC_AVG_DA_VPROC1_VO MP_GRAY                0x1
#definee 7MIC_AUXADC_AVG_DA_VPROC1_VO MP_GRAY SHIFT                   6
8IC_AUXADC_AVG_DA_VPROC1_                          \
	MT6  \
	ADC_TRIM_CBU K VPROC1_DBGY_BAT_PLUGIN_PCDA_VPROC1_   fine PMIC_AUXADLT_SEL_MASK efefinee Y_BAT_PLUGIN_PCDA_VPROC1_   SHIFT                   6






P_0IC_AUXADC_AVG_DA_VPROC1_STB                        \
	MT6335
ADC_TRIM_CBU K VPROC1_DBGY_BAT_PLUGIN_PCDA_VPROC1_STB                0x1
#define
#defi e Y_BAT_PLUGIN_PCDA_VPROC1_STB SHIFT                   6






PY_BAT_PLUGIN_PCDA_VPROC1_LOOP  MP_ADDR               \
	\
	
	IADC_TRIM_CBU K VPROC1_DBGY_BAT_PLUGIN_PCDA_VPROC1_LOOP  MP_fine PMIC_AUXADLT_SEL_MASK ee Y_BAT_PLUGIN_PCDA_VPROC1_LOOP  MP_SHIFT                   6


2IC_AUXADC_AVG_DA_VPROC1_R2R PD                         \
	MT6ADC_TRIM_CBU K VPROC1_DBGY_BAT_PLUGIN_PCDA_VPROC1_R2R PD                 0x1
#define
#de Y_BAT_PLUGIN_PCDA_VPROC1_R2R PD  SHIFT                   6



3_BAT_PLUGIN_PCDA_VPROC1_DVS_                          \
	MT63ADC_TRIM_CBU K VPROC1_DBGY_BAT_PLUGIN_PCDA_VPROC1_DVS_                  0x1
#define
#dee Y_BAT_PLUGIN_PCDA_VPROC1_DVS_   SHIFT                   6




4_BAT_PLUGIN_PCDA_VPROC1_DVS_DOW                         \
	MTADC_TRIM_CBU K VPROC1_DBGY_BAT_PLUGIN_PCDA_VPROC1_DVS_DOW  fine PMIC_AUXADLT_SEL_MASK ee Y_BAT_PLUGIN_PCDA_VPROC1_DVS_DOW  SHIFT                   6


5_BAT_PLUGIN_PCDA_VPROC1_SSH                        \
	MT6335
ADC_TRIM_CBU K VPROC1_DBGY_BAT_PLUGIN_PCDA_VPROC1_SSH                0x1
#define
#defi e Y_BAT_PLUGIN_PCDA_VPROC1_SSH SHIFT                   6






P6_BAT_PLUGIN_PCDA_VPROC1_iINFREQ_DISCHARG                     ADC_TRIM_CBU K VPROC1_DBGY_BAT_PLUGIN_PCDA_VPROC1_iINFREQ_DISCHARG                     e Y_BAT_PLUGIN_PCDA_VPROC1_iINFREQ_DISCHARG   PMIC_AUXADC_AVG_NU8IC_AUXADC_AVG_RGTBU K_VPROC1_CK_ WDDR                        ADC_TRIM_CBU K VPROC1_DBGY_BAT_PLUGIN_PCRGTBU K_VPROC1_CK_ WDDR                       0e PMIC_AUXADC_CK_RGTBU K_VPROC1_CK_ WDDR    PMIC_AUXADC_AVG_NUe n2_BAT_PLUGIN_PCRGTBU K_VPROC1_CK_ WDE                         ADC_TRIM_CBU K VPROC1_DBGY_BAT_PLUGIN_PCRGTBU K_VPROC1_CK_ WDE                         e PMIC_AUXADC_CK_RGTBU K_VPROC1_CK_ WDE   PMIC_AUXADC_AVG_NUM_LBn3MIC_AUXADC_TS_RGTBU K_VPROC1_TRACK_STALL_BYPAS               ADC_TRIM_CBU K VPROC1_STALL_TRACK0IC_AUXADC_AVG_RGTBU K_VPROC1_TRACK_STALL_BYPAS               e PMIC_AUXADC_CK_RGTBU K_VPROC1_TRACK_STALL_BYPAS   PMIC_AUXADC_ PMIC_AUXADC_TRBU K VPROC1_ LR_L                          \
	MADC_TRIM_CBU K VPROC1_ LR_NUMIC_AUXADC_AVG_BU K VPROC1_ LR_L                  0x1
#define
e PMIC_AUXADC_AVG_BU K VPROC1_ELR_L                   3
#defi  0x PMIC_AUXADC_TRRGTBU K_VPROC1_VO MP_ADDR               \
	\
	
ADC_TRIM_CBU K VPROC1_ LR PMIC_AUXADC_TRRGTBU K_VPROC1_VO MP_               0x1
#definee 7MIC_AUXADC_AVG_RGTBU K_VPROC1_VO MP_SHIFT                   6
 PMIC_AUXADC_TRBU K VPROC2_ NAYUXADC_DIG_3_DIG_MINOR_REV_ADDR ADC_TRIM_CBU K VPROC2_DSNYUXIC_AUXADC_ADC_BU K VPROC2_ NAYUXAfine PMIC_AUXADLT_SEL_MASK ee PMIC_AUXADC_AVG_BU K VPROC2_ NAYUXA                 6
#define  PMIC_AUXADC_ADCBU K VPROC2_DT  UXADC_DIG_3_DIG_MINOR_REV_ADDR ADC_TRIM_CBU K VPROC2_DSNYUXIC_AUXADC_ADC_BU K VPROC2_DT  UXAfine PMIC_AUXADLT_SEL_MASK ee PMIC_AUXADC_AVG_BU K VPROC2_DT  UXA                 6
#define  8IC_AUXADC_AVG_BU K VPROC2_ NAYMINOR_REV                  \
	 ADC_TRIM_CBU K VPROC2_DSNYREVPMIC_AUXADC_ADCBU K VPROC2_ NAYMINOR_REV ine PMIC_AUXADC_ADC_0e MMIC_AUXADC_ADCBU K VPROC2_ NAYMINOR_REV H9_MASK         _NUe  PMIC_AUXADC_TRBU K VPROC2_ NAYMAJOR_REV                  \
	 ADC_TRIM_CBU K VPROC2_DSNYREVPMIC_AUXADC_ADCBU K VPROC2_ NAYMAJOR_REV ine PMIC_AUXADC_ADC_0e MMIC_AUXADC_ADCBU K VPROC2_ NAYMAJOR_REV _3_DSN_CBS_SHIFT     4_BAT_PLUGIN_PCBU K VPROC2_DT  MINOR_REV                  \
	 ADC_TRIM_CBU K VPROC2_DSNYREVPMIC_AUXADC_ADCBU K VPROC2_DT  MINOR_REV ine PMIC_AUXADC_ADC_0e MMIC_AUXADC_ADCBU K VPROC2_DT  MINOR_REV _3_DSN_CBS_SHIFT     8IC_AUXADC_AVG_BU K VPROC2_DT  MAJOR_REV                  \
	 ADC_TRIM_CBU K VPROC2_DSNYREVPMIC_AUXADC_ADCBU K VPROC2_DT  MAJOR_REV ine PMIC_AUXADC_ADC_0e MMIC_AUXADC_ADCBU K VPROC2_DT  MAJOR_REV _3_DSN_CBS_SHIFT     n PMIC_AUXADC_BIBU K VPROC2_DSNYCB                     \
	MT63 ADC_TRIM_CBU K VPROC2_DSNYDBIPMIC_AUXADC_BIBU K VPROC2_DSNYCB                 0x1
#define
e I PMIC_AUXADC_TBU K VPROC2_DSNYCB  H               3
#defi  0xPMIC_AUXADC_ADCBU K VPROC2_DSNYBIM     4
#define PMIC_AUXT633 ADC_TRIM_CBU K VPROC2_DSNYDBIPMIC_AUXADC_BIBU K VPROC2_DSNYBIM                0x1
#define
e I PMIC_AUXADC_TBU K VPROC2_DSNYBIM EXTD_SHIFT                  PMIC_AUXADC_BIBU K VPROC2_DSNYES                   \
	MT6359 ADC_TRIM_CBU K VPROC2_DSNYDBIPMIC_AUXADC_BIBU K VPROC2_DSNYES                 0x1
#define
e PMIC_AUXADC_AVG_BU K VPROC2_DSNYES   PMIC_AUXADC_AVG_NUM_LBAT_S8IC_AUXADC_AVG_BU K VPROC2_DSNYFP   SHUB                  \
	 ADC_TRIM_CBU K VPROC2_DSNYDXIPMIC_AUXADC_BIBU K VPROC2_DSNYFP   SHUB                   0x7e PMIC_AUXADC_CK_BU K VPROC2_DSNYFP   SHUB H9_MASK         _NUe  PMIC_AUXADC_TRBU K VPROC2_DSNYFP  TRACKING                   ADC_TRIM_CBU K VPROC2_DSNYDXIPMIC_AUXADC_BIBU K VPROC2_DSNYFP  TRACKING                   e PMIC_AUXADC_CK_BU K VPROC2_DSNYFP  TRACKING _3_DSN_CBS_SHIFT  PMIC_AUXADC_CK_BU K VPROC2_DSNYFP  PREOC                      ADC_TRIM_CBU K VPROC2_DSNYDXIPMIC_AUXADC_BIBU K VPROC2_DSNYFP  PREOC                   0x7e PMIC_AUXADC_CK_BU K VPROC2_DSNYFP  PREOC                     6 PMIC_AUXADC_BIBU K VPROC2_DSNYFP  VOTER              \
	IC_AUADC_TRIM_CBU K VPROC2_DSNYDXIPMIC_AUXADC_BIBU K VPROC2_DSNYFP  VOTER                   0x7e PMIC_AUXADC_CK_BU K VPROC2_DSNYFP  VOTER                     6I PMIC_AUXADC_TBU K VPROC2_DSNYFP  ULTRASONIC                 ADC_TRIM_CBU K VPROC2_DSNYDXIPMIC_AUXADC_BIBU K VPROC2_DSNYFP  ULTRASONIC                 e PMIC_AUXADC_CK_BU K VPROC2_DSNYFP  ULTRASONIC  PMIC_AUXADC_AVG4_BAT_PLUGIN_PCBU K VPROC2_DSNYFP  DLC                        ADC_TRIM_CBU K VPROC2_DSNYDXIPMIC_AUXADC_BIBU K VPROC2_DSNYFP  DLC                        e PMIC_AUXADC_CK_BU K VPROC2_DSNYFP  DLC  PMIC_AUXADC_AVG_NUM_LB5MIC_AUXADC_TS_BU K VPROC2_DSNYFP  TRA                   \
	MTADC_TRIM_CBU K VPROC2_DSNYDXIPMIC_AUXADC_BIBU K VPROC2_DSNYFP  TRA                 0x1
#dee PMIC_AUXADC_CK_BU K VPROC2_DSNYFP  TRA   PMIC_AUXADC_AVG_NUe P6_BAT_PLUGIN_PCRGTBU K_VPROC2_                          \
	MT6ADC_TRIM_CBU K VPROC2_CON0IC_AUXADC_AVG_RGTBU K_VPROC2_                  0x1
#define
#de Y_BAT_PLUGIN_PCRGTBU K_VPROC2_                   3
#defi  0x1
0IC_AUXADC_AVG_RGTBU K_VPROC2_L                   \
	MT6359 \
ADC_TRIM_CBU K VPROC2_CON0IC_AUXADC_AVG_RGTBU K_VPROC2_L                 0x1
#define
#de Y_BAT_PLUGIN_PCRGTBU K_VPROC2_L  SHIFT                   6



Y_BAT_PLUGIN_PCRGTBU K_VPROC2_CON0_SE_S    4
#define PMIC_AUX
ADC_TRIM_CBU K VPROC2_CON0_SE__BAT_PLUGIN_PCRGTBU K_VPROC2_CON0_SE_S                    0x1e M PMIC_AUXADC_AVG_RGTBU K_VPROC2_CON0_SE_SH9_MASK         _NUe P_ PMIC_AUXADC_TRRGTBU K_VPROC2_CON0_CLR              \
	IC_AUX
ADC_TRIM_CBU K VPROC2_CON0_CLRPMIC_AUXADC_TRRGTBU K_VPROC2_CON0_CLR                     0x1e M PMIC_AUXADC_AVG_RGTBU K_VPROC2_CON0_CLR H9_MASK         _NUe P_ PMIC_AUXADC_TRRGTBU K_VPROC2_VO MP_HLEEP                     ADC_TRIM_CBU K VPROC2_CONY_BAT_PLUGIN_PCRGTBU K_VPROC2_VO MP_HLEEP                     e 7MIC_AUXADC_AVG_RGTBU K_VPROC2_VO MP_HLEEP H9_MASK         _NUe0IC_AUXADC_AVG_RGTBU K_VPROC2_SELR2R CTRLD                    ADC_TRIM_CBU K VPROC2_SL  CONIC_AUXADC_AVG_RGTBU K_VPROC2_SELR2R CTRLD                    e PMIC_AUXADC_CK_RGTBU K_VPROC2_SELR2R CTRLDH9_MASK         _NUe0IC_AUXADC_AVG_RGTBU K_VPROC2_SFCHG_FRAT                      ADC_TRIM_CBU K VPROC2_CFG0IC_AUXADC_AVG_RGTBU K_VPROC2_SFCHG_FRAT                      e 7MIC_AUXADC_AVG_RGTBU K_VPROC2_SFCHG_FRAT  H9_MASK         _NUe0IC_AUXADC_AVG_RGTBU K_VPROC2_SFCHG_FE                        ADC_TRIM_CBU K VPROC2_CFG0IC_AUXADC_AVG_RGTBU K_VPROC2_SFCHG_FE                      0xe PMIC_AUXADC_CK_RGTBU K_VPROC2_SFCHG_FE  _3_DSN_CBS_SHIFT    neMIC_AUXADC_ADC_RGTBU K_VPROC2_SFCHG_RRAT                      ADC_TRIM_CBU K VPROC2_CFG0IC_AUXADC_AVG_RGTBU K_VPROC2_SFCHG_RRAT                      e 7MIC_AUXADC_AVG_RGTBU K_VPROC2_SFCHG_RRAT  H9_MASK         _NUe8IC_AUXADC_AVG_RGTBU K_VPROC2_SFCHG_RE                        ADC_TRIM_CBU K VPROC2_CFG0IC_AUXADC_AVG_RGTBU K_VPROC2_SFCHG_RE                      0xe PMIC_AUXADC_CK_RGTBU K_VPROC2_SFCHG_RE                      6
Y5_BAT_PLUGIN_PCRGTBU K_VPROC2_HW0_OP E                        ADC_TRIM_CBU K VPROC2_OP E _BAT_PLUGIN_PCRGTBU K_VPROC2_HW0_OP E                      0xe PMIC_AUXADC_CK_RGTBU K_VPROC2_HW0_OP E   PMIC_AUXADC_AVG_NUe P0IC_AUXADC_AVG_RGTBU K_VPROC2_HW1_OP E                        ADC_TRIM_CBU K VPROC2_OP E _BAT_PLUGIN_PCRGTBU K_VPROC2_HW1_OP E                      0xe PMIC_AUXADC_CK_RGTBU K_VPROC2_HW1_OP E  _3_DSN_CBS_SHIFT    nePMIC_AUXADC_CK_RGTBU K_VPROC2_HW2_OP E                        ADC_TRIM_CBU K VPROC2_OP E _BAT_PLUGIN_PCRGTBU K_VPROC2_HW2_OP E                      0xe PMIC_AUXADC_CK_RGTBU K_VPROC2_HW2_OP E  _3_DSN_CBS_SHIFT    ne2_BAT_PLUGIN_PCRGTBU K_VPROC2_HW3_OP E                        ADC_TRIM_CBU K VPROC2_OP E _BAT_PLUGIN_PCRGTBU K_VPROC2_HW3_OP E                      0xe PMIC_AUXADC_CK_RGTBU K_VPROC2_HW3_OP E  _3_DSN_CBS_SHIFT    ne3MIC_AUXADC_TS_RGTBU K_VPROC2_HW4_OP E                        ADC_TRIM_CBU K VPROC2_OP E _BAT_PLUGIN_PCRGTBU K_VPROC2_HW4_OP E                      0xe PMIC_AUXADC_CK_RGTBU K_VPROC2_HW4_OP E  _3_DSN_CBS_SHIFT    ne4_BAT_PLUGIN_PCRGTBU K_VPROC2_HW5_OP E                        ADC_TRIM_CBU K VPROC2_OP E _BAT_PLUGIN_PCRGTBU K_VPROC2_HW5_OP E                      0xe PMIC_AUXADC_CK_RGTBU K_VPROC2_HW5_OP E   PMIC_AUXADC_AVG_NUe P5_BAT_PLUGIN_PCRGTBU K_VPROC2_HW6_OP E                        ADC_TRIM_CBU K VPROC2_OP E _BAT_PLUGIN_PCRGTBU K_VPROC2_HW6_OP E                      0xe PMIC_AUXADC_CK_RGTBU K_VPROC2_HW6_OP E   PMIC_AUXADC_AVG_NUe P6_BAT_PLUGIN_PCRGTBU K_VPROC2_HW7_OP E                        ADC_TRIM_CBU K VPROC2_OP E _BAT_PLUGIN_PCRGTBU K_VPROC2_HW7_OP E                      0xe PMIC_AUXADC_CK_RGTBU K_VPROC2_HW7_OP E  _3_DSN_CBS_SHIFT    neMIC_AUXADC_ADC_RGTBU K_VPROC2_HW8_OP E                        ADC_TRIM_CBU K VPROC2_OP E _BAT_PLUGIN_PCRGTBU K_VPROC2_HW8_OP E                      0xe PMIC_AUXADC_CK_RGTBU K_VPROC2_HW8_OP E   PMIC_AUXADC_AVG_NUe P8IC_AUXADC_AVG_RGTBU K_VPROC2_HW9_OP E                        ADC_TRIM_CBU K VPROC2_OP E _BAT_PLUGIN_PCRGTBU K_VPROC2_HW9_OP E                      0xe PMIC_AUXADC_CK_RGTBU K_VPROC2_HW9_OP E   PMIC_AUXADC_AVG_NUe P9IC_AUXADC_AVG_RGTBU K_VPROC2_HW10_OP E                       ADC_TRIM_CBU K VPROC2_OP E _BAT_PLUGIN_PCRGTBU K_VPROC2_HW10_OP E                      0e PMIC_AUXADC_CK_RGTBU K_VPROC2_HW10_OP E   PMIC_AUXADC_AVG_NUe nR_BAT_PLUGIN_PCRGTBU K_VPROC2_HW11_OP E                       ADC_TRIM_CBU K VPROC2_OP E _BAT_PLUGIN_PCRGTBU K_VPROC2_HW11_OP E                      0e PMIC_AUXADC_CK_RGTBU K_VPROC2_HW11_OP E  _3_DSN_CBS_SHIFT    nnPMIC_AUXADC_CK_RGTBU K_VPROC2_HW12_OP E                       ADC_TRIM_CBU K VPROC2_OP E _BAT_PLUGIN_PCRGTBU K_VPROC2_HW12_OP E                      0e PMIC_AUXADC_CK_RGTBU K_VPROC2_HW12_OP E   PMIC_AUXADC_AVG_NUe n2_BAT_PLUGIN_PCRGTBU K_VPROC2_HW13_OP E                       ADC_TRIM_CBU K VPROC2_OP E _BAT_PLUGIN_PCRGTBU K_VPROC2_HW13_OP E                      0e PMIC_AUXADC_CK_RGTBU K_VPROC2_HW13_OP E  _3_DSN_CBS_SHIFT    nn3MIC_AUXADC_TS_RGTBU K_VPROC2_HW14_OP E                       ADC_TRIM_CBU K VPROC2_OP E _BAT_PLUGIN_PCRGTBU K_VPROC2_HW14_OP E                      0e PMIC_AUXADC_CK_RGTBU K_VPROC2_HW14_OP E  _3_DSN_CBS_SHIFT    nn4_BAT_PLUGIN_PCRGTBU K_VPROC2_SW_OP E                         ADC_TRIM_CBU K VPROC2_OP E _BAT_PLUGIN_PCRGTBU K_VPROC2_SW_OP E                         e PMIC_AUXADC_CK_RGTBU K_VPROC2_SW_OP E   PMIC_AUXADC_AVG_NUM_LBY5_BAT_PLUGIN_PCRGTBU K_VPROC2_OP E   E_S    4
#define PMIC_AUXADC_TRIM_CBU K VPROC2_OP E   E__BAT_PLUGIN_PCRGTBU K_VPROC2_OP E   E_Sine PMIC_AUXADC_ADC_0xe M PMIC_AUXADC_AVG_RGTBU K_VPROC2_OP E   E_S PMIC_AUXADC_AVG_NUe P0IC_AUXADC_AVG_RGTBU K_VPROC2_OP E  CLR              \
	IC_AUXADC_TRIM_CBU K VPROC2_OP E  CLRIC_AUXADC_AVG_RGTBU K_VPROC2_OP E  CLR ine PMIC_AUXADC_ADC_0xe M PMIC_AUXADC_AVG_RGTBU K_VPROC2_OP E  CLR H9_MASK         _NUe P PMIC_AUXADC_TRRGTBU K_VPROC2_HW0_OP CFG                      ADC_TRIM_CBU K VPROC2_OP CFGPMIC_AUXADC_TRRGTBU K_VPROC2_HW0_OP CFG                     0e PMIC_AUXADC_CK_RGTBU K_VPROC2_HW0_OP CFG _3_DSN_CBS_SHIFT    n0IC_AUXADC_AVG_RGTBU K_VPROC2_HW1_OP CFG                      ADC_TRIM_CBU K VPROC2_OP CFGPMIC_AUXADC_TRRGTBU K_VPROC2_HW1_OP CFG                     0e PMIC_AUXADC_CK_RGTBU K_VPROC2_HW1_OP CFG H9_MASK         _NUe PMIC_AUXADC_CK_RGTBU K_VPROC2_HW2_OP CFG                      ADC_TRIM_CBU K VPROC2_OP CFGPMIC_AUXADC_TRRGTBU K_VPROC2_HW2_OP CFG                     0e PMIC_AUXADC_CK_RGTBU K_VPROC2_HW2_OP CFG H9_MASK         _NUe 2_BAT_PLUGIN_PCRGTBU K_VPROC2_HW3_OP CFG                      ADC_TRIM_CBU K VPROC2_OP CFGPMIC_AUXADC_TRRGTBU K_VPROC2_HW3_OP CFG                     0e PMIC_AUXADC_CK_RGTBU K_VPROC2_HW3_OP CFG H9_MASK         _NUe 3MIC_AUXADC_TS_RGTBU K_VPROC2_HW4_OP CFG                      ADC_TRIM_CBU K VPROC2_OP CFGPMIC_AUXADC_TRRGTBU K_VPROC2_HW4_OP CFG                     0e PMIC_AUXADC_CK_RGTBU K_VPROC2_HW4_OP CFG H9_MASK         _NUe 4_BAT_PLUGIN_PCRGTBU K_VPROC2_HW5_OP CFG                      ADC_TRIM_CBU K VPROC2_OP CFGPMIC_AUXADC_TRRGTBU K_VPROC2_HW5_OP CFG                     0e PMIC_AUXADC_CK_RGTBU K_VPROC2_HW5_OP CFG H9_MASK         _NUe 5_BAT_PLUGIN_PCRGTBU K_VPROC2_HW6_OP CFG                      ADC_TRIM_CBU K VPROC2_OP CFGPMIC_AUXADC_TRRGTBU K_VPROC2_HW6_OP CFG                     0e PMIC_AUXADC_CK_RGTBU K_VPROC2_HW6_OP CFG H9_MASK         _NUe 6_BAT_PLUGIN_PCRGTBU K_VPROC2_HW7_OP CFG                      ADC_TRIM_CBU K VPROC2_OP CFGPMIC_AUXADC_TRRGTBU K_VPROC2_HW7_OP CFG                     0e PMIC_AUXADC_CK_RGTBU K_VPROC2_HW7_OP CFG H9_MASK         _NUe MIC_AUXADC_ADC_RGTBU K_VPROC2_HW8_OP CFG                      ADC_TRIM_CBU K VPROC2_OP CFGPMIC_AUXADC_TRRGTBU K_VPROC2_HW8_OP CFG                     0e PMIC_AUXADC_CK_RGTBU K_VPROC2_HW8_OP CFG H9_MASK         _NUe 8IC_AUXADC_AVG_RGTBU K_VPROC2_HW9_OP CFG                      ADC_TRIM_CBU K VPROC2_OP CFGPMIC_AUXADC_TRRGTBU K_VPROC2_HW9_OP CFG                     0e PMIC_AUXADC_CK_RGTBU K_VPROC2_HW9_OP CFG H9_MASK         _NUe 9IC_AUXADC_AVG_RGTBU K_VPROC2_HW10_OP CFG                     ADC_TRIM_CBU K VPROC2_OP CFGPMIC_AUXADC_TRRGTBU K_VPROC2_HW10_OP CFG                     e PMIC_AUXADC_CK_RGTBU K_VPROC2_HW10_OP CFG H9_MASK         _NUenR_BAT_PLUGIN_PCRGTBU K_VPROC2_HW11_OP CFG                     ADC_TRIM_CBU K VPROC2_OP CFGPMIC_AUXADC_TRRGTBU K_VPROC2_HW11_OP CFG                     e PMIC_AUXADC_CK_RGTBU K_VPROC2_HW11_OP CFG H9_MASK         _NUenPMIC_AUXADC_CK_RGTBU K_VPROC2_HW12_OP CFG                     ADC_TRIM_CBU K VPROC2_OP CFGPMIC_AUXADC_TRRGTBU K_VPROC2_HW12_OP CFG                     e PMIC_AUXADC_CK_RGTBU K_VPROC2_HW12_OP CFG H9_MASK         _NUen2_BAT_PLUGIN_PCRGTBU K_VPROC2_HW13_OP CFG                     ADC_TRIM_CBU K VPROC2_OP CFGPMIC_AUXADC_TRRGTBU K_VPROC2_HW13_OP CFG                     e PMIC_AUXADC_CK_RGTBU K_VPROC2_HW13_OP CFG H9_MASK         _NUen3MIC_AUXADC_TS_RGTBU K_VPROC2_HW14_OP CFG                     ADC_TRIM_CBU K VPROC2_OP CFGPMIC_AUXADC_TRRGTBU K_VPROC2_HW14_OP CFG                     e PMIC_AUXADC_CK_RGTBU K_VPROC2_HW14_OP CFG H9_MASK         _NUen4_BAT_PLUGIN_PCRGTBU K_VPROC2_OP CFG HE_S    4
#define PMIC_AUADC_TRIM_CBU K VPROC2_OP CFG HE__BAT_PLUGIN_PCRGTBU K_VPROC2_OP CFG HE_Sine PMIC_AUXADC_ADC_0e M PMIC_AUXADC_AVG_RGTBU K_VPROC2_OP CFG HE_S_3_DSN_CBS_SHIFT    n0IC_AUXADC_AVG_RGTBU K_VPROC2_OP CFG CLR              \
	IC_AUADC_TRIM_CBU K VPROC2_OP CFG CLRIC_AUXADC_AVG_RGTBU K_VPROC2_OP CFG CLR ine PMIC_AUXADC_ADC_0e M PMIC_AUXADC_AVG_RGTBU K_VPROC2_OP CFG CLR H9_MASK         _NUe  PMIC_AUXADC_TRRGTBU K_VPROC2_HW0_OP DR                       ADC_TRIM_CBU K VPROC2_OP DR  PMIC_AUXADC_TRRGTBU K_VPROC2_HW0_OP DR                       e PMIC_AUXADC_CK_RGTBU K_VPROC2_HW0_OP DR   H9_MASK         _NUe0IC_AUXADC_AVG_RGTBU K_VPROC2_HW1_OP DR                       ADC_TRIM_CBU K VPROC2_OP DR  PMIC_AUXADC_TRRGTBU K_VPROC2_HW1_OP DR                       e PMIC_AUXADC_CK_RGTBU K_VPROC2_HW1_OP DR   H9_MASK         _NUenMIC_AUXADC_CK_RGTBU K_VPROC2_HW2_OP DR                       ADC_TRIM_CBU K VPROC2_OP DR  PMIC_AUXADC_TRRGTBU K_VPROC2_HW2_OP DR                       e PMIC_AUXADC_CK_RGTBU K_VPROC2_HW2_OP DR   H9_MASK         _NUe2_BAT_PLUGIN_PCRGTBU K_VPROC2_HW3_OP DR                       ADC_TRIM_CBU K VPROC2_OP DR  PMIC_AUXADC_TRRGTBU K_VPROC2_HW3_OP DR                       e PMIC_AUXADC_CK_RGTBU K_VPROC2_HW3_OP DR   H9_MASK         _NUe3MIC_AUXADC_TS_RGTBU K_VPROC2_HW4_OP DR                       ADC_TRIM_CBU K VPROC2_OP DR  PMIC_AUXADC_TRRGTBU K_VPROC2_HW4_OP DR                       e PMIC_AUXADC_CK_RGTBU K_VPROC2_HW4_OP DR   H9_MASK         _NUe4_BAT_PLUGIN_PCRGTBU K_VPROC2_HW5_OP DR                       ADC_TRIM_CBU K VPROC2_OP DR  PMIC_AUXADC_TRRGTBU K_VPROC2_HW5_OP DR                       e PMIC_AUXADC_CK_RGTBU K_VPROC2_HW5_OP DR   H9_MASK         _NUe5_BAT_PLUGIN_PCRGTBU K_VPROC2_HW6_OP DR                       ADC_TRIM_CBU K VPROC2_OP DR  PMIC_AUXADC_TRRGTBU K_VPROC2_HW6_OP DR                       e PMIC_AUXADC_CK_RGTBU K_VPROC2_HW6_OP DR   H9_MASK         _NUe6_BAT_PLUGIN_PCRGTBU K_VPROC2_HW7_OP DR                       ADC_TRIM_CBU K VPROC2_OP DR  PMIC_AUXADC_TRRGTBU K_VPROC2_HW7_OP DR                       e PMIC_AUXADC_CK_RGTBU K_VPROC2_HW7_OP DR   H9_MASK         _NUeMIC_AUXADC_ADC_RGTBU K_VPROC2_HW8_OP DR                       ADC_TRIM_CBU K VPROC2_OP DR  PMIC_AUXADC_TRRGTBU K_VPROC2_HW8_OP DR                       e PMIC_AUXADC_CK_RGTBU K_VPROC2_HW8_OP DR   H9_MASK         _NUe8IC_AUXADC_AVG_RGTBU K_VPROC2_HW9_OP DR                       ADC_TRIM_CBU K VPROC2_OP DR  PMIC_AUXADC_TRRGTBU K_VPROC2_HW9_OP DR                       e PMIC_AUXADC_CK_RGTBU K_VPROC2_HW9_OP DR   H9_MASK         _NUe9IC_AUXADC_AVG_RGTBU K_VPROC2_HW10_OP DR                      ADC_TRIM_CBU K VPROC2_OP DR  PMIC_AUXADC_TRRGTBU K_VPROC2_HW10_OP DR                      e PMIC_AUXADC_CK_RGTBU K_VPROC2_HW10_OP DR   H9_MASK         _NUnR_BAT_PLUGIN_PCRGTBU K_VPROC2_HW11_OP DR                      ADC_TRIM_CBU K VPROC2_OP DR  PMIC_AUXADC_TRRGTBU K_VPROC2_HW11_OP DR                      e PMIC_AUXADC_CK_RGTBU K_VPROC2_HW11_OP DR   H9_MASK         _NUnPMIC_AUXADC_CK_RGTBU K_VPROC2_HW12_OP DR                      ADC_TRIM_CBU K VPROC2_OP DR  PMIC_AUXADC_TRRGTBU K_VPROC2_HW12_OP DR                      e PMIC_AUXADC_CK_RGTBU K_VPROC2_HW12_OP DR   H9_MASK         _NUn2_BAT_PLUGIN_PCRGTBU K_VPROC2_HW13_OP DR                      ADC_TRIM_CBU K VPROC2_OP DR  PMIC_AUXADC_TRRGTBU K_VPROC2_HW13_OP DR                      e PMIC_AUXADC_CK_RGTBU K_VPROC2_HW13_OP DR   H9_MASK         _NUn3MIC_AUXADC_TS_RGTBU K_VPROC2_HW14_OP DR                      ADC_TRIM_CBU K VPROC2_OP DR  PMIC_AUXADC_TRRGTBU K_VPROC2_HW14_OP DR                      e PMIC_AUXADC_CK_RGTBU K_VPROC2_HW14_OP DR   H9_MASK         _NUn4_BAT_PLUGIN_PCRGTBU K_VPROC2_OP DR   HE_S    4
#define PMIC_AADC_TRIM_CBU K VPROC2_OP DR   HE__BAT_PLUGIN_PCRGTBU K_VPROC2_OP DR   HE_S                    e M PMIC_AUXADC_AVG_RGTBU K_VPROC2_OP DR   HE_SH9_MASK         _NUe0IC_AUXADC_AVG_RGTBU K_VPROC2_OP DR   CLR              \
	IC_AADC_TRIM_CBU K VPROC2_OP DR   CLRIC_AUXADC_AVG_RGTBU K_VPROC2_OP DR   CLR                     e M PMIC_AUXADC_AVG_RGTBU K_VPROC2_OP DR   CLR H9_MASK         _NUe0IC_AUXADC_AVG_DA_VPROC2_VO MP_ADDR               \
	\
	
	IC_AADC_TRIM_CBU K VPROC2_DBG0IC_AUXADC_AVG_DA_VPROC2_VO MP_               0x1
#define
#defe 7MIC_AUXADC_AVG_DA_VPROC2_VO MP_SHIFT                   6





0IC_AUXADC_AVG_DA_VPROC2_VO MP_GRAY                        \
	ADC_TRIM_CBU K VPROC2_DBG0IC_AUXADC_AVG_DA_VPROC2_VO MP_GRAY                0x1
#definee 7MIC_AUXADC_AVG_DA_VPROC2_VO MP_GRAY SHIFT                   6
8IC_AUXADC_AVG_DA_VPROC2_                          \
	MT6  \
	ADC_TRIM_CBU K VPROC2_DBGY_BAT_PLUGIN_PCDA_VPROC2_                  0x1
#define
#definee Y_BAT_PLUGIN_PCDA_VPROC2_   SHIFT                   6






P_0IC_AUXADC_AVG_DA_VPROC2_STB                        \
	MT6335
ADC_TRIM_CBU K VPROC2_DBGY_BAT_PLUGIN_PCDA_VPROC2_STB                0x1
#define
#defi e Y_BAT_PLUGIN_PCDA_VPROC2_STB SHIFT                   6






PY_BAT_PLUGIN_PCDA_VPROC2_LOOP  MP_ADDR               \
	\
	
	IADC_TRIM_CBU K VPROC2_DBGY_BAT_PLUGIN_PCDA_VPROC2_LOOP  MP_fine PMIC_AUXADLT_SEL_MASK ee Y_BAT_PLUGIN_PCDA_VPROC2_LOOP  MP_SHIFT                   6


2IC_AUXADC_AVG_DA_VPROC2_R2R PD                         \
	MT6ADC_TRIM_CBU K VPROC2_DBGY_BAT_PLUGIN_PCDA_VPROC2_R2R PD                 0x1
#define
#de Y_BAT_PLUGIN_PCDA_VPROC2_R2R PD  SHIFT                   6



3_BAT_PLUGIN_PCDA_VPROC2_DVS_                          \
	MT63ADC_TRIM_CBU K VPROC2_DBGY_BAT_PLUGIN_PCDA_VPROC2_DVS_                  0x1
#define
#dee Y_BAT_PLUGIN_PCDA_VPROC2_DVS_   SHIFT                   6




4_BAT_PLUGIN_PCDA_VPROC2_DVS_DOW                         \
	MTADC_TRIM_CBU K VPROC2_DBGY_BAT_PLUGIN_PCDA_VPROC2_DVS_DOW  fine PMIC_AUXADLT_SEL_MASK ee Y_BAT_PLUGIN_PCDA_VPROC2_DVS_DOW  SHIFT                   6


5_BAT_PLUGIN_PCDA_VPROC2_SSH                        \
	MT6335
ADC_TRIM_CBU K VPROC2_DBGY_BAT_PLUGIN_PCDA_VPROC2_SSH                0x1
#define
#defi e Y_BAT_PLUGIN_PCDA_VPROC2_SSH SHIFT                   6






P6_BAT_PLUGIN_PCDA_VPROC2_iINFREQ_DISCHARG                     ADC_TRIM_CBU K VPROC2_DBGY_BAT_PLUGIN_PCDA_VPROC2_iINFREQ_DISCHARG                     e Y_BAT_PLUGIN_PCDA_VPROC2_iINFREQ_DISCHARG   PMIC_AUXADC_AVG_NU8IC_AUXADC_AVG_RGTBU K_VPROC2_CK_ WDDR                        ADC_TRIM_CBU K VPROC2_DBGY_BAT_PLUGIN_PCRGTBU K_VPROC2_CK_ WDDR                       0e PMIC_AUXADC_CK_RGTBU K_VPROC2_CK_ WDDR    PMIC_AUXADC_AVG_NUe n2_BAT_PLUGIN_PCRGTBU K_VPROC2_CK_ WDE                         ADC_TRIM_CBU K VPROC2_DBGY_BAT_PLUGIN_PCRGTBU K_VPROC2_CK_ WDE                         e PMIC_AUXADC_CK_RGTBU K_VPROC2_CK_ WDE   PMIC_AUXADC_AVG_NUM_LBn3MIC_AUXADC_TS_RGTBU K_VPROC2_TRACK_E                         ADC_TRIM_CBU K VPROC2_TRACK0IC_AUXADC_AVG_RGTBU K_VPROC2_TRACK_E                         e PMIC_AUXADC_CK_RGTBU K_VPROC2_TRACK_E  H9_MASK         _NUe P_ PMIC_AUXADC_TRRGTBU K_VPROC2_TRACK_DR                        ADC_TRIM_CBU K VPROC2_TRACK0IC_AUXADC_AVG_RGTBU K_VPROC2_TRACK_DR                       0e PMIC_AUXADC_CK_RGTBU K_VPROC2_TRACK_DR   H9_MASK         _NUe PMIC_AUXADC_CK_RGTBU K_VPROC2_VO MP_DELTA              \
	IC_AADC_TRIM_CBU K VPROC2_TRACK0IC_AUXADC_AVG_RGTBU K_VPROC2_VO MP_DELTA                     e MIC_AUXADC_AVG_RGTBU K_VPROC2_VO MP_DELTA H9_MASK         _NUe4_BAT_PLUGIN_PCRGTBU K_VPROC2_VO MP_OFFHE_S    4
#define PMIC_ADC_TRIM_CBU K VPROC2_TRACK0IC_AUXADC_AVG_RGTBU K_VPROC2_VO MP_OFFHE_S                   e 7MIC_AUXADC_AVG_RGTBU K_VPROC2_VO MP_OFFHE_S PMIC_AUXADC_AVG_NU8IC_AUXADC_AVG_RGTBU K_VPROC2_VO MP_LB                        ADC_TRIM_CBU K VPROC2_TRACKPMIC_AUXADC_CK_RGTBU K_VPROC2_VO MP_LB                0x1
#defe 7MIC_AUXADC_AVG_RGTBU K_VPROC2_VO MP_LB SHIFT                  0IC_AUXADC_AVG_RGTBU K_VPROC2_VO MP_HB                        ADC_TRIM_CBU K VPROC2_TRACKPMIC_AUXADC_CK_RGTBU K_VPROC2_VO MP_HB                0x1
#defe 7MIC_AUXADC_AVG_RGTBU K_VPROC2_VO MP_HB SHIFT                  8IC_AUXADC_AVG_RGTBU K_VPROC2_TRACK_STALL_BYPAS               ADC_TRIM_CBU K VPROC2_STALL_TRACK0IC_AUXADC_AVG_RGTBU K_VPROC2_TRACK_STALL_BYPAS               e PMIC_AUXADC_CK_RGTBU K_VPROC2_TRACK_STALL_BYPAS   PMIC_AUXADC_ PMIC_AUXADC_TRBU K VPROC2_ LR_L                          \
	MADC_TRIM_CBU K VPROC2_ LR_NUMIC_AUXADC_AVG_BU K VPROC2_ LR_L                  0x1
#define
e PMIC_AUXADC_AVG_BU K VPROC2_ELR_L                   3
#defi  0x PMIC_AUXADC_TRRGTBU K_VPROC2_VO MP_ADDR               \
	\
	
ADC_TRIM_CBU K VPROC2_ LR PMIC_AUXADC_TRRGTBU K_VPROC2_VO MP_               0x1
#definee 7MIC_AUXADC_AVG_RGTBU K_VPROC2_VO MP_SHIFT                   6
 PMIC_AUXADC_TRBU K VS1_ NAYUXADC_DIG_3_DIG_MINOR_REV_ADDR 
	
ADC_TRIM_CBU K VS1_DSNYUXIC_AUXADC_ADC_BU K VS1_ NAYUXA               0x1
#define
#defe PMIC_AUXADC_AVG_BU K VS1_ NAYUXASHIFT                   6





0IC_AUXADC_AVG_BU K VS1_DT  UXADC_DIG_3_DIG_MINOR_REV_ADDR 
	
ADC_TRIM_CBU K VS1_DSNYUXIC_AUXADC_ADC_BU K VS1_DT  UXAfine PMIC_AUXADLT_SEL_MASK edefe PMIC_AUXADC_AVG_BU K VS1_DT  UXA                 6
#define   _S8IC_AUXADC_AVG_BU K VS1_ NAYMINOR_REV                  \
	 
	
ADC_TRIM_CBU K VS1_DSNYREVPMIC_AUXADC_ADCBU K VS1_ NAYMINOR_REV fine PMIC_AUXADLT_SEL_MAe MMIC_AUXADC_ADCBU K VS1_ NAYMINOR_REV                  6
#defiPMIC_AUXADC_ADCBU K VS1_ NAYMAJOR_REV                  \
	 
	
ADC_TRIM_CBU K VS1_DSNYREVPMIC_AUXADC_ADCBU K VS1_ NAYMAJOR_REV ine PMIC_AUXADC_ADC_0_MAe MMIC_AUXADC_ADCBU K VS1_ NAYMAJOR_REV _3_DSN_CBS_SHIFT      VG4_BAT_PLUGIN_PCBU K VS1_DT  MINOR_REV                  \
	 
	
ADC_TRIM_CBU K VS1_DSNYREVPMIC_AUXADC_ADCBU K VS1_DT  MINOR_REV ine PMIC_AUXADC_ADC_0_MAe MMIC_AUXADC_ADCBU K VS1_DT  MINOR_REV _3_DSN_CBS_SHIFT      _S8IC_AUXADC_AVG_BU K VS1_DT  MAJOR_REV                  \
	 
	
ADC_TRIM_CBU K VS1_DSNYREVPMIC_AUXADC_ADCBU K VS1_DT  MAJOR_REV ine PMIC_AUXADC_ADC_0_MAe MMIC_AUXADC_ADCBU K VS1_DT  MAJOR_REV _3_DSN_CBS_SHIFT        n PMIC_AUXADC_BIBU K VS1_DSNYCB                     \
	MT63 
	
ADC_TRIM_CBU K VS1_DSNYDBIPMIC_AUXADC_BIBU K VS1_DSNYCB                 0x1
#define
#dee I PMIC_AUXADC_TBU K VS1_DSNYCB                   6
#define   _PMIC_AUXADC_ADCBU K VS1_DSNYBIM     4
#define PMIC_AUXT633 
	
ADC_TRIM_CBU K VS1_DSNYDBIPMIC_AUXADC_BIBU K VS1_DSNYBIM                0x1
#define
#dee I PMIC_AUXADC_TBU K VS1_DSNYBIM EXTD_SHIFT                   6 PMIC_AUXADC_BIBU K VS1_DSNYES                   \
	MT6359 
	
ADC_TRIM_CBU K VS1_DSNYDBIPMIC_AUXADC_BIBU K VS1_DSNYES                 0x1
#define
 efe PMIC_AUXADC_AVG_BU K VS1_DSNYES   PMIC_AUXADC_AVG_NUM_LBAT_S _S8IC_AUXADC_AVG_BU K VS1_DSNYFP   SHUB                  \
	 
	
ADC_TRIM_CBU K VS1_DSNYDXIPMIC_AUXADC_BIBU K VS1_DSNYFP   SHUB ine PMIC_AUXADC_ADC_0_MAe PMIC_AUXADC_CK_BU K VS1_DSNYFP   SHUB                  6
#defiPMIC_AUXADC_ADCBU K VS1_DSNYFP  TRACKING                   
	
ADC_TRIM_CBU K VS1_DSNYDXIPMIC_AUXADC_BIBU K VS1_DSNYFP  TRACKING                   _MAe PMIC_AUXADC_CK_BU K VS1_DSNYFP  TRACKING _3_DSN_CBS_SHIFT     PMIC_AUXADC_CK_BU K VS1_DSNYFP  PREOC                      
	
ADC_TRIM_CBU K VS1_DSNYDXIPMIC_AUXADC_BIBU K VS1_DSNYFP  PREOC                   0x7_MAe PMIC_AUXADC_CK_BU K VS1_DSNYFP  PREOC                     6  6 PMIC_AUXADC_BIBU K VS1_DSNYFP  VOTER              \
	IC_AU
	
ADC_TRIM_CBU K VS1_DSNYDXIPMIC_AUXADC_BIBU K VS1_DSNYFP  VOTER                   0x7_MAe PMIC_AUXADC_CK_BU K VS1_DSNYFP  VOTER                     6  6I PMIC_AUXADC_TBU K VS1_DSNYFP  ULTRASONIC                 
	
ADC_TRIM_CBU K VS1_DSNYDXIPMIC_AUXADC_BIBU K VS1_DSNYFP  ULTRASONIC                 _MAe PMIC_AUXADC_CK_BU K VS1_DSNYFP  ULTRASONIC  PMIC_AUXADC_AVG VG4_BAT_PLUGIN_PCBU K VS1_DSNYFP  DLC                        
	
ADC_TRIM_CBU K VS1_DSNYDXIPMIC_AUXADC_BIBU K VS1_DSNYFP  DLC                        _MAe PMIC_AUXADC_CK_BU K VS1_DSNYFP  DLC  PMIC_AUXADC_AVG_NUM_LB LB5MIC_AUXADC_TS_BU K VS1_DSNYFP  TRA                   \
	MT635ADC_TRIM_CBU K VS1_DSNYDXIPMIC_AUXADC_BIBU K VS1_DSNYFP  TRA                 0x1
#define PMIC_AUXADC_CK_BU K VS1_DSNYFP  TRA   PMIC_AUXADC_AVG_NUM_LBAT6_BAT_PLUGIN_PCRGTBU K_VS1_                          \
	MT6  \ADC_TRIM_CBU K VS1_CON0IC_AUXADC_AVG_RGTBU K_VS1_   fine PMIC_AUXADLT_SEL_MASK efefie PMIC_AUXADC_CK_RGTBU K_VS1_   SHIFT                   6






0IC_AUXADC_AVG_RGTBU K_VS1_L                   \
	MT6359 \
  \ADC_TRIM_CBU K VS1_CON0IC_AUXADC_AVG_RGTBU K_VS1_L                 0x1
#define
#defie PMIC_AUXADC_CK_RGTBU K_VS1_L  SHIFT                   6



 e PMIC_AUXADC_CK_RGTBU K_VS1_CON0_SE_S    4
#define PMIC_AUX
  \ADC_TRIM_CBU K VS1_CON0 HE__BAT_PLUGIN_PCRGTBU K_VS1_CON0_SE_S                       _MAe M PMIC_AUXADC_AVG_RGTBU K_VS1_CON0_SE_SSHIFT                   6
 PMIC_AUXADC_TRRGTBU K_VS1_CON0_CLR              \
	IC_AUX
  \ADC_TRIM_CBU K VS1_CON0 CLRIC_AUXADC_AVG_RGTBU K_VS1_CON0_CLR                        _MAe M PMIC_AUXADC_AVG_RGTBU K_VS1_CON0_CLR H9_MASK         _NUe P_ 6
 PMIC_AUXADC_TRRGTBU K_VS1_VO MP_HLEEP                       \ADC_TRIM_CBU K VS1_CONPMIC_AUXADC_CK_RGTBU K_VS1_VO MP_HLEEP                      nee 7MIC_AUXADC_AVG_RGTBU K_VS1_VO MP_HLEEP SHIFT                  0IC_AUXADC_AVG_RGTBU K_VS1_SELR2R CTRLD                      \ADC_TRIM_CBU K VS1_SL  CONIC_AUXADC_AVG_RGTBU K_VS1_SELR2R CTRLD                       e PMIC_AUXADC_CK_RGTBU K_VS1_SELR2R CTRLDSHIFT                  0IC_AUXADC_AVG_RGTBU K_VS1_SFCHG_FRAT                        \ADC_TRIM_CBU K VS1_CFG0IC_AUXADC_AVG_RGTBU K_VS1_SFCHG_FRAT                       nee 7MIC_AUXADC_AVG_RGTBU K_VS1_SFCHG_FRAT  H9_MASK         _NUe   0IC_AUXADC_AVG_RGTBU K_VS1_SFCHG_F                          \
ADC_TRIM_CBU K VS1_CFG0IC_AUXADC_AVG_RGTBU K_VS1_SFCHG_F   fine PMIC_AUXADLT_SEL_MASe PMIC_AUXADC_CK_RGTBU K_VS1_SFCHG_FE  _3_DSN_CBS_SHIFT    ne UeMIC_AUXADC_ADC_RGTBU K_VS1_SFCHG_RRAT                       \
ADC_TRIM_CBU K VS1_CFG0IC_AUXADC_AVG_RGTBU K_VS1_SFCHG_RRAT                       nee 7MIC_AUXADC_AVG_RGTBU K_VS1_SFCHG_RRAT  H9_MASK         _NUe   8IC_AUXADC_AVG_RGTBU K_VS1_SFCHG_R                          \
ADC_TRIM_CBU K VS1_CFG0IC_AUXADC_AVG_RGTBU K_VS1_SFCHG_RE                      0xMASe PMIC_AUXADC_CK_RGTBU K_VS1_SFCHG_RE                      6
 LBY5_BAT_PLUGIN_PCRGTBU K_VS1_HW0_OP E                         \
ADC_TRIM_CBU K VS1_OP E _BAT_PLUGIN_PCRGTBU K_VS1_HW0_OP E                      0xMASe PMIC_AUXADC_CK_RGTBU K_VS1_HW0_OP E   PMIC_AUXADC_AVG_NUe P   0IC_AUXADC_AVG_RGTBU K_VS1_HW1_OP E                         \
ADC_TRIM_CBU K VS1_OP E _BAT_PLUGIN_PCRGTBU K_VS1_HW1_OP E                      0xMASe PMIC_AUXADC_CK_RGTBU K_VS1_HW1_OP E  _3_DSN_CBS_SHIFT    ne e PMIC_AUXADC_CK_RGTBU K_VS1_HW2_OP E                         \
ADC_TRIM_CBU K VS1_OP E _BAT_PLUGIN_PCRGTBU K_VS1_HW2_OP E                      0xMASe PMIC_AUXADC_CK_RGTBU K_VS1_HW2_OP E  _3_DSN_CBS_SHIFT    ne Ue2_BAT_PLUGIN_PCRGTBU K_VS1_HW3_OP E                         \
ADC_TRIM_CBU K VS1_OP E _BAT_PLUGIN_PCRGTBU K_VS1_HW3_OP E                      0xMASe PMIC_AUXADC_CK_RGTBU K_VS1_HW3_OP E  _3_DSN_CBS_SHIFT    ne Ue3MIC_AUXADC_TS_RGTBU K_VS1_HW4_OP E                         \
ADC_TRIM_CBU K VS1_OP E _BAT_PLUGIN_PCRGTBU K_VS1_HW4_OP E                      0xMASe PMIC_AUXADC_CK_RGTBU K_VS1_HW4_OP E  _3_DSN_CBS_SHIFT    ne Ue4_BAT_PLUGIN_PCRGTBU K_VS1_HW5_OP E                         \
ADC_TRIM_CBU K VS1_OP E _BAT_PLUGIN_PCRGTBU K_VS1_HW5_OP E                      0xMASe PMIC_AUXADC_CK_RGTBU K_VS1_HW5_OP E   PMIC_AUXADC_AVG_NUe P Ue5_BAT_PLUGIN_PCRGTBU K_VS1_HW6_OP E                         \
ADC_TRIM_CBU K VS1_OP E _BAT_PLUGIN_PCRGTBU K_VS1_HW6_OP E                      0xMASe PMIC_AUXADC_CK_RGTBU K_VS1_HW6_OP E   PMIC_AUXADC_AVG_NUe P AT6_BAT_PLUGIN_PCRGTBU K_VS1_HW7_OP E                         \
ADC_TRIM_CBU K VS1_OP E _BAT_PLUGIN_PCRGTBU K_VS1_HW7_OP E                      0xMASe PMIC_AUXADC_CK_RGTBU K_VS1_HW7_OP E  _3_DSN_CBS_SHIFT    ne UeMIC_AUXADC_ADC_RGTBU K_VS1_HW8_OP E                         \
ADC_TRIM_CBU K VS1_OP E _BAT_PLUGIN_PCRGTBU K_VS1_HW8_OP E                      0xMASe PMIC_AUXADC_CK_RGTBU K_VS1_HW8_OP E   PMIC_AUXADC_AVG_NUe P   8IC_AUXADC_AVG_RGTBU K_VS1_HW9_OP E                         \
ADC_TRIM_CBU K VS1_OP E _BAT_PLUGIN_PCRGTBU K_VS1_HW9_OP E                      0xMASe PMIC_AUXADC_CK_RGTBU K_VS1_HW9_OP E   PMIC_AUXADC_AVG_NUe P Ue9IC_AUXADC_AVG_RGTBU K_VS1_HW10_OP E                         \ADC_TRIM_CBU K VS1_OP E _BAT_PLUGIN_PCRGTBU K_VS1_HW10_OP E                      0xMAe PMIC_AUXADC_CK_RGTBU K_VS1_HW10_OP E   PMIC_AUXADC_AVG_NUe P  nR_BAT_PLUGIN_PCRGTBU K_VS1_HW11_OP E                         \ADC_TRIM_CBU K VS1_OP E _BAT_PLUGIN_PCRGTBU K_VS1_HW11_OP E                      0xMAe PMIC_AUXADC_CK_RGTBU K_VS1_HW11_OP E  _3_DSN_CBS_SHIFT    ne enPMIC_AUXADC_CK_RGTBU K_VS1_HW12_OP E                         \ADC_TRIM_CBU K VS1_OP E _BAT_PLUGIN_PCRGTBU K_VS1_HW12_OP E                      0xMAe PMIC_AUXADC_CK_RGTBU K_VS1_HW12_OP E  _3_DSN_CBS_SHIFT    ne Un2_BAT_PLUGIN_PCRGTBU K_VS1_HW13_OP E                         \ADC_TRIM_CBU K VS1_OP E _BAT_PLUGIN_PCRGTBU K_VS1_HW13_OP E                      0xMAe PMIC_AUXADC_CK_RGTBU K_VS1_HW13_OP E  _3_DSN_CBS_SHIFT    ne Un3MIC_AUXADC_TS_RGTBU K_VS1_HW14_OP E                         \ADC_TRIM_CBU K VS1_OP E _BAT_PLUGIN_PCRGTBU K_VS1_HW14_OP E                      0xMAe PMIC_AUXADC_CK_RGTBU K_VS1_HW14_OP E  _3_DSN_CBS_SHIFT    ne Un4_BAT_PLUGIN_PCRGTBU K_VS1_SW_OP E                           \ADC_TRIM_CBU K VS1_OP E _BAT_PLUGIN_PCRGTBU K_VS1_SW_OP E                         xMAe PMIC_AUXADC_CK_RGTBU K_VS1_SW_OP E   PMIC_AUXADC_AVG_NUM_LB LBY5_BAT_PLUGIN_PCRGTBU K_VS1_OP E   E_S    4
#define PMIC_AUX  \ADC_TRIM_CBU K VS1_OP E  HE__BAT_PLUGIN_PCRGTBU K_VS1_OP E   E_S                    0xMASe M PMIC_AUXADC_AVG_RGTBU K_VS1_OP E   E_S PMIC_AUXADC_AVG_NUe P   0IC_AUXADC_AVG_RGTBU K_VS1_OP E  CLR              \
	IC_AUX  \ADC_TRIM_CBU K VS1_OP E  CLRIC_AUXADC_AVG_RGTBU K_VS1_OP E  CLR                     0xMASe M PMIC_AUXADC_AVG_RGTBU K_VS1_OP E  CLR H9_MASK         _NUe P_ 6R_BAT_PLUGIN_PCRGTBU K_VS1_HW0_OP CFG                        \ADC_TRIM_CBU K VS1_OP CFGPMIC_AUXADC_TRRGTBU K_VS1_HW0_OP CFG                     0xMAe PMIC_AUXADC_CK_RGTBU K_VS1_HW0_OP CFG _3_DSN_CBS_SHIFT    n_ 6R_BAT_PLUGIN_PCRGTBU K_VS1_HW1_OP CFG                        \ADC_TRIM_CBU K VS1_OP CFGPMIC_AUXADC_TRRGTBU K_VS1_HW1_OP CFG                     0xMAe PMIC_AUXADC_CK_RGTBU K_VS1_HW1_OP CFG H9_MASK         _NUe  e PMIC_AUXADC_CK_RGTBU K_VS1_HW2_OP CFG                        \ADC_TRIM_CBU K VS1_OP CFGPMIC_AUXADC_TRRGTBU K_VS1_HW2_OP CFG                     0xMAe PMIC_AUXADC_CK_RGTBU K_VS1_HW2_OP CFG H9_MASK         _NUe  Ue2_BAT_PLUGIN_PCRGTBU K_VS1_HW3_OP CFG                        \ADC_TRIM_CBU K VS1_OP CFGPMIC_AUXADC_TRRGTBU K_VS1_HW3_OP CFG                     0xMAe PMIC_AUXADC_CK_RGTBU K_VS1_HW3_OP CFG H9_MASK         _NUe  Ue3MIC_AUXADC_TS_RGTBU K_VS1_HW4_OP CFG                        \ADC_TRIM_CBU K VS1_OP CFGPMIC_AUXADC_TRRGTBU K_VS1_HW4_OP CFG                     0xMAe PMIC_AUXADC_CK_RGTBU K_VS1_HW4_OP CFG H9_MASK         _NUe  Ue4_BAT_PLUGIN_PCRGTBU K_VS1_HW5_OP CFG                        \ADC_TRIM_CBU K VS1_OP CFGPMIC_AUXADC_TRRGTBU K_VS1_HW5_OP CFG                     0xMAe PMIC_AUXADC_CK_RGTBU K_VS1_HW5_OP CFG H9_MASK         _NUe  Ue5_BAT_PLUGIN_PCRGTBU K_VS1_HW6_OP CFG                        \ADC_TRIM_CBU K VS1_OP CFGPMIC_AUXADC_TRRGTBU K_VS1_HW6_OP CFG                     0xMAe PMIC_AUXADC_CK_RGTBU K_VS1_HW6_OP CFG H9_MASK         _NUe  AT6_BAT_PLUGIN_PCRGTBU K_VS1_HW7_OP CFG                        \ADC_TRIM_CBU K VS1_OP CFGPMIC_AUXADC_TRRGTBU K_VS1_HW7_OP CFG                     0xMAe PMIC_AUXADC_CK_RGTBU K_VS1_HW7_OP CFG H9_MASK         _NUe  UeMIC_AUXADC_ADC_RGTBU K_VS1_HW8_OP CFG                        \ADC_TRIM_CBU K VS1_OP CFGPMIC_AUXADC_TRRGTBU K_VS1_HW8_OP CFG                     0xMAe PMIC_AUXADC_CK_RGTBU K_VS1_HW8_OP CFG H9_MASK         _NUe    8IC_AUXADC_AVG_RGTBU K_VS1_HW9_OP CFG                        \ADC_TRIM_CBU K VS1_OP CFGPMIC_AUXADC_TRRGTBU K_VS1_HW9_OP CFG                     0xMAe PMIC_AUXADC_CK_RGTBU K_VS1_HW9_OP CFG H9_MASK         _NUe  Ue9IC_AUXADC_AVG_RGTBU K_VS1_HW10_OP CFG                        ADC_TRIM_CBU K VS1_OP CFGPMIC_AUXADC_TRRGTBU K_VS1_HW10_OP CFG                     0xMe PMIC_AUXADC_CK_RGTBU K_VS1_HW10_OP CFG H9_MASK         _NUe  UnR_BAT_PLUGIN_PCRGTBU K_VS1_HW11_OP CFG                        ADC_TRIM_CBU K VS1_OP CFGPMIC_AUXADC_TRRGTBU K_VS1_HW11_OP CFG                     0xMe PMIC_AUXADC_CK_RGTBU K_VS1_HW11_OP CFG H9_MASK         _NUe  UnPMIC_AUXADC_CK_RGTBU K_VS1_HW12_OP CFG                        ADC_TRIM_CBU K VS1_OP CFGPMIC_AUXADC_TRRGTBU K_VS1_HW12_OP CFG                     0xMe PMIC_AUXADC_CK_RGTBU K_VS1_HW12_OP CFG H9_MASK         _NUe  Un2_BAT_PLUGIN_PCRGTBU K_VS1_HW13_OP CFG                        ADC_TRIM_CBU K VS1_OP CFGPMIC_AUXADC_TRRGTBU K_VS1_HW13_OP CFG                     0xMe PMIC_AUXADC_CK_RGTBU K_VS1_HW13_OP CFG H9_MASK         _NUe  Un3MIC_AUXADC_TS_RGTBU K_VS1_HW14_OP CFG                        ADC_TRIM_CBU K VS1_OP CFGPMIC_AUXADC_TRRGTBU K_VS1_HW14_OP CFG                     0xMe PMIC_AUXADC_CK_RGTBU K_VS1_HW14_OP CFG H9_MASK         _NUe  Un4_BAT_PLUGIN_PCRGTBU K_VS1_OP CFG HE_S    4
#define PMIC_AUX  ADC_TRIM_CBU K VS1_OP CFG HE__BAT_PLUGIN_PCRGTBU K_VS1_OP CFG HE_Sine PMIC_AUXADC_ADC_0 ASe M PMIC_AUXADC_AVG_RGTBU K_VS1_OP CFG HE_S_3_DSN_CBS_SHIFT    n   0IC_AUXADC_AVG_RGTBU K_VS1_OP CFG CLR              \
	IC_AUX  ADC_TRIM_CBU K VS1_OP CFG CLRIC_AUXADC_AVG_RGTBU K_VS1_OP CFG CLR ine PMIC_AUXADC_ADC_0 ASe M PMIC_AUXADC_AVG_RGTBU K_VS1_OP CFG CLR H9_MASK         _NUe P_ R_BAT_PLUGIN_PCRGTBU K_VS1_HW0_OP DR                          ADC_TRIM_CBU K VS1_OP DR  PMIC_AUXADC_TRRGTBU K_VS1_HW0_OP DR                       0xMe PMIC_AUXADC_CK_RGTBU K_VS1_HW0_OP DR   H9_MASK         _NUeP_ R_BAT_PLUGIN_PCRGTBU K_VS1_HW1_OP DR                          ADC_TRIM_CBU K VS1_OP DR  PMIC_AUXADC_TRRGTBU K_VS1_HW1_OP DR                       0xMe PMIC_AUXADC_CK_RGTBU K_VS1_HW1_OP DR   H9_MASK         _NUe e PMIC_AUXADC_CK_RGTBU K_VS1_HW2_OP DR                          ADC_TRIM_CBU K VS1_OP DR  PMIC_AUXADC_TRRGTBU K_VS1_HW2_OP DR                       0xMe PMIC_AUXADC_CK_RGTBU K_VS1_HW2_OP DR   H9_MASK         _NUe Ue2_BAT_PLUGIN_PCRGTBU K_VS1_HW3_OP DR                          ADC_TRIM_CBU K VS1_OP DR  PMIC_AUXADC_TRRGTBU K_VS1_HW3_OP DR                       0xMe PMIC_AUXADC_CK_RGTBU K_VS1_HW3_OP DR   H9_MASK         _NUe Ue3MIC_AUXADC_TS_RGTBU K_VS1_HW4_OP DR                          ADC_TRIM_CBU K VS1_OP DR  PMIC_AUXADC_TRRGTBU K_VS1_HW4_OP DR                       0xMe PMIC_AUXADC_CK_RGTBU K_VS1_HW4_OP DR   H9_MASK         _NUe Ue4_BAT_PLUGIN_PCRGTBU K_VS1_HW5_OP DR                          ADC_TRIM_CBU K VS1_OP DR  PMIC_AUXADC_TRRGTBU K_VS1_HW5_OP DR                       0xMe PMIC_AUXADC_CK_RGTBU K_VS1_HW5_OP DR   H9_MASK         _NUe Ue5_BAT_PLUGIN_PCRGTBU K_VS1_HW6_OP DR                          ADC_TRIM_CBU K VS1_OP DR  PMIC_AUXADC_TRRGTBU K_VS1_HW6_OP DR                       0xMe PMIC_AUXADC_CK_RGTBU K_VS1_HW6_OP DR   H9_MASK         _NUe AT6_BAT_PLUGIN_PCRGTBU K_VS1_HW7_OP DR                          ADC_TRIM_CBU K VS1_OP DR  PMIC_AUXADC_TRRGTBU K_VS1_HW7_OP DR                       0xMe PMIC_AUXADC_CK_RGTBU K_VS1_HW7_OP DR   H9_MASK         _NUe UeMIC_AUXADC_ADC_RGTBU K_VS1_HW8_OP DR                          ADC_TRIM_CBU K VS1_OP DR  PMIC_AUXADC_TRRGTBU K_VS1_HW8_OP DR                       0xMe PMIC_AUXADC_CK_RGTBU K_VS1_HW8_OP DR   H9_MASK         _NUe   8IC_AUXADC_AVG_RGTBU K_VS1_HW9_OP DR                          ADC_TRIM_CBU K VS1_OP DR  PMIC_AUXADC_TRRGTBU K_VS1_HW9_OP DR                       0xMe PMIC_AUXADC_CK_RGTBU K_VS1_HW9_OP DR   H9_MASK         _NUe Ue9IC_AUXADC_AVG_RGTBU K_VS1_HW10_OP DR                         ADC_TRIM_CBU K VS1_OP DR  PMIC_AUXADC_TRRGTBU K_VS1_HW10_OP DR                       0xe PMIC_AUXADC_CK_RGTBU K_VS1_HW10_OP DR   H9_MASK         _NUe UnR_BAT_PLUGIN_PCRGTBU K_VS1_HW11_OP DR                         ADC_TRIM_CBU K VS1_OP DR  PMIC_AUXADC_TRRGTBU K_VS1_HW11_OP DR                       0xe PMIC_AUXADC_CK_RGTBU K_VS1_HW11_OP DR   H9_MASK         _NUe UnPMIC_AUXADC_CK_RGTBU K_VS1_HW12_OP DR                         ADC_TRIM_CBU K VS1_OP DR  PMIC_AUXADC_TRRGTBU K_VS1_HW12_OP DR                       0xe PMIC_AUXADC_CK_RGTBU K_VS1_HW12_OP DR   H9_MASK         _NUe Un2_BAT_PLUGIN_PCRGTBU K_VS1_HW13_OP DR                         ADC_TRIM_CBU K VS1_OP DR  PMIC_AUXADC_TRRGTBU K_VS1_HW13_OP DR                       0xe PMIC_AUXADC_CK_RGTBU K_VS1_HW13_OP DR   H9_MASK         _NUe Un3MIC_AUXADC_TS_RGTBU K_VS1_HW14_OP DR                         ADC_TRIM_CBU K VS1_OP DR  PMIC_AUXADC_TRRGTBU K_VS1_HW14_OP DR                       0xe PMIC_AUXADC_CK_RGTBU K_VS1_HW14_OP DR   H9_MASK         _NUe Un4_BAT_PLUGIN_PCRGTBU K_VS1_OP DR   HE_S    4
#define PMIC_A   ADC_TRIM_CBU K VS1_OP DR   HE__BAT_PLUGIN_PCRGTBU K_VS1_OP DR   HE_S                     ASe M PMIC_AUXADC_AVG_RGTBU K_VS1_OP DR   HE_SH9_MASK         _NUe   0IC_AUXADC_AVG_RGTBU K_VS1_OP DR   CLR              \
	IC_A   ADC_TRIM_CBU K VS1_OP DR   CLRIC_AUXADC_AVG_RGTBU K_VS1_OP DR   CLR                      ASe M PMIC_AUXADC_AVG_RGTBU K_VS1_OP DR   CLR H9_MASK         _NUe P_0IC_AUXADC_AVG_DA_VS1_VO MP_ADDR               \
	\
	
	IC_A   ADC_TRIM_CBU K VS1_DBG0IC_AUXADC_AVG_DA_VS1_VO MP_               0x1
#define
#definee 7MIC_AUXADC_AVG_DA_VS1_VO MP_SHIFT                   6






P_0IC_AUXADC_AVG_DA_VS1_VO MP_GRAY                        \
	   ADC_TRIM_CBU K VS1_DBG0IC_AUXADC_AVG_DA_VS1_VO MP_GRAY                0x1
#defineinee 7MIC_AUXADC_AVG_DA_VS1_VO MP_GRAY SHIFT                   6
 6
8IC_AUXADC_AVG_DA_VS1_                          \
	MT6  \
	   ADC_TRIM_CBU K VS1_DBGY_BAT_PLUGIN_PCDA_VS1_   fine PMIC_AUXADLT_SEL_MASK efefineinee Y_BAT_PLUGIN_PCDA_VS1_   SHIFT                   6






P_ P_0IC_AUXADC_AVG_DA_VS1_STB                        \
	MT6335
   ADC_TRIM_CBU K VS1_DBGY_BAT_PLUGIN_PCDA_VS1_STB                0x1
#define
#defi inee Y_BAT_PLUGIN_PCDA_VS1_STB SHIFT                   6






P 
PY_BAT_PLUGIN_PCDA_VS1_LOOP  MP_ADDR               \
	\
	
	I   ADC_TRIM_CBU K VS1_DBGY_BAT_PLUGIN_PCDA_VS1_LOOP  MP_fine PMIC_AUXADLT_SEL_MASK einee Y_BAT_PLUGIN_PCDA_VS1_LOOP  MP_SHIFT                   6


 

2IC_AUXADC_AVG_DA_VS1_R2R PD                         \
	MT6   ADC_TRIM_CBU K VS1_DBGY_BAT_PLUGIN_PCDA_VS1_R2R PD                 0x1
#define
#dinee Y_BAT_PLUGIN_PCDA_VS1_R2R PD  SHIFT                   6



 

3_BAT_PLUGIN_PCDA_VS1_DVS_                          \
	MT63   ADC_TRIM_CBU K VS1_DBGY_BAT_PLUGIN_PCDA_VS1_DVS_                  0x1
#define
#deinee Y_BAT_PLUGIN_PCDA_VS1_DVS_   SHIFT                   6




 

4_BAT_PLUGIN_PCDA_VS1_DVS_DOW                         \
	MT   ADC_TRIM_CBU K VS1_DBGY_BAT_PLUGIN_PCDA_VS1_DVS_DOW  fine PMIC_AUXADLT_SEL_MASK einee Y_BAT_PLUGIN_PCDA_VS1_DVS_DOW  SHIFT                   6


 

5_BAT_PLUGIN_PCDA_VS1_SSH                        \
	MT6335
   ADC_TRIM_CBU K VS1_DBGY_BAT_PLUGIN_PCDA_VS1_SSH                0x1
#define
#defi inee Y_BAT_PLUGIN_PCDA_VS1_SSH SHIFT                   6






P 
P6_BAT_PLUGIN_PCDA_VS1_iINFREQ_DISCHARG                        ADC_TRIM_CBU K VS1_DBGY_BAT_PLUGIN_PCDA_VS1_iINFREQ_DISCHARG                     inee Y_BAT_PLUGIN_PCDA_VS1_iINFREQ_DISCHARG   PMIC_AUXADC_AVG_NU   8IC_AUXADC_AVG_RGTBU K_VS1_CK_ WDDR                           ADC_TRIM_CBU K VS1_DBGY_BAT_PLUGIN_PCRGTBU K_VS1_CK_ WDDR                       0xMAe PMIC_AUXADC_CK_RGTBU K_VS1_CK_ WDDR    PMIC_AUXADC_AVG_NUe   Un2_BAT_PLUGIN_PCRGTBU K_VS1_CK_ WDE                            ADC_TRIM_CBU K VS1_DBGY_BAT_PLUGIN_PCRGTBU K_VS1_CK_ WDE                         xMAe PMIC_AUXADC_CK_RGTBU K_VS1_CK_ WDE   PMIC_AUXADC_AVG_NUM_LB  Un3MIC_AUXADC_TS_RGTBU K_VS1_VOTER E                            ADC_TRIM_CBU K VS1_VOTERMIC_AUXADC_TS_RGTBU K_VS1_VOTER E                         _MAe M PMIC_AUXADC_TS_RGTBU K_VS1_VOTER E  H9_MASK         _NUe P_ 6
 PMIC_AUXADC_TRRGTBU K_VS1_VOTER E  HE_S    4
#define PMIC_AUXADC_TRIM_CBU K VS1_VOTER HE__BAT_PLUGIN_PCRGTBU K_VS1_VOTER E  HE_S                   inee M PMIC_AUXADC_TS_RGTBU K_VS1_VOTER E  HE_S PMIC_AUXADC_AVG_NUe P0IC_AUXADC_AVG_RGTBU K_VS1_VOTER E  CLR              \
	IC_AUXADC_TRIM_CBU K VS1_VOTER CLRIC_AUXADC_AVG_RGTBU K_VS1_VOTER E  CLR                    inee M PMIC_AUXADC_TS_RGTBU K_VS1_VOTER E  CLR H9_MASK         _NUe P PMIC_AUXADC_TRRGTBU K_VS1_VOTER VO MP_ADDR               \
	\ADC_TRIM_CBU K VS1_VOTER CFGPMIC_AUXADC_TRRGTBU K_VS1_VOTER VO MP_                     nee 7MIC_AUXADC_AVG_RGTBU K_VS1_VOTER VO MP_H9_MASK         _NUe P_0IC_AUXADC_AVG_BU K_VS1_ LR_L                          \
	M
	\ADC_TRIM_CBU K VS1_ LR_NUMIC_AUXADC_AVG_BU K VS1_ LR_L                  0x1
#define
 efe PMIC_AUXADC_AVG_BU K VS1_ELR_L                   3
#defi  0xe P PMIC_AUXADC_TRRGTBU K_VS1_VO MP_ADDR               \
	\
	
	I ADC_TRIM_CBU K VS1_ LR PMIC_AUXADC_TRRGTBU K_VS1_VO MP_               0x1
#defineinee 7MIC_AUXADC_AVG_RGTBU K_VS1_VO MP_                3
#defi  0xe 0IC_AUXADC_AVG_BU K_VS2_ NAYUXADC_DIG_3_DIG_MINOR_REV_ADDR 
	
ADC_TRIM_CBU K VS2_DSNYUXIC_AUXADC_ADC_BU K VS2_ NAYUXA               0x1
#define
#defe PMIC_AUXADC_AVG_BU K VS2_ NAYUXASHIFT                   6





0IC_AUXADC_AVG_BU K VS2_DT  UXADC_DIG_3_DIG_MINOR_REV_ADDR 
	
ADC_TRIM_CBU K VS2_DSNYUXIC_AUXADC_ADC_BU K VS2_DT  UXAfine PMIC_AUXADLT_SEL_MASK edefe PMIC_AUXADC_AVG_BU K VS2_DT  UXA                 6
#define   _S8IC_AUXADC_AVG_BU K VS2_ NAYMINOR_REV                  \
	 
	
ADC_TRIM_CBU K VS2_DSNYREVPMIC_AUXADC_ADCBU K VS2_ NAYMINOR_REV ine PMIC_AUXADC_ADC_0_MAe MMIC_AUXADC_ADCBU K VS2_ NAYMINOR_REV                  6
#defiPMIC_AUXADC_ADCBU K VS2_ NAYMAJOR_REV                  \
	 
	
ADC_TRIM_CBU K VS2_DSNYREVPMIC_AUXADC_ADCBU K VS2_ NAYMAJOR_REV ine PMIC_AUXADC_ADC_0_MAe MMIC_AUXADC_ADCBU K VS2_ NAYMAJOR_REV _3_DSN_CBS_SHIFT      VG4_BAT_PLUGIN_PCBU K VS2_DT  MINOR_REV                  \
	 
	
ADC_TRIM_CBU K VS2_DSNYREVPMIC_AUXADC_ADCBU K VS2_DT  MINOR_REV ine PMIC_AUXADC_ADC_0_MAe MMIC_AUXADC_ADCBU K VS2_DT  MINOR_REV _3_DSN_CBS_SHIFT      _S8IC_AUXADC_AVG_BU K VS2_DT  MAJOR_REV                  \
	 
	
ADC_TRIM_CBU K VS2_DSNYREVPMIC_AUXADC_ADCBU K VS2_DT  MAJOR_REV ine PMIC_AUXADC_ADC_0_MAe MMIC_AUXADC_ADCBU K VS2_DT  MAJOR_REV _3_DSN_CBS_SHIFT        n PMIC_AUXADC_BIBU K VS2_DSNYCB                     \
	MT63 
	
ADC_TRIM_CBU K VS2_DSNYDBIPMIC_AUXADC_BIBU K VS2_DSNYCB                 0x1
#define
#dee I PMIC_AUXADC_TBU K VS2_DSNYCB                   6
#define   _PMIC_AUXADC_ADCBU K VS2_DSNYBIM     4
#define PMIC_AUXT633 
	
ADC_TRIM_CBU K VS2_DSNYDBIPMIC_AUXADC_BIBU K VS2_DSNYBIM                0x1
#define
#dee I PMIC_AUXADC_TBU K VS2_DSNYBIM EXTD_SHIFT                   6 PMIC_AUXADC_BIBU K VS2_DSNYES                   \
	MT6359 
	
ADC_TRIM_CBU K VS2_DSNYDBIPMIC_AUXADC_BIBU K VS2_DSNYES                 0x1
#define
 efe PMIC_AUXADC_AVG_BU K VS2_DSNYES   PMIC_AUXADC_AVG_NUM_LBAT_S _S8IC_AUXADC_AVG_BU K VS2_DSNYFP   SHUB                  \
	 
	
ADC_TRIM_CBU K VS2_DSNYDXIPMIC_AUXADC_BIBU K VS2_DSNYFP   SHUB                   0x7_MAe PMIC_AUXADC_CK_BU K VS2_DSNYFP   SHUB                  6
#defiPMIC_AUXADC_ADCBU K VS2_DSNYFP  TRACKING                   
	
ADC_TRIM_CBU K VS2_DSNYDXIPMIC_AUXADC_BIBU K VS2_DSNYFP  TRACKING                   _MAe PMIC_AUXADC_CK_BU K VS2_DSNYFP  TRACKING _3_DSN_CBS_SHIFT     PMIC_AUXADC_CK_BU K VS2_DSNYFP  PREOC                      
	
ADC_TRIM_CBU K VS2_DSNYDXIPMIC_AUXADC_BIBU K VS2_DSNYFP  PREOC                   0x7_MAe PMIC_AUXADC_CK_BU K VS2_DSNYFP  PREOC                     6  6 PMIC_AUXADC_BIBU K VS2_DSNYFP  VOTER              \
	IC_AU
	
ADC_TRIM_CBU K VS2_DSNYDXIPMIC_AUXADC_BIBU K VS2_DSNYFP  VOTER                   0x7_MAe PMIC_AUXADC_CK_BU K VS2_DSNYFP  VOTER                     6  6I PMIC_AUXADC_TBU K VS2_DSNYFP  ULTRASONIC                 
	
ADC_TRIM_CBU K VS2_DSNYDXIPMIC_AUXADC_BIBU K VS2_DSNYFP  ULTRASONIC                 _MAe PMIC_AUXADC_CK_BU K VS2_DSNYFP  ULTRASONIC  PMIC_AUXADC_AVG VG4_BAT_PLUGIN_PCBU K VS2_DSNYFP  DLC                        
	
ADC_TRIM_CBU K VS2_DSNYDXIPMIC_AUXADC_BIBU K VS2_DSNYFP  DLC                        _MAe PMIC_AUXADC_CK_BU K VS2_DSNYFP  DLC  PMIC_AUXADC_AVG_NUM_LB LB5MIC_AUXADC_TS_BU K VS2_DSNYFP  TRA                   \
	MT635ADC_TRIM_CBU K VS2_DSNYDXIPMIC_AUXADC_BIBU K VS2_DSNYFP  TRA                 0x1
#define PMIC_AUXADC_CK_BU K VS2_DSNYFP  TRA   PMIC_AUXADC_AVG_NUe P AT6_BAT_PLUGIN_PCRGTBU K_VS2_                          \
	MT6  \ADC_TRIM_CBU K VS2_CON0IC_AUXADC_AVG_RGTBU K_VS2_                  0x1
#define
#defie PMIC_AUXADC_CK_RGTBU K_VS2_   SHIFT                   6






0IC_AUXADC_AVG_RGTBU K_VS2_L                   \
	MT6359 \
  \ADC_TRIM_CBU K VS2_CON0IC_AUXADC_AVG_RGTBU K_VS2_L                 0x1
#define
#defie PMIC_AUXADC_CK_RGTBU K_VS2_L  SHIFT                   6



 e PMIC_AUXADC_CK_RGTBU K_VS2_CON0_SE_S    4
#define PMIC_AUX
  \ADC_TRIM_CBU K VS2_CON0 HE__BAT_PLUGIN_PCRGTBU K_VS2_CON0_SE_S                       _MAe M PMIC_AUXADC_AVG_RGTBU K_VS2_CON0_SE_SSHIFT                   6
 PMIC_AUXADC_TRRGTBU K_VS2_CON0_CLR              \
	IC_AUX
  \ADC_TRIM_CBU K VS2_CON0 CLRIC_AUXADC_AVG_RGTBU K_VS2_CON0_CLR                        _MAe M PMIC_AUXADC_AVG_RGTBU K_VS2_CON0_CLR H9_MASK         _NUe P_ 6
 PMIC_AUXADC_TRRGTBU K_VS2_VO MP_HLEEP                       \ADC_TRIM_CBU K VS2_CONPMIC_AUXADC_CK_RGTBU K_VS2_VO MP_HLEEP                      nee 7MIC_AUXADC_AVG_RGTBU K_VS2_VO MP_HLEEP H9_MASK         _NUe   0IC_AUXADC_AVG_RGTBU K_VS2_SELR2R CTRLD                      \ADC_TRIM_CBU K VS2_SL  CONIC_AUXADC_AVG_RGTBU K_VS2_SELR2R CTRLD                       e PMIC_AUXADC_CK_RGTBU K_VS2_SELR2R CTRLDSHIFT                  0IC_AUXADC_AVG_RGTBU K_VS2_SFCHG_FRAT                        \ADC_TRIM_CBU K VS2_CFG0IC_AUXADC_AVG_RGTBU K_VS2_SFCHG_FRAT                       nee 7MIC_AUXADC_AVG_RGTBU K_VS2_SFCHG_FRAT  H9_MASK         _NUe   0IC_AUXADC_AVG_RGTBU K_VS2_SFCHG_F                          \
ADC_TRIM_CBU K VS2_CFG0IC_AUXADC_AVG_RGTBU K_VS2_SFCHG_FE                      0xMASe PMIC_AUXADC_CK_RGTBU K_VS2_SFCHG_FE  _3_DSN_CBS_SHIFT    ne UeMIC_AUXADC_ADC_RGTBU K_VS2_SFCHG_RRAT                       \
ADC_TRIM_CBU K VS2_CFG0IC_AUXADC_AVG_RGTBU K_VS2_SFCHG_RRAT                       nee 7MIC_AUXADC_AVG_RGTBU K_VS2_SFCHG_RRAT  H9_MASK         _NUe   8IC_AUXADC_AVG_RGTBU K_VS2_SFCHG_R                          \
ADC_TRIM_CBU K VS2_CFG0IC_AUXADC_AVG_RGTBU K_VS2_SFCHG_RE                      0xMASe PMIC_AUXADC_CK_RGTBU K_VS2_SFCHG_RE                      6
 LBY5_BAT_PLUGIN_PCRGTBU K_VS2_HW0_OP E                         \
ADC_TRIM_CBU K VS2_OP E _BAT_PLUGIN_PCRGTBU K_VS2_HW0_OP E                      0xMASe PMIC_AUXADC_CK_RGTBU K_VS2_HW0_OP E   PMIC_AUXADC_AVG_NUe P   0IC_AUXADC_AVG_RGTBU K_VS2_HW1_OP E                         \
ADC_TRIM_CBU K VS2_OP E _BAT_PLUGIN_PCRGTBU K_VS2_HW1_OP E                      0xMASe PMIC_AUXADC_CK_RGTBU K_VS2_HW1_OP E  _3_DSN_CBS_SHIFT    ne e PMIC_AUXADC_CK_RGTBU K_VS2_HW2_OP E                         \
ADC_TRIM_CBU K VS2_OP E _BAT_PLUGIN_PCRGTBU K_VS2_HW2_OP E                      0xMASe PMIC_AUXADC_CK_RGTBU K_VS2_HW2_OP E  _3_DSN_CBS_SHIFT    ne Ue2_BAT_PLUGIN_PCRGTBU K_VS2_HW3_OP E                         \
ADC_TRIM_CBU K VS2_OP E _BAT_PLUGIN_PCRGTBU K_VS2_HW3_OP E                      0xMASe PMIC_AUXADC_CK_RGTBU K_VS2_HW3_OP E  _3_DSN_CBS_SHIFT    ne Ue3MIC_AUXADC_TS_RGTBU K_VS2_HW4_OP E                         \
ADC_TRIM_CBU K VS2_OP E _BAT_PLUGIN_PCRGTBU K_VS2_HW4_OP E                      0xMASe PMIC_AUXADC_CK_RGTBU K_VS2_HW4_OP E  _3_DSN_CBS_SHIFT    ne Ue4_BAT_PLUGIN_PCRGTBU K_VS2_HW5_OP E                         \
ADC_TRIM_CBU K VS2_OP E _BAT_PLUGIN_PCRGTBU K_VS2_HW5_OP E                      0xMASe PMIC_AUXADC_CK_RGTBU K_VS2_HW5_OP E   PMIC_AUXADC_AVG_NUe P Ue5_BAT_PLUGIN_PCRGTBU K_VS2_HW6_OP E                         \
ADC_TRIM_CBU K VS2_OP E _BAT_PLUGIN_PCRGTBU K_VS2_HW6_OP E                      0xMASe PMIC_AUXADC_CK_RGTBU K_VS2_HW6_OP E   PMIC_AUXADC_AVG_NUe P AT6_BAT_PLUGIN_PCRGTBU K_VS2_HW7_OP E                         \
ADC_TRIM_CBU K VS2_OP E _BAT_PLUGIN_PCRGTBU K_VS2_HW7_OP E                      0xMASe PMIC_AUXADC_CK_RGTBU K_VS2_HW7_OP E  _3_DSN_CBS_SHIFT    ne UeMIC_AUXADC_ADC_RGTBU K_VS2_HW8_OP E                         \
ADC_TRIM_CBU K VS2_OP E _BAT_PLUGIN_PCRGTBU K_VS2_HW8_OP E                      0xMASe PMIC_AUXADC_CK_RGTBU K_VS2_HW8_OP E   PMIC_AUXADC_AVG_NUe P   8IC_AUXADC_AVG_RGTBU K_VS2_HW9_OP E                         \
ADC_TRIM_CBU K VS2_OP E _BAT_PLUGIN_PCRGTBU K_VS2_HW9_OP E                      0xMASe PMIC_AUXADC_CK_RGTBU K_VS2_HW9_OP E   PMIC_AUXADC_AVG_NUe P Ue9IC_AUXADC_AVG_RGTBU K_VS2_HW10_OP E                         \ADC_TRIM_CBU K VS2_OP E _BAT_PLUGIN_PCRGTBU K_VS2_HW10_OP E                      0xMAe PMIC_AUXADC_CK_RGTBU K_VS2_HW10_OP E   PMIC_AUXADC_AVG_NUe P  nR_BAT_PLUGIN_PCRGTBU K_VS2_HW11_OP E                         \ADC_TRIM_CBU K VS2_OP E _BAT_PLUGIN_PCRGTBU K_VS2_HW11_OP E                      0xMAe PMIC_AUXADC_CK_RGTBU K_VS2_HW11_OP E  _3_DSN_CBS_SHIFT    ne enPMIC_AUXADC_CK_RGTBU K_VS2_HW12_OP E                         \ADC_TRIM_CBU K VS2_OP E _BAT_PLUGIN_PCRGTBU K_VS2_HW12_OP E                      0xMAe PMIC_AUXADC_CK_RGTBU K_VS2_HW12_OP E   PMIC_AUXADC_AVG_NUe   Un2_BAT_PLUGIN_PCRGTBU K_VS2_HW13_OP E                         \ADC_TRIM_CBU K VS2_OP E _BAT_PLUGIN_PCRGTBU K_VS2_HW13_OP E                      0xMAe PMIC_AUXADC_CK_RGTBU K_VS2_HW13_OP E  _3_DSN_CBS_SHIFT    ne Un3MIC_AUXADC_TS_RGTBU K_VS2_HW14_OP E                         \ADC_TRIM_CBU K VS2_OP E _BAT_PLUGIN_PCRGTBU K_VS2_HW14_OP E                      0xMAe PMIC_AUXADC_CK_RGTBU K_VS2_HW14_OP E  _3_DSN_CBS_SHIFT    ne Un4_BAT_PLUGIN_PCRGTBU K_VS2_SW_OP E                           \ADC_TRIM_CBU K VS2_OP E _BAT_PLUGIN_PCRGTBU K_VS2_SW_OP E                         xMAe PMIC_AUXADC_CK_RGTBU K_VS2_SW_OP E   PMIC_AUXADC_AVG_NUM_LB LBY5_BAT_PLUGIN_PCRGTBU K_VS2_OP E   E_S    4
#define PMIC_AUX  \ADC_TRIM_CBU K VS2_OP E   E__BAT_PLUGIN_PCRGTBU K_VS2_OP E   E_S                    0xMASe M PMIC_AUXADC_AVG_RGTBU K_VS2_OP E   E_S PMIC_AUXADC_AVG_NUe P   0IC_AUXADC_AVG_RGTBU K_VS2_OP E  CLR              \
	IC_AUX  \ADC_TRIM_CBU K VS2_OP E  CLRIC_AUXADC_AVG_RGTBU K_VS2_OP E  CLR                     0xMASe M PMIC_AUXADC_AVG_RGTBU K_VS2_OP E  CLR H9_MASK         _NUe P_ 6R_BAT_PLUGIN_PCRGTBU K_VS2_HW0_OP CFG                        \ADC_TRIM_CBU K VS2_OP CFG_BAT_PLUGIN_PCRGTBU K_VS2_HW0_OP CFG                     0xMAe PMIC_AUXADC_CK_RGTBU K_VS2_HW0_OP CFG _3_DSN_CBS_SHIFT    n_ 6R_BAT_PLUGIN_PCRGTBU K_VS2_HW1_OP CFG                        \ADC_TRIM_CBU K VS2_OP CFG_BAT_PLUGIN_PCRGTBU K_VS2_HW1_OP CFG                     0xMAe PMIC_AUXADC_CK_RGTBU K_VS2_HW1_OP CFG H9_MASK         _NUe  e PMIC_AUXADC_CK_RGTBU K_VS2_HW2_OP CFG                        \ADC_TRIM_CBU K VS2_OP CFG_BAT_PLUGIN_PCRGTBU K_VS2_HW2_OP CFG                     0xMAe PMIC_AUXADC_CK_RGTBU K_VS2_HW2_OP CFG H9_MASK         _NUe  Ue2_BAT_PLUGIN_PCRGTBU K_VS2_HW3_OP CFG                        \ADC_TRIM_CBU K VS2_OP CFG_BAT_PLUGIN_PCRGTBU K_VS2_HW3_OP CFG                     0xMAe PMIC_AUXADC_CK_RGTBU K_VS2_HW3_OP CFG H9_MASK         _NUe  Ue3MIC_AUXADC_TS_RGTBU K_VS2_HW4_OP CFG                        \ADC_TRIM_CBU K VS2_OP CFG_BAT_PLUGIN_PCRGTBU K_VS2_HW4_OP CFG                     0xMAe PMIC_AUXADC_CK_RGTBU K_VS2_HW4_OP CFG H9_MASK         _NUe  Ue4_BAT_PLUGIN_PCRGTBU K_VS2_HW5_OP CFG                        \ADC_TRIM_CBU K VS2_OP CFG_BAT_PLUGIN_PCRGTBU K_VS2_HW5_OP CFG                     0xMAe PMIC_AUXADC_CK_RGTBU K_VS2_HW5_OP CFG H9_MASK         _NUe  Ue5_BAT_PLUGIN_PCRGTBU K_VS2_HW6_OP CFG                        \ADC_TRIM_CBU K VS2_OP CFG_BAT_PLUGIN_PCRGTBU K_VS2_HW6_OP CFG                     0xMAe PMIC_AUXADC_CK_RGTBU K_VS2_HW6_OP CFG H9_MASK         _NUe  AT6_BAT_PLUGIN_PCRGTBU K_VS2_HW7_OP CFG                        \ADC_TRIM_CBU K VS2_OP CFG_BAT_PLUGIN_PCRGTBU K_VS2_HW7_OP CFG                     0xMAe PMIC_AUXADC_CK_RGTBU K_VS2_HW7_OP CFG H9_MASK         _NUe  UeMIC_AUXADC_ADC_RGTBU K_VS2_HW8_OP CFG                        \ADC_TRIM_CBU K VS2_OP CFG_BAT_PLUGIN_PCRGTBU K_VS2_HW8_OP CFG                     0xMAe PMIC_AUXADC_CK_RGTBU K_VS2_HW8_OP CFG H9_MASK         _NUe    8IC_AUXADC_AVG_RGTBU K_VS2_HW9_OP CFG                        \ADC_TRIM_CBU K VS2_OP CFG_BAT_PLUGIN_PCRGTBU K_VS2_HW9_OP CFG                     0xMAe PMIC_AUXADC_CK_RGTBU K_VS2_HW9_OP CFG H9_MASK         _NUe  Ue9IC_AUXADC_AVG_RGTBU K_VS2_HW10_OP CFG                        ADC_TRIM_CBU K VS2_OP CFG_BAT_PLUGIN_PCRGTBU K_VS2_HW10_OP CFG                     0xMe PMIC_AUXADC_CK_RGTBU K_VS2_HW10_OP CFG H9_MASK         _NUe  UnR_BAT_PLUGIN_PCRGTBU K_VS2_HW11_OP CFG                        ADC_TRIM_CBU K VS2_OP CFG_BAT_PLUGIN_PCRGTBU K_VS2_HW11_OP CFG                     0xMe PMIC_AUXADC_CK_RGTBU K_VS2_HW11_OP CFG H9_MASK         _NUe  UnPMIC_AUXADC_CK_RGTBU K_VS2_HW12_OP CFG                        ADC_TRIM_CBU K VS2_OP CFG_BAT_PLUGIN_PCRGTBU K_VS2_HW12_OP CFG                     0xMe PMIC_AUXADC_CK_RGTBU K_VS2_HW12_OP CFG H9_MASK         _NUe  Un2_BAT_PLUGIN_PCRGTBU K_VS2_HW13_OP CFG                        ADC_TRIM_CBU K VS2_OP CFG_BAT_PLUGIN_PCRGTBU K_VS2_HW13_OP CFG                     0xMe PMIC_AUXADC_CK_RGTBU K_VS2_HW13_OP CFG H9_MASK         _NUe  Un3MIC_AUXADC_TS_RGTBU K_VS2_HW14_OP CFG                        ADC_TRIM_CBU K VS2_OP CFG_BAT_PLUGIN_PCRGTBU K_VS2_HW14_OP CFG                     0xMe PMIC_AUXADC_CK_RGTBU K_VS2_HW14_OP CFG H9_MASK         _NUe  Un4_BAT_PLUGIN_PCRGTBU K_VS2_OP CFG HE_S    4
#define PMIC_AUX  ADC_TRIM_CBU K VS2_OP CFG HE__BAT_PLUGIN_PCRGTBU K_VS2_OP CFG HE_Sine PMIC_AUXADC_ADC_0 ASe M PMIC_AUXADC_AVG_RGTBU K_VS2_OP CFG HE_S_3_DSN_CBS_SHIFT    n_ 6R_BAT_PLUGIN_PCRGTBU K_VS2_OP CFG CLR              \
	IC_AUX  ADC_TRIM_CBU K VS2_OP CFG CLR_BAT_PLUGIN_PCRGTBU K_VS2_OP CFG CLR ine PMIC_AUXADC_ADC_0 ASe M PMIC_AUXADC_AVG_RGTBU K_VS2_OP CFG CLR H9_MASK         _NUe P_ R_BAT_PLUGIN_PCRGTBU K_VS2_HW0_OP DR                          ADC_TRIM_CBU K VS2_OP DR  _BAT_PLUGIN_PCRGTBU K_VS2_HW0_OP DR                       0xMe PMIC_AUXADC_CK_RGTBU K_VS2_HW0_OP DR   H9_MASK         _NUeP_ R_BAT_PLUGIN_PCRGTBU K_VS2_HW1_OP DR                          ADC_TRIM_CBU K VS2_OP DR  _BAT_PLUGIN_PCRGTBU K_VS2_HW1_OP DR                       0xMe PMIC_AUXADC_CK_RGTBU K_VS2_HW1_OP DR   H9_MASK         _NUe e PMIC_AUXADC_CK_RGTBU K_VS2_HW2_OP DR                          ADC_TRIM_CBU K VS2_OP DR  _BAT_PLUGIN_PCRGTBU K_VS2_HW2_OP DR                       0xMe PMIC_AUXADC_CK_RGTBU K_VS2_HW2_OP DR   H9_MASK         _NUe Ue2_BAT_PLUGIN_PCRGTBU K_VS2_HW3_OP DR                          ADC_TRIM_CBU K VS2_OP DR  _BAT_PLUGIN_PCRGTBU K_VS2_HW3_OP DR                       0xMe PMIC_AUXADC_CK_RGTBU K_VS2_HW3_OP DR   H9_MASK         _NUe Ue3MIC_AUXADC_TS_RGTBU K_VS2_HW4_OP DR                          ADC_TRIM_CBU K VS2_OP DR  _BAT_PLUGIN_PCRGTBU K_VS2_HW4_OP DR                       0xMe PMIC_AUXADC_CK_RGTBU K_VS2_HW4_OP DR   H9_MASK         _NUe Ue4_BAT_PLUGIN_PCRGTBU K_VS2_HW5_OP DR                          ADC_TRIM_CBU K VS2_OP DR  _BAT_PLUGIN_PCRGTBU K_VS2_HW5_OP DR                       0xMe PMIC_AUXADC_CK_RGTBU K_VS2_HW5_OP DR   H9_MASK         _NUe Ue5_BAT_PLUGIN_PCRGTBU K_VS2_HW6_OP DR                          ADC_TRIM_CBU K VS2_OP DR  _BAT_PLUGIN_PCRGTBU K_VS2_HW6_OP DR                       0xMe PMIC_AUXADC_CK_RGTBU K_VS2_HW6_OP DR   H9_MASK         _NUe AT6_BAT_PLUGIN_PCRGTBU K_VS2_HW7_OP DR                          ADC_TRIM_CBU K VS2_OP DR  _BAT_PLUGIN_PCRGTBU K_VS2_HW7_OP DR                       0xMe PMIC_AUXADC_CK_RGTBU K_VS2_HW7_OP DR   H9_MASK         _NUe UeMIC_AUXADC_ADC_RGTBU K_VS2_HW8_OP DR                          ADC_TRIM_CBU K VS2_OP DR  _BAT_PLUGIN_PCRGTBU K_VS2_HW8_OP DR                       0xMe PMIC_AUXADC_CK_RGTBU K_VS2_HW8_OP DR   H9_MASK         _NUe   8IC_AUXADC_AVG_RGTBU K_VS2_HW9_OP DR                          ADC_TRIM_CBU K VS2_OP DR  _BAT_PLUGIN_PCRGTBU K_VS2_HW9_OP DR                       0xMe PMIC_AUXADC_CK_RGTBU K_VS2_HW9_OP DR   H9_MASK         _NUe Ue9IC_AUXADC_AVG_RGTBU K_VS2_HW10_OP DR                         ADC_TRIM_CBU K VS2_OP DR  _BAT_PLUGIN_PCRGTBU K_VS2_HW10_OP DR                       0xe PMIC_AUXADC_CK_RGTBU K_VS2_HW10_OP DR   H9_MASK         _NUe UnR_BAT_PLUGIN_PCRGTBU K_VS2_HW11_OP DR                         ADC_TRIM_CBU K VS2_OP DR  _BAT_PLUGIN_PCRGTBU K_VS2_HW11_OP DR                       0xe PMIC_AUXADC_CK_RGTBU K_VS2_HW11_OP DR   H9_MASK         _NUe UnPMIC_AUXADC_CK_RGTBU K_VS2_HW12_OP DR                         ADC_TRIM_CBU K VS2_OP DR  _BAT_PLUGIN_PCRGTBU K_VS2_HW12_OP DR                       0xe PMIC_AUXADC_CK_RGTBU K_VS2_HW12_OP DR   H9_MASK         _NUe Un2_BAT_PLUGIN_PCRGTBU K_VS2_HW13_OP DR                         ADC_TRIM_CBU K VS2_OP DR  _BAT_PLUGIN_PCRGTBU K_VS2_HW13_OP DR                       0xe PMIC_AUXADC_CK_RGTBU K_VS2_HW13_OP DR   H9_MASK         _NUe Un3MIC_AUXADC_TS_RGTBU K_VS2_HW14_OP DR                         ADC_TRIM_CBU K VS2_OP DR  _BAT_PLUGIN_PCRGTBU K_VS2_HW14_OP DR                       0xe PMIC_AUXADC_CK_RGTBU K_VS2_HW14_OP DR   H9_MASK         _NUe Un4_BAT_PLUGIN_PCRGTBU K_VS2_OP DR   HE_S    4
#define PMIC_A   ADC_TRIM_CBU K VS2_OP DR   HE__BAT_PLUGIN_PCRGTBU K_VS2_OP DR   HE_S                     ASe M PMIC_AUXADC_AVG_RGTBU K_VS2_OP DR   HE_SH9_MASK         _NUeP_ R_BAT_PLUGIN_PCRGTBU K_VS2_OP DR   CLR              \
	IC_A   ADC_TRIM_CBU K VS2_OP DR   CLR_BAT_PLUGIN_PCRGTBU K_VS2_OP DR   CLR                      ASe M PMIC_AUXADC_AVG_RGTBU K_VS2_OP DR   CLR H9_MASK         _NUe P_0IC_AUXADC_AVG_DA_VS2_VO MP_ADDR               \
	\
	
	I _A   ADC_TRIM_CBU K VS2_DBG0IC_AUXADC_AVG_DA_VS2_VO MP_               0x1
#defineine   ASe 7MIC_AUXADC_AVG_DA_VS2_VO MP_                3
#defi  0xe Ue P_0IC_AUXADC_AVG_DA_VS2_VO MP_GRAY                        \
	   ADC_TRIM_CBU K VS2_DBG0IC_AUXADC_AVG_DA_VS2_VO MP_GRAY                0x1
#defineinee 7MIC_AUXADC_AVG_DA_VS2_VO MP_GRAY SHIFT                   6
 6
8IC_AUXADC_AVG_DA_VS2_                          \
	MT6  \
	   ADC_TRIM_CBU K VS2_DBGY_BAT_PLUGIN_PCDA_VS2_                  0x1
#define
#defineinee Y_BAT_PLUGIN_PCDA_VS2_   SHIFT                   6






P_ P_0IC_AUXADC_AVG_DA_VS2_STB                        \
	MT6335
   ADC_TRIM_CBU K VS2_DBGY_BAT_PLUGIN_PCDA_VS2_STB                0x1
#define
#defi inee Y_BAT_PLUGIN_PCDA_VS2_STB SHIFT                   6






P 
PY_BAT_PLUGIN_PCDA_VS2_LOOP  MP_ADDR               \
	\
	
	I   ADC_TRIM_CBU K VS2_DBGY_BAT_PLUGIN_PCDA_VS2_LOOP  MP_fine PMIC_AUXADLT_SEL_MASK einee Y_BAT_PLUGIN_PCDA_VS2_LOOP  MP_SHIFT                   6


 

2IC_AUXADC_AVG_DA_VS2_R2R PD                         \
	MT6   ADC_TRIM_CBU K VS2_DBGY_BAT_PLUGIN_PCDA_VS2_R2R PD                 0x1
#define
#dinee Y_BAT_PLUGIN_PCDA_VS2_R2R PD  SHIFT                   6



 

3_BAT_PLUGIN_PCDA_VS2_DVS_                          \
	MT63   ADC_TRIM_CBU K VS2_DBGY_BAT_PLUGIN_PCDA_VS2_DVS_                  0x1
#define
#deinee Y_BAT_PLUGIN_PCDA_VS2_DVS_   SHIFT                   6




 

4_BAT_PLUGIN_PCDA_VS2_DVS_DOW                         \
	MT   ADC_TRIM_CBU K VS2_DBGY_BAT_PLUGIN_PCDA_VS2_DVS_DOW  fine PMIC_AUXADLT_SEL_MASK einee Y_BAT_PLUGIN_PCDA_VS2_DVS_DOW  SHIFT                   6


 

5_BAT_PLUGIN_PCDA_VS2_SSH                        \
	MT6335
   ADC_TRIM_CBU K VS2_DBGY_BAT_PLUGIN_PCDA_VS2_SSH                0x1
#define
#defi inee Y_BAT_PLUGIN_PCDA_VS2_SSH SHIFT                   6






P 
P6_BAT_PLUGIN_PCDA_VS2_iINFREQ_DISCHARG                        ADC_TRIM_CBU K VS2_DBGY_BAT_PLUGIN_PCDA_VS2_iINFREQ_DISCHARG                     inee Y_BAT_PLUGIN_PCDA_VS2_iINFREQ_DISCHARG   PMIC_AUXADC_AVG_NU   8IC_AUXADC_AVG_RGTBU K_VS2_CK_ WDDR                           ADC_TRIM_CBU K VS2_DBGY_BAT_PLUGIN_PCRGTBU K_VS2_CK_ WDDR                       0xMAe PMIC_AUXADC_CK_RGTBU K_VS2_CK_ WDDR    PMIC_AUXADC_AVG_NUe   Un2_BAT_PLUGIN_PCRGTBU K_VS2_CK_ WDE                            ADC_TRIM_CBU K VS2_DBGY_BAT_PLUGIN_PCRGTBU K_VS2_CK_ WDE                         xMAe PMIC_AUXADC_CK_RGTBU K_VS2_CK_ WDE   PMIC_AUXADC_AVG_NUM_LB  Un3MIC_AUXADC_TS_RGTBU K_VS2_VOTER E                            ADC_TRIM_CBU K VS2_VOTERMIC_AUXADC_TS_RGTBU K_VS2_VOTER E                         _MAe M PMIC_AUXADC_TS_RGTBU K_VS2_VOTER E  H9_MASK         _NUe P_ 6
 PMIC_AUXADC_TRRGTBU K_VS2_VOTER E  HE_S    4
#define PMIC_AUXADC_TRIM_CBU K VS2_VOTER HE__BAT_PLUGIN_PCRGTBU K_VS2_VOTER E  HE_S                   inee M PMIC_AUXADC_TS_RGTBU K_VS2_VOTER E  HE_SH9_MASK         _NUe P PMIC_AUXADC_TRRGTBU K_VS2_VOTER E  CLR              \
	IC_AUXADC_TRIM_CBU K VS2_VOTER CLR_BAT_PLUGIN_PCRGTBU K_VS2_VOTER E  CLR                    inee M PMIC_AUXADC_TS_RGTBU K_VS2_VOTER E  CLR H9_MASK         _NUe P PMIC_AUXADC_TRRGTBU K_VS2_VOTER VO MP_ADDR               \
	\ADC_TRIM_CBU K VS2_VOTER CFG_BAT_PLUGIN_PCRGTBU K_VS2_VOTER VO MP_                     nee 7MIC_AUXADC_AVG_RGTBU K_VS2_VOTER VO MP_H9_MASK         _NUe P_0IC_AUXADC_AVG_BU K_VS2_ LR_L                          \
	M
	\ADC_TRIM_CBU K VS2_ LR_NUMIC_AUXADC_AVG_BU K VS2_ LR_L                  0x1
#define
 efe PMIC_AUXADC_AVG_BU K VS2_ELR_L                   3
#defi  0xe P PMIC_AUXADC_TRRGTBU K_VS2_VO MP_ADDR               \
	\
	
	I ADC_TRIM_CBU K VS2_ LR PMIC_AUXADC_TRRGTBU K_VS2_VO MP_               0x1
#defineinee 7MIC_AUXADC_AVG_RGTBU K_VS2_VO MP_                3
#defi  0xe 0IC_AUXADC_AVG_BU K_VPA_ NAYUXADC_DIG_3_DIG_MINOR_REV_ADDR 
	
ADC_TRIM_CBU K VPA_DSNYUXIC_AUXADC_ADC_BU K VPA_ NAYUXAfine PMIC_AUXADLT_SEL_MASK edefe PMIC_AUXADC_AVG_BU K VPA_ NAYUXASHIFT                   6





0IC_AUXADC_AVG_BU K VPA_DT  UXADC_DIG_3_DIG_MINOR_REV_ADDR 
	
ADC_TRIM_CBU K VPA_DSNYUXIC_AUXADC_ADC_BU K VPA_DT  UXAfine PMIC_AUXADLT_SEL_MASK edefe PMIC_AUXADC_AVG_BU K VPA_DT  UXA                 6
#define   _S8IC_AUXADC_AVG_BU K VPA_ NAYMINOR_REV                  \
	 
	
ADC_TRIM_CBU K VPA_DSNYREVPMIC_AUXADC_ADCBU K VPA_ NAYMINOR_REV ine PMIC_AUXADC_ADC_0_MAe MMIC_AUXADC_ADCBU K VPA_ NAYMINOR_REV                  6
#defiPMIC_AUXADC_ADCBU K VPA_ NAYMAJOR_REV                  \
	 
	
ADC_TRIM_CBU K VPA_DSNYREVPMIC_AUXADC_ADCBU K VPA_ NAYMAJOR_REV ine PMIC_AUXADC_ADC_0_MAe MMIC_AUXADC_ADCBU K VPA_ NAYMAJOR_REV _3_DSN_CBS_SHIFT      VG4_BAT_PLUGIN_PCBU K VPA_DT  MINOR_REV                  \
	 
	
ADC_TRIM_CBU K VPA_DSNYREVPMIC_AUXADC_ADCBU K VPA_DT  MINOR_REV ine PMIC_AUXADC_ADC_0_MAe MMIC_AUXADC_ADCBU K VPA_DT  MINOR_REV _3_DSN_CBS_SHIFT      _S8IC_AUXADC_AVG_BU K VPA_DT  MAJOR_REV                  \
	 
	
ADC_TRIM_CBU K VPA_DSNYREVPMIC_AUXADC_ADCBU K VPA_DT  MAJOR_REV ine PMIC_AUXADC_ADC_0_MAe MMIC_AUXADC_ADCBU K VPA_DT  MAJOR_REV _3_DSN_CBS_SHIFT        n PMIC_AUXADC_BIBU K VPA_DSNYCB                     \
	MT63 
	
ADC_TRIM_CBU K VPA_DSNYDBIPMIC_AUXADC_BIBU K VPA_DSNYCB                 0x1
#define
#dee I PMIC_AUXADC_TBU K VPA_DSNYCB                   6
#define   _PMIC_AUXADC_ADCBU K VPA_DSNYBIM     4
#define PMIC_AUXT633 
	
ADC_TRIM_CBU K VPA_DSNYDBIPMIC_AUXADC_BIBU K VPA_DSNYBIM                0x1
#define
#dee I PMIC_AUXADC_TBU K VPA_DSNYBIM EXTD_SHIFT                   6 PMIC_AUXADC_BIBU K VPA_DSNYES                   \
	MT6359 
	
ADC_TRIM_CBU K VPA_DSNYDBIPMIC_AUXADC_BIBU K VPA_DSNYES                 0x1
#define
 efe PMIC_AUXADC_AVG_BU K VPA_DSNYES   PMIC_AUXADC_AVG_NUM_LBAT_S _S8IC_AUXADC_AVG_BU K VPA_DSNYFP   SHUB                  \
	 
	
ADC_TRIM_CBU K VPA_DSNYDXIPMIC_AUXADC_BIBU K VPA_DSNYFP   SHUB                   0x7_MAe PMIC_AUXADC_CK_BU K VPA_DSNYFP   SHUB                  6
#defiPMIC_AUXADC_ADCBU K VPA_DSNYFP  TRACKING                   
	
ADC_TRIM_CBU K VPA_DSNYDXIPMIC_AUXADC_BIBU K VPA_DSNYFP  TRACKING                   _MAe PMIC_AUXADC_CK_BU K VPA_DSNYFP  TRACKING _3_DSN_CBS_SHIFT     PMIC_AUXADC_CK_BU K VPA_DSNYFP  PREOC                      
	
ADC_TRIM_CBU K VPA_DSNYDXIPMIC_AUXADC_BIBU K VPA_DSNYFP  PREOC                   0x7_MAe PMIC_AUXADC_CK_BU K VPA_DSNYFP  PREOC                     6  6 PMIC_AUXADC_BIBU K VPA_DSNYFP  VOTER              \
	IC_AU
	
ADC_TRIM_CBU K VPA_DSNYDXIPMIC_AUXADC_BIBU K VPA_DSNYFP  VOTER                   0x7_MAe PMIC_AUXADC_CK_BU K VPA_DSNYFP  VOTER                     6  6I PMIC_AUXADC_TBU K VPA_DSNYFP  ULTRASONIC                 
	
ADC_TRIM_CBU K VPA_DSNYDXIPMIC_AUXADC_BIBU K VPA_DSNYFP  ULTRASONIC                 _MAe PMIC_AUXADC_CK_BU K VPA_DSNYFP  ULTRASONIC  PMIC_AUXADC_AVG VG4_BAT_PLUGIN_PCBU K VPA_DSNYFP  DLC                        
	
ADC_TRIM_CBU K VPA_DSNYDXIPMIC_AUXADC_BIBU K VPA_DSNYFP  DLC                        _MAe PMIC_AUXADC_CK_BU K VPA_DSNYFP  DLC  PMIC_AUXADC_AVG_NUM_LB LB5MIC_AUXADC_TS_BU K VPA_DSNYFP  TRA                   \
	MT635ADC_TRIM_CBU K VPA_DSNYDXIPMIC_AUXADC_BIBU K VPA_DSNYFP  TRA                 0x1
#define PMIC_AUXADC_CK_BU K VPA_DSNYFP  TRA   PMIC_AUXADC_AVG_NUe P AT6_BAT_PLUGIN_PCRGTBU K_VPA_                          \
	MT6  \ADC_TRIM_CBU K VPA_CON0IC_AUXADC_AVG_RGTBU K_VPA_                  0x1
#define
#defie PMIC_AUXADC_CK_RGTBU K_VPA_   SHIFT                   6






0IC_AUXADC_AVG_RGTBU K_VPA_L                   \
	MT6359 \
  \ADC_TRIM_CBU K VPA_CON0IC_AUXADC_AVG_RGTBU K_VPA_L                 0x1
#define
#defie PMIC_AUXADC_CK_RGTBU K_VPA_L  SHIFT                   6



 e PMIC_AUXADC_CK_RGTBU K_VPA_CON0_SE_S    4
#define PMIC_AUX
  \ADC_TRIM_CBU K VPA_CON0_SE_MIC_AUXADC_CK_RGTBU K_VPA_CON0_SE_S                       _MAe M PMIC_AUXADC_AVG_RGTBU K_VPA_CON0_SE_SH9_MASK         _NUe P_ 6
 PMIC_AUXADC_TRRGTBU K_VPA_CON0_CLR              \
	IC_AUX
  \ADC_TRIM_CBU K VPA_CON0_CLRPMIC_AUXADC_TRRGTBU K_VPA_CON0_CLR                        _MAe M PMIC_AUXADC_AVG_RGTBU K_VPA_CON0_CLR H9_MASK         _NUe P_ 6
 PMIC_AUXADC_TRRGTBU K_VPA_VO MP_ADDR               \
	\
	
	I ADC_TRIM_CBU K VPA_CONPMIC_AUXADC_CK_RGTBU K_VPA_VO MP_               0x1
#defineinee 3MIC_AUXADC_AVG_RGTBU K_VPA_VO MP_                3
#defi  0xe 0IC_AUXADC_AVG_RGTBU K_VPA_SFCHG_FRAT                        \ADC_TRIM_CBU K VPA_CFG0IC_AUXADC_AVG_RGTBU K_VPA_SFCHG_FRAT                       nee 7MIC_AUXADC_AVG_RGTBU K_VPA_SFCHG_FRAT  H9_MASK         _NUeP_ R_BAT_PLUGIN_PCRGTBU K_VPA_SFCHG_FE                         \
ADC_TRIM_CBU K VPA_CFG0IC_AUXADC_AVG_RGTBU K_VPA_SFCHG_FE                      0xMASe PMIC_AUXADC_CK_RGTBU K_VPA_SFCHG_FE  _3_DSN_CBS_SHIFT    ne UeMIC_AUXADC_ADC_RGTBU K_VPA_SFCHG_RRAT                       \
ADC_TRIM_CBU K VPA_CFG0IC_AUXADC_AVG_RGTBU K_VPA_SFCHG_RRAT                       nee 7MIC_AUXADC_AVG_RGTBU K_VPA_SFCHG_RRAT  H9_MASK         _NUe   8IC_AUXADC_AVG_RGTBU K_VPA_SFCHG_RE                         \
ADC_TRIM_CBU K VPA_CFG0IC_AUXADC_AVG_RGTBU K_VPA_SFCHG_RE                      0xMASe PMIC_AUXADC_CK_RGTBU K_VPA_SFCHG_RE                      6
 LBY5_BAT_PLUGIN_PCRGTBU K_VPA_DVS_DOW  CTRLD                     ADC_TRIM_CBU K VPA_CFGPMIC_AUXADC_CK_RGTBU K_VPA_DVS_DOW  CTRLD                  _MAe PMIC_AUXADC_CK_RGTBU K_VPA_DVS_DOW  CTRLD                    60IC_AUXADC_AVG_DA_VPA_VO MP_ADDR               \
	\
	
	I      ADC_TRIM_CBU K VPA_DBG0IC_AUXADC_AVG_DA_VPA_VO MP_               0x1
#defineine  _MAe 3MIC_AUXADC_AVG_DA_VPA_VO MP_                3
#defi  0xe Ue P_0IC_AUXADC_AVG_DA_VPA_VO MP_GRAY                        \
	   ADC_TRIM_CBU K VPA_DBG0IC_AUXADC_AVG_DA_VPA_VO MP_GRAY                0x1
#defineinee 3MIC_AUXADC_AVG_DA_VPA_VO MP_GRAY SHIFT                   6
 6
8IC_AUXADC_AVG_DA_VPA_                          \
	MT6  \
	   ADC_TRIM_CBU K VPA_DBGY_BAT_PLUGIN_PCDA_VPA_                  0x1
#define
#defineinee Y_BAT_PLUGIN_PCDA_VPA_   SHIFT                   6






P_ P_0IC_AUXADC_AVG_DA_VPA_STB                        \
	MT6335
   ADC_TRIM_CBU K VPA_DBGY_BAT_PLUGIN_PCDA_VPA_STB                0x1
#define
#defi inee Y_BAT_PLUGIN_PCDA_VPA_STB SHIFT                   6






P 
PY_BAT_PLUGIN_PCDA_VPA_DVS_TRANS_S    4
#define PMIC_AUX
  \   ADC_TRIM_CBU K VPA_DBGY_BAT_PLUGIN_PCDA_VPA_DVS_TRANS_S               0x1
#defineinee Y_BAT_PLUGIN_PCDA_VPA_DVS_TRANS_SSHIFT                   6



5_BAT_PLUGIN_PCDA_VPA_DVS_BW                        \
	MT63   ADC_TRIM_CBU K VPA_DBGY_BAT_PLUGIN_PCDA_VPA_DVS_BW                0x1
#define
#deinee Y_BAT_PLUGIN_PCDA_VPA_DVS_BW SHIFT                   6






P6_BAT_PLUGIN_PCDA_VPA_DVS_DOW  DC_DIG_3_DIG_MINOR_REV_ADDR 
	
ADC_TRIM_CBU K VPA_DBGY_BAT_PLUGIN_PCDA_VPA_DVS_DOW  fine PMIC_AUXADLT_SEL_MASK einee Y_BAT_PLUGIN_PCDA_VPA_DVS_DOW  SHIFT                   6





7_BAT_PLUGIN_PCDA_VPA_iINFREQ_DISCHARG                        ADC_TRIM_CBU K VPA_DBGY_BAT_PLUGIN_PCDA_VPA_iINFREQ_DISCHARG                     inee Y_BAT_PLUGIN_PCDA_VPA_iINFREQ_DISCHARG   PMIC_AUXADC_AVG_NU   8IC_AUXADC_AVG_RGTBU K_VPA_CK_ WDDR                           ADC_TRIM_CBU K VPA_DBGY_BAT_PLUGIN_PCRGTBU K_VPA_CK_ WDDR                       0xMAe PMIC_AUXADC_CK_RGTBU K_VPA_CK_ WDDR    PMIC_AUXADC_AVG_NUe   Un2_BAT_PLUGIN_PCRGTBU K_VPA_CK_ WDE                            ADC_TRIM_CBU K VPA_DBGY_BAT_PLUGIN_PCRGTBU K_VPA_CK_ WDE                         xMAe PMIC_AUXADC_CK_RGTBU K_VPA_CK_ WDE   PMIC_AUXADC_AVG_NUM_LB  Un3MIC_AUXADC_TS_RGTBU K_VPA_VO MP_DLC011                       ADC_TRIM_CBU K VPA_DLC_CON0IC_AUXADC_AVG_RGTBU K_VPA_VO MP_DLC011                    inee 3MIC_AUXADC_AVG_RGTBU K_VPA_VO MP_DLC011 H9_MASK         _NUe P PMIC_AUXADC_TRRGTBU K_VPA_VO MP_DLC111                       ADC_TRIM_CBU K VPA_DLC_CON0IC_AUXADC_AVG_RGTBU K_VPA_VO MP_DLC111                    inee 3MIC_AUXADC_AVG_RGTBU K_VPA_VO MP_DLC111 H9_MASK         _NUe P8IC_AUXADC_AVG_RGTBU K_VPA_VO MP_DLC001                       ADC_TRIM_CBU K VPA_DLC_CONPMIC_AUXADC_CK_RGTBU K_VPA_VO MP_DLC001                    inee 3MIC_AUXADC_AVG_RGTBU K_VPA_VO MP_DLC001 H9_MASK         _NUe P8IC_AUXADC_AVG_RGTBU K_VPA_DLC   P E                         \ADC_TRIM_CBU K VPA_DLC_CON2_BAT_PLUGIN_PCRGTBU K_VPA_DLC   P E                      0xMAe PMIC_AUXADC_CK_RGTBU K_VPA_DLC   P E  H9_MASK         _NUe P_ R_BAT_PLUGIN_PCRGTBU K_VPA_DLC DC_DIG_3_DIG_MINOR_REV_ADDR 
	
ADC_TRIM_CBU K VPA_DLC_CON2_BAT_PLUGIN_PCRGTBU K_VPA_DLC   ne PMIC_AUXADLT_SEL_MASK einee MIC_AUXADC_ADC_RGTBU K_VPA_DLC  PMIC_AUXADC_AVG_NUM_LB LBNUe P8IC_AUXADC_AVG_DA_VPA_DLC DC_DIG_3_DIG_MINOR_REV_ADDR 
	
R 
	
ADC_TRIM_CBU K VPA_DLC_CON2_BAT_PLUGIN_PCDA_VPA_DLC                0x1
#define
#defi inee 7_BAT_PLUGIN_PCDA_VPA_DLC  PMIC_AUXADC_AVG_NUM_LB LBNUe PPPPPPn2_BAT_PLUGIN_PCRGTBU K_VPA_MSFG_                          \
	MADC_TRIM_CBU K VPA_MSFG_CON0IC_AUXADC_AVG_RGTBU K_VPA_MSFG_                  0x1
#define
e PMIC_AUXADC_CK_RGTBU K_VPA_MSFG_    PMIC_AUXADC_AVG_NUM_LB LBN0IC_AUXADC_AVG_RGTBU K_VPA_MSFG_RDELTA2GO                     ADC_TRIM_CBU K VPA_MSFG_CONPMIC_AUXADC_CK_RGTBU K_VPA_MSFG_RDELTA2GO                0x1
#e 3MIC_AUXADC_AVG_RGTBU K_VPA_MSFG_RDELTA2GO  PMIC_AUXADC_AVG_NUM0IC_AUXADC_AVG_RGTBU K_VPA_MSFG_FDELTA2GO                     ADC_TRIM_CBU K VPA_MSFG_CONPMIC_AUXADC_CK_RGTBU K_VPA_MSFG_FDELTA2GO                0x1
#e 3MIC_AUXADC_AVG_RGTBU K_VPA_MSFG_FDELTA2GO  PMIC_AUXADC_AVG_NUM8IC_AUXADC_AVG_RGTBU K_VPA_MSFG_RRAT 0                      \
ADC_TRIM_CBU K VPA_MSFG_RRAT 0IC_AUXADC_AVG_RGTBU K_VPA_MSFG_RRAT 0                      nee 3MIC_AUXADC_AVG_RGTBU K_VPA_MSFG_RRAT 0 H9_MASK         _NUeP_ R_BAT_PLUGIN_PCRGTBU K_VPA_MSFG_RRAT 1                       
ADC_TRIM_CBU K VPA_MSFG_RRAT 0IC_AUXADC_AVG_RGTBU K_VPA_MSFG_RRAT 1                    ineee 3MIC_AUXADC_AVG_RGTBU K_VPA_MSFG_RRAT 1 H9_MASK         _NUe PM8IC_AUXADC_AVG_RGTBU K_VPA_MSFG_RRAT 2                       
ADC_TRIM_CBU K VPA_MSFG_RRAT PMIC_AUXADC_CK_RGTBU K_VPA_MSFG_RRAT 2                    ineee 3MIC_AUXADC_AVG_RGTBU K_VPA_MSFG_RRAT 2 H9_MASK         _NUeP_ R_BAT_PLUGIN_PCRGTBU K_VPA_MSFG_RRAT 3                       
ADC_TRIM_CBU K VPA_MSFG_RRAT PMIC_AUXADC_CK_RGTBU K_VPA_MSFG_RRAT 3                    ineee 3MIC_AUXADC_AVG_RGTBU K_VPA_MSFG_RRAT 3 H9_MASK         _NUe PM8IC_AUXADC_AVG_RGTBU K_VPA_MSFG_RRAT 4                       
ADC_TRIM_CBU K VPA_MSFG_RRAT 2_BAT_PLUGIN_PCRGTBU K_VPA_MSFG_RRAT 4                    ineee 3MIC_AUXADC_AVG_RGTBU K_VPA_MSFG_RRAT 4 H9_MASK         _NUeP_ R_BAT_PLUGIN_PCRGTBU K_VPA_MSFG_RRAT 5                       
ADC_TRIM_CBU K VPA_MSFG_RRAT 2_BAT_PLUGIN_PCRGTBU K_VPA_MSFG_RRAT 5                    ineee 3MIC_AUXADC_AVG_RGTBU K_VPA_MSFG_RRAT 5 H9_MASK         _NUe PM8IC_AUXADC_AVG_RGTBU K_VPA_MSFG_RTHD0                      \

ADC_TRIM_CBU K VPA_MSFG_RTHD0IC_AUXADC_AVG_RGTBU K_VPA_MSFG_RTHD0                     0xMAe 3MIC_AUXADC_AVG_RGTBU K_VPA_MSFG_RTHD0 H9_MASK         _NUe P_ R_BAT_PLUGIN_PCRGTBU K_VPA_MSFG_RTHD1                       

ADC_TRIM_CBU K VPA_MSFG_RTHD0IC_AUXADC_AVG_RGTBU K_VPA_MSFG_RTHD1                    ineeAe 3MIC_AUXADC_AVG_RGTBU K_VPA_MSFG_RTHD1 H9_MASK         _NUe PMM8IC_AUXADC_AVG_RGTBU K_VPA_MSFG_RTHD2                       

ADC_TRIM_CBU K VPA_MSFG_RTHDPMIC_AUXADC_CK_RGTBU K_VPA_MSFG_RTHD2                    ineeAe 3MIC_AUXADC_AVG_RGTBU K_VPA_MSFG_RTHD2 H9_MASK         _NUeP_  R_BAT_PLUGIN_PCRGTBU K_VPA_MSFG_RTHD3                       

ADC_TRIM_CBU K VPA_MSFG_RTHDPMIC_AUXADC_CK_RGTBU K_VPA_MSFG_RTHD3                    ineeAe 3MIC_AUXADC_AVG_RGTBU K_VPA_MSFG_RTHD3 H9_MASK         _NUe PMM8IC_AUXADC_AVG_RGTBU K_VPA_MSFG_RTHD4                       

ADC_TRIM_CBU K VPA_MSFG_RTHD2_BAT_PLUGIN_PCRGTBU K_VPA_MSFG_RTHD4                    ineeAe 3MIC_AUXADC_AVG_RGTBU K_VPA_MSFG_RTHD4 H9_MASK         _NUeP_ M0IC_AUXADC_AVG_RGTBU K_VPA_MSFG_FRAT 0                      \
ADC_TRIM_CBU K VPA_MSFG_FRAT 0IC_AUXADC_AVG_RGTBU K_VPA_MSFG_FRAT 0                      nee 3MIC_AUXADC_AVG_RGTBU K_VPA_MSFG_FRAT 0 H9_MASK         _NUeP_ R_BAT_PLUGIN_PCRGTBU K_VPA_MSFG_FRAT 1                       
ADC_TRIM_CBU K VPA_MSFG_FRAT 0IC_AUXADC_AVG_RGTBU K_VPA_MSFG_FRAT 1                    ineee 3MIC_AUXADC_AVG_RGTBU K_VPA_MSFG_FRAT 1 H9_MASK         _NUe PM8IC_AUXADC_AVG_RGTBU K_VPA_MSFG_FRAT 2                       
ADC_TRIM_CBU K VPA_MSFG_FRAT PMIC_AUXADC_CK_RGTBU K_VPA_MSFG_FRAT 2                    ineee 3MIC_AUXADC_AVG_RGTBU K_VPA_MSFG_FRAT 2 H9_MASK         _NUeP_ R_BAT_PLUGIN_PCRGTBU K_VPA_MSFG_FRAT 3                       
ADC_TRIM_CBU K VPA_MSFG_FRAT PMIC_AUXADC_CK_RGTBU K_VPA_MSFG_FRAT 3                    ineee 3MIC_AUXADC_AVG_RGTBU K_VPA_MSFG_FRAT 3 H9_MASK         _NUe PM8IC_AUXADC_AVG_RGTBU K_VPA_MSFG_FRAT 4                       
ADC_TRIM_CBU K VPA_MSFG_FRAT 2_BAT_PLUGIN_PCRGTBU K_VPA_MSFG_FRAT 4                    ineee 3MIC_AUXADC_AVG_RGTBU K_VPA_MSFG_FRAT 4 H9_MASK         _NUeP_ R_BAT_PLUGIN_PCRGTBU K_VPA_MSFG_FRAT 5                       
ADC_TRIM_CBU K VPA_MSFG_FRAT 2_BAT_PLUGIN_PCRGTBU K_VPA_MSFG_FRAT 5                    ineee 3MIC_AUXADC_AVG_RGTBU K_VPA_MSFG_FRAT 5 H9_MASK         _NUe PM8IC_AUXADC_AVG_RGTBU K_VPA_MSFG_FTHD0                      \

ADC_TRIM_CBU K VPA_MSFG_FTHD0IC_AUXADC_AVG_RGTBU K_VPA_MSFG_FTHD0                     0xMAe 3MIC_AUXADC_AVG_RGTBU K_VPA_MSFG_FTHD0 H9_MASK         _NUe P_ R_BAT_PLUGIN_PCRGTBU K_VPA_MSFG_FTHD1                       

ADC_TRIM_CBU K VPA_MSFG_FTHD0IC_AUXADC_AVG_RGTBU K_VPA_MSFG_FTHD1                    ineeAe 3MIC_AUXADC_AVG_RGTBU K_VPA_MSFG_FTHD1 H9_MASK         _NUe PMM8IC_AUXADC_AVG_RGTBU K_VPA_MSFG_FTHD2                       

ADC_TRIM_CBU K VPA_MSFG_FTHDPMIC_AUXADC_CK_RGTBU K_VPA_MSFG_FTHD2                    ineeAe 3MIC_AUXADC_AVG_RGTBU K_VPA_MSFG_FTHD2 H9_MASK         _NUeP_  R_BAT_PLUGIN_PCRGTBU K_VPA_MSFG_FTHD3                       

ADC_TRIM_CBU K VPA_MSFG_FTHDPMIC_AUXADC_CK_RGTBU K_VPA_MSFG_FTHD3                    ineeAe 3MIC_AUXADC_AVG_RGTBU K_VPA_MSFG_FTHD3 H9_MASK         _NUe PMM8IC_AUXADC_AVG_RGTBU K_VPA_MSFG_FTHD4                       

ADC_TRIM_CBU K VPA_MSFG_FTHD2_BAT_PLUGIN_PCRGTBU K_VPA_MSFG_FTHD4                    ineeAe 3MIC_AUXADC_AVG_RGTBU K_VPA_MSFG_FTHD4 H9_MASK         _NUeP_ M0IC_AUXADC_AVG_BU K_ANA0_ NAYUXADC_DIG_3_DIG_MINOR_REV_ADDR 
	ADC_TRIM_CBU K ANA0_DSNYUXIC_AUXADC_ADC_BU K ANA0_ NAYUXA               0x1
#define
 efe PMIC_AUXADC_AVG_BU K ANA0_ NAYUXA                 6
#define   _PMIC_AUXADC_ADCBU K ANA0_DT  UXADC_DIG_3_DIG_MINOR_REV_ADDR 
	ADC_TRIM_CBU K ANA0_DSNYUXIC_AUXADC_ADC_BU K ANA0_DT  UXAfine PMIC_AUXADLT_SEL_MASK edee PMIC_AUXADC_AVG_BU K ANA0_DT  UXA                 6
#define   _8IC_AUXADC_AVG_BU K ANA0_ NAYMINOR_REV                  \
	 
	ADC_TRIM_CBU K ANA0_DSNYREVPMIC_AUXADC_ADCBU K ANA0_ NAYMINOR_REV                      ASe MMIC_AUXADC_ADCBU K ANA0_ NAYMINOR_REV H9_MASK         _NUe P_0IC_AUXADC_AVG_BU K_ANA0_ NAYMAJOR_REV                  \
	 
	ADC_TRIM_CBU K ANA0_DSNYREVPMIC_AUXADC_ADCBU K ANA0_ NAYMAJOR_REV ine PMIC_AUXADC_ADC_0_Me MMIC_AUXADC_ADCBU K ANA0_ NAYMAJOR_REV _3_DSN_CBS_SHIFT       4_BAT_PLUGIN_PCBU K ANA0_DT  MINOR_REV                  \
	 
	ADC_TRIM_CBU K ANA0_DSNYREVPMIC_AUXADC_ADCBU K ANA0_DT  MINOR_REV ine PMIC_AUXADC_ADC_0_Me MMIC_AUXADC_ADCBU K ANA0_DT  MINOR_REV _3_DSN_CBS_SHIFT      _8IC_AUXADC_AVG_BU K ANA0_DT  MAJOR_REV                  \
	 
	ADC_TRIM_CBU K ANA0_DSNYREVPMIC_AUXADC_ADCBU K ANA0_DT  MAJOR_REV ine PMIC_AUXADC_ADC_0_Me MMIC_AUXADC_ADCBU K ANA0_DT  MAJOR_REV _3_DSN_CBS_SHIFT       n PMIC_AUXADC_BIBU K ANA0_DSNYCB                     \
	MT63 
	ADC_TRIM_CBU K ANA0_DSNYDBIPMIC_AUXADC_BIBU K ANA0_DSNYCB                 0x1
#defineinee 3PMIC_AUXADC_BIBU K ANA0_DSNYCB                  3
#defi  0xe 0IC_AUXADC_AVG_BU K_ANA0_DSNYBIM     4
#define PMIC_AUXT633 
	ADC_TRIM_CBU K ANA0_DSNYDBIPMIC_AUXADC_BIBU K ANA0_DSNYBIM                0x1
#define
#de 3PMIC_AUXADC_BIBU K ANA0_DSNYBIM EXTD_SHIFT                    PMIC_AUXADC_BIBU K ANA0_DSNYES                   \
	MT6359 
	ADC_TRIM_CBU K ANA0_DSNYDBIPMIC_AUXADC_BIBU K ANA0_DSNYES                 0x1
#define
 ee PMIC_AUXADC_AVG_BU K ANA0_DSNYES   PMIC_AUXADC_AVG_NUM_LBAT_S _8IC_AUXADC_AVG_BU K ANA0_DSNYFP                   \
	MT6359 
	ADC_TRIM_CBU K ANA0_DSNYFP IC_AUXADC_AVG_BU K ANA0_DSNYFP                 0x1
#define
 ee PMIC_AUXADC_AVG_BU K ANA0_DSNYFP                  3
#defi  0xe 0IC_AUXADC_AVG_RGTSMPS_TESTDR   B                        \
	MTADC_TRIM_CSMPS_ NAYCON0IC_AUXADC_AVG_RGTSMPS_TESTDR   B                0x1
#define
 e 3MIC_AUXADC_AVG_RGTSMPS_TESTDR   B                 3
#defi  0xe0IC_AUXADC_AVG_RGTAUTOK_RS_S    4
#define PMIC_AUX
  \   \
	MTADC_TRIM_CSMPS_ NAYCON0IC_AUXADC_AVG_RGTAUTOK_RS_S               0x1
#defineine  _MAe PMIC_AUXADC_CK_RGTAUTOK_RS_S PMIC_AUXADC_AVG_NUM_LB LBNUe PPPP6_BAT_PLUGIN_PCRGTSMPS_DISAUTOK_DC_DIG_3_DIG_MINOR_REV_ADDR 
	ADC_TRIM_CSMPS_ NAYCON0IC_AUXADC_AVG_RGTSMPS_DISAUTOK_fine PMIC_AUXADLT_SEL_MASK edee PMIC_AUXADC_CK_RGTSMPS_DISAUTOK_ PMIC_AUXADC_AVG_NUM_LB LBNUe MIC_AUXADC_ADC_RGTVGPU11_NDIS_                          \
	MT6ADC_TRIM_CVGPUVCORE_ NAYCON0IC_AUXADC_AVG_RGTVGPU11_NDIS_                  0x1
#defineinee Y_BAT_PLUGIN_PCRGTVGPU11_NDIS_                   3
#defi  0xe 0IC_AUXADC_AVG_RGTVGPU11_PWM_RS_RAMP E                        ADC_TRIM_CVGPUVCORE_ NAYCON0IC_AUXADC_AVG_RGTVGPU11_PWM_RS_RAMP E                      0xe PMIC_AUXADC_CK_RGTVGPU11_PWM_RS_RAMP E  H9_MASK         _NUe UnMIC_AUXADC_CK_RGTVGPU11_SLEEP_TIM                            ADC_TRIM_CVGPUVCORE_ NAYCON0IC_AUXADC_AVG_RGTVGPU11_SLEEP_TIM                         xMAe 3MIC_AUXADC_TS_RGTVGPU11_SLEEP_TIM                  3
#defi  02_BAT_PLUGIN_PCRGTVGPU11_LOOP MP_DI                     \
	MT6ADC_TRIM_CVGPUVCORE_ NAYCON0IC_AUXADC_AVG_RGTVGPU11_LOOP MP_DI                      0xMASe PMIC_AUXADC_CK_RGTVGPU11_LOOP MP_DI                  3
#defi  4_BAT_PLUGIN_PCRGTVGPU11_TB_DI                     \
	MT6
	MT6ADC_TRIM_CVGPUVCORE_ NAYCON0IC_AUXADC_AVG_RGTVGPU11_TB_DI  fine PMIC_AUXADLT_SEL_MASK edee PMIC_AUXADC_CK_RGTVGPU11_TB_DI   PMIC_AUXADC_AVG_NUM_LB LBNUe 5_BAT_PLUGIN_PCRGTVGPU11_TB_PFM_OFF                           ADC_TRIM_CVGPUVCORE_ NAYCON0IC_AUXADC_AVG_RGTVGPU11_TB_PFM_OFF                        xMAe PMIC_AUXADC_CK_RGTVGPU11_TB_PFM_OFF  PMIC_AUXADC_AVG_NUM_LB LB6_BAT_PLUGIN_PCRGTVGPU11_DUMMY_LOAD_                          ADC_TRIM_CVGPUVCORE_ NAYCON0IC_AUXADC_AVG_RGTVGPU11_DUMMY_LOAD_                       0xMe PMIC_AUXADC_CK_RGTVGPU11_DUMMY_LOAD_   H9_MASK         _NUe UeMIC_AUXADC_ADC_RGTVGPU11_TB_VREF MP_ADDR               \
	\
	
ADC_TRIM_CVGPUVCORE_ NAYCON0IC_AUXADC_AVG_RGTVGPU11_TB_VREF MP_                       xMAe 3MIC_AUXADC_TS_RGTVGPU11_TB_VREF MP_ PMIC_AUXADC_AVG_NUM_LB LB8IC_AUXADC_AVG_RGTVGPU11_TONYEXTEND_                          ADC_TRIM_CVGPUVCORE_ NAYCON0IC_AUXADC_AVG_RGTVGPU11_TONYEXTEND_                       0xMe PMIC_AUXADC_CK_RGTVGPU11_TONYEXTEND_   _3_DSN_CBS_SHIFT       n0IC_AUXADC_AVG_RGTVGPU11_URT_                          \
	MT6 ADC_TRIM_CVGPUVCORE_ NAYCON0IC_AUXADC_AVG_RGTVGPU11_URT_   fine PMIC_AUXADLT_SEL_MASK edee PMIC_AUXADC_CK_RGTVGPU11_URT_    PMIC_AUXADC_AVG_NUM_LB LBNUe nPMIC_AUXADC_CK_RGTVGPU11_OVP E                           \MT6 ADC_TRIM_CVGPUVCORE_ NAYCON0IC_AUXADC_AVG_RGTVGPU11_OVP E  fine PMIC_AUXADLT_SEL_MASK edee PMIC_AUXADC_CK_RGTVGPU11_OVP E   PMIC_AUXADC_AVG_NUM_LB LBNUe n2_BAT_PLUGIN_PCRGTVGPU11_OVP VREF MP_ADDR               \
	\
	ADC_TRIM_CVGPUVCORE_ NAYCON0IC_AUXADC_AVG_RGTVGPU11_OVP VREF MP_                       xMe PMIC_AUXADC_CK_RGTVGPU11_OVP VREF MP_ PMIC_AUXADC_AVG_NUM_LB Ln3MIC_AUXADC_TS_RGTVGPU11_RAMP AC DC_DIG_3_DIG_MINOR_REV_ADDR 
ADC_TRIM_CVGPUVCORE_ NAYCON0IC_AUXADC_AVG_RGTVGPU11_RAMP AC                0x1
#defineinee Y_BAT_PLUGIN_PCRGTVGPU11_RAMP AC  PMIC_AUXADC_AVG_NUM_LB LBNUen4_BAT_PLUGIN_PCRGTVGPU11_OC                   \
	MT6359 \
  \
ADC_TRIM_CVGPUVCORE_ NAYCONPMIC_AUXADC_CK_RGTVGPU11_OC                 0x1
#define
#defiee MIC_AUXADC_ADC_RGTVGPU11_OC   PMIC_AUXADC_AVG_NUM_LB LBNUe PPP0IC_AUXADC_AVG_RGTVGPU11_OC                         \
	MT63   ADC_TRIM_CVGPUVCORE_ NAYCONPMIC_AUXADC_CK_RGTVGPU11_OC                 0x1
#define
#deinee MIC_AUXADC_ADC_RGTVGPU11_OC  SHIFT                   6






P3MIC_AUXADC_TS_RGTVGPU11_FUGO  DC_DIG_3_DIG_MINOR_REV_ADDR 
	
ADC_TRIM_CVGPUVCORE_ NAYCONPMIC_AUXADC_CK_RGTVGPU11_FUGO  fine PMIC_AUXADLT_SEL_MASK einee Y_BAT_PLUGIN_PCRGTVGPU11_FUGO  SHIFT                   6





6_BAT_PLUGIN_PCRGTVGPU11_FLGO  DC_DIG_3_DIG_MINOR_REV_ADDR 
	
ADC_TRIM_CVGPUVCORE_ NAYCONPMIC_AUXADC_CK_RGTVGPU11_FLGO  fine PMIC_AUXADLT_SEL_MASK einee Y_BAT_PLUGIN_PCRGTVGPU11_FLGO  SHIFT                   6





MIC_AUXADC_ADC_RGTVGPU11_PFM_PEAK_DC_DIG_3_DIG_MINOR_REV_ADDR ADC_TRIM_CVGPUVCORE_ NAYCONPMIC_AUXADC_CK_RGTVGPU11_PFM_PEAK_               0x1
#define
 e MIC_AUXADC_AVG_RGTVGPU11_PFM_PEAK_SHIFT                   6


8IC_AUXADC_AVG_RGTVGPU11_SONIC PFM_PEAK_DC_DIG_3_DIG_MINOR_REVADC_TRIM_CVGPUVCORE_ NAYCON2_BAT_PLUGIN_PCRGTVGPU11_SONIC PFM_PEAK_                   inee M_BAT_PLUGIN_PCRGTVGPU11_SONIC PFM_PEAK_H9_MASK         _NUe P PMIC_AUXADC_TRRGTVGPU11_VDIFF GROUND MP_ADDR               \
ADC_TRIM_CVGPUVCORE_ NAYCON2_BAT_PLUGIN_PCRGTVGPU11_VDIFF GROUND MP_                  _MAe PMIC_AUXADC_CK_RGTVGPU11_VDIFF GROUND MP_H9_MASK         _NUe 4_BAT_PLUGIN_PCRGTVGPU11_UG_SR              \
	IC_AUX
  \   \
ADC_TRIM_CVGPUVCORE_ NAYCON2_BAT_PLUGIN_PCRGTVGPU11_UG_SR fine PMIC_AUXADLT_SEL_MASK einee 3MIC_AUXADC_TS_RGTVGPU11_UG_SR SHIFT                   6


 

5_BAT_PLUGIN_PCRGTVGPU11_LG_SR              \
	IC_AUX
  \   \
ADC_TRIM_CVGPUVCORE_ NAYCON2_BAT_PLUGIN_PCRGTVGPU11_LG_SR fine PMIC_AUXADLT_SEL_MASK einee 3MIC_AUXADC_TS_RGTVGPU11_LG_SR SHIFT                   6


 

MIC_AUXADC_ADC_RGTVGPU11_FCCM                  \
	MT6359 \
  \ADC_TRIM_CVGPUVCORE_ NAYCON2_BAT_PLUGIN_PCRGTVGPU11_FCCM                0x1
#define
#defie PMIC_AUXADC_CK_RGTVGPU11_FCCM SHIFT                   6






9IC_AUXADC_AVG_RGTVGPU11_RETENTIONYE                         \ADC_TRIM_CVGPUVCORE_ NAYCON2_BAT_PLUGIN_PCRGTVGPU11_RETENTIONYE                      0xMAe PMIC_AUXADC_CK_RGTVGPU11_RETENTIONYE   PMIC_AUXADC_AVG_NUe   Un0IC_AUXADC_AVG_RGTVGPU11_NONAUDIBLE_                          ADC_TRIM_CVGPUVCORE_ NAYCON2_BAT_PLUGIN_PCRGTVGPU11_NONAUDIBLE_                       0xMe PMIC_AUXADC_CK_RGTVGPU11_NONAUDIBLE_   _3_DSN_CBS_SHIFT       nPMIC_AUXADC_CK_RGTVGPU11_RSVH                        \
	MT6335ADC_TRIM_CVGPUVCORE_ NAYCON3MIC_AUXADC_TS_RGTVGPU11_RSVH                0x1
#define
#defie PMIC_AUXADC_AVG_RGTVGPU11_RSVH SHIFT                   6






0IC_AUXADC_AVG_RGTVGPU11_RSVP_ADDR               \
	\
	
	I    ADC_TRIM_CVGPUVCORE_ NAYCON3MIC_AUXADC_TS_RGTVGPU11_RSVP_               0x1
#defineine  _e PMIC_AUXADC_AVG_RGTVGPU11_RSVP_                3
#defi  0xe Ue 8IC_AUXADC_AVG_RGSTVGPU11_OC_STATU                     \
	MT6
ADC_TRIM_CVGPUVCORE_ NAYCON4_BAT_PLUGIN_PCRGSTVGPU11_OC_STATU                         xMAe PMIC_AUXADC_CK_RGSTVGPU11_OC_STATU  H9_MASK         _NUe P_ 6
 PMIC_AUXADC_TRRGSTVGPU11_DT  MO  DC_DIG_3_DIG_MINOR_REV_ADDR ADC_TRIM_CVGPUVCORE_ NAYCON4_BAT_PLUGIN_PCRGSTVGPU11_DT  MO                 0x1
#define
 e PMIC_AUXADC_CK_RGSTVGPU11_DT  MO                  3
#defi  0xePMIC_AUXADC_CK_RGTVGPU11_DIGMO   MP_ADDR               \
	\
	
ADC_TRIM_CVGPUVCORE_ NAYCON4_BAT_PLUGIN_PCRGTVGPU11_DIGMO   MP_                       xMAe MIC_AUXADC_ADC_RGTVGPU11_DIGMO   MP_                3
#defi  02_BAT_PLUGIN_PCRGTVGPU11_VBAT_LOW_DI                     \
	MTADC_TRIM_CVGPUVCORE_ NAYCON5_BAT_PLUGIN_PCRGTVGPU11_VBAT_LOW_DI                      0xMAe PMIC_AUXADC_CK_RGTVGPU11_VBAT_LOW_DI  H9_MASK         _NUeP_  R_BAT_PLUGIN_PCRGTVGPU11_VBAT_HI_DI                     \
	MT6ADC_TRIM_CVGPUVCORE_ NAYCON5_BAT_PLUGIN_PCRGTVGPU11_VBAT_HI_DI                         xMe PMIC_AUXADC_CK_RGTVGPU11_VBAT_HI_DI   PMIC_AUXADC_AVG_NUM_LB LnMIC_AUXADC_CK_RGTVGPU11_VOUT_HI_DI                     \
	MT6ADC_TRIM_CVGPUVCORE_ NAYCON5_BAT_PLUGIN_PCRGTVGPU11_VOUT_HI_DI                         xMe PMIC_AUXADC_CK_RGTVGPU11_VOUT_HI_DI   PMIC_AUXADC_AVG_NUM_LB L2_BAT_PLUGIN_PCRGTVGPU11_RCB                        \
	MT6335
ADC_TRIM_CVGPUVCORE_ NAYCON5_BAT_PLUGIN_PCRGTVGPU11_RCB                0x1
#define
#deinee MIC_AUXADC_ADC_RGTVGPU11_RCB SHIFT                   6






P3MIC_AUXADC_TS_RGTVGPU11_VDIFF OFF                           6ADC_TRIM_CVGPUVCORE_ NAYCON5_BAT_PLUGIN_PCRGTVGPU11_VDIFF OFF                0x1
#define
e PMIC_AUXADC_CK_RGTVGPU11_VDIFF OFF SHIFT                   6

6_BAT_PLUGIN_PCRGTVGPU11_VDIFFC P E                         \6ADC_TRIM_CVGPUVCORE_ NAYCON5_BAT_PLUGIN_PCRGTVGPU11_VDIFFC P E                      0xMA
e PMIC_AUXADC_CK_RGTVGPU11_VDIFFC P E  H9_MASK         _NUe P_ 
MIC_AUXADC_ADC_RGTVGPU11_DAC VREF_1P1V E                      ADC_TRIM_CVGPUVCORE_ NAYCON5_BAT_PLUGIN_PCRGTVGPU11_DAC VREF_1P1V E                 0x1
#e PMIC_AUXADC_CK_RGTVGPU11_DAC VREF_1P1V E   PMIC_AUXADC_AVG_NUM8IC_AUXADC_AVG_RGTVGPU11_DAC VREF_1P2V E                      ADC_TRIM_CVGPUVCORE_ NAYCON5_BAT_PLUGIN_PCRGTVGPU11_DAC VREF_1P2V E                 0x1
#e PMIC_AUXADC_CK_RGTVGPU11_DAC VREF_1P2V E   PMIC_AUXADC_AVG_NUM9IC_AUXADC_AVG_RGTVGPU12_NDIS_                          \
	MT6ADC_TRIM_CVGPUVCORE_ NAYCON6_BAT_PLUGIN_PCRGTVGPU12_NDIS_                  0x1
#defineinee Y_BAT_PLUGIN_PCRGTVGPU12_NDIS_                   3
#defi  0xe 0IC_AUXADC_AVG_RGTVGPU12_PWM_RS_RAMP E                        ADC_TRIM_CVGPUVCORE_ NAYCON6_BAT_PLUGIN_PCRGTVGPU12_PWM_RS_RAMP E                      0xe PMIC_AUXADC_CK_RGTVGPU12_PWM_RS_RAMP E  H9_MASK         _NUe UnMIC_AUXADC_CK_RGTVGPU12_SLEEP_TIM                            ADC_TRIM_CVGPUVCORE_ NAYCON6_BAT_PLUGIN_PCRGTVGPU12_SLEEP_TIM                         xMAe 3MIC_AUXADC_TS_RGTVGPU12_SLEEP_TIM                  3
#defi  02_BAT_PLUGIN_PCRGTVGPU12_LOOP MP_DI                     \
	MT6ADC_TRIM_CVGPUVCORE_ NAYCON6_BAT_PLUGIN_PCRGTVGPU12_LOOP MP_DI                      0xMASe PMIC_AUXADC_CK_RGTVGPU12_LOOP MP_DI                  3
#defi  4_BAT_PLUGIN_PCRGTVGPU12_TB_DI                     \
	MT6
	MT6ADC_TRIM_CVGPUVCORE_ NAYCON6_BAT_PLUGIN_PCRGTVGPU12_TB_DI  fine PMIC_AUXADLT_SEL_MASK edee PMIC_AUXADC_CK_RGTVGPU12_TB_DI   PMIC_AUXADC_AVG_NUM_LB LBNUe 5_BAT_PLUGIN_PCRGTVGPU12_TB_PFM_OFF                           ADC_TRIM_CVGPUVCORE_ NAYCON6_BAT_PLUGIN_PCRGTVGPU12_TB_PFM_OFF                        xMAe PMIC_AUXADC_CK_RGTVGPU12_TB_PFM_OFF  PMIC_AUXADC_AVG_NUM_LB LB6_BAT_PLUGIN_PCRGTVGPU12_TB_VREF MP_ADDR               \
	\
	
ADC_TRIM_CVGPUVCORE_ NAYCON6_BAT_PLUGIN_PCRGTVGPU12_TB_VREF MP_                       xMAe 3MIC_AUXADC_TS_RGTVGPU12_TB_VREF MP_ PMIC_AUXADC_AVG_NUM_LB LB8IC_AUXADC_AVG_RGTVGPU12_TONYEXTEND_                          ADC_TRIM_CVGPUVCORE_ NAYCON6_BAT_PLUGIN_PCRGTVGPU12_TONYEXTEND_                       0xMe PMIC_AUXADC_CK_RGTVGPU12_TONYEXTEND_   _3_DSN_CBS_SHIFT       n0IC_AUXADC_AVG_RGTVGPU12_URT_                          \
	MT6 ADC_TRIM_CVGPUVCORE_ NAYCON6_BAT_PLUGIN_PCRGTVGPU12_URT_   fine PMIC_AUXADLT_SEL_MASK edee PMIC_AUXADC_CK_RGTVGPU12_URT_    PMIC_AUXADC_AVG_NUM_LB LBNUe nPMIC_AUXADC_CK_RGTVGPU12_DUMMY_LOAD_                          ADC_TRIM_CVGPUVCORE_ NAYCON6_BAT_PLUGIN_PCRGTVGPU12_DUMMY_LOAD_                       0xMe PMIC_AUXADC_CK_RGTVGPU12_DUMMY_LOAD_   _3_DSN_CBS_SHIFT       n PMIC_AUXADC_BIRGTVGPU12_OVP E                           \MT6 ADC_TRIM_CVGPUVCORE_ NAYCON6_BAT_PLUGIN_PCRGTVGPU12_OVP E  fine PMIC_AUXADLT_SEL_MASK edee PMIC_AUXADC_CK_RGTVGPU12_OVP E   PMIC_AUXADC_AVG_NUM_LB LBNUe n3MIC_AUXADC_TS_RGTVGPU12_OVP VREF MP_ADDR               \
	\
	ADC_TRIM_CVGPUVCORE_ NAYCON6_BAT_PLUGIN_PCRGTVGPU12_OVP VREF MP_                       xMe PMIC_AUXADC_CK_RGTVGPU12_OVP VREF MP_ PMIC_AUXADC_AVG_NUM_LB Ln4_BAT_PLUGIN_PCRGTVGPU12_RAMP AC DC_DIG_3_DIG_MINOR_REV_ADDR 
ADC_TRIM_CVGPUVCORE_ NAYCON6_BAT_PLUGIN_PCRGTVGPU12_RAMP AC                0x1
#defineinee Y_BAT_PLUGIN_PCRGTVGPU12_RAMP AC  PMIC_AUXADC_AVG_NUM_LB LBNUen5_BAT_PLUGIN_PCRGTVGPU12_OC                   \
	MT6359 \
  \
ADC_TRIM_CVGPUVCORE_ NAYCONMIC_AUXADC_ADC_RGTVGPU12_OC                 0x1
#define
#defiee MIC_AUXADC_ADC_RGTVGPU12_OC   PMIC_AUXADC_AVG_NUM_LB LBNUe PPP0IC_AUXADC_AVG_RGTVGPU12_OC                         \
	MT63   ADC_TRIM_CVGPUVCORE_ NAYCONMIC_AUXADC_ADC_RGTVGPU12_OC                 0x1
#define
#deinee MIC_AUXADC_ADC_RGTVGPU12_OC  SHIFT                   6






P3MIC_AUXADC_TS_RGTVGPU12_PFM_PEAK_DC_DIG_3_DIG_MINOR_REV_ADDR ADC_TRIM_CVGPUVCORE_ NAYCONMIC_AUXADC_ADC_RGTVGPU12_PFM_PEAK_               0x1
#define
 e MIC_AUXADC_AVG_RGTVGPU12_PFM_PEAK_SHIFT                   6


8IC_AUXADC_AVG_RGTVGPU12_SONIC PFM_PEAK_DC_DIG_3_DIG_MINOR_REVADC_TRIM_CVGPUVCORE_ NAYCONMIC_AUXADC_ADC_RGTVGPU12_SONIC PFM_PEAK_                   inee M_BAT_PLUGIN_PCRGTVGPU12_SONIC PFM_PEAK_H9_MASK         _NUe Un PMIC_AUXADC_BIRGTVGPU12_FLGO  DC_DIG_3_DIG_MINOR_REV_ADDR 
	
ADC_TRIM_CVGPUVCORE_ NAYCON8IC_AUXADC_AVG_RGTVGPU12_FLGO  fine PMIC_AUXADLT_SEL_MASK einee Y_BAT_PLUGIN_PCRGTVGPU12_FLGO  SHIFT                   6





0IC_AUXADC_AVG_RGTVGPU12_FUGO  DC_DIG_3_DIG_MINOR_REV_ADDR 
	
ADC_TRIM_CVGPUVCORE_ NAYCON8IC_AUXADC_AVG_RGTVGPU12_FUGO  fine PMIC_AUXADLT_SEL_MASK einee Y_BAT_PLUGIN_PCRGTVGPU12_FUGO  SHIFT                   6





Y_BAT_PLUGIN_PCRGTVGPU12_VDIFF GROUND MP_ADDR               \
ADC_TRIM_CVGPUVCORE_ NAYCON8IC_AUXADC_AVG_RGTVGPU12_VDIFF GROUND MP_                  _MAe PMIC_AUXADC_CK_RGTVGPU12_VDIFF GROUND MP_SHIFT                 PMIC_AUXADC_BIRGTVGPU12_UG_SR              \
	IC_AUX
  \   \
ADC_TRIM_CVGPUVCORE_ NAYCON8IC_AUXADC_AVG_RGTVGPU12_UG_SR fine PMIC_AUXADLT_SEL_MASK einee 3MIC_AUXADC_TS_RGTVGPU12_UG_SR SHIFT                   6


 

3MIC_AUXADC_TS_RGTVGPU12_LG_SR              \
	IC_AUX
  \   \
ADC_TRIM_CVGPUVCORE_ NAYCON8IC_AUXADC_AVG_RGTVGPU12_LG_SR fine PMIC_AUXADLT_SEL_MASK einee 3MIC_AUXADC_TS_RGTVGPU12_LG_SR SHIFT                   6


 

5_BAT_PLUGIN_PCRGTVGPU12_FCCM                  \
	MT6359 \
  \ADC_TRIM_CVGPUVCORE_ NAYCON8IC_AUXADC_AVG_RGTVGPU12_FCCM                0x1
#define
#defie PMIC_AUXADC_CK_RGTVGPU12_FCCM SHIFT                   6






MIC_AUXADC_ADC_RGTVGPU12_RSVH                        \
	MT6335ADC_TRIM_CVGPUVCORE_ NAYCON8IC_AUXADC_AVG_RGTVGPU12_RSVH                0x1
#define
#defie PMIC_AUXADC_AVG_RGTVGPU12_RSVH SHIFT                   6






8IC_AUXADC_AVG_RGTVGPU12_RSVP_ADDR               \
	\
	
	I    ADC_TRIM_CVGPUVCORE_ NAYCON9IC_AUXADC_AVG_RGTVGPU12_RSVP_               0x1
#defineine  _e PMIC_AUXADC_AVG_RGTVGPU12_RSVP_                3
#defi  0xe Ue 0IC_AUXADC_AVG_RGTVGPU12_NONAUDIBLE_                          ADC_TRIM_CVGPUVCORE_ NAYCON9IC_AUXADC_AVG_RGTVGPU12_NONAUDIBLE_                       0xMe PMIC_AUXADC_CK_RGTVGPU12_NONAUDIBLE_   H9_MASK         _NUe PM8IC_AUXADC_AVG_RGTVGPU12_RETENTIONYE                         \ADC_TRIM_CVGPUVCORE_ NAYCON9IC_AUXADC_AVG_RGTVGPU12_RETENTIONYE                      0xMAe PMIC_AUXADC_CK_RGTVGPU12_RETENTIONYE   PMIC_AUXADC_AVG_NUe   U9IC_AUXADC_AVG_RGSTVGPU12_OC_STATU                     \
	MT6
ADC_TRIM_CVGPUVCORE_ NAYCON9IC_AUXADC_AVG_RGSTVGPU12_OC_STATU                         xMAe PMIC_AUXADC_CK_RGSTVGPU12_OC_STATU  H9_MASK         _NUe P_ 6
n0IC_AUXADC_AVG_RGSTVGPU12_DT  MO  DC_DIG_3_DIG_MINOR_REV_ADDR ADC_TRIM_CVGPUVCORE_ NAYCON9IC_AUXADC_AVG_RGSTVGPU12_DT  MO                 0x1
#define
 e PMIC_AUXADC_CK_RGSTVGPU12_DT  MO                  3
#defi  0xePPMIC_AUXADC_CK_RGTVGPU12_DIGMO   MP_ADDR               \
	\
	
ADC_TRIM_CVGPUVCORE_ NAYCON9IC_AUXADC_AVG_RGTVGPU12_DIGMO   MP_                       xMAe MIC_AUXADC_ADC_RGTVGPU12_DIGMO   MP_                3
#defi  0n PMIC_AUXADC_BIRGTVGPU12_RCB                        \
	MT6335
ADC_TRIM_CVGPUVCORE_ NAYCONn0IC_AUXADC_AVG_RGTVGPU12_RCB                0x1
#define
#deinee MIC_AUXADC_ADC_RGTVGPU12_RCB SHIFT                   6






P0IC_AUXADC_AVG_RGTVGPU12_VBAT_HI_DI                     \
	MT6ADC_TRIM_CVGPUVCORE_ NAYCONn0IC_AUXADC_AVG_RGTVGPU12_VBAT_HI_DI                         xMe PMIC_AUXADC_CK_RGTVGPU12_VBAT_HI_DI   PMIC_AUXADC_AVG_NUM_LB L3MIC_AUXADC_TS_RGTVGPU12_VBAT_LOW_DI                     \
	MTADC_TRIM_CVGPUVCORE_ NAYCONn0IC_AUXADC_AVG_RGTVGPU12_VBAT_LOW_DI                      0xMAe PMIC_AUXADC_CK_RGTVGPU12_VBAT_LOW_DI  H9_MASK         _NUeP_  4_BAT_PLUGIN_PCRGTVGPU12_VOUT_HI_DI                     \
	MT6ADC_TRIM_CVGPUVCORE_ NAYCONn0IC_AUXADC_AVG_RGTVGPU12_VOUT_HI_DI                         xMe PMIC_AUXADC_CK_RGTVGPU12_VOUT_HI_DI   PMIC_AUXADC_AVG_NUM_LB L5_BAT_PLUGIN_PCRGTVGPU12_VDIFF OFF                           6ADC_TRIM_CVGPUVCORE_ NAYCONn0IC_AUXADC_AVG_RGTVGPU12_VDIFF OFF                0x1
#define
e PMIC_AUXADC_CK_RGTVGPU12_VDIFF OFF SHIFT                   6

6_BAT_PLUGIN_PCRGTVGPU12_VDIFFC P E                         \6ADC_TRIM_CVGPUVCORE_ NAYCONn0IC_AUXADC_AVG_RGTVGPU12_VDIFFC P E                      0xMA
e PMIC_AUXADC_CK_RGTVGPU12_VDIFFC P E  H9_MASK         _NUe P_ 
MIC_AUXADC_ADC_RGTVGPU12_DAC VREF_1P1V E                      ADC_TRIM_CVGPUVCORE_ NAYCONn0IC_AUXADC_AVG_RGTVGPU12_DAC VREF_1P1V E                 0x1
#e PMIC_AUXADC_CK_RGTVGPU12_DAC VREF_1P1V E   PMIC_AUXADC_AVG_NUM8IC_AUXADC_AVG_RGTVGPU12_DAC VREF_1P2V E                      ADC_TRIM_CVGPUVCORE_ NAYCONn0IC_AUXADC_AVG_RGTVGPU12_DAC VREF_1P2V E                 0x1
#e PMIC_AUXADC_CK_RGTVGPU12_DAC VREF_1P2V E   PMIC_AUXADC_AVG_NUM9IC_AUXADC_AVG_RGTVCORE_TB_DI                     \
	MT6
	MT6 ADC_TRIM_CVGPUVCORE_ NAYCONnPMIC_AUXADC_CK_RGTVCORE_TB_DI  fine PMIC_AUXADLT_SEL_MASK einee Y_BAT_PLUGIN_PCRGTVCORE_TB_DI  SHIFT                   6





0IC_AUXADC_AVG_RGTVCORE_NDIS_                          \
	MT6 ADC_TRIM_CVGPUVCORE_ NAYCONnPMIC_AUXADC_CK_RGTVCORE_NDIS_                  0x1
#defineineee Y_BAT_PLUGIN_PCRGTVCORE_NDIS_                   3
#defi  0xe 
Y_BAT_PLUGIN_PCRGTVCORE_LOOP MP_DI                     \
	MT6 ADC_TRIM_CVGPUVCORE_ NAYCONnPMIC_AUXADC_CK_RGTVCORE_LOOP MP_DI                      0xMASee Y_BAT_PLUGIN_PCRGTVCORE_LOOP MP_DI                  3
#defi    PMIC_AUXADC_BIRGTVCORE_PWM_RS_RAMP E                         ADC_TRIM_CVGPUVCORE_ NAYCONnPMIC_AUXADC_CK_RGTVCORE_PWM_RS_RAMP E                      0xee Y_BAT_PLUGIN_PCRGTVCORE_PWM_RS_RAMP E  H9_MASK         _NUe UL3MIC_AUXADC_TS_RGTVCORE_SLEEP_TIM                             ADC_TRIM_CVGPUVCORE_ NAYCONnPMIC_AUXADC_CK_RGTVCORE_SLEEP_TIM                         xMAee 3MIC_AUXADC_TS_RGTVCORE_SLEEP_TIM                  3
#defi  0x4_BAT_PLUGIN_PCRGTVCORE_TB_VREF MP_ADDR               \
	\
	
 ADC_TRIM_CVGPUVCORE_ NAYCONnPMIC_AUXADC_CK_RGTVCORE_TB_VREF MP_                       xMAee 3MIC_AUXADC_TS_RGTVCORE_TB_VREF MP_ PMIC_AUXADC_AVG_NUM_LB LB
6_BAT_PLUGIN_PCRGTVCORE_TB_PFM_OFF                            ADC_TRIM_CVGPUVCORE_ NAYCONnPMIC_AUXADC_CK_RGTVCORE_TB_PFM_OFF                        xMAee Y_BAT_PLUGIN_PCRGTVCORE_TB_PFM_OFF  PMIC_AUXADC_AVG_NUM_LB LBM8IC_AUXADC_AVG_RGTVCORE_TONYEXTEND_                           ADC_TRIM_CVGPUVCORE_ NAYCONnPMIC_AUXADC_CK_RGTVCORE_TONYEXTEND_                       0xMee Y_BAT_PLUGIN_PCRGTVCORE_TONYEXTEND_   _3_DSN_CBS_SHIFT       M9IC_AUXADC_AVG_RGTVCORE_URT_                          \
	MT6  ADC_TRIM_CVGPUVCORE_ NAYCONnPMIC_AUXADC_CK_RGTVCORE_URT_   fine PMIC_AUXADLT_SEL_MASK edeee Y_BAT_PLUGIN_PCRGTVCORE_URT_    PMIC_AUXADC_AVG_NUM_LB LBNUe  n0IC_AUXADC_AVG_RGTVCORE_DUMMY_LOAD_                           ADC_TRIM_CVGPUVCORE_ NAYCONnPMIC_AUXADC_CK_RGTVCORE_DUMMY_LOAD_                       0xMee Y_BAT_PLUGIN_PCRGTVCORE_DUMMY_LOAD_   _3_DSN_CBS_SHIFT       ePPMIC_AUXADC_CK_RGTVCORE_OVP E                           \MT6  ADC_TRIM_CVGPUVCORE_ NAYCONnPMIC_AUXADC_CK_RGTVCORE_OVP E  fine PMIC_AUXADLT_SEL_MASK edeee Y_BAT_PLUGIN_PCRGTVCORE_OVP E   PMIC_AUXADC_AVG_NUM_LB LBNUe 0n PMIC_AUXADC_BIRGTVCORE_OVP VREF MP_ADDR               \
	\
	
ADC_TRIM_CVGPUVCORE_ NAYCONnPMIC_AUXADC_CK_RGTVCORE_OVP VREF MP_                       xMAe PMIC_AUXADC_CK_RGTVCORE_OVP VREF MP_                3
#defi  0n3MIC_AUXADC_TS_RGTVCORE_RAMP AC DC_DIG_3_DIG_MINOR_REV_ADDR 

ADC_TRIM_CVGPUVCORE_ NAYCONnPMIC_AUXADC_CK_RGTVCORE_RAMP AC                0x1
#defineineAe PMIC_AUXADC_CK_RGTVCORE_RAMP AC  PMIC_AUXADC_AVG_NUM_LB LBNUeLn4_BAT_PLUGIN_PCRGTVCORE_OC                   \
	MT6359 \
  \

ADC_TRIM_CVGPUVCORE_ NAYCONn PMIC_AUXADC_BIRGTVCORE_OC                 0x1
#define
#defieee MIC_AUXADC_ADC_RGTVCORE_OC   PMIC_AUXADC_AVG_NUM_LB LBNUe PPPP0IC_AUXADC_AVG_RGTVCORE_OC                         \
	MT63   
ADC_TRIM_CVGPUVCORE_ NAYCONn PMIC_AUXADC_BIRGTVCORE_OC                 0x1
#define
#definee MIC_AUXADC_ADC_RGTVCORE_OC  SHIFT                   6






P_3MIC_AUXADC_TS_RGTVCORE_FUGO  DC_DIG_3_DIG_MINOR_REV_ADDR 
	

ADC_TRIM_CVGPUVCORE_ NAYCONn PMIC_AUXADC_BIRGTVCORE_FUGO  fine PMIC_AUXADLT_SEL_MASK eineAe PMIC_AUXADC_CK_RGTVCORE_FUGO  SHIFT                   6






6_BAT_PLUGIN_PCRGTVCORE_FLGO  DC_DIG_3_DIG_MINOR_REV_ADDR 
	

ADC_TRIM_CVGPUVCORE_ NAYCONn PMIC_AUXADC_BIRGTVCORE_FLGO  fine PMIC_AUXADLT_SEL_MASK eineAe PMIC_AUXADC_CK_RGTVCORE_FLGO  SHIFT                   6






MIC_AUXADC_ADC_RGTVCORE_PFM_PEAK_DC_DIG_3_DIG_MINOR_REV_ADDR 
ADC_TRIM_CVGPUVCORE_ NAYCONn PMIC_AUXADC_BIRGTVCORE_PFM_PEAK_               0x1
#define
 ee M_BAT_PLUGIN_PCRGTVCORE_PFM_PEAK_ PMIC_AUXADC_AVG_NUM_LBAT_S _8IC_AUXADC_AVG_RGTVCORE_SONIC PFM_PEAK_DC_DIG_3_DIG_MINOR_REV
ADC_TRIM_CVGPUVCORE_ NAYCONn PMIC_AUXADC_BIRGTVCORE_SONIC PFM_PEAK_                   ineee M_BAT_PLUGIN_PCRGTVCORE_SONIC PFM_PEAK_H9_MASK         _NUe U0n PMIC_AUXADC_BIRGTVCORE_UG_SR              \
	IC_AUX
  \   \

ADC_TRIM_CVGPUVCORE_ NAYCONn3MIC_AUXADC_TS_RGTVCORE_UG_SR fine PMIC_AUXADLT_SEL_MASK eineee 3MIC_AUXADC_TS_RGTVCORE_UG_SR SHIFT                   6


 

P0IC_AUXADC_AVG_RGTVCORE_LG_SR              \
	IC_AUX
  \   \

ADC_TRIM_CVGPUVCORE_ NAYCONn3MIC_AUXADC_TS_RGTVCORE_LG_SR fine PMIC_AUXADLT_SEL_MASK eineee 3MIC_AUXADC_TS_RGTVCORE_LG_SR SHIFT                   6


 

  PMIC_AUXADC_BIRGTVCORE_VDIFF GROUND MP_ADDR               \

ADC_TRIM_CVGPUVCORE_ NAYCONn3MIC_AUXADC_TS_RGTVCORE_VDIFF GROUND MP_                  _MAAe PMIC_AUXADC_CK_RGTVCORE_VDIFF GROUND MP_SHIFT                x4_BAT_PLUGIN_PCRGTVCORE_FCCM                  \
	MT6359 \
  \
ADC_TRIM_CVGPUVCORE_ NAYCONn3MIC_AUXADC_TS_RGTVCORE_FCCM                0x1
#define
#defiAe PMIC_AUXADC_CK_RGTVCORE_FCCM SHIFT                   6






L5_BAT_PLUGIN_PCRGTVCORE_NONAUDIBLE_                          
ADC_TRIM_CVGPUVCORE_ NAYCONn3MIC_AUXADC_TS_RGTVCORE_NONAUDIBLE_                       0xMee Y_BAT_PLUGIN_PCRGTVCORE_NONAUDIBLE_   H9_MASK         _NUe PM
6_BAT_PLUGIN_PCRGTVCORE_RETENTIONYE                         \
ADC_TRIM_CVGPUVCORE_ NAYCONn3MIC_AUXADC_TS_RGTVCORE_RETENTIONYE                      0xMAAe PMIC_AUXADC_CK_RGTVCORE_RETENTIONYE   PMIC_AUXADC_AVG_NUe   U
MIC_AUXADC_ADC_RGTVCORE_RSVH                        \
	MT6335
ADC_TRIM_CVGPUVCORE_ NAYCONn3MIC_AUXADC_TS_RGTVCORE_RSVH                0x1
#define
#defi_e PMIC_AUXADC_AVG_RGTVCORE_RSVH SHIFT                   6






L8IC_AUXADC_AVG_RGTVCORE_RSVP_ADDR               \
	\
	
	I    
ADC_TRIM_CVGPUVCORE_ NAYCONn4_BAT_PLUGIN_PCRGTVCORE_RSVP_               0x1
#defineine  __e PMIC_AUXADC_AVG_RGTVCORE_RSVP_                3
#defi  0xe Ue 
 PMIC_AUXADC_TRRGSTVCORE_OC_STATU                     \
	MT6

ADC_TRIM_CVGPUVCORE_ NAYCONn4_BAT_PLUGIN_PCRGSTVCORE_OC_STATU                         xMAee Y_BAT_PLUGIN_PCRGSTVCORE_OC_STATU   PMIC_AUXADC_AVG_NUM_LB LBM8IC_AUXADC_AVG_RGSTVCORE_DT  MO  DC_DIG_3_DIG_MINOR_REV_ADDR 
ADC_TRIM_CVGPUVCORE_ NAYCONn4_BAT_PLUGIN_PCRGSTVCORE_DT  MO                 0x1
#define
 ee Y_BAT_PLUGIN_PCRGSTVCORE_DT  MO                  3
#defi  0xeM9IC_AUXADC_AVG_RGTVCORE_DIGMO   MP_ADDR               \
	\
	

ADC_TRIM_CVGPUVCORE_ NAYCONn4_BAT_PLUGIN_PCRGTVCORE_DIGMO   MP_                       xMAee MIC_AUXADC_ADC_RGTVCORE_DIGMO   MP_                3
#defi  0 n0IC_AUXADC_AVG_RGTVGPUVCORE_TMDP_ADDR               \
	\
	
	I ADC_TRIM_CVGPUVCORE_ NAYCONn4_BAT_PLUGIN_PCRGTVGPUVCORE_TMDP_               0x1
#defineinee Y_BAT_PLUGIN_PCRGTVGPUVCORE_TMDP_ PMIC_AUXADC_AVG_NUM_LB LBNUen5_BAT_PLUGIN_PCRGTVCORE_RCB                        \
	MT6335
 ADC_TRIM_CVGPUVCORE_ NAYCONn5_BAT_PLUGIN_PCRGTVCORE_RCB                0x1
#define
#definee MIC_AUXADC_ADC_RGTVCORE_RCB SHIFT                   6






PP0IC_AUXADC_AVG_RGTVCORE_VBAT_LOW_DI                     \
	MT ADC_TRIM_CVGPUVCORE_ NAYCONn5_BAT_PLUGIN_PCRGTVCORE_VBAT_LOW_DI                      0xMAAe PMIC_AUXADC_CK_RGTVCORE_VBAT_LOW_DI  H9_MASK         _NUeP_  _3MIC_AUXADC_TS_RGTVCORE_VBAT_HI_DI                     \
	MT6 ADC_TRIM_CVGPUVCORE_ NAYCONn5_BAT_PLUGIN_PCRGTVCORE_VBAT_HI_DI                         xMAe PMIC_AUXADC_CK_RGTVCORE_VBAT_HI_DI   PMIC_AUXADC_AVG_NUM_LB Lx4_BAT_PLUGIN_PCRGTVCORE_VOUT_HI_DI                     \
	MT6 ADC_TRIM_CVGPUVCORE_ NAYCONn5_BAT_PLUGIN_PCRGTVCORE_VOUT_HI_DI                         xMAe PMIC_AUXADC_CK_RGTVCORE_VOUT_HI_DI   PMIC_AUXADC_AVG_NUM_LB LL5_BAT_PLUGIN_PCRGTVCORE_VDIFF OFF                           6 ADC_TRIM_CVGPUVCORE_ NAYCONn5_BAT_PLUGIN_PCRGTVCORE_VDIFF OFF                0x1
#define
Ae PMIC_AUXADC_CK_RGTVCORE_VDIFF OFF  PMIC_AUXADC_AVG_NUM_LB LBM
6_BAT_PLUGIN_PCRGTVCORE_VDIFFC P E                         \6 ADC_TRIM_CVGPUVCORE_ NAYCONn5_BAT_PLUGIN_PCRGTVCORE_VDIFFC P E                      0xMA
Ae PMIC_AUXADC_CK_RGTVCORE_VDIFFC P E  H9_MASK         _NUe P_ 

MIC_AUXADC_ADC_RGTVCORE_DAC VREF_1P1V E                       ADC_TRIM_CVGPUVCORE_ NAYCONn5_BAT_PLUGIN_PCRGTVCORE_DAC VREF_1P1V E                 0x1
#ee Y_BAT_PLUGIN_PCRGTVCORE_DAC VREF_1P1V E   PMIC_AUXADC_AVG_NUML8IC_AUXADC_AVG_RGTVCORE_DAC VREF_1P2V E                       ADC_TRIM_CVGPUVCORE_ NAYCONn5_BAT_PLUGIN_PCRGTVCORE_DAC VREF_1P2V E                 0x1
#ee Y_BAT_PLUGIN_PCRGTVCORE_DAC VREF_1P2V E   PMIC_AUXADC_AVG_NUMM9IC_AUXADC_AVG_RGTVGPUVCORE_DIFF P_ADDR               \
	\
	

ADC_TRIM_CVGPUVCORE_ NAYCONn5_BAT_PLUGIN_PCRGTVGPUVCORE_DIFF P_               0x1
#define
e PMIC_AUXADC_CK_RGTVGPUVCORE_DIFF P_                3
#defi  0 n0IC_AUXADC_AVG_RGTVGPUVCORE_SR_VBAT_                       \6 ADC_TRIM_CVGPUVCORE_ NAYCONn6_BAT_PLUGIN_PCRGTVGPUVCORE_SR_VBAT_                       xMAe PMIC_AUXADC_CK_RGTVGPUVCORE_SR_VBAT_H9_MASK         _NUe P_ 6
 PMIC_AUXADC_TRRGTVGPUVCORE_CONFT  LAT_RSVH                   ADC_TRIM_CVGPUVCORE_ NAYCONn6_BAT_PLUGIN_PCRGTVGPUVCORE_CONFT  LAT_RSVH                   e PMIC_AUXADC_CK_RGTVGPUVCORE_CONFT  LAT_RSVH H9_MASK         _NPMIC_AUXADC_CK_RGTVGPUVCORE_RECONFT  RSVH                     ADC_TRIM_CVGPUVCORE_ NAYCONn6_BAT_PLUGIN_PCRGTVGPUVCORE_RECONFT  RSVH                0x1
#e PMIC_AUXADC_CK_RGTVGPUVCORE_RECONFT  RSVH H9_MASK         _NUe PMIC_AUXADC_BIRGTVGPUVCORE_RECONFT  E                        ADC_TRIM_CVGPUVCORE_ NAYCONn6_BAT_PLUGIN_PCRGTVGPUVCORE_RECONFT  E                      0xe PMIC_AUXADC_CK_RGTVGPUVCORE_RECONFT  E  H9_MASK         _NUe P3MIC_AUXADC_TS_RGS_3PH1TVGPU11_DIGCF  E                       ADC_TRIM_CVGPUVCORE_ NAYCONn6_BAT_PLUGIN_PCRGS_3PH1TVGPU11_DIGCF  E                 0x1
#ee Y_BAT_PLUGIN_PCRGS_3PH1TVGPU11_DIGCF  E  H9_MASK         _NUe 4_BAT_PLUGIN_PCRGS_3PH2TVCORE_DIGCF  E                        ADC_TRIM_CVGPUVCORE_ NAYCONn6_BAT_PLUGIN_PCRGS_3PH2TVCORE_DIGCF  E                      0xe PMIC_AUXADC_CK_RGS_3PH2TVCORE_DIGCF  E  H9_MASK         _NUe P5_BAT_PLUGIN_PCRGS_3PH3TVGPU12_DIGCF  E                       ADC_TRIM_CVGPUVCORE_ NAYCONn6_BAT_PLUGIN_PCRGS_3PH3TVGPU12_DIGCF  E                 0x1
#ee Y_BAT_PLUGIN_PCRGS_3PH3TVGPU12_DIGCF  E  H9_MASK         _NUe 6_BAT_PLUGIN_PCRGTVPROC1_SR_VBAT_                       \6    ADC_TRIM_CVPROC1_ NAYCON0IC_AUXADC_AVG_RGTVPROC1_SR_VBAT_               0x1
#defineinee Y_BAT_PLUGIN_PCRGTVPROC1_SR_VBAT_                3
#defi  0xe 0IC_AUXADC_AVG_RGTVPROC1_NDIS_                          \
	MT6ADC_TRIM_CVPROC1_ NAYCON0IC_AUXADC_AVG_RGTVPROC1_NDIS_                  0x1
#defineinee Y_BAT_PLUGIN_PCRGTVPROC1_NDIS_    PMIC_AUXADC_AVG_NUM_LB LBNUen_BAT_PLUGIN_PCRGTVPROC1_PWM_RS_RAMP E                        ADC_TRIM_CVPROC1_ NAYCON0IC_AUXADC_AVG_RGTVPROC1_PWM_RS_RAMP E                      0xe PMIC_AUXADC_CK_RGTVPROC1_PWM_RS_RAMP E   PMIC_AUXADC_AVG_NUM_L PMIC_AUXADC_BIRGTVPROC1_SLEEP_TIM                            ADC_TRIM_CVPROC1_ NAYCON0IC_AUXADC_AVG_RGTVPROC1_SLEEP_TIM                         xMAe 3MIC_AUXADC_TS_RGTVPROC1_SLEEP_TIM   PMIC_AUXADC_AVG_NUM_LB LB3MIC_AUXADC_TS_RGTVPROC1_LOOP MP_DI                     \
	MT6ADC_TRIM_CVPROC1_ NAYCON0IC_AUXADC_AVG_RGTVPROC1_LOOP MP_DI                      0xMASe PMIC_AUXADC_CK_RGTVPROC1_LOOP MP_DI   PMIC_AUXADC_AVG_NUM_LB L5_BAT_PLUGIN_PCRGTVPROC1_RAMP AC DC_DIG_3_DIG_MINOR_REV_ADDR 
ADC_TRIM_CVPROC1_ NAYCON0IC_AUXADC_AVG_RGTVPROC1_RAMP AC                0x1
#defineinee Y_BAT_PLUGIN_PCRGTVPROC1_RAMP AC  PMIC_AUXADC_AVG_NUM_LB LBNUe6_BAT_PLUGIN_PCRGTVPROC1_TB_DI                     \
	MT6
	MT6ADC_TRIM_CVPROC1_ NAYCON0IC_AUXADC_AVG_RGTVPROC1_TB_DI  fine PMIC_AUXADLT_SEL_MASK edee PMIC_AUXADC_CK_RGTVPROC1_TB_DI  SHIFT                   6




MIC_AUXADC_ADC_RGTVPROC1_TB_PFM_OFF                           ADC_TRIM_CVPROC1_ NAYCON0IC_AUXADC_AVG_RGTVPROC1_TB_PFM_OFF                        xMAe PMIC_AUXADC_CK_RGTVPROC1_TB_PFM_OFF  PMIC_AUXADC_AVG_NUM_LB LB8IC_AUXADC_AVG_RGTVPROC1_TB_VREF MP_ADDR               \
	\
	
ADC_TRIM_CVPROC1_ NAYCON0IC_AUXADC_AVG_RGTVPROC1_TB_VREF MP_                       xMAe 3MIC_AUXADC_TS_RGTVPROC1_TB_VREF MP_ PMIC_AUXADC_AVG_NUM_LB LB9IC_AUXADC_AVG_RGTVPROC1_TONYEXTEND_                          ADC_TRIM_CVPROC1_ NAYCON0IC_AUXADC_AVG_RGTVPROC1_TONYEXTEND_                       0xMe PMIC_AUXADC_CK_RGTVPROC1_TONYEXTEND_   _3_DSN_CBS_SHIFT       nPMIC_AUXADC_CK_RGTVPROC1_URT_                          \
	MT6 ADC_TRIM_CVPROC1_ NAYCON0IC_AUXADC_AVG_RGTVPROC1_URT_   fine PMIC_AUXADLT_SEL_MASK edee PMIC_AUXADC_CK_RGTVPROC1_URT_    PMIC_AUXADC_AVG_NUM_LB LBNUe n2_BAT_PLUGIN_PCRGTVPROC1_DUMMY_LOAD_                          ADC_TRIM_CVPROC1_ NAYCON0IC_AUXADC_AVG_RGTVPROC1_DUMMY_LOAD_                       0xMe PMIC_AUXADC_CK_RGTVPROC1_DUMMY_LOAD_   _3_DSN_CBS_SHIFT       n3MIC_AUXADC_TS_RGTVPROC1_OVP E                           \MT6 ADC_TRIM_CVPROC1_ NAYCON0IC_AUXADC_AVG_RGTVPROC1_OVP E  fine PMIC_AUXADLT_SEL_MASK edee PMIC_AUXADC_CK_RGTVPROC1_OVP E   PMIC_AUXADC_AVG_NUM_LB LBNUeLn4_BAT_PLUGIN_PCRGTVPROC1_OVP VREF MP_ADDR               \
	\
	ADC_TRIM_CVPROC1_ NAYCON0IC_AUXADC_AVG_RGTVPROC1_OVP VREF MP_                       xMe PMIC_AUXADC_CK_RGTVPROC1_OVP VREF MP_ PMIC_AUXADC_AVG_NUM_LB Ln5_BAT_PLUGIN_PCRGTVPROC1_OC                         \
	MT63   ADC_TRIM_CVPROC1_ NAYCONPMIC_AUXADC_CK_RGTVPROC1_OC                 0x1
#define
#deinee MIC_AUXADC_ADC_RGTVPROC1_OC  SHIFT                   6






PPMIC_AUXADC_CK_RGTVPROC1_OC                   \
	MT6359 \
  \
ADC_TRIM_CVPROC1_ NAYCONPMIC_AUXADC_CK_RGTVPROC1_OC                 0x1
#define
#defiee MIC_AUXADC_ADC_RGTVPROC1_OC  SHIFT                   6






P4_BAT_PLUGIN_PCRGTVPROC1_PFM_PEAK_DC_DIG_3_DIG_MINOR_REV_ADDR ADC_TRIM_CVPROC1_ NAYCONPMIC_AUXADC_CK_RGTVPROC1_PFM_PEAK_               0x1
#define
 e MIC_AUXADC_AVG_RGTVPROC1_PFM_PEAK_SHIFT                   6


MIC_AUXADC_ADC_RGTVPROC1_SONIC PFM_PEAK_DC_DIG_3_DIG_MINOR_REVADC_TRIM_CVPROC1_ NAYCONPMIC_AUXADC_CK_RGTVPROC1_SONIC PFM_PEAK_                   inee M_BAT_PLUGIN_PCRGTVPROC1_SONIC PFM_PEAK_H9_MASK         _NUe UnY_BAT_PLUGIN_PCRGSTVPROC1_OC_STATU                     \
	MT6
ADC_TRIM_CVPROC1_ NAYCONPMIC_AUXADC_CK_RGSTVPROC1_OC_STATU                         xMAe PMIC_AUXADC_CK_RGSTVPROC1_OC_STATU                  3
#defi  0n5_BAT_PLUGIN_PCRGS_VPROC1_DT  MO  DC_DIG_3_DIG_MINOR_REV_ADDR ADC_TRIM_CVPROC1_ NAYCON2_BAT_PLUGIN_PCRGS_VPROC1_DT  MO                 0x1
#define
 e PMIC_AUXADC_CK_RGSTVPROC1_DT  MO  SHIFT                   6


9IC_AUXADC_AVG_RGTVPROC1_UG_SR              \
	IC_AUX
  \   \
ADC_TRIM_CVPROC1_ NAYCON2_BAT_PLUGIN_PCRGTVPROC1_UG_SR fine PMIC_AUXADLT_SEL_MASK einee 3MIC_AUXADC_TS_RGTVPROC1_UG_SR  PMIC_AUXADC_AVG_NUM_LB LBNUe  n0IC_AUXADC_AVG_RGTVPROC1_LG_SR              \
	IC_AUX
  \   \
ADC_TRIM_CVPROC1_ NAYCON2_BAT_PLUGIN_PCRGTVPROC1_LG_SR fine PMIC_AUXADLT_SEL_MASK einee 3MIC_AUXADC_TS_RGTVPROC1_LG_SR  PMIC_AUXADC_AVG_NUM_LB LBNUe 0n PMIC_AUXADC_BIRGTVPROC1_TMDP_ADDR               \
	\
	
	I  \
ADC_TRIM_CVPROC1_ NAYCON2_BAT_PLUGIN_PCRGTVPROC1_TMDP_               0x1
#defineine xMe PMIC_AUXADC_CK_RGTVPROC1_TMDP_ PMIC_AUXADC_AVG_NUM_LB LBNUe eLn4_BAT_PLUGIN_PCRGTVPROC1_FUGO  DC_DIG_3_DIG_MINOR_REV_ADDR 
	
ADC_TRIM_CVPROC1_ NAYCON2_BAT_PLUGIN_PCRGTVPROC1_FUGO  fine PMIC_AUXADLT_SEL_MASK einee Y_BAT_PLUGIN_PCRGTVPROC1_FUGO   PMIC_AUXADC_AVG_NUM_LB LBNUe 0n5_BAT_PLUGIN_PCRGTVPROC1_FLGO  DC_DIG_3_DIG_MINOR_REV_ADDR 
	
ADC_TRIM_CVPROC1_ NAYCON3MIC_AUXADC_TS_RGTVPROC1_FLGO  fine PMIC_AUXADLT_SEL_MASK einee Y_BAT_PLUGIN_PCRGTVPROC1_FLGO  SHIFT                   6





0IC_AUXADC_AVG_RGTVPROC1_FCCM                  \
	MT6359 \
  \ADC_TRIM_CVPROC1_ NAYCON3MIC_AUXADC_TS_RGTVPROC1_FCCM                0x1
#define
#defie PMIC_AUXADC_CK_RGTVPROC1_FCCM  PMIC_AUXADC_AVG_NUM_LB LBNUe eLn_BAT_PLUGIN_PCRGTVPROC1_NONAUDIBLE_                          ADC_TRIM_CVPROC1_ NAYCON3MIC_AUXADC_TS_RGTVPROC1_NONAUDIBLE_                       0xMe PMIC_AUXADC_CK_RGTVPROC1_NONAUDIBLE_    PMIC_AUXADC_AVG_NUM_LB2_BAT_PLUGIN_PCRGTVPROC1_RETENTIONYE                         \ADC_TRIM_CVPROC1_ NAYCON3MIC_AUXADC_TS_RGTVPROC1_RETENTIONYE                      0xMAe PMIC_AUXADC_CK_RGTVPROC1_RETENTIONYE   PMIC_AUXADC_AVG_NUM_LB 3MIC_AUXADC_TS_RGTVPROC1_VDIFF GROUND MP_ADDR               \
ADC_TRIM_CVPROC1_ NAYCON3MIC_AUXADC_TS_RGTVPROC1_VDIFF GROUND MP_                  _MAe PMIC_AUXADC_CK_RGTVPROC1_VDIFF GROUND MP_H9_MASK         _NUe 4_BAT_PLUGIN_PCRGTVPROC1_DT MO   MP_ADDR               \
	\
	
ADC_TRIM_CVPROC1_ NAYCON3MIC_AUXADC_TS_RGTVPROC1_DIGMO   MP_                       xMAe MIC_AUXADC_ADC_RGTVPROC1_DIGMO   MP_ PMIC_AUXADC_AVG_NUM_LB LL5_BAT_PLUGIN_PCRGTVPROC1_RSVH                        \
	MT6335ADC_TRIM_CVPROC1_ NAYCON4_BAT_PLUGIN_PCRGTVPROC1_RSVH                0x1
#define
#defie PMIC_AUXADC_AVG_RGTVPROC1_RSVH SHIFT                   6


 

P0IC_AUXADC_AVG_RGTVPROC1_RSVP_ADDR               \
	\
	
	I  \
ADC_TRIM_CVPROC1_ NAYCON4_BAT_PLUGIN_PCRGTVPROC1_RSVP_               0x1
#defineine  _e PMIC_AUXADC_AVG_RGTVPROC1_RSVP_SHIFT                   6






8IC_AUXADC_AVG_RGTVPROC1_RCB                        \
	MT6335
ADC_TRIM_CVPROC1_ NAYCON5_BAT_PLUGIN_PCRGTVPROC1_RCB                0x1
#define
#deinee MIC_AUXADC_ADC_RGTVPROC1_RCB SHIFT                   6






PPMIC_AUXADC_CK_RGTVPROC1_VDIFFC P E                         \6ADC_TRIM_CVPROC1_ NAYCON5_BAT_PLUGIN_PCRGTVPROC1_VDIFFC P E                      0xMA
e PMIC_AUXADC_CK_RGTVPROC1_VDIFFC P E                  3
#defi  4_BAT_PLUGIN_PCRGTVPROC1_VBAT_HI_DI                     \
	MT6ADC_TRIM_CVPROC1_ NAYCON5_BAT_PLUGIN_PCRGTVPROC1_VBAT_HI_DI                         xMe PMIC_AUXADC_CK_RGTVPROC1_VBAT_HI_DI   PMIC_AUXADC_AVG_NUM_LB L5_BAT_PLUGIN_PCRGTVPROC1_VBAT_LOW_DI                     \
	MTADC_TRIM_CVPROC1_ NAYCON5_BAT_PLUGIN_PCRGTVPROC1_VBAT_LOW_DI                      0xMAe PMIC_AUXADC_CK_RGTVPROC1_VBAT_LOW_DI  H9_MASK         _NUe PM
6_BAT_PLUGIN_PCRGTVPROC1_VOUT_HI_DI                     \
	MT6ADC_TRIM_CVPROC1_ NAYCON5_BAT_PLUGIN_PCRGTVPROC1_VOUT_HI_DI                         xMe PMIC_AUXADC_CK_RGTVPROC1_VOUT_HI_DI   PMIC_AUXADC_AVG_NUe   U
MIC_AUXADC_ADC_RGTVPROC1_DAC VREF_1P1V E                      ADC_TRIM_CVPROC1_ NAYCON5_BAT_PLUGIN_PCRGTVPROC1_DAC VREF_1P1V E                 0x1
#e PMIC_AUXADC_CK_RGTVPROC1_DAC VREF_1P1V E   PMIC_AUXADC_AVG_NUM8IC_AUXADC_AVG_RGTVPROC1_DAC VREF_1P2V E                      ADC_TRIM_CVPROC1_ NAYCON5_BAT_PLUGIN_PCRGTVPROC1_DAC VREF_1P2V E                 0x1
#e PMIC_AUXADC_CK_RGTVPROC1_DAC VREF_1P2V E   PMIC_AUXADC_AVG_NUM9IC_AUXADC_AVG_RGTVPROC1_VDIFF OFF                            ADC_TRIM_CVPROC1_ NAYCON5_BAT_PLUGIN_PCRGTVPROC1_VDIFF_OFF                        xMAee Y_BAT_PLUGIN_PCRGTVPROC1_VDIFF_OFF                 3
#defi  0 n0IC_AUXADC_AVG_BUCK_ NA0_ELR_L                          \
	MT6ADC_TRIM_CBUCK_ NA0_ELR_NUMIC_AUXADC_AVG_BUCK_ NA0_ELR_L                  0x1
#define
 ee MFIC_AUXADC_AVG_BUCK_ NA0_ELR_L                   3
#defi  0xe 0IC_AUXADC_AVG_RGTVGPU11_DRIVER_SR TRIM                  \
	MTADC_TRIM_CSMPS_ELR_0IC_AUXADC_AVG_RGTVGPU11_DRIVER_SR TRIM                    inee MIC_AUXADC_ADC_RGTVGPU11_DRIVER_SR TRIM                 3
#def0IC_AUXADC_AVG_RGTVGPU11_CCOM                   \
	MT6359 \
  ADC_TRIM_CSMPS_ELR_0IC_AUXADC_AVG_RGTVGPU11_CCOM  fine PMIC_AUXADLT_SEL_MASK einee 3MIC_AUXADC_TS_RGTVGPU11_CCOM  SHIFT                   6


 

3MIC_AUXADC_TS_RGTVGPU11_RCOM                   \
	MT6359 \
  ADC_TRIM_CSMPS_ELR_0IC_AUXADC_AVG_RGTVGPU11_RCOM  fine PMIC_AUXADLT_SEL_MASK einee MIC_AUXADC_AVG_RGTVGPU11_RCOM  SHIFT                   6


 

5_BAT_PLUGIN_PCRGTVGPU11_RAMP SL                   \
	MT6359 \ADC_TRIM_CSMPS_ELR_0IC_AUXADC_AVG_RGTVGPU11_RAMP SL                 0x1
#define
 e MIC_AUXADC_ADC_RGTVGPU11_RAMP SL  SHIFT                   6


9IC_AUXADC_AVG_RGTVGPU11_NLIM TRIM                  \
	MT359 \ADC_TRIM_CSMPS_ELR_0IC_AUXADC_AVG_RGTVGPU11_NLIM TRIM                        xMAee MIC_AUXADC_AVG_RGTVGPU11_NLIM TRIM                 3
#defi  0 n PMIC_AUXADC_BIRGTVGPU12_DRIVER_SR TRIM                  \
	MTADC_TRIM_CSMPS_ELR_PMIC_AUXADC_CK_RGTVGPU12_DRIVER_SR TRIM                    inee MIC_AUXADC_ADC_RGTVGPU12_DRIVER_SR TRIM                 3
#def0IC_AUXADC_AVG_RGTVGPU12_CCOM                   \
	MT6359 \
  ADC_TRIM_CSMPS_ELR_PMIC_AUXADC_CK_RGTVGPU12_CCOM  fine PMIC_AUXADLT_SEL_MASK einee 3MIC_AUXADC_TS_RGTVGPU12_CCOM  SHIFT                   6


 

3MIC_AUXADC_TS_RGTVGPU12_RCOM                   \
	MT6359 \
  ADC_TRIM_CSMPS_ELR_PMIC_AUXADC_CK_RGTVGPU12_RCOM  fine PMIC_AUXADLT_SEL_MASK einee MIC_AUXADC_AVG_RGTVGPU12_RCOM  SHIFT                   6


 

5_BAT_PLUGIN_PCRGTVGPU12_RAMP SL                   \
	MT6359 \ADC_TRIM_CSMPS_ELR_Y_BAT_PLUGIN_PCRGTVGPU12_RAMP SL                 0x1
#define
 e MIC_AUXADC_ADC_RGTVGPU12_RAMP SL  SHIFT                   6


9IC_AUXADC_AVG_RGTVGPU12_NLIM TRIM                  \
	MT359 \ADC_TRIM_CSMPS_ELR_PMIC_AUXADC_CK_RGTVGPU12_NLIM TRIM                        xMAee MIC_AUXADC_AVG_RGTVGPU12_NLIM TRIM                 3
#defi  0 n PMIC_AUXADC_BIRGTVCORE_DRIVER_SR TRIM                  \
	MT\ADC_TRIM_CSMPS_ELR_ PMIC_AUXADC_BIRGTVCORE_DRIVER_SR TRIM                     0xMe MIC_AUXADC_ADC_RGTVCORE_DRIVER_SR TRIM                 3
#defP0IC_AUXADC_AVG_RGTVCORE_CCOM                   \
	MT6359 \
  \ADC_TRIM_CSMPS_ELR_ PMIC_AUXADC_BIRGTVCORE_CCOM  fine PMIC_AUXADLT_SEL_MASK eineee 3MIC_AUXADC_TS_RGTVCORE_CCOM  SHIFT                   6


 

_3MIC_AUXADC_TS_RGTVCORE_RCOM                   \
	MT6359 \
  \ADC_TRIM_CSMPS_ELR_ PMIC_AUXADC_BIRGTVCORE_RCOM  fine PMIC_AUXADLT_SEL_MASK eineee M_BAT_PLUGIN_PCRGTVCORE_RCOM  SHIFT                   6


 

L5_BAT_PLUGIN_PCRGTVCORE_RAMP SL                   \
	MT6359 \\ADC_TRIM_CSMPS_ELR_ PMIC_AUXADC_BIRGTVCORE_RAMP SL                 0x1
#define
 ee MIC_AUXADC_ADC_RGTVCORE_RAMP SL  SHIFT                   6


M9IC_AUXADC_AVG_RGTVCORE_NLIM TRIM                  \
	MT359 \\ADC_TRIM_CSMPS_ELR_ PMIC_AUXADC_BIRGTVCORE_NLIM TRIM                        xMAeee M_BAT_PLUGIN_PCRGTVCORE_NLIM TRIM                 3
#defi  0  n PMIC_AUXADC_BIRGTVGPU11_CSNSL  TRIM                  \
	MT359ADC_TRIM_CSMPS_ELR_3MIC_AUXADC_TS_RGTVGPU11_CSNSL  TRIM                        xMe MIC_AUXADC_AVG_RGTVGPU11_CSNSL  TRIM                 3
#defi  0IC_AUXADC_AVG_RGTVGPU11_ZC TRIM                  \
	MT359 \\9ADC_TRIM_CSMPS_ELR_3MIC_AUXADC_TS_RGTVGPU11_ZC TRIM                0x1
#define
 ee 3MIC_AUXADC_TS_RGTVGPU11_ZC TRIM SHIFT                   6


M4_BAT_PLUGIN_PCRGTVGPU12_CSNSL  TRIM                  \
	MT359ADC_TRIM_CSMPS_ELR_4_BAT_PLUGIN_PCRGTVGPU12_CSNSL  TRIM                        xMe MIC_AUXADC_AVG_RGTVGPU12_CSNSL  TRIM                 3
#defi  0IC_AUXADC_AVG_RGTVGPU12_ZC TRIM                  \
	MT359 \\9ADC_TRIM_CSMPS_ELR_4_BAT_PLUGIN_PCRGTVGPU12_ZC TRIM                0x1
#define
 ee 3MIC_AUXADC_TS_RGTVGPU12_ZC TRIM SHIFT                   6


M4_BAT_PLUGIN_PCRGTVCORE_CSNSL  TRIM                  \
	MT3599ADC_TRIM_CSMPS_ELR_5_BAT_PLUGIN_PCRGTVCORE_CSNSL  TRIM                        xMee M_BAT_PLUGIN_PCRGTVCORE_CSNSL  TRIM                 3
#defi  P0IC_AUXADC_AVG_RGTVCORE_ZC TRIM                  \
	MT359 \\99ADC_TRIM_CSMPS_ELR_5_BAT_PLUGIN_PCRGTVCORE_ZC TRIM                0x1
#define
 eee 3MIC_AUXADC_TS_RGTVCORE_ZC TRIM SHIFT                   6


MM4_BAT_PLUGIN_PCRGTVGPU11_CSPSL  TRIM                  \
	MT359ADC_TRIM_CSMPS_ELR_6_BAT_PLUGIN_PCRGTVGPU11_CSPSL  TRIM                        xMe MIC_AUXADC_AVG_RGTVGPU11_CSPSL  TRIM                 3
#defi  0IC_AUXADC_AVG_RGTVGPU12_CSPSL  TRIM                  \
	MT359ADC_TRIM_CSMPS_ELR_MIC_AUXADC_ADC_RGTVGPU12_CSPSL  TRIM                        xMe MIC_AUXADC_AVG_RGTVGPU12_CSPSL  TRIM                 3
#defi  0IC_AUXADC_AVG_RGTVCORE_CSPSL  TRIM                  \
	MT3599ADC_TRIM_CSMPS_ELR_8IC_AUXADC_AVG_RGTVCORE_CSPSL  TRIM                        xMee M_BAT_PLUGIN_PCRGTVCORE_CSPSL  TRIM                 3
#defi  
 PMIC_AUXADC_TRRGTVGPUVCORE_PHIN TRIM                  \
	MT35ADC_TRIM_CSMPS_ELR_9IC_AUXADC_AVG_RGTVGPUVCORE_PHIN TRIM                     0xMAe MIC_AUXADC_AVG_RGTVGPUVCORE_PHIN TRIM                 3
#defi 0IC_AUXADC_AVG_RGTVPROC1_DRIVER_SR TRIM                  \
	MTADC_TRIM_CSMPS_ELR_P0IC_AUXADC_AVG_RGTVPROC1_DRIVER_SR TRIM                    inee MIC_AUXADC_ADC_RGTVPROC1_DRIVER_SR TRIM                 3
#def0IC_AUXADC_AVG_RGTVPROC1_CCOM                   \
	MT6359 \
  ADC_TRIM_CSMPS_ELR_P0IC_AUXADC_AVG_RGTVPROC1_CCOM  fine PMIC_AUXADLT_SEL_MASK einee 3MIC_AUXADC_TS_RGTVPROC1_CCOM  SHIFT                   6


 

3MIC_AUXADC_TS_RGTVPROC1_RCOM                   \
	MT6359 \
  ADC_TRIM_CSMPS_ELR_P0IC_AUXADC_AVG_RGTVPROC1_RCOM  fine PMIC_AUXADLT_SEL_MASK einee MIC_AUXADC_AVG_RGTVPROC1_RCOM  SHIFT                   6


 

5_BAT_PLUGIN_PCRGTVPROC1_RAMP SL                   \
	MT6359 \ADC_TRIM_CSMPS_ELR_Y0IC_AUXADC_AVG_RGTVPROC1_RAMP SL                 0x1
#define
 e MIC_AUXADC_ADC_RGTVPROC1_RAMP SL  SHIFT                   6


9IC_AUXADC_AVG_RGTVPROC1_NLIM TRIM                  \
	MT359 \ADC_TRIM_CSMPS_ELR_P0IC_AUXADC_AVG_RGTVPROC1_NLIM TRIM                        xMAee MIC_AUXADC_AVG_RGTVPROC1_NLIM TRIM                 3
#defi  0 n PMIC_AUXADC_BIRGTVPROC1_CSNSL  TRIM                  \
	MT359ADC_TRIM_CSMPS_ELR_nPMIC_AUXADC_CK_RGTVPROC1_CSNSL  TRIM                        xMe MIC_AUXADC_AVG_RGTVPROC1_CSNSL  TRIM                 3
#defi  0IC_AUXADC_AVG_RGTVPROC1_ZC TRIM                  \
	MT359 \\9ADC_TRIM_CSMPS_ELR_nPMIC_AUXADC_CK_RGTVPROC1_ZC TRIM                0x1
#define
 ee 3MIC_AUXADC_TS_RGTVPROC1_ZC TRIM SHIFT                   6


M4_BAT_PLUGIN_PCRGTVPROC1_CSPSL  TRIM                  \
	MT359ADC_TRIM_CSMPS_ELR_n PMIC_AUXADC_BIRGTVPROC1_CSPSL  TRIM                        xMe MIC_AUXADC_AVG_RGTVPROC1_CSPSL  TRIM                 3
#defi  0IC_AUXADC_AVG_RGTVS1 TRIMH                        \
	MT6335
9ADC_TRIM_CSMPS_ELR_n3MIC_AUXADC_TS_RGTVS1 TRIMH                0x1
#define
#definee MIC_AUXADC_AVG_RGTVS1 TRIMH SHIFT                   6






PP0IC_AUXADC_AVG_RGTVS2 TRIMH                        \
	MT6335
9ADC_TRIM_CSMPS_ELR_n3MIC_AUXADC_TS_RGTVS2 TRIMH                0x1
#define
#definee MIC_AUXADC_AVG_RGTVS2 TRIMH SHIFT                   6






PP4_BAT_PLUGIN_PCRGTVGPU11_TRIMH                        \
	MT633ADC_TRIM_CSMPS_ELR_n3MIC_AUXADC_TS_RGTVGPU11_TRIMH fine PMIC_AUXADLT_SEL_MASK einee MIC_AUXADC_AVG_RGTVGPU11_TRIMH SHIFT                   6





8IC_AUXADC_AVG_RGTVGPU12_TRIMH                        \
	MT633ADC_TRIM_CSMPS_ELR_n3MIC_AUXADC_TS_RGTVGPU12 TRIMH                0x1
#define
#defe MIC_AUXADC_AVG_RGTVGPU12_TRIMH SHIFT                   6





n PMIC_AUXADC_BIRGTVPROC2_TRIMH                        \
	MT633ADC_TRIM_CSMPS_ELR_n4_BAT_PLUGIN_PCRGTVPROC2 TRIMH                0x1
#define
#defe MIC_AUXADC_AVG_RGTVPROC2 TRIMH SHIFT                   6





0IC_AUXADC_AVG_RGTVPROC1_TRIMH                        \
	MT633ADC_TRIM_CSMPS_ELR_n4_BAT_PLUGIN_PCRGTVPROC1_TRIMH fine PMIC_AUXADLT_SEL_MASK einee MIC_AUXADC_AVG_RGTVPROC1_TRIMH SHIFT                   6





4_BAT_PLUGIN_PCRGTVCORE_TRIMH                        \
	MT6335ADC_TRIM_CSMPS_ELR_n4_BAT_PLUGIN_PCRGTVCORE_TRIMH fine PMIC_AUXADLT_SEL_MASK eineee M_BAT_PLUGIN_PCRGTVCORE_TRIMH SHIFT                   6






8IC_AUXADC_AVG_RGTVMODEM_TRIMH                        \
	MT633ADC_TRIM_CSMPS_ELR_n4_BAT_PLUGIN_PCRGTVMODEM_TRIMH fine PMIC_AUXADLT_SEL_MASK einee MIC_AUXADC_AVG_RGTVMODEM_TRIMH SHIFT                   6





n PMIC_AUXADC_BIRGTVPA TRIMH                        \
	MT6335
9ADC_TRIM_CSMPS_ELR_n5_BAT_PLUGIN_PCRGTVPA TRIMH                0x1
#define
#definee MIC_AUXADC_AVG_RGTVPA TRIMH SHIFT                   6






PP0IC_AUXADC_AVG_RGTVPU TRIMH                        \
	MT6335
9ADC_TRIM_CSMPS_ELR_n5_BAT_PLUGIN_PCRGTVPU TRIMH                0x1
#define
#definee MIC_AUXADC_AVG_RGTVPU TRIMH SHIFT                   6






PP4_BAT_PLUGIN_PCRGTVSRAM_PROC1_TRIMH                        \
	ADC_TRIM_CSMPS_ELR_n5_BAT_PLUGIN_PCRGTVSRAM_PROC1_TRIMH                        xMAe PMIC_AUXADC_AVG_RGTVSRAM_PROC1_TRIMH  PMIC_AUXADC_AVG_NUM_LB LB8IC_AUXADC_AVG_RGTVSRAM_PROC2_TRIMH                        \
	ADC_TRIM_CSMPS_ELR_n6_BAT_PLUGIN_PCRGTVSRAM_PROC2_TRIMH                        xMAe PMIC_AUXADC_AVG_RGTVSRAM_PROC2 TRIMH SHIFT                   6
0IC_AUXADC_AVG_RGTVSRAM_MD TRIMH                        \
	MT6ADC_TRIM_CSMPS_ELR_n6_BAT_PLUGIN_PCRGTVSRAM_MD TRIMH                0x1
#defineinee YMIC_AUXADC_AVG_RGTVSRAM_MD TRIMH SHIFT                   6



5_BAT_PLUGIN_PCRGTVSRAM_OTHERS TRIMH                        \
ADC_TRIM_CSMPS_ELR_n6_BAT_PLUGIN_PCRGTVSRAM_OTHERS TRIMH                        xMe PMIC_AUXADC_AVG_RGTVSRAM_OTHERS TRIMH  PMIC_AUXADC_AVG_NUM_LB Ln0IC_AUXADC_AVG_RGTVGPU11_TONYTRIM                  \
	MT359 \\ADC_TRIM_CSMPS_ELR_1MIC_AUXADC_ADC_RGTVGPU11_TONYTRIM                0x1
#define
 e 3MIC_AUXADC_AVG_RGTVGPU11_TON TRIM                 3
#defi ne
 eIC_AUXADC_AVG_RGTVGPU12_TONYTRIM                  \
	MT359 \\ADC_TRIM_CSMPS_ELR_1MIC_AUXADC_ADC_RGTVGPU12_TONYTRIM                0x1
#define
 e 3MIC_AUXADC_AVG_RGTVGPU12_TON TRIM                 3
#defi ne
 6_BAT_PLUGIN_PCRGTVCORE_TONYTRIM                  \
	MT359 \\\ADC_TRIM_CSMPS_ELR_18IC_AUXADC_AVG_RGTVCORE_TONYTRIM                0x1
#define
 ee 3M_BAT_PLUGIN_PCRGTVCORE_TON TRIM                 3
#defi ne
 
 PMIC_AUXADC_TRRGTVGPUVCORE_PH2_OFF                           ADC_TRIM_CSMPS_ELR_18IC_AUXADC_AVG_RGTVGPUVCORE_PH2_OFF                        xMAe PMIC_AUXADC_CK_RGTVGPUVCORE_PH2_OFF                 3
#defi ne6_BAT_PLUGIN_PCRGTVGPUVCORE_PH3TOFF                           ADC_TRIM_CSMPS_ELR_18IC_AUXADC_AVG_RGTVGPUVCORE_PH3_OFF                        xMAe PMIC_AUXADC_CK_RGTVGPUVCORE_PH3_OFF                 3
#defi neMIC_AUXADC_ADC_RGTVGPUVCORE_PG_FB3                  \
	MT359 \ADC_TRIM_CSMPS_ELR_P8IC_AUXADC_AVG_RGTVGPUVCORE_PG_FB3                0x1
#define
e PMIC_AUXADC_CK_RGTVGPUVCORE_PG_FB3  PMIC_AUXADC_AVG_NUM_LB LBM8IC_AUXADC_AVG_RGTVGPUVCORE_DAC  MP_ADDR               \
	\
	
ADC_TRIM_CSMPS_ELR_P8IC_AUXADC_AVG_RGTVGPUVCORE_DAC  MP_                       xMAe PMIC_AUXADC_CK_RGTVGPUVCORE_DAC  MP_ PMIC_AUXADC_AVG_NUM_LB LB9IC_AUXADC_AVG_RGTVPROC1_TONYTRIM                  \
	MT359 \\ADC_TRIM_CSMPS_ELR_18IC_AUXADC_AVG_RGTVPROC1_TONYTRIM                0x1
#define
 e 3MIC_AUXADC_AVG_RGTVPROC1_TONYTRIM                 3
#defi  0  n0IC_AUXADC_AVG_BUCK_ NA1_ NAYID                  \
	MT359 \\99ADC_TRIM_CBUCK_ NA1_DSNYIDIC_AUXADC_AVG_BUCK_ NA1_ NAYID                0x1
#define
 eee MFIC_AUXADC_AVG_BUCK_ NA1_ NAYID SHIFT                   6




0IC_AUXADC_AVG_BUCK_ NA1_DT  ID                  \
	MT359 \\99ADC_TRIM_CBUCK_ NA1_DSNYIDIC_AUXADC_AVG_BUCK_ NA1_DT  ID                0x1
#define
 eee MFIC_AUXADC_AVG_BUCK_ NA1_DT  ID SHIFT                   6




8IC_AUXADC_AVG_BUCK_ NA1_ NAYMINOR_REV                  \
	MT\ADC_TRIM_CBUCK_ NA1_DSNYREV0IC_AUXADC_AVG_BUCK_ NA1_ NAYMINOR_REV                    ineee M_BAT_PLUGIN_PCBUCK_ NA1_ NAYMINOR_REV                 3
#defP0IC_AUXADC_AVG_BUCK_ NA1_ NAYMAJOR_REV                  \
	MT\ADC_TRIM_CBUCK_ NA1_DSNYREV0IC_AUXADC_AVG_BUCK_ NA1_ NAYMAJOR_REV                    ineee M_BAT_PLUGIN_PCBUCK_ NA1_ NAYMAJOR_REV                 3
#defP4IC_AUXADC_AVG_BUCK_ NA1_DT  MINOR_REV                  \
	MT\ADC_TRIM_CBUCK_ NA1_DSNYREV0IC_AUXADC_AVG_BUCK_ NA1_DT  MINOR_REV                    ineee M_BAT_PLUGIN_PCBUCK_ NA1_DT  MINOR_REV                 3
#defP8IC_AUXADC_AVG_BUCK_ NA1_DT  MAJOR_REV                  \
	MT\ADC_TRIM_CBUCK_ NA1_DSNYREV0IC_AUXADC_AVG_BUCK_ NA1_DT  MAJOR_REV                    ineee M_BAT_PLUGIN_PCBUCK_ NA1_DT  MAJOR_REV                 3
#defPn PMIC_AUXADC_BIBUCK_ NA1_DSNYCB                     \
	MT6
	MTADC_TRIM_CBUCK_ NA1_DSNYDBIPMIC_AUXADC_BIBUCK_ NA1_DSNYCB                 0x1
#define
 ee 3MIC_AUXADC_TS_BUCK_ NA1_DSNYCB                  3
#defi ne
 
 PMIC_AUXADC_TRBUCK_ NA1_DSNYBIX                    \
	MT6
	MTADC_TRIM_CBUCK_ NA1_DSNYDBIPMIC_AUXADC_BIBUCK_ NA1_DSNYBIX                0x1
#define
 ee 3MIC_AUXADC_TS_BUCK_ NA1_DSNYBIX                 3
#defi ne
 
 PMIC_AUXADC_BIBUCK_ NA1_DSNYES                   \
	MT6359 \\ADC_TRIM_CBUCK_ NA1_DSNYDBIPMIC_AUXADC_BIBUCK_ NA1_DSNYES                 0x1
#define
 ee MFIC_AUXADC_AVG_BUCK_ NA1_DSNYES                  3
#defi ne
 
8IC_AUXADC_AVG_BUCK_ NA1_DSNYFPI                  \
	MT6359 \\ADC_TRIM_CBUCK_ NA1_DSNYFPIIC_AUXADC_AVG_BUCK_ NA1_DSNYFPI                0x1
#define
 ee MFIC_AUXADC_AVG_BUCK_ NA1_DSNYFPI                 3
#defi  0xe 0IC_AUXADC_AVG_RGTVPROC2_SR_VBAT_                       \6    ADC_TRIM_CVPROC2_ NAYCON0IC_AUXADC_AVG_RGTVPROC2_SR_VBAT_               0x1
#defineinee Y_BAT_PLUGIN_PCRGTVPROC2_SR_VBAT_                3
#defi  0xe 0IC_AUXADC_AVG_RGTVPROC2_NDIS_                          \
	MT6ADC_TRIM_CVPROC2_ NAYCON0IC_AUXADC_AVG_RGTVPROC2_NDIS_                  0x1
#defineinee Y_BAT_PLUGIN_PCRGTVPROC2_NDIS_    PMIC_AUXADC_AVG_NUM_LB LBNUen_BAT_PLUGIN_PCRGTVPROC2_PWM_RS_RAMP E                        ADC_TRIM_CVPROC2_ NAYCON0IC_AUXADC_AVG_RGTVPROC2_PWM_RS_RAMP E                      0xe PMIC_AUXADC_CK_RGTVPROC2_PWM_RS_RAMP E   PMIC_AUXADC_AVG_NUM_L PMIC_AUXADC_BIRGTVPROC2_SLEEP_TIM                            ADC_TRIM_CVPROC2_ NAYCON0IC_AUXADC_AVG_RGTVPROC2_SLEEP_TIM                         xMAe 3MIC_AUXADC_TS_RGTVPROC2_SLEEP_TIM   PMIC_AUXADC_AVG_NUM_LB LB3MIC_AUXADC_TS_RGTVPROC2_LOOP MP_DI                     \
	MT6ADC_TRIM_CVPROC2_ NAYCON0IC_AUXADC_AVG_RGTVPROC2_LOOP MP_DI                      0xMASe PMIC_AUXADC_CK_RGTVPROC2_LOOP MP_DI   PMIC_AUXADC_AVG_NUM_LB L5_BAT_PLUGIN_PCRGTVPROC2_RAMP AC DC_DIG_3_DIG_MINOR_REV_ADDR 
ADC_TRIM_CVPROC2_ NAYCON0IC_AUXADC_AVG_RGTVPROC2_RAMP AC                0x1
#defineinee Y_BAT_PLUGIN_PCRGTVPROC2_RAMP AC  PMIC_AUXADC_AVG_NUM_LB LBNUe6_BAT_PLUGIN_PCRGTVPROC2_TB_DI                     \
	MT6
	MT6ADC_TRIM_CVPROC2_ NAYCON0IC_AUXADC_AVG_RGTVPROC2_TB_DI  fine PMIC_AUXADLT_SEL_MASK edee PMIC_AUXADC_CK_RGTVPROC2_TB_DI  SHIFT                   6




MIC_AUXADC_ADC_RGTVPROC2_TB_PFM_OFF                           ADC_TRIM_CVPROC2_ NAYCON0IC_AUXADC_AVG_RGTVPROC2_TB_PFM_OFF                        xMAe PMIC_AUXADC_CK_RGTVPROC2_TB_PFM_OFF  PMIC_AUXADC_AVG_NUM_LB LB8IC_AUXADC_AVG_RGTVPROC2_TB_VREF MP_ADDR               \
	\
	
ADC_TRIM_CVPROC2_ NAYCON0IC_AUXADC_AVG_RGTVPROC2_TB_VREF MP_                       xMAe 3MIC_AUXADC_TS_RGTVPROC2_TB_VREF MP_ PMIC_AUXADC_AVG_NUM_LB LB9IC_AUXADC_AVG_RGTVPROC2_TONYEXTEND_                          ADC_TRIM_CVPROC2_ NAYCON0IC_AUXADC_AVG_RGTVPROC2_TONYEXTEND_                       0xMe PMIC_AUXADC_CK_RGTVPROC2_TONYEXTEND_   _3_DSN_CBS_SHIFT       nPMIC_AUXADC_CK_RGTVPROC2_URT_                          \
	MT6 ADC_TRIM_CVPROC2_ NAYCON0IC_AUXADC_AVG_RGTVPROC2_URT_   fine PMIC_AUXADLT_SEL_MASK edee PMIC_AUXADC_CK_RGTVPROC2_URT_    PMIC_AUXADC_AVG_NUM_LB LBNUe n2_BAT_PLUGIN_PCRGTVPROC2_DUMMY_LOAD_                          ADC_TRIM_CVPROC2_ NAYCON0IC_AUXADC_AVG_RGTVPROC2_DUMMY_LOAD_                       0xMe PMIC_AUXADC_CK_RGTVPROC2_DUMMY_LOAD_   _3_DSN_CBS_SHIFT       n3MIC_AUXADC_TS_RGTVPROC2_OVP E                           \MT6 ADC_TRIM_CVPROC2_ NAYCON0IC_AUXADC_AVG_RGTVPROC2_OVP E  fine PMIC_AUXADLT_SEL_MASK edee PMIC_AUXADC_CK_RGTVPROC2_OVP E   PMIC_AUXADC_AVG_NUM_LB LBNUeLn4_BAT_PLUGIN_PCRGTVPROC2_OVP VREF MP_ADDR               \
	\
	ADC_TRIM_CVPROC2_ NAYCON0IC_AUXADC_AVG_RGTVPROC2_OVP VREF MP_                       xMe PMIC_AUXADC_CK_RGTVPROC2_OVP VREF MP_ PMIC_AUXADC_AVG_NUM_LB Ln5_BAT_PLUGIN_PCRGTVPROC2_OC                         \
	MT63   ADC_TRIM_CVPROC2_ NAYCONPMIC_AUXADC_CK_RGTVPROC2_OC                 0x1
#define
#deinee MIC_AUXADC_ADC_RGTVPROC2_OC  SHIFT                   6






PPMIC_AUXADC_CK_RGTVPROC2_OC                   \
	MT6359 \
  \
ADC_TRIM_CVPROC2_ NAYCONPMIC_AUXADC_CK_RGTVPROC2_OC                 0x1
#define
#defiee MIC_AUXADC_ADC_RGTVPROC2_OC  SHIFT                   6






P4_BAT_PLUGIN_PCRGTVPROC2_PFM_PEAK_DC_DIG_3_DIG_MINOR_REV_ADDR ADC_TRIM_CVPROC2_ NAYCONPMIC_AUXADC_CK_RGTVPROC2_PFM_PEAK_               0x1
#define
 e MIC_AUXADC_AVG_RGTVPROC2_PFM_PEAK_SHIFT                   6


MIC_AUXADC_ADC_RGTVPROC2_SONIC PFM_PEAK_DC_DIG_3_DIG_MINOR_REVADC_TRIM_CVPROC2_ NAYCONPMIC_AUXADC_CK_RGTVPROC2_SONIC PFM_PEAK_                   inee M_BAT_PLUGIN_PCRGTVPROC2_SONIC PFM_PEAK_H9_MASK         _NUe UnY_BAT_PLUGIN_PCRGSTVPROC2_OC_STATU                     \
	MT6
ADC_TRIM_CVPROC2_ NAYCONPMIC_AUXADC_CK_RGSTVPROC2_OC_STATU                         xMAe PMIC_AUXADC_CK_RGSTVPROC2_OC_STATU                  3
#defi  0n5_BAT_PLUGIN_PCRGS_VPROC2_DT  MO  DC_DIG_3_DIG_MINOR_REV_ADDR ADC_TRIM_CVPROC2_ NAYCON2_BAT_PLUGIN_PCRGS_VPROC2_DT  MO                 0x1
#define
 e PMIC_AUXADC_CK_RGSTVPROC2_DT  MO  SHIFT                   6


9IC_AUXADC_AVG_RGTVPROC2_UG_SR              \
	IC_AUX
  \   \
ADC_TRIM_CVPROC2_ NAYCON2_BAT_PLUGIN_PCRGTVPROC2_UG_SR fine PMIC_AUXADLT_SEL_MASK einee 3MIC_AUXADC_TS_RGTVPROC2_UG_SR  PMIC_AUXADC_AVG_NUM_LB LBNUe  n0IC_AUXADC_AVG_RGTVPROC2_LG_SR              \
	IC_AUX
  \   \
ADC_TRIM_CVPROC2_ NAYCON2_BAT_PLUGIN_PCRGTVPROC2_LG_SR fine PMIC_AUXADLT_SEL_MASK einee 3MIC_AUXADC_TS_RGTVPROC2_LG_SR  PMIC_AUXADC_AVG_NUM_LB LBNUe 0n PMIC_AUXADC_BIRGTVPROC2_TMDP_ADDR               \
	\
	
	I  \
ADC_TRIM_CVPROC2_ NAYCON2_BAT_PLUGIN_PCRGTVPROC2_TMDP_               0x1
#defineine xMe PMIC_AUXADC_CK_RGTVPROC2_TMDP_ PMIC_AUXADC_AVG_NUM_LB LBNUe eLn4_BAT_PLUGIN_PCRGTVPROC2_FUGO  DC_DIG_3_DIG_MINOR_REV_ADDR 
	
ADC_TRIM_CVPROC2_ NAYCON2_BAT_PLUGIN_PCRGTVPROC2_FUGO  fine PMIC_AUXADLT_SEL_MASK einee Y_BAT_PLUGIN_PCRGTVPROC2_FUGO   PMIC_AUXADC_AVG_NUM_LB LBNUe 0n5_BAT_PLUGIN_PCRGTVPROC2_FLGO  DC_DIG_3_DIG_MINOR_REV_ADDR 
	
ADC_TRIM_CVPROC2_ NAYCON3MIC_AUXADC_TS_RGTVPROC2_FLGO  fine PMIC_AUXADLT_SEL_MASK einee Y_BAT_PLUGIN_PCRGTVPROC2_FLGO  SHIFT                   6





0IC_AUXADC_AVG_RGTVPROC2_FCCM                  \
	MT6359 \
  \ADC_TRIM_CVPROC2_ NAYCON3MIC_AUXADC_TS_RGTVPROC2_FCCM                0x1
#define
#defie PMIC_AUXADC_CK_RGTVPROC2_FCCM  PMIC_AUXADC_AVG_NUM_LB LBNUe eLn_BAT_PLUGIN_PCRGTVPROC2_NONAUDIBLE_                          ADC_TRIM_CVPROC2_ NAYCON3MIC_AUXADC_TS_RGTVPROC2_NONAUDIBLE_                       0xMe PMIC_AUXADC_CK_RGTVPROC2_NONAUDIBLE_    PMIC_AUXADC_AVG_NUM_LB2_BAT_PLUGIN_PCRGTVPROC2_RETENTIONYE                         \ADC_TRIM_CVPROC2_ NAYCON3MIC_AUXADC_TS_RGTVPROC2_RETENTIONYE                      0xMAe PMIC_AUXADC_CK_RGTVPROC2_RETENTIONYE   PMIC_AUXADC_AVG_NUM_LB 3MIC_AUXADC_TS_RGTVPROC2_VDIFF GROUND MP_ADDR               \
ADC_TRIM_CVPROC2_ NAYCON3MIC_AUXADC_TS_RGTVPROC2_VDIFF GROUND MP_                  _MAe PMIC_AUXADC_CK_RGTVPROC2_VDIFF GROUND MP_H9_MASK         _NUe 4_BAT_PLUGIN_PCRGTVPROC2_DT MO   MP_ADDR               \
	\
	
ADC_TRIM_CVPROC2_ NAYCON3MIC_AUXADC_TS_RGTVPROC2_DIGMO   MP_                       xMAe MIC_AUXADC_ADC_RGTVPROC2_DIGMO   MP_ PMIC_AUXADC_AVG_NUM_LB LL5_BAT_PLUGIN_PCRGTVPROC2_RSVH                        \
	MT6335ADC_TRIM_CVPROC2_ NAYCON4_BAT_PLUGIN_PCRGTVPROC2_RSVH                0x1
#define
#defie PMIC_AUXADC_AVG_RGTVPROC2_RSVH SHIFT                   6


 

P0IC_AUXADC_AVG_RGTVPROC2_RSVP_ADDR               \
	\
	
	I  \
ADC_TRIM_CVPROC2_ NAYCON4_BAT_PLUGIN_PCRGTVPROC2_RSVP_               0x1
#defineine  _e PMIC_AUXADC_AVG_RGTVPROC2_RSVP_SHIFT                   6






8IC_AUXADC_AVG_RGTVPROC2_RCB                        \
	MT6335
ADC_TRIM_CVPROC2_ NAYCON5_BAT_PLUGIN_PCRGTVPROC2_RCB                0x1
#define
#deinee MIC_AUXADC_ADC_RGTVPROC2_RCB SHIFT                   6






PPMIC_AUXADC_CK_RGTVPROC2_VDIFFC P E                         \6ADC_TRIM_CVPROC2_ NAYCON5_BAT_PLUGIN_PCRGTVPROC2_VDIFFC P E                      0xMA
e PMIC_AUXADC_CK_RGTVPROC2_VDIFFC P E                  3
#defi  4_BAT_PLUGIN_PCRGTVPROC2_VBAT_HI_DI                     \
	MT6ADC_TRIM_CVPROC2_ NAYCON5_BAT_PLUGIN_PCRGTVPROC2_VBAT_HI_DI                         xMe PMIC_AUXADC_CK_RGTVPROC2_VBAT_HI_DI   PMIC_AUXADC_AVG_NUM_LB L5_BAT_PLUGIN_PCRGTVPROC2_VBAT_LOW_DI                     \
	MTADC_TRIM_CVPROC2_ NAYCON5_BAT_PLUGIN_PCRGTVPROC2_VBAT_LOW_DI                      0xMAe PMIC_AUXADC_CK_RGTVPROC2_VBAT_LOW_DI  H9_MASK         _NUe PM
6_BAT_PLUGIN_PCRGTVPROC2_VOUT_HI_DI                     \
	MT6ADC_TRIM_CVPROC2_ NAYCON5_BAT_PLUGIN_PCRGTVPROC2_VOUT_HI_DI                         xMe PMIC_AUXADC_CK_RGTVPROC2_VOUT_HI_DI   PMIC_AUXADC_AVG_NUe   U
MIC_AUXADC_ADC_RGTVPROC2_DAC VREF_1P1V E                      ADC_TRIM_CVPROC2_ NAYCON5_BAT_PLUGIN_PCRGTVPROC2_DAC VREF_1P1V E                 0x1
#e PMIC_AUXADC_CK_RGTVPROC2_DAC VREF_1P1V E   PMIC_AUXADC_AVG_NUM8IC_AUXADC_AVG_RGTVPROC2_DAC VREF_1P2V E                      ADC_TRIM_CVPROC2_ NAYCON5_BAT_PLUGIN_PCRGTVPROC2_DAC VREF_1P2V E                 0x1
#e PMIC_AUXADC_CK_RGTVPROC2_DAC VREF_1P2V E   PMIC_AUXADC_AVG_NUM9IC_AUXADC_AVG_RGTVPROC2_VDIFF OFF                            ADC_TRIM_CVPROC2_ NAYCON5_BAT_PLUGIN_PCRGTVPROC2_VDIFF_OFF                        xMAee Y_BAT_PLUGIN_PCRGTVPROC2_VDIFF_OFF                 3
#defi  0 n0IC_AUXADC_AVG_RGTVMODEM_SR_VBAT_                       \6    ADC_TRIM_CVMODEM_ NAYCON0IC_AUXADC_AVG_RGTVMODEM_SR_VBAT_               0x1
#defineinee Y_BAT_PLUGIN_PCRGTVMODEM_SR_VBAT_                3
#defi  0xe 0IC_AUXADC_AVG_RGTVMODEM_NDIS_                          \
	MT6ADC_TRIM_CVMODEM_ NAYCON0IC_AUXADC_AVG_RGTVMODEM_NDIS_                  0x1
#defineinee Y_BAT_PLUGIN_PCRGTVMODEM_NDIS_    PMIC_AUXADC_AVG_NUM_LB LBNUen_BAT_PLUGIN_PCRGTVMODEM_PWM_RS_RAMP E                        ADC_TRIM_CVMODEM_ NAYCON0IC_AUXADC_AVG_RGTVMODEM_PWM_RS_RAMP E                      0xe PMIC_AUXADC_CK_RGTVMODEM_PWM_RS_RAMP E   PMIC_AUXADC_AVG_NUM_L PMIC_AUXADC_BIRGTVMODEM_SLEEP_TIM                            ADC_TRIM_CVMODEM_ NAYCON0IC_AUXADC_AVG_RGTVMODEM_SLEEP_TIM                         xMAe 3MIC_AUXADC_TS_RGTVMODEM_SLEEP_TIM   PMIC_AUXADC_AVG_NUM_LB LB3MIC_AUXADC_TS_RGTVMODEM_LOOP MP_DI                     \
	MT6ADC_TRIM_CVMODEM_ NAYCON0IC_AUXADC_AVG_RGTVMODEM_LOOP MP_DI                      0xMASe PMIC_AUXADC_CK_RGTVMODEM_LOOP MP_DI   PMIC_AUXADC_AVG_NUM_LB L5_BAT_PLUGIN_PCRGTVMODEM_RAMP AC DC_DIG_3_DIG_MINOR_REV_ADDR 
ADC_TRIM_CVMODEM_ NAYCON0IC_AUXADC_AVG_RGTVMODEM_RAMP AC                0x1
#defineinee Y_BAT_PLUGIN_PCRGTVMODEM_RAMP AC  PMIC_AUXADC_AVG_NUM_LB LBNUe6_BAT_PLUGIN_PCRGTVMODEM_TB_DI                     \
	MT6
	MT6ADC_TRIM_CVMODEM_ NAYCON0IC_AUXADC_AVG_RGTVMODEM_TB_DI  fine PMIC_AUXADLT_SEL_MASK edee PMIC_AUXADC_CK_RGTVMODEM_TB_DI  SHIFT                   6




MIC_AUXADC_ADC_RGTVMODEM_TB_PFM_OFF                           ADC_TRIM_CVMODEM_ NAYCON0IC_AUXADC_AVG_RGTVMODEM_TB_PFM_OFF                        xMAe PMIC_AUXADC_CK_RGTVMODEM_TB_PFM_OFF  PMIC_AUXADC_AVG_NUM_LB LB8IC_AUXADC_AVG_RGTVMODEM_TB_VREF MP_ADDR               \
	\
	
ADC_TRIM_CVMODEM_ NAYCON0IC_AUXADC_AVG_RGTVMODEM_TB_VREF MP_                       xMAe 3MIC_AUXADC_TS_RGTVMODEM_TB_VREF MP_ PMIC_AUXADC_AVG_NUM_LB LB9IC_AUXADC_AVG_RGTVMODEM_TONYEXTEND_                          ADC_TRIM_CVMODEM_ NAYCON0IC_AUXADC_AVG_RGTVMODEM_TONYEXTEND_                       0xMe PMIC_AUXADC_CK_RGTVMODEM_TONYEXTEND_   _3_DSN_CBS_SHIFT       nPMIC_AUXADC_CK_RGTVMODEM_URT_                          \
	MT6 ADC_TRIM_CVMODEM_ NAYCON0IC_AUXADC_AVG_RGTVMODEM_URT_   fine PMIC_AUXADLT_SEL_MASK edee PMIC_AUXADC_CK_RGTVMODEM_URT_    PMIC_AUXADC_AVG_NUM_LB LBNUe n2_BAT_PLUGIN_PCRGTVMODEM_DUMMY_LOAD_                          ADC_TRIM_CVMODEM_ NAYCON0IC_AUXADC_AVG_RGTVMODEM_DUMMY_LOAD_                       0xMe PMIC_AUXADC_CK_RGTVMODEM_DUMMY_LOAD_   _3_DSN_CBS_SHIFT       n3MIC_AUXADC_TS_RGTVMODEM_OVP E                           \MT6 ADC_TRIM_CVMODEM_ NAYCON0IC_AUXADC_AVG_RGTVMODEM_OVP E  fine PMIC_AUXADLT_SEL_MASK edee PMIC_AUXADC_CK_RGTVMODEM_OVP E   PMIC_AUXADC_AVG_NUM_LB LBNUeLn4_BAT_PLUGIN_PCRGTVMODEM_OVP VREF MP_ADDR               \
	\
	ADC_TRIM_CVMODEM_ NAYCON0IC_AUXADC_AVG_RGTVMODEM_OVP VREF MP_                       xMe PMIC_AUXADC_CK_RGTVMODEM_OVP VREF MP_ PMIC_AUXADC_AVG_NUM_LB Ln5_BAT_PLUGIN_PCRGTVMODEM_OC                         \
	MT63   ADC_TRIM_CVMODEM_ NAYCONPMIC_AUXADC_CK_RGTVMODEM_OC                 0x1
#define
#deinee MIC_AUXADC_ADC_RGTVMODEM_OC  SHIFT                   6






PPMIC_AUXADC_CK_RGTVMODEM_OC                   \
	MT6359 \
  \
ADC_TRIM_CVMODEM_ NAYCONPMIC_AUXADC_CK_RGTVMODEM_OC                 0x1
#define
#defiee MIC_AUXADC_ADC_RGTVMODEM_OC  SHIFT                   6






P4_BAT_PLUGIN_PCRGTVMODEM_PFM_PEAK_DC_DIG_3_DIG_MINOR_REV_ADDR ADC_TRIM_CVMODEM_ NAYCONPMIC_AUXADC_CK_RGTVMODEM_PFM_PEAK_               0x1
#define
 e MIC_AUXADC_AVG_RGTVMODEM_PFM_PEAK_SHIFT                   6


MIC_AUXADC_ADC_RGTVMODEM_SONIC PFM_PEAK_DC_DIG_3_DIG_MINOR_REVADC_TRIM_CVMODEM_ NAYCONPMIC_AUXADC_CK_RGTVMODEM_SONIC PFM_PEAK_                   inee M_BAT_PLUGIN_PCRGTVMODEM_SONIC PFM_PEAK_H9_MASK         _NUe UnY_BAT_PLUGIN_PCRGSTVMODEM_OC_STATU                     \
	MT6
ADC_TRIM_CVMODEM_ NAYCONPMIC_AUXADC_CK_RGSTVMODEM_OC_STATU                         xMAe PMIC_AUXADC_CK_RGSTVMODEM_OC_STATU                  3
#defi  0n5_BAT_PLUGIN_PCRGS_VMODEM_DT  MO  DC_DIG_3_DIG_MINOR_REV_ADDR ADC_TRIM_CVMODEM_ NAYCON2_BAT_PLUGIN_PCRGS_VMODEM_DT  MO                 0x1
#define
 e PMIC_AUXADC_CK_RGSTVMODEM_DT  MO  SHIFT                   6


9IC_AUXADC_AVG_RGTVMODEM_UG_SR              \
	IC_AUX
  \   \
ADC_TRIM_CVMODEM_ NAYCON2_BAT_PLUGIN_PCRGTVMODEM_UG_SR fine PMIC_AUXADLT_SEL_MASK einee 3MIC_AUXADC_TS_RGTVMODEM_UG_SR  PMIC_AUXADC_AVG_NUM_LB LBNUe  n0IC_AUXADC_AVG_RGTVMODEM_LG_SR              \
	IC_AUX
  \   \
ADC_TRIM_CVMODEM_ NAYCON2_BAT_PLUGIN_PCRGTVMODEM_LG_SR fine PMIC_AUXADLT_SEL_MASK einee 3MIC_AUXADC_TS_RGTVMODEM_LG_SR  PMIC_AUXADC_AVG_NUM_LB LBNUe 0n PMIC_AUXADC_BIRGTVMODEM_TMDP_ADDR               \
	\
	
	I  \
ADC_TRIM_CVMODEM_ NAYCON2_BAT_PLUGIN_PCRGTVMODEM_TMDP_               0x1
#defineine xMe PMIC_AUXADC_CK_RGTVMODEM_TMDP_ PMIC_AUXADC_AVG_NUM_LB LBNUe eLn4_BAT_PLUGIN_PCRGTVMODEM_FUGO  DC_DIG_3_DIG_MINOR_REV_ADDR 
	
ADC_TRIM_CVMODEM_ NAYCON2_BAT_PLUGIN_PCRGTVMODEM_FUGO  fine PMIC_AUXADLT_SEL_MASK einee Y_BAT_PLUGIN_PCRGTVMODEM_FUGO   PMIC_AUXADC_AVG_NUM_LB LBNUe 0n5_BAT_PLUGIN_PCRGTVMODEM_FLGO  DC_DIG_3_DIG_MINOR_REV_ADDR 
	
ADC_TRIM_CVMODEM_ NAYCON3MIC_AUXADC_TS_RGTVMODEM_FLGO  fine PMIC_AUXADLT_SEL_MASK einee Y_BAT_PLUGIN_PCRGTVMODEM_FLGO  SHIFT                   6





0IC_AUXADC_AVG_RGTVMODEM_FCCM                  \
	MT6359 \
  \ADC_TRIM_CVMODEM_ NAYCON3MIC_AUXADC_TS_RGTVMODEM_FCCM                0x1
#define
#defie PMIC_AUXADC_CK_RGTVMODEM_FCCM  PMIC_AUXADC_AVG_NUM_LB LBNUe eLn_BAT_PLUGIN_PCRGTVMODEM_NONAUDIBLE_                          ADC_TRIM_CVMODEM_ NAYCON3MIC_AUXADC_TS_RGTVMODEM_NONAUDIBLE_                       0xMe PMIC_AUXADC_CK_RGTVMODEM_NONAUDIBLE_    PMIC_AUXADC_AVG_NUM_LB2_BAT_PLUGIN_PCRGTVMODEM_RETENTIONYE                         \ADC_TRIM_CVMODEM_ NAYCON3MIC_AUXADC_TS_RGTVMODEM_RETENTIONYE                      0xMAe PMIC_AUXADC_CK_RGTVMODEM_RETENTIONYE   PMIC_AUXADC_AVG_NUM_LB 3MIC_AUXADC_TS_RGTVMODEM_VDIFF GROUND MP_ADDR               \
ADC_TRIM_CVMODEM_ NAYCON3MIC_AUXADC_TS_RGTVMODEM_VDIFF GROUND MP_                  _MAe PMIC_AUXADC_CK_RGTVMODEM_VDIFF GROUND MP_H9_MASK         _NUe 4_BAT_PLUGIN_PCRGTVMODEM_DT MO   MP_ADDR               \
	\
	
ADC_TRIM_CVMODEM_ NAYCON3MIC_AUXADC_TS_RGTVMODEM_DIGMO   MP_                       xMAe MIC_AUXADC_ADC_RGTVMODEM_DIGMO   MP_ PMIC_AUXADC_AVG_NUM_LB LL5_BAT_PLUGIN_PCRGTVMODEM_RSVH                        \
	MT6335ADC_TRIM_CVMODEM_ NAYCON4_BAT_PLUGIN_PCRGTVMODEM_RSVH                0x1
#define
#defie PMIC_AUXADC_AVG_RGTVMODEM_RSVH SHIFT                   6


 

P0IC_AUXADC_AVG_RGTVMODEM_RSVP_ADDR               \
	\
	
	I  \
ADC_TRIM_CVMODEM_ NAYCON4_BAT_PLUGIN_PCRGTVMODEM_RSVP_               0x1
#defineine  _e PMIC_AUXADC_AVG_RGTVMODEM_RSVP_SHIFT                   6






8IC_AUXADC_AVG_RGTVMODEM_RCB                        \
	MT6335
ADC_TRIM_CVMODEM_ NAYCON5_BAT_PLUGIN_PCRGTVMODEM_RCB                0x1
#define
#deinee MIC_AUXADC_ADC_RGTVMODEM_RCB SHIFT                   6






PPMIC_AUXADC_CK_RGTVMODEM_VDIFFC P E                         \6ADC_TRIM_CVMODEM_ NAYCON5_BAT_PLUGIN_PCRGTVMODEM_VDIFFC P E                      0xMA
e PMIC_AUXADC_CK_RGTVMODEM_VDIFFC P E                  3
#defi  4_BAT_PLUGIN_PCRGTVMODEM_VBAT_HI_DI                     \
	MT6ADC_TRIM_CVMODEM_ NAYCON5_BAT_PLUGIN_PCRGTVMODEM_VBAT_HI_DI                         xMe PMIC_AUXADC_CK_RGTVMODEM_VBAT_HI_DI   PMIC_AUXADC_AVG_NUM_LB L5_BAT_PLUGIN_PCRGTVMODEM_VBAT_LOW_DI                     \
	MTADC_TRIM_CVMODEM_ NAYCON5_BAT_PLUGIN_PCRGTVMODEM_VBAT_LOW_DI                      0xMAe PMIC_AUXADC_CK_RGTVMODEM_VBAT_LOW_DI  H9_MASK         _NUe PM
6_BAT_PLUGIN_PCRGTVMODEM_VOUT_HI_DI                     \
	MT6ADC_TRIM_CVMODEM_ NAYCON5_BAT_PLUGIN_PCRGTVMODEM_VOUT_HI_DI                         xMe PMIC_AUXADC_CK_RGTVMODEM_VOUT_HI_DI   PMIC_AUXADC_AVG_NUe   U
MIC_AUXADC_ADC_RGTVMODEM_DAC VREF_1P1V E                      ADC_TRIM_CVMODEM_ NAYCON5_BAT_PLUGIN_PCRGTVMODEM_DAC VREF_1P1V E                 0x1
#e PMIC_AUXADC_CK_RGTVMODEM_DAC VREF_1P1V E   PMIC_AUXADC_AVG_NUM8IC_AUXADC_AVG_RGTVMODEM_DAC VREF_1P2V E                      ADC_TRIM_CVMODEM_ NAYCON5_BAT_PLUGIN_PCRGTVMODEM_DAC VREF_1P2V E                 0x1
#e PMIC_AUXADC_CK_RGTVMODEM_DAC VREF_1P2V E   PMIC_AUXADC_AVG_NUM9IC_AUXADC_AVG_RGTVMODEM_VDIFF OFF                            ADC_TRIM_CVMODEM_ NAYCON5_BAT_PLUGIN_PCRGTVMODEM_VDIFF_OFF                        xMAee Y_BAT_PLUGIN_PCRGTVMODEM_VDIFF_OFF                 3
#defi  0 n0IC_AUXADC_AVG_RGTVPU_SR_VBAT_                       \6       ADC_TRIM_CVPU_ NAYCON0IC_AUXADC_AVG_RGTVPU_SR_VBAT_               0x1
#defineineMAee Y_BAT_PLUGIN_PCRGTVPU_SR_VBAT_SHIFT                   6


 

P0IC_AUXADC_AVG_RGTVPU_NDIS_                          \
	MT6   ADC_TRIM_CVPU_ NAYCON0IC_AUXADC_AVG_RGTVPU_NDIS_                  0x1
#defineineMAee Y_BAT_PLUGIN_PCRGTVPU_NDIS_    PMIC_AUXADC_AVG_NUM_LB LBNUe 
PPMIC_AUXADC_CK_RGTVPU_PWM_RS_RAMP E                           ADC_TRIM_CVPU_ NAYCON0IC_AUXADC_AVG_RGTVPU_PWM_RS_RAMP E                      0xMAee Y_BAT_PLUGIN_PCRGTVPU_PWM_RS_RAMP E   PMIC_AUXADC_AVG_NUM_L LB2_BAT_PLUGIN_PCRGTVPU_SLEEP_TIM                               ADC_TRIM_CVPU_ NAYCON0IC_AUXADC_AVG_RGTVPU_SLEEP_TIM                         xMA nee 3MIC_AUXADC_TS_RGTVPU_SLEEP_TIM   PMIC_AUXADC_AVG_NUM_LB LB B 3MIC_AUXADC_TS_RGTVPU_LOOP MP_DI                     \
	MT6   ADC_TRIM_CVPU_ NAYCON0IC_AUXADC_AVG_RGTVPU_LOOP MP_DI                      0xMAS Aee Y_BAT_PLUGIN_PCRGTVPU_LOOP MP_DI   PMIC_AUXADC_AVG_NUM_LB L  L5_BAT_PLUGIN_PCRGTVPU_RAMP AC DC_DIG_3_DIG_MINOR_REV_ADDR 
   ADC_TRIM_CVPU_ NAYCON0IC_AUXADC_AVG_RGTVPU_RAMP AC                0x1
#defineine Aee Y_BAT_PLUGIN_PCRGTVPU_RAMP AC  PMIC_AUXADC_AVG_NUM_LB LBNUe M
6_BAT_PLUGIN_PCRGTVPU_TB_DI                     \
	MT6
	MT6   ADC_TRIM_CVPU_ NAYCON0IC_AUXADC_AVG_RGTVPU_TB_DI  fine PMIC_AUXADLT_SEL_MASK ede Aee Y_BAT_PLUGIN_PCRGTVPU_TB_DI  SHIFT                   6




 U
MIC_AUXADC_ADC_RGTVPU_TB_PFM_OFF                              ADC_TRIM_CVPU_ NAYCON0IC_AUXADC_AVG_RGTVPU_TB_PFM_OFF                        xMA Aee Y_BAT_PLUGIN_PCRGTVPU_TB_PFM_OFF  PMIC_AUXADC_AVG_NUM_LB LB UM8IC_AUXADC_AVG_RGTVPU_TB_VREF MP_ADDR               \
	\
	
   ADC_TRIM_CVPU_ NAYCON0IC_AUXADC_AVG_RGTVPU_TB_VREF MP_                       xMA nee 3MIC_AUXADC_TS_RGTVPU_TB_VREF MP_ PMIC_AUXADC_AVG_NUM_LB LB UM9IC_AUXADC_AVG_RGTVPU_TONYEXTEND_                             ADC_TRIM_CVPU_ NAYCON0IC_AUXADC_AVG_RGTVPU_TONYEXTEND_                       0xM Aee Y_BAT_PLUGIN_PCRGTVPU_TONYEXTEND_   _3_DSN_CBS_SHIFT          nPMIC_AUXADC_CK_RGTVPU_URT_                          \
	MT6    ADC_TRIM_CVPU_ NAYCON0IC_AUXADC_AVG_RGTVPU_URT_   fine PMIC_AUXADLT_SEL_MASK ede Aee Y_BAT_PLUGIN_PCRGTVPU_URT_    PMIC_AUXADC_AVG_NUM_LB LBNUe   0n PMIC_AUXADC_BIRGTVPU_DUMMY_LOAD_                             ADC_TRIM_CVPU_ NAYCON0IC_AUXADC_AVG_RGTVPU_DUMMY_LOAD_                       0xM Aee Y_BAT_PLUGIN_PCRGTVPU_DUMMY_LOAD_   _3_DSN_CBS_SHIFT          n3MIC_AUXADC_TS_RGTVPU_OVP E                           \MT6    ADC_TRIM_CVPU_ NAYCON0IC_AUXADC_AVG_RGTVPU_OVP E  fine PMIC_AUXADLT_SEL_MASK ede Aee Y_BAT_PLUGIN_PCRGTVPU_OVP E   PMIC_AUXADC_AVG_NUM_LB LBNUeL eLn4_BAT_PLUGIN_PCRGTVPU_OVP VREF MP_ADDR               \
	\
	   ADC_TRIM_CVPU_ NAYCON0IC_AUXADC_AVG_RGTVPU_OVP VREF MP_                       xMA ne Y_BAT_PLUGIN_PCRGTVPU_OVP VREF MP_ PMIC_AUXADC_AVG_NUM_LB LB Un5_BAT_PLUGIN_PCRGTVPU OC                         \
	MT63      ADC_TRIM_CVPU_ NAYCONY_BAT_PLUGIN_PCRGTVPU_OC                 0x1
#define
#deine nee MIC_AUXADC_ADC_RGTVPU_OC  SHIFT                   6






P 
PPMIC_AUXADC_CK_RGTVPU_OC                   \
	MT6359 \
  \
   ADC_TRIM_CVPU_ NAYCONY_BAT_PLUGIN_PCRGTVPU_OC                 0x1
#define
#defie nee MIC_AUXADC_ADC_RGTVPU_OC  SHIFT                   6






P   4_BAT_PLUGIN_PCRGTVPU_PFM_PEAK_DC_DIG_3_DIG_MINOR_REV_ADDR    ADC_TRIM_CVPU_ NAYCONY_BAT_PLUGIN_PCRGTVPU_PFM_PEAK_               0x1
#define
  nee M_BAT_PLUGIN_PCRGTVPU_PFM_PEAK_SHIFT                   6


 U
MIC_AUXADC_ADC_RGTVPU_SONIC PFM_PEAK_DC_DIG_3_DIG_MINOR_REV   ADC_TRIM_CVPU_ NAYCONY_BAT_PLUGIN_PCRGTVPU_SONIC PFM_PEAK_                   ine nee M_BAT_PLUGIN_PCRGTVPU_SONIC PFM_PEAK_H9_MASK         _NUe U  UnY_BAT_PLUGIN_PCRGSTVPU_OC_STATU                     \
	MT6
   ADC_TRIM_CVPU_ NAYCONY_BAT_PLUGIN_PCRGSTVPU_OC_STATU                         xMA Aee Y_BAT_PLUGIN_PCRGSTVPU_OC_STATU   PMIC_AUXADC_AVG_NUM_LB LBNUen5_BAT_PLUGIN_PCRGS_VPU_DT  MO  DC_DIG_3_DIG_MINOR_REV_ADDR    ADC_TRIM_CVPU_ NAYCON2_BAT_PLUGIN_PCRGS_VPU_DT  MO                 0x1
#define
  Aee Y_BAT_PLUGIN_PCRGSTVPU_DT  MO  SHIFT                   6


 UM9IC_AUXADC_AVG_RGTVPU_UG_SR              \
	IC_AUX
  \   \
   ADC_TRIM_CVPU_ NAYCON2_BAT_PLUGIN_PCRGTVPU_UG_SR                0x1
#define
#definee 3MIC_AUXADC_TS_RGTVPU_UG_SR  PMIC_AUXADC_AVG_NUM_LB LBNUe   0 n0IC_AUXADC_AVG_RGTVPU_LG_SR              \
	IC_AUX
  \   \
   ADC_TRIM_CVPU_ NAYCON2_BAT_PLUGIN_PCRGTVPU_LG_SR fine PMIC_AUXADLT_SEL_MASK eineinee 3MIC_AUXADC_TS_RGTVPU_LG_SR  PMIC_AUXADC_AVG_NUM_LB LBNUe 0  0n PMIC_AUXADC_BIRGTVPU_TMDP_ADDR               \
	\
	
	I  \
   ADC_TRIM_CVPU_ NAYCON2_BAT_PLUGIN_PCRGTVPU_TMDP_               0x1
#defineine xM Aee Y_BAT_PLUGIN_PCRGTVPU_TMDP_ PMIC_AUXADC_AVG_NUM_LB LBNUe eL eLn4_BAT_PLUGIN_PCRGTVPU_FUGO  DC_DIG_3_DIG_MINOR_REV_ADDR 
	
   ADC_TRIM_CVPU_ NAYCON2_BAT_PLUGIN_PCRGTVPU_FUGO  fine PMIC_AUXADLT_SEL_MASK eine Aee Y_BAT_PLUGIN_PCRGTVPU_FUGO   PMIC_AUXADC_AVG_NUM_LB LBNUe 0  Un5_BAT_PLUGIN_PCRGTVPU FLGO  DC_DIG_3_DIG_MINOR_REV_ADDR 
	
   ADC_TRIM_CVPU_ NAYCON3MIC_AUXADC_TS_RGTVPU_FLGO  fine PMIC_AUXADLT_SEL_MASK eine Aee Y_BAT_PLUGIN_PCRGTVPU_FLGO  SHIFT                   6





 
P0IC_AUXADC_AVG_RGTVPU_FCCM                  \
	MT6359 \
  \   ADC_TRIM_CVPU_ NAYCON3MIC_AUXADC_TS_RGTVPU_FCCM                0x1
#define
#defi Aee Y_BAT_PLUGIN_PCRGTVPU_FCCM  PMIC_AUXADC_AVG_NUM_LB LBNUe eL 
PPMIC_AUXADC_CK_RGTVPU_NONAUDIBLE_                             ADC_TRIM_CVPU_ NAYCON3MIC_AUXADC_TS_RGTVPU_NONAUDIBLE_                       0xM Aee Y_BAT_PLUGIN_PCRGTVPU_NONAUDIBLE_    PMIC_AUXADC_AVG_NUM_LB LB2_BAT_PLUGIN_PCRGTVPU_RETENTIONYE                         \   ADC_TRIM_CVPU_ NAYCON3MIC_AUXADC_TS_RGTVPU_RETENTIONYE                      0xMA Aee Y_BAT_PLUGIN_PCRGTVPU_RETENTIONYE   PMIC_AUXADC_AVG_NUM_LB  B 3MIC_AUXADC_TS_RGTVPU_VDIFF GROUND MP_ADDR               \
   ADC_TRIM_CVPU_ NAYCON3MIC_AUXADC_TS_RGTVPU_VDIFF GROUND MP_                  _MA Aee Y_BAT_PLUGIN_PCRGTVPU_VDIFF GROUND MP_H9_MASK         _NUe    4_BAT_PLUGIN_PCRGTVPU_DT MO   MP_ADDR               \
	\
	
   ADC_TRIM_CVPU_ NAYCON3MIC_AUXADC_TS_RGTVPU_DIGMO   MP_                       xMA nee MIC_AUXADC_ADC_RGTVPU_DIGMO   MP_ PMIC_AUXADC_AVG_NUM_LB LL  L5_BAT_PLUGIN_PCRGTVPU_RSVH                        \
	MT6335   ADC_TRIM_CVPU_ NAYCON4_BAT_PLUGIN_PCRGTVPU_RSVH                0x1
#define
#defi  _e PMIC_AUXADC_AVG_RGTVPU_RSVH SHIFT                   6


 

P 
P0IC_AUXADC_AVG_RGTVPU_RSVP_ADDR               \
	\
	
	I  \
   ADC_TRIM_CVPU_ NAYCON4_BAT_PLUGIN_PCRGTVPU_RSVP_               0x1
#defineine xM Aee PMIC_AUXADC_AVG_RGTVPU_RSVP_ PMIC_AUXADC_AVG_NUM_LB LBNUe eL eL8IC_AUXADC_AVG_RGTVPU_RCB                        \
	MT6335
   ADC_TRIM_CVPU_ NAYCON5_BAT_PLUGIN_PCRGTVPU_RCB                0x1
#define
#deine nee MIC_AUXADC_ADC_RGTVPU_RCB SHIFT                   6






P 
PPMIC_AUXADC_CK_RGTVPU_VDIFFC P E                         \6   ADC_TRIM_CVPU_ NAYCON5_BAT_PLUGIN_PCRGTVPU_VDIFFC P E                      0xMA
 Aee Y_BAT_PLUGIN_PCRGTVPU_VDIFFC P E                  3
#defi     4_BAT_PLUGIN_PCRGTVPU_VBAT_HI_DI                     \
	MT6   ADC_TRIM_CVPU_ NAYCON5_BAT_PLUGIN_PCRGTVPU_VBAT_HI_DI                         xM Aee Y_BAT_PLUGIN_PCRGTVPU_VBAT_HI_DI   PMIC_AUXADC_AVG_NUM_LB L  L5_BAT_PLUGIN_PCRGTVPU_VBAT_LOW_DI                     \
	MT   ADC_TRIM_CVPU_ NAYCON5_BAT_PLUGIN_PCRGTVPU_VBAT_LOW_DI                      0xMA Aee Y_BAT_PLUGIN_PCRGTVPU_VBAT_LOW_DI  H9_MASK         _NUe PM
 M
6_BAT_PLUGIN_PCRGTVPU_VOUT_HI_DI                     \
	MT6   ADC_TRIM_CVPU_ NAYCON5_BAT_PLUGIN_PCRGTVPU_VOUT_HI_DI                         xM Aee Y_BAT_PLUGIN_PCRGTVPU_VOUT_HI_DI   PMIC_AUXADC_AVG_NUe   U
 U
MIC_AUXADC_ADC_RGTVPU_DAC VREF_1P1V E                         ADC_TRIM_CVPU_ NAYCON5_BAT_PLUGIN_PCRGTVPU_DAC VREF_1P1V E                 0x1
# Aee Y_BAT_PLUGIN_PCRGTVPU_DAC VREF_1P1V E   PMIC_AUXADC_AVG_NUM eL8IC_AUXADC_AVG_RGTVPU_DAC VREF_1P2V E                         ADC_TRIM_CVPU_ NAYCON5_BAT_PLUGIN_PCRGTVPU_DAC VREF_1P2V E                 0x1
# Aee Y_BAT_PLUGIN_PCRGTVPU_DAC VREF_1P2V E   PMIC_AUXADC_AVG_NUM UM9IC_AUXADC_AVG_RGTVPU_VDIFF OFF                               ADC_TRIM_CVPU_ NAYCON5_BAT_PLUGIN_PCRGTVPU_VDIFF_OFF                        xMAe Aee Y_BAT_PLUGIN_PCRGTVPU_VDIFF_OFF                 3
#defi  0  0 n0IC_AUXADC_AVG_RGTVS1_TONYTRIM E                         \6   ADC_TRIM_CVS1_ NAYCON0IC_AUXADC_AVG_RGTVS1_TONYTRIM E                         xM Aee Y_BAT_PLUGIN_PCRGTVS1_TONYTRIM E   PMIC_AUXADC_AVG_NUM_LB LB Un_BAT_PLUGIN_PCRGTVS1_TB_DI                     \
	MT6
	MT6   ADC_TRIM_CVS1_ NAYCON0IC_AUXADC_AVG_RGTVS1_TB_DI  fine PMIC_AUXADLT_SEL_MASK ede Aee Y_BAT_PLUGIN_PCRGTVS1_TB_DI  SHIFT                   6






P2_BAT_PLUGIN_PCRGTVS1_FPWM_ADDR               \
	\
	
	I  \
   ADC_TRIM_CVS1_ NAYCON0IC_AUXADC_AVG_RGTVS1_FPWM_               0x1
#define
#defi Aee Y_BAT_PLUGIN_PCRGTVS1_FPWM_SHIFT                   6






P 
3MIC_AUXADC_TS_RGTVS1 PFM_TO  DC_DIG_3_DIG_MINOR_REV_ADDR 
	
 ADC_TRIM_CVS1_ NAYCON0IC_AUXADC_AVG_RGTVS1_PFM_TO                 0x1
#defineine Aee MIC_AUXADC_ADC_RGTVS1_PFM_TO  SHIFT                   6






4_BAT_PLUGIN_PCRGTVS1 VREF_TRIM E                         \6  ADC_TRIM_CVS1_ NAYCON0IC_AUXADC_AVG_RGTVS1_VREF_TRIM E                      0xMA Aee Y_BAT_PLUGIN_PCRGTVS1_VREF_TRIM E  SHIFT                   6

MIC_AUXADC_ADC_RGTVS1_SLEEP_TIM                               ADC_TRIM_CVS1_ NAYCON0IC_AUXADC_AVG_RGTVS1_SLEEP_TIM                         xMA nee 3MIC_AUXADC_TS_RGTVS1_SLEEP_TIM   PMIC_AUXADC_AVG_NUM_LB LB UM8IC_AUXADC_AVG_RGTVS1_NLIM GATING                        \6   ADC_TRIM_CVS1_ NAYCON0IC_AUXADC_AVG_RGTVS1_NLIM GATING                        xM Aee Y_BAT_PLUGIN_PCRGTVS1_NLIM GATING  PMIC_AUXADC_AVG_NUM_LB LB Un0IC_AUXADC_AVG_RGTVS1_VREFU                   \
	MT6359 \
  \
ADC_TRIM_CVS1_ NAYCON0IC_AUXADC_AVG_RGTVS1_VREFU                 0x1
#define
#defiee 3MIC_AUXADC_TS_RGTVS1_VREFU   PMIC_AUXADC_AVG_NUM_LB LBNUeL eLnY_BAT_PLUGIN_PCRGTVS1_TB_WIDTH                        \
	MT633ADC_TRIM_CVS1_ NAYCON0IC_AUXADC_AVG_RGTVS1_TB_WIDTH fine PMIC_AUXADLT_SEL_MASK einee 3MIC_AUXADC_TS_RGTVS1_TB_WIDTH  PMIC_AUXADC_AVG_NUM_LB LBNUe 0n3MIC_AUXADC_TS_RGTVS1_VDIFFPFMOFF                             ADC_TRIM_CVS1_ NAYCON0IC_AUXADC_AVG_RGTVS1_VDIFFPFMOFF                        xM Aee Y_BAT_PLUGIN_PCRGTVS1_VDIFFPFMOFF  PMIC_AUXADC_AVG_NUM_LB LB Un5_BAT_PLUGIN_PCRGTVS1_VDIFF OFF                               ADC_TRIM_CVS1_ NAYCONY_BAT_PLUGIN_PCRGTVS1_VDIFF_OFF                        xMAe Aee Y_BAT_PLUGIN_PCRGTVS1_VDIFF_OFF  PMIC_AUXADC_AVG_NUM_LB LBNUe 0IC_AUXADC_AVG_RGTVS1_UG_SR              \
	IC_AUX
  \   \
   ADC_TRIM_CVS1_ NAYCONY_BAT_PLUGIN_PCRGTVS1_UG_SR                0x1
#define
#definee 3MIC_AUXADC_TS_RGTVS1_UG_SR  PMIC_AUXADC_AVG_NUM_LB LBNUe 0  UnMIC_AUXADC_TS_RGTVS1_LG_SR              \
	IC_AUX
  \   \
   ADC_TRIM_CVS1_ NAYCONY_BAT_PLUGIN_PCRGTVS1_LG_SR fine PMIC_AUXADLT_SEL_MASK eineinee 3MIC_AUXADC_TS_RGTVS1_LG_SR  PMIC_AUXADC_AVG_NUM_LB LBNUe 0  U3MIC_AUXADC_TS_RGTVS1_NDIS_                          \
	MT6   ADC_TRIM_CVS1_ NAYCONY_BAT_PLUGIN_PCRGTVS1_NDIS_                  0x1
#defineineMAee Y_BAT_PLUGIN_PCRGTVS1_NDIS_    PMIC_AUXADC_AVG_NUM_LB LBNUe 0 5_BAT_PLUGIN_PCRGTVS1_TMDP_ADDR               \
	\
	
	I  \
   ADC_TRIM_CVS1_ NAYCONY_BAT_PLUGIN_PCRGTVS1_TMDP_               0x1
#defineine xM Aee Y_BAT_PLUGIN_PCRGTVS1_TMDP_SHIFT                   6






P 
6_BAT_PLUGIN_PCRGTVS1_CMPV_FCOT_                       \6     ADC_TRIM_CVS1_ NAYCONY_BAT_PLUGIN_PCRGTVS1_CMPV_FCOT_                       xMAe Aee Y_BAT_PLUGIN_PCRGTVS1_CMPV_FCOT_SHIFT                   6




MIC_AUXADC_ADC_RGTVS1_RSV1_ADDR               \
	\
	
	I  \
   ADC_TRIM_CVS1_ NAYCONY_BAT_PLUGIN_PCRGTVS1_RSV1_               0x1
#defineine xM Aee PMIC_AUXADC_AVG_RGTVS1_RSV1_ PMIC_AUXADC_AVG_NUM_LB LBNUe eL eL8IC_AUXADC_AVG_RGTVS1_RSV2_ADDR               \
	\
	
	I  \
   ADC_TRIM_CVS1_ NAYCON2_BAT_PLUGIN_PCRGTVS1_RSV2_               0x1
#defineine xM Aee PMIC_AUXADC_AVG_RGTVS1_RSV2 SHIFT                   6


 

P 
P0IC_AUXADC_AVG_RGTVS1_FUGO  DC_DIG_3_DIG_MINOR_REV_ADDR 
	
   ADC_TRIM_CVS1_ NAYCON2_BAT_PLUGIN_PCRGTVS1_FUGO  fine PMIC_AUXADLT_SEL_MASK eine Aee Y_BAT_PLUGIN_PCRGTVS1_FUGO  SHIFT                   6


 

P 
8IC_AUXADC_AVG_RGTVS1_FLGO  DC_DIG_3_DIG_MINOR_REV_ADDR 
	
   ADC_TRIM_CVS1_ NAYCON2_BAT_PLUGIN_PCRGTVS1_FLGO  fine PMIC_AUXADLT_SEL_MASK eine Aee Y_BAT_PLUGIN_PCRGTVS1_FLGO  SHIFT                   6


 

P 
9IC_AUXADC_AVG_RGSTVS1_OC_STATU                     \
	MT6
   ADC_TRIM_CVS1_ NAYCON2_BAT_PLUGIN_PCRGSTVS1_OC_STATU                         xMA Aee Y_BAT_PLUGIN_PCRGSTVS1_OC_STATU   PMIC_AUXADC_AVG_NUM_LB LBNUen0IC_AUXADC_AVG_RGSTVS1_DT  MO  DC_DIG_3_DIG_MINOR_REV_ADDR    ADC_TRIM_CVS1_ NAYCON3MIC_AUXADC_TS_RGSTVS1_DT  MO                 0x1
#define
  Aee Y_BAT_PLUGIN_PCRGSTVS1_DT  MO  SHIFT                   6





0IC_AUXADC_AVG_RGTVS1_NONAUDIBLE_                             ADC_TRIM_CVS1_ NAYCON3MIC_AUXADC_TS_RGTVS1_NONAUDIBLE_                       0xM Aee Y_BAT_PLUGIN_PCRGTVS1_NONAUDIBLE_   _3_DSN_CBS_SHIFT          n_BAT_PLUGIN_PCRGTVS1_OC                   \
	MT6359 \
  \
   ADC_TRIM_CVS1_ NAYCON3MIC_AUXADC_TS_RGTVS1_OC                 0x1
#define
#defie nee MIC_AUXADC_ADC_RGTVS1_OC  SHIFT                   6






P 
P2_BAT_PLUGIN_PCRGTVS1_OC                         \
	MT63      ADC_TRIM_CVS1_ NAYCON3MIC_AUXADC_TS_RGTVS1_OC                 0x1
#define
#deine nee MIC_AUXADC_ADC_RGTVS1_OC  SHIFT                   6






P 
P5_BAT_PLUGIN_PCRGTVS1_SONIC PFM_TO  DC_DIG_3_DIG_MINOR_REV_ADDADC_TRIM_CVS1_ NAYCON3MIC_AUXADC_TS_RGTVS1_SONIC PFM_TO                         xMAe MIC_AUXADC_ADC_RGTVS1_SONIC PFM_TO   PMIC_AUXADC_AVG_NUM_LB LB8IC_AUXADC_AVG_RGTVS1_RETENTIONYE                         \   ADC_TRIM_CVS1_ NAYCON3MIC_AUXADC_TS_RGTVS1_RETENTIONYE                      0xMA Aee Y_BAT_PLUGIN_PCRGTVS1_RETENTIONYE                  3
#defi  0 nY_BAT_PLUGIN_PCRGTVS1_DT MO   MP_ADDR               \
	\
	
   ADC_TRIM_CVS1_ NAYCON3MIC_AUXADC_TS_RGTVS1_DIGMO   MP_                       xMA nee MIC_AUXADC_ADC_RGTVS1_DIGMO   MP_ PMIC_AUXADC_AVG_NUM_LB LBNUen2_BAT_PLUGIN_PCRGTVS2_TONYTRIM E                         \6   ADC_TRIM_CVS2_ NAYCON0IC_AUXADC_AVG_RGTVS2_TONYTRIM E                         xM Aee Y_BAT_PLUGIN_PCRGTVS2_TONYTRIM E   PMIC_AUXADC_AVG_NUM_LB LB Un_BAT_PLUGIN_PCRGTVS2_TB_DI                     \
	MT6
	MT6   ADC_TRIM_CVS2_ NAYCON0IC_AUXADC_AVG_RGTVS2_TB_DI  fine PMIC_AUXADLT_SEL_MASK ede Aee Y_BAT_PLUGIN_PCRGTVS2_TB_DI  SHIFT                   6




 
P2_BAT_PLUGIN_PCRGTVS2_FPWM_ADDR               \
	\
	
	I  \
   ADC_TRIM_CVS2_ NAYCON0IC_AUXADC_AVG_RGTVS2_FPWM_               0x1
#define
#defi Aee Y_BAT_PLUGIN_PCRGTVS2_FPWM_SHIFT                   6






P 
3MIC_AUXADC_TS_RGTVS2 PFM_TO  DC_DIG_3_DIG_MINOR_REV_ADDR 
	
 ADC_TRIM_CVS2_ NAYCON0IC_AUXADC_AVG_RGTVS2_PFM_TO                 0x1
#defineine Aee MIC_AUXADC_ADC_RGTVS2_PFM_TO  SHIFT                   6






4_BAT_PLUGIN_PCRGTVS2 VREF_TRIM E                         \6  ADC_TRIM_CVS2_ NAYCON0IC_AUXADC_AVG_RGTVS2_VREF_TRIM E                      0xMA Aee Y_BAT_PLUGIN_PCRGTVS2_VREF_TRIM E  SHIFT                   6

MIC_AUXADC_ADC_RGTVS2_SLEEP_TIM                            6  ADC_TRIM_CVS2_ NAYCON0IC_AUXADC_AVG_RGTVS2_SLEEP_TIM                         xMA nee 3MIC_AUXADC_TS_RGTVS2_SLEEP_TIM   PMIC_AUXADC_AVG_NUM_LB LB LB8IC_AUXADC_AVG_RGTVS2_NLIM GATING                        \6   ADC_TRIM_CVS2_ NAYCON0IC_AUXADC_AVG_RGTVS2_NLIM GATING                        xM Aee Y_BAT_PLUGIN_PCRGTVS2_NLIM GATING  PMIC_AUXADC_AVG_NUM_LB LB Un0IC_AUXADC_AVG_RGTVS2_VREFU                   \
	MT6359 \
  \
ADC_TRIM_CVS2_ NAYCON0IC_AUXADC_AVG_RGTVS2_VREFU                 0x1
#define
#defiee 3MIC_AUXADC_TS_RGTVS2_VREFU   PMIC_AUXADC_AVG_NUM_LB LBNUeL eLnY_BAT_PLUGIN_PCRGTVS2_TB_WIDTH                        \
	MT633ADC_TRIM_CVS2_ NAYCON0IC_AUXADC_AVG_RGTVS2_TB_WIDTH fine PMIC_AUXADLT_SEL_MASK einee 3MIC_AUXADC_TS_RGTVS2_TB_WIDTH  PMIC_AUXADC_AVG_NUM_LB LBNUe 0n3MIC_AUXADC_TS_RGTVS2_VDIFFPFMOFF                             ADC_TRIM_CVS2_ NAYCON0IC_AUXADC_AVG_RGTVS2_VDIFFPFMOFF                        xM Aee Y_BAT_PLUGIN_PCRGTVS2_VDIFFPFMOFF  PMIC_AUXADC_AVG_NUM_LB LB Un5_BAT_PLUGIN_PCRGTVS2_VDIFF OFF                               ADC_TRIM_CVS2_ NAYCONY_BAT_PLUGIN_PCRGTVS2_VDIFF_OFF                        xMAe Aee Y_BAT_PLUGIN_PCRGTVS2_VDIFF_OFF                 3
#defi  0  

0IC_AUXADC_AVG_RGTVS2_UG_SR              \
	IC_AUX
  \   \
   ADC_TRIM_CVS2_ NAYCONY_BAT_PLUGIN_PCRGTVS2_UG_SR                0x1
#define
#definee 3MIC_AUXADC_TS_RGTVS2_UG_SR  PMIC_AUXADC_AVG_NUM_LB LBNUe    Un_BAT_PLUGIN_PCRGTVS2_LG_SR              \
	IC_AUX
  \   \
   ADC_TRIM_CVS2_ NAYCONY_BAT_PLUGIN_PCRGTVS2_LG_SR fine PMIC_AUXADLT_SEL_MASK eineinee 3MIC_AUXADC_TS_RGTVS2_LG_SR  PMIC_AUXADC_AVG_NUM_LB LBNUe 0  
3MIC_AUXADC_TS_RGTVS2 NDIS_                          \
	MT6   ADC_TRIM_CVS2_ NAYCONY_BAT_PLUGIN_PCRGTVS2_NDIS_                  0x1
#defineineMAee Y_BAT_PLUGIN_PCRGTVS2_NDIS_    PMIC_AUXADC_AVG_NUM_LB LBNUe 0 5_BAT_PLUGIN_PCRGTVS2_TMDP_ADDR               \
	\
	
	I  \
   ADC_TRIM_CVS2_ NAYCONY_BAT_PLUGIN_PCRGTVS2_TMDP_               0x1
#defineine xM Aee Y_BAT_PLUGIN_PCRGTVS2_TMDP_ PMIC_AUXADC_AVG_NUM_LB LBNUe eL  
6_BAT_PLUGIN_PCRGTVS2_CMPV_FCOT_                       \6     ADC_TRIM_CVS2_ NAYCONY_BAT_PLUGIN_PCRGTVS2_CMPV_FCOT_                       xMAe Aee Y_BAT_PLUGIN_PCRGTVS2_CMPV_FCOT_SHIFT                   6




MIC_AUXADC_ADC_RGTVS2_RSV1_ADDR               \
	\
	
	I  \
   ADC_TRIM_CVS2_ NAYCONY_BAT_PLUGIN_PCRGTVS2_RSV1_               0x1
#defineine xM Aee PMIC_AUXADC_AVG_RGTVS2_RSV1_ PMIC_AUXADC_AVG_NUM_LB LBNUe eL eL8IC_AUXADC_AVG_RGTVS2_RSV2_ADDR               \
	\
	
	I  \
   ADC_TRIM_CVS2_ NAYCON2_BAT_PLUGIN_PCRGTVS2_RSV2_               0x1
#defineine xM Aee PMIC_AUXADC_AVG_RGTVS2_RSV2 SHIFT                   6


 

P 
P0IC_AUXADC_AVG_RGTVS2_FUGO  DC_DIG_3_DIG_MINOR_REV_ADDR 
	
   ADC_TRIM_CVS2_ NAYCON2_BAT_PLUGIN_PCRGTVS2_FUGO  fine PMIC_AUXADLT_SEL_MASK eine Aee Y_BAT_PLUGIN_PCRGTVS2_FUGO   PMIC_AUXADC_AVG_NUM_LB LBNUe 0 eL8IC_AUXADC_AVG_RGTVS2_FLGO  DC_DIG_3_DIG_MINOR_REV_ADDR 
	
   ADC_TRIM_CVS2_ NAYCON2_BAT_PLUGIN_PCRGTVS2_FLGO  fine PMIC_AUXADLT_SEL_MASK eine Aee Y_BAT_PLUGIN_PCRGTVS2_FLGO  SHIFT                   6





  
9IC_AUXADC_AVG_RGSTVS2_OC_STATU                     \
	MT6
   ADC_TRIM_CVS2_ NAYCON2_BAT_PLUGIN_PCRGSTVS2_OC_STATU                         xMA Aee Y_BAT_PLUGIN_PCRGSTVS2_OC_STATU                  3
#defi  0 Uen0IC_AUXADC_AVG_RGSTVS2_DT  MO  DC_DIG_3_DIG_MINOR_REV_ADDR    ADC_TRIM_CVS2_ NAYCON3MIC_AUXADC_TS_RGSTVS2_DT  MO                 0x1
#define
  Aee Y_BAT_PLUGIN_PCRGSTVS2_DT  MO  SHIFT                   6





0IC_AUXADC_AVG_RGTVS2_NONAUDIBLE_                             ADC_TRIM_CVS2_ NAYCON3MIC_AUXADC_TS_RGTVS2_NONAUDIBLE_                       0xM Aee Y_BAT_PLUGIN_PCRGTVS2_NONAUDIBLE_    PMIC_AUXADC_AVG_NUM_LB  Un_BAT_PLUGIN_PCRGTVS2_OC                   \
	MT6359 \
  \
   ADC_TRIM_CVS2_ NAYCON3MIC_AUXADC_TS_RGTVS2_OC                 0x1
#define
#defie nee MIC_AUXADC_ADC_RGTVS2_OC  SHIFT                   6






P 
P2_BAT_PLUGIN_PCRGTVS2_OC                         \
	MT63      ADC_TRIM_CVS2_ NAYCON3MIC_AUXADC_TS_RGTVS2_OC                 0x1
#define
#deine nee MIC_AUXADC_ADC_RGTVS2_OC  SHIFT                   6






P 
P5_BAT_PLUGIN_PCRGTVS2_SONIC PFM_TO  DC_DIG_3_DIG_MINOR_REV_ADDADC_TRIM_CVS2_ NAYCON3MIC_AUXADC_TS_RGTVS2_SONIC PFM_TO                         xMAe MIC_AUXADC_ADC_RGTVS2_SONIC PFM_TO   PMIC_AUXADC_AVG_NUM_LB LB8IC_AUXADC_AVG_RGTVS2_RETENTIONYE                         \ADDADC_TRIM_CVS2_ NAYCON3MIC_AUXADC_TS_RGTVS2_RETENTIONYE                      0xMA Aee Y_BAT_PLUGIN_PCRGTVS2_RETENTIONYE   PMIC_AUXADC_AVG_NUM_LB  eLnY_BAT_PLUGIN_PCRGTVS2_DT MO   MP_ADDR               \
	\
	
   ADC_TRIM_CVS2_ NAYCON3MIC_AUXADC_TS_RGTVS2_DIGMO   MP_                       xMA nee MIC_AUXADC_ADC_RGTVS2_DIGMO   MP_ PMIC_AUXADC_AVG_NUM_LB LL  0n PMIC_AUXADC_BIRGTVPA_NDIS_                          \
	MT6   ADC_TRIM_CVPA_ NAYCON0IC_AUXADC_AVG_RGTVPA_NDIS_                  0x1
#defineineMAee Y_BAT_PLUGIN_PCRGTVPA_NDIS_    PMIC_AUXADC_AVG_NUM_LB LBNUe 0 0IC_AUXADC_AVG_RGTVPA_MODESET_                       \6       ADC_TRIM_CVPA_ NAYCON0IC_AUXADC_AVG_RGTVPA_MODESET_               0x1
#defineineMAee Y_BAT_PLUGIN_PCRGTVPA_MODESET_ PMIC_AUXADC_AVG_NUM_LB LBNUe 
PPMIC_AUXADC_CK_RGTVPAYCC DC_DIG_3_DIG_MINOR_REV_ADDR 
        ADC_TRIM_CVPA_ NAYCON0IC_AUXADC_AVG_RGTVPA_CC                0x1
#defineine AeneMAee 3MIC_AUXADC_TS_RGTVPA_CC SHIFT                   6






P 
PB2_BAT_PLUGIN_PCRGTVPA_CSR              \
	IC_AUX
  \   \
     ADC_TRIM_CVPA_ NAYCON0IC_AUXADC_AVG_RGTVPA_CSR fine PMIC_AUXADLT_SEL_MASK eineineAee 3MIC_AUXADC_TS_RGTVPA_CSR  PMIC_AUXADC_AVG_NUM_LB LBNUe 0  
  4_BAT_PLUGIN_PCRGTVPA_CSMIR              \
	IC_AUX
  \   \
   ADC_TRIM_CVPA_ NAYCON0IC_AUXADC_AVG_RGTVPA_CSMIR fine PMIC_AUXADLT_SEL_MASK eineinee 3MIC_AUXADC_TS_RGTVPA_CSMIR  PMIC_AUXADC_AVG_NUM_LB LBNUe 0  
6_BAT_PLUGIN_PCRGTVPA_CSP_ADDR               \
	\
	
	I  \
    ADC_TRIM_CVPA_ NAYCON0IC_AUXADC_AVG_RGTVPA_CSP_               0x1
#defineine xM Aeee 3MIC_AUXADC_TS_RGTVPA_CSP_ PMIC_AUXADC_AVG_NUM_LB LBNUe eL  
L8IC_AUXADC_AVG_RGTVPA_SL                   \
	MT6359 \
  \
   ADC_TRIM_CVPA_ NAYCON0IC_AUXADC_AVG_RGTVPA_SL                 0x1
#defineine xM Aeee 3MIC_AUXADC_TS_RGTVPA_SL  SHIFT                   6






P 
PP0IC_AUXADC_AVG_RGTVPA_ZXFT_P_ADDR               \
	\
	
	I  \
 ADC_TRIM_CVPA_ NAYCON0IC_AUXADC_AVG_RGTVPA_ZXFT_P_fine PMIC_AUXADLT_SEL_MASK ede Aee Y_BAT_PLUGIN_PCRGTVPA_ZXFT_P_ PMIC_AUXADC_AVG_NUM_LB LBNUe   0n PMIC_AUXADC_BIRGTVPAYCP_FWUPOFF                              ADC_TRIM_CVPA_ NAYCON0IC_AUXADC_AVG_RGTVPA_CP_FWUPOFF                        xMA Aee Y_BAT_PLUGIN_PCRGTVPA_CP_FWUPOFF  PMIC_AUXADC_AVG_NUM_LB LL  0n3MIC_AUXADC_TS_RGTVPA_NONAUDIBLE_                             ADC_TRIM_CVPA_ NAYCON0IC_AUXADC_AVG_RGTVPA_NONAUDIBLE_                       0xM Aee Y_BAT_PLUGIN_PCRGTVPA_NONAUDIBLE_    PMIC_AUXADC_AVG_NUM_LB  Un4_BAT_PLUGIN_PCRGTVPA_RZ MP_ADDR               \
	\
	
        ADC_TRIM_CVPA_ NAYCONY_BAT_PLUGIN_PCRGTVPA_RZ MP_fine PMIC_AUXADLT_SEL_MASK eineinee 3MIC_AUXADC_TS_RGTVPA_RZ MP_SHIFT                   6





 
P0IC_AUXADC_AVG_RGTVPA_SLEW_ADDR               \
	\
	
	I  \
   ADC_TRIM_CVPA_ NAYCONY_BAT_PLUGIN_PCRGTVPA_SLEW_               0x1
#defineine xM Aee 3MIC_AUXADC_TS_RGTVPA_SLEW_SHIFT                   6






P 
 PMIC_AUXADC_BIRGTVPAYSLEW_NMO                     \
	MT6
	MT6ADC_TRIM_CVPA_ NAYCONY_BAT_PLUGIN_PCRGTVPA_SLEW_NMO                         xMAe Aee 3MIC_AUXADC_TS_RGTVPA_SLEW_NMO  SHIFT                   6




4_BAT_PLUGIN_PCRGTVPA_MIN_O  DC_DIG_3_DIG_MINOR_REV_ADDR 
	
  ADC_TRIM_CVPA_ NAYCONY_BAT_PLUGIN_PCRGTVPA_MIN_O                 0x1
#define
#defiee 3MIC_AUXADC_TS_RGTVPA_MIN_O  SHIFT                   6






P6_BAT_PLUGIN_PCRGTVPA_BURST  MP_ADDR               \
	\
	
    ADC_TRIM_CVPA_ NAYCONY_BAT_PLUGIN_PCRGTVPA_BURST  MP_                       xMAe Aee 3MIC_AUXADC_TS_RGTVPA_BURST  MP_SHIFT                   6




8IC_AUXADC_AVG_RGTVPA_ZC DC_DIG_3_DIG_MINOR_REV_ADDR 
        ADC_TRIM_CVPA_ NAYCON PMIC_AUXADC_BIRGTVPAYZC                0x1
#defineine AeneMAee 3MIC_AUXADC_TS_RGTVPA_ZC SHIFT                   6






P 
PB0IC_AUXADC_AVG_RGTVPA_RSV1_ADDR               \
	\
	
	I  \
   ADC_TRIM_CVPA_ NAYCON PMIC_AUXADC_BIRGTVPAYRSV1_               0x1
#defineine xM Aee PMIC_AUXADC_AVG_RGTVPAYRSV1_ PMIC_AUXADC_AVG_NUM_LB LBNUe eL eL8IC_AUXADC_AVG_RGTVPA_RSV2_ADDR               \
	\
	
	I  \
   ADC_TRIM_CVPA_ NAYCON3MIC_AUXADC_TS_RGTVPA_RSV2_               0x1
#defineine xM Aee PMIC_AUXADC_AVG_RGTVPA_RSV2_SHIFT                   6


 

P 
P0IC_AUXADC_AVG_RGSTVPA_OC_STATU                     \
	MT6
   ADC_TRIM_CVPA_ NAYCON3MIC_AUXADC_TS_RGSTVPA_OC_STATU                         xMA Aee Y_BAT_PLUGIN_PCRGSTVPA_OC_STATU                  3
#defi  0 Ue8IC_AUXADC_AVG_RGSTVPA_AZC ZX_                       \6       ADC_TRIM_CVPA_ NAYCON3MIC_AUXADC_TS_RGSTVPA_AZC ZX_               0x1
#defineineMAee Y_BAT_PLUGIN_PCRGSTVPA_AZC ZX_SHIFT                   6


 

P9IC_AUXADC_AVG_RGSTVPA_DT  MO  DC_DIG_3_DIG_MINOR_REV_ADDR    ADC_TRIM_CVPA_ NAYCON3MIC_AUXADC_TS_RGSTVPA_DT  MO                 0x1
#define
  Aee Y_BAT_PLUGIN_PCRGSTVPA_DT  MO  SHIFT                   6





P0IC_AUXADC_AVG_RGTVPA_PFM_DLC1_VTH                        \
	MADC_TRIM_CVPA_ NAYCON3MIC_AUXADC_TS_RGTVPA_PFM_DLC1_VTH                     0xMA Aee 3MIC_AUXADC_TS_RGTVPA_PFM_DLC1_VTH  PMIC_AUXADC_AVG_NUM_LB  eLnY_BAT_PLUGIN_PCRGTVPA_PFM_DLC2_VTH                        \
	MADC_TRIM_CVPA_ NAYCON3MIC_AUXADC_TS_RGTVPA_PFM_DLC2_VTH                     0xMA Aee 3MIC_AUXADC_TS_RGTVPA_PFM_DLC2_VTH  PMIC_AUXADC_AVG_NUM_LB  eLn3MIC_AUXADC_TS_RGTVPA_PFM_DLC3_VTH                        \
	MADC_TRIM_CVPA_ NAYCON4_BAT_PLUGIN_PCRGTVPA_PFM_DLC3_VTH                     0xMA Aee 3MIC_AUXADC_TS_RGTVPA_PFM_DLC3_VTH  PMIC_AUXADC_AVG_NUM_LB  eL0IC_AUXADC_AVG_RGTVPA_PFM_DLC4_VTH                        \
	MADC_TRIM_CVPA_ NAYCON4_BAT_PLUGIN_PCRGTVPA_PFM_DLC4_VTH                     0xMA Aee 3MIC_AUXADC_TS_RGTVPA_PFM_DLC4_VTH  PMIC_AUXADC_AVG_NUM_LB  eL PMIC_AUXADC_BIRGTVPAYZXFT_H                        \
	MT6335 ADC_TRIM_CVPA_ NAYCON4_BAT_PLUGIN_PCRGTVPA_ZXFT_H fine PMIC_AUXADLT_SEL_MASK ede Aee Y_BAT_PLUGIN_PCRGTVPA_ZXFT_H SHIFT                   6


 

P 4_BAT_PLUGIN_PCRGTVPA_DECODE_TMB                        \
	MT6ADC_TRIM_CVPA_ NAYCON4_BAT_PLUGIN_PCRGTVPA_DECODE_TMB                        xMA Aee Y_BAT_PLUGIN_PCRGTVPA_DECODE_TMB  PMIC_AUXADC_AVG_NUM_LB LL  L5_BAT_PLUGIN_PCRGTVPA_RSV3_ADDR               \
	\
	
	I  \
   ADC_TRIM_CVPA_ NAYCON4_BAT_PLUGIN_PCRGTVPA_RSV3_               0x1
#defineine xM Aee PMIC_AUXADC_AVG_RGTVPA_RSV3_ PMIC_AUXADC_AVG_NUM_LB LBNUe eL eL8IC_AUXADC_AVG_BUCK_ NA1_ELR_L                          \
	MT6ADC_TRIM_CBUCK_ NA1_ELR_NUMIC_AUXADC_AVG_BUCK_ NA1_ELR_L                          xMA Aee PMIC_AUXADC_AVG_BUCK_ NA1_ELR_L    PMIC_AUXADC_AVG_NUM_LB LBNUe0IC_AUXADC_AVG_RGTVPROC2_DRIVER_SR TRIM                       ADC_TRIM_CVPROC2_ELR_0IC_AUXADC_AVG_RGTVPROC2_DRIVER_SR TRIM                       e MIC_AUXADC_ADC_RGTVPROC2_DRIVER_SR TRIM  PMIC_AUXADC_AVG_NUM_L0IC_AUXADC_AVG_RGTVPROC2_CCOM                   \
	MT6359 \
  ADC_TRIM_CVPROC2_ELR_0IC_AUXADC_AVG_RGTVPROC2_CCOM  fine PMIC_AUXADLT_SEL_MASK einee 3MIC_AUXADC_TS_RGTVPROC2_CCOM   PMIC_AUXADC_AVG_NUM_LB LBNUe e3MIC_AUXADC_TS_RGTVPROC2_RCOM                   \
	MT6359 \
  ADC_TRIM_CVPROC2_ELR_0IC_AUXADC_AVG_RGTVPROC2_RCOM  fine PMIC_AUXADLT_SEL_MASK einee MIC_AUXADC_AVG_RGTVPROC2_RCOM   PMIC_AUXADC_AVG_NUM_LB LBNUe e5_BAT_PLUGIN_PCRGTVPROC2_RAMP SL                   \
	MT6359 \ADC_TRIM_CVPROC2_ELR_0IC_AUXADC_AVG_RGTVPROC2_RAMP SL                         xM Aee MIC_AUXADC_ADC_RGTVPROC2_RAMP SL   PMIC_AUXADC_AVG_NUM_LB LBNU9IC_AUXADC_AVG_RGTVPROC2_NLIM TRIM                       359 \ADC_TRIM_CVPROC2_ELR_0IC_AUXADC_AVG_RGTVPROC2_NLIM TRIM                     0xMA Aee MIC_AUXADC_AVG_RGTVPROC2_NLIM TRIM  PMIC_AUXADC_AVG_NUM_LB  eLn PMIC_AUXADC_BIRGTVPROC2_CSNSL  TRIM                       359ADC_TRIM_CVPROC2_ELR_Y_BAT_PLUGIN_PCRGTVPROC2_CSNSL  TRIM                    ine nee M_BAT_PLUGIN_PCRGTVPROC2_CSNSL  TRIM  PMIC_AUXADC_AVG_NUM_LB  0IC_AUXADC_AVG_RGTVPROC2_ZC TRIM                       359 \59ADC_TRIM_CVPROC2_ELR_Y_BAT_PLUGIN_PCRGTVPROC2_ZC TRIM                        xMA nee 3MIC_AUXADC_TS_RGTVPROC2_ZC TRIM  PMIC_AUXADC_AVG_NUM_LB LBNUe4_BAT_PLUGIN_PCRGTVPROC2_CSPSL  TRIM                       359ADC_TRIM_CVPROC2_ELR_ PMIC_AUXADC_BIRGTVPROC2_CSPSL  TRIM                    ine nee M_BAT_PLUGIN_PCRGTVPROC2_CSPSL  TRIM  PMIC_AUXADC_AVG_NUM_LB  0IC_AUXADC_AVG_RGTVMODEM_DRIVER_SR TRIM                       ADC_TRIM_CVPROC2_ELR_3MIC_AUXADC_TS_RGTVMODEM_DRIVER_SR TRIM                       e MIC_AUXADC_ADC_RGTVMODEM_DRIVER_SR TRIM  PMIC_AUXADC_AVG_NUM_L0IC_AUXADC_AVG_RGTVMODEM_CCOM                   \
	MT6359 \
  ADC_TRIM_CVPROC2_ELR_3MIC_AUXADC_TS_RGTVMODEM_CCOM  fine PMIC_AUXADLT_SEL_MASK einee 3MIC_AUXADC_TS_RGTVMODEM_CCOM   PMIC_AUXADC_AVG_NUM_LB LBNUe e3MIC_AUXADC_TS_RGTVMODEM_RCOM                   \
	MT6359 \
  ADC_TRIM_CVPROC2_ELR_3MIC_AUXADC_TS_RGTVMODEM_RCOM  fine PMIC_AUXADLT_SEL_MASK einee MIC_AUXADC_AVG_RGTVMODEM_RCOM   PMIC_AUXADC_AVG_NUM_LB LBNUe e5_BAT_PLUGIN_PCRGTVMODEM_RAMP SL                   \
	MT6359 \ADC_TRIM_CVPROC2_ELR_3MIC_AUXADC_TS_RGTVMODEM_RAMP SL                         xM Aee MIC_AUXADC_ADC_RGTVMODEM_RAMP SL   PMIC_AUXADC_AVG_NUM_LB LBNU9IC_AUXADC_AVG_RGTVMODEM_NLIM TRIM                       359 \ADC_TRIM_CVPROC2_ELR_3MIC_AUXADC_TS_RGTVMODEM_NLIM TRIM                     0xMA Aee MIC_AUXADC_AVG_RGTVMODEM_NLIM TRIM  PMIC_AUXADC_AVG_NUM_LB  eLn PMIC_AUXADC_BIRGTVMODEM_CSNSL  TRIM                       359ADC_TRIM_CVPROC2_ELR_4_BAT_PLUGIN_PCRGTVMODEM_CSNSL  TRIM                    ine nee M_BAT_PLUGIN_PCRGTVMODEM_CSNSL  TRIM  PMIC_AUXADC_AVG_NUM_LB  0IC_AUXADC_AVG_RGTVMODEM_ZC TRIM                       359 \59ADC_TRIM_CVPROC2_ELR_4_BAT_PLUGIN_PCRGTVMODEM_ZC TRIM                        xMA nee 3MIC_AUXADC_TS_RGTVMODEM_ZC TRIM  PMIC_AUXADC_AVG_NUM_LB LBNUe4_BAT_PLUGIN_PCRGTVMODEM_CSPSL  TRIM                       359ADC_TRIM_CVPROC2_ELR_5_BAT_PLUGIN_PCRGTVMODEM_CSPSL  TRIM                    ine nee M_BAT_PLUGIN_PCRGTVMODEM_CSPSL  TRIM  PMIC_AUXADC_AVG_NUM_LB  0IC_AUXADC_AVG_RGTVPU_DRIVER_SR TRIM                       359ADC_TRIM_CVPROC2_ELR_6_BAT_PLUGIN_PCRGTVPU_DRIVER_SR TRIM                        nee MIC_AUXADC_ADC_RGTVPU_DRIVER_SR TRIM  PMIC_AUXADC_AVG_NUM_LB  0IC_AUXADC_AVG_RGTVPU_CCOM                   \
	MT6359 \
  359ADC_TRIM_CVPROC2_ELR_6_BAT_PLUGIN_PCRGTVPU_CCOM  fine PMIC_AUXADLT_SEL_MASK eine nee 3MIC_AUXADC_TS_RGTVPU_CCOM   PMIC_AUXADC_AVG_NUM_LB LBNUe e B 3MIC_AUXADC_TS_RGTVPU_RCOM                   \
	MT6359 \
  359ADC_TRIM_CVPROC2_ELR_6_BAT_PLUGIN_PCRGTVPU_RCOM  fine PMIC_AUXADLT_SEL_MASK eine nee M_BAT_PLUGIN_PCRGTVPU_RCOM   PMIC_AUXADC_AVG_NUM_LB LBNUe e  L5_BAT_PLUGIN_PCRGTVPU_RAMP SL                   \
	MT6359 \
  ADC_TRIM_CVPROC2_ELR_6_BAT_PLUGIN_PCRGTVPU_RAMP SL                         xM Ae nee MIC_AUXADC_ADC_RGTVPU_RAMP SL   PMIC_AUXADC_AVG_NUM_LB LBNU UM9IC_AUXADC_AVG_RGTVPU_NLIM TRIM                       359 \
  ADC_TRIM_CVPROC2_ELR_6_BAT_PLUGIN_PCRGTVPU_NLIM TRIM                     0xMA Ae nee M_BAT_PLUGIN_PCRGTVPU_NLIM TRIM  PMIC_AUXADC_AVG_NUM_LB  eL  0n PMIC_AUXADC_BIRGTVPU_CSNSL  TRIM                       359
  ADC_TRIM_CVPROC2_ELR_MIC_AUXADC_ADC_RGTVPU_CSNSL  TRIM                    ine ne nee M_BAT_PLUGIN_PCRGTVPU_CSNSL  TRIM  PMIC_AUXADC_AVG_NUM_LB     0IC_AUXADC_AVG_RGTVPU_ZC TRIM                       359 \59
  ADC_TRIM_CVPROC2_ELR_MIC_AUXADC_ADC_RGTVPU_ZC TRIM                        xMA ne nee 3MIC_AUXADC_TS_RGTVPU_ZC TRIM  PMIC_AUXADC_AVG_NUM_LB LBNUe   4_BAT_PLUGIN_PCRGTVPU_CSPSL  TRIM                       359
  ADC_TRIM_CVPROC2_ELR_8IC_AUXADC_AVG_RGTVPU_CSPSL  TRIM                    ine ne nee M_BAT_PLUGIN_PCRGTVPU_CSPSL  TRIM  PMIC_AUXADC_AVG_NUM_LB   

0IC_AUXADC_AVG_RGTVS1_CSNSL  TRIM                       359
  ADC_TRIM_CVPROC2_ELR_9IC_AUXADC_AVG_RGTVS1_CSNSL  TRIM                    ine ne nee M_BAT_PLUGIN_PCRGTVS1_CSNSL  TRIM  PMIC_AUXADC_AVG_NUM_LB   

0IC_AUXADC_AVG_RGTVS1_CCOM                   \
	MT6359 \
  359ADC_TRIM_CVPROC2_ELR_9IC_AUXADC_AVG_RGTVS1_CCOM  fine PMIC_AUXADLT_SEL_MASK eine nee 3MIC_AUXADC_TS_RGTVS1_CCOM   PMIC_AUXADC_AVG_NUM_LB LBNUe e  L4_BAT_PLUGIN_PCRGTVS1 RCOM                   \
	MT6359 \
  359ADC_TRIM_CVPROC2_ELR_9IC_AUXADC_AVG_RGTVS1_RCOM  fine PMIC_AUXADLT_SEL_MASK eine nee M_BAT_PLUGIN_PCRGTVS1_RCOM   PMIC_AUXADC_AVG_NUM_LB LBNUe 0  
6_BAT_PLUGIN_PCRGTVS1_COTRAMP SL                   \
	MT6359 \ADC_TRIM_CVPROC2_ELR_9IC_AUXADC_AVG_RGTVS1_COTRAMP SL                         xM Aee MIC_AUXADC_ADC_RGTVS1_COTRAMP SL   PMIC_AUXADC_AVG_NUM_LB LB Un0IC_AUXADC_AVG_RGTVS1_ZC TRIM                       359 \59
  ADC_TRIM_CVPROC2_ELR_9IC_AUXADC_AVG_RGTVS1_ZC TRIM                        xMA ne nee 3MIC_AUXADC_TS_RGTVS1_ZC TRIM  PMIC_AUXADC_AVG_NUM_LB LBNUe 
PP3MIC_AUXADC_TS_RGTVS1_LDO_SENS                            6   ADC_TRIM_CVPROC2_ELR_9IC_AUXADC_AVG_RGTVS1_LDO_SENS                         xMAe Aee Y_BAT_PLUGIN_PCRGTVS1_LDO_SENS   PMIC_AUXADC_AVG_NUM_LB  eL  0n5_BAT_PLUGIN_PCRGTVS1_CSPSL  TRIM                       359
  ADC_TRIM_CVPROC2_ELR_n0IC_AUXADC_AVG_RGTVS1_CSPSL  TRIM                    ine ne nee M_BAT_PLUGIN_PCRGTVS1_CSPSL  TRIM  PMIC_AUXADC_AVG_NUM_LB   

0IC_AUXADC_AVG_RGTVS1_NLIM TRIM                       359 \
  ADC_TRIM_CVPROC2_ELR_n0IC_AUXADC_AVG_RGTVS1_NLIM TRIM                     0xMA Ae nee M_BAT_PLUGIN_PCRGTVS1_NLIM TRIM SHIFT                   6




4_BAT_PLUGIN_PCRGTVS2_CSNSL  TRIM                       359
  ADC_TRIM_CVPROC2_ELR_nY_BAT_PLUGIN_PCRGTVS2_CSNSL  TRIM                    ine ne nee M_BAT_PLUGIN_PCRGTVS2_CSNSL  TRIM  PMIC_AUXADC_AVG_NUM_LB   

0IC_AUXADC_AVG_RGTVS2_CCOM                   \
	MT6359 \
  359ADC_TRIM_CVPROC2_ELR_nY_BAT_PLUGIN_PCRGTVS2_CCOM  fine PMIC_AUXADLT_SEL_MASK eine nee 3MIC_AUXADC_TS_RGTVS2_CCOM   PMIC_AUXADC_AVG_NUM_LB LBNUe e 

4_BAT_PLUGIN_PCRGTVS2_RCOM                   \
	MT6359 \
  359ADC_TRIM_CVPROC2_ELR_nY_BAT_PLUGIN_PCRGTVS2_RCOM  fine PMIC_AUXADLT_SEL_MASK eine nee M_BAT_PLUGIN_PCRGTVS2_RCOM   PMIC_AUXADC_AVG_NUM_LB LBNUe e  
6_BAT_PLUGIN_PCRGTVS2_COTRAMP SL                   \
	MT6359 \ADC_TRIM_CVPROC2_ELR_nY_BAT_PLUGIN_PCRGTVS2_COTRAMP SL                         xM Aee MIC_AUXADC_ADC_RGTVS2_COTRAMP SL   PMIC_AUXADC_AVG_NUM_LB LB Un0IC_AUXADC_AVG_RGTVS2_ZC TRIM                       359 \599 \ADC_TRIM_CVPROC2_ELR_nY_BAT_PLUGIN_PCRGTVS2_ZC TRIM                        xMA ne nee 3MIC_AUXADC_TS_RGTVS2_ZC TRIM  PMIC_AUXADC_AVG_NUM_LB LBNUe  0n3MIC_AUXADC_TS_RGTVS2_LDO_SENS                            6   ADC_TRIM_CVPROC2_ELR_nY_BAT_PLUGIN_PCRGTVS2_LDO_SENS                         xMAe Aee Y_BAT_PLUGIN_PCRGTVS2_LDO_SENS   PMIC_AUXADC_AVG_NUM_LB  eL  0n5_BAT_PLUGIN_PCRGTVS2_CSPSL  TRIM                       359   ADC_TRIM_CVPROC2_ELR_n2_BAT_PLUGIN_PCRGTVS2_CSPSL  TRIM                    ine ne nee M_BAT_PLUGIN_PCRGTVS2_CSPSL  TRIM  PMIC_AUXADC_AVG_NUM_LB   

0IC_AUXADC_AVG_RGTVS2_NLIM TRIM                       359 \
  ADC_TRIM_CVPROC2_ELR_n2_BAT_PLUGIN_PCRGTVS2_NLIM TRIM                     0xMA Ae nee M_BAT_PLUGIN_PCRGTVS2_NLIM TRIM  PMIC_AUXADC_AVG_NUM_LB  eL Ue4_BAT_PLUGIN_PCRGTVPROC2_TONYTRIM                       359   ADC_TRIM_CVPROC2_ELR_n3MIC_AUXADC_TS_RGTVPROC2_TONYTRIM                    ine ne nee 3M_BAT_PLUGIN_PCRGTVPROC2_TONYTRIM  PMIC_AUXADC_AVG_NUM_LB   

0IC_AUXADC_AVG_RGTVMODEM_TONYTRIM                       359   ADC_TRIM_CVPROC2_ELR_n3MIC_AUXADC_TS_RGTVMODEM_TONYTRIM                    ine ne nee 3M_BAT_PLUGIN_PCRGTVMODEM_TONYTRIM  PMIC_AUXADC_AVG_NUM_LB   

6_BAT_PLUGIN_PCRGTVPU_TONYTRIM                       359      ADC_TRIM_CVPROC2_ELR_n4_BAT_PLUGIN_PCRGTVPU_TONYTRIM                    ine ne ne nee 3M_BAT_PLUGIN_PCRGTVPU_TONYTRIM SHIFT                   6





0IC_AUXADC_AVG_RGTVS1_TONYTRIM                       359      ADC_TRIM_CVPROC2_ELR_n4_BAT_PLUGIN_PCRGTVS1_TONYTRIM                    ine ne ne nee 3M_BAT_PLUGIN_PCRGTVS1_TONYTRIM SHIFT                   6





6_BAT_PLUGIN_PCRGTVS2_TONYTRIM                       359      ADC_TRIM_CVPROC2_ELR_n5_BAT_PLUGIN_PCRGTVS2_TONYTRIM                    ine ne ne nee 3M_BAT_PLUGIN_PCRGTVS2_TONYTRIM  PMIC_AUXADC_AVG_NUM_LB   

 eL0IC_AUXADC_AVG_RGTVPA_NLIM  MP_ADDR               \
	\
	
     ADC_TRIM_CVPROC2_ELR_n5_BAT_PLUGIN_PCRGTVPA_NLIM  MP_fine PMIC_AUXADLT_SEL_MASK einee MIC_AUXADC_AVG_RGTVPA_NLIM  MP_SHIFT                   6





6_BAT_PLUGIN_PCLDO_TOP_ NAYID                       359 \599 \ADC_TRIM_CLDO_TOP_ID_BAT_PLUGIN_PCLDO_TOP_ NAYID                        xMA ne nee PMIC_AUXADC_AVG_LDO_TOP_ NAYID  PMIC_AUXADC_AVG_NUM_LB LBNUe 0 0IC_AUXADC_AVG_LDO_TOP_DT  ID                       359 \599 \ADC_TRIM_CLDO_TOP_ID_BAT_PLUGIN_PCLDO_TOP_DT  ID                        xMA ne nee PMIC_AUXADC_AVG_LDO_TOP_DT  ID  PMIC_AUXADC_AVG_NUM_LB LBNUe 0 8IC_AUXADC_AVG_LDO_TOP_ NAYMINOR_REV                       359ADC_TRIM_CLDO_TOP_REV0IC_AUXADC_AVG_LDO_TOP_ NAYMINOR_REV                    ine nee M_BAT_PLUGIN_PCLDO_TOP_ NAYMINOR_REV  PMIC_AUXADC_AVG_NUM_LB  0IC_AUXADC_AVG_LDO_TOP_ NAYMAJOR_REV                       359ADC_TRIM_CLDO_TOP_REV0IC_AUXADC_AVG_LDO_TOP_ NAYMAJOR_REV                    ine nee M_BAT_PLUGIN_PCLDO_TOP_ NAYMAJOR_REV  PMIC_AUXADC_AVG_NUM_LB  4IC_AUXADC_AVG_LDO_TOP_DT  MINOR_REV                       359ADC_TRIM_CLDO_TOP_REV0IC_AUXADC_AVG_LDO_TOP_DT  MINOR_REV                    ine nee M_BAT_PLUGIN_PCLDO_TOP_DT  MINOR_REV  PMIC_AUXADC_AVG_NUM_LB  8IC_AUXADC_AVG_LDO_TOP_DT  MAJOR_REV                       359ADC_TRIM_CLDO_TOP_REV0IC_AUXADC_AVG_LDO_TOP_DT  MAJOR_REV                    ine nee M_BAT_PLUGIN_PCLDO_TOP_DT  MAJOR_REV  PMIC_AUXADC_AVG_NUM_LB  n2_BAT_PLUGIN_PCLDO_TOP_CB                     \
	MT6
	MT6   59ADC_TRIM_CLDO_TOP_DBI_BAT_PLUGIN_PCLDO_TOP_CB                 0x1
#defineine xM Aee 3MIC_AUXADC_TS_LDO_TOP_CB  SHIFT                   6


 

P 
P0IC_AUXADC_AVG_LDO_TOP_BIX_                       \6        59ADC_TRIM_CLDO_TOP_DBI_BAT_PLUGIN_PCLDO_TOP_BIX_               0x1
#defineine xM Aee 3MIC_AUXADC_TS_LDO_TOP_BIX_SHIFT                   6






P 
 PMIC_AUXADC_BILDO_TOP_ES                   \
	MT6359 \
  \
  ADC_TRIM_CLDO_TOP_DBI_BAT_PLUGIN_PCLDO_TOP_ES                 0x1
#defineine xM Aee PMIC_AUXADC_AVG_LDO_TOP_ES   PMIC_AUXADC_AVG_NUM_LB LBNUe eL eL8IC_AUXADC_AVG_LDO_TOP_FPI                  \
	MT6359 \
  \
  ADC_TRIM_CLDO_TOP_DXI_BAT_PLUGIN_PCLDO_TOP_FPI                0x1
#defineine xM Aee PMIC_AUXADC_AVG_LDO_TOP_FPI SHIFT                   6


 

P 
P0IC_AUXADC_AVG_LDO_TOP_CLK_OFFSET_                       \6   ADC_TRIM_CLDO_TPM0IC_AUXADC_AVG_LDO_TOP_CLK_OFFSET_                   ine ne nee MMIC_AUXADC_AVG_LDO_TOP_CLK_OFFSET_ PMIC_AUXADC_AVG_NUM_LB   

0IC_AUXADC_AVG_LDO_TOP_RST_OFFSET_                       \6   ADC_TRIM_CLDO_TPM0IC_AUXADC_AVG_LDO_TOP_RST_OFFSET_                   ine ne nee MMIC_AUXADC_AVG_LDO_TOP_RST_OFFSET_ PMIC_AUXADC_AVG_NUM_LB   

8IC_AUXADC_AVG_LDO_TOP_INT_OFFSET_                       \6   ADC_TRIM_CLDO_TPM1IC_AUXADC_AVG_LDO_TOP_INT_OFFSET_                   ine ne nee MMIC_AUXADC_AVG_LDO_TOP_INT_OFFSET_ PMIC_AUXADC_AVG_NUM_LB   

0IC_AUXADC_AVG_LDO_TOP_INT_L                          \
	MT6  ADC_TRIM_CLDO_TPM1IC_AUXADC_AVG_LDO_TOP_INT_L                          xMA Aenee MMIC_AUXADC_AVG_LDO_TOP_INT_L    PMIC_AUXADC_AVG_NUM_LB LBNUeeL8IC_AUXADC_AVG_RGTLDO_32K_CK_PD                         \
	MT6ADC_TRIM_CLDO_TOP_CKPD  CON0IC_AUXADC_AVG_RGTLDO_32K_CK_PD                         xMA Aee Y_BAT_PLUGIN_PCRGTLDO_32K_CK_PD   PMIC_AUXADC_AVG_NUM_LB LBNUe0IC_AUXADC_AVG_RGTLDO_INTRP_CK_PD                         \
	MADC_TRIM_CLDO_TOP_CKPD  CON0IC_AUXADC_AVG_RGTLDO_INTRP_CK_PD                      0xMA Aee Y_BAT_PLUGIN_PCRGTLDO_INTRP_CK_PD   PMIC_AUXADC_AVG_NUM_LB  eLn_BAT_PLUGIN_PCRGTLDO_1M_CK_PD                         \
	MT6MADC_TRIM_CLDO_TOP_CKPD  CON0IC_AUXADC_AVG_RGTLDO_1M_CK_PD                         xMAe Aee Y_BAT_PLUGIN_PCRGTLDO_1M_CK_PD   PMIC_AUXADC_AVG_NUM_LB LBNUee2_BAT_PLUGIN_PCRGTLDO_26M_CK_PD                         \
	MT6ADC_TRIM_CLDO_TOP_CKPD  CON0IC_AUXADC_AVG_RGTLDO_26M_CK_PD                         xMA Aee Y_BAT_PLUGIN_PCRGTLDO_26M_CK_PD   PMIC_AUXADC_AVG_NUM_LB LBNUe3MIC_AUXADC_TS_RGTLDO_32K_CK_PD  HW                          \ADC_TRIM_CTOP_TOP_CKHW   CON0IC_AUXADC_AVG_RGTLDO_32K_CK_PD  HW                          xe Y_BAT_PLUGIN_PCRGTLDO_32K_CK_PD  HW    PMIC_AUXADC_AVG_NUM_LB 0IC_AUXADC_AVG_RGTLDO_INTRP_CK_PD  HW                         ADC_TRIM_CTOP_TOP_CKHW   CON0IC_AUXADC_AVG_RGTLDO_INTRP_CK_PD  HW                         e Y_BAT_PLUGIN_PCRGTLDO_INTRP_CK_PD  HW    PMIC_AUXADC_AVG_NUM_LY_BAT_PLUGIN_PCRGTLDO_1M_CK_PD  HW                          \ ADC_TRIM_CTOP_TOP_CKHW   CON0IC_AUXADC_AVG_RGTLDO_1M_CK_PD  HW                      ine nee Y_BAT_PLUGIN_PCRGTLDO_1M_CK_PD  HW    PMIC_AUXADC_AVG_NUM_LB L2_BAT_PLUGIN_PCRGTLDO_26M_CK_PD  HW                          \ADC_TRIM_CTOP_TOP_CKHW   CON0IC_AUXADC_AVG_RGTLDO_26M_CK_PD  HW                          xe Y_BAT_PLUGIN_PCRGTLDO_26M_CK_PD  HW    PMIC_AUXADC_AVG_NUM_LB 3MIC_AUXADC_TS_RGTLDO_DCM_MODE                        \
	MT6  ADC_TRIM_CLDO_TOP_CLK_DCM_CON0IC_AUXADC_AVG_RGTLDO_DCM_MODE                0x1
#define
  Aee Y_BAT_PLUGIN_PCRGTLDO_DCM_MODE  PMIC_AUXADC_AVG_NUM_LB   

 eL0IC_AUXADC_AVG_RGTLDO_VSRAM_PROC1_OSC  MP_DI                  ADC_TRIM_CLDO_TOP_CLK_VSRAM_CON0IC_AUXADC_AVG_RGTLDO_VSRAM_PROC1_OSC  MP_DI                 0e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_OSC  MP_DI   PMIC_AUXADC_AVG0IC_AUXADC_AVG_RGTLDO_VSRAM_PROC2_OSC  MP_DI                  ADC_TRIM_CLDO_TOP_CLK_VSRAM_CON0IC_AUXADC_AVG_RGTLDO_VSRAM_PROC2_OSC  MP_DI                 0e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_OSC  MP_DI   PMIC_AUXADC_AVGY_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS_OSC  MP_DI                 ADC_TRIM_CLDO_TOP_CLK_VSRAM_CON0IC_AUXADC_AVG_RGTLDO_VSRAM_OTHERS_OSC  MP_DI                 e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS_OSC  MP_DI   PMIC_AUXADC_AV2_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_OSC  MP_DI                     ADC_TRIM_CLDO_TOP_CLK_VSRAM_CON0IC_AUXADC_AVG_RGTLDO_VSRAM_MD_OSC  MP_DI                 0x1
e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_OSC  MP_DI   PMIC_AUXADC_AVG_NU3MIC_AUXADC_TS_RGTINT_   VFE28_OC_                       \6   ADC_TRIM_CLDO_TOP_INT_CON0IC_AUXADC_AVG_RGTINT_   VFE28_OC_                       xM Aee Y_BAT_PLUGIN_PCRGTINT_   VFE28_OC_ PMIC_AUXADC_AVG_NUM_LB   

0IC_AUXADC_AVG_RGTINT_   VXO22_OC_                       \6   ADC_TRIM_CLDO_TOP_INT_CON0IC_AUXADC_AVG_RGTINT_   VXO22_OC_                       xM Aee Y_BAT_PLUGIN_PCRGTINT_   VXO22_OC_ PMIC_AUXADC_AVG_NUM_LB LB Un_BAT_PLUGIN_PCRGTINT_   VRF18_OC_                       \6   ADC_TRIM_CLDO_TOP_INT_CON0IC_AUXADC_AVG_RGTINT_   VRF18_OC_                       xM Aee Y_BAT_PLUGIN_PCRGTINT_   VRF18_OC_ PMIC_AUXADC_AVG_NUM_LB LB U2_BAT_PLUGIN_PCRGTINT_   VRF12_OC_                       \6   ADC_TRIM_CLDO_TOP_INT_CON0IC_AUXADC_AVG_RGTINT_   VRF12_OC_                       xM Aee Y_BAT_PLUGIN_PCRGTINT_   VRF12_OC_ PMIC_AUXADC_AVG_NUM_LB LB U3MIC_AUXADC_TS_RGTINT_   VEFUSE_OC_                       \6  ADC_TRIM_CLDO_TOP_INT_CON0IC_AUXADC_AVG_RGTINT_   VEFUSE_OC_                    0xMA Aee Y_BAT_PLUGIN_PCRGTINT_   VEFUSE_OC_ PMIC_AUXADC_AVG_NUM_LB LB 4_BAT_PLUGIN_PCRGTINT_   VCN33_1_OC_                       \6 ADC_TRIM_CLDO_TOP_INT_CON0IC_AUXADC_AVG_RGTINT_   VCN33_1_OC_                    0xM Aee Y_BAT_PLUGIN_PCRGTINT_   VCN33_1_OC_ PMIC_AUXADC_AVG_NUM_LB LB5_BAT_PLUGIN_PCRGTINT_   VCN33_2_OC_                       \6 ADC_TRIM_CLDO_TOP_INT_CON0IC_AUXADC_AVG_RGTINT_   VCN33_2_OC_                       xM e Y_BAT_PLUGIN_PCRGTINT_   VCN33_2_OC_ PMIC_AUXADC_AVG_NUM_LB LB6_BAT_PLUGIN_PCRGTINT_   VCN13_OC_                       \6   ADC_TRIM_CLDO_TOP_INT_CON0IC_AUXADC_AVG_RGTINT_   VCN13_OC_                       xM Aee Y_BAT_PLUGIN_PCRGTINT_   VCN13_OC_ PMIC_AUXADC_AVG_NUM_LB LB UMIC_AUXADC_ADC_RGTINT_   VCN18_OC_                       \6   ADC_TRIM_CLDO_TOP_INT_CON0IC_AUXADC_AVG_RGTINT_   VCN18_OC_                       xM Aee Y_BAT_PLUGIN_PCRGTINT_   VCN18_OC_ PMIC_AUXADC_AVG_NUM_LB LB U8IC_AUXADC_AVG_RGTINT_   VA09_OC_                       \6    ADC_TRIM_CLDO_TOP_INT_CON0IC_AUXADC_AVG_RGTINT_   VA09_OC_                       xMA Aee Y_BAT_PLUGIN_PCRGTINT_   VA09_OC_ PMIC_AUXADC_AVG_NUM_LB   

 9IC_AUXADC_AVG_RGTINT_   VCAMIO_OC_                       \6  ADC_TRIM_CLDO_TOP_INT_CON0IC_AUXADC_AVG_RGTINT_   VCAMIO_OC_                    0xMA Aee Y_BAT_PLUGIN_PCRGTINT_   VCAMIO_OC_ PMIC_AUXADC_AVG_NUM_LB  eLn0IC_AUXADC_AVG_RGTINT_   VA12_OC_                       \6    ADC_TRIM_CLDO_TOP_INT_CON0IC_AUXADC_AVG_RGTINT_   VA12_OC_                       xM Aeee Y_BAT_PLUGIN_PCRGTINT_   VA12_OC_ PMIC_AUXADC_AVG_NUM_LB LB ULnY_BAT_PLUGIN_PCRGTINT_   VAUX18_OC_                       \6  ADC_TRIM_CLDO_TOP_INT_CON0IC_AUXADC_AVG_RGTINT_   VAUX18_OC_                    0xMA Aee Y_BAT_PLUGIN_PCRGTINT_   VAUX18_OC_ PMIC_AUXADC_AVG_NUM_LB  eLn PMIC_AUXADC_BIRGTINT_   VAUD18_OC_                       \6  ADC_TRIM_CLDO_TOP_INT_CON0IC_AUXADC_AVG_RGTINT_   VAUD18_OC_                    0xMA Aee Y_BAT_PLUGIN_PCRGTINT_   VAUD18_OC_ PMIC_AUXADC_AVG_NUM_LB  eLn3MIC_AUXADC_TS_RGTINT_   VIO18_OC_                       \6   ADC_TRIM_CLDO_TOP_INT_CON0IC_AUXADC_AVG_RGTINT_   VIO18_OC_                       xM Aee Y_BAT_PLUGIN_PCRGTINT_   VIO18_OC_ PMIC_AUXADC_AVG_NUM_LB LB Un4_BAT_PLUGIN_PCRGTINT_   VSRAM_PROC1_OC_                      ADC_TRIM_CLDO_TOP_INT_CON0IC_AUXADC_AVG_RGTINT_   VSRAM_PROC1_OC_                      e Y_BAT_PLUGIN_PCRGTINT_   VSRAM_PROC1_OC_ PMIC_AUXADC_AVG_NUM_LY5_BAT_PLUGIN_PCLDO_INT_CON0_SET_                       \6     ADC_TRIM_CLDO_TOP_INT_CON0_SET_BAT_PLUGIN_PCLDO_INT_CON0_SET_                    0xMA Ae nee MFMMIC_AUXADC_AVG_LDO_INT_CON0_SET_ PMIC_AUXADC_AVG_NUM_LB   

 e0IC_AUXADC_AVG_LDO_INT_CON0_CLR              \
	IC_AUX
  \   \ADC_TRIM_CLDO_TOP_INT_CON0_CLRIC_AUXADC_AVG_LDO_INT_CON0_CLR                     0xMA Ae nee MFMMIC_AUXADC_AVG_LDO_INT_CON0_CLR  PMIC_AUXADC_AVG_NUM_LB   

 e0IC_AUXADC_AVG_RGTINT_   VSRAM_PROC2_OC_                      ADC_TRIM_CLDO_TOP_INT_CONY_BAT_PLUGIN_PCRGTINT_   VSRAM_PROC2_OC_                      e Y_BAT_PLUGIN_PCRGTINT_   VSRAM_PROC2_OC_ PMIC_AUXADC_AVG_NUM_L0IC_AUXADC_AVG_RGTINT_   VSRAM_OTHERS_OC_                     ADC_TRIM_CLDO_TOP_INT_CONY_BAT_PLUGIN_PCRGTINT_   VSRAM_OTHERS_OC_                     e Y_BAT_PLUGIN_PCRGTINT_   VSRAM_OTHERS_OC_ PMIC_AUXADC_AVG_NUM_Y_BAT_PLUGIN_PCRGTINT_   VSRAM_MD_OC_                       \6ADC_TRIM_CLDO_TOP_INT_CONY_BAT_PLUGIN_PCRGTINT_   VSRAM_MD_OC_                   ine nee Y_BAT_PLUGIN_PCRGTINT_   VSRAM_MD_OC_ PMIC_AUXADC_AVG_NUM_LB L2_BAT_PLUGIN_PCRGTINT_   VEMC_OC_                       \6    ADC_TRIM_CLDO_TOP_INT_CONY_BAT_PLUGIN_PCRGTINT_   VEMC_OC_                       xM Aeee Y_BAT_PLUGIN_PCRGTINT_   VEMC_OC_ PMIC_AUXADC_AVG_NUM_LB LBNUe3MIC_AUXADC_TS_RGTINT_   VSIM1_OC_                       \6 \6ADC_TRIM_CLDO_TOP_INT_CONY_BAT_PLUGIN_PCRGTINT_   VSIM1_OC_                       xM Aee Y_BAT_PLUGIN_PCRGTINT_   VSIM1_OC_ PMIC_AUXADC_AVG_NUM_LB LBNU4_BAT_PLUGIN_PCRGTINT_   VSIM2_OC_                       \6   ADC_TRIM_CLDO_TOP_INT_CONY_BAT_PLUGIN_PCRGTINT_   VSIM2_OC_                       xM Aee Y_BAT_PLUGIN_PCRGTINT_   VSIM2_OC_ PMIC_AUXADC_AVG_NUM_LB LBNU5_BAT_PLUGIN_PCRGTINT_   VUSB_OC_                       \6    ADC_TRIM_CLDO_TOP_INT_CONY_BAT_PLUGIN_PCRGTINT_   VUSB_OC_                       xM Aeee Y_BAT_PLUGIN_PCRGTINT_   VUSB_OC_ PMIC_AUXADC_AVG_NUM_LB LBNUe6_BAT_PLUGIN_PCRGTINT_   VRFCK_OC_                       \6   ADC_TRIM_CLDO_TOP_INT_CONY_BAT_PLUGIN_PCRGTINT_   VRFCK_OC_                       xM Aee Y_BAT_PLUGIN_PCRGTINT_   VRFCK_OC_ PMIC_AUXADC_AVG_NUM_LB LB UMIC_AUXADC_ADC_RGTINT_   VBBCK_OC_                       \6   ADC_TRIM_CLDO_TOP_INT_CONY_BAT_PLUGIN_PCRGTINT_   VBBCK_OC_                       xM Aee Y_BAT_PLUGIN_PCRGTINT_   VBBCK_OC_ PMIC_AUXADC_AVG_NUM_LB LB U8IC_AUXADC_AVG_RGTINT_   VBIF28_OC_                       \6  ADC_TRIM_CLDO_TOP_INT_CONY_BAT_PLUGIN_PCRGTINT_   VBIF28_OC_                    0xMA Aee Y_BAT_PLUGIN_PCRGTINT_   VBIF28_OC_ PMIC_AUXADC_AVG_NUM_LB LB 9IC_AUXADC_AVG_RGTINT_   VIBR_OC_                       \6    ADC_TRIM_CLDO_TOP_INT_CONY_BAT_PLUGIN_PCRGTINT_   VIBR_OC_                       xM Aeee Y_BAT_PLUGIN_PCRGTINT_   VIBR_OC_ PMIC_AUXADC_AVG_NUM_LB LB ULn0IC_AUXADC_AVG_RGTINT_   VIO28_OC_                       \6   ADC_TRIM_CLDO_TOP_INT_CONY_BAT_PLUGIN_PCRGTINT_   VIO28_OC_                       xM Aee Y_BAT_PLUGIN_PCRGTINT_   VIO28_OC_ PMIC_AUXADC_AVG_NUM_LB LB UnY_BAT_PLUGIN_PCRGTINT_   VM18_OC_                       \6    ADC_TRIM_CLDO_TOP_INT_CONY_BAT_PLUGIN_PCRGTINT_   VM18_OC_                       xM Aeee Y_BAT_PLUGIN_PCRGTINT_   VM18_OC_ PMIC_AUXADC_AVG_NUM_LB LB ULn PMIC_AUXADC_BIRGTINT_   VUFS_OC_                       \6    ADC_TRIM_CLDO_TOP_INT_CONY_BAT_PLUGIN_PCRGTINT_   VUFS_OC_                       xM Aeee Y_BAT_PLUGIN_PCRGTINT_   VUFS_OC_ PMIC_AUXADC_AVG_NUM_LB LB ULn3MIC_AUXADC_TS_RGTINT_     VFE28_OC_                       \6 ADC_TRIM_CLDO_TOP_INT_     CON0IC_AUXADC_AVG_RGTINT_     VFE28_OC_                       xM e Y_BAT_PLUGIN_PCRGTINT_     VFE28_OC_ PMIC_AUXADC_AVG_NUM_LB LB0IC_AUXADC_AVG_RGTINT_     VXO22_OC_                       \6 ADC_TRIM_CLDO_TOP_INT_     CON0IC_AUXADC_AVG_RGTINT_     VXO22_OC_                       xM e Y_BAT_PLUGIN_PCRGTINT_     VXO22_OC_ PMIC_AUXADC_AVG_NUM_LB LBY_BAT_PLUGIN_PCRGTINT_     VRF18_OC_                       \6 ADC_TRIM_CLDO_TOP_INT_     CON0IC_AUXADC_AVG_RGTINT_     VRF18_OC_                       xM e Y_BAT_PLUGIN_PCRGTINT_     VRF18_OC_ PMIC_AUXADC_AVG_NUM_LB LB PMIC_AUXADC_BIRGTINT_     VRF12_OC_                       \6 ADC_TRIM_CLDO_TOP_INT_     CON0IC_AUXADC_AVG_RGTINT_     VRF12_OC_                       xM e Y_BAT_PLUGIN_PCRGTINT_     VRF12_OC_ PMIC_AUXADC_AVG_NUM_LB LB3MIC_AUXADC_TS_RGTINT_     VEFUSE_OC_                       \6ADC_TRIM_CLDO_TOP_INT_     CON0IC_AUXADC_AVG_RGTINT_     VEFUSE_OC_                    0xMA e Y_BAT_PLUGIN_PCRGTINT_     VEFUSE_OC_ PMIC_AUXADC_AVG_NUM_LB L4_BAT_PLUGIN_PCRGTINT_     VCN33_1_OC_                       \ADC_TRIM_CLDO_TOP_INT_     CON0IC_AUXADC_AVG_RGTINT_     VCN33_1_OC_                    0xM e Y_BAT_PLUGIN_PCRGTINT_     VCN33_1_OC_ PMIC_AUXADC_AVG_NUM_LB 5_BAT_PLUGIN_PCRGTINT_     VCN33_2_OC_                       \ADC_TRIM_CLDO_TOP_INT_     CON0IC_AUXADC_AVG_RGTINT_     VCN33_2_OC_                       xe Y_BAT_PLUGIN_PCRGTINT_     VCN33_2_OC_ PMIC_AUXADC_AVG_NUM_LB 6_BAT_PLUGIN_PCRGTINT_     VCN13_OC_                       \6 ADC_TRIM_CLDO_TOP_INT_     CON0IC_AUXADC_AVG_RGTINT_     VCN13_OC_                       xM e Y_BAT_PLUGIN_PCRGTINT_     VCN13_OC_ PMIC_AUXADC_AVG_NUM_LB LBMIC_AUXADC_ADC_RGTINT_     VCN18_OC_                       \6 ADC_TRIM_CLDO_TOP_INT_     CON0IC_AUXADC_AVG_RGTINT_     VCN18_OC_                       xM e Y_BAT_PLUGIN_PCRGTINT_     VCN18_OC_ PMIC_AUXADC_AVG_NUM_LB LB8IC_AUXADC_AVG_RGTINT_     VA09_OC_                       \6  ADC_TRIM_CLDO_TOP_INT_     CON0IC_AUXADC_AVG_RGTINT_     VA09_OC_                       xMA e Y_BAT_PLUGIN_PCRGTINT_     VA09_OC_ PMIC_AUXADC_AVG_NUM_LB   
9IC_AUXADC_AVG_RGTINT_     VCAMIO_OC_                       \6ADC_TRIM_CLDO_TOP_INT_     CON0IC_AUXADC_AVG_RGTINT_     VCAMIO_OC_                    0xMA e Y_BAT_PLUGIN_PCRGTINT_     VCAMIO_OC_ PMIC_AUXADC_AVG_NUM_LB  n0IC_AUXADC_AVG_RGTINT_     VA12_OC_                       \6  ADC_TRIM_CLDO_TOP_INT_     CON0IC_AUXADC_AVG_RGTINT_     VA12_OC_                       xM Ae Y_BAT_PLUGIN_PCRGTINT_     VA12_OC_ PMIC_AUXADC_AVG_NUM_LB LB nY_BAT_PLUGIN_PCRGTINT_     VAUX18_OC_                       \6ADC_TRIM_CLDO_TOP_INT_     CON0IC_AUXADC_AVG_RGTINT_     VAUX18_OC_                    0xMA e Y_BAT_PLUGIN_PCRGTINT_     VAUX18_OC_ PMIC_AUXADC_AVG_NUM_LB  n PMIC_AUXADC_BIRGTINT_     VAUD18_OC_                       \6ADC_TRIM_CLDO_TOP_INT_     CON0IC_AUXADC_AVG_RGTINT_     VAUD18_OC_                    0xMA e Y_BAT_PLUGIN_PCRGTINT_     VAUD18_OC_ PMIC_AUXADC_AVG_NUM_LB  n3MIC_AUXADC_TS_RGTINT_     VIO18_OC_                       \6 ADC_TRIM_CLDO_TOP_INT_     CON0IC_AUXADC_AVG_RGTINT_     VIO18_OC_                       xM e Y_BAT_PLUGIN_PCRGTINT_     VIO18_OC_ PMIC_AUXADC_AVG_NUM_LB LBn4_BAT_PLUGIN_PCRGTINT_     VSRAM_PROC1_OC_                    ADC_TRIM_CLDO_TOP_INT_     CON0IC_AUXADC_AVG_RGTINT_     VSRAM_PROC1_OC_                    e Y_BAT_PLUGIN_PCRGTINT_     VSRAM_PROC1_OC_ PMIC_AUXADC_AVG_NUMY5_BAT_PLUGIN_PCLDO_INT_     CON0_SET_                       \6ADC_TRIM_CLDO_TOP_INT_     CON0_SET_BAT_PLUGIN_PCLDO_INT_     CON0_SET_                    0xMA e MFMMIC_AUXADC_AVG_LDO_INT_     CON0_SET_ PMIC_AUXADC_AVG_NUM_LB  0IC_AUXADC_AVG_LDO_INT_     CON0_CLR              \
	IC_AUX
  ADC_TRIM_CLDO_TOP_INT_     CON0_CLRIC_AUXADC_AVG_LDO_INT_     CON0_CLR                     0xMA e MFMMIC_AUXADC_AVG_LDO_INT_     CON0_CLR  PMIC_AUXADC_AVG_NUM_LB  0IC_AUXADC_AVG_RGTINT_     VSRAM_PROC2_OC_                    ADC_TRIM_CLDO_TOP_INT_     CONY_BAT_PLUGIN_PCRGTINT_     VSRAM_PROC2_OC_                    e Y_BAT_PLUGIN_PCRGTINT_     VSRAM_PROC2_OC_ PMIC_AUXADC_AVG_NUM0IC_AUXADC_AVG_RGTINT_     VSRAM_OTHERS_OC_                   ADC_TRIM_CLDO_TOP_INT_     CONY_BAT_PLUGIN_PCRGTINT_     VSRAM_OTHERS_OC_                   e Y_BAT_PLUGIN_PCRGTINT_     VSRAM_OTHERS_OC_ PMIC_AUXADC_AVG_NUY_BAT_PLUGIN_PCRGTINT_     VSRAM_MD_OC_                       ADC_TRIM_CLDO_TOP_INT_     CONY_BAT_PLUGIN_PCRGTINT_     VSRAM_MD_OC_                   ine e Y_BAT_PLUGIN_PCRGTINT_     VSRAM_MD_OC_ PMIC_AUXADC_AVG_NUM_LB PMIC_AUXADC_BIRGTINT_     VEMC_OC_                       \6  ADC_TRIM_CLDO_TOP_INT_     CONY_BAT_PLUGIN_PCRGTINT_     VEMC_OC_                       xM Ae Y_BAT_PLUGIN_PCRGTINT_     VEMC_OC_ PMIC_AUXADC_AVG_NUM_LB LBN3MIC_AUXADC_TS_RGTINT_     VSIM1_OC_                       \6 ADC_TRIM_CLDO_TOP_INT_     CONY_BAT_PLUGIN_PCRGTINT_     VSIM1_OC_                       xM e Y_BAT_PLUGIN_PCRGTINT_     VSIM1_OC_ PMIC_AUXADC_AVG_NUM_LB LB4_BAT_PLUGIN_PCRGTINT_     VSIM2_OC_                       \6 ADC_TRIM_CLDO_TOP_INT_     CONY_BAT_PLUGIN_PCRGTINT_     VSIM2_OC_                       xM e Y_BAT_PLUGIN_PCRGTINT_     VSIM2_OC_ PMIC_AUXADC_AVG_NUM_LB LB5_BAT_PLUGIN_PCRGTINT_     VUSB_OC_                       \6  ADC_TRIM_CLDO_TOP_INT_     CONY_BAT_PLUGIN_PCRGTINT_     VUSB_OC_                       xM Ae Y_BAT_PLUGIN_PCRGTINT_     VUSB_OC_ PMIC_AUXADC_AVG_NUM_LB LBN6_BAT_PLUGIN_PCRGTINT_     VRFCK_OC_                       \6 ADC_TRIM_CLDO_TOP_INT_     CONY_BAT_PLUGIN_PCRGTINT_     VRFCK_OC_                       xM e Y_BAT_PLUGIN_PCRGTINT_     VRFCK_OC_ PMIC_AUXADC_AVG_NUM_LB LBMIC_AUXADC_ADC_RGTINT_     VBBCK_OC_                       \6 ADC_TRIM_CLDO_TOP_INT_     CONY_BAT_PLUGIN_PCRGTINT_     VBBCK_OC_                       xM e Y_BAT_PLUGIN_PCRGTINT_     VBBCK_OC_ PMIC_AUXADC_AVG_NUM_LB LB8IC_AUXADC_AVG_RGTINT_     VBIF28_OC_                       \6ADC_TRIM_CLDO_TOP_INT_     CONY_BAT_PLUGIN_PCRGTINT_     VBIF28_OC_                    0xMA e Y_BAT_PLUGIN_PCRGTINT_     VBIF28_OC_ PMIC_AUXADC_AVG_NUM_LB L9IC_AUXADC_AVG_RGTINT_     VIBR_OC_                       \6  ADC_TRIM_CLDO_TOP_INT_     CONY_BAT_PLUGIN_PCRGTINT_     VIBR_OC_                       xM Ae Y_BAT_PLUGIN_PCRGTINT_     VIBR_OC_ PMIC_AUXADC_AVG_NUM_LB LB n0IC_AUXADC_AVG_RGTINT_     VIO28_OC_                       \6 ADC_TRIM_CLDO_TOP_INT_     CONY_BAT_PLUGIN_PCRGTINT_     VIO28_OC_                       xM e Y_BAT_PLUGIN_PCRGTINT_     VIO28_OC_ PMIC_AUXADC_AVG_NUM_LB LBnY_BAT_PLUGIN_PCRGTINT_     VM18_OC_                       \6  ADC_TRIM_CLDO_TOP_INT_     CONY_BAT_PLUGIN_PCRGTINT_     VM18_OC_                       xM Ae Y_BAT_PLUGIN_PCRGTINT_     VM18_OC_ PMIC_AUXADC_AVG_NUM_LB LB n PMIC_AUXADC_BIRGTINT_     VUFS_OC_                       \6  ADC_TRIM_CLDO_TOP_INT_     CONY_BAT_PLUGIN_PCRGTINT_     VUFS_OC_                       xM Ae Y_BAT_PLUGIN_PCRGTINT_     VUFS_OC_ PMIC_AUXADC_AVG_NUM_LB LB n3MIC_AUXADC_TS_LDO_INT_     CON1_SET_                       \6ADC_TRIM_CLDO_TOP_INT_     CON1_SET_BAT_PLUGIN_PCLDO_INT_     CON1_SET_                    0xMA e MFMMIC_AUXADC_AVG_LDO_INT_     CON1_SET_ PMIC_AUXADC_AVG_NUM_LB  0IC_AUXADC_AVG_LDO_INT_     CON1_CLR              \
	IC_AUX
  ADC_TRIM_CLDO_TOP_INT_     CON1_CLRIC_AUXADC_AVG_LDO_INT_     CON1_CLR                     0xMA e MFMMIC_AUXADC_AVG_LDO_INT_     CON1_CLR  PMIC_AUXADC_AVG_NUM_LB  0IC_AUXADC_AVG_RGTINT_STATU  VFE28_OC_                       \ADC_TRIM_CLDO_TOP_INT_STATU 0IC_AUXADC_AVG_RGTINT_STATU  VFE28_OC_                    0xMAe Y_BAT_PLUGIN_PCRGTINT_STATU  VFE28_OC_ PMIC_AUXADC_AVG_NUM_LB 0IC_AUXADC_AVG_RGTINT_STATU  VXO22_OC_                       \ADC_TRIM_CLDO_TOP_INT_STATU 0IC_AUXADC_AVG_RGTINT_STATU  VXO22_OC_                       xe Y_BAT_PLUGIN_PCRGTINT_STATU  VXO22_OC_ PMIC_AUXADC_AVG_NUM_LB Y_BAT_PLUGIN_PCRGTINT_STATU  VRF18_OC_                       \ADC_TRIM_CLDO_TOP_INT_STATU 0IC_AUXADC_AVG_RGTINT_STATU  VRF18_OC_                       xe Y_BAT_PLUGIN_PCRGTINT_STATU  VRF18_OC_ PMIC_AUXADC_AVG_NUM_LB  PMIC_AUXADC_BIRGTINT_STATU  VRF12_OC_                       \ADC_TRIM_CLDO_TOP_INT_STATU 0IC_AUXADC_AVG_RGTINT_STATU  VRF12_OC_                       xe Y_BAT_PLUGIN_PCRGTINT_STATU  VRF12_OC_ PMIC_AUXADC_AVG_NUM_LB 3MIC_AUXADC_TS_RGTINT_STATU  VEFUSE_OC_                       ADC_TRIM_CLDO_TOP_INT_STATU 0IC_AUXADC_AVG_RGTINT_STATU  VEFUSE_OC_                    0xMe Y_BAT_PLUGIN_PCRGTINT_STATU  VEFUSE_OC_ PMIC_AUXADC_AVG_NUM_LB4_BAT_PLUGIN_PCRGTINT_STATU  VCN33_1_OC_                      ADC_TRIM_CLDO_TOP_INT_STATU 0IC_AUXADC_AVG_RGTINT_STATU  VCN33_1_OC_                    0xe Y_BAT_PLUGIN_PCRGTINT_STATU  VCN33_1_OC_ PMIC_AUXADC_AVG_NUM_L5_BAT_PLUGIN_PCRGTINT_STATU  VCN33_2_OC_                      ADC_TRIM_CLDO_TOP_INT_STATU 0IC_AUXADC_AVG_RGTINT_STATU  VCN33_2_OC_                      e Y_BAT_PLUGIN_PCRGTINT_STATU  VCN33_2_OC_ PMIC_AUXADC_AVG_NUM_L6_BAT_PLUGIN_PCRGTINT_STATU  VCN13_OC_                       \ADC_TRIM_CLDO_TOP_INT_STATU 0IC_AUXADC_AVG_RGTINT_STATU  VCN13_OC_                       xe Y_BAT_PLUGIN_PCRGTINT_STATU  VCN13_OC_ PMIC_AUXADC_AVG_NUM_LB MIC_AUXADC_ADC_RGTINT_STATU  VCN18_OC_                       \ADC_TRIM_CLDO_TOP_INT_STATU 0IC_AUXADC_AVG_RGTINT_STATU  VCN18_OC_                       xe Y_BAT_PLUGIN_PCRGTINT_STATU  VCN18_OC_ PMIC_AUXADC_AVG_NUM_LB 8IC_AUXADC_AVG_RGTINT_STATU  VA09_OC_                       \6ADC_TRIM_CLDO_TOP_INT_STATU 0IC_AUXADC_AVG_RGTINT_STATU  VA09_OC_                       xMe Y_BAT_PLUGIN_PCRGTINT_STATU  VA09_OC_ PMIC_AUXADC_AVG_NUM_LB  9IC_AUXADC_AVG_RGTINT_STATU  VCAMIO_OC_                       ADC_TRIM_CLDO_TOP_INT_STATU 0IC_AUXADC_AVG_RGTINT_STATU  VCAMIO_OC_                    0xMe Y_BAT_PLUGIN_PCRGTINT_STATU  VCAMIO_OC_ PMIC_AUXADC_AVG_NUM_LBn0IC_AUXADC_AVG_RGTINT_STATU  VA12_OC_                       \6ADC_TRIM_CLDO_TOP_INT_STATU 0IC_AUXADC_AVG_RGTINT_STATU  VA12_OC_                       xMe Y_BAT_PLUGIN_PCRGTINT_STATU  VA12_OC_ PMIC_AUXADC_AVG_NUM_LB LnY_BAT_PLUGIN_PCRGTINT_STATU  VAUX18_OC_                       ADC_TRIM_CLDO_TOP_INT_STATU 0IC_AUXADC_AVG_RGTINT_STATU  VAUX18_OC_                    0xMe Y_BAT_PLUGIN_PCRGTINT_STATU  VAUX18_OC_ PMIC_AUXADC_AVG_NUM_LBn PMIC_AUXADC_BIRGTINT_STATU  VAUD18_OC_                       ADC_TRIM_CLDO_TOP_INT_STATU 0IC_AUXADC_AVG_RGTINT_STATU  VAUD18_OC_                    0xMe Y_BAT_PLUGIN_PCRGTINT_STATU  VAUD18_OC_ PMIC_AUXADC_AVG_NUM_LBn3MIC_AUXADC_TS_RGTINT_STATU  VIO18_OC_                       \ADC_TRIM_CLDO_TOP_INT_STATU 0IC_AUXADC_AVG_RGTINT_STATU  VIO18_OC_                       xe Y_BAT_PLUGIN_PCRGTINT_STATU  VIO18_OC_ PMIC_AUXADC_AVG_NUM_LB n4_BAT_PLUGIN_PCRGTINT_STATU  VSRAM_PROC1_OC_                  ADC_TRIM_CLDO_TOP_INT_STATU 0IC_AUXADC_AVG_RGTINT_STATU  VSRAM_PROC1_OC_                  e Y_BAT_PLUGIN_PCRGTINT_STATU  VSRAM_PROC1_OC_ PMIC_AUXADC_AVG_Nn5_BAT_PLUGIN_PCRGTINT_STATU  VSRAM_PROC2_OC_                  ADC_TRIM_CLDO_TOP_INT_STATU Y_BAT_PLUGIN_PCRGTINT_STATU  VSRAM_PROC2_OC_                  e Y_BAT_PLUGIN_PCRGTINT_STATU  VSRAM_PROC2_OC_ PMIC_AUXADC_AVG_N0IC_AUXADC_AVG_RGTINT_STATU  VSRAM_OTHERS_OC_                 ADC_TRIM_CLDO_TOP_INT_STATU Y_BAT_PLUGIN_PCRGTINT_STATU  VSRAM_OTHERS_OC_                 e Y_BAT_PLUGIN_PCRGTINT_STATU  VSRAM_OTHERS_OC_ PMIC_AUXADC_AVG_Y_BAT_PLUGIN_PCRGTINT_STATU  VSRAM_MD_OC_                     ADC_TRIM_CLDO_TOP_INT_STATU Y_BAT_PLUGIN_PCRGTINT_STATU  VSRAM_MD_OC_                   ine Y_BAT_PLUGIN_PCRGTINT_STATU  VSRAM_MD_OC_ PMIC_AUXADC_AVG_NUM_ PMIC_AUXADC_BIRGTINT_STATU  VEMC_OC_                       \6ADC_TRIM_CLDO_TOP_INT_STATU Y_BAT_PLUGIN_PCRGTINT_STATU  VEMC_OC_                       xMe Y_BAT_PLUGIN_PCRGTINT_STATU  VEMC_OC_ PMIC_AUXADC_AVG_NUM_LB L3MIC_AUXADC_TS_RGTINT_STATU  VSIM1_OC_                       \ADC_TRIM_CLDO_TOP_INT_STATU Y_BAT_PLUGIN_PCRGTINT_STATU  VSIM1_OC_                       xe Y_BAT_PLUGIN_PCRGTINT_STATU  VSIM1_OC_ PMIC_AUXADC_AVG_NUM_LB 4_BAT_PLUGIN_PCRGTINT_STATU  VSIM2_OC_                       \ADC_TRIM_CLDO_TOP_INT_STATU Y_BAT_PLUGIN_PCRGTINT_STATU  VSIM2_OC_                       xe Y_BAT_PLUGIN_PCRGTINT_STATU  VSIM2_OC_ PMIC_AUXADC_AVG_NUM_LB 5_BAT_PLUGIN_PCRGTINT_STATU  VUSB_OC_                       \6ADC_TRIM_CLDO_TOP_INT_STATU Y_BAT_PLUGIN_PCRGTINT_STATU  VUSB_OC_                       xMe Y_BAT_PLUGIN_PCRGTINT_STATU  VUSB_OC_ PMIC_AUXADC_AVG_NUM_LB L6_BAT_PLUGIN_PCRGTINT_STATU  VRFCK_OC_                       \ADC_TRIM_CLDO_TOP_INT_STATU Y_BAT_PLUGIN_PCRGTINT_STATU  VRFCK_OC_                       xe Y_BAT_PLUGIN_PCRGTINT_STATU  VRFCK_OC_ PMIC_AUXADC_AVG_NUM_LB MIC_AUXADC_ADC_RGTINT_STATU  VBBCK_OC_                       \ADC_TRIM_CLDO_TOP_INT_STATU Y_BAT_PLUGIN_PCRGTINT_STATU  VBBCK_OC_                       xe Y_BAT_PLUGIN_PCRGTINT_STATU  VBBCK_OC_ PMIC_AUXADC_AVG_NUM_LB 8IC_AUXADC_AVG_RGTINT_STATU  VBIF28_OC_                       ADC_TRIM_CLDO_TOP_INT_STATU Y_BAT_PLUGIN_PCRGTINT_STATU  VBIF28_OC_                    0xMe Y_BAT_PLUGIN_PCRGTINT_STATU  VBIF28_OC_ PMIC_AUXADC_AVG_NUM_LB9IC_AUXADC_AVG_RGTINT_STATU  VIBR_OC_                       \6ADC_TRIM_CLDO_TOP_INT_STATU Y_BAT_PLUGIN_PCRGTINT_STATU  VIBR_OC_                       xMe Y_BAT_PLUGIN_PCRGTINT_STATU  VIBR_OC_ PMIC_AUXADC_AVG_NUM_LB Ln0IC_AUXADC_AVG_RGTINT_STATU  VIO28_OC_                       \ADC_TRIM_CLDO_TOP_INT_STATU Y_BAT_PLUGIN_PCRGTINT_STATU  VIO28_OC_                       xe Y_BAT_PLUGIN_PCRGTINT_STATU  VIO28_OC_ PMIC_AUXADC_AVG_NUM_LB nY_BAT_PLUGIN_PCRGTINT_STATU  VM18_OC_                       \6ADC_TRIM_CLDO_TOP_INT_STATU Y_BAT_PLUGIN_PCRGTINT_STATU  VM18_OC_                       xMe Y_BAT_PLUGIN_PCRGTINT_STATU  VM18_OC_ PMIC_AUXADC_AVG_NUM_LB Ln PMIC_AUXADC_BIRGTINT_STATU  VUFS_OC_                       \6ADC_TRIM_CLDO_TOP_INT_STATU Y_BAT_PLUGIN_PCRGTINT_STATU  VUFS_OC_                       xMe Y_BAT_PLUGIN_PCRGTINT_STATU  VUFS_OC_ PMIC_AUXADC_AVG_NUM_LB Ln3MIC_AUXADC_TS_RGTINT_RAW_STATU  VFE28_OC_                    ADC_TRIM_CLDO_TOP_INT_RAW_STATU 0IC_AUXADC_AVG_RGTINT_RAW_STATU  VFE28_OC_                    e Y_BAT_PLUGIN_PCRGTINT_RAW_STATU  VFE28_OC_ PMIC_AUXADC_AVG_NUM0IC_AUXADC_AVG_RGTINT_RAW_STATU  VXO22_OC_                    ADC_TRIM_CLDO_TOP_INT_RAW_STATU 0IC_AUXADC_AVG_RGTINT_RAW_STATU  VXO22_OC_                    e Y_BAT_PLUGIN_PCRGTINT_RAW_STATU  VXO22_OC_ PMIC_AUXADC_AVG_NUMY_BAT_PLUGIN_PCRGTINT_RAW_STATU  VRF18_OC_                    ADC_TRIM_CLDO_TOP_INT_RAW_STATU 0IC_AUXADC_AVG_RGTINT_RAW_STATU  VRF18_OC_                    e Y_BAT_PLUGIN_PCRGTINT_RAW_STATU  VRF18_OC_ PMIC_AUXADC_AVG_NUM PMIC_AUXADC_BIRGTINT_RAW_STATU  VRF12_OC_                    ADC_TRIM_CLDO_TOP_INT_RAW_STATU 0IC_AUXADC_AVG_RGTINT_RAW_STATU  VRF12_OC_                    e Y_BAT_PLUGIN_PCRGTINT_RAW_STATU  VRF12_OC_ PMIC_AUXADC_AVG_NUM3MIC_AUXADC_TS_RGTINT_RAW_STATU  VEFUSE_OC_                   ADC_TRIM_CLDO_TOP_INT_RAW_STATU 0IC_AUXADC_AVG_RGTINT_RAW_STATU  VEFUSE_OC_                   e Y_BAT_PLUGIN_PCRGTINT_RAW_STATU  VEFUSE_OC_ PMIC_AUXADC_AVG_NU4_BAT_PLUGIN_PCRGTINT_RAW_STATU  VCN33_1_OC_                  ADC_TRIM_CLDO_TOP_INT_RAW_STATU 0IC_AUXADC_AVG_RGTINT_RAW_STATU  VCN33_1_OC_                  e Y_BAT_PLUGIN_PCRGTINT_RAW_STATU  VCN33_1_OC_ PMIC_AUXADC_AVG_N5_BAT_PLUGIN_PCRGTINT_RAW_STATU  VCN33_2_OC_                  ADC_TRIM_CLDO_TOP_INT_RAW_STATU 0IC_AUXADC_AVG_RGTINT_RAW_STATU  VCN33_2_OC_                  e Y_BAT_PLUGIN_PCRGTINT_RAW_STATU  VCN33_2_OC_ PMIC_AUXADC_AVG_N6_BAT_PLUGIN_PCRGTINT_RAW_STATU  VCN13_OC_                    ADC_TRIM_CLDO_TOP_INT_RAW_STATU 0IC_AUXADC_AVG_RGTINT_RAW_STATU  VCN13_OC_                    e Y_BAT_PLUGIN_PCRGTINT_RAW_STATU  VCN13_OC_ PMIC_AUXADC_AVG_NUMMIC_AUXADC_ADC_RGTINT_RAW_STATU  VCN18_OC_                    ADC_TRIM_CLDO_TOP_INT_RAW_STATU 0IC_AUXADC_AVG_RGTINT_RAW_STATU  VCN18_OC_                    e Y_BAT_PLUGIN_PCRGTINT_RAW_STATU  VCN18_OC_ PMIC_AUXADC_AVG_NUM8IC_AUXADC_AVG_RGTINT_RAW_STATU  VA09_OC_                     ADC_TRIM_CLDO_TOP_INT_RAW_STATU 0IC_AUXADC_AVG_RGTINT_RAW_STATU  VA09_OC_                     e Y_BAT_PLUGIN_PCRGTINT_RAW_STATU  VA09_OC_ PMIC_AUXADC_AVG_NUM_9IC_AUXADC_AVG_RGTINT_RAW_STATU  VCAMIO_OC_                   ADC_TRIM_CLDO_TOP_INT_RAW_STATU 0IC_AUXADC_AVG_RGTINT_RAW_STATU  VCAMIO_OC_                   e Y_BAT_PLUGIN_PCRGTINT_RAW_STATU  VCAMIO_OC_ PMIC_AUXADC_AVG_NUn0IC_AUXADC_AVG_RGTINT_RAW_STATU  VA12_OC_                     ADC_TRIM_CLDO_TOP_INT_RAW_STATU 0IC_AUXADC_AVG_RGTINT_RAW_STATU  VA12_OC_                     e Y_BAT_PLUGIN_PCRGTINT_RAW_STATU  VA12_OC_ PMIC_AUXADC_AVG_NUM_nY_BAT_PLUGIN_PCRGTINT_RAW_STATU  VAUX18_OC_                   ADC_TRIM_CLDO_TOP_INT_RAW_STATU 0IC_AUXADC_AVG_RGTINT_RAW_STATU  VAUX18_OC_                   e Y_BAT_PLUGIN_PCRGTINT_RAW_STATU  VAUX18_OC_ PMIC_AUXADC_AVG_NUn PMIC_AUXADC_BIRGTINT_RAW_STATU  VAUD18_OC_                   ADC_TRIM_CLDO_TOP_INT_RAW_STATU 0IC_AUXADC_AVG_RGTINT_RAW_STATU  VAUD18_OC_                   e Y_BAT_PLUGIN_PCRGTINT_RAW_STATU  VAUD18_OC_ PMIC_AUXADC_AVG_NUn3MIC_AUXADC_TS_RGTINT_RAW_STATU  VIO18_OC_                    ADC_TRIM_CLDO_TOP_INT_RAW_STATU 0IC_AUXADC_AVG_RGTINT_RAW_STATU  VIO18_OC_                    e Y_BAT_PLUGIN_PCRGTINT_RAW_STATU  VIO18_OC_ PMIC_AUXADC_AVG_NUMn4_BAT_PLUGIN_PCRGTINT_RAW_STATU  VSRAM_PROC1_OC_              ADC_TRIM_CLDO_TOP_INT_RAW_STATU 0IC_AUXADC_AVG_RGTINT_RAW_STATU  VSRAM_PROC1_OC_              e Y_BAT_PLUGIN_PCRGTINT_RAW_STATU  VSRAM_PROC1_OC_ PMIC_AUXADC_An5_BAT_PLUGIN_PCRGTINT_RAW_STATU  VSRAM_PROC2_OC_              ADC_TRIM_CLDO_TOP_INT_RAW_STATU Y_BAT_PLUGIN_PCRGTINT_RAW_STATU  VSRAM_PROC2_OC_              e Y_BAT_PLUGIN_PCRGTINT_RAW_STATU  VSRAM_PROC2_OC_ PMIC_AUXADC_A0IC_AUXADC_AVG_RGTINT_RAW_STATU  VSRAM_OTHERS_OC_             ADC_TRIM_CLDO_TOP_INT_RAW_STATU Y_BAT_PLUGIN_PCRGTINT_RAW_STATU  VSRAM_OTHERS_OC_             e Y_BAT_PLUGIN_PCRGTINT_RAW_STATU  VSRAM_OTHERS_OC_ PMIC_AUXADC_Y_BAT_PLUGIN_PCRGTINT_RAW_STATU  VSRAM_MD_OC_                 ADC_TRIM_CLDO_TOP_INT_RAW_STATU Y_BAT_PLUGIN_PCRGTINT_RAW_STATU  VSRAM_MD_OC_                 e Y_BAT_PLUGIN_PCRGTINT_RAW_STATU  VSRAM_MD_OC_ PMIC_AUXADC_AVG_ PMIC_AUXADC_BIRGTINT_RAW_STATU  VEMC_OC_                     ADC_TRIM_CLDO_TOP_INT_RAW_STATU Y_BAT_PLUGIN_PCRGTINT_RAW_STATU  VEMC_OC_                     e Y_BAT_PLUGIN_PCRGTINT_RAW_STATU  VEMC_OC_ PMIC_AUXADC_AVG_NUM_3MIC_AUXADC_TS_RGTINT_RAW_STATU  VSIM1_OC_                    ADC_TRIM_CLDO_TOP_INT_RAW_STATU Y_BAT_PLUGIN_PCRGTINT_RAW_STATU  VSIM1_OC_                    e Y_BAT_PLUGIN_PCRGTINT_RAW_STATU  VSIM1_OC_ PMIC_AUXADC_AVG_NUM4_BAT_PLUGIN_PCRGTINT_RAW_STATU  VSIM2_OC_                    ADC_TRIM_CLDO_TOP_INT_RAW_STATU Y_BAT_PLUGIN_PCRGTINT_RAW_STATU  VSIM2_OC_                    e Y_BAT_PLUGIN_PCRGTINT_RAW_STATU  VSIM2_OC_ PMIC_AUXADC_AVG_NUM5_BAT_PLUGIN_PCRGTINT_RAW_STATU  VUSB_OC_                     ADC_TRIM_CLDO_TOP_INT_RAW_STATU Y_BAT_PLUGIN_PCRGTINT_RAW_STATU  VUSB_OC_                     e Y_BAT_PLUGIN_PCRGTINT_RAW_STATU  VUSB_OC_ PMIC_AUXADC_AVG_NUM_6_BAT_PLUGIN_PCRGTINT_RAW_STATU  VRFCK_OC_                    ADC_TRIM_CLDO_TOP_INT_RAW_STATU Y_BAT_PLUGIN_PCRGTINT_RAW_STATU  VRFCK_OC_                    e Y_BAT_PLUGIN_PCRGTINT_RAW_STATU  VRFCK_OC_ PMIC_AUXADC_AVG_NUMMIC_AUXADC_ADC_RGTINT_RAW_STATU  VBBCK_OC_                    ADC_TRIM_CLDO_TOP_INT_RAW_STATU Y_BAT_PLUGIN_PCRGTINT_RAW_STATU  VBBCK_OC_                    e Y_BAT_PLUGIN_PCRGTINT_RAW_STATU  VBBCK_OC_ PMIC_AUXADC_AVG_NUM8IC_AUXADC_AVG_RGTINT_RAW_STATU  VBIF28_OC_                   ADC_TRIM_CLDO_TOP_INT_RAW_STATU Y_BAT_PLUGIN_PCRGTINT_RAW_STATU  VBIF28_OC_                   e Y_BAT_PLUGIN_PCRGTINT_RAW_STATU  VBIF28_OC_ PMIC_AUXADC_AVG_NU9IC_AUXADC_AVG_RGTINT_RAW_STATU  VIBR_OC_                     ADC_TRIM_CLDO_TOP_INT_RAW_STATU Y_BAT_PLUGIN_PCRGTINT_RAW_STATU  VIBR_OC_                     e Y_BAT_PLUGIN_PCRGTINT_RAW_STATU  VIBR_OC_ PMIC_AUXADC_AVG_NUM_n0IC_AUXADC_AVG_RGTINT_RAW_STATU  VIO28_OC_                    ADC_TRIM_CLDO_TOP_INT_RAW_STATU Y_BAT_PLUGIN_PCRGTINT_RAW_STATU  VIO28_OC_                    e Y_BAT_PLUGIN_PCRGTINT_RAW_STATU  VIO28_OC_ PMIC_AUXADC_AVG_NUMnY_BAT_PLUGIN_PCRGTINT_RAW_STATU  VM18_OC_                     ADC_TRIM_CLDO_TOP_INT_RAW_STATU Y_BAT_PLUGIN_PCRGTINT_RAW_STATU  VM18_OC_                     e Y_BAT_PLUGIN_PCRGTINT_RAW_STATU  VM18_OC_ PMIC_AUXADC_AVG_NUM_n PMIC_AUXADC_BIRGTINT_RAW_STATU  VUFS_OC_                     ADC_TRIM_CLDO_TOP_INT_RAW_STATU Y_BAT_PLUGIN_PCRGTINT_RAW_STATU  VUFS_OC_                     e Y_BAT_PLUGIN_PCRGTINT_RAW_STATU  VUFS_OC_ PMIC_AUXADC_AVG_NUM_n3MIC_AUXADC_TS_RGTLDO_MON_FLAG  MP_                       \6  ADC_TRIM_CLDO_TEST_CON0IC_AUXADC_AVG_RGTLDO_MON_FLAG  MP_                       xM Ae MMIC_AUXADC_AVG_RGTLDO_MON_FLAG  MP_ PMIC_AUXADC_AVG_NUM_LB LB 0IC_AUXADC_AVG_RGTLDO_INT_FLAG                           \
	MTADC_TRIM_CLDO_TEST_CON0IC_AUXADC_AVG_RGTLDO_INT_FLAG                           xM A
e Y_BAT_PLUGIN_PCRGTLDO_INT_FLAG     PMIC_AUXADC_AVG_NUM_LB LB U9IC_AUXADC_AVG_RGTLDO_MON_GRP  MP_                       \6   ADC_TRIM_CLDO_TEST_CON0IC_AUXADC_AVG_RGTLDO_MON_GRP  MP_                       xM A
e Y_BAT_PLUGIN_PCRGTLDO_MON_GRP  MP_ PMIC_AUXADC_AVG_NUM_LB LB Un0IC_AUXADC_AVG_RGTLDO_WDT_MODE                        \
	MT6  ADC_TRIM_CLDO_TOP_CONIC_AUXADC_AVG_RGTLDO_WDT_MODE                        xM A
 A
e Y_BAT_PLUGIN_PCRGTLDO_WDT_MODE  PMIC_AUXADC_AVG_NUM_LB   

 e 0IC_AUXADC_AVG_RGTLDO_DUMMY_LOAD_GATED_DI                     ADC_TRIM_CLDO_TOP_CONIC_AUXADC_AVG_RGTLDO_DUMMY_LOAD_GATED_DI                     e Y_BAT_PLUGIN_PCRGTLDO_DUMMY_LOAD_GATED_DI   PMIC_AUXADC_AVG_NUY_BAT_PLUGIN_PCRGTLDO_LP_PROT_DI ABLE                        \ADC_TRIM_CLDO_TOP_CONIC_AUXADC_AVG_RGTLDO_LP_PROT_DI ABLE                        xe Y_BAT_PLUGIN_PCRGTLDO_LP_PROT_DI ABLE  PMIC_AUXADC_AVG_NUM_LB  PMIC_AUXADC_BIRGTLDO_SLEEP_CTRL_MODE                        \ADC_TRIM_CLDO_TOP_CONIC_AUXADC_AVG_RGTLDO_SLEEP_CTRL_MODE                        xe Y_BAT_PLUGIN_PCRGTLDO_SLEEP_CTRL_MODE  PMIC_AUXADC_AVG_NUM_LB 3MIC_AUXADC_TS_RGTLDO_TOP_RSV1                        \
	MT6  ADC_TRIM_CLDO_TOP_CONIC_AUXADC_AVG_RGTLDO_TOP_RSV1                        xM A
 A
e MIC_AUXADC_AVG_RGTLDO_TOP_RSV1  PMIC_AUXADC_AVG_NUM_LB   

 e 8IC_AUXADC_AVG_RGTLDO_TOP_RSV0                        \
	MT6  ADC_TRIM_CLDO_TOP_CONIC_AUXADC_AVG_RGTLDO_TOP_RSV0                        xM A
 A
e MIC_AUXADC_AVG_RGTLDO_TOP_RSV0  PMIC_AUXADC_AVG_NUM_LB   

 e n PMIC_AUXADC_BIRGTVRTC28_                          \
	MT6  6  ADC_TRIM_CVRTC28_CONIC_AUXADC_AVG_RGTVRTC28_                          xM A
 A
  xe Y_BAT_PLUGIN_PCRGTVRTC28_    PMIC_AUXADC_AVG_NUM_LB   

 e  NUY_BAT_PLUGIN_PCDATVRTC28_                          \
	MT6  6  ADC_TRIM_CVRTC28_CONIC_AUXADC_AVG_DATVRTC28_                          xM A
 A
  xe Y_BAT_PLUGIN_PCDATVRTC28_    PMIC_AUXADC_AVG_NUM_LB   

 e  NUY5_BAT_PLUGIN_PCRGTVAUX18_OFF_ACKTIME  MP_                     ADC_TRIM_CVAUX18_ACK_BAT_PLUGIN_PCRGTVAUX18_OFF_ACKTIME  MP_                     e Y_BAT_PLUGIN_PCRGTVAUX18_OFF_ACKTIME  MP_ PMIC_AUXADC_AVG_NUM_0IC_AUXADC_AVG_RGTVAUX18_LP_ACKTIME  MP_                      ADC_TRIM_CVAUX18_ACK_BAT_PLUGIN_PCRGTVAUX18_LP_ACKTIME  MP_                      e Y_BAT_PLUGIN_PCRGTVAUX18_LP_ACKTIME  MP_ PMIC_AUXADC_AVG_NUM_LY_BAT_PLUGIN_PCRGTVBIF28_OFF_ACKTIME  MP_                     ADC_TRIM_CVBIF28_ACK_BAT_PLUGIN_PCRGTVBIF28_OFF_ACKTIME  MP_                     e Y_BAT_PLUGIN_PCRGTVBIF28_OFF_ACKTIME  MP_ PMIC_AUXADC_AVG_NUM_0IC_AUXADC_AVG_RGTVBIF28_LP_ACKTIME  MP_                      ADC_TRIM_CVBIF28_ACK_BAT_PLUGIN_PCRGTVBIF28_LP_ACKTIME  MP_                      e Y_BAT_PLUGIN_PCRGTVBIF28_LP_ACKTIME  MP_ PMIC_AUXADC_AVG_NUM_LY_BAT_PLUGIN_PCRGTVOWTLDO_VSRAM_CORE_DVS_DONE                 ADC_TRIM_CVOWTDVS_CONIC_AUXADC_AVG_RGTVOWTLDO_VSRAM_CORE_DVS_DONE                 e Y_BAT_PLUGIN_PCRGTVOWTLDO_VSRAM_CORE_DVS_DONE  PMIC_AUXADC_AVG0IC_AUXADC_AVG_RGTVOWTLDO_VSRAM_CORE_DVS_SW_MODE              ADC_TRIM_CVOWTDVS_CONIC_AUXADC_AVG_RGTVOWTLDO_VSRAM_CORE_DVS_SW_MODE              e Y_BAT_PLUGIN_PCRGTVOWTLDO_VSRAM_CORE_DVS_SW_MODE  PMIC_AUXADC_Y_BAT_PLUGIN_PCRGTLDO_VXO22_    W_MODE                        ADC_TRIM_CVXO22_CONIC_AUXADC_AVG_RGTLDO_VXO22_    W_MODE                     0xMe Y_BAT_PLUGIN_PCRGTLDO_VXO22_    W_MODE  PMIC_AUXADC_AVG_NUM_LB0IC_AUXADC_AVG_RGTLDO_VXO22_   TEST_                       \6 ADC_TRIM_CVXO22_CONIC_AUXADC_AVG_RGTLDO_VXO22_   TEST_                       xM e Y_BAT_PLUGIN_PCRGTLDO_VXO22_   TEST_ PMIC_AUXADC_AVG_NUM_LB LBY_BAT_PLUGIN_PCLDO_TOP_ELR_L                          \
	MT6  ADC_TRIM_CLDO_TOP_ELR_NUM_BAT_PLUGIN_PCLDO_TOP_ELR_L                          xM A
 A
e MMIC_AUXADC_AVG_LDO_TOP_ELR_L    PMIC_AUXADC_AVG_NUM_LB   

 e 0IC_AUXADC_AVG_RGTLDO_VRFCK_ANA  MP_                       \6 ADC_TRIM_CLDO_VRFCK_ELRIC_AUXADC_AVG_RGTLDO_VRFCK_ANA  MP_                       xM e Y_BAT_PLUGIN_PCRGTLDO_VRFCK_ANA  MP_ PMIC_AUXADC_AVG_NUM_LB LB0IC_AUXADC_AVG_RGTLDO_VSRAM_PROC1_VO MP_LIMIT  MP_            ADC_TRIM_CLDO_VSRAM_VLIMIT ELRIC_AUXADC_AVG_RGTLDO_VSRAM_PROC1_VO MP_LIMIT  MP_            0x3MIC_AUXADC_TS_RGTLDO_VSRAM_PROC1_VO MP_LIMIT  MP_ PMIC_AUXADC0IC_AUXADC_AVG_RGTLDO_VSRAM_PROC2_VO MP_LIMIT  MP_            ADC_TRIM_CLDO_VSRAM_VLIMIT ELRIC_AUXADC_AVG_RGTLDO_VSRAM_PROC2_VO MP_LIMIT  MP_            0x3MIC_AUXADC_TS_RGTLDO_VSRAM_PROC2_VO MP_LIMIT  MP_ PMIC_AUXADC2_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS_VO MP_LIMIT  MP_           ADC_TRIM_CLDO_VSRAM_VLIMIT ELRIC_AUXADC_AVG_RGTLDO_VSRAM_OTHERS_VO MP_LIMIT  MP_           0x3MIC_AUXADC_TS_RGTLDO_VSRAM_OTHERS_VO MP_LIMIT  MP_ PMIC_AUXAD4_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_VO MP_LIMIT  MP_               ADC_TRIM_CLDO_VSRAM_VLIMIT ELRIC_AUXADC_AVG_RGTLDO_VSRAM_MD_VO MP_LIMIT  MP_               0x3MIC_AUXADC_TS_RGTLDO_VSRAM_MD_VO MP_LIMIT  MP_ PMIC_AUXADC_AV6_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_VO MP_                      ADC_TRIM_CLDO_VSRAM_PROC1_ELRIC_AUXADC_AVG_RGTLDO_VSRAM_PROC1_VO MP_                      e 7MIC_AUXADC_AVG_RGTLDO_VSRAM_PROC1_VO MP_ PMIC_AUXADC_AVG_NUM_L0IC_AUXADC_AVG_RGTLDO_VSRAM_PROC2_VO MP_                      ADC_TRIM_CLDO_VSRAM_PROC2 ELRIC_AUXADC_AVG_RGTLDO_VSRAM_PROC2_VO MP_                      e 7MIC_AUXADC_AVG_RGTLDO_VSRAM_PROC2_VO MP_ PMIC_AUXADC_AVG_NUM_L0IC_AUXADC_AVG_RGTLDO_VSRAM_OTHERS_VO MP_                     ADC_TRIM_CLDO_VSRAM_OTHERS_ELRIC_AUXADC_AVG_RGTLDO_VSRAM_OTHERS_VO MP_                     e 7MIC_AUXADC_AVG_RGTLDO_VSRAM_OTHERS_VO MP_ PMIC_AUXADC_AVG_NUM_0IC_AUXADC_AVG_RGTLDO_VSRAM_MD_VO MP_                       \6ADC_TRIM_CLDO_VSRAM_MD_ELRIC_AUXADC_AVG_RGTLDO_VSRAM_MD_VO MP_                       xMe 7MIC_AUXADC_AVG_RGTLDO_VSRAM_MD_VO MP_ PMIC_AUXADC_AVG_NUM_LB  0IC_AUXADC_AVG_RGTVEMC_VO MP_0                        \
	MT6  ADC_TRIM_CLDO_VEMC_ELR_0IC_AUXADC_AVG_RGTVEMC_VO MP_0                        xM A
 A
e MIC_AUXADC_AVG_RGTVEMC_VO MP_0  PMIC_AUXADC_AVG_NUM_LB   

 e 0IC_AUXADC_AVG_RGTVEMC_VOCAP_0                        \
	MT6  ADC_TRIM_CLDO_VEMC_ELR_0IC_AUXADC_AVG_RGTVEMC_VOCAP_0                        xM A
 A
e MIC_AUXADC_AVG_RGTVEMC_VOCAP_0  PMIC_AUXADC_AVG_NUM_LB   

 e 4_BAT_PLUGIN_PCRGTVEMC_VOTRIM_0                        \
	MT6 ADC_TRIM_CLDO_VEMC_ELR_0IC_AUXADC_AVG_RGTVEMC_VOTRIM_0                        xM A
 Ae MIC_AUXADC_AVG_RGTVEMC_VOTRIM_0  PMIC_AUXADC_AVG_NUM_LB   

 e8IC_AUXADC_AVG_RGTVEMC_VO MP_1                        \
	MT6  ADC_TRIM_CLDO_VEMC_ELR_Y_BAT_PLUGIN_PCRGTVEMC_VO MP_1                        xM A
 A
e MIC_AUXADC_AVG_RGTVEMC_VO MP_1  PMIC_AUXADC_AVG_NUM_LB   

 e 0IC_AUXADC_AVG_RGTVEMC_VOCAP_1                        \
	MT6  ADC_TRIM_CLDO_VEMC_ELR_Y_BAT_PLUGIN_PCRGTVEMC_VOCAP_1                        xM A
 A
e MIC_AUXADC_AVG_RGTVEMC_VOCAP_1  PMIC_AUXADC_AVG_NUM_LB   

 e 4_BAT_PLUGIN_PCRGTVEMC_VOTRIM_1                        \
	MT6 ADC_TRIM_CLDO_VEMC_ELR_Y_BAT_PLUGIN_PCRGTVEMC_VOTRIM_1                        xM A
 Ae MIC_AUXADC_AVG_RGTVEMC_VOTRIM_1  PMIC_AUXADC_AVG_NUM_LB   

 e8IC_AUXADC_AVG_LDO_GNR0_ANA ID                        \
	MT6  ADC_TRIM_CLDO_GNR0_DSN IDIC_AUXADC_AVG_LDO_GNR0_ANA ID                        xM A
 A
e MMIC_AUXADC_AVG_LDO_GNR0_ANA ID  PMIC_AUXADC_AVG_NUM_LB   

 e 0IC_AUXADC_AVG_LDO_GNR0_DIG ID                        \
	MT6  ADC_TRIM_CLDO_GNR0_DSN IDIC_AUXADC_AVG_LDO_GNR0_DIG ID                        xM A
 A
e MMIC_AUXADC_AVG_LDO_GNR0_DIG ID  PMIC_AUXADC_AVG_NUM_LB   

 e 8IC_AUXADC_AVG_LDO_GNR0_ANA MINOR_REV                        \ADC_TRIM_CLDO_GNR0_DSN REV0IC_AUXADC_AVG_LDO_GNR0_ANA MINOR_REV                        xe MIC_AUXADC_AVG_LDO_GNR0_ANA MINOR_REV  PMIC_AUXADC_AVG_NUM_LB 0IC_AUXADC_AVG_LDO_GNR0_ANA MAJOR_REV                        \ADC_TRIM_CLDO_GNR0_DSN REV0IC_AUXADC_AVG_LDO_GNR0_ANA MAJOR_REV                        xe MIC_AUXADC_AVG_LDO_GNR0_ANA MAJOR_REV  PMIC_AUXADC_AVG_NUM_LB 4_BAT_PLUGIN_PCLDO_GNR0_DIG MINOR_REV                        \ADC_TRIM_CLDO_GNR0_DSN REV0IC_AUXADC_AVG_LDO_GNR0_DIG MINOR_REV                        xe MIC_AUXADC_AVG_LDO_GNR0_DIG MINOR_REV  PMIC_AUXADC_AVG_NUM_LB 8IC_AUXADC_AVG_LDO_GNR0_DIG MAJOR_REV                        \ADC_TRIM_CLDO_GNR0_DSN REV0IC_AUXADC_AVG_LDO_GNR0_DIG MAJOR_REV                        xe MIC_AUXADC_AVG_LDO_GNR0_DIG MAJOR_REV  PMIC_AUXADC_AVG_NUM_LB n PMIC_AUXADC_BILDO_GNR0_DSN CB                               \ADC_TRIM_CLDO_GNR0_DSN DBIPMIC_AUXADC_BILDO_GNR0_DSN CB                         xM A
 Ae 3MIC_AUXADC_TS_LDO_GNR0_DSN CB   PMIC_AUXADC_AVG_NUM_LB   

 e0IC_AUXADC_AVG_LDO_GNR0_DSN BIX                              \ADC_TRIM_CLDO_GNR0_DSN DBIPMIC_AUXADC_BILDO_GNR0_DSN BIX                        xM A
 Ae 3MIC_AUXADC_TS_LDO_GNR0_DSN BIX  PMIC_AUXADC_AVG_NUM_LB   

 e PMIC_AUXADC_BILDO_GNR0_DSN ESP                              \ADC_TRIM_CLDO_GNR0_DSN DBIPMIC_AUXADC_BILDO_GNR0_DSN ESP                        xM A
 Ae MMIC_AUXADC_AVG_LDO_GNR0_DSN ESP  PMIC_AUXADC_AVG_NUM_LB   

 e8IC_AUXADC_AVG_LDO_GNR0_DSN FPI                              \ADC_TRIM_CLDO_GNR0_DSN DXIPMIC_AUXADC_BILDO_GNR0_DSN FPI                        xM A
 Ae MMIC_AUXADC_AVG_LDO_GNR0_DSN FPI  PMIC_AUXADC_AVG_NUM_LB   

 e0IC_AUXADC_AVG_RGTLDO_VFE28_                          \
	MT6  ADC_TRIM_CLDO_VFE28_CON0IC_AUXADC_AVG_RGTLDO_VFE28_                          xM A
 A
e Y_BAT_PLUGIN_PCRGTLDO_VFE28_    PMIC_AUXADC_AVG_NUM_LB   

 e 0IC_AUXADC_AVG_RGTLDO_VFE28_LP                              \ ADC_TRIM_CLDO_VFE28_CON0IC_AUXADC_AVG_RGTLDO_VFE28_LP                        xM A
 A
e Y_BAT_PLUGIN_PCRGTLDO_VFE28_LP  PMIC_AUXADC_AVG_NUM_LB   

 e_Y_BAT_PLUGIN_PCRGTLDO_VFE28_STBTD                        \
	MTADC_TRIM_CLDO_VFE28_CONY_BAT_PLUGIN_PCRGTLDO_VFE28_STBTD                        xM A
e 3MIC_AUXADC_TS_RGTLDO_VFE28_STBTD  PMIC_AUXADC_AVG_NUM_LB   

0IC_AUXADC_AVG_RGTLDO_VFE28_ULP                              \ADC_TRIM_CLDO_VFE28_CONY_BAT_PLUGIN_PCRGTLDO_VFE28_ULP                        xM A
 Ae Y_BAT_PLUGIN_PCRGTLDO_VFE28_ULP  PMIC_AUXADC_AVG_NUM_LB   

 e2_BAT_PLUGIN_PCRGTLDO_VFE28_OCFB_                          \
	ADC_TRIM_CLDO_VFE28_CONY_BAT_PLUGIN_PCRGTLDO_VFE28_OCFB_                          xM e Y_BAT_PLUGIN_PCRGTLDO_VFE28_OCFB_    PMIC_AUXADC_AVG_NUM_LB LB4_BAT_PLUGIN_PCRGTLDO_VFE28_OC_MODE                        \
	ADC_TRIM_CLDO_VFE28_CONY_BAT_PLUGIN_PCRGTLDO_VFE28_OC_MODE                        xM e Y_BAT_PLUGIN_PCRGTLDO_VFE28_OC_MODE  PMIC_AUXADC_AVG_NUM_LB   5_BAT_PLUGIN_PCRGTLDO_VFE28_OC_T MP_                       \6 ADC_TRIM_CLDO_VFE28_CONY_BAT_PLUGIN_PCRGTLDO_VFE28_OC_T MP_                       xM e Y_BAT_PLUGIN_PCRGTLDO_VFE28_OC_T MP_ PMIC_AUXADC_AVG_NUM_LB   6_BAT_PLUGIN_PCRGTLDO_VFE28_DUMMY_LOAD_                       ADC_TRIM_CLDO_VFE28_CONY_BAT_PLUGIN_PCRGTLDO_VFE28_DUMMY_LOAD_                    0xMe 3MIC_AUXADC_TS_RGTLDO_VFE28_DUMMY_LOAD_ PMIC_AUXADC_AVG_NUM_LB8IC_AUXADC_AVG_RGTLDO_VFE28_OP_MODE                        \
	ADC_TRIM_CLDO_VFE28_CONY_BAT_PLUGIN_PCRGTLDO_VFE28_OP_MODE                        xM e MIC_AUXADC_ADC_RGTLDO_VFE28_OP_MODE  PMIC_AUXADC_AVG_NUM_LB LBY0IC_AUXADC_AVG_RGTLDO_VFE28_CK  W_MODE                        ADC_TRIM_CLDO_VFE28_CONY_BAT_PLUGIN_PCRGTLDO_VFE28_CK  W_MODE                     0xMe Y_BAT_PLUGIN_PCRGTLDO_VFE28_CK  W_MODE  PMIC_AUXADC_AVG_NUM_LBn5_BAT_PLUGIN_PCDATVFE28_B_                          \
	       ADC_TRIM_CLDO_VFE28_MONIC_AUXADC_AVG_DATVFE28_B_                          xM A
 A
  e Y_BAT_PLUGIN_PCDATVFE28_B_    PMIC_AUXADC_AVG_NUM_LB   

 e  N0_BAT_PLUGIN_PCDATVFE28_B_STB                        \
	      ADC_TRIM_CLDO_VFE28_MONIC_AUXADC_AVG_DATVFE28_B_STB                        xM A
 A
 e Y_BAT_PLUGIN_PCDATVFE28_B_STB  PMIC_AUXADC_AVG_NUM_LB   

 e  Y_BAT_PLUGIN_PCDATVFE28_B_LP                              \   ADC_TRIM_CLDO_VFE28_MONIC_AUXADC_AVG_DATVFE28_B_LP                        xM A
 A

 e Y_BAT_PLUGIN_PCDATVFE28_B_LP  PMIC_AUXADC_AVG_NUM_LB   

 e_ e2_BAT_PLUGIN_PCDATVFE28_L_                          \
	       ADC_TRIM_CLDO_VFE28_MONIC_AUXADC_AVG_DATVFE28_L_                          xM A
 A
  e Y_BAT_PLUGIN_PCDATVFE28_L_    PMIC_AUXADC_AVG_NUM_LB   

 e  N3_BAT_PLUGIN_PCDATVFE28_L_STB                        \
	      ADC_TRIM_CLDO_VFE28_MONIC_AUXADC_AVG_DATVFE28_L_STB                        xM A
 A
 e Y_BAT_PLUGIN_PCDATVFE28_L_STB  PMIC_AUXADC_AVG_NUM_LB   

 e  4_BAT_PLUGIN_PCDATVFE28_OCFB_                          \
	    ADC_TRIM_CLDO_VFE28_MONIC_AUXADC_AVG_DATVFE28_OCFB_                          xM  A
 e Y_BAT_PLUGIN_PCDATVFE28_OCFB_    PMIC_AUXADC_AVG_NUM_LB LBBBBB5_BAT_PLUGIN_PCDATVFE28_DUMMY_LOAD_                           ADC_TRIM_CLDO_VFE28_MONIC_AUXADC_AVG_DATVFE28_DUMMY_LOAD_                    0xM A
 e 3_BAT_PLUGIN_PCDATVFE28_DUMMY_LOAD_ PMIC_AUXADC_AVG_NUM_LBBBBB6_BAT_PLUGIN_PCRGTLDO_VFE28_HW0_OP_                          \ADC_TRIM_CLDO_VFE28_OP_  _BAT_PLUGIN_PCRGTLDO_VFE28_HW0_OP_                          xe Y_BAT_PLUGIN_PCRGTLDO_VFE28_HW0_OP_    PMIC_AUXADC_AVG_NUM_LB 0IC_AUXADC_AVG_RGTLDO_VFE28_HW1_OP_                          \ADC_TRIM_CLDO_VFE28_OP_  _BAT_PLUGIN_PCRGTLDO_VFE28_HW1_OP_                          xe Y_BAT_PLUGIN_PCRGTLDO_VFE28_HW1_OP_    PMIC_AUXADC_AVG_NUM_LB Y_BAT_PLUGIN_PCRGTLDO_VFE28_HW2_OP_                          \ADC_TRIM_CLDO_VFE28_OP_  _BAT_PLUGIN_PCRGTLDO_VFE28_HW2_OP_                          xe Y_BAT_PLUGIN_PCRGTLDO_VFE28_HW2_OP_    PMIC_AUXADC_AVG_NUM_LB 2_BAT_PLUGIN_PCRGTLDO_VFE28_HW3_OP_                          \ADC_TRIM_CLDO_VFE28_OP_  _BAT_PLUGIN_PCRGTLDO_VFE28_HW3_OP_                          xe Y_BAT_PLUGIN_PCRGTLDO_VFE28_HW3_OP_    PMIC_AUXADC_AVG_NUM_LB 3MIC_AUXADC_TS_RGTLDO_VFE28_HW4_OP_                          \ADC_TRIM_CLDO_VFE28_OP_  _BAT_PLUGIN_PCRGTLDO_VFE28_HW4_OP_                          xe Y_BAT_PLUGIN_PCRGTLDO_VFE28_HW4_OP_    PMIC_AUXADC_AVG_NUM_LB 4_BAT_PLUGIN_PCRGTLDO_VFE28_HW5_OP_                          \ADC_TRIM_CLDO_VFE28_OP_  _BAT_PLUGIN_PCRGTLDO_VFE28_HW5_OP_                          xe Y_BAT_PLUGIN_PCRGTLDO_VFE28_HW5_OP_    PMIC_AUXADC_AVG_NUM_LB 5_BAT_PLUGIN_PCRGTLDO_VFE28_HW6_OP_                          \ADC_TRIM_CLDO_VFE28_OP_  _BAT_PLUGIN_PCRGTLDO_VFE28_HW6_OP_                          xe Y_BAT_PLUGIN_PCRGTLDO_VFE28_HW6_OP_    PMIC_AUXADC_AVG_NUM_LB 6_BAT_PLUGIN_PCRGTLDO_VFE28_HW7_OP_                          \ADC_TRIM_CLDO_VFE28_OP_  _BAT_PLUGIN_PCRGTLDO_VFE28_HW7_OP_                          xe Y_BAT_PLUGIN_PCRGTLDO_VFE28_HW7_OP_    PMIC_AUXADC_AVG_NUM_LB MIC_AUXADC_ADC_RGTLDO_VFE28_HW8_OP_                          \ADC_TRIM_CLDO_VFE28_OP_  _BAT_PLUGIN_PCRGTLDO_VFE28_HW8_OP_                          xe Y_BAT_PLUGIN_PCRGTLDO_VFE28_HW8_OP_    PMIC_AUXADC_AVG_NUM_LB 8IC_AUXADC_AVG_RGTLDO_VFE28_HW9_OP_                          \ADC_TRIM_CLDO_VFE28_OP_  _BAT_PLUGIN_PCRGTLDO_VFE28_HW9_OP_                          xe Y_BAT_PLUGIN_PCRGTLDO_VFE28_HW9_OP_    PMIC_AUXADC_AVG_NUM_LB 9IC_AUXADC_AVG_RGTLDO_VFE28_HW10_OP_                          ADC_TRIM_CLDO_VFE28_OP_  _BAT_PLUGIN_PCRGTLDO_VFE28_HW10_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VFE28_HW10_OP_    PMIC_AUXADC_AVG_NUM_LBY0IC_AUXADC_AVG_RGTLDO_VFE28_HW11_OP_                          ADC_TRIM_CLDO_VFE28_OP_  _BAT_PLUGIN_PCRGTLDO_VFE28_HW11_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VFE28_HW11_OP_    PMIC_AUXADC_AVG_NUM_LBnY_BAT_PLUGIN_PCRGTLDO_VFE28_HW12_OP_                          ADC_TRIM_CLDO_VFE28_OP_  _BAT_PLUGIN_PCRGTLDO_VFE28_HW12_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VFE28_HW12_OP_    PMIC_AUXADC_AVG_NUM_LBn PMIC_AUXADC_BIRGTLDO_VFE28_HW13_OP_                          ADC_TRIM_CLDO_VFE28_OP_  _BAT_PLUGIN_PCRGTLDO_VFE28_HW13_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VFE28_HW13_OP_    PMIC_AUXADC_AVG_NUM_LBn3MIC_AUXADC_TS_RGTLDO_VFE28_HW14_OP_                          ADC_TRIM_CLDO_VFE28_OP_  _BAT_PLUGIN_PCRGTLDO_VFE28_HW14_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VFE28_HW14_OP_    PMIC_AUXADC_AVG_NUM_LBn4_BAT_PLUGIN_PCRGTLDO_VFE28_SW_OP_                          \ ADC_TRIM_CLDO_VFE28_OP_  _BAT_PLUGIN_PCRGTLDO_VFE28_SW_OP_                          xMe Y_BAT_PLUGIN_PCRGTLDO_VFE28_SW_OP_    PMIC_AUXADC_AVG_NUM_LB Ln5_BAT_PLUGIN_PCRGTLDO_VFE28_OP_    ET_                       \ADC_TRIM_CLDO_VFE28_OP_  _SET_BAT_PLUGIN_PCRGTLDO_VFE28_OP_    ET_                       xe MFMMIC_AUXADC_AVG_RGTLDO_VFE28_OP_    ET_ PMIC_AUXADC_AVG_NUM_LB 0IC_AUXADC_AVG_RGTLDO_VFE28_OP_   CLR              \
	IC_AUX
 ADC_TRIM_CLDO_VFE28_OP_  _CLRIC_AUXADC_AVG_RGTLDO_VFE28_OP_   CLR                        xe MFMMIC_AUXADC_AVG_RGTLDO_VFE28_OP_   CLR  PMIC_AUXADC_AVG_NUM_LB 0IC_AUXADC_AVG_RGTLDO_VFE28_HW0_OP_CFG                        ADC_TRIM_CLDO_VFE28_OP_CFGIC_AUXADC_AVG_RGTLDO_VFE28_HW0_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VFE28_HW0_OP_CFG  PMIC_AUXADC_AVG_NUM_LB0IC_AUXADC_AVG_RGTLDO_VFE28_HW1_OP_CFG                        ADC_TRIM_CLDO_VFE28_OP_CFGIC_AUXADC_AVG_RGTLDO_VFE28_HW1_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VFE28_HW1_OP_CFG  PMIC_AUXADC_AVG_NUM_LBY_BAT_PLUGIN_PCRGTLDO_VFE28_HW2_OP_CFG                        ADC_TRIM_CLDO_VFE28_OP_CFGIC_AUXADC_AVG_RGTLDO_VFE28_HW2_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VFE28_HW2_OP_CFG  PMIC_AUXADC_AVG_NUM_LB2_BAT_PLUGIN_PCRGTLDO_VFE28_HW3_OP_CFG                        ADC_TRIM_CLDO_VFE28_OP_CFGIC_AUXADC_AVG_RGTLDO_VFE28_HW3_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VFE28_HW3_OP_CFG  PMIC_AUXADC_AVG_NUM_LB3MIC_AUXADC_TS_RGTLDO_VFE28_HW4_OP_CFG                        ADC_TRIM_CLDO_VFE28_OP_CFGIC_AUXADC_AVG_RGTLDO_VFE28_HW4_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VFE28_HW4_OP_CFG  PMIC_AUXADC_AVG_NUM_LB4_BAT_PLUGIN_PCRGTLDO_VFE28_HW5_OP_CFG                        ADC_TRIM_CLDO_VFE28_OP_CFGIC_AUXADC_AVG_RGTLDO_VFE28_HW5_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VFE28_HW5_OP_CFG  PMIC_AUXADC_AVG_NUM_LB5_BAT_PLUGIN_PCRGTLDO_VFE28_HW6_OP_CFG                        ADC_TRIM_CLDO_VFE28_OP_CFGIC_AUXADC_AVG_RGTLDO_VFE28_HW6_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VFE28_HW6_OP_CFG  PMIC_AUXADC_AVG_NUM_LB6_BAT_PLUGIN_PCRGTLDO_VFE28_HW7_OP_CFG                        ADC_TRIM_CLDO_VFE28_OP_CFGIC_AUXADC_AVG_RGTLDO_VFE28_HW7_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VFE28_HW7_OP_CFG  PMIC_AUXADC_AVG_NUM_LBMIC_AUXADC_ADC_RGTLDO_VFE28_HW8_OP_CFG                        ADC_TRIM_CLDO_VFE28_OP_CFGIC_AUXADC_AVG_RGTLDO_VFE28_HW8_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VFE28_HW8_OP_CFG  PMIC_AUXADC_AVG_NUM_LB8IC_AUXADC_AVG_RGTLDO_VFE28_HW9_OP_CFG                        ADC_TRIM_CLDO_VFE28_OP_CFGIC_AUXADC_AVG_RGTLDO_VFE28_HW9_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VFE28_HW9_OP_CFG  PMIC_AUXADC_AVG_NUM_LB9IC_AUXADC_AVG_RGTLDO_VFE28_HW10_OP_CFG                       ADC_TRIM_CLDO_VFE28_OP_CFGIC_AUXADC_AVG_RGTLDO_VFE28_HW10_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VFE28_HW10_OP_CFG  PMIC_AUXADC_AVG_NUM_LY0IC_AUXADC_AVG_RGTLDO_VFE28_HW11_OP_CFG                       ADC_TRIM_CLDO_VFE28_OP_CFGIC_AUXADC_AVG_RGTLDO_VFE28_HW11_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VFE28_HW11_OP_CFG  PMIC_AUXADC_AVG_NUM_LYY_BAT_PLUGIN_PCRGTLDO_VFE28_HW12_OP_CFG                       ADC_TRIM_CLDO_VFE28_OP_CFGIC_AUXADC_AVG_RGTLDO_VFE28_HW12_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VFE28_HW12_OP_CFG  PMIC_AUXADC_AVG_NUM_LY PMIC_AUXADC_BIRGTLDO_VFE28_HW13_OP_CFG                       ADC_TRIM_CLDO_VFE28_OP_CFGIC_AUXADC_AVG_RGTLDO_VFE28_HW13_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VFE28_HW13_OP_CFG  PMIC_AUXADC_AVG_NUM_LY3MIC_AUXADC_TS_RGTLDO_VFE28_HW14_OP_CFG                       ADC_TRIM_CLDO_VFE28_OP_CFGIC_AUXADC_AVG_RGTLDO_VFE28_HW14_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VFE28_HW14_OP_CFG  PMIC_AUXADC_AVG_NUM_LY4_BAT_PLUGIN_PCRGTLDO_VFE28_SW_OP_CFG                         ADC_TRIM_CLDO_VFE28_OP_CFGIC_AUXADC_AVG_RGTLDO_VFE28_SW_OP_CFG                        xe Y_BAT_PLUGIN_PCRGTLDO_VFE28_SW_OP_CFG  PMIC_AUXADC_AVG_NUM_LB Y5_BAT_PLUGIN_PCRGTLDO_VFE28_OP_CFG  ET_                       ADC_TRIM_CLDO_VFE28_OP_CFG_SET_BAT_PLUGIN_PCRGTLDO_VFE28_OP_CFG  ET_                       e MFMMIC_AUXADC_AVG_RGTLDO_VFE28_OP_CFG  ET_ PMIC_AUXADC_AVG_NUM_LB0IC_AUXADC_AVG_RGTLDO_VFE28_OP_CFG CLR              \
	IC_AUX
ADC_TRIM_CLDO_VFE28_OP_CFG_CLRIC_AUXADC_AVG_RGTLDO_VFE28_OP_CFG CLR                        e MFMMIC_AUXADC_AVG_RGTLDO_VFE28_OP_CFG CLR  PMIC_AUXADC_AVG_NUM_LB0IC_AUXADC_AVG_RGTLDO_VXO22_                                \ ADC_TRIM_CLDO_VXO22_CON0IC_AUXADC_AVG_RGTLDO_VXO22_                          xM A
 A
e Y_BAT_PLUGIN_PCRGTLDO_VXO22_    PMIC_AUXADC_AVG_NUM_LB   

 e 0IC_AUXADC_AVG_RGTLDO_VXO22_LP                              \ ADC_TRIM_CLDO_VXO22_CON0IC_AUXADC_AVG_RGTLDO_VXO22_LP                        xM A
 A
e Y_BAT_PLUGIN_PCRGTLDO_VXO22_LP  PMIC_AUXADC_AVG_NUM_LB   

 e_Y_BAT_PLUGIN_PCRGTLDO_VXO22_STBTD                        \
	MTADC_TRIM_CLDO_VXO22_CONY_BAT_PLUGIN_PCRGTLDO_VXO22_STBTD                        xM A
e 3MIC_AUXADC_TS_RGTLDO_VXO22_STBTD  PMIC_AUXADC_AVG_NUM_LB   

0IC_AUXADC_AVG_RGTLDO_VXO22_ULP                              \ADC_TRIM_CLDO_VXO22_CONY_BAT_PLUGIN_PCRGTLDO_VXO22_ULP                        xM A
 Ae Y_BAT_PLUGIN_PCRGTLDO_VXO22_ULP  PMIC_AUXADC_AVG_NUM_LB   

 e2_BAT_PLUGIN_PCRGTLDO_VXO22_OCFB_                          \
	ADC_TRIM_CLDO_VXO22_CONY_BAT_PLUGIN_PCRGTLDO_VXO22_OCFB_                          xM e Y_BAT_PLUGIN_PCRGTLDO_VXO22_OCFB_    PMIC_AUXADC_AVG_NUM_LB LB4_BAT_PLUGIN_PCRGTLDO_VXO22_OC_ ODE                        \
	ADC_TRIM_CLDO_VXO22_CONY_BAT_PLUGIN_PCRGTLDO_VXO22_OC_MODE                        xM e Y_BAT_PLUGIN_PCRGTLDO_VXO22_OC_MODE  PMIC_AUXADC_AVG_NUM_LB   5_BAT_PLUGIN_PCRGTLDO_VXO22_OC_T MP_                       \6 ADC_TRIM_CLDO_VXO22_CONY_BAT_PLUGIN_PCRGTLDO_VXO22_OC_T MP_                       xM e Y_BAT_PLUGIN_PCRGTLDO_VXO22_OC_T MP_ PMIC_AUXADC_AVG_NUM_LB   6_BAT_PLUGIN_PCRGTLDO_VXO22_DUMMY_LOAD_                       ADC_TRIM_CLDO_VXO22_CONY_BAT_PLUGIN_PCRGTLDO_VXO22_DUMMY_LOAD_                    0xMe 3MIC_AUXADC_TS_RGTLDO_VXO22_DUMMY_LOAD_ PMIC_AUXADC_AVG_NUM_LB8IC_AUXADC_AVG_RGTLDO_VXO22_OP_MODE                        \
	ADC_TRIM_CLDO_VXO22_CONY_BAT_PLUGIN_PCRGTLDO_VXO22_OP_MODE                        xM e MIC_AUXADC_ADC_RGTLDO_VXO22_OP_MODE  PMIC_AUXADC_AVG_NUM_LB LBY0IC_AUXADC_AVG_RGTLDO_VXO22_CK  W_MODE                        ADC_TRIM_CLDO_VXO22_CONY_BAT_PLUGIN_PCRGTLDO_VXO22_CK  W_MODE                     0xMe Y_BAT_PLUGIN_PCRGTLDO_VXO22_CK  W_MODE  PMIC_AUXADC_AVG_NUM_LBn5_BAT_PLUGIN_PCDATVXO22_B_                          \
	       ADC_TRIM_CLDO_VXO22_MONIC_AUXADC_AVG_DATVXO22_B_                          xM A
 A
  e Y_BAT_PLUGIN_PCDATVXO22_B_    PMIC_AUXADC_AVG_NUM_LB   

 e  N0_BAT_PLUGIN_PCDATVXO22_B_STB                        \
	      ADC_TRIM_CLDO_VXO22_MONIC_AUXADC_AVG_DATVXO22_B_STB                        xM A
 A
 e Y_BAT_PLUGIN_PCDATVXO22_B_STB  PMIC_AUXADC_AVG_NUM_LB   

 e  Y_BAT_PLUGIN_PCDATVXO22_B_LP                              \   ADC_TRIM_CLDO_VXO22_MONIC_AUXADC_AVG_DATVXO22_B_LP                        xM A
 A

 e Y_BAT_PLUGIN_PCDATVXO22_B_LP  PMIC_AUXADC_AVG_NUM_LB   

 e_ e2_BAT_PLUGIN_PCDATVXO22_L_                          \
	       ADC_TRIM_CLDO_VXO22_MONIC_AUXADC_AVG_DATVXO22_L_                          xM A
 A
  e Y_BAT_PLUGIN_PCDATVXO22_L_    PMIC_AUXADC_AVG_NUM_LB   

 e  N3_BAT_PLUGIN_PCDATVXO22_L_STB                        \
	      ADC_TRIM_CLDO_VXO22_MONIC_AUXADC_AVG_DATVXO22_L_STB                        xM A
 A
 e Y_BAT_PLUGIN_PCDATVXO22_L_STB  PMIC_AUXADC_AVG_NUM_LB   

 e  4_BAT_PLUGIN_PCDATVXO22_OCFB_                          \
	    ADC_TRIM_CLDO_VXO22_MONIC_AUXADC_AVG_DATVXO22_OCFB_                          xM  A
 e Y_BAT_PLUGIN_PCDATVXO22_OCFB_    PMIC_AUXADC_AVG_NUM_LB LBBBBB5_BAT_PLUGIN_PCDATVXO22_DUMMY_LOAD_                           ADC_TRIM_CLDO_VXO22_MONIC_AUXADC_AVG_DATVXO22_DUMMY_LOAD_                    0xM A
 e 3_BAT_PLUGIN_PCDATVXO22_DUMMY_LOAD_ PMIC_AUXADC_AVG_NUM_LBBBBB6_BAT_PLUGIN_PCRGTLDO_VXO22_HW0_OP_                          \ADC_TRIM_CLDO_VXO22_OP_  _BAT_PLUGIN_PCRGTLDO_VXO22_HW0_OP_                          xe Y_BAT_PLUGIN_PCRGTLDO_VXO22_HW0_OP_    PMIC_AUXADC_AVG_NUM_LB 0IC_AUXADC_AVG_RGTLDO_VXO22_HW1_OP_                          \ADC_TRIM_CLDO_VXO22_OP_  _BAT_PLUGIN_PCRGTLDO_VXO22_HW1_OP_                          xe Y_BAT_PLUGIN_PCRGTLDO_VXO22_HW1_OP_    PMIC_AUXADC_AVG_NUM_LB Y_BAT_PLUGIN_PCRGTLDO_VXO22_HW2_OP_                          \ADC_TRIM_CLDO_VXO22_OP_  _BAT_PLUGIN_PCRGTLDO_VXO22_HW2_OP_                          xe Y_BAT_PLUGIN_PCRGTLDO_VXO22_HW2_OP_    PMIC_AUXADC_AVG_NUM_LB 2_BAT_PLUGIN_PCRGTLDO_VXO22_HW3_OP_                          \ADC_TRIM_CLDO_VXO22_OP_  _BAT_PLUGIN_PCRGTLDO_VXO22_HW3_OP_                          xe Y_BAT_PLUGIN_PCRGTLDO_VXO22_HW3_OP_    PMIC_AUXADC_AVG_NUM_LB 3MIC_AUXADC_TS_RGTLDO_VXO22_HW4_OP_                          \ADC_TRIM_CLDO_VXO22_OP_  _BAT_PLUGIN_PCRGTLDO_VXO22_HW4_OP_                          xe Y_BAT_PLUGIN_PCRGTLDO_VXO22_HW4_OP_    PMIC_AUXADC_AVG_NUM_LB 4_BAT_PLUGIN_PCRGTLDO_VXO22_HW5_OP_                          \ADC_TRIM_CLDO_VXO22_OP_  _BAT_PLUGIN_PCRGTLDO_VXO22_HW5_OP_                          xe Y_BAT_PLUGIN_PCRGTLDO_VXO22_HW5_OP_    PMIC_AUXADC_AVG_NUM_LB 5_BAT_PLUGIN_PCRGTLDO_VXO22_HW6_OP_                          \ADC_TRIM_CLDO_VXO22_OP_  _BAT_PLUGIN_PCRGTLDO_VXO22_HW6_OP_                          xe Y_BAT_PLUGIN_PCRGTLDO_VXO22_HW6_OP_    PMIC_AUXADC_AVG_NUM_LB 6_BAT_PLUGIN_PCRGTLDO_VXO22_HW7_OP_                          \ADC_TRIM_CLDO_VXO22_OP_  _BAT_PLUGIN_PCRGTLDO_VXO22_HW7_OP_                          xe Y_BAT_PLUGIN_PCRGTLDO_VXO22_HW7_OP_    PMIC_AUXADC_AVG_NUM_LB MIC_AUXADC_ADC_RGTLDO_VXO22_HW8_OP_                          \ADC_TRIM_CLDO_VXO22_OP_  _BAT_PLUGIN_PCRGTLDO_VXO22_HW8_OP_                          xe Y_BAT_PLUGIN_PCRGTLDO_VXO22_HW8_OP_    PMIC_AUXADC_AVG_NUM_LB 8IC_AUXADC_AVG_RGTLDO_VXO22_HW9_OP_                          \ADC_TRIM_CLDO_VXO22_OP_  _BAT_PLUGIN_PCRGTLDO_VXO22_HW9_OP_                          xe Y_BAT_PLUGIN_PCRGTLDO_VXO22_HW9_OP_    PMIC_AUXADC_AVG_NUM_LB 9IC_AUXADC_AVG_RGTLDO_VXO22_HW10_OP_                          ADC_TRIM_CLDO_VXO22_OP_  _BAT_PLUGIN_PCRGTLDO_VXO22_HW10_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VXO22_HW10_OP_    PMIC_AUXADC_AVG_NUM_LBY0IC_AUXADC_AVG_RGTLDO_VXO22_HW11_OP_                          ADC_TRIM_CLDO_VXO22_OP_  _BAT_PLUGIN_PCRGTLDO_VXO22_HW11_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VXO22_HW11_OP_    PMIC_AUXADC_AVG_NUM_LBnY_BAT_PLUGIN_PCRGTLDO_VXO22_HW12_OP_                          ADC_TRIM_CLDO_VXO22_OP_  _BAT_PLUGIN_PCRGTLDO_VXO22_HW12_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VXO22_HW12_OP_    PMIC_AUXADC_AVG_NUM_LBn PMIC_AUXADC_BIRGTLDO_VXO22_HW13_OP_                          ADC_TRIM_CLDO_VXO22_OP_  _BAT_PLUGIN_PCRGTLDO_VXO22_HW13_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VXO22_HW13_OP_    PMIC_AUXADC_AVG_NUM_LBn3MIC_AUXADC_TS_RGTLDO_VXO22_HW14_OP_                          ADC_TRIM_CLDO_VXO22_OP_  _BAT_PLUGIN_PCRGTLDO_VXO22_HW14_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VXO22_HW14_OP_    PMIC_AUXADC_AVG_NUM_LBn4_BAT_PLUGIN_PCRGTLDO_VXO22_SW_OP_                          \ ADC_TRIM_CLDO_VXO22_OP_  _BAT_PLUGIN_PCRGTLDO_VXO22_SW_OP_                          xMe Y_BAT_PLUGIN_PCRGTLDO_VXO22_SW_OP_    PMIC_AUXADC_AVG_NUM_LB Ln5_BAT_PLUGIN_PCRGTLDO_VXO22_OP_    ET_                       \ADC_TRIM_CLDO_VXO22_OP_    ET_BAT_PLUGIN_PCRGTLDO_VXO22_OP_    ET_                       xe MFMMIC_AUXADC_AVG_RGTLDO_VXO22_OP_    ET_ PMIC_AUXADC_AVG_NUM_LB 0IC_AUXADC_AVG_RGTLDO_VXO22_OP_   CLR              \
	IC_AUX
 ADC_TRIM_CLDO_VXO22_OP_   CLRIC_AUXADC_AVG_RGTLDO_VXO22_OP_   CLR                        xe MFMMIC_AUXADC_AVG_RGTLDO_VXO22_OP_   CLR  PMIC_AUXADC_AVG_NUM_LB 0IC_AUXADC_AVG_RGTLDO_VXO22_HW0_OP_CFG                        ADC_TRIM_CLDO_VXO22_OP_CFGIC_AUXADC_AVG_RGTLDO_VXO22_HW0_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VXO22_HW0_OP_CFG  PMIC_AUXADC_AVG_NUM_LB0IC_AUXADC_AVG_RGTLDO_VXO22_HW1_OP_CFG                        ADC_TRIM_CLDO_VXO22_OP_CFGIC_AUXADC_AVG_RGTLDO_VXO22_HW1_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VXO22_HW1_OP_CFG  PMIC_AUXADC_AVG_NUM_LBY_BAT_PLUGIN_PCRGTLDO_VXO22_HW2_OP_CFG                        ADC_TRIM_CLDO_VXO22_OP_CFGIC_AUXADC_AVG_RGTLDO_VXO22_HW2_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VXO22_HW2_OP_CFG  PMIC_AUXADC_AVG_NUM_LB2_BAT_PLUGIN_PCRGTLDO_VXO22_HW3_OP_CFG                        ADC_TRIM_CLDO_VXO22_OP_CFGIC_AUXADC_AVG_RGTLDO_VXO22_HW3_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VXO22_HW3_OP_CFG  PMIC_AUXADC_AVG_NUM_LB3MIC_AUXADC_TS_RGTLDO_VXO22_HW4_OP_CFG                        ADC_TRIM_CLDO_VXO22_OP_CFGIC_AUXADC_AVG_RGTLDO_VXO22_HW4_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VXO22_HW4_OP_CFG  PMIC_AUXADC_AVG_NUM_LB4_BAT_PLUGIN_PCRGTLDO_VXO22_HW5_OP_CFG                        ADC_TRIM_CLDO_VXO22_OP_CFGIC_AUXADC_AVG_RGTLDO_VXO22_HW5_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VXO22_HW5_OP_CFG  PMIC_AUXADC_AVG_NUM_LB5_BAT_PLUGIN_PCRGTLDO_VXO22_HW6_OP_CFG                        ADC_TRIM_CLDO_VXO22_OP_CFGIC_AUXADC_AVG_RGTLDO_VXO22_HW6_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VXO22_HW6_OP_CFG  PMIC_AUXADC_AVG_NUM_LB6_BAT_PLUGIN_PCRGTLDO_VXO22_HW7_OP_CFG                        ADC_TRIM_CLDO_VXO22_OP_CFGIC_AUXADC_AVG_RGTLDO_VXO22_HW7_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VXO22_HW7_OP_CFG  PMIC_AUXADC_AVG_NUM_LBMIC_AUXADC_ADC_RGTLDO_VXO22_HW8_OP_CFG                        ADC_TRIM_CLDO_VXO22_OP_CFGIC_AUXADC_AVG_RGTLDO_VXO22_HW8_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VXO22_HW8_OP_CFG  PMIC_AUXADC_AVG_NUM_LB8IC_AUXADC_AVG_RGTLDO_VXO22_HW9_OP_CFG                        ADC_TRIM_CLDO_VXO22_OP_CFGIC_AUXADC_AVG_RGTLDO_VXO22_HW9_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VXO22_HW9_OP_CFG  PMIC_AUXADC_AVG_NUM_LB9IC_AUXADC_AVG_RGTLDO_VXO22_HW10_OP_CFG                       ADC_TRIM_CLDO_VXO22_OP_CFGIC_AUXADC_AVG_RGTLDO_VXO22_HW10_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VXO22_HW10_OP_CFG  PMIC_AUXADC_AVG_NUM_LY0IC_AUXADC_AVG_RGTLDO_VXO22_HW11_OP_CFG                       ADC_TRIM_CLDO_VXO22_OP_CFGIC_AUXADC_AVG_RGTLDO_VXO22_HW11_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VXO22_HW11_OP_CFG  PMIC_AUXADC_AVG_NUM_LYY_BAT_PLUGIN_PCRGTLDO_VXO22_HW12_OP_CFG                       ADC_TRIM_CLDO_VXO22_OP_CFGIC_AUXADC_AVG_RGTLDO_VXO22_HW12_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VXO22_HW12_OP_CFG  PMIC_AUXADC_AVG_NUM_LY PMIC_AUXADC_BIRGTLDO_VXO22_HW13_OP_CFG                       ADC_TRIM_CLDO_VXO22_OP_CFGIC_AUXADC_AVG_RGTLDO_VXO22_HW13_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VXO22_HW13_OP_CFG  PMIC_AUXADC_AVG_NUM_LY3MIC_AUXADC_TS_RGTLDO_VXO22_HW14_OP_CFG                       ADC_TRIM_CLDO_VXO22_OP_CFGIC_AUXADC_AVG_RGTLDO_VXO22_HW14_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VXO22_HW14_OP_CFG  PMIC_AUXADC_AVG_NUM_LY4_BAT_PLUGIN_PCRGTLDO_VXO22_SW_OP_CFG                         ADC_TRIM_CLDO_VXO22_OP_CFGIC_AUXADC_AVG_RGTLDO_VXO22_SW_OP_CFG                        xe Y_BAT_PLUGIN_PCRGTLDO_VXO22_SW_OP_CFG  PMIC_AUXADC_AVG_NUM_LB Y5_BAT_PLUGIN_PCRGTLDO_VXO22_OP_CFG  ET_                       ADC_TRIM_CLDO_VXO22_OP_CFG  ET_BAT_PLUGIN_PCRGTLDO_VXO22_OP_CFG  ET_                       e MFMMIC_AUXADC_AVG_RGTLDO_VXO22_OP_CFG  ET_ PMIC_AUXADC_AVG_NUM_LB0IC_AUXADC_AVG_RGTLDO_VXO22_OP_CFG CLR              \
	IC_AUX
ADC_TRIM_CLDO_VXO22_OP_CFG CLRIC_AUXADC_AVG_RGTLDO_VXO22_OP_CFG CLR                        e MFMMIC_AUXADC_AVG_RGTLDO_VXO22_OP_CFG CLR  PMIC_AUXADC_AVG_NUM_LB0IC_AUXADC_AVG_RGTLDO_VRF18_                          \
	MT6  ADC_TRIM_CLDO_VRF18_CON0IC_AUXADC_AVG_RGTLDO_VRF18_                          xM A
 A
e Y_BAT_PLUGIN_PCRGTLDO_VRF18_    PMIC_AUXADC_AVG_NUM_LB   

 e 0IC_AUXADC_AVG_RGTLDO_VRF18_LP                              \ ADC_TRIM_CLDO_VRF18_CON0IC_AUXADC_AVG_RGTLDO_VRF18_LP                        xM A
 A
e Y_BAT_PLUGIN_PCRGTLDO_VRF18_LP  PMIC_AUXADC_AVG_NUM_LB   

 e_Y_BAT_PLUGIN_PCRGTLDO_VRF18_STBTD                        \
	MTADC_TRIM_CLDO_VRF18_CONY_BAT_PLUGIN_PCRGTLDO_VRF18_STBTD                        xM A
e 3MIC_AUXADC_TS_RGTLDO_VRF18_STBTD  PMIC_AUXADC_AVG_NUM_LB   

0IC_AUXADC_AVG_RGTLDO_VRF18_ULP                              \ADC_TRIM_CLDO_VRF18_CONY_BAT_PLUGIN_PCRGTLDO_VRF18_ULP                        xM A
 Ae Y_BAT_PLUGIN_PCRGTLDO_VRF18_ULP  PMIC_AUXADC_AVG_NUM_LB   

 e2_BAT_PLUGIN_PCRGTLDO_VRF18_OCFB_                          \
	ADC_TRIM_CLDO_VRF18_CONY_BAT_PLUGIN_PCRGTLDO_VRF18_OCFB_                          xM e Y_BAT_PLUGIN_PCRGTLDO_VRF18_OCFB_    PMIC_AUXADC_AVG_NUM_LB LB4_BAT_PLUGIN_PCRGTLDO_VRF18_OC_MODE                        \
	ADC_TRIM_CLDO_VRF18_CONY_BAT_PLUGIN_PCRGTLDO_VRF18_OC_MODE                        xM e Y_BAT_PLUGIN_PCRGTLDO_VRF18_OC_MODE  PMIC_AUXADC_AVG_NUM_LB   5_BAT_PLUGIN_PCRGTLDO_VRF18_OC_T MP_                       \6 ADC_TRIM_CLDO_VRF18_CONY_BAT_PLUGIN_PCRGTLDO_VRF18_OC_T MP_                       xM e Y_BAT_PLUGIN_PCRGTLDO_VRF18_OC_T MP_ PMIC_AUXADC_AVG_NUM_LB   6_BAT_PLUGIN_PCRGTLDO_VRF18_DUMMY_LOAD_                       ADC_TRIM_CLDO_VRF18_CONY_BAT_PLUGIN_PCRGTLDO_VRF18_DUMMY_LOAD_                    0xMe 3MIC_AUXADC_TS_RGTLDO_VRF18_DUMMY_LOAD_ PMIC_AUXADC_AVG_NUM_LB8IC_AUXADC_AVG_RGTLDO_VRF18_OP_MODE                        \
	ADC_TRIM_CLDO_VRF18_CONY_BAT_PLUGIN_PCRGTLDO_VRF18_OP_MODE                        xM e MIC_AUXADC_ADC_RGTLDO_VRF18_OP_MODE  PMIC_AUXADC_AVG_NUM_LB LBY0IC_AUXADC_AVG_RGTLDO_VRF18_CK  W_MODE                        ADC_TRIM_CLDO_VRF18_CONY_BAT_PLUGIN_PCRGTLDO_VRF18_CK  W_MODE                     0xMe Y_BAT_PLUGIN_PCRGTLDO_VRF18_CK  W_MODE  PMIC_AUXADC_AVG_NUM_LBn5_BAT_PLUGIN_PCDATVRF18_B_                          \
	       ADC_TRIM_CLDO_VRF18_MONIC_AUXADC_AVG_DATVRF18_B_                          xM A
 A
  e Y_BAT_PLUGIN_PCDATVRF18_B_    PMIC_AUXADC_AVG_NUM_LB   

 e  N0_BAT_PLUGIN_PCDATVRF18_B_STB                        \
	      ADC_TRIM_CLDO_VRF18_MONIC_AUXADC_AVG_DATVRF18_B_STB                        xM A
 A
 e Y_BAT_PLUGIN_PCDATVRF18_B_STB  PMIC_AUXADC_AVG_NUM_LB   

 e  Y_BAT_PLUGIN_PCDATVRF18_B_LP                              \   ADC_TRIM_CLDO_VRF18_MONIC_AUXADC_AVG_DATVRF18_B_LP                        xM A
 A

 e Y_BAT_PLUGIN_PCDATVRF18_B_LP  PMIC_AUXADC_AVG_NUM_LB   

 e_ e2_BAT_PLUGIN_PCDATVRF18_L_                          \
	       ADC_TRIM_CLDO_VRF18_MONIC_AUXADC_AVG_DATVRF18_L_                          xM A
 A
  e Y_BAT_PLUGIN_PCDATVRF18_L_    PMIC_AUXADC_AVG_NUM_LB   

 e  N3_BAT_PLUGIN_PCDATVRF18_L_STB                        \
	      ADC_TRIM_CLDO_VRF18_MONIC_AUXADC_AVG_DATVRF18_L_STB                        xM A
 A
 e Y_BAT_PLUGIN_PCDATVRF18_L_STB  PMIC_AUXADC_AVG_NUM_LB   

 e  4_BAT_PLUGIN_PCDATVRF18_OCFB_                          \
	    ADC_TRIM_CLDO_VRF18_MONIC_AUXADC_AVG_DATVRF18_OCFB_                          xM  A
 e Y_BAT_PLUGIN_PCDATVRF18_OCFB_    PMIC_AUXADC_AVG_NUM_LB LBBBBB5_BAT_PLUGIN_PCDATVRF18_DUMMY_LOAD_                           ADC_TRIM_CLDO_VRF18_MONIC_AUXADC_AVG_DATVRF18_DUMMY_LOAD_                    0xM A
 e 3_BAT_PLUGIN_PCDATVRF18_DUMMY_LOAD_ PMIC_AUXADC_AVG_NUM_LBBBBB6_BAT_PLUGIN_PCRGTLDO_VRF18_HW0_OP_                          \ADC_TRIM_CLDO_VRF18_OP_  _BAT_PLUGIN_PCRGTLDO_VRF18_HW0_OP_                          xe Y_BAT_PLUGIN_PCRGTLDO_VRF18_HW0_OP_    PMIC_AUXADC_AVG_NUM_LB 0IC_AUXADC_AVG_RGTLDO_VRF18_HW1_OP_                          \ADC_TRIM_CLDO_VRF18_OP_  _BAT_PLUGIN_PCRGTLDO_VRF18_HW1_OP_                          xe Y_BAT_PLUGIN_PCRGTLDO_VRF18_HW1_OP_    PMIC_AUXADC_AVG_NUM_LB Y_BAT_PLUGIN_PCRGTLDO_VRF18_HW2_OP_                          \ADC_TRIM_CLDO_VRF18_OP_  _BAT_PLUGIN_PCRGTLDO_VRF18_HW2_OP_                          xe Y_BAT_PLUGIN_PCRGTLDO_VRF18_HW2_OP_    PMIC_AUXADC_AVG_NUM_LB 2_BAT_PLUGIN_PCRGTLDO_VRF18_HW3_OP_                          \ADC_TRIM_CLDO_VRF18_OP_  _BAT_PLUGIN_PCRGTLDO_VRF18_HW3_OP_                          xe Y_BAT_PLUGIN_PCRGTLDO_VRF18_HW3_OP_    PMIC_AUXADC_AVG_NUM_LB 3MIC_AUXADC_TS_RGTLDO_VRF18_HW4_OP_                          \ADC_TRIM_CLDO_VRF18_OP_  _BAT_PLUGIN_PCRGTLDO_VRF18_HW4_OP_                          xe Y_BAT_PLUGIN_PCRGTLDO_VRF18_HW4_OP_    PMIC_AUXADC_AVG_NUM_LB 4_BAT_PLUGIN_PCRGTLDO_VRF18_HW5_OP_                          \ADC_TRIM_CLDO_VRF18_OP_  _BAT_PLUGIN_PCRGTLDO_VRF18_HW5_OP_                          xe Y_BAT_PLUGIN_PCRGTLDO_VRF18_HW5_OP_    PMIC_AUXADC_AVG_NUM_LB 5_BAT_PLUGIN_PCRGTLDO_VRF18_HW6_OP_                          \ADC_TRIM_CLDO_VRF18_OP_  _BAT_PLUGIN_PCRGTLDO_VRF18_HW6_OP_                          xe Y_BAT_PLUGIN_PCRGTLDO_VRF18_HW6_OP_    PMIC_AUXADC_AVG_NUM_LB 6_BAT_PLUGIN_PCRGTLDO_VRF18_HW7_OP_                          \ADC_TRIM_CLDO_VRF18_OP_  _BAT_PLUGIN_PCRGTLDO_VRF18_HW7_OP_                          xe Y_BAT_PLUGIN_PCRGTLDO_VRF18_HW7_OP_    PMIC_AUXADC_AVG_NUM_LB MIC_AUXADC_ADC_RGTLDO_VRF18_HW8_OP_                          \ADC_TRIM_CLDO_VRF18_OP_  _BAT_PLUGIN_PCRGTLDO_VRF18_HW8_OP_                          xe Y_BAT_PLUGIN_PCRGTLDO_VRF18_HW8_OP_    PMIC_AUXADC_AVG_NUM_LB 8IC_AUXADC_AVG_RGTLDO_VRF18_HW9_OP_                          \ADC_TRIM_CLDO_VRF18_OP_  _BAT_PLUGIN_PCRGTLDO_VRF18_HW9_OP_                          xe Y_BAT_PLUGIN_PCRGTLDO_VRF18_HW9_OP_    PMIC_AUXADC_AVG_NUM_LB 9IC_AUXADC_AVG_RGTLDO_VRF18_HW10_OP_                          ADC_TRIM_CLDO_VRF18_OP_  _BAT_PLUGIN_PCRGTLDO_VRF18_HW10_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VRF18_HW10_OP_    PMIC_AUXADC_AVG_NUM_LBY0IC_AUXADC_AVG_RGTLDO_VRF18_HW11_OP_                          ADC_TRIM_CLDO_VRF18_OP_  _BAT_PLUGIN_PCRGTLDO_VRF18_HW11_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VRF18_HW11_OP_    PMIC_AUXADC_AVG_NUM_LBnY_BAT_PLUGIN_PCRGTLDO_VRF18_HW12_OP_                          ADC_TRIM_CLDO_VRF18_OP_  _BAT_PLUGIN_PCRGTLDO_VRF18_HW12_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VRF18_HW12_OP_    PMIC_AUXADC_AVG_NUM_LBn PMIC_AUXADC_BIRGTLDO_VRF18_HW13_OP_                          ADC_TRIM_CLDO_VRF18_OP_  _BAT_PLUGIN_PCRGTLDO_VRF18_HW13_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VRF18_HW13_OP_    PMIC_AUXADC_AVG_NUM_LBn3MIC_AUXADC_TS_RGTLDO_VRF18_HW14_OP_                          ADC_TRIM_CLDO_VRF18_OP_  _BAT_PLUGIN_PCRGTLDO_VRF18_HW14_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VRF18_HW14_OP_    PMIC_AUXADC_AVG_NUM_LBn4_BAT_PLUGIN_PCRGTLDO_VRF18_SW_OP_                          \ ADC_TRIM_CLDO_VRF18_OP_  _BAT_PLUGIN_PCRGTLDO_VRF18_SW_OP_                          xMe Y_BAT_PLUGIN_PCRGTLDO_VRF18_SW_OP_    PMIC_AUXADC_AVG_NUM_LB Ln5_BAT_PLUGIN_PCRGTLDO_VRF18_OP_    ET_                       \ADC_TRIM_CLDO_VRF18_OP_    ET_BAT_PLUGIN_PCRGTLDO_VRF18_OP_    ET_                       xe MFMMIC_AUXADC_AVG_RGTLDO_VRF18_OP_    ET_ PMIC_AUXADC_AVG_NUM_LB 0IC_AUXADC_AVG_RGTLDO_VRF18_OP_   CLR              \
	IC_AUX
 ADC_TRIM_CLDO_VRF18_OP_   CLRIC_AUXADC_AVG_RGTLDO_VRF18_OP_   CLR                        xe MFMMIC_AUXADC_AVG_RGTLDO_VRF18_OP_   CLR  PMIC_AUXADC_AVG_NUM_LB 0IC_AUXADC_AVG_RGTLDO_VRF18_HW0_OP_CFG                        ADC_TRIM_CLDO_VRF18_OP_CFGIC_AUXADC_AVG_RGTLDO_VRF18_HW0_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VRF18_HW0_OP_CFG  PMIC_AUXADC_AVG_NUM_LB0IC_AUXADC_AVG_RGTLDO_VRF18_HW1_OP_CFG                        ADC_TRIM_CLDO_VRF18_OP_CFGIC_AUXADC_AVG_RGTLDO_VRF18_HW1_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VRF18_HW1_OP_CFG  PMIC_AUXADC_AVG_NUM_LBY_BAT_PLUGIN_PCRGTLDO_VRF18_HW2_OP_CFG                        ADC_TRIM_CLDO_VRF18_OP_CFGIC_AUXADC_AVG_RGTLDO_VRF18_HW2_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VRF18_HW2_OP_CFG  PMIC_AUXADC_AVG_NUM_LB2_BAT_PLUGIN_PCRGTLDO_VRF18_HW3_OP_CFG                        ADC_TRIM_CLDO_VRF18_OP_CFGIC_AUXADC_AVG_RGTLDO_VRF18_HW3_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VRF18_HW3_OP_CFG  PMIC_AUXADC_AVG_NUM_LB3MIC_AUXADC_TS_RGTLDO_VRF18_HW4_OP_CFG                        ADC_TRIM_CLDO_VRF18_OP_CFGIC_AUXADC_AVG_RGTLDO_VRF18_HW4_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VRF18_HW4_OP_CFG  PMIC_AUXADC_AVG_NUM_LB4_BAT_PLUGIN_PCRGTLDO_VRF18_HW5_OP_CFG                        ADC_TRIM_CLDO_VRF18_OP_CFGIC_AUXADC_AVG_RGTLDO_VRF18_HW5_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VRF18_HW5_OP_CFG  PMIC_AUXADC_AVG_NUM_LB5_BAT_PLUGIN_PCRGTLDO_VRF18_HW6_OP_CFG                        ADC_TRIM_CLDO_VRF18_OP_CFGIC_AUXADC_AVG_RGTLDO_VRF18_HW6_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VRF18_HW6_OP_CFG  PMIC_AUXADC_AVG_NUM_LB6_BAT_PLUGIN_PCRGTLDO_VRF18_HW7_OP_CFG                        ADC_TRIM_CLDO_VRF18_OP_CFGIC_AUXADC_AVG_RGTLDO_VRF18_HW7_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VRF18_HW7_OP_CFG  PMIC_AUXADC_AVG_NUM_LBMIC_AUXADC_ADC_RGTLDO_VRF18_HW8_OP_CFG                        ADC_TRIM_CLDO_VRF18_OP_CFGIC_AUXADC_AVG_RGTLDO_VRF18_HW8_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VRF18_HW8_OP_CFG  PMIC_AUXADC_AVG_NUM_LB8IC_AUXADC_AVG_RGTLDO_VRF18_HW9_OP_CFG                        ADC_TRIM_CLDO_VRF18_OP_CFGIC_AUXADC_AVG_RGTLDO_VRF18_HW9_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VRF18_HW9_OP_CFG  PMIC_AUXADC_AVG_NUM_LB9IC_AUXADC_AVG_RGTLDO_VRF18_HW10_OP_CFG                       ADC_TRIM_CLDO_VRF18_OP_CFGIC_AUXADC_AVG_RGTLDO_VRF18_HW10_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VRF18_HW10_OP_CFG  PMIC_AUXADC_AVG_NUM_LY0IC_AUXADC_AVG_RGTLDO_VRF18_HW11_OP_CFG                       ADC_TRIM_CLDO_VRF18_OP_CFGIC_AUXADC_AVG_RGTLDO_VRF18_HW11_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VRF18_HW11_OP_CFG  PMIC_AUXADC_AVG_NUM_LYY_BAT_PLUGIN_PCRGTLDO_VRF18_HW12_OP_CFG                       ADC_TRIM_CLDO_VRF18_OP_CFGIC_AUXADC_AVG_RGTLDO_VRF18_HW12_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VRF18_HW12_OP_CFG  PMIC_AUXADC_AVG_NUM_LY PMIC_AUXADC_BIRGTLDO_VRF18_HW13_OP_CFG                       ADC_TRIM_CLDO_VRF18_OP_CFGIC_AUXADC_AVG_RGTLDO_VRF18_HW13_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VRF18_HW13_OP_CFG  PMIC_AUXADC_AVG_NUM_LY3MIC_AUXADC_TS_RGTLDO_VRF18_HW14_OP_CFG                       ADC_TRIM_CLDO_VRF18_OP_CFGIC_AUXADC_AVG_RGTLDO_VRF18_HW14_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VRF18_HW14_OP_CFG  PMIC_AUXADC_AVG_NUM_LY4_BAT_PLUGIN_PCRGTLDO_VRF18_SW_OP_CFG                         ADC_TRIM_CLDO_VRF18_OP_CFGIC_AUXADC_AVG_RGTLDO_VRF18_SW_OP_CFG                        xe Y_BAT_PLUGIN_PCRGTLDO_VRF18_SW_OP_CFG  PMIC_AUXADC_AVG_NUM_LB Y5_BAT_PLUGIN_PCRGTLDO_VRF18_OP_CFG  ET_                       ADC_TRIM_CLDO_VRF18_OP_CFG  ET_BAT_PLUGIN_PCRGTLDO_VRF18_OP_CFG  ET_                       e MFMMIC_AUXADC_AVG_RGTLDO_VRF18_OP_CFG  ET_ PMIC_AUXADC_AVG_NUM_LB0IC_AUXADC_AVG_RGTLDO_VRF18_OP_CFG CLR              \
	IC_AUX
ADC_TRIM_CLDO_VRF18_OP_CFG CLRIC_AUXADC_AVG_RGTLDO_VRF18_OP_CFG CLR                        e MFMMIC_AUXADC_AVG_RGTLDO_VRF18_OP_CFG CLR  PMIC_AUXADC_AVG_NUM_LB0IC_AUXADC_AVG_RGTLDO_VRF12_                                \ ADC_TRIM_CLDO_VRF12_CON0IC_AUXADC_AVG_RGTLDO_VRF12_                          xM A
 A
e Y_BAT_PLUGIN_PCRGTLDO_VRF12_    PMIC_AUXADC_AVG_NUM_LB   

 e 0IC_AUXADC_AVG_RGTLDO_VRF12_LP                              \ ADC_TRIM_CLDO_VRF12_CON0IC_AUXADC_AVG_RGTLDO_VRF12_LP                        xM A
 A
e Y_BAT_PLUGIN_PCRGTLDO_VRF12_LP  PMIC_AUXADC_AVG_NUM_LB   

 e_Y_BAT_PLUGIN_PCRGTLDO_VRF12_STBTD                        \
	MTADC_TRIM_CLDO_VRF12_CONY_BAT_PLUGIN_PCRGTLDO_VRF12_STBTD                        xM A
e 3MIC_AUXADC_TS_RGTLDO_VRF12_STBTD  PMIC_AUXADC_AVG_NUM_LB   

0IC_AUXADC_AVG_RGTLDO_VRF12_ULP                              \ADC_TRIM_CLDO_VRF12_CONY_BAT_PLUGIN_PCRGTLDO_VRF12_ULP                        xM A
 Ae Y_BAT_PLUGIN_PCRGTLDO_VRF12_ULP  PMIC_AUXADC_AVG_NUM_LB   

 e2_BAT_PLUGIN_PCRGTLDO_VRF12_OCFB_                          \
	ADC_TRIM_CLDO_VRF12_CONY_BAT_PLUGIN_PCRGTLDO_VRF12_OCFB_                          xM e Y_BAT_PLUGIN_PCRGTLDO_VRF12_OCFB_    PMIC_AUXADC_AVG_NUM_LB LB4_BAT_PLUGIN_PCRGTLDO_VRF12_OC_MODE                        \
	ADC_TRIM_CLDO_VRF12_CONY_BAT_PLUGIN_PCRGTLDO_VRF12_OC_MODE                        xM e Y_BAT_PLUGIN_PCRGTLDO_VRF12_OC_MODE  PMIC_AUXADC_AVG_NUM_LB   5_BAT_PLUGIN_PCRGTLDO_VRF12_OC_T MP_                       \6 ADC_TRIM_CLDO_VRF12_CONY_BAT_PLUGIN_PCRGTLDO_VRF12_OC_T MP_                       xM e Y_BAT_PLUGIN_PCRGTLDO_VRF12_OC_T MP_ PMIC_AUXADC_AVG_NUM_LB   6_BAT_PLUGIN_PCRGTLDO_VRF12_DUMMY_LOAD_                       ADC_TRIM_CLDO_VRF12_CONY_BAT_PLUGIN_PCRGTLDO_VRF12_DUMMY_LOAD_                    0xMe 3MIC_AUXADC_TS_RGTLDO_VRF12_DUMMY_LOAD_ PMIC_AUXADC_AVG_NUM_LB8IC_AUXADC_AVG_RGTLDO_VRF12_OP_MODE                        \
	ADC_TRIM_CLDO_VRF12_CONY_BAT_PLUGIN_PCRGTLDO_VRF12_OP_MODE                        xM e MIC_AUXADC_ADC_RGTLDO_VRF12_OP_MODE  PMIC_AUXADC_AVG_NUM_LB LBY0IC_AUXADC_AVG_RGTLDO_VRF12_CK  W_MODE                        ADC_TRIM_CLDO_VRF12_CONY_BAT_PLUGIN_PCRGTLDO_VRF12_CK  W_MODE                     0xMe Y_BAT_PLUGIN_PCRGTLDO_VRF12_CK  W_MODE  PMIC_AUXADC_AVG_NUM_LBn5_BAT_PLUGIN_PCDATVRF12_B_                          \
	       ADC_TRIM_CLDO_VRF12_MONIC_AUXADC_AVG_DATVRF12_B_                          xM A
 A
  e Y_BAT_PLUGIN_PCDATVRF12_B_    PMIC_AUXADC_AVG_NUM_LB   

 e  N0_BAT_PLUGIN_PCDATVRF12_B_STB                        \
	      ADC_TRIM_CLDO_VRF12_MONIC_AUXADC_AVG_DATVRF12_B_STB                        xM A
 A
 e Y_BAT_PLUGIN_PCDATVRF12_B_STB  PMIC_AUXADC_AVG_NUM_LB   

 e  Y_BAT_PLUGIN_PCDATVRF12_B_LP                              \   ADC_TRIM_CLDO_VRF12_MONIC_AUXADC_AVG_DATVRF12_B_LP                        xM A
 A

 e Y_BAT_PLUGIN_PCDATVRF12_B_LP  PMIC_AUXADC_AVG_NUM_LB   

 e_ e2_BAT_PLUGIN_PCDATVRF12_L_                          \
	       ADC_TRIM_CLDO_VRF12_MONIC_AUXADC_AVG_DATVRF12_L_                          xM A
 A
  e Y_BAT_PLUGIN_PCDATVRF12_L_    PMIC_AUXADC_AVG_NUM_LB   

 e  N3_BAT_PLUGIN_PCDATVRF12_L_STB                        \
	      ADC_TRIM_CLDO_VRF12_MONIC_AUXADC_AVG_DATVRF12_L_STB                        xM A
 A
 e Y_BAT_PLUGIN_PCDATVRF12_L_STB  PMIC_AUXADC_AVG_NUM_LB   

 e  4_BAT_PLUGIN_PCDATVRF12_OCFB_                          \
	    ADC_TRIM_CLDO_VRF12_MONIC_AUXADC_AVG_DATVRF12_OCFB_                          xM  A
 e Y_BAT_PLUGIN_PCDATVRF12_OCFB_    PMIC_AUXADC_AVG_NUM_LB LBBBBB5_BAT_PLUGIN_PCDATVRF12_DUMMY_LOAD_                           ADC_TRIM_CLDO_VRF12_MONIC_AUXADC_AVG_DATVRF12_DUMMY_LOAD_                    0xM A
 e 3_BAT_PLUGIN_PCDATVRF12_DUMMY_LOAD_ PMIC_AUXADC_AVG_NUM_LBBBBB6_BAT_PLUGIN_PCRGTLDO_VRF12_HW0_OP_                          \ADC_TRIM_CLDO_VRF12_OP_  _BAT_PLUGIN_PCRGTLDO_VRF12_HW0_OP_                          xe Y_BAT_PLUGIN_PCRGTLDO_VRF12_HW0_OP_    PMIC_AUXADC_AVG_NUM_LB 0IC_AUXADC_AVG_RGTLDO_VRF12_HW1_OP_                          \ADC_TRIM_CLDO_VRF12_OP_  _BAT_PLUGIN_PCRGTLDO_VRF12_HW1_OP_                          xe Y_BAT_PLUGIN_PCRGTLDO_VRF12_HW1_OP_    PMIC_AUXADC_AVG_NUM_LB Y_BAT_PLUGIN_PCRGTLDO_VRF12_HW2_OP_                          \ADC_TRIM_CLDO_VRF12_OP_  _BAT_PLUGIN_PCRGTLDO_VRF12_HW2_OP_                          xe Y_BAT_PLUGIN_PCRGTLDO_VRF12_HW2_OP_    PMIC_AUXADC_AVG_NUM_LB 2_BAT_PLUGIN_PCRGTLDO_VRF12_HW3_OP_                          \ADC_TRIM_CLDO_VRF12_OP_  _BAT_PLUGIN_PCRGTLDO_VRF12_HW3_OP_                          xe Y_BAT_PLUGIN_PCRGTLDO_VRF12_HW3_OP_    PMIC_AUXADC_AVG_NUM_LB 3MIC_AUXADC_TS_RGTLDO_VRF12_HW4_OP_                          \ADC_TRIM_CLDO_VRF12_OP_  _BAT_PLUGIN_PCRGTLDO_VRF12_HW4_OP_                          xe Y_BAT_PLUGIN_PCRGTLDO_VRF12_HW4_OP_    PMIC_AUXADC_AVG_NUM_LB 4_BAT_PLUGIN_PCRGTLDO_VRF12_HW5_OP_                          \ADC_TRIM_CLDO_VRF12_OP_  _BAT_PLUGIN_PCRGTLDO_VRF12_HW5_OP_                          xe Y_BAT_PLUGIN_PCRGTLDO_VRF12_HW5_OP_    PMIC_AUXADC_AVG_NUM_LB 5_BAT_PLUGIN_PCRGTLDO_VRF12_HW6_OP_                          \ADC_TRIM_CLDO_VRF12_OP_  _BAT_PLUGIN_PCRGTLDO_VRF12_HW6_OP_                          xe Y_BAT_PLUGIN_PCRGTLDO_VRF12_HW6_OP_    PMIC_AUXADC_AVG_NUM_LB 6_BAT_PLUGIN_PCRGTLDO_VRF12_HW7_OP_                          \ADC_TRIM_CLDO_VRF12_OP_  _BAT_PLUGIN_PCRGTLDO_VRF12_HW7_OP_                          xe Y_BAT_PLUGIN_PCRGTLDO_VRF12_HW7_OP_    PMIC_AUXADC_AVG_NUM_LB MIC_AUXADC_ADC_RGTLDO_VRF12_HW8_OP_                          \ADC_TRIM_CLDO_VRF12_OP_  _BAT_PLUGIN_PCRGTLDO_VRF12_HW8_OP_                          xe Y_BAT_PLUGIN_PCRGTLDO_VRF12_HW8_OP_    PMIC_AUXADC_AVG_NUM_LB 8IC_AUXADC_AVG_RGTLDO_VRF12_HW9_OP_                          \ADC_TRIM_CLDO_VRF12_OP_  _BAT_PLUGIN_PCRGTLDO_VRF12_HW9_OP_                          xe Y_BAT_PLUGIN_PCRGTLDO_VRF12_HW9_OP_    PMIC_AUXADC_AVG_NUM_LB 9IC_AUXADC_AVG_RGTLDO_VRF12_HW10_OP_                          ADC_TRIM_CLDO_VRF12_OP_  _BAT_PLUGIN_PCRGTLDO_VRF12_HW10_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VRF12_HW10_OP_    PMIC_AUXADC_AVG_NUM_LBY0IC_AUXADC_AVG_RGTLDO_VRF12_HW11_OP_                          ADC_TRIM_CLDO_VRF12_OP_  _BAT_PLUGIN_PCRGTLDO_VRF12_HW11_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VRF12_HW11_OP_    PMIC_AUXADC_AVG_NUM_LBnY_BAT_PLUGIN_PCRGTLDO_VRF12_HW12_OP_                          ADC_TRIM_CLDO_VRF12_OP_  _BAT_PLUGIN_PCRGTLDO_VRF12_HW12_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VRF12_HW12_OP_    PMIC_AUXADC_AVG_NUM_LBn PMIC_AUXADC_BIRGTLDO_VRF12_HW13_OP_                          ADC_TRIM_CLDO_VRF12_OP_  _BAT_PLUGIN_PCRGTLDO_VRF12_HW13_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VRF12_HW13_OP_    PMIC_AUXADC_AVG_NUM_LBn3MIC_AUXADC_TS_RGTLDO_VRF12_HW14_OP_                          ADC_TRIM_CLDO_VRF12_OP_  _BAT_PLUGIN_PCRGTLDO_VRF12_HW14_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VRF12_HW14_OP_    PMIC_AUXADC_AVG_NUM_LBn4_BAT_PLUGIN_PCRGTLDO_VRF12_SW_OP_                          \ ADC_TRIM_CLDO_VRF12_OP_  _BAT_PLUGIN_PCRGTLDO_VRF12_SW_OP_                          xMe Y_BAT_PLUGIN_PCRGTLDO_VRF12_SW_OP_    PMIC_AUXADC_AVG_NUM_LB Ln5_BAT_PLUGIN_PCRGTLDO_VRF12_OP_    ET_                       \ADC_TRIM_CLDO_VRF12_OP_    ET_BAT_PLUGIN_PCRGTLDO_VRF12_OP_    ET_                       xe MFMMIC_AUXADC_AVG_RGTLDO_VRF12_OP_    ET_ PMIC_AUXADC_AVG_NUM_LB 0IC_AUXADC_AVG_RGTLDO_VRF12_OP_   CLR              \
	IC_AUX
 ADC_TRIM_CLDO_VRF12_OP_   CLRIC_AUXADC_AVG_RGTLDO_VRF12_OP_   CLR                        xe MFMMIC_AUXADC_AVG_RGTLDO_VRF12_OP_   CLR  PMIC_AUXADC_AVG_NUM_LB 0IC_AUXADC_AVG_RGTLDO_VRF12_HW0_OP_CFG                        ADC_TRIM_CLDO_VRF12_OP_CFGIC_AUXADC_AVG_RGTLDO_VRF12_HW0_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VRF12_HW0_OP_CFG  PMIC_AUXADC_AVG_NUM_LB0IC_AUXADC_AVG_RGTLDO_VRF12_HW1_OP_CFG                        ADC_TRIM_CLDO_VRF12_OP_CFGIC_AUXADC_AVG_RGTLDO_VRF12_HW1_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VRF12_HW1_OP_CFG  PMIC_AUXADC_AVG_NUM_LBY_BAT_PLUGIN_PCRGTLDO_VRF12_HW2_OP_CFG                        ADC_TRIM_CLDO_VRF12_OP_CFGIC_AUXADC_AVG_RGTLDO_VRF12_HW2_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VRF12_HW2_OP_CFG  PMIC_AUXADC_AVG_NUM_LB2_BAT_PLUGIN_PCRGTLDO_VRF12_HW3_OP_CFG                        ADC_TRIM_CLDO_VRF12_OP_CFGIC_AUXADC_AVG_RGTLDO_VRF12_HW3_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VRF12_HW3_OP_CFG  PMIC_AUXADC_AVG_NUM_LB3MIC_AUXADC_TS_RGTLDO_VRF12_HW4_OP_CFG                        ADC_TRIM_CLDO_VRF12_OP_CFGIC_AUXADC_AVG_RGTLDO_VRF12_HW4_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VRF12_HW4_OP_CFG  PMIC_AUXADC_AVG_NUM_LB4_BAT_PLUGIN_PCRGTLDO_VRF12_HW5_OP_CFG                        ADC_TRIM_CLDO_VRF12_OP_CFGIC_AUXADC_AVG_RGTLDO_VRF12_HW5_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VRF12_HW5_OP_CFG  PMIC_AUXADC_AVG_NUM_LB5_BAT_PLUGIN_PCRGTLDO_VRF12_HW6_OP_CFG                        ADC_TRIM_CLDO_VRF12_OP_CFGIC_AUXADC_AVG_RGTLDO_VRF12_HW6_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VRF12_HW6_OP_CFG  PMIC_AUXADC_AVG_NUM_LB6_BAT_PLUGIN_PCRGTLDO_VRF12_HW7_OP_CFG                        ADC_TRIM_CLDO_VRF12_OP_CFGIC_AUXADC_AVG_RGTLDO_VRF12_HW7_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VRF12_HW7_OP_CFG  PMIC_AUXADC_AVG_NUM_LBMIC_AUXADC_ADC_RGTLDO_VRF12_HW8_OP_CFG                        ADC_TRIM_CLDO_VRF12_OP_CFGIC_AUXADC_AVG_RGTLDO_VRF12_HW8_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VRF12_HW8_OP_CFG  PMIC_AUXADC_AVG_NUM_LB8IC_AUXADC_AVG_RGTLDO_VRF12_HW9_OP_CFG                        ADC_TRIM_CLDO_VRF12_OP_CFGIC_AUXADC_AVG_RGTLDO_VRF12_HW9_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VRF12_HW9_OP_CFG  PMIC_AUXADC_AVG_NUM_LB9IC_AUXADC_AVG_RGTLDO_VRF12_HW10_OP_CFG                       ADC_TRIM_CLDO_VRF12_OP_CFGIC_AUXADC_AVG_RGTLDO_VRF12_HW10_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VRF12_HW10_OP_CFG  PMIC_AUXADC_AVG_NUM_LY0IC_AUXADC_AVG_RGTLDO_VRF12_HW11_OP_CFG                       ADC_TRIM_CLDO_VRF12_OP_CFGIC_AUXADC_AVG_RGTLDO_VRF12_HW11_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VRF12_HW11_OP_CFG  PMIC_AUXADC_AVG_NUM_LYY_BAT_PLUGIN_PCRGTLDO_VRF12_HW12_OP_CFG                       ADC_TRIM_CLDO_VRF12_OP_CFGIC_AUXADC_AVG_RGTLDO_VRF12_HW12_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VRF12_HW12_OP_CFG  PMIC_AUXADC_AVG_NUM_LY PMIC_AUXADC_BIRGTLDO_VRF12_HW13_OP_CFG                       ADC_TRIM_CLDO_VRF12_OP_CFGIC_AUXADC_AVG_RGTLDO_VRF12_HW13_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VRF12_HW13_OP_CFG  PMIC_AUXADC_AVG_NUM_LY3MIC_AUXADC_TS_RGTLDO_VRF12_HW14_OP_CFG                       ADC_TRIM_CLDO_VRF12_OP_CFGIC_AUXADC_AVG_RGTLDO_VRF12_HW14_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VRF12_HW14_OP_CFG  PMIC_AUXADC_AVG_NUM_LY4_BAT_PLUGIN_PCRGTLDO_VRF12_SW_OP_CFG                         ADC_TRIM_CLDO_VRF12_OP_CFGIC_AUXADC_AVG_RGTLDO_VRF12_SW_OP_CFG                        xe Y_BAT_PLUGIN_PCRGTLDO_VRF12_SW_OP_CFG  PMIC_AUXADC_AVG_NUM_LB Y5_BAT_PLUGIN_PCRGTLDO_VRF12_OP_CFG  ET_                       ADC_TRIM_CLDO_VRF12_OP_CFG  ET_BAT_PLUGIN_PCRGTLDO_VRF12_OP_CFG  ET_                       e MFMMIC_AUXADC_AVG_RGTLDO_VRF12_OP_CFG  ET_ PMIC_AUXADC_AVG_NUM_LB0IC_AUXADC_AVG_RGTLDO_VRF12_OP_CFG CLR              \
	IC_AUX
ADC_TRIM_CLDO_VRF12_OP_CFG CLRIC_AUXADC_AVG_RGTLDO_VRF12_OP_CFG CLR                        e MFMMIC_AUXADC_AVG_RGTLDO_VRF12_OP_CFG CLR  PMIC_AUXADC_AVG_NUM_LB0IC_AUXADC_AVG_RGTLDO_VEFUSE_                          \
	    ADC_TRIM_CLDO_VEFUSE_CON0IC_AUXADC_AVG_RGTLDO_VEFUSE_                          xM A
 Ae Y_BAT_PLUGIN_PCRGTLDO_VEFUSE_    PMIC_AUXADC_AVG_NUM_LB LBBBBB0IC_AUXADC_AVG_RGTLDO_VEFUSE_LP                              \ADC_TRIM_CLDO_VEFUSE_CON0IC_AUXADC_AVG_RGTLDO_VEFUSE_LP                        xM A
 Ae Y_BAT_PLUGIN_PCRGTLDO_VEFUSE_LP  PMIC_AUXADC_AVG_NUM_LB LBBBBBY_BAT_PLUGIN_PCRGTLDO_VEFUSE_STBTD                        \
	MADC_TRIM_CLDO_VEFUSE_CONY_BAT_PLUGIN_PCRGTLDO_VEFUSE_STBTD                     0xM A
 e 3_BAT_PLUGIN_PCRGTLDO_VEFUSE_STBTD  PMIC_AUXADC_AVG_NUM_LB LBB0IC_AUXADC_AVG_RGTLDO_VEFUSE_ULP                              ADC_TRIM_CLDO_VEFUSE_CONY_BAT_PLUGIN_PCRGTLDO_VEFUSE_ULP                        xM A
 e Y_BAT_PLUGIN_PCRGTLDO_VEFUSE_ULP  PMIC_AUXADC_AVG_NUM_LB   

  PMIC_AUXADC_BIRGTLDO_VEFUSE_OCFB_                          \
ADC_TRIM_CLDO_VEFUSE_CONY_BAT_PLUGIN_PCRGTLDO_VEFUSE_OCFB_                          xMe Y_BAT_PLUGIN_PCRGTLDO_VEFUSE_OCFB_    PMIC_AUXADC_AVG_NUM_LB L4_BAT_PLUGIN_PCRGTLDO_VEFUSE_OC_MODE                        \
ADC_TRIM_CLDO_VEFUSE_CONY_BAT_PLUGIN_PCRGTLDO_VEFUSE_OC_MODE                        xMe Y_BAT_PLUGIN_PCRGTLDO_VEFUSE_OC_MODE  PMIC_AUXADC_AVG_NUM_LB L5_BAT_PLUGIN_PCRGTLDO_VEFUSE_OC_T MP_                       \6ADC_TRIM_CLDO_VEFUSE_CONY_BAT_PLUGIN_PCRGTLDO_VEFUSE_OC_T MP_                       xMe Y_BAT_PLUGIN_PCRGTLDO_VEFUSE_OC_T MP_ PMIC_AUXADC_AVG_NUM_LB  6_BAT_PLUGIN_PCRGTLDO_VEFUSE_DUMMY_LOAD_                      ADC_TRIM_CLDO_VEFUSE_CONY_BAT_PLUGIN_PCRGTLDO_VEFUSE_DUMMY_LOAD_                    0xe 3_BAT_PLUGIN_PCRGTLDO_VEFUSE_DUMMY_LOAD_ PMIC_AUXADC_AVG_NUM_L8IC_AUXADC_AVG_RGTLDO_VEFUSE_OP_MODE                        \
ADC_TRIM_CLDO_VEFUSE_CONY_BAT_PLUGIN_PCRGTLDO_VEFUSE_OP_MODE                        xMe MIC_AUXADC_ADC_RGTLDO_VEFUSE_OP_MODE  PMIC_AUXADC_AVG_NUM_LB Ln0IC_AUXADC_AVG_RGTLDO_VEFUSE_CK  W_MODE                       ADC_TRIM_CLDO_VEFUSE_CONY_BAT_PLUGIN_PCRGTLDO_VEFUSE_CK  W_MODE                     0xe Y_BAT_PLUGIN_PCRGTLDO_VEFUSE_CK  W_MODE  PMIC_AUXADC_AVG_NUM_Ln5_BAT_PLUGIN_PCDATVEFUSE_B_                          \
	      ADC_TRIM_CLDO_VEFUSE_MONIC_AUXADC_AVG_DATVEFUSE_B_                          xM A
 A
 e Y_BAT_PLUGIN_PCDATVEFUSE_B_    PMIC_AUXADC_AVG_NUM_LB   

 e  0_BAT_PLUGIN_PCDATVEFUSE_B_STB                        \
	     ADC_TRIM_CLDO_VEFUSE_MONIC_AUXADC_AVG_DATVEFUSE_B_STB                        xM A
 A
e Y_BAT_PLUGIN_PCDATVEFUSE_B_STB  PMIC_AUXADC_AVG_NUM_LB   

 e Y_BAT_PLUGIN_PCDATVEFUSE_B_LP                              \  ADC_TRIM_CLDO_VEFUSE_MONIC_AUXADC_AVG_DATVEFUSE_B_LP                        xM A
 A

e Y_BAT_PLUGIN_PCDATVEFUSE_B_LP  PMIC_AUXADC_AVG_NUM_LB   

 e_ 2_BAT_PLUGIN_PCDATVEFUSE_L_                          \
	      ADC_TRIM_CLDO_VEFUSE_MONIC_AUXADC_AVG_DATVEFUSE_L_                          xM A
 A
 e Y_BAT_PLUGIN_PCDATVEFUSE_L_    PMIC_AUXADC_AVG_NUM_LB   

 e  3_BAT_PLUGIN_PCDATVEFUSE_L_STB                        \
	     ADC_TRIM_CLDO_VEFUSE_MONIC_AUXADC_AVG_DATVEFUSE_L_STB                        xM A
 A
e Y_BAT_PLUGIN_PCDATVEFUSE_L_STB  PMIC_AUXADC_AVG_NUM_LB   

 e 4_BAT_PLUGIN_PCDATVEFUSE_OCFB_                          \
    ADC_TRIM_CLDO_VEFUSE_MONIC_AUXADC_AVG_DATVEFUSE_OCFB_                          xM  A
e Y_BAT_PLUGIN_PCDATVEFUSE_OCFB_    PMIC_AUXADC_AVG_NUM_LB LBBBB5_BAT_PLUGIN_PCDATVEFUSE_DUMMY_LOAD_                          ADC_TRIM_CLDO_VEFUSE_MONIC_AUXADC_AVG_DATVEFUSE_DUMMY_LOAD_                    0xM A
e 3_BAT_PLUGIN_PCDATVEFUSE_DUMMY_LOAD_ PMIC_AUXADC_AVG_NUM_LLLLL6_BAT_PLUGIN_PCRGTLDO_VEFUSE_HW0_OP_                          ADC_TRIM_CLDO_VEFUSE_OP_  _BAT_PLUGIN_PCRGTLDO_VEFUSE_HW0_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VEFUSE_HW0_OP_    PMIC_AUXADC_AVG_NUM_LB0IC_AUXADC_AVG_RGTLDO_VEFUSE_HW1_OP_                          ADC_TRIM_CLDO_VEFUSE_OP_  _BAT_PLUGIN_PCRGTLDO_VEFUSE_HW1_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VEFUSE_HW1_OP_    PMIC_AUXADC_AVG_NUM_LBY_BAT_PLUGIN_PCRGTLDO_VEFUSE_HW2_OP_                          ADC_TRIM_CLDO_VEFUSE_OP_  _BAT_PLUGIN_PCRGTLDO_VEFUSE_HW2_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VEFUSE_HW2_OP_    PMIC_AUXADC_AVG_NUM_LB2_BAT_PLUGIN_PCRGTLDO_VEFUSE_HW3_OP_                          ADC_TRIM_CLDO_VEFUSE_OP_  _BAT_PLUGIN_PCRGTLDO_VEFUSE_HW3_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VEFUSE_HW3_OP_    PMIC_AUXADC_AVG_NUM_LB3MIC_AUXADC_TS_RGTLDO_VEFUSE_HW4_OP_                          ADC_TRIM_CLDO_VEFUSE_OP_  _BAT_PLUGIN_PCRGTLDO_VEFUSE_HW4_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VEFUSE_HW4_OP_    PMIC_AUXADC_AVG_NUM_LB4_BAT_PLUGIN_PCRGTLDO_VEFUSE_HW5_OP_                          ADC_TRIM_CLDO_VEFUSE_OP_  _BAT_PLUGIN_PCRGTLDO_VEFUSE_HW5_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VEFUSE_HW5_OP_    PMIC_AUXADC_AVG_NUM_LB5_BAT_PLUGIN_PCRGTLDO_VEFUSE_HW6_OP_                          ADC_TRIM_CLDO_VEFUSE_OP_  _BAT_PLUGIN_PCRGTLDO_VEFUSE_HW6_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VEFUSE_HW6_OP_    PMIC_AUXADC_AVG_NUM_LB6_BAT_PLUGIN_PCRGTLDO_VEFUSE_HW7_OP_                          ADC_TRIM_CLDO_VEFUSE_OP_  _BAT_PLUGIN_PCRGTLDO_VEFUSE_HW7_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VEFUSE_HW7_OP_    PMIC_AUXADC_AVG_NUM_LBMIC_AUXADC_ADC_RGTLDO_VEFUSE_HW8_OP_                          ADC_TRIM_CLDO_VEFUSE_OP_  _BAT_PLUGIN_PCRGTLDO_VEFUSE_HW8_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VEFUSE_HW8_OP_    PMIC_AUXADC_AVG_NUM_LB8IC_AUXADC_AVG_RGTLDO_VEFUSE_HW9_OP_                          ADC_TRIM_CLDO_VEFUSE_OP_  _BAT_PLUGIN_PCRGTLDO_VEFUSE_HW9_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VEFUSE_HW9_OP_    PMIC_AUXADC_AVG_NUM_LB9IC_AUXADC_AVG_RGTLDO_VEFUSE_HW10_OP_                         ADC_TRIM_CLDO_VEFUSE_OP_  _BAT_PLUGIN_PCRGTLDO_VEFUSE_HW10_OP_                         e Y_BAT_PLUGIN_PCRGTLDO_VEFUSE_HW10_OP_    PMIC_AUXADC_AVG_NUM_Ln0IC_AUXADC_AVG_RGTLDO_VEFUSE_HW11_OP_                         ADC_TRIM_CLDO_VEFUSE_OP_  _BAT_PLUGIN_PCRGTLDO_VEFUSE_HW11_OP_                         e Y_BAT_PLUGIN_PCRGTLDO_VEFUSE_HW11_OP_    PMIC_AUXADC_AVG_NUM_LYY_BAT_PLUGIN_PCRGTLDO_VEFUSE_HW12_OP_                         ADC_TRIM_CLDO_VEFUSE_OP_  _BAT_PLUGIN_PCRGTLDO_VEFUSE_HW12_OP_                         e Y_BAT_PLUGIN_PCRGTLDO_VEFUSE_HW12_OP_    PMIC_AUXADC_AVG_NUM_LY PMIC_AUXADC_BIRGTLDO_VEFUSE_HW13_OP_                         ADC_TRIM_CLDO_VEFUSE_OP_  _BAT_PLUGIN_PCRGTLDO_VEFUSE_HW13_OP_                         e Y_BAT_PLUGIN_PCRGTLDO_VEFUSE_HW13_OP_    PMIC_AUXADC_AVG_NUM_LY3MIC_AUXADC_TS_RGTLDO_VEFUSE_HW14_OP_                         ADC_TRIM_CLDO_VEFUSE_OP_  _BAT_PLUGIN_PCRGTLDO_VEFUSE_HW14_OP_                         e Y_BAT_PLUGIN_PCRGTLDO_VEFUSE_HW14_OP_    PMIC_AUXADC_AVG_NUM_LY4_BAT_PLUGIN_PCRGTLDO_VEFUSE_SW_OP_                          \ADC_TRIM_CLDO_VEFUSE_OP_  _BAT_PLUGIN_PCRGTLDO_VEFUSE_SW_OP_                          xe Y_BAT_PLUGIN_PCRGTLDO_VEFUSE_SW_OP_    PMIC_AUXADC_AVG_NUM_LB Y5_BAT_PLUGIN_PCRGTLDO_VEFUSE_OP_    ET_                       ADC_TRIM_CLDO_VEFUSE_OP_    ET_BAT_PLUGIN_PCRGTLDO_VEFUSE_OP_    ET_                       e MFMMIC_AUXADC_AVG_RGTLDO_VEFUSE_OP_    ET_ PMIC_AUXADC_AVG_NUM_LB0IC_AUXADC_AVG_RGTLDO_VEFUSE_OP_   CLR              \
	IC_AUX
ADC_TRIM_CLDO_VEFUSE_OP_   CLRIC_AUXADC_AVG_RGTLDO_VEFUSE_OP_   CLR                        e MFMMIC_AUXADC_AVG_RGTLDO_VEFUSE_OP_   CLR  PMIC_AUXADC_AVG_NUM_LB0IC_AUXADC_AVG_RGTLDO_VEFUSE_HW0_OP_CFG                       ADC_TRIM_CLDO_VEFUSE_OP_CFGIC_AUXADC_AVG_RGTLDO_VEFUSE_HW0_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VEFUSE_HW0_OP_CFG  PMIC_AUXADC_AVG_NUM_L0IC_AUXADC_AVG_RGTLDO_VEFUSE_HW1_OP_CFG                       ADC_TRIM_CLDO_VEFUSE_OP_CFGIC_AUXADC_AVG_RGTLDO_VEFUSE_HW1_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VEFUSE_HW1_OP_CFG  PMIC_AUXADC_AVG_NUM_LY_BAT_PLUGIN_PCRGTLDO_VEFUSE_HW2_OP_CFG                       ADC_TRIM_CLDO_VEFUSE_OP_CFGIC_AUXADC_AVG_RGTLDO_VEFUSE_HW2_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VEFUSE_HW2_OP_CFG  PMIC_AUXADC_AVG_NUM_L2_BAT_PLUGIN_PCRGTLDO_VEFUSE_HW3_OP_CFG                       ADC_TRIM_CLDO_VEFUSE_OP_CFGIC_AUXADC_AVG_RGTLDO_VEFUSE_HW3_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VEFUSE_HW3_OP_CFG  PMIC_AUXADC_AVG_NUM_L3MIC_AUXADC_TS_RGTLDO_VEFUSE_HW4_OP_CFG                       ADC_TRIM_CLDO_VEFUSE_OP_CFGIC_AUXADC_AVG_RGTLDO_VEFUSE_HW4_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VEFUSE_HW4_OP_CFG  PMIC_AUXADC_AVG_NUM_L4_BAT_PLUGIN_PCRGTLDO_VEFUSE_HW5_OP_CFG                       ADC_TRIM_CLDO_VEFUSE_OP_CFGIC_AUXADC_AVG_RGTLDO_VEFUSE_HW5_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VEFUSE_HW5_OP_CFG  PMIC_AUXADC_AVG_NUM_L5_BAT_PLUGIN_PCRGTLDO_VEFUSE_HW6_OP_CFG                       ADC_TRIM_CLDO_VEFUSE_OP_CFGIC_AUXADC_AVG_RGTLDO_VEFUSE_HW6_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VEFUSE_HW6_OP_CFG  PMIC_AUXADC_AVG_NUM_L6_BAT_PLUGIN_PCRGTLDO_VEFUSE_HW7_OP_CFG                       ADC_TRIM_CLDO_VEFUSE_OP_CFGIC_AUXADC_AVG_RGTLDO_VEFUSE_HW7_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VEFUSE_HW7_OP_CFG  PMIC_AUXADC_AVG_NUM_LMIC_AUXADC_ADC_RGTLDO_VEFUSE_HW8_OP_CFG                       ADC_TRIM_CLDO_VEFUSE_OP_CFGIC_AUXADC_AVG_RGTLDO_VEFUSE_HW8_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VEFUSE_HW8_OP_CFG  PMIC_AUXADC_AVG_NUM_L8IC_AUXADC_AVG_RGTLDO_VEFUSE_HW9_OP_CFG                       ADC_TRIM_CLDO_VEFUSE_OP_CFGIC_AUXADC_AVG_RGTLDO_VEFUSE_HW9_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VEFUSE_HW9_OP_CFG  PMIC_AUXADC_AVG_NUM_L9IC_AUXADC_AVG_RGTLDO_VEFUSE_HW10_OP_CFG                      ADC_TRIM_CLDO_VEFUSE_OP_CFGIC_AUXADC_AVG_RGTLDO_VEFUSE_HW10_OP_CFG                      e Y_BAT_PLUGIN_PCRGTLDO_VEFUSE_HW10_OP_CFG  PMIC_AUXADC_AVG_NUM_n0IC_AUXADC_AVG_RGTLDO_VEFUSE_HW11_OP_CFG                      ADC_TRIM_CLDO_VEFUSE_OP_CFGIC_AUXADC_AVG_RGTLDO_VEFUSE_HW11_OP_CFG                      e Y_BAT_PLUGIN_PCRGTLDO_VEFUSE_HW11_OP_CFG  PMIC_AUXADC_AVG_NUM_nY_BAT_PLUGIN_PCRGTLDO_VEFUSE_HW12_OP_CFG                      ADC_TRIM_CLDO_VEFUSE_OP_CFGIC_AUXADC_AVG_RGTLDO_VEFUSE_HW12_OP_CFG                      e Y_BAT_PLUGIN_PCRGTLDO_VEFUSE_HW12_OP_CFG  PMIC_AUXADC_AVG_NUM_n PMIC_AUXADC_BIRGTLDO_VEFUSE_HW13_OP_CFG                      ADC_TRIM_CLDO_VEFUSE_OP_CFGIC_AUXADC_AVG_RGTLDO_VEFUSE_HW13_OP_CFG                      e Y_BAT_PLUGIN_PCRGTLDO_VEFUSE_HW13_OP_CFG  PMIC_AUXADC_AVG_NUM_n3MIC_AUXADC_TS_RGTLDO_VEFUSE_HW14_OP_CFG                      ADC_TRIM_CLDO_VEFUSE_OP_CFGIC_AUXADC_AVG_RGTLDO_VEFUSE_HW14_OP_CFG                      e Y_BAT_PLUGIN_PCRGTLDO_VEFUSE_HW14_OP_CFG  PMIC_AUXADC_AVG_NUM_n4_BAT_PLUGIN_PCRGTLDO_VEFUSE_SW_OP_CFG                        ADC_TRIM_CLDO_VEFUSE_OP_CFGIC_AUXADC_AVG_RGTLDO_VEFUSE_SW_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VEFUSE_SW_OP_CFG  PMIC_AUXADC_AVG_NUM_LBY5_BAT_PLUGIN_PCRGTLDO_VEFUSE_OP_CFG  ET_                      ADC_TRIM_CLDO_VEFUSE_OP_CFG  ET_BAT_PLUGIN_PCRGTLDO_VEFUSE_OP_CFG  ET_                      e MFMMIC_AUXADC_AVG_RGTLDO_VEFUSE_OP_CFG  ET_ PMIC_AUXADC_AVG_NUM_L0IC_AUXADC_AVG_RGTLDO_VEFUSE_OP_CFG CLR              \
	IC_AUXADC_TRIM_CLDO_VEFUSE_OP_CFG CLRIC_AUXADC_AVG_RGTLDO_VEFUSE_OP_CFG CLR                       e MFMMIC_AUXADC_AVG_RGTLDO_VEFUSE_OP_CFG CLR  PMIC_AUXADC_AVG_NUM_L0IC_AUXADC_AVG_RGTLDO_VCN33_1_   0                        \
	MADC_TRIM_CLDO_VCN33_1_CON0IC_AUXADC_AVG_RGTLDO_VCN33_1_   0                     0xM A
 e Y_BAT_PLUGIN_PCRGTLDO_VCN33_1_   0  PMIC_AUXADC_AVG_NUM_LB LBB0IC_AUXADC_AVG_RGTLDO_VCN33_1_LP                              ADC_TRIM_CLDO_VCN33_1_CON0IC_AUXADC_AVG_RGTLDO_VCN33_1_LP                        xM A
 e Y_BAT_PLUGIN_PCRGTLDO_VCN33_1_LP  PMIC_AUXADC_AVG_NUM_LB LBBBBY_BAT_PLUGIN_PCRGTLDO_VCN33_1_STBTD                        \
	ADC_TRIM_CLDO_VCN33_1_CONY_BAT_PLUGIN_PCRGTLDO_VCN33_1_STBTD                     0xM A
e 3_BAT_PLUGIN_PCRGTLDO_VCN33_1_STBTD  PMIC_AUXADC_AVG_NUM_LB LB0IC_AUXADC_AVG_RGTLDO_VCN33_1_ULP                             ADC_TRIM_CLDO_VCN33_1_CONY_BAT_PLUGIN_PCRGTLDO_VCN33_1_ULP                        xM A
e Y_BAT_PLUGIN_PCRGTLDO_VCN33_1_ULP  PMIC_AUXADC_AVG_NUM_LB   

 PMIC_AUXADC_BIRGTLDO_VCN33_1_OCFB_                          \ADC_TRIM_CLDO_VCN33_1_CONY_BAT_PLUGIN_PCRGTLDO_VCN33_1_OCFB_                          xe Y_BAT_PLUGIN_PCRGTLDO_VCN33_1_OCFB_    PMIC_AUXADC_AVG_NUM_LB 4_BAT_PLUGIN_PCRGTLDO_VCN33_1_OC_MODE                        \ADC_TRIM_CLDO_VCN33_1_CONY_BAT_PLUGIN_PCRGTLDO_VCN33_1_OC_MODE                        xe Y_BAT_PLUGIN_PCRGTLDO_VCN33_1_OC_MODE  PMIC_AUXADC_AVG_NUM_LB 5_BAT_PLUGIN_PCRGTLDO_VCN33_1_OC_T MP_                       \ADC_TRIM_CLDO_VCN33_1_CONY_BAT_PLUGIN_PCRGTLDO_VCN33_1_OC_T MP_                       xe Y_BAT_PLUGIN_PCRGTLDO_VCN33_1_OC_T MP_ PMIC_AUXADC_AVG_NUM_LB 6_BAT_PLUGIN_PCRGTLDO_VCN33_1_DUMMY_LOAD_                     ADC_TRIM_CLDO_VCN33_1_CONY_BAT_PLUGIN_PCRGTLDO_VCN33_1_DUMMY_LOAD_                    0e 3_BAT_PLUGIN_PCRGTLDO_VCN33_1_DUMMY_LOAD_ PMIC_AUXADC_AVG_NUM_8IC_AUXADC_AVG_RGTLDO_VCN33_1_OP_MODE                        \ADC_TRIM_CLDO_VCN33_1_CONY_BAT_PLUGIN_PCRGTLDO_VCN33_1_OP_MODE                        xe MIC_AUXADC_ADC_RGTLDO_VCN33_1_OP_MODE  PMIC_AUXADC_AVG_NUM_LB Y0IC_AUXADC_AVG_RGTLDO_VCN33_1_CK  W_MODE                      ADC_TRIM_CLDO_VCN33_1_CONY_BAT_PLUGIN_PCRGTLDO_VCN33_1_CK  W_MODE                     0e Y_BAT_PLUGIN_PCRGTLDO_VCN33_1_CK  W_MODE  PMIC_AUXADC_AVG_NUM_n5_BAT_PLUGIN_PCDATVCN33_1_B_                          \
	     ADC_TRIM_CLDO_VCN33_1_MONIC_AUXADC_AVG_DATVCN33_1_B_                          xM A
 A
e Y_BAT_PLUGIN_PCDATVCN33_1_B_    PMIC_AUXADC_AVG_NUM_LB   

 e 0IC_AUXADC_AVG_DATVCN33_1_B_STB                        \
	    ADC_TRIM_CLDO_VCN33_1_MONIC_AUXADC_AVG_DATVCN33_1_B_STB                        xM A
 Ae Y_BAT_PLUGIN_PCDATVCN33_1_B_STB  PMIC_AUXADC_AVG_NUM_LB   

 eY_BAT_PLUGIN_PCDATVCN33_1_B_LP                              \ ADC_TRIM_CLDO_VCN33_1_MONIC_AUXADC_AVG_DATVCN33_1_B_LP                        xM A
 A
e Y_BAT_PLUGIN_PCDATVCN33_1_B_LP  PMIC_AUXADC_AVG_NUM_LB   

 e 2_BAT_PLUGIN_PCDATVCN33_1_L_                          \
	     ADC_TRIM_CLDO_VCN33_1_MONIC_AUXADC_AVG_DATVCN33_1_L_                          xM A
 A
e Y_BAT_PLUGIN_PCDATVCN33_1_L_    PMIC_AUXADC_AVG_NUM_LB   

 e 3_BAT_PLUGIN_PCDATVCN33_1_L_STB                        \
	    ADC_TRIM_CLDO_VCN33_1_MONIC_AUXADC_AVG_DATVCN33_1_L_STB                        xM A
 Ae Y_BAT_PLUGIN_PCDATVCN33_1_L_STB  PMIC_AUXADC_AVG_NUM_LB   

 e4_BAT_PLUGIN_PCDATVCN33_1_OCFB_                          \    ADC_TRIM_CLDO_VCN33_1_MONIC_AUXADC_AVG_DATVCN33_1_OCFB_                          xM  Ae Y_BAT_PLUGIN_PCDATVCN33_1_OCFB_    PMIC_AUXADC_AVG_NUM_LB LBBB5_BAT_PLUGIN_PCDATVCN33_1_DUMMY_LOAD_                         ADC_TRIM_CLDO_VCN33_1_MONIC_AUXADC_AVG_DATVCN33_1_DUMMY_LOAD_                    0xM Ae 3_BAT_PLUGIN_PCDATVCN33_1_DUMMY_LOAD_ PMIC_AUXADC_AVG_NUM_____6_BAT_PLUGIN_PCRGTLDO_VCN33_1_HW0_OP_                         ADC_TRIM_CLDO_VCN33_1_OP_  _BAT_PLUGIN_PCRGTLDO_VCN33_1_HW0_OP_                         e Y_BAT_PLUGIN_PCRGTLDO_VCN33_1_HW0_OP_    PMIC_AUXADC_AVG_NUM_L0IC_AUXADC_AVG_RGTLDO_VCN33_1_HW1_OP_                         ADC_TRIM_CLDO_VCN33_1_OP_  _BAT_PLUGIN_PCRGTLDO_VCN33_1_HW1_OP_                         e Y_BAT_PLUGIN_PCRGTLDO_VCN33_1_HW1_OP_    PMIC_AUXADC_AVG_NUM_LY_BAT_PLUGIN_PCRGTLDO_VCN33_1_HW2_OP_                         ADC_TRIM_CLDO_VCN33_1_OP_  _BAT_PLUGIN_PCRGTLDO_VCN33_1_HW2_OP_                         e Y_BAT_PLUGIN_PCRGTLDO_VCN33_1_HW2_OP_    PMIC_AUXADC_AVG_NUM_L2_BAT_PLUGIN_PCRGTLDO_VCN33_1_HW3_OP_                         ADC_TRIM_CLDO_VCN33_1_OP_  _BAT_PLUGIN_PCRGTLDO_VCN33_1_HW3_OP_                         e Y_BAT_PLUGIN_PCRGTLDO_VCN33_1_HW3_OP_    PMIC_AUXADC_AVG_NUM_L3MIC_AUXADC_TS_RGTLDO_VCN33_1_HW4_OP_                         ADC_TRIM_CLDO_VCN33_1_OP_  _BAT_PLUGIN_PCRGTLDO_VCN33_1_HW4_OP_                         e Y_BAT_PLUGIN_PCRGTLDO_VCN33_1_HW4_OP_    PMIC_AUXADC_AVG_NUM_L4_BAT_PLUGIN_PCRGTLDO_VCN33_1_HW5_OP_                         ADC_TRIM_CLDO_VCN33_1_OP_  _BAT_PLUGIN_PCRGTLDO_VCN33_1_HW5_OP_                         e Y_BAT_PLUGIN_PCRGTLDO_VCN33_1_HW5_OP_    PMIC_AUXADC_AVG_NUM_L5_BAT_PLUGIN_PCRGTLDO_VCN33_1_HW6_OP_                         ADC_TRIM_CLDO_VCN33_1_OP_  _BAT_PLUGIN_PCRGTLDO_VCN33_1_HW6_OP_                         e Y_BAT_PLUGIN_PCRGTLDO_VCN33_1_HW6_OP_    PMIC_AUXADC_AVG_NUM_L6_BAT_PLUGIN_PCRGTLDO_VCN33_1_HW7_OP_                         ADC_TRIM_CLDO_VCN33_1_OP_  _BAT_PLUGIN_PCRGTLDO_VCN33_1_HW7_OP_                         e Y_BAT_PLUGIN_PCRGTLDO_VCN33_1_HW7_OP_    PMIC_AUXADC_AVG_NUM_LMIC_AUXADC_ADC_RGTLDO_VCN33_1_HW8_OP_                         ADC_TRIM_CLDO_VCN33_1_OP_  _BAT_PLUGIN_PCRGTLDO_VCN33_1_HW8_OP_                         e Y_BAT_PLUGIN_PCRGTLDO_VCN33_1_HW8_OP_    PMIC_AUXADC_AVG_NUM_L8IC_AUXADC_AVG_RGTLDO_VCN33_1_HW9_OP_                         ADC_TRIM_CLDO_VCN33_1_OP_  _BAT_PLUGIN_PCRGTLDO_VCN33_1_HW9_OP_                         e Y_BAT_PLUGIN_PCRGTLDO_VCN33_1_HW9_OP_    PMIC_AUXADC_AVG_NUM_L9IC_AUXADC_AVG_RGTLDO_VCN33_1_HW10_OP_                        ADC_TRIM_CLDO_VCN33_1_OP_  _BAT_PLUGIN_PCRGTLDO_VCN33_1_HW10_OP_                        e Y_BAT_PLUGIN_PCRGTLDO_VCN33_1_HW10_OP_    PMIC_AUXADC_AVG_NUM_Y0IC_AUXADC_AVG_RGTLDO_VCN33_1_HW11_OP_                        ADC_TRIM_CLDO_VCN33_1_OP_  _BAT_PLUGIN_PCRGTLDO_VCN33_1_HW11_OP_                        e Y_BAT_PLUGIN_PCRGTLDO_VCN33_1_HW11_OP_    PMIC_AUXADC_AVG_NUM_nY_BAT_PLUGIN_PCRGTLDO_VCN33_1_HW12_OP_                        ADC_TRIM_CLDO_VCN33_1_OP_  _BAT_PLUGIN_PCRGTLDO_VCN33_1_HW12_OP_                        e Y_BAT_PLUGIN_PCRGTLDO_VCN33_1_HW12_OP_    PMIC_AUXADC_AVG_NUM_n PMIC_AUXADC_BIRGTLDO_VCN33_1_HW13_OP_                        ADC_TRIM_CLDO_VCN33_1_OP_  _BAT_PLUGIN_PCRGTLDO_VCN33_1_HW13_OP_                        e Y_BAT_PLUGIN_PCRGTLDO_VCN33_1_HW13_OP_    PMIC_AUXADC_AVG_NUM_n3MIC_AUXADC_TS_RGTLDO_VCN33_1_HW14_OP_                        ADC_TRIM_CLDO_VCN33_1_OP_  _BAT_PLUGIN_PCRGTLDO_VCN33_1_HW14_OP_                        e Y_BAT_PLUGIN_PCRGTLDO_VCN33_1_HW14_OP_    PMIC_AUXADC_AVG_NUM_n4_BAT_PLUGIN_PCRGTLDO_VCN33_1_SW_OP_                          ADC_TRIM_CLDO_VCN33_1_OP_  _BAT_PLUGIN_PCRGTLDO_VCN33_1_SW_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VCN33_1_SW_OP_    PMIC_AUXADC_AVG_NUM_LBY5_BAT_PLUGIN_PCRGTLDO_VCN33_1_OP_    ET_                      ADC_TRIM_CLDO_VCN33_1_OP_    ET_BAT_PLUGIN_PCRGTLDO_VCN33_1_OP_    ET_                      e MFMMIC_AUXADC_AVG_RGTLDO_VCN33_1_OP_    ET_ PMIC_AUXADC_AVG_NUM_L0IC_AUXADC_AVG_RGTLDO_VCN33_1_OP_   CLR              \
	IC_AUXADC_TRIM_CLDO_VCN33_1_OP_   CLRIC_AUXADC_AVG_RGTLDO_VCN33_1_OP_   CLR                       e MFMMIC_AUXADC_AVG_RGTLDO_VCN33_1_OP_   CLR  PMIC_AUXADC_AVG_NUM_L0IC_AUXADC_AVG_RGTLDO_VCN33_1_HW0_OP_CFG                      ADC_TRIM_CLDO_VCN33_1_OP_CFGIC_AUXADC_AVG_RGTLDO_VCN33_1_HW0_OP_CFG                      e Y_BAT_PLUGIN_PCRGTLDO_VCN33_1_HW0_OP_CFG  PMIC_AUXADC_AVG_NUM_0IC_AUXADC_AVG_RGTLDO_VCN33_1_HW1_OP_CFG                      ADC_TRIM_CLDO_VCN33_1_OP_CFGIC_AUXADC_AVG_RGTLDO_VCN33_1_HW1_OP_CFG                      e Y_BAT_PLUGIN_PCRGTLDO_VCN33_1_HW1_OP_CFG  PMIC_AUXADC_AVG_NUM_n_BAT_PLUGIN_PCRGTLDO_VCN33_1_HW2_OP_CFG                      ADC_TRIM_CLDO_VCN33_1_OP_CFGIC_AUXADC_AVG_RGTLDO_VCN33_1_HW2_OP_CFG                      e Y_BAT_PLUGIN_PCRGTLDO_VCN33_1_HW2_OP_CFG  PMIC_AUXADC_AVG_NUM_2_BAT_PLUGIN_PCRGTLDO_VCN33_1_HW3_OP_CFG                      ADC_TRIM_CLDO_VCN33_1_OP_CFGIC_AUXADC_AVG_RGTLDO_VCN33_1_HW3_OP_CFG                      e Y_BAT_PLUGIN_PCRGTLDO_VCN33_1_HW3_OP_CFG  PMIC_AUXADC_AVG_NUM_3MIC_AUXADC_TS_RGTLDO_VCN33_1_HW4_OP_CFG                      ADC_TRIM_CLDO_VCN33_1_OP_CFGIC_AUXADC_AVG_RGTLDO_VCN33_1_HW4_OP_CFG                      e Y_BAT_PLUGIN_PCRGTLDO_VCN33_1_HW4_OP_CFG  PMIC_AUXADC_AVG_NUM_4_BAT_PLUGIN_PCRGTLDO_VCN33_1_HW5_OP_CFG                      ADC_TRIM_CLDO_VCN33_1_OP_CFGIC_AUXADC_AVG_RGTLDO_VCN33_1_HW5_OP_CFG                      e Y_BAT_PLUGIN_PCRGTLDO_VCN33_1_HW5_OP_CFG  PMIC_AUXADC_AVG_NUM_5_BAT_PLUGIN_PCRGTLDO_VCN33_1_HW6_OP_CFG                      ADC_TRIM_CLDO_VCN33_1_OP_CFGIC_AUXADC_AVG_RGTLDO_VCN33_1_HW6_OP_CFG                      e Y_BAT_PLUGIN_PCRGTLDO_VCN33_1_HW6_OP_CFG  PMIC_AUXADC_AVG_NUM_6_BAT_PLUGIN_PCRGTLDO_VCN33_1_HW7_OP_CFG                      ADC_TRIM_CLDO_VCN33_1_OP_CFGIC_AUXADC_AVG_RGTLDO_VCN33_1_HW7_OP_CFG                      e Y_BAT_PLUGIN_PCRGTLDO_VCN33_1_HW7_OP_CFG  PMIC_AUXADC_AVG_NUM_MIC_AUXADC_ADC_RGTLDO_VCN33_1_HW8_OP_CFG                      ADC_TRIM_CLDO_VCN33_1_OP_CFGIC_AUXADC_AVG_RGTLDO_VCN33_1_HW8_OP_CFG                      e Y_BAT_PLUGIN_PCRGTLDO_VCN33_1_HW8_OP_CFG  PMIC_AUXADC_AVG_NUM_8IC_AUXADC_AVG_RGTLDO_VCN33_1_HW9_OP_CFG                      ADC_TRIM_CLDO_VCN33_1_OP_CFGIC_AUXADC_AVG_RGTLDO_VCN33_1_HW9_OP_CFG                      e Y_BAT_PLUGIN_PCRGTLDO_VCN33_1_HW9_OP_CFG  PMIC_AUXADC_AVG_NUM_9IC_AUXADC_AVG_RGTLDO_VCN33_1_HW10_OP_CFG                     ADC_TRIM_CLDO_VCN33_1_OP_CFGIC_AUXADC_AVG_RGTLDO_VCN33_1_HW10_OP_CFG                     e Y_BAT_PLUGIN_PCRGTLDO_VCN33_1_HW10_OP_CFG  PMIC_AUXADC_AVG_NUMY0IC_AUXADC_AVG_RGTLDO_VCN33_1_HW11_OP_CFG                     ADC_TRIM_CLDO_VCN33_1_OP_CFGIC_AUXADC_AVG_RGTLDO_VCN33_1_HW11_OP_CFG                     e Y_BAT_PLUGIN_PCRGTLDO_VCN33_1_HW11_OP_CFG  PMIC_AUXADC_AVG_NUMYY_BAT_PLUGIN_PCRGTLDO_VCN33_1_HW12_OP_CFG                     ADC_TRIM_CLDO_VCN33_1_OP_CFGIC_AUXADC_AVG_RGTLDO_VCN33_1_HW12_OP_CFG                     e Y_BAT_PLUGIN_PCRGTLDO_VCN33_1_HW12_OP_CFG  PMIC_AUXADC_AVG_NUMY PMIC_AUXADC_BIRGTLDO_VCN33_1_HW13_OP_CFG                     ADC_TRIM_CLDO_VCN33_1_OP_CFGIC_AUXADC_AVG_RGTLDO_VCN33_1_HW13_OP_CFG                     e Y_BAT_PLUGIN_PCRGTLDO_VCN33_1_HW13_OP_CFG  PMIC_AUXADC_AVG_NUMY3MIC_AUXADC_TS_RGTLDO_VCN33_1_HW14_OP_CFG                     ADC_TRIM_CLDO_VCN33_1_OP_CFGIC_AUXADC_AVG_RGTLDO_VCN33_1_HW14_OP_CFG                     e Y_BAT_PLUGIN_PCRGTLDO_VCN33_1_HW14_OP_CFG  PMIC_AUXADC_AVG_NUMY4_BAT_PLUGIN_PCRGTLDO_VCN33_1_SW_OP_CFG                       ADC_TRIM_CLDO_VCN33_1_OP_CFGIC_AUXADC_AVG_RGTLDO_VCN33_1_SW_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VCN33_1_SW_OP_CFG  PMIC_AUXADC_AVG_NUM_LY5_BAT_PLUGIN_PCRGTLDO_VCN33_1_OP_CFG  ET_                     ADC_TRIM_CLDO_VCN33_1_OP_CFG  ET_BAT_PLUGIN_PCRGTLDO_VCN33_1_OP_CFG  ET_                     e MFMMIC_AUXADC_AVG_RGTLDO_VCN33_1_OP_CFG  ET_ PMIC_AUXADC_AVG_NUM_0IC_AUXADC_AVG_RGTLDO_VCN33_1_OP_CFG CLR              \
	IC_AUADC_TRIM_CLDO_VCN33_1_OP_CFG CLRIC_AUXADC_AVG_RGTLDO_VCN33_1_OP_CFG CLR                      e MFMMIC_AUXADC_AVG_RGTLDO_VCN33_1_OP_CFG CLR  PMIC_AUXADC_AVG_NUM_0IC_AUXADC_AVG_RGTLDO_VCN33_1_   1                        \
	MADC_TRIM_CLDO_VCN33_1_MULTI_SWIC_AUXADC_AVG_RGTLDO_VCN33_1_   1                     0xM A
 e Y_BAT_PLUGIN_PCRGTLDO_VCN33_1_   1  PMIC_AUXADC_AVG_NUM_LB LBBY5_BAT_PLUGIN_PCLDO_GNR1  NA_ID                        \
	M\
	MADC_TRIM_CLDO_GNR1 DSN_ID_BAT_PLUGIN_PCLDO_GNR1  NA_ID                        xM A
 A
e MMIC_AUXADC_AVG_LDO_GNR1  NA_ID  PMIC_AUXADC_AVG_NUM_LB   

 e 0IC_AUXADC_AVG_LDO_GNR1 DIG_ID                        \
	M\
	MADC_TRIM_CLDO_GNR1 DSN_ID_BAT_PLUGIN_PCLDO_GNR1 DIG_ID                        xM A
 A
e MMIC_AUXADC_AVG_LDO_GNR1 DIG_ID  PMIC_AUXADC_AVG_NUM_LB   

 e 8IC_AUXADC_AVG_LDO_GNR1  NA_MINOR_REV                        \ADC_TRIM_CLDO_GNR1 DSN_REV0IC_AUXADC_AVG_LDO_GNR1  NA_MINOR_REV                        xe MIC_AUXADC_AVG_LDO_GNR1  NA_MINOR_REV  PMIC_AUXADC_AVG_NUM_LB 0IC_AUXADC_AVG_LDO_GNR1  NA_MAJOR_REV                        \ADC_TRIM_CLDO_GNR1 DSN_REV0IC_AUXADC_AVG_LDO_GNR1  NA_MAJOR_REV                        xe MIC_AUXADC_AVG_LDO_GNR1  NA_MAJOR_REV  PMIC_AUXADC_AVG_NUM_LB 4_BAT_PLUGIN_PCLDO_GNR1 DIG_MINOR_REV                        \ADC_TRIM_CLDO_GNR1 DSN_REV0IC_AUXADC_AVG_LDO_GNR1 DIG_MINOR_REV                        xe MIC_AUXADC_AVG_LDO_GNR1 DIG_MINOR_REV  PMIC_AUXADC_AVG_NUM_LB 8IC_AUXADC_AVG_LDO_GNR1 DIG_MAJOR_REV                        \ADC_TRIM_CLDO_GNR1 DSN_REV0IC_AUXADC_AVG_LDO_GNR1 DIG_MAJOR_REV                        xe MIC_AUXADC_AVG_LDO_GNR1 DIG_MAJOR_REV  PMIC_AUXADC_AVG_NUM_LB Y PMIC_AUXADC_BILDO_GNR1 DSN_CBS                        \
	    ADC_TRIM_CLDO_GNR1 DSN_DBIPMIC_AUXADC_BILDO_GNR1 DSN_CBS                        xM A
 Ae 3PMIC_AUXADC_BILDO_GNR1 DSN_CBS  PMIC_AUXADC_AVG_NUM_LB LBBBBB0IC_AUXADC_AVG_LDO_GNR1 DSN_BIX                        \
	    ADC_TRIM_CLDO_GNR1 DSN_DBIPMIC_AUXADC_BILDO_GNR1 DSN_BIX                        xM A
 Ae 3PMIC_AUXADC_BILDO_GNR1 DSN_BIX  PMIC_AUXADC_AVG_NUM_LB LBBBBB PMIC_AUXADC_BILDO_GNR1 DSN_ESP                              \ADC_TRIM_CLDO_GNR1 DSN_DBIPMIC_AUXADC_BILDO_GNR1 DSN_ESP                        xM A
 Ae MMIC_AUXADC_AVG_LDO_GNR1 DSN_ESP  PMIC_AUXADC_AVG_NUM_LB LBBBBB8IC_AUXADC_AVG_LDO_GNR1 DSN_FPI                              \ADC_TRIM_CLDO_GNR1 DSN_DXIPMIC_AUXADC_BILDO_GNR1 DSN_FPI                        xM A
 Ae MMIC_AUXADC_AVG_LDO_GNR1 DSN_FPI  PMIC_AUXADC_AVG_NUM_LB LBBBBB0IC_AUXADC_AVG_RGTLDO_VCN33_2_   0                        \
	MADC_TRIM_CLDO_VCN33_2_CON0IC_AUXADC_AVG_RGTLDO_VCN33_2_   0                     0xM A
 e Y_BAT_PLUGIN_PCRGTLDO_VCN33_2_   0  PMIC_AUXADC_AVG_NUM_LB LBB0IC_AUXADC_AVG_RGTLDO_VCN33_2_LP                              ADC_TRIM_CLDO_VCN33_2_CON0IC_AUXADC_AVG_RGTLDO_VCN33_2_LP                        xM A
 e Y_BAT_PLUGIN_PCRGTLDO_VCN33_2_LP  PMIC_AUXADC_AVG_NUM_LB LBBBBY_BAT_PLUGIN_PCRGTLDO_VCN33_2_STBTD                        \
	ADC_TRIM_CLDO_VCN33_2_CONY_BAT_PLUGIN_PCRGTLDO_VCN33_2_STBTD                     0xM A
e 3_BAT_PLUGIN_PCRGTLDO_VCN33_2_STBTD  PMIC_AUXADC_AVG_NUM_LB LB0IC_AUXADC_AVG_RGTLDO_VCN33_2_ULP                             ADC_TRIM_CLDO_VCN33_2_CONY_BAT_PLUGIN_PCRGTLDO_VCN33_2_ULP                        xM A
e Y_BAT_PLUGIN_PCRGTLDO_VCN33_2_ULP  PMIC_AUXADC_AVG_NUM_LB   

 PMIC_AUXADC_BIRGTLDO_VCN33_2_OCFB_                          \ADC_TRIM_CLDO_VCN33_2_CONY_BAT_PLUGIN_PCRGTLDO_VCN33_2_OCFB_                          xe Y_BAT_PLUGIN_PCRGTLDO_VCN33_2_OCFB_    PMIC_AUXADC_AVG_NUM_LB 4_BAT_PLUGIN_PCRGTLDO_VCN33_2_OC_MODE                        \ADC_TRIM_CLDO_VCN33_2_CONY_BAT_PLUGIN_PCRGTLDO_VCN33_2_OC_MODE                        xe Y_BAT_PLUGIN_PCRGTLDO_VCN33_2_OC_MODE  PMIC_AUXADC_AVG_NUM_LB 5_BAT_PLUGIN_PCRGTLDO_VCN33_2_OC_T MP_                       \ADC_TRIM_CLDO_VCN33_2_CONY_BAT_PLUGIN_PCRGTLDO_VCN33_2_OC_T MP_                       xe Y_BAT_PLUGIN_PCRGTLDO_VCN33_2_OC_T MP_ PMIC_AUXADC_AVG_NUM_LB 6_BAT_PLUGIN_PCRGTLDO_VCN33_2_DUMMY_LOAD_                     ADC_TRIM_CLDO_VCN33_2_CONY_BAT_PLUGIN_PCRGTLDO_VCN33_2_DUMMY_LOAD_                    0e 3_BAT_PLUGIN_PCRGTLDO_VCN33_2_DUMMY_LOAD_ PMIC_AUXADC_AVG_NUM_8IC_AUXADC_AVG_RGTLDO_VCN33_2_OP_MODE                        \ADC_TRIM_CLDO_VCN33_2_CONY_BAT_PLUGIN_PCRGTLDO_VCN33_2_OP_MODE                        xe MIC_AUXADC_ADC_RGTLDO_VCN33_2_OP_MODE  PMIC_AUXADC_AVG_NUM_LB Y0IC_AUXADC_AVG_RGTLDO_VCN33_2_CK  W_MODE                      ADC_TRIM_CLDO_VCN33_2_CONY_BAT_PLUGIN_PCRGTLDO_VCN33_2_CK  W_MODE                     0e Y_BAT_PLUGIN_PCRGTLDO_VCN33_2_CK  W_MODE  PMIC_AUXADC_AVG_NUM_n5_BAT_PLUGIN_PCDATVCN33_2_B_                          \
	     ADC_TRIM_CLDO_VCN33_2_MONIC_AUXADC_AVG_DATVCN33_2_B_                          xM A
 A
e Y_BAT_PLUGIN_PCDATVCN33_2_B_    PMIC_AUXADC_AVG_NUM_LB   

 e 0IC_AUXADC_AVG_DATVCN33_2_B_STB                        \
	    ADC_TRIM_CLDO_VCN33_2_MONIC_AUXADC_AVG_DATVCN33_2_B_STB                        xM A
 Ae Y_BAT_PLUGIN_PCDATVCN33_2_B_STB  PMIC_AUXADC_AVG_NUM_LB   

 eY_BAT_PLUGIN_PCDATVCN33_2_B_LP                              \ ADC_TRIM_CLDO_VCN33_2_MONIC_AUXADC_AVG_DATVCN33_2_B_LP                        xM A
 A
e Y_BAT_PLUGIN_PCDATVCN33_2_B_LP  PMIC_AUXADC_AVG_NUM_LB   

 e 2_BAT_PLUGIN_PCDATVCN33_2_L_                          \
	     ADC_TRIM_CLDO_VCN33_2_MONIC_AUXADC_AVG_DATVCN33_2_L_                          xM A
 A
e Y_BAT_PLUGIN_PCDATVCN33_2_L_    PMIC_AUXADC_AVG_NUM_LB   

 e 3_BAT_PLUGIN_PCDATVCN33_2_L_STB                        \
	    ADC_TRIM_CLDO_VCN33_2_MONIC_AUXADC_AVG_DATVCN33_2_L_STB                        xM A
 Ae Y_BAT_PLUGIN_PCDATVCN33_2_L_STB  PMIC_AUXADC_AVG_NUM_LB   

 e4_BAT_PLUGIN_PCDATVCN33_2_OCFB_                          \    ADC_TRIM_CLDO_VCN33_2_MONIC_AUXADC_AVG_DATVCN33_2_OCFB_                          xM  Ae Y_BAT_PLUGIN_PCDATVCN33_2_OCFB_    PMIC_AUXADC_AVG_NUM_LB     5_BAT_PLUGIN_PCDATVCN33_2_DUMMY_LOAD_                         ADC_TRIM_CLDO_VCN33_2_MONIC_AUXADC_AVG_DATVCN33_2_DUMMY_LOAD_                    0xM Ae 3_BAT_PLUGIN_PCDATVCN33_2_DUMMY_LOAD_ PMIC_AUXADC_AVG_NUM_____6_BAT_PLUGIN_PCRGTLDO_VCN33_2_HW0_OP_                         ADC_TRIM_CLDO_VCN33_2_OP_  _BAT_PLUGIN_PCRGTLDO_VCN33_2_HW0_OP_                         e Y_BAT_PLUGIN_PCRGTLDO_VCN33_2_HW0_OP_    PMIC_AUXADC_AVG_NUM_L0IC_AUXADC_AVG_RGTLDO_VCN33_2_HW1_OP_                         ADC_TRIM_CLDO_VCN33_2_OP_  _BAT_PLUGIN_PCRGTLDO_VCN33_2_HW1_OP_                         e Y_BAT_PLUGIN_PCRGTLDO_VCN33_2_HW1_OP_    PMIC_AUXADC_AVG_NUM_LY_BAT_PLUGIN_PCRGTLDO_VCN33_2_HW2_OP_                         ADC_TRIM_CLDO_VCN33_2_OP_  _BAT_PLUGIN_PCRGTLDO_VCN33_2_HW2_OP_                         e Y_BAT_PLUGIN_PCRGTLDO_VCN33_2_HW2_OP_    PMIC_AUXADC_AVG_NUM_L2_BAT_PLUGIN_PCRGTLDO_VCN33_2_HW3_OP_                         ADC_TRIM_CLDO_VCN33_2_OP_  _BAT_PLUGIN_PCRGTLDO_VCN33_2_HW3_OP_                         e Y_BAT_PLUGIN_PCRGTLDO_VCN33_2_HW3_OP_    PMIC_AUXADC_AVG_NUM_L3MIC_AUXADC_TS_RGTLDO_VCN33_2_HW4_OP_                         ADC_TRIM_CLDO_VCN33_2_OP_  _BAT_PLUGIN_PCRGTLDO_VCN33_2_HW4_OP_                         e Y_BAT_PLUGIN_PCRGTLDO_VCN33_2_HW4_OP_    PMIC_AUXADC_AVG_NUM_L4_BAT_PLUGIN_PCRGTLDO_VCN33_2_HW5_OP_                         ADC_TRIM_CLDO_VCN33_2_OP_  _BAT_PLUGIN_PCRGTLDO_VCN33_2_HW5_OP_                         e Y_BAT_PLUGIN_PCRGTLDO_VCN33_2_HW5_OP_    PMIC_AUXADC_AVG_NUM_L5_BAT_PLUGIN_PCRGTLDO_VCN33_2_HW6_OP_                         ADC_TRIM_CLDO_VCN33_2_OP_  _BAT_PLUGIN_PCRGTLDO_VCN33_2_HW6_OP_                         e Y_BAT_PLUGIN_PCRGTLDO_VCN33_2_HW6_OP_    PMIC_AUXADC_AVG_NUM_L6_BAT_PLUGIN_PCRGTLDO_VCN33_2_HW7_OP_                         ADC_TRIM_CLDO_VCN33_2_OP_  _BAT_PLUGIN_PCRGTLDO_VCN33_2_HW7_OP_                         e Y_BAT_PLUGIN_PCRGTLDO_VCN33_2_HW7_OP_    PMIC_AUXADC_AVG_NUM_LMIC_AUXADC_ADC_RGTLDO_VCN33_2_HW8_OP_                         ADC_TRIM_CLDO_VCN33_2_OP_  _BAT_PLUGIN_PCRGTLDO_VCN33_2_HW8_OP_                         e Y_BAT_PLUGIN_PCRGTLDO_VCN33_2_HW8_OP_    PMIC_AUXADC_AVG_NUM_L8IC_AUXADC_AVG_RGTLDO_VCN33_2_HW9_OP_                         ADC_TRIM_CLDO_VCN33_2_OP_  _BAT_PLUGIN_PCRGTLDO_VCN33_2_HW9_OP_                         e Y_BAT_PLUGIN_PCRGTLDO_VCN33_2_HW9_OP_    PMIC_AUXADC_AVG_NUM_L9IC_AUXADC_AVG_RGTLDO_VCN33_2_HW10_OP_                        ADC_TRIM_CLDO_VCN33_2_OP_  _BAT_PLUGIN_PCRGTLDO_VCN33_2_HW10_OP_                        e Y_BAT_PLUGIN_PCRGTLDO_VCN33_2_HW10_OP_    PMIC_AUXADC_AVG_NUM_Y0IC_AUXADC_AVG_RGTLDO_VCN33_2_HW11_OP_                        ADC_TRIM_CLDO_VCN33_2_OP_  _BAT_PLUGIN_PCRGTLDO_VCN33_2_HW11_OP_                        e Y_BAT_PLUGIN_PCRGTLDO_VCN33_2_HW11_OP_    PMIC_AUXADC_AVG_NUM_nY_BAT_PLUGIN_PCRGTLDO_VCN33_2_HW12_OP_                        ADC_TRIM_CLDO_VCN33_2_OP_  _BAT_PLUGIN_PCRGTLDO_VCN33_2_HW12_OP_                        e Y_BAT_PLUGIN_PCRGTLDO_VCN33_2_HW12_OP_    PMIC_AUXADC_AVG_NUM_n PMIC_AUXADC_BIRGTLDO_VCN33_2_HW13_OP_                        ADC_TRIM_CLDO_VCN33_2_OP_  _BAT_PLUGIN_PCRGTLDO_VCN33_2_HW13_OP_                        e Y_BAT_PLUGIN_PCRGTLDO_VCN33_2_HW13_OP_    PMIC_AUXADC_AVG_NUM_n3MIC_AUXADC_TS_RGTLDO_VCN33_2_HW14_OP_                        ADC_TRIM_CLDO_VCN33_2_OP_  _BAT_PLUGIN_PCRGTLDO_VCN33_2_HW14_OP_                        e Y_BAT_PLUGIN_PCRGTLDO_VCN33_2_HW14_OP_    PMIC_AUXADC_AVG_NUM_n4_BAT_PLUGIN_PCRGTLDO_VCN33_2_SW_OP_                          ADC_TRIM_CLDO_VCN33_2_OP_  _BAT_PLUGIN_PCRGTLDO_VCN33_2_SW_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VCN33_2_SW_OP_    PMIC_AUXADC_AVG_NUM_LBY5_BAT_PLUGIN_PCRGTLDO_VCN33_2_OP_    ET_                      ADC_TRIM_CLDO_VCN33_2_OP_    ET_BAT_PLUGIN_PCRGTLDO_VCN33_2_OP_    ET_                      e MFMMIC_AUXADC_AVG_RGTLDO_VCN33_2_OP_    ET_ PMIC_AUXADC_AVG_NUM_L0IC_AUXADC_AVG_RGTLDO_VCN33_2_OP_   CLR              \
	IC_AUXADC_TRIM_CLDO_VCN33_2_OP_   CLRIC_AUXADC_AVG_RGTLDO_VCN33_2_OP_   CLR                       e MFMMIC_AUXADC_AVG_RGTLDO_VCN33_2_OP_   CLR  PMIC_AUXADC_AVG_NUM_L0IC_AUXADC_AVG_RGTLDO_VCN33_2_HW0_OP_CFG                      ADC_TRIM_CLDO_VCN33_2_OP_CFGIC_AUXADC_AVG_RGTLDO_VCN33_2_HW0_OP_CFG                      e Y_BAT_PLUGIN_PCRGTLDO_VCN33_2_HW0_OP_CFG  PMIC_AUXADC_AVG_NUM_0IC_AUXADC_AVG_RGTLDO_VCN33_2_HW1_OP_CFG                      ADC_TRIM_CLDO_VCN33_2_OP_CFGIC_AUXADC_AVG_RGTLDO_VCN33_2_HW1_OP_CFG                      e Y_BAT_PLUGIN_PCRGTLDO_VCN33_2_HW1_OP_CFG  PMIC_AUXADC_AVG_NUM_n_BAT_PLUGIN_PCRGTLDO_VCN33_2_HW2_OP_CFG                      ADC_TRIM_CLDO_VCN33_2_OP_CFGIC_AUXADC_AVG_RGTLDO_VCN33_2_HW2_OP_CFG                      e Y_BAT_PLUGIN_PCRGTLDO_VCN33_2_HW2_OP_CFG  PMIC_AUXADC_AVG_NUM_2_BAT_PLUGIN_PCRGTLDO_VCN33_2_HW3_OP_CFG                      ADC_TRIM_CLDO_VCN33_2_OP_CFGIC_AUXADC_AVG_RGTLDO_VCN33_2_HW3_OP_CFG                      e Y_BAT_PLUGIN_PCRGTLDO_VCN33_2_HW3_OP_CFG  PMIC_AUXADC_AVG_NUM_3MIC_AUXADC_TS_RGTLDO_VCN33_2_HW4_OP_CFG                      ADC_TRIM_CLDO_VCN33_2_OP_CFGIC_AUXADC_AVG_RGTLDO_VCN33_2_HW4_OP_CFG                      e Y_BAT_PLUGIN_PCRGTLDO_VCN33_2_HW4_OP_CFG  PMIC_AUXADC_AVG_NUM_4_BAT_PLUGIN_PCRGTLDO_VCN33_2_HW5_OP_CFG                      ADC_TRIM_CLDO_VCN33_2_OP_CFGIC_AUXADC_AVG_RGTLDO_VCN33_2_HW5_OP_CFG                      e Y_BAT_PLUGIN_PCRGTLDO_VCN33_2_HW5_OP_CFG  PMIC_AUXADC_AVG_NUM_5_BAT_PLUGIN_PCRGTLDO_VCN33_2_HW6_OP_CFG                      ADC_TRIM_CLDO_VCN33_2_OP_CFGIC_AUXADC_AVG_RGTLDO_VCN33_2_HW6_OP_CFG                      e Y_BAT_PLUGIN_PCRGTLDO_VCN33_2_HW6_OP_CFG  PMIC_AUXADC_AVG_NUM_6_BAT_PLUGIN_PCRGTLDO_VCN33_2_HW7_OP_CFG                      ADC_TRIM_CLDO_VCN33_2_OP_CFGIC_AUXADC_AVG_RGTLDO_VCN33_2_HW7_OP_CFG                      e Y_BAT_PLUGIN_PCRGTLDO_VCN33_2_HW7_OP_CFG  PMIC_AUXADC_AVG_NUM_MIC_AUXADC_ADC_RGTLDO_VCN33_2_HW8_OP_CFG                      ADC_TRIM_CLDO_VCN33_2_OP_CFGIC_AUXADC_AVG_RGTLDO_VCN33_2_HW8_OP_CFG                      e Y_BAT_PLUGIN_PCRGTLDO_VCN33_2_HW8_OP_CFG  PMIC_AUXADC_AVG_NUM_8IC_AUXADC_AVG_RGTLDO_VCN33_2_HW9_OP_CFG                      ADC_TRIM_CLDO_VCN33_2_OP_CFGIC_AUXADC_AVG_RGTLDO_VCN33_2_HW9_OP_CFG                      e Y_BAT_PLUGIN_PCRGTLDO_VCN33_2_HW9_OP_CFG  PMIC_AUXADC_AVG_NUM_9IC_AUXADC_AVG_RGTLDO_VCN33_2_HW10_OP_CFG                     ADC_TRIM_CLDO_VCN33_2_OP_CFGIC_AUXADC_AVG_RGTLDO_VCN33_2_HW10_OP_CFG                     e Y_BAT_PLUGIN_PCRGTLDO_VCN33_2_HW10_OP_CFG  PMIC_AUXADC_AVG_NUMY0IC_AUXADC_AVG_RGTLDO_VCN33_2_HW11_OP_CFG                     ADC_TRIM_CLDO_VCN33_2_OP_CFGIC_AUXADC_AVG_RGTLDO_VCN33_2_HW11_OP_CFG                     e Y_BAT_PLUGIN_PCRGTLDO_VCN33_2_HW11_OP_CFG  PMIC_AUXADC_AVG_NUMYY_BAT_PLUGIN_PCRGTLDO_VCN33_2_HW12_OP_CFG                     ADC_TRIM_CLDO_VCN33_2_OP_CFGIC_AUXADC_AVG_RGTLDO_VCN33_2_HW12_OP_CFG                     e Y_BAT_PLUGIN_PCRGTLDO_VCN33_2_HW12_OP_CFG  PMIC_AUXADC_AVG_NUMY PMIC_AUXADC_BIRGTLDO_VCN33_2_HW13_OP_CFG                     ADC_TRIM_CLDO_VCN33_2_OP_CFGIC_AUXADC_AVG_RGTLDO_VCN33_2_HW13_OP_CFG                     e Y_BAT_PLUGIN_PCRGTLDO_VCN33_2_HW13_OP_CFG  PMIC_AUXADC_AVG_NUMY3MIC_AUXADC_TS_RGTLDO_VCN33_2_HW14_OP_CFG                     ADC_TRIM_CLDO_VCN33_2_OP_CFGIC_AUXADC_AVG_RGTLDO_VCN33_2_HW14_OP_CFG                     e Y_BAT_PLUGIN_PCRGTLDO_VCN33_2_HW14_OP_CFG  PMIC_AUXADC_AVG_NUMY4_BAT_PLUGIN_PCRGTLDO_VCN33_2_SW_OP_CFG                       ADC_TRIM_CLDO_VCN33_2_OP_CFGIC_AUXADC_AVG_RGTLDO_VCN33_2_SW_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VCN33_2_SW_OP_CFG  PMIC_AUXADC_AVG_NUM_LY5_BAT_PLUGIN_PCRGTLDO_VCN33_2_OP_CFG  ET_                     ADC_TRIM_CLDO_VCN33_2_OP_CFG  ET_BAT_PLUGIN_PCRGTLDO_VCN33_2_OP_CFG  ET_                     e MFMMIC_AUXADC_AVG_RGTLDO_VCN33_2_OP_CFG  ET_ PMIC_AUXADC_AVG_NUM_0IC_AUXADC_AVG_RGTLDO_VCN33_2_OP_CFG CLR              \
	IC_AUADC_TRIM_CLDO_VCN33_2_OP_CFG CLRIC_AUXADC_AVG_RGTLDO_VCN33_2_OP_CFG CLR                      e MFMMIC_AUXADC_AVG_RGTLDO_VCN33_2_OP_CFG CLR  PMIC_AUXADC_AVG_NUM_0IC_AUXADC_AVG_RGTLDO_VCN33_2_   1                        \
	MADC_TRIM_CLDO_VCN33_2_MULTI_SWIC_AUXADC_AVG_RGTLDO_VCN33_2_   1                     0xM A
 e Y_BAT_PLUGIN_PCRGTLDO_VCN33_2_   1  PMIC_AUXADC_AVG_NUM_LB LBBY5_BAT_PLUGIN_PCRGTLDO_VCN13_                          \
	     ADC_TRIM_CLDO_VCN13_CON0IC_AUXADC_AVG_RGTLDO_VCN13_                          xM A
 A
e Y_BAT_PLUGIN_PCRGTLDO_VCN13_    PMIC_AUXADC_AVG_NUM_LB   

 e 0IC_AUXADC_AVG_RGTLDO_VCN13_LP                              \ ADC_TRIM_CLDO_VCN13_CON0IC_AUXADC_AVG_RGTLDO_VCN13_LP                        xM A
 A
e Y_BAT_PLUGIN_PCRGTLDO_VCN13_LP  PMIC_AUXADC_AVG_NUM_LB   

 e Y_BAT_PLUGIN_PCRGTLDO_VCN13_STBTD                        \
	\ ADC_TRIM_CLDO_VCN13_CONY_BAT_PLUGIN_PCRGTLDO_VCN13_STBTD                        xM  Ae 3MIC_AUXADC_TS_RGTLDO_VCN13_STBTD  PMIC_AUXADC_AVG_NUM_LB   

0IC_AUXADC_AVG_RGTLDO_VCN13_ULP                             \ ADC_TRIM_CLDO_VCN13_CONY_BAT_PLUGIN_PCRGTLDO_VCN13_ULP                        xM A
A
e Y_BAT_PLUGIN_PCRGTLDO_VCN13_ULP  PMIC_AUXADC_AVG_NUM_LB   

M_2_BAT_PLUGIN_PCRGTLDO_VCN13_OCFB_                          \  ADC_TRIM_CLDO_VCN13_CONY_BAT_PLUGIN_PCRGTLDO_VCN13_OCFB_                          xM e Y_BAT_PLUGIN_PCRGTLDO_VCN13_OCFB_    PMIC_AUXADC_AVG_NUM_LB   4_BAT_PLUGIN_PCRGTLDO_VCN13_OC_MODE                        \  ADC_TRIM_CLDO_VCN13_CONY_BAT_PLUGIN_PCRGTLDO_VCN13_OC_MODE                        xM e Y_BAT_PLUGIN_PCRGTLDO_VCN13_OC_MODE  PMIC_AUXADC_AVG_NUM_LB M_5_BAT_PLUGIN_PCRGTLDO_VCN13_OC_T MP_                       \  ADC_TRIM_CLDO_VCN13_CONY_BAT_PLUGIN_PCRGTLDO_VCN13_OC_T MP_                       xM e Y_BAT_PLUGIN_PCRGTLDO_VCN13_OC_T MP_ PMIC_AUXADC_AVG_NUM_LB M_6_BAT_PLUGIN_PCRGTLDO_VCN13_DUMMY_LOAD_                       ADC_TRIM_CLDO_VCN13_CONY_BAT_PLUGIN_PCRGTLDO_VCN13_DUMMY_LOAD_                    0xMe 3MIC_AUXADC_TS_RGTLDO_VCN13_DUMMY_LOAD_ PMIC_AUXADC_AVG_NUM___8IC_AUXADC_AVG_RGTLDO_VCN13_OP_MODE                        \  ADC_TRIM_CLDO_VCN13_CONY_BAT_PLUGIN_PCRGTLDO_VCN13_OP_MODE                        x xe MIC_AUXADC_ADC_RGTLDO_VCN13_OP_MODE  PMIC_AUXADC_AVG_NUM_LB M_Y0IC_AUXADC_AVG_RGTLDO_VCN13_CK  W_MODE                        ADC_TRIM_CLDO_VCN13_CONY_BAT_PLUGIN_PCRGTLDO_VCN13_CK  W_MODE                     0M e Y_BAT_PLUGIN_PCRGTLDO_VCN13_CK  W_MODE  PMIC_AUXADC_AVG_NUM_M_n5_BAT_PLUGIN_PCDATVCN13_B_                          \
	       ADC_TRIM_CLDO_VCN13_MONIC_AUXADC_AVG_DATVCN13_B_                          xM A
 A
 Ae Y_BAT_PLUGIN_PCDATVCN13_B_    PMIC_AUXADC_AVG_NUM_LB   

 e e 0IC_AUXADC_AVG_DATVCN13_B_STB                        \
	      ADC_TRIM_CLDO_VCN13_MONIC_AUXADC_AVG_DATVCN13_B_STB                        xM A
 A Ae Y_BAT_PLUGIN_PCDATVCN13_B_STB  PMIC_AUXADC_AVG_NUM_LB   

 e eY_BAT_PLUGIN_PCDATVCN13_B_LP                              \   ADC_TRIM_CLDO_VCN13_MONIC_AUXADC_AVG_DATVCN13_B_LP                        xM A
 A
 Ae Y_BAT_PLUGIN_PCDATVCN13_B_LP  PMIC_AUXADC_AVG_NUM_LB   

 e e 2_BAT_PLUGIN_PCDATVCN13_L_                          \
	       ADC_TRIM_CLDO_VCN13_MONIC_AUXADC_AVG_DATVCN13_L_                          xM A
 A
 Ae Y_BAT_PLUGIN_PCDATVCN13_L_    PMIC_AUXADC_AVG_NUM_LB   

 e e 3_BAT_PLUGIN_PCDATVCN13_L_STB                        \
	      ADC_TRIM_CLDO_VCN13_MONIC_AUXADC_AVG_DATVCN13_L_STB                        xM A
 A Ae Y_BAT_PLUGIN_PCDATVCN13_L_STB  PMIC_AUXADC_AVG_NUM_LB   

 e e4_BAT_PLUGIN_PCDATVCN13_OCFB_                          \      ADC_TRIM_CLDO_VCN13_MONIC_AUXADC_AVG_DATVCN13_OCFB_                          xM  A Ae Y_BAT_PLUGIN_PCDATVCN13_OCFB_    PMIC_AUXADC_AVG_NUM_LB       5_BAT_PLUGIN_PCDATVCN13_DUMMY_LOAD_                           ADC_TRIM_CLDO_VCN13_MONIC_AUXADC_AVG_DATVCN13_DUMMY_LOAD_                    0xM A Ae 3_BAT_PLUGIN_PCDATVCN13_DUMMY_LOAD_ PMIC_AUXADC_AVG_NUM_______6_BAT_PLUGIN_PCRGTLDO_VCN13_HW0_OP_                           ADC_TRIM_CLDO_VCN13_OP_  _BAT_PLUGIN_PCRGTLDO_VCN13_HW0_OP_                          xe Y_BAT_PLUGIN_PCRGTLDO_VCN13_HW0_OP_    PMIC_AUXADC_AVG_NUM_LB 0IC_AUXADC_AVG_RGTLDO_VCN13_HW1_OP_                           ADC_TRIM_CLDO_VCN13_OP_  _BAT_PLUGIN_PCRGTLDO_VCN13_HW1_OP_                          xe Y_BAT_PLUGIN_PCRGTLDO_VCN13_HW1_OP_    PMIC_AUXADC_AVG_NUM_Le Y_BAT_PLUGIN_PCRGTLDO_VCN13_HW2_OP_                           ADC_TRIM_CLDO_VCN13_OP_  _BAT_PLUGIN_PCRGTLDO_VCN13_HW2_OP_                          xe Y_BAT_PLUGIN_PCRGTLDO_VCN13_HW2_OP_    PMIC_AUXADC_AVG_NUM_LM_2_BAT_PLUGIN_PCRGTLDO_VCN13_HW3_OP_                           ADC_TRIM_CLDO_VCN13_OP_  _BAT_PLUGIN_PCRGTLDO_VCN13_HW3_OP_                          xe Y_BAT_PLUGIN_PCRGTLDO_VCN13_HW3_OP_    PMIC_AUXADC_AVG_NUM_LM_3MIC_AUXADC_TS_RGTLDO_VCN13_HW4_OP_                           ADC_TRIM_CLDO_VCN13_OP_  _BAT_PLUGIN_PCRGTLDO_VCN13_HW4_OP_                          xe Y_BAT_PLUGIN_PCRGTLDO_VCN13_HW4_OP_    PMIC_AUXADC_AVG_NUM_L  4_BAT_PLUGIN_PCRGTLDO_VCN13_HW5_OP_                           ADC_TRIM_CLDO_VCN13_OP_  _BAT_PLUGIN_PCRGTLDO_VCN13_HW5_OP_                          xe Y_BAT_PLUGIN_PCRGTLDO_VCN13_HW5_OP_    PMIC_AUXADC_AVG_NUM_LM_5_BAT_PLUGIN_PCRGTLDO_VCN13_HW6_OP_                           ADC_TRIM_CLDO_VCN13_OP_  _BAT_PLUGIN_PCRGTLDO_VCN13_HW6_OP_                          xe Y_BAT_PLUGIN_PCRGTLDO_VCN13_HW6_OP_    PMIC_AUXADC_AVG_NUM_L__6_BAT_PLUGIN_PCRGTLDO_VCN13_HW7_OP_                           ADC_TRIM_CLDO_VCN13_OP_  _BAT_PLUGIN_PCRGTLDO_VCN13_HW7_OP_                          xe Y_BAT_PLUGIN_PCRGTLDO_VCN13_HW7_OP_    PMIC_AUXADC_AVG_NUM_LM_MIC_AUXADC_ADC_RGTLDO_VCN13_HW8_OP_                           ADC_TRIM_CLDO_VCN13_OP_  _BAT_PLUGIN_PCRGTLDO_VCN13_HW8_OP_                          xe Y_BAT_PLUGIN_PCRGTLDO_VCN13_HW8_OP_    PMIC_AUXADC_AVG_NUM_L__8IC_AUXADC_AVG_RGTLDO_VCN13_HW9_OP_                           ADC_TRIM_CLDO_VCN13_OP_  _BAT_PLUGIN_PCRGTLDO_VCN13_HW9_OP_                          xe Y_BAT_PLUGIN_PCRGTLDO_VCN13_HW9_OP_    PMIC_AUXADC_AVG_NUM_LM_9IC_AUXADC_AVG_RGTLDO_VCN13_HW10_OP_                          ADC_TRIM_CLDO_VCN13_OP_  _BAT_PLUGIN_PCRGTLDO_VCN13_HW10_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VCN13_HW10_OP_    PMIC_AUXADC_AVG_NUM_LBY0IC_AUXADC_AVG_RGTLDO_VCN13_HW11_OP_                          ADC_TRIM_CLDO_VCN13_OP_  _BAT_PLUGIN_PCRGTLDO_VCN13_HW11_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VCN13_HW11_OP_    PMIC_AUXADC_AVG_NUM_LeYY_BAT_PLUGIN_PCRGTLDO_VCN13_HW12_OP_                          ADC_TRIM_CLDO_VCN13_OP_  _BAT_PLUGIN_PCRGTLDO_VCN13_HW12_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VCN13_HW12_OP_    PMIC_AUXADC_AVG_NUM_LMY PMIC_AUXADC_BIRGTLDO_VCN13_HW13_OP_                          ADC_TRIM_CLDO_VCN13_OP_  _BAT_PLUGIN_PCRGTLDO_VCN13_HW13_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VCN13_HW13_OP_    PMIC_AUXADC_AVG_NUM_LMY3MIC_AUXADC_TS_RGTLDO_VCN13_HW14_OP_                          ADC_TRIM_CLDO_VCN13_OP_  _BAT_PLUGIN_PCRGTLDO_VCN13_HW14_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VCN13_HW14_OP_    PMIC_AUXADC_AVG_NUM_L Y4_BAT_PLUGIN_PCRGTLDO_VCN13_SW_OP_                            ADC_TRIM_CLDO_VCN13_OP_  _BAT_PLUGIN_PCRGTLDO_VCN13_SW_OP_                            e Y_BAT_PLUGIN_PCRGTLDO_VCN13_SW_OP_    PMIC_AUXADC_AVG_NUM_LBBBY5_BAT_PLUGIN_PCRGTLDO_VCN13_OP_    ET_                        ADC_TRIM_CLDO_VCN13_OP_    ET_BAT_PLUGIN_PCRGTLDO_VCN13_OP_    ET_                       xe MFMMIC_AUXADC_AVG_RGTLDO_VCN13_OP_    ET_ PMIC_AUXADC_AVG_NUM_LB 0IC_AUXADC_AVG_RGTLDO_VCN13_OP_   CLR              \
	IC_AUX  ADC_TRIM_CLDO_VCN13_OP_   CLRIC_AUXADC_AVG_RGTLDO_VCN13_OP_   CLR                        xe MFMMIC_AUXADC_AVG_RGTLDO_VCN13_OP_   CLR  PMIC_AUXADC_AVG_NUM_LB 0IC_AUXADC_AVG_RGTLDO_VCN13_HW0_OP_CFG                        ADC_TRIM_CLDO_VCN13_OP_CFGIC_AUXADC_AVG_RGTLDO_VCN13_HW0_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VCN13_HW0_OP_CFG  PMIC_AUXADC_AVG_NUM_B 0IC_AUXADC_AVG_RGTLDO_VCN13_HW1_OP_CFG                        ADC_TRIM_CLDO_VCN13_OP_CFGIC_AUXADC_AVG_RGTLDO_VCN13_HW1_OP_CFG                       xe Y_BAT_PLUGIN_PCRGTLDO_VCN13_HW1_OP_CFG  PMIC_AUXADC_AVG_NUM_B Y_BAT_PLUGIN_PCRGTLDO_VCN13_HW2_OP_CFG                        ADC_TRIM_CLDO_VCN13_OP_CFGIC_AUXADC_AVG_RGTLDO_VCN13_HW2_OP_CFG                       xe Y_BAT_PLUGIN_PCRGTLDO_VCN13_HW2_OP_CFG  PMIC_AUXADC_AVG_NUM_B 2_BAT_PLUGIN_PCRGTLDO_VCN13_HW3_OP_CFG                        ADC_TRIM_CLDO_VCN13_OP_CFGIC_AUXADC_AVG_RGTLDO_VCN13_HW3_OP_CFG                       xe Y_BAT_PLUGIN_PCRGTLDO_VCN13_HW3_OP_CFG  PMIC_AUXADC_AVG_NUM_B 3MIC_AUXADC_TS_RGTLDO_VCN13_HW4_OP_CFG                        ADC_TRIM_CLDO_VCN13_OP_CFGIC_AUXADC_AVG_RGTLDO_VCN13_HW4_OP_CFG                       xe Y_BAT_PLUGIN_PCRGTLDO_VCN13_HW4_OP_CFG  PMIC_AUXADC_AVG_NUM_B 4_BAT_PLUGIN_PCRGTLDO_VCN13_HW5_OP_CFG                        ADC_TRIM_CLDO_VCN13_OP_CFGIC_AUXADC_AVG_RGTLDO_VCN13_HW5_OP_CFG                       xe Y_BAT_PLUGIN_PCRGTLDO_VCN13_HW5_OP_CFG  PMIC_AUXADC_AVG_NUM_B 5_BAT_PLUGIN_PCRGTLDO_VCN13_HW6_OP_CFG                        ADC_TRIM_CLDO_VCN13_OP_CFGIC_AUXADC_AVG_RGTLDO_VCN13_HW6_OP_CFG                       xe Y_BAT_PLUGIN_PCRGTLDO_VCN13_HW6_OP_CFG  PMIC_AUXADC_AVG_NUM_B 6_BAT_PLUGIN_PCRGTLDO_VCN13_HW7_OP_CFG                        ADC_TRIM_CLDO_VCN13_OP_CFGIC_AUXADC_AVG_RGTLDO_VCN13_HW7_OP_CFG                       xe Y_BAT_PLUGIN_PCRGTLDO_VCN13_HW7_OP_CFG  PMIC_AUXADC_AVG_NUM_B MIC_AUXADC_ADC_RGTLDO_VCN13_HW8_OP_CFG                        ADC_TRIM_CLDO_VCN13_OP_CFGIC_AUXADC_AVG_RGTLDO_VCN13_HW8_OP_CFG                       xe Y_BAT_PLUGIN_PCRGTLDO_VCN13_HW8_OP_CFG  PMIC_AUXADC_AVG_NUM_B 8IC_AUXADC_AVG_RGTLDO_VCN13_HW9_OP_CFG                        ADC_TRIM_CLDO_VCN13_OP_CFGIC_AUXADC_AVG_RGTLDO_VCN13_HW9_OP_CFG                       xe Y_BAT_PLUGIN_PCRGTLDO_VCN13_HW9_OP_CFG  PMIC_AUXADC_AVG_NUM_B 9IC_AUXADC_AVG_RGTLDO_VCN13_HW10_OP_CFG                       ADC_TRIM_CLDO_VCN13_OP_CFGIC_AUXADC_AVG_RGTLDO_VCN13_HW10_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VCN13_HW10_OP_CFG  PMIC_AUXADC_AVG_NUM_LY0IC_AUXADC_AVG_RGTLDO_VCN13_HW11_OP_CFG                       ADC_TRIM_CLDO_VCN13_OP_CFGIC_AUXADC_AVG_RGTLDO_VCN13_HW11_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VCN13_HW11_OP_CFG  PMIC_AUXADC_AVG_NUM_LYY_BAT_PLUGIN_PCRGTLDO_VCN13_HW12_OP_CFG                       ADC_TRIM_CLDO_VCN13_OP_CFGIC_AUXADC_AVG_RGTLDO_VCN13_HW12_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VCN13_HW12_OP_CFG  PMIC_AUXADC_AVG_NUM_LY PMIC_AUXADC_BIRGTLDO_VCN13_HW13_OP_CFG                       ADC_TRIM_CLDO_VCN13_OP_CFGIC_AUXADC_AVG_RGTLDO_VCN13_HW13_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VCN13_HW13_OP_CFG  PMIC_AUXADC_AVG_NUM_LY3MIC_AUXADC_TS_RGTLDO_VCN13_HW14_OP_CFG                       ADC_TRIM_CLDO_VCN13_OP_CFGIC_AUXADC_AVG_RGTLDO_VCN13_HW14_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VCN13_HW14_OP_CFG  PMIC_AUXADC_AVG_NUM_LY4_BAT_PLUGIN_PCRGTLDO_VCN13_SW_OP_CFG                         ADC_TRIM_CLDO_VCN13_OP_CFGIC_AUXADC_AVG_RGTLDO_VCN13_SW_OP_CFG                         e Y_BAT_PLUGIN_PCRGTLDO_VCN13_SW_OP_CFG  PMIC_AUXADC_AVG_NUM_B BY5_BAT_PLUGIN_PCRGTLDO_VCN13_OP_CFG  ET_                       ADC_TRIM_CLDO_VCN13_OP_CFG  ET_BAT_PLUGIN_PCRGTLDO_VCN13_OP_CFG  ET_                      xe MFMMIC_AUXADC_AVG_RGTLDO_VCN13_OP_CFG  ET_ PMIC_AUXADC_AVG_NUM_B 0IC_AUXADC_AVG_RGTLDO_VCN13_OP_CFG CLR              \
	IC_AU  ADC_TRIM_CLDO_VCN13_OP_CFG CLRIC_AUXADC_AVG_RGTLDO_VCN13_OP_CFG CLR                       xe MFMMIC_AUXADC_AVG_RGTLDO_VCN13_OP_CFG CLR  PMIC_AUXADC_AVG_NUM_LB0IC_AUXADC_AVG_RGTLDO_VCN18_                          \
	     ADC_TRIM_CLDO_VCN18_CON0IC_AUXADC_AVG_RGTLDO_VCN18_                          xM A
 A
e Y_BAT_PLUGIN_PCRGTLDO_VCN18_    PMIC_AUXADC_AVG_NUM_LB   

 e 0IC_AUXADC_AVG_RGTLDO_VCN18_LP                              \ ADC_TRIM_CLDO_VCN18_CON0IC_AUXADC_AVG_RGTLDO_VCN18_LP                        xM A
 A
e Y_BAT_PLUGIN_PCRGTLDO_VCN18_LP  PMIC_AUXADC_AVG_NUM_LB   

 e Y_BAT_PLUGIN_PCRGTLDO_VCN18_STBTD                        \
	\ ADC_TRIM_CLDO_VCN18_CONY_BAT_PLUGIN_PCRGTLDO_VCN18_STBTD                        xM  Ae 3MIC_AUXADC_TS_RGTLDO_VCN18_STBTD  PMIC_AUXADC_AVG_NUM_LB   

0IC_AUXADC_AVG_RGTLDO_VCN18_ULP                             \ ADC_TRIM_CLDO_VCN18_CONY_BAT_PLUGIN_PCRGTLDO_VCN18_ULP                        xM A
A
e Y_BAT_PLUGIN_PCRGTLDO_VCN18_ULP  PMIC_AUXADC_AVG_NUM_LB   

M_2_BAT_PLUGIN_PCRGTLDO_VCN18_OCFB_                          \  ADC_TRIM_CLDO_VCN18_CONY_BAT_PLUGIN_PCRGTLDO_VCN18_OCFB_                          xM e Y_BAT_PLUGIN_PCRGTLDO_VCN18_OCFB_    PMIC_AUXADC_AVG_NUM_LB   4_BAT_PLUGIN_PCRGTLDO_VCN18_OC_MODE                        \  ADC_TRIM_CLDO_VCN18_CONY_BAT_PLUGIN_PCRGTLDO_VCN18_OC_MODE                        xM e Y_BAT_PLUGIN_PCRGTLDO_VCN18_OC_MODE  PMIC_AUXADC_AVG_NUM_LB M_5_BAT_PLUGIN_PCRGTLDO_VCN18_OC_T MP_                       \  ADC_TRIM_CLDO_VCN18_CONY_BAT_PLUGIN_PCRGTLDO_VCN18_OC_T MP_                       xM e Y_BAT_PLUGIN_PCRGTLDO_VCN18_OC_T MP_ PMIC_AUXADC_AVG_NUM_LB M_6_BAT_PLUGIN_PCRGTLDO_VCN18_DUMMY_LOAD_                       ADC_TRIM_CLDO_VCN18_CONY_BAT_PLUGIN_PCRGTLDO_VCN18_DUMMY_LOAD_                    0xMe 3MIC_AUXADC_TS_RGTLDO_VCN18_DUMMY_LOAD_ PMIC_AUXADC_AVG_NUM___8IC_AUXADC_AVG_RGTLDO_VCN18_OP_MODE                        \  ADC_TRIM_CLDO_VCN18_CONY_BAT_PLUGIN_PCRGTLDO_VCN18_OP_MODE                        x xe MIC_AUXADC_ADC_RGTLDO_VCN18_OP_MODE  PMIC_AUXADC_AVG_NUM_LB M_Y0IC_AUXADC_AVG_RGTLDO_VCN18_CK  W_MODE                        ADC_TRIM_CLDO_VCN18_CONY_BAT_PLUGIN_PCRGTLDO_VCN18_CK  W_MODE                     0M e Y_BAT_PLUGIN_PCRGTLDO_VCN18_CK  W_MODE  PMIC_AUXADC_AVG_NUM_M_n5_BAT_PLUGIN_PCDATVCN18_B_                          \
	       ADC_TRIM_CLDO_VCN18_MONIC_AUXADC_AVG_DATVCN18_B_                          xM A
 A
 Ae Y_BAT_PLUGIN_PCDATVCN18_B_    PMIC_AUXADC_AVG_NUM_LB   

 e e 0IC_AUXADC_AVG_DATVCN18_B_STB                        \
	      ADC_TRIM_CLDO_VCN18_MONIC_AUXADC_AVG_DATVCN18_B_STB                        xM A
 A Ae Y_BAT_PLUGIN_PCDATVCN18_B_STB  PMIC_AUXADC_AVG_NUM_LB   

 e eY_BAT_PLUGIN_PCDATVCN18_B_LP                              \   ADC_TRIM_CLDO_VCN18_MONIC_AUXADC_AVG_DATVCN18_B_LP                        xM A
 A
 Ae Y_BAT_PLUGIN_PCDATVCN18_B_LP  PMIC_AUXADC_AVG_NUM_LB   

 e e 2_BAT_PLUGIN_PCDATVCN18_L_                          \
	       ADC_TRIM_CLDO_VCN18_MONIC_AUXADC_AVG_DATVCN18_L_                          xM A
 A
 Ae Y_BAT_PLUGIN_PCDATVCN18_L_    PMIC_AUXADC_AVG_NUM_LB   

 e e 3_BAT_PLUGIN_PCDATVCN18_L_STB                        \
	      ADC_TRIM_CLDO_VCN18_MONIC_AUXADC_AVG_DATVCN18_L_STB                        xM A
 A Ae Y_BAT_PLUGIN_PCDATVCN18_L_STB  PMIC_AUXADC_AVG_NUM_LB   

 e e4_BAT_PLUGIN_PCDATVCN18_OCFB_                          \      ADC_TRIM_CLDO_VCN18_MONIC_AUXADC_AVG_DATVCN18_OCFB_                          xM  A Ae Y_BAT_PLUGIN_PCDATVCN18_OCFB_    PMIC_AUXADC_AVG_NUM_LB       5_BAT_PLUGIN_PCDATVCN18_DUMMY_LOAD_                           ADC_TRIM_CLDO_VCN18_MONIC_AUXADC_AVG_DATVCN18_DUMMY_LOAD_                    0xM A Ae 3_BAT_PLUGIN_PCDATVCN18_DUMMY_LOAD_ PMIC_AUXADC_AVG_NUM_______6_BAT_PLUGIN_PCRGTLDO_VCN18_HW0_OP_                           ADC_TRIM_CLDO_VCN18_OP_  _BAT_PLUGIN_PCRGTLDO_VCN18_HW0_OP_                           e Y_BAT_PLUGIN_PCRGTLDO_VCN18_HW0_OP_    PMIC_AUXADC_AVG_NUM_LB 0IC_AUXADC_AVG_RGTLDO_VCN18_HW1_OP_                           ADC_TRIM_CLDO_VCN18_OP_  _BAT_PLUGIN_PCRGTLDO_VCN18_HW1_OP_                          xe Y_BAT_PLUGIN_PCRGTLDO_VCN18_HW1_OP_    PMIC_AUXADC_AVG_NUM_Le Y_BAT_PLUGIN_PCRGTLDO_VCN18_HW2_OP_                           ADC_TRIM_CLDO_VCN18_OP_  _BAT_PLUGIN_PCRGTLDO_VCN18_HW2_OP_                          xe Y_BAT_PLUGIN_PCRGTLDO_VCN18_HW2_OP_    PMIC_AUXADC_AVG_NUM_LM_2_BAT_PLUGIN_PCRGTLDO_VCN18_HW3_OP_                           ADC_TRIM_CLDO_VCN18_OP_  _BAT_PLUGIN_PCRGTLDO_VCN18_HW3_OP_                          xe Y_BAT_PLUGIN_PCRGTLDO_VCN18_HW3_OP_    PMIC_AUXADC_AVG_NUM_LM_3MIC_AUXADC_TS_RGTLDO_VCN18_HW4_OP_                           ADC_TRIM_CLDO_VCN18_OP_  _BAT_PLUGIN_PCRGTLDO_VCN18_HW4_OP_                          xe Y_BAT_PLUGIN_PCRGTLDO_VCN18_HW4_OP_    PMIC_AUXADC_AVG_NUM_L  4_BAT_PLUGIN_PCRGTLDO_VCN18_HW5_OP_                           ADC_TRIM_CLDO_VCN18_OP_  _BAT_PLUGIN_PCRGTLDO_VCN18_HW5_OP_                          xe Y_BAT_PLUGIN_PCRGTLDO_VCN18_HW5_OP_    PMIC_AUXADC_AVG_NUM_LM_5_BAT_PLUGIN_PCRGTLDO_VCN18_HW6_OP_                           ADC_TRIM_CLDO_VCN18_OP_  _BAT_PLUGIN_PCRGTLDO_VCN18_HW6_OP_                          xe Y_BAT_PLUGIN_PCRGTLDO_VCN18_HW6_OP_    PMIC_AUXADC_AVG_NUM_L__6_BAT_PLUGIN_PCRGTLDO_VCN18_HW7_OP_                           ADC_TRIM_CLDO_VCN18_OP_  _BAT_PLUGIN_PCRGTLDO_VCN18_HW7_OP_                          xe Y_BAT_PLUGIN_PCRGTLDO_VCN18_HW7_OP_    PMIC_AUXADC_AVG_NUM_LM_MIC_AUXADC_ADC_RGTLDO_VCN18_HW8_OP_                           ADC_TRIM_CLDO_VCN18_OP_  _BAT_PLUGIN_PCRGTLDO_VCN18_HW8_OP_                          xe Y_BAT_PLUGIN_PCRGTLDO_VCN18_HW8_OP_    PMIC_AUXADC_AVG_NUM_L__8IC_AUXADC_AVG_RGTLDO_VCN18_HW9_OP_                           ADC_TRIM_CLDO_VCN18_OP_  _BAT_PLUGIN_PCRGTLDO_VCN18_HW9_OP_                          xe Y_BAT_PLUGIN_PCRGTLDO_VCN18_HW9_OP_    PMIC_AUXADC_AVG_NUM_LM_9IC_AUXADC_AVG_RGTLDO_VCN18_HW10_OP_                          ADC_TRIM_CLDO_VCN18_OP_  _BAT_PLUGIN_PCRGTLDO_VCN18_HW10_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VCN18_HW10_OP_    PMIC_AUXADC_AVG_NUM_LBY0IC_AUXADC_AVG_RGTLDO_VCN18_HW11_OP_                          ADC_TRIM_CLDO_VCN18_OP_  _BAT_PLUGIN_PCRGTLDO_VCN18_HW11_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VCN18_HW11_OP_    PMIC_AUXADC_AVG_NUM_LeYY_BAT_PLUGIN_PCRGTLDO_VCN18_HW12_OP_                          ADC_TRIM_CLDO_VCN18_OP_  _BAT_PLUGIN_PCRGTLDO_VCN18_HW12_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VCN18_HW12_OP_    PMIC_AUXADC_AVG_NUM_LMY PMIC_AUXADC_BIRGTLDO_VCN18_HW13_OP_                          ADC_TRIM_CLDO_VCN18_OP_  _BAT_PLUGIN_PCRGTLDO_VCN18_HW13_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VCN18_HW13_OP_    PMIC_AUXADC_AVG_NUM_LMY3MIC_AUXADC_TS_RGTLDO_VCN18_HW14_OP_                          ADC_TRIM_CLDO_VCN18_OP_  _BAT_PLUGIN_PCRGTLDO_VCN18_HW14_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VCN18_HW14_OP_    PMIC_AUXADC_AVG_NUM_L Y4_BAT_PLUGIN_PCRGTLDO_VCN18_SW_OP_                            ADC_TRIM_CLDO_VCN18_OP_  _BAT_PLUGIN_PCRGTLDO_VCN18_SW_OP_                            e Y_BAT_PLUGIN_PCRGTLDO_VCN18_SW_OP_    PMIC_AUXADC_AVG_NUM_LBBBY5_BAT_PLUGIN_PCRGTLDO_VCN18_OP_    ET_                        ADC_TRIM_CLDO_VCN18_OP_    ET_BAT_PLUGIN_PCRGTLDO_VCN18_OP_    ET_                       xe MFMMIC_AUXADC_AVG_RGTLDO_VCN18_OP_    ET_ PMIC_AUXADC_AVG_NUM_LB 0IC_AUXADC_AVG_RGTLDO_VCN18_OP_   CLR              \
	IC_AUX  ADC_TRIM_CLDO_VCN18_OP_   CLRIC_AUXADC_AVG_RGTLDO_VCN18_OP_   CLR                        xe MFMMIC_AUXADC_AVG_RGTLDO_VCN18_OP_   CLR  PMIC_AUXADC_AVG_NUM_LB 0IC_AUXADC_AVG_RGTLDO_VCN18_HW0_OP_CFG                        ADC_TRIM_CLDO_VCN18_OP_CFGIC_AUXADC_AVG_RGTLDO_VCN18_HW0_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VCN18_HW0_OP_CFG  PMIC_AUXADC_AVG_NUM_B 0IC_AUXADC_AVG_RGTLDO_VCN18_HW1_OP_CFG                        ADC_TRIM_CLDO_VCN18_OP_CFGIC_AUXADC_AVG_RGTLDO_VCN18_HW1_OP_CFG                       xe Y_BAT_PLUGIN_PCRGTLDO_VCN18_HW1_OP_CFG  PMIC_AUXADC_AVG_NUM_B Y_BAT_PLUGIN_PCRGTLDO_VCN18_HW2_OP_CFG                        ADC_TRIM_CLDO_VCN18_OP_CFGIC_AUXADC_AVG_RGTLDO_VCN18_HW2_OP_CFG                       xe Y_BAT_PLUGIN_PCRGTLDO_VCN18_HW2_OP_CFG  PMIC_AUXADC_AVG_NUM_B 2_BAT_PLUGIN_PCRGTLDO_VCN18_HW3_OP_CFG                        ADC_TRIM_CLDO_VCN18_OP_CFGIC_AUXADC_AVG_RGTLDO_VCN18_HW3_OP_CFG                       xe Y_BAT_PLUGIN_PCRGTLDO_VCN18_HW3_OP_CFG  PMIC_AUXADC_AVG_NUM_B 3MIC_AUXADC_TS_RGTLDO_VCN18_HW4_OP_CFG                        ADC_TRIM_CLDO_VCN18_OP_CFGIC_AUXADC_AVG_RGTLDO_VCN18_HW4_OP_CFG                       xe Y_BAT_PLUGIN_PCRGTLDO_VCN18_HW4_OP_CFG  PMIC_AUXADC_AVG_NUM_B 4_BAT_PLUGIN_PCRGTLDO_VCN18_HW5_OP_CFG                        ADC_TRIM_CLDO_VCN18_OP_CFGIC_AUXADC_AVG_RGTLDO_VCN18_HW5_OP_CFG                       xe Y_BAT_PLUGIN_PCRGTLDO_VCN18_HW5_OP_CFG  PMIC_AUXADC_AVG_NUM_B 5_BAT_PLUGIN_PCRGTLDO_VCN18_HW6_OP_CFG                        ADC_TRIM_CLDO_VCN18_OP_CFGIC_AUXADC_AVG_RGTLDO_VCN18_HW6_OP_CFG                       xe Y_BAT_PLUGIN_PCRGTLDO_VCN18_HW6_OP_CFG  PMIC_AUXADC_AVG_NUM_B 6_BAT_PLUGIN_PCRGTLDO_VCN18_HW7_OP_CFG                        ADC_TRIM_CLDO_VCN18_OP_CFGIC_AUXADC_AVG_RGTLDO_VCN18_HW7_OP_CFG                       xe Y_BAT_PLUGIN_PCRGTLDO_VCN18_HW7_OP_CFG  PMIC_AUXADC_AVG_NUM_B MIC_AUXADC_ADC_RGTLDO_VCN18_HW8_OP_CFG                        ADC_TRIM_CLDO_VCN18_OP_CFGIC_AUXADC_AVG_RGTLDO_VCN18_HW8_OP_CFG                       xe Y_BAT_PLUGIN_PCRGTLDO_VCN18_HW8_OP_CFG  PMIC_AUXADC_AVG_NUM___8IC_AUXADC_AVG_RGTLDO_VCN18_HW9_OP_CFG                        ADC_TRIM_CLDO_VCN18_OP_CFGIC_AUXADC_AVG_RGTLDO_VCN18_HW9_OP_CFG                       xe Y_BAT_PLUGIN_PCRGTLDO_VCN18_HW9_OP_CFG  PMIC_AUXADC_AVG_NUM_B 9IC_AUXADC_AVG_RGTLDO_VCN18_HW10_OP_CFG                       ADC_TRIM_CLDO_VCN18_OP_CFGIC_AUXADC_AVG_RGTLDO_VCN18_HW10_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VCN18_HW10_OP_CFG  PMIC_AUXADC_AVG_NUM_LY0IC_AUXADC_AVG_RGTLDO_VCN18_HW11_OP_CFG                       ADC_TRIM_CLDO_VCN18_OP_CFGIC_AUXADC_AVG_RGTLDO_VCN18_HW11_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VCN18_HW11_OP_CFG  PMIC_AUXADC_AVG_NUM_LYY_BAT_PLUGIN_PCRGTLDO_VCN18_HW12_OP_CFG                       ADC_TRIM_CLDO_VCN18_OP_CFGIC_AUXADC_AVG_RGTLDO_VCN18_HW12_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VCN18_HW12_OP_CFG  PMIC_AUXADC_AVG_NUM_LY PMIC_AUXADC_BIRGTLDO_VCN18_HW13_OP_CFG                       ADC_TRIM_CLDO_VCN18_OP_CFGIC_AUXADC_AVG_RGTLDO_VCN18_HW13_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VCN18_HW13_OP_CFG  PMIC_AUXADC_AVG_NUM_LY3MIC_AUXADC_TS_RGTLDO_VCN18_HW14_OP_CFG                       ADC_TRIM_CLDO_VCN18_OP_CFGIC_AUXADC_AVG_RGTLDO_VCN18_HW14_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VCN18_HW14_OP_CFG  PMIC_AUXADC_AVG_NUM_LY4_BAT_PLUGIN_PCRGTLDO_VCN18_SW_OP_CFG                         ADC_TRIM_CLDO_VCN18_OP_CFGIC_AUXADC_AVG_RGTLDO_VCN18_SW_OP_CFG                         e Y_BAT_PLUGIN_PCRGTLDO_VCN18_SW_OP_CFG  PMIC_AUXADC_AVG_NUM_B BY5_BAT_PLUGIN_PCRGTLDO_VCN18_OP_CFG  ET_                       ADC_TRIM_CLDO_VCN18_OP_CFG  ET_BAT_PLUGIN_PCRGTLDO_VCN18_OP_CFG  ET_                      xe MFMMIC_AUXADC_AVG_RGTLDO_VCN18_OP_CFG  ET_ PMIC_AUXADC_AVG_NUM_B 0IC_AUXADC_AVG_RGTLDO_VCN18_OP_CFG CLR              \
	IC_AU  ADC_TRIM_CLDO_VCN18_OP_CFG CLRIC_AUXADC_AVG_RGTLDO_VCN18_OP_CFG CLR                       xe MFMMIC_AUXADC_AVG_RGTLDO_VCN18_OP_CFG CLR  PMIC_AUXADC_AVG_NUM_LB0IC_AUXADC_AVG_RGTLDO_VA09_                          \
	      ADC_TRIM_CLDO_VA09_CON0IC_AUXADC_AVG_RGTLDO_VA09_                          xM A
 A Ae Y_BAT_PLUGIN_PCRGTLDO_VA09_    PMIC_AUXADC_AVG_NUM_LB   

 e e0IC_AUXADC_AVG_RGTLDO_VA09_LP                              \  ADC_TRIM_CLDO_VA09_CON0IC_AUXADC_AVG_RGTLDO_VA09_LP                        xM A
 A
 e Y_BAT_PLUGIN_PCRGTLDO_VA09_LP  PMIC_AUXADC_AVG_NUM_LB   

 e eY_BAT_PLUGIN_PCRGTLDO_VA09_STBTD                        \
	\  ADC_TRIM_CLDO_VA09_CONY_BAT_PLUGIN_PCRGTLDO_VA09_STBTD                        xM A
 e 3MIC_AUXADC_TS_RGTLDO_VA09_STBTD  PMIC_AUXADC_AVG_NUM_LB   

 0IC_AUXADC_AVG_RGTLDO_VA09_ULP                             \  ADC_TRIM_CLDO_VA09_CONY_BAT_PLUGIN_PCRGTLDO_VA09_ULP                        xM A
A
 e Y_BAT_PLUGIN_PCRGTLDO_VA09_ULP  PMIC_AUXADC_AVG_NUM_LB   

M_ 2_BAT_PLUGIN_PCRGTLDO_VA09_OCFB_                          \   ADC_TRIM_CLDO_VA09_CONY_BAT_PLUGIN_PCRGTLDO_VA09_OCFB_                          xM  e Y_BAT_PLUGIN_PCRGTLDO_VA09_OCFB_    PMIC_AUXADC_AVG_NUM_LB    4_BAT_PLUGIN_PCRGTLDO_VA09_OC_MODE                        \   ADC_TRIM_CLDO_VA09_CONY_BAT_PLUGIN_PCRGTLDO_VA09_OC_MODE                        x x e Y_BAT_PLUGIN_PCRGTLDO_VA09_OC_MODE  PMIC_AUXADC_AVG_NUM_LB M_ 5_BAT_PLUGIN_PCRGTLDO_VA09_OC_T MP_                       \   ADC_TRIM_CLDO_VA09_CONY_BAT_PLUGIN_PCRGTLDO_VA09_OC_T MP_                       xM  e Y_BAT_PLUGIN_PCRGTLDO_VA09_OC_T MP_ PMIC_AUXADC_AVG_NUM_LB M_ 6_BAT_PLUGIN_PCRGTLDO_VA09_DUMMY_LOAD_                        ADC_TRIM_CLDO_VA09_CONY_BAT_PLUGIN_PCRGTLDO_VA09_DUMMY_LOAD_                    0xM e 3MIC_AUXADC_TS_RGTLDO_VA09_DUMMY_LOAD_ PMIC_AUXADC_AVG_NUM____8IC_AUXADC_AVG_RGTLDO_VA09_OP_MODE                        \   ADC_TRIM_CLDO_VA09_CONY_BAT_PLUGIN_PCRGTLDO_VA09_OP_MODE                        x xxe MIC_AUXADC_ADC_RGTLDO_VA09_OP_MODE  PMIC_AUXADC_AVG_NUM_LB LBBY0IC_AUXADC_AVG_RGTLDO_VA09_CK  W_MODE                         ADC_TRIM_CLDO_VA09_CONY_BAT_PLUGIN_PCRGTLDO_VA09_CK  W_MODE                     0M  e Y_BAT_PLUGIN_PCRGTLDO_VA09_CK  W_MODE  PMIC_AUXADC_AVG_NUM_M__n5_BAT_PLUGIN_PCDATVA09_B_                          \
	        ADC_TRIM_CLDO_VA09_MONIC_AUXADC_AVG_DATVA09_B_                          xM A
 A
 AAe Y_BAT_PLUGIN_PCDATVA09_B_    PMIC_AUXADC_AVG_NUM_LB   

 e e  0IC_AUXADC_AVG_DATVA09_B_STB                        \
	       ADC_TRIM_CLDO_VA09_MONIC_AUXADC_AVG_DATVA09_B_STB                        xM A
 A AAe Y_BAT_PLUGIN_PCDATVA09_B_STB  PMIC_AUXADC_AVG_NUM_LB   

 e eeY_BAT_PLUGIN_PCDATVA09_B_LP                              \    ADC_TRIM_CLDO_VA09_MONIC_AUXADC_AVG_DATVA09_B_LP                        xM A
 A
 AAe Y_BAT_PLUGIN_PCDATVA09_B_LP  PMIC_AUXADC_AVG_NUM_LB   

 e e  2_BAT_PLUGIN_PCDATVA09_L_                          \
	        ADC_TRIM_CLDO_VA09_MONIC_AUXADC_AVG_DATVA09_L_                          xM A
 A
 AAe Y_BAT_PLUGIN_PCDATVA09_L_    PMIC_AUXADC_AVG_NUM_LB   

 e e  3_BAT_PLUGIN_PCDATVA09_L_STB                        \
	       ADC_TRIM_CLDO_VA09_MONIC_AUXADC_AVG_DATVA09_L_STB                        xM A
 A AAe Y_BAT_PLUGIN_PCDATVA09_L_STB  PMIC_AUXADC_AVG_NUM_LB   

 e ee4_BAT_PLUGIN_PCDATVA09_OCFB_                          \       ADC_TRIM_CLDO_VA09_MONIC_AUXADC_AVG_DATVA09_OCFB_                          xM  A AAe Y_BAT_PLUGIN_PCDATVA09_OCFB_    PMIC_AUXADC_AVG_NUM_LB        5_BAT_PLUGIN_PCDATVA09_DUMMY_LOAD_                            ADC_TRIM_CLDO_VA09_MONIC_AUXADC_AVG_DATVA09_DUMMY_LOAD_                    0xM A AAe 3_BAT_PLUGIN_PCDATVA09_DUMMY_LOAD_ PMIC_AUXADC_AVG_NUM________6_BAT_PLUGIN_PCRGTLDO_VA09_HW0_OP_                            ADC_TRIM_CLDO_VA09_OP_  _BAT_PLUGIN_PCRGTLDO_VA09_HW0_OP_                            e Y_BAT_PLUGIN_PCRGTLDO_VA09_HW0_OP_    PMIC_AUXADC_AVG_NUM_____0IC_AUXADC_AVG_RGTLDO_VA09_HW1_OP_                            ADC_TRIM_CLDO_VA09_OP_  _BAT_PLUGIN_PCRGTLDO_VA09_HW1_OP_                          x e Y_BAT_PLUGIN_PCRGTLDO_VA09_HW1_OP_    PMIC_AUXADC_AVG_NUM_Le eY_BAT_PLUGIN_PCRGTLDO_VA09_HW2_OP_                            ADC_TRIM_CLDO_VA09_OP_  _BAT_PLUGIN_PCRGTLDO_VA09_HW2_OP_                          x e Y_BAT_PLUGIN_PCRGTLDO_VA09_HW2_OP_    PMIC_AUXADC_AVG_NUM_LM_ 2_BAT_PLUGIN_PCRGTLDO_VA09_HW3_OP_                            ADC_TRIM_CLDO_VA09_OP_  _BAT_PLUGIN_PCRGTLDO_VA09_HW3_OP_                          x e Y_BAT_PLUGIN_PCRGTLDO_VA09_HW3_OP_    PMIC_AUXADC_AVG_NUM_LM_ 3MIC_AUXADC_TS_RGTLDO_VA09_HW4_OP_                            ADC_TRIM_CLDO_VA09_OP_  _BAT_PLUGIN_PCRGTLDO_VA09_HW4_OP_                          x e Y_BAT_PLUGIN_PCRGTLDO_VA09_HW4_OP_    PMIC_AUXADC_AVG_NUM_L   4_BAT_PLUGIN_PCRGTLDO_VA09_HW5_OP_                            ADC_TRIM_CLDO_VA09_OP_  _BAT_PLUGIN_PCRGTLDO_VA09_HW5_OP_                          x e Y_BAT_PLUGIN_PCRGTLDO_VA09_HW5_OP_    PMIC_AUXADC_AVG_NUM_LM_ 5_BAT_PLUGIN_PCRGTLDO_VA09_HW6_OP_                            ADC_TRIM_CLDO_VA09_OP_  _BAT_PLUGIN_PCRGTLDO_VA09_HW6_OP_                          x e Y_BAT_PLUGIN_PCRGTLDO_VA09_HW6_OP_    PMIC_AUXADC_AVG_NUM_L___6_BAT_PLUGIN_PCRGTLDO_VA09_HW7_OP_                            ADC_TRIM_CLDO_VA09_OP_  _BAT_PLUGIN_PCRGTLDO_VA09_HW7_OP_                          x e Y_BAT_PLUGIN_PCRGTLDO_VA09_HW7_OP_    PMIC_AUXADC_AVG_NUM_LM_ MIC_AUXADC_ADC_RGTLDO_VA09_HW8_OP_                            ADC_TRIM_CLDO_VA09_OP_  _BAT_PLUGIN_PCRGTLDO_VA09_HW8_OP_                          x e Y_BAT_PLUGIN_PCRGTLDO_VA09_HW8_OP_    PMIC_AUXADC_AVG_NUM_L___8IC_AUXADC_AVG_RGTLDO_VA09_HW9_OP_                            ADC_TRIM_CLDO_VA09_OP_  _BAT_PLUGIN_PCRGTLDO_VA09_HW9_OP_                          x e Y_BAT_PLUGIN_PCRGTLDO_VA09_HW9_OP_    PMIC_AUXADC_AVG_NUM_LM_ 9IC_AUXADC_AVG_RGTLDO_VA09_HW10_OP_                           ADC_TRIM_CLDO_VA09_OP_  _BAT_PLUGIN_PCRGTLDO_VA09_HW10_OP_                           e Y_BAT_PLUGIN_PCRGTLDO_VA09_HW10_OP_    PMIC_AUXADC_AVG_NUM_M__n0IC_AUXADC_AVG_RGTLDO_VA09_HW11_OP_                           ADC_TRIM_CLDO_VA09_OP_  _BAT_PLUGIN_PCRGTLDO_VA09_HW11_OP_                          xe Y_BAT_PLUGIN_PCRGTLDO_VA09_HW11_OP_    PMIC_AUXADC_AVG_NUM_M__nY_BAT_PLUGIN_PCRGTLDO_VA09_HW12_OP_                           ADC_TRIM_CLDO_VA09_OP_  _BAT_PLUGIN_PCRGTLDO_VA09_HW12_OP_                          xe Y_BAT_PLUGIN_PCRGTLDO_VA09_HW12_OP_    PMIC_AUXADC_AVG_NUM_M__n2_BAT_PLUGIN_PCRGTLDO_VA09_HW13_OP_                           ADC_TRIM_CLDO_VA09_OP_  _BAT_PLUGIN_PCRGTLDO_VA09_HW13_OP_                          xe Y_BAT_PLUGIN_PCRGTLDO_VA09_HW13_OP_    PMIC_AUXADC_AVG_NUM_M__n3MIC_AUXADC_TS_RGTLDO_VA09_HW14_OP_                           ADC_TRIM_CLDO_VA09_OP_  _BAT_PLUGIN_PCRGTLDO_VA09_HW14_OP_                          xe Y_BAT_PLUGIN_PCRGTLDO_VA09_HW14_OP_    PMIC_AUXADC_AVG_NUM_M__n4_BAT_PLUGIN_PCRGTLDO_VA09_SW_OP_                             ADC_TRIM_CLDO_VA09_OP_  _BAT_PLUGIN_PCRGTLDO_VA09_SW_OP_                            xe Y_BAT_PLUGIN_PCRGTLDO_VA09_SW_OP_    PMIC_AUXADC_AVG_NUM_LBBBBY5_BAT_PLUGIN_PCRGTLDO_VA09_OP_    ET_                         ADC_TRIM_CLDO_VA09_OP_    ET_BAT_PLUGIN_PCRGTLDO_VA09_OP_    ET_                       x e MFMMIC_AUXADC_AVG_RGTLDO_VA09_OP_    ET_ PMIC_AUXADC_AVG_NUM_____0IC_AUXADC_AVG_RGTLDO_VA09_OP_   CLR              \
	IC_AUX   ADC_TRIM_CLDO_VA09_OP_   CLRIC_AUXADC_AVG_RGTLDO_VA09_OP_   CLR                        x e MFMMIC_AUXADC_AVG_RGTLDO_VA09_OP_   CLR  PMIC_AUXADC_AVG_NUM_LB _0IC_AUXADC_AVG_RGTLDO_VA09_HW0_OP_CFG                         ADC_TRIM_CLDO_VA09_OP_CFGIC_AUXADC_AVG_RGTLDO_VA09_HW0_OP_CFG                        xe Y_BAT_PLUGIN_PCRGTLDO_VA09_HW0_OP_CFG  PMIC_AUXADC_AVG_NUM_B _0IC_AUXADC_AVG_RGTLDO_VA09_HW1_OP_CFG                         ADC_TRIM_CLDO_VA09_OP_CFGIC_AUXADC_AVG_RGTLDO_VA09_HW1_OP_CFG                       x e Y_BAT_PLUGIN_PCRGTLDO_VA09_HW1_OP_CFG  PMIC_AUXADC_AVG_NUM_B BY_BAT_PLUGIN_PCRGTLDO_VA09_HW2_OP_CFG                         ADC_TRIM_CLDO_VA09_OP_CFGIC_AUXADC_AVG_RGTLDO_VA09_HW2_OP_CFG                       x e Y_BAT_PLUGIN_PCRGTLDO_VA09_HW2_OP_CFG  PMIC_AUXADC_AVG_NUM_B B2_BAT_PLUGIN_PCRGTLDO_VA09_HW3_OP_CFG                         ADC_TRIM_CLDO_VA09_OP_CFGIC_AUXADC_AVG_RGTLDO_VA09_HW3_OP_CFG                       x e Y_BAT_PLUGIN_PCRGTLDO_VA09_HW3_OP_CFG  PMIC_AUXADC_AVG_NUM_B B3MIC_AUXADC_TS_RGTLDO_VA09_HW4_OP_CFG                         ADC_TRIM_CLDO_VA09_OP_CFGIC_AUXADC_AVG_RGTLDO_VA09_HW4_OP_CFG                       x e Y_BAT_PLUGIN_PCRGTLDO_VA09_HW4_OP_CFG  PMIC_AUXADC_AVG_NUM_B B4_BAT_PLUGIN_PCRGTLDO_VA09_HW5_OP_CFG                         ADC_TRIM_CLDO_VA09_OP_CFGIC_AUXADC_AVG_RGTLDO_VA09_HW5_OP_CFG                       x e Y_BAT_PLUGIN_PCRGTLDO_VA09_HW5_OP_CFG  PMIC_AUXADC_AVG_NUM_B B5_BAT_PLUGIN_PCRGTLDO_VA09_HW6_OP_CFG                         ADC_TRIM_CLDO_VA09_OP_CFGIC_AUXADC_AVG_RGTLDO_VA09_HW6_OP_CFG                       x e Y_BAT_PLUGIN_PCRGTLDO_VA09_HW6_OP_CFG  PMIC_AUXADC_AVG_NUM_B B6_BAT_PLUGIN_PCRGTLDO_VA09_HW7_OP_CFG                         ADC_TRIM_CLDO_VA09_OP_CFGIC_AUXADC_AVG_RGTLDO_VA09_HW7_OP_CFG                       x e Y_BAT_PLUGIN_PCRGTLDO_VA09_HW7_OP_CFG  PMIC_AUXADC_AVG_NUM_B BMIC_AUXADC_ADC_RGTLDO_VA09_HW8_OP_CFG                         ADC_TRIM_CLDO_VA09_OP_CFGIC_AUXADC_AVG_RGTLDO_VA09_HW8_OP_CFG                       x e Y_BAT_PLUGIN_PCRGTLDO_VA09_HW8_OP_CFG  PMIC_AUXADC_AVG_NUM_B B8IC_AUXADC_AVG_RGTLDO_VA09_HW9_OP_CFG                         ADC_TRIM_CLDO_VA09_OP_CFGIC_AUXADC_AVG_RGTLDO_VA09_HW9_OP_CFG                       x e Y_BAT_PLUGIN_PCRGTLDO_VA09_HW9_OP_CFG  PMIC_AUXADC_AVG_NUM_B B9IC_AUXADC_AVG_RGTLDO_VA09_HW10_OP_CFG                        ADC_TRIM_CLDO_VA09_OP_CFGIC_AUXADC_AVG_RGTLDO_VA09_HW10_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VA09_HW10_OP_CFG  PMIC_AUXADC_AVG_NUM_LBY0IC_AUXADC_AVG_RGTLDO_VA09_HW11_OP_CFG                        ADC_TRIM_CLDO_VA09_OP_CFGIC_AUXADC_AVG_RGTLDO_VA09_HW11_OP_CFG                       xe Y_BAT_PLUGIN_PCRGTLDO_VA09_HW11_OP_CFG  PMIC_AUXADC_AVG_NUM_LeYY_BAT_PLUGIN_PCRGTLDO_VA09_HW12_OP_CFG                        ADC_TRIM_CLDO_VA09_OP_CFGIC_AUXADC_AVG_RGTLDO_VA09_HW12_OP_CFG                       xe Y_BAT_PLUGIN_PCRGTLDO_VA09_HW12_OP_CFG  PMIC_AUXADC_AVG_NUM_LMY PMIC_AUXADC_BIRGTLDO_VA09_HW13_OP_CFG                        ADC_TRIM_CLDO_VA09_OP_CFGIC_AUXADC_AVG_RGTLDO_VA09_HW13_OP_CFG                       xe Y_BAT_PLUGIN_PCRGTLDO_VA09_HW13_OP_CFG  PMIC_AUXADC_AVG_NUM_LMY3MIC_AUXADC_TS_RGTLDO_VA09_HW14_OP_CFG                        ADC_TRIM_CLDO_VA09_OP_CFGIC_AUXADC_AVG_RGTLDO_VA09_HW14_OP_CFG                       xe Y_BAT_PLUGIN_PCRGTLDO_VA09_HW14_OP_CFG  PMIC_AUXADC_AVG_NUM_L Y4_BAT_PLUGIN_PCRGTLDO_VA09_SW_OP_CFG                          ADC_TRIM_CLDO_VA09_OP_CFGIC_AUXADC_AVG_RGTLDO_VA09_SW_OP_CFG                         xe Y_BAT_PLUGIN_PCRGTLDO_VA09_SW_OP_CFG  PMIC_AUXADC_AVG_NUM_B BBY5_BAT_PLUGIN_PCRGTLDO_VA09_OP_CFG  ET_                        ADC_TRIM_CLDO_VA09_OP_CFG  ET_BAT_PLUGIN_PCRGTLDO_VA09_OP_CFG  ET_                      x e MFMMIC_AUXADC_AVG_RGTLDO_VA09_OP_CFG  ET_ PMIC_AUXADC_AVG_NUM_B _0IC_AUXADC_AVG_RGTLDO_VA09_OP_CFG CLR              \
	IC_AU   ADC_TRIM_CLDO_VA09_OP_CFG CLRIC_AUXADC_AVG_RGTLDO_VA09_OP_CFG CLR                       x e MFMMIC_AUXADC_AVG_RGTLDO_VA09_OP_CFG CLR  PMIC_AUXADC_AVG_NUM_LB 0IC_AUXADC_AVG_RGTLDO_VCAMIO_                          \      ADC_TRIM_CLDO_VCAMIO_CON0IC_AUXADC_AVG_RGTLDO_VCAMIO_                          xM A
A
e Y_BAT_PLUGIN_PCRGTLDO_VCAMIO_    PMIC_AUXADC_AVG_NUM_LB       0IC_AUXADC_AVG_RGTLDO_VCAMIO_LP                             \ ADC_TRIM_CLDO_VCAMIO_CON0IC_AUXADC_AVG_RGTLDO_VCAMIO_LP                        xM A
A
e Y_BAT_PLUGIN_PCRGTLDO_VCAMIO_LP  PMIC_AUXADC_AVG_NUM_LB       Y_BAT_PLUGIN_PCRGTLDO_VCAMIO_STBTD                        \
	\ADC_TRIM_CLDO_VCAMIO_CONY_BAT_PLUGIN_PCRGTLDO_VCAMIO_STBTD                     0xM A Ae 3_BAT_PLUGIN_PCRGTLDO_VCAMIO_STBTD  PMIC_AUXADC_AVG_NUM_LB    0IC_AUXADC_AVG_RGTLDO_VCAMIO_ULP                             \ADC_TRIM_CLDO_VCAMIO_CONY_BAT_PLUGIN_PCRGTLDO_VCAMIO_ULP                        xM A
Ae Y_BAT_PLUGIN_PCRGTLDO_VCAMIO_ULP  PMIC_AUXADC_AVG_NUM_LB   

M PMIC_AUXADC_BIRGTLDO_VCAMIO_OCFB_                          \ ADC_TRIM_CLDO_VCAMIO_CONY_BAT_PLUGIN_PCRGTLDO_VCAMIO_OCFB_                          xMe Y_BAT_PLUGIN_PCRGTLDO_VCAMIO_OCFB_    PMIC_AUXADC_AVG_NUM_LB  4_BAT_PLUGIN_PCRGTLDO_VCAMIO_OC_MODE                        \ ADC_TRIM_CLDO_VCAMIO_CONY_BAT_PLUGIN_PCRGTLDO_VCAMIO_OC_MODE                        x e Y_BAT_PLUGIN_PCRGTLDO_VCAMIO_OC_MODE  PMIC_AUXADC_AVG_NUM_LB L5_BAT_PLUGIN_PCRGTLDO_VCAMIO_OC_T MP_                       \ ADC_TRIM_CLDO_VCAMIO_CONY_BAT_PLUGIN_PCRGTLDO_VCAMIO_OC_T MP_                       xMe Y_BAT_PLUGIN_PCRGTLDO_VCAMIO_OC_T MP_ PMIC_AUXADC_AVG_NUM_LB M6_BAT_PLUGIN_PCRGTLDO_VCAMIO_DUMMY_LOAD_                      ADC_TRIM_CLDO_VCAMIO_CONY_BAT_PLUGIN_PCRGTLDO_VCAMIO_DUMMY_LOAD_                    0xe 3_BAT_PLUGIN_PCRGTLDO_VCAMIO_DUMMY_LOAD_ PMIC_AUXADC_AVG_NUM__8IC_AUXADC_AVG_RGTLDO_VCAMIO_OP_MODE                        \ ADC_TRIM_CLDO_VCAMIO_CONY_BAT_PLUGIN_PCRGTLDO_VCAMIO_OP_MODE                        x e MIC_AUXADC_ADC_RGTLDO_VCAMIO_OP_MODE  PMIC_AUXADC_AVG_NUM_B BBY0IC_AUXADC_AVG_RGTLDO_VCAMIO_CK  W_MODE                       ADC_TRIM_CLDO_VCAMIO_CONY_BAT_PLUGIN_PCRGTLDO_VCAMIO_CK  W_MODE                     0Me Y_BAT_PLUGIN_PCRGTLDO_VCAMIO_CK  W_MODE  PMIC_AUXADC_AVG_NUM_Mn5_BAT_PLUGIN_PCDATVCAMIO_B_                          \
	      ADC_TRIM_CLDO_VCAMIO_MONIC_AUXADC_AVG_DATVCAMIO_B_                          xM A
 A Ae Y_BAT_PLUGIN_PCDATVCAMIO_B_    PMIC_AUXADC_AVG_NUM_LB   

 e e0IC_AUXADC_AVG_DATVCAMIO_B_STB                        \
	     ADC_TRIM_CLDO_VCAMIO_MONIC_AUXADC_AVG_DATVCAMIO_B_STB                        xM A
 A e Y_BAT_PLUGIN_PCDATVCAMIO_B_STB  PMIC_AUXADC_AVG_NUM_LB   

 e Y_BAT_PLUGIN_PCDATVCAMIO_B_LP                              \  ADC_TRIM_CLDO_VCAMIO_MONIC_AUXADC_AVG_DATVCAMIO_B_LP                        xM A
 A
 e Y_BAT_PLUGIN_PCDATVCAMIO_B_LP  PMIC_AUXADC_AVG_NUM_LB   

 e e2_BAT_PLUGIN_PCDATVCAMIO_L_                          \
	      ADC_TRIM_CLDO_VCAMIO_MONIC_AUXADC_AVG_DATVCAMIO_L_                          xM A
 A
 e Y_BAT_PLUGIN_PCDATVCAMIO_L_    PMIC_AUXADC_AVG_NUM_LB   

 e e3_BAT_PLUGIN_PCDATVCAMIO_L_STB                        \
	     ADC_TRIM_CLDO_VCAMIO_MONIC_AUXADC_AVG_DATVCAMIO_L_STB                        xM A
 A e Y_BAT_PLUGIN_PCDATVCAMIO_L_STB  PMIC_AUXADC_AVG_NUM_LB   

 e 4_BAT_PLUGIN_PCDATVCAMIO_OCFB_                          \     ADC_TRIM_CLDO_VCAMIO_MONIC_AUXADC_AVG_DATVCAMIO_OCFB_                          xM  A e Y_BAT_PLUGIN_PCDATVCAMIO_OCFB_    PMIC_AUXADC_AVG_NUM_LB      5_BAT_PLUGIN_PCDATVCAMIO_DUMMY_LOAD_                          ADC_TRIM_CLDO_VCAMIO_MONIC_AUXADC_AVG_DATVCAMIO_DUMMY_LOAD_                    0xM A e 3_BAT_PLUGIN_PCDATVCAMIO_DUMMY_LOAD_ PMIC_AUXADC_AVG_NUM______6_BAT_PLUGIN_PCRGTLDO_VCAMIO_HW0_OP_                          ADC_TRIM_CLDO_VCAMIO_OP_  _BAT_PLUGIN_PCRGTLDO_VCAMIO_HW0_OP_                         xe Y_BAT_PLUGIN_PCRGTLDO_VCAMIO_HW0_OP_    PMIC_AUXADC_AVG_NUM_B 0IC_AUXADC_AVG_RGTLDO_VCAMIO_HW1_OP_                          ADC_TRIM_CLDO_VCAMIO_OP_  _BAT_PLUGIN_PCRGTLDO_VCAMIO_HW1_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VCAMIO_HW1_OP_    PMIC_AUXADC_AVG_NUM_B Y_BAT_PLUGIN_PCRGTLDO_VCAMIO_HW2_OP_                          ADC_TRIM_CLDO_VCAMIO_OP_  _BAT_PLUGIN_PCRGTLDO_VCAMIO_HW2_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VCAMIO_HW2_OP_    PMIC_AUXADC_AVG_NUM_B 2_BAT_PLUGIN_PCRGTLDO_VCAMIO_HW3_OP_                          ADC_TRIM_CLDO_VCAMIO_OP_  _BAT_PLUGIN_PCRGTLDO_VCAMIO_HW3_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VCAMIO_HW3_OP_    PMIC_AUXADC_AVG_NUM_B 3MIC_AUXADC_TS_RGTLDO_VCAMIO_HW4_OP_                          ADC_TRIM_CLDO_VCAMIO_OP_  _BAT_PLUGIN_PCRGTLDO_VCAMIO_HW4_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VCAMIO_HW4_OP_    PMIC_AUXADC_AVG_NUM_B 4_BAT_PLUGIN_PCRGTLDO_VCAMIO_HW5_OP_                          ADC_TRIM_CLDO_VCAMIO_OP_  _BAT_PLUGIN_PCRGTLDO_VCAMIO_HW5_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VCAMIO_HW5_OP_    PMIC_AUXADC_AVG_NUM_LM5_BAT_PLUGIN_PCRGTLDO_VCAMIO_HW6_OP_                          ADC_TRIM_CLDO_VCAMIO_OP_  _BAT_PLUGIN_PCRGTLDO_VCAMIO_HW6_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VCAMIO_HW6_OP_    PMIC_AUXADC_AVG_NUM_L_6_BAT_PLUGIN_PCRGTLDO_VCAMIO_HW7_OP_                          ADC_TRIM_CLDO_VCAMIO_OP_  _BAT_PLUGIN_PCRGTLDO_VCAMIO_HW7_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VCAMIO_HW7_OP_    PMIC_AUXADC_AVG_NUM_LMMIC_AUXADC_ADC_RGTLDO_VCAMIO_HW8_OP_                          ADC_TRIM_CLDO_VCAMIO_OP_  _BAT_PLUGIN_PCRGTLDO_VCAMIO_HW8_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VCAMIO_HW8_OP_    PMIC_AUXADC_AVG_NUM_L_8IC_AUXADC_AVG_RGTLDO_VCAMIO_HW9_OP_                          ADC_TRIM_CLDO_VCAMIO_OP_  _BAT_PLUGIN_PCRGTLDO_VCAMIO_HW9_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VCAMIO_HW9_OP_    PMIC_AUXADC_AVG_NUM_LM9IC_AUXADC_AVG_RGTLDO_VCAMIO_HW10_OP_                         ADC_TRIM_CLDO_VCAMIO_OP_  _BAT_PLUGIN_PCRGTLDO_VCAMIO_HW10_OP_                         e Y_BAT_PLUGIN_PCRGTLDO_VCAMIO_HW10_OP_    PMIC_AUXADC_AVG_NUM_BY0IC_AUXADC_AVG_RGTLDO_VCAMIO_HW11_OP_                         ADC_TRIM_CLDO_VCAMIO_OP_  _BAT_PLUGIN_PCRGTLDO_VCAMIO_HW11_OP_                         e Y_BAT_PLUGIN_PCRGTLDO_VCAMIO_HW11_OP_    PMIC_AUXADC_AVG_NUM_BYY_BAT_PLUGIN_PCRGTLDO_VCAMIO_HW12_OP_                         ADC_TRIM_CLDO_VCAMIO_OP_  _BAT_PLUGIN_PCRGTLDO_VCAMIO_HW12_OP_                         e Y_BAT_PLUGIN_PCRGTLDO_VCAMIO_HW12_OP_    PMIC_AUXADC_AVG_NUM_BY PMIC_AUXADC_BIRGTLDO_VCAMIO_HW13_OP_                         ADC_TRIM_CLDO_VCAMIO_OP_  _BAT_PLUGIN_PCRGTLDO_VCAMIO_HW13_OP_                         e Y_BAT_PLUGIN_PCRGTLDO_VCAMIO_HW13_OP_    PMIC_AUXADC_AVG_NUM_BY3MIC_AUXADC_TS_RGTLDO_VCAMIO_HW14_OP_                         ADC_TRIM_CLDO_VCAMIO_OP_  _BAT_PLUGIN_PCRGTLDO_VCAMIO_HW14_OP_                         e Y_BAT_PLUGIN_PCRGTLDO_VCAMIO_HW14_OP_    PMIC_AUXADC_AVG_NUM_BY4_BAT_PLUGIN_PCRGTLDO_VCAMIO_SW_OP_                           ADC_TRIM_CLDO_VCAMIO_OP_  _BAT_PLUGIN_PCRGTLDO_VCAMIO_SW_OP_                           e Y_BAT_PLUGIN_PCRGTLDO_VCAMIO_SW_OP_    PMIC_AUXADC_AVG_NUM_LBBY5_BAT_PLUGIN_PCRGTLDO_VCAMIO_OP_    ET_                       ADC_TRIM_CLDO_VCAMIO_OP_    ET_BAT_PLUGIN_PCRGTLDO_VCAMIO_OP_    ET_                      xe MFMMIC_AUXADC_AVG_RGTLDO_VCAMIO_OP_    ET_ PMIC_AUXADC_AVG_NUM_B 0IC_AUXADC_AVG_RGTLDO_VCAMIO_OP_   CLR              \
	IC_AUX ADC_TRIM_CLDO_VCAMIO_OP_   CLRIC_AUXADC_AVG_RGTLDO_VCAMIO_OP_   CLR                       xe MFMMIC_AUXADC_AVG_RGTLDO_VCAMIO_OP_   CLR  PMIC_AUXADC_AVG_NUM_LB0IC_AUXADC_AVG_RGTLDO_VCAMIO_HW0_OP_CFG                       ADC_TRIM_CLDO_VCAMIO_OP_CFGIC_AUXADC_AVG_RGTLDO_VCAMIO_HW0_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VCAMIO_HW0_OP_CFG  PMIC_AUXADC_AVG_NUM_L0IC_AUXADC_AVG_RGTLDO_VCAMIO_HW1_OP_CFG                       ADC_TRIM_CLDO_VCAMIO_OP_CFGIC_AUXADC_AVG_RGTLDO_VCAMIO_HW1_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VCAMIO_HW1_OP_CFG  PMIC_AUXADC_AVG_NUM_BY_BAT_PLUGIN_PCRGTLDO_VCAMIO_HW2_OP_CFG                       ADC_TRIM_CLDO_VCAMIO_OP_CFGIC_AUXADC_AVG_RGTLDO_VCAMIO_HW2_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VCAMIO_HW2_OP_CFG  PMIC_AUXADC_AVG_NUM_B2_BAT_PLUGIN_PCRGTLDO_VCAMIO_HW3_OP_CFG                       ADC_TRIM_CLDO_VCAMIO_OP_CFGIC_AUXADC_AVG_RGTLDO_VCAMIO_HW3_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VCAMIO_HW3_OP_CFG  PMIC_AUXADC_AVG_NUM_B3MIC_AUXADC_TS_RGTLDO_VCAMIO_HW4_OP_CFG                       ADC_TRIM_CLDO_VCAMIO_OP_CFGIC_AUXADC_AVG_RGTLDO_VCAMIO_HW4_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VCAMIO_HW4_OP_CFG  PMIC_AUXADC_AVG_NUM_B4_BAT_PLUGIN_PCRGTLDO_VCAMIO_HW5_OP_CFG                       ADC_TRIM_CLDO_VCAMIO_OP_CFGIC_AUXADC_AVG_RGTLDO_VCAMIO_HW5_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VCAMIO_HW5_OP_CFG  PMIC_AUXADC_AVG_NUM_B5_BAT_PLUGIN_PCRGTLDO_VCAMIO_HW6_OP_CFG                       ADC_TRIM_CLDO_VCAMIO_OP_CFGIC_AUXADC_AVG_RGTLDO_VCAMIO_HW6_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VCAMIO_HW6_OP_CFG  PMIC_AUXADC_AVG_NUM_B6_BAT_PLUGIN_PCRGTLDO_VCAMIO_HW7_OP_CFG                       ADC_TRIM_CLDO_VCAMIO_OP_CFGIC_AUXADC_AVG_RGTLDO_VCAMIO_HW7_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VCAMIO_HW7_OP_CFG  PMIC_AUXADC_AVG_NUM_BMIC_AUXADC_ADC_RGTLDO_VCAMIO_HW8_OP_CFG                       ADC_TRIM_CLDO_VCAMIO_OP_CFGIC_AUXADC_AVG_RGTLDO_VCAMIO_HW8_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VCAMIO_HW8_OP_CFG  PMIC_AUXADC_AVG_NUM_B8IC_AUXADC_AVG_RGTLDO_VCAMIO_HW9_OP_CFG                       ADC_TRIM_CLDO_VCAMIO_OP_CFGIC_AUXADC_AVG_RGTLDO_VCAMIO_HW9_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VCAMIO_HW9_OP_CFG  PMIC_AUXADC_AVG_NUM_B9IC_AUXADC_AVG_RGTLDO_VCAMIO_HW10_OP_CFG                      ADC_TRIM_CLDO_VCAMIO_OP_CFGIC_AUXADC_AVG_RGTLDO_VCAMIO_HW10_OP_CFG                      e Y_BAT_PLUGIN_PCRGTLDO_VCAMIO_HW10_OP_CFG  PMIC_AUXADC_AVG_NUM_Y0IC_AUXADC_AVG_RGTLDO_VCAMIO_HW11_OP_CFG                      ADC_TRIM_CLDO_VCAMIO_OP_CFGIC_AUXADC_AVG_RGTLDO_VCAMIO_HW11_OP_CFG                      e Y_BAT_PLUGIN_PCRGTLDO_VCAMIO_HW11_OP_CFG  PMIC_AUXADC_AVG_NUM_YY_BAT_PLUGIN_PCRGTLDO_VCAMIO_HW12_OP_CFG                      ADC_TRIM_CLDO_VCAMIO_OP_CFGIC_AUXADC_AVG_RGTLDO_VCAMIO_HW12_OP_CFG                      e Y_BAT_PLUGIN_PCRGTLDO_VCAMIO_HW12_OP_CFG  PMIC_AUXADC_AVG_NUM_Y PMIC_AUXADC_BIRGTLDO_VCAMIO_HW13_OP_CFG                      ADC_TRIM_CLDO_VCAMIO_OP_CFGIC_AUXADC_AVG_RGTLDO_VCAMIO_HW13_OP_CFG                      e Y_BAT_PLUGIN_PCRGTLDO_VCAMIO_HW13_OP_CFG  PMIC_AUXADC_AVG_NUM_Y3MIC_AUXADC_TS_RGTLDO_VCAMIO_HW14_OP_CFG                      ADC_TRIM_CLDO_VCAMIO_OP_CFGIC_AUXADC_AVG_RGTLDO_VCAMIO_HW14_OP_CFG                      e Y_BAT_PLUGIN_PCRGTLDO_VCAMIO_HW14_OP_CFG  PMIC_AUXADC_AVG_NUM_Y4_BAT_PLUGIN_PCRGTLDO_VCAMIO_SW_OP_CFG                        ADC_TRIM_CLDO_VCAMIO_OP_CFGIC_AUXADC_AVG_RGTLDO_VCAMIO_SW_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VCAMIO_SW_OP_CFG  PMIC_AUXADC_AVG_NUM_L Y5_BAT_PLUGIN_PCRGTLDO_VCAMIO_OP_CFG  ET_                      ADC_TRIM_CLDO_VCAMIO_OP_CFG  ET_BAT_PLUGIN_PCRGTLDO_VCAMIO_OP_CFG  ET_                      e MFMMIC_AUXADC_AVG_RGTLDO_VCAMIO_OP_CFG  ET_ PMIC_AUXADC_AVG_NUM_B0IC_AUXADC_AVG_RGTLDO_VCAMIO_OP_CFG CLR              \
	IC_AU ADC_TRIM_CLDO_VCAMIO_OP_CFG CLRIC_AUXADC_AVG_RGTLDO_VCAMIO_OP_CFG CLR                       e MFMMIC_AUXADC_AVG_RGTLDO_VCAMIO_OP_CFG CLR  PMIC_AUXADC_AVG_NUM_L0IC_AUXADC_AVG_RGTLDO_VA12_                          \
	      ADC_TRIM_CLDO_VA12_CON0IC_AUXADC_AVG_RGTLDO_VA12_                          xM A
 A
 e Y_BAT_PLUGIN_PCRGTLDO_VA12_    PMIC_AUXADC_AVG_NUM_LB   

 e e0IC_AUXADC_AVG_RGTLDO_VA12_LP                              \  ADC_TRIM_CLDO_VA12_CON0IC_AUXADC_AVG_RGTLDO_VA12_LP                        xM A
 A
 e Y_BAT_PLUGIN_PCRGTLDO_VA12_LP  PMIC_AUXADC_AVG_NUM_LB   

 e eY_BAT_PLUGIN_PCRGTLDO_VA12_STBTD                        \
	\  ADC_TRIM_CLDO_VA12_CONY_BAT_PLUGIN_PCRGTLDO_VA12_STBTD                        xM A
 e 3MIC_AUXADC_TS_RGTLDO_VA12_STBTD  PMIC_AUXADC_AVG_NUM_LB   

 0IC_AUXADC_AVG_RGTLDO_VA12_ULP                             \  ADC_TRIM_CLDO_VA12_CONY_BAT_PLUGIN_PCRGTLDO_VA12_ULP                        xM A
A
 e Y_BAT_PLUGIN_PCRGTLDO_VA12_ULP  PMIC_AUXADC_AVG_NUM_LB   

M_ 2_BAT_PLUGIN_PCRGTLDO_VA12_OCFB_                          \   ADC_TRIM_CLDO_VA12_CONY_BAT_PLUGIN_PCRGTLDO_VA12_OCFB_                          xM  e Y_BAT_PLUGIN_PCRGTLDO_VA12_OCFB_    PMIC_AUXADC_AVG_NUM_LB    4_BAT_PLUGIN_PCRGTLDO_VA12_OC_MODE                        \   ADC_TRIM_CLDO_VA12_CONY_BAT_PLUGIN_PCRGTLDO_VA12_OC_MODE                        x x e Y_BAT_PLUGIN_PCRGTLDO_VA12_OC_MODE  PMIC_AUXADC_AVG_NUM_LB M_ 5_BAT_PLUGIN_PCRGTLDO_VA12_OC_T MP_                       \   ADC_TRIM_CLDO_VA12_CONY_BAT_PLUGIN_PCRGTLDO_VA12_OC_T MP_                       xM  e Y_BAT_PLUGIN_PCRGTLDO_VA12_OC_T MP_ PMIC_AUXADC_AVG_NUM_LB M_ 6_BAT_PLUGIN_PCRGTLDO_VA12_DUMMY_LOAD_                        ADC_TRIM_CLDO_VA12_CONY_BAT_PLUGIN_PCRGTLDO_VA12_DUMMY_LOAD_                    0xM e 3MIC_AUXADC_TS_RGTLDO_VA12_DUMMY_LOAD_ PMIC_AUXADC_AVG_NUM_B B8IC_AUXADC_AVG_RGTLDO_VA12_OP_MODE                        \   ADC_TRIM_CLDO_VA12_CONY_BAT_PLUGIN_PCRGTLDO_VA12_OP_MODE                        x xxe MIC_AUXADC_ADC_RGTLDO_VA12_OP_MODE  PMIC_AUXADC_AVG_NUM_LB LBBY0IC_AUXADC_AVG_RGTLDO_VA12_CK  W_MODE                         ADC_TRIM_CLDO_VA12_CONY_BAT_PLUGIN_PCRGTLDO_VA12_CK  W_MODE                     0M  e Y_BAT_PLUGIN_PCRGTLDO_VA12_CK  W_MODE  PMIC_AUXADC_AVG_NUM_M__n5_BAT_PLUGIN_PCDATVA12_B_                          \
	        ADC_TRIM_CLDO_VA12_MONIC_AUXADC_AVG_DATVA12_B_                          xM A
 A
 AAe Y_BAT_PLUGIN_PCDATVA12_B_    PMIC_AUXADC_AVG_NUM_LB   

 e e  0IC_AUXADC_AVG_DATVA12_B_STB                        \
	       ADC_TRIM_CLDO_VA12_MONIC_AUXADC_AVG_DATVA12_B_STB                        xM A
 A AAe Y_BAT_PLUGIN_PCDATVA12_B_STB  PMIC_AUXADC_AVG_NUM_LB   

 e eeY_BAT_PLUGIN_PCDATVA12_B_LP                              \    ADC_TRIM_CLDO_VA12_MONIC_AUXADC_AVG_DATVA12_B_LP                        xM A
 A
 AAe Y_BAT_PLUGIN_PCDATVA12_B_LP  PMIC_AUXADC_AVG_NUM_LB   

 e e  2_BAT_PLUGIN_PCDATVA12_L_                          \
	        ADC_TRIM_CLDO_VA12_MONIC_AUXADC_AVG_DATVA12_L_                          xM A
 A
 AAe Y_BAT_PLUGIN_PCDATVA12_L_    PMIC_AUXADC_AVG_NUM_LB   

 e e  3_BAT_PLUGIN_PCDATVA12_L_STB                        \
	       ADC_TRIM_CLDO_VA12_MONIC_AUXADC_AVG_DATVA12_L_STB                        xM A
 A AAe Y_BAT_PLUGIN_PCDATVA12_L_STB  PMIC_AUXADC_AVG_NUM_LB   

 e ee4_BAT_PLUGIN_PCDATVA12_OCFB_                          \       ADC_TRIM_CLDO_VA12_MONIC_AUXADC_AVG_DATVA12_OCFB_                          xM  A AAe Y_BAT_PLUGIN_PCDATVA12_OCFB_    PMIC_AUXADC_AVG_NUM_LB        5_BAT_PLUGIN_PCDATVA12_DUMMY_LOAD_                            ADC_TRIM_CLDO_VA12_MONIC_AUXADC_AVG_DATVA12_DUMMY_LOAD_                    0xM A AAe 3_BAT_PLUGIN_PCDATVA12_DUMMY_LOAD_ PMIC_AUXADC_AVG_NUM_B BBBBB6_BAT_PLUGIN_PCRGTLDO_VA12_HW0_OP_                            ADC_TRIM_CLDO_VA12_OP_  _BAT_PLUGIN_PCRGTLDO_VA12_HW0_OP_                           xe Y_BAT_PLUGIN_PCRGTLDO_VA12_HW0_OP_    PMIC_AUXADC_AVG_NUM_LB _0IC_AUXADC_AVG_RGTLDO_VA12_HW1_OP_                            ADC_TRIM_CLDO_VA12_OP_  _BAT_PLUGIN_PCRGTLDO_VA12_HW1_OP_                          x e Y_BAT_PLUGIN_PCRGTLDO_VA12_HW1_OP_    PMIC_AUXADC_AVG_NUM_Le eY_BAT_PLUGIN_PCRGTLDO_VA12_HW2_OP_                            ADC_TRIM_CLDO_VA12_OP_  _BAT_PLUGIN_PCRGTLDO_VA12_HW2_OP_                          x e Y_BAT_PLUGIN_PCRGTLDO_VA12_HW2_OP_    PMIC_AUXADC_AVG_NUM_LM_ 2_BAT_PLUGIN_PCRGTLDO_VA12_HW3_OP_                            ADC_TRIM_CLDO_VA12_OP_  _BAT_PLUGIN_PCRGTLDO_VA12_HW3_OP_                          x e Y_BAT_PLUGIN_PCRGTLDO_VA12_HW3_OP_    PMIC_AUXADC_AVG_NUM_LM_ 3MIC_AUXADC_TS_RGTLDO_VA12_HW4_OP_                            ADC_TRIM_CLDO_VA12_OP_  _BAT_PLUGIN_PCRGTLDO_VA12_HW4_OP_                          x e Y_BAT_PLUGIN_PCRGTLDO_VA12_HW4_OP_    PMIC_AUXADC_AVG_NUM_L   4_BAT_PLUGIN_PCRGTLDO_VA12_HW5_OP_                            ADC_TRIM_CLDO_VA12_OP_  _BAT_PLUGIN_PCRGTLDO_VA12_HW5_OP_                          x e Y_BAT_PLUGIN_PCRGTLDO_VA12_HW5_OP_    PMIC_AUXADC_AVG_NUM_LM_ 5_BAT_PLUGIN_PCRGTLDO_VA12_HW6_OP_                            ADC_TRIM_CLDO_VA12_OP_  _BAT_PLUGIN_PCRGTLDO_VA12_HW6_OP_                          x e Y_BAT_PLUGIN_PCRGTLDO_VA12_HW6_OP_    PMIC_AUXADC_AVG_NUM_L___6_BAT_PLUGIN_PCRGTLDO_VA12_HW7_OP_                            ADC_TRIM_CLDO_VA12_OP_  _BAT_PLUGIN_PCRGTLDO_VA12_HW7_OP_                          x e Y_BAT_PLUGIN_PCRGTLDO_VA12_HW7_OP_    PMIC_AUXADC_AVG_NUM_LM_ MIC_AUXADC_ADC_RGTLDO_VA12_HW8_OP_                            ADC_TRIM_CLDO_VA12_OP_  _BAT_PLUGIN_PCRGTLDO_VA12_HW8_OP_                          x e Y_BAT_PLUGIN_PCRGTLDO_VA12_HW8_OP_    PMIC_AUXADC_AVG_NUM_L___8IC_AUXADC_AVG_RGTLDO_VA12_HW9_OP_                            ADC_TRIM_CLDO_VA12_OP_  _BAT_PLUGIN_PCRGTLDO_VA12_HW9_OP_                          x e Y_BAT_PLUGIN_PCRGTLDO_VA12_HW9_OP_    PMIC_AUXADC_AVG_NUM_LM_ 9IC_AUXADC_AVG_RGTLDO_VA12_HW10_OP_                           ADC_TRIM_CLDO_VA12_OP_  _BAT_PLUGIN_PCRGTLDO_VA12_HW10_OP_                           e Y_BAT_PLUGIN_PCRGTLDO_VA12_HW10_OP_    PMIC_AUXADC_AVG_NUM_M__n0IC_AUXADC_AVG_RGTLDO_VA12_HW11_OP_                           ADC_TRIM_CLDO_VA12_OP_  _BAT_PLUGIN_PCRGTLDO_VA12_HW11_OP_                          xe Y_BAT_PLUGIN_PCRGTLDO_VA12_HW11_OP_    PMIC_AUXADC_AVG_NUM_M__nY_BAT_PLUGIN_PCRGTLDO_VA12_HW12_OP_                           ADC_TRIM_CLDO_VA12_OP_  _BAT_PLUGIN_PCRGTLDO_VA12_HW12_OP_                          xe Y_BAT_PLUGIN_PCRGTLDO_VA12_HW12_OP_    PMIC_AUXADC_AVG_NUM_M__n2_BAT_PLUGIN_PCRGTLDO_VA12_HW13_OP_                           ADC_TRIM_CLDO_VA12_OP_  _BAT_PLUGIN_PCRGTLDO_VA12_HW13_OP_                          xe Y_BAT_PLUGIN_PCRGTLDO_VA12_HW13_OP_    PMIC_AUXADC_AVG_NUM_M__n3MIC_AUXADC_TS_RGTLDO_VA12_HW14_OP_                           ADC_TRIM_CLDO_VA12_OP_  _BAT_PLUGIN_PCRGTLDO_VA12_HW14_OP_                          xe Y_BAT_PLUGIN_PCRGTLDO_VA12_HW14_OP_    PMIC_AUXADC_AVG_NUM_M__n4_BAT_PLUGIN_PCRGTLDO_VA12_SW_OP_                             ADC_TRIM_CLDO_VA12_OP_  _BAT_PLUGIN_PCRGTLDO_VA12_SW_OP_                            xe Y_BAT_PLUGIN_PCRGTLDO_VA12_SW_OP_    PMIC_AUXADC_AVG_NUM_LBBBBY5_BAT_PLUGIN_PCRGTLDO_VA12_OP_    ET_                         ADC_TRIM_CLDO_VA12_OP_    ET_BAT_PLUGIN_PCRGTLDO_VA12_OP_    ET_                       x e MFMMIC_AUXADC_AVG_RGTLDO_VA12_OP_    ET_ PMIC_AUXADC_AVG_NUM_LB _0IC_AUXADC_AVG_RGTLDO_VA12_OP_   CLR              \
	IC_AUX   ADC_TRIM_CLDO_VA12_OP_   CLRIC_AUXADC_AVG_RGTLDO_VA12_OP_   CLR                        x e MFMMIC_AUXADC_AVG_RGTLDO_VA12_OP_   CLR  PMIC_AUXADC_AVG_NUM_LB _0IC_AUXADC_AVG_RGTLDO_VA12_HW0_OP_CFG                         ADC_TRIM_CLDO_VA12_OP_CFGIC_AUXADC_AVG_RGTLDO_VA12_HW0_OP_CFG                        xe Y_BAT_PLUGIN_PCRGTLDO_VA12_HW0_OP_CFG  PMIC_AUXADC_AVG_NUM_B _0IC_AUXADC_AVG_RGTLDO_VA12_HW1_OP_CFG                         ADC_TRIM_CLDO_VA12_OP_CFGIC_AUXADC_AVG_RGTLDO_VA12_HW1_OP_CFG                       x e Y_BAT_PLUGIN_PCRGTLDO_VA12_HW1_OP_CFG  PMIC_AUXADC_AVG_NUM_B BY_BAT_PLUGIN_PCRGTLDO_VA12_HW2_OP_CFG                         ADC_TRIM_CLDO_VA12_OP_CFGIC_AUXADC_AVG_RGTLDO_VA12_HW2_OP_CFG                       x e Y_BAT_PLUGIN_PCRGTLDO_VA12_HW2_OP_CFG  PMIC_AUXADC_AVG_NUM_B B2_BAT_PLUGIN_PCRGTLDO_VA12_HW3_OP_CFG                         ADC_TRIM_CLDO_VA12_OP_CFGIC_AUXADC_AVG_RGTLDO_VA12_HW3_OP_CFG                       x e Y_BAT_PLUGIN_PCRGTLDO_VA12_HW3_OP_CFG  PMIC_AUXADC_AVG_NUM_B B3MIC_AUXADC_TS_RGTLDO_VA12_HW4_OP_CFG                         ADC_TRIM_CLDO_VA12_OP_CFGIC_AUXADC_AVG_RGTLDO_VA12_HW4_OP_CFG                       x e Y_BAT_PLUGIN_PCRGTLDO_VA12_HW4_OP_CFG  PMIC_AUXADC_AVG_NUM_B B4_BAT_PLUGIN_PCRGTLDO_VA12_HW5_OP_CFG                         ADC_TRIM_CLDO_VA12_OP_CFGIC_AUXADC_AVG_RGTLDO_VA12_HW5_OP_CFG                       x e Y_BAT_PLUGIN_PCRGTLDO_VA12_HW5_OP_CFG  PMIC_AUXADC_AVG_NUM_B B5_BAT_PLUGIN_PCRGTLDO_VA12_HW6_OP_CFG                         ADC_TRIM_CLDO_VA12_OP_CFGIC_AUXADC_AVG_RGTLDO_VA12_HW6_OP_CFG                       x e Y_BAT_PLUGIN_PCRGTLDO_VA12_HW6_OP_CFG  PMIC_AUXADC_AVG_NUM_B B6_BAT_PLUGIN_PCRGTLDO_VA12_HW7_OP_CFG                         ADC_TRIM_CLDO_VA12_OP_CFGIC_AUXADC_AVG_RGTLDO_VA12_HW7_OP_CFG                       x e Y_BAT_PLUGIN_PCRGTLDO_VA12_HW7_OP_CFG  PMIC_AUXADC_AVG_NUM_B BMIC_AUXADC_ADC_RGTLDO_VA12_HW8_OP_CFG                         ADC_TRIM_CLDO_VA12_OP_CFGIC_AUXADC_AVG_RGTLDO_VA12_HW8_OP_CFG                       x e Y_BAT_PLUGIN_PCRGTLDO_VA12_HW8_OP_CFG  PMIC_AUXADC_AVG_NUM_B B8IC_AUXADC_AVG_RGTLDO_VA12_HW9_OP_CFG                         ADC_TRIM_CLDO_VA12_OP_CFGIC_AUXADC_AVG_RGTLDO_VA12_HW9_OP_CFG                       x e Y_BAT_PLUGIN_PCRGTLDO_VA12_HW9_OP_CFG  PMIC_AUXADC_AVG_NUM_B B9IC_AUXADC_AVG_RGTLDO_VA12_HW10_OP_CFG                        ADC_TRIM_CLDO_VA12_OP_CFGIC_AUXADC_AVG_RGTLDO_VA12_HW10_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VA12_HW10_OP_CFG  PMIC_AUXADC_AVG_NUM_LBY0IC_AUXADC_AVG_RGTLDO_VA12_HW11_OP_CFG                        ADC_TRIM_CLDO_VA12_OP_CFGIC_AUXADC_AVG_RGTLDO_VA12_HW11_OP_CFG                       xe Y_BAT_PLUGIN_PCRGTLDO_VA12_HW11_OP_CFG  PMIC_AUXADC_AVG_NUM_LeYY_BAT_PLUGIN_PCRGTLDO_VA12_HW12_OP_CFG                        ADC_TRIM_CLDO_VA12_OP_CFGIC_AUXADC_AVG_RGTLDO_VA12_HW12_OP_CFG                       xe Y_BAT_PLUGIN_PCRGTLDO_VA12_HW12_OP_CFG  PMIC_AUXADC_AVG_NUM_LMY PMIC_AUXADC_BIRGTLDO_VA12_HW13_OP_CFG                        ADC_TRIM_CLDO_VA12_OP_CFGIC_AUXADC_AVG_RGTLDO_VA12_HW13_OP_CFG                       xe Y_BAT_PLUGIN_PCRGTLDO_VA12_HW13_OP_CFG  PMIC_AUXADC_AVG_NUM_LMY3MIC_AUXADC_TS_RGTLDO_VA12_HW14_OP_CFG                        ADC_TRIM_CLDO_VA12_OP_CFGIC_AUXADC_AVG_RGTLDO_VA12_HW14_OP_CFG                       xe Y_BAT_PLUGIN_PCRGTLDO_VA12_HW14_OP_CFG  PMIC_AUXADC_AVG_NUM_L Y4_BAT_PLUGIN_PCRGTLDO_VA12_SW_OP_CFG                          ADC_TRIM_CLDO_VA12_OP_CFGIC_AUXADC_AVG_RGTLDO_VA12_SW_OP_CFG                         xe Y_BAT_PLUGIN_PCRGTLDO_VA12_SW_OP_CFG  PMIC_AUXADC_AVG_NUM_B BBY5_BAT_PLUGIN_PCRGTLDO_VA12_OP_CFG  ET_                        ADC_TRIM_CLDO_VA12_OP_CFG  ET_BAT_PLUGIN_PCRGTLDO_VA12_OP_CFG  ET_                      x e MFMMIC_AUXADC_AVG_RGTLDO_VA12_OP_CFG  ET_ PMIC_AUXADC_AVG_NUM_B _0IC_AUXADC_AVG_RGTLDO_VA12_OP_CFG CLR              \
	IC_AU   ADC_TRIM_CLDO_VA12_OP_CFG CLRIC_AUXADC_AVG_RGTLDO_VA12_OP_CFG CLR                       x e MFMMIC_AUXADC_AVG_RGTLDO_VA12_OP_CFG CLR  PMIC_AUXADC_AVG_NUM_LB 0IC_AUXADC_AVG_LDO_GNR2_ANA_ID                        \
	\    ADC_TRIM_CLDO_GNR2_DSN_IDIC_AUXADC_AVG_LDO_GNR2_ANA_ID                        xM  A AAe MMIC_AUXADC_AVG_LDO_GNR2_ANA_ID  PMIC_AUXADC_AVG_NUM_LB        0IC_AUXADC_AVG_LDO_GNR2_DIG_ID                        \
	\    ADC_TRIM_CLDO_GNR2_DSN_IDIC_AUXADC_AVG_LDO_GNR2_DIG_ID                        xM  A AAe MMIC_AUXADC_AVG_LDO_GNR2_DIG_ID  PMIC_AUXADC_AVG_NUM_LB        8IC_AUXADC_AVG_LDO_GNR2_ANA_MINOR_REV              \
	IC_AU   ADC_TRIM_CLDO_GNR2_DSN_REV0IC_AUXADC_AVG_LDO_GNR2_ANA_MINOR_REV                       x e MIC_AUXADC_AVG_LDO_GNR2_ANA_MINOR_REV  PMIC_AUXADC_AVG_NUM_LB 0IC_AUXADC_AVG_LDO_GNR2_ANA_MAJOR_REV              \
	IC_AU   ADC_TRIM_CLDO_GNR2_DSN_REV0IC_AUXADC_AVG_LDO_GNR2_ANA_MAJOR_REV                       x e MIC_AUXADC_AVG_LDO_GNR2_ANA_MAJOR_REV  PMIC_AUXADC_AVG_NUM_B B4_BAT_PLUGIN_PCLDO_GNR2_DIG_MINOR_REV              \
	IC_AU   ADC_TRIM_CLDO_GNR2_DSN_REV0IC_AUXADC_AVG_LDO_GNR2_DIG_MINOR_REV                       x e MIC_AUXADC_AVG_LDO_GNR2_DIG_MINOR_REV  PMIC_AUXADC_AVG_NUM_B B8IC_AUXADC_AVG_LDO_GNR2_DIG_MAJOR_REV              \
	IC_AU   ADC_TRIM_CLDO_GNR2_DSN_REV0IC_AUXADC_AVG_LDO_GNR2_DIG_MAJOR_REV                       x e MIC_AUXADC_AVG_LDO_GNR2_DIG_MAJOR_REV  PMIC_AUXADC_AVG_NUM_B BY PMIC_AUXADC_BILDO_GNR2_DSN_CBS                             \ ADC_TRIM_CLDO_GNR2_DSN_DBIPMIC_AUXADC_BILDO_GNR2_DSN_CBS                        xM A
A
e 3PMIC_AUXADC_BILDO_GNR2_DSN_CBS  PMIC_AUXADC_AVG_NUM_LB       0IC_AUXADC_AVG_LDO_GNR2_DSN_BIX                             \ ADC_TRIM_CLDO_GNR2_DSN_DBIPMIC_AUXADC_BILDO_GNR2_DSN_BIX                        xM A
A
e 3PMIC_AUXADC_BILDO_GNR2_DSN_BIX  PMIC_AUXADC_AVG_NUM_LB        PMIC_AUXADC_BILDO_GNR2_DSN_ESP                             \ ADC_TRIM_CLDO_GNR2_DSN_DBIPMIC_AUXADC_BILDO_GNR2_DSN_ESP                        xM A
A
e MMIC_AUXADC_AVG_LDO_GNR2_DSN_ESP  PMIC_AUXADC_AVG_NUM_LB       8IC_AUXADC_AVG_LDO_GNR2_DSN_FPI                             \ ADC_TRIM_CLDO_GNR2_DSN_DXIPMIC_AUXADC_BILDO_GNR2_DSN_FPI                        xM A
A
e MMIC_AUXADC_AVG_LDO_GNR2_DSN_FPI  PMIC_AUXADC_AVG_NUM_LB       0IC_AUXADC_AVG_RGTLDO_VAUX18_                          \      ADC_TRIM_CLDO_VAUX18_CON0IC_AUXADC_AVG_RGTLDO_VAUX18_                          xM A
A
e Y_BAT_PLUGIN_PCRGTLDO_VAUX18_    PMIC_AUXADC_AVG_NUM_LB       0IC_AUXADC_AVG_RGTLDO_VAUX18_LP                             \ ADC_TRIM_CLDO_VAUX18_CON0IC_AUXADC_AVG_RGTLDO_VAUX18_LP                        xM A
A
e Y_BAT_PLUGIN_PCRGTLDO_VAUX18_LP  PMIC_AUXADC_AVG_NUM_LB       Y_BAT_PLUGIN_PCRGTLDO_VAUX18_STBTD                        \
	\ADC_TRIM_CLDO_VAUX18_CONY_BAT_PLUGIN_PCRGTLDO_VAUX18_STBTD                     0xM A Ae 3_BAT_PLUGIN_PCRGTLDO_VAUX18_STBTD  PMIC_AUXADC_AVG_NUM_LB    0IC_AUXADC_AVG_RGTLDO_VAUX18_ULP                             \ADC_TRIM_CLDO_VAUX18_CONY_BAT_PLUGIN_PCRGTLDO_VAUX18_ULP                        xM A
Ae Y_BAT_PLUGIN_PCRGTLDO_VAUX18_ULP  PMIC_AUXADC_AVG_NUM_LB   

M PMIC_AUXADC_BIRGTLDO_VAUX18_OCFB_                          \ ADC_TRIM_CLDO_VAUX18_CONY_BAT_PLUGIN_PCRGTLDO_VAUX18_OCFB_                          xMe Y_BAT_PLUGIN_PCRGTLDO_VAUX18_OCFB_    PMIC_AUXADC_AVG_NUM_L   4_BAT_PLUGIN_PCRGTLDO_VAUX18_OC_MODE                        \ ADC_TRIM_CLDO_VAUX18_CONY_BAT_PLUGIN_PCRGTLDO_VAUX18_OC_MODE                        x e Y_BAT_PLUGIN_PCRGTLDO_VAUX18_OC_MODE  PMIC_AUXADC_AVG_NUM_LM_ 5_BAT_PLUGIN_PCRGTLDO_VAUX18_OC_T MP_                       \ ADC_TRIM_CLDO_VAUX18_CONY_BAT_PLUGIN_PCRGTLDO_VAUX18_OC_T MP_                       xMe Y_BAT_PLUGIN_PCRGTLDO_VAUX18_OC_T MP_ PMIC_AUXADC_AVG_NUM_L___6_BAT_PLUGIN_PCRGTLDO_VAUX18_DUMMY_LOAD_                      ADC_TRIM_CLDO_VAUX18_CONY_BAT_PLUGIN_PCRGTLDO_VAUX18_DUMMY_LOAD_                    0xe 3_BAT_PLUGIN_PCRGTLDO_VAUX18_DUMMY_LOAD_ PMIC_AUXADC_AVG_NUM_B8IC_AUXADC_AVG_RGTLDO_VAUX18_OP_MODE                        \ ADC_TRIM_CLDO_VAUX18_CONY_BAT_PLUGIN_PCRGTLDO_VAUX18_OP_MODE                        x e MIC_AUXADC_ADC_RGTLDO_VAUX18_OP_MODE  PMIC_AUXADC_AVG_NUM_B BBY0IC_AUXADC_AVG_RGTLDO_VAUX18_CK  W_MODE                       ADC_TRIM_CLDO_VAUX18_CONY_BAT_PLUGIN_PCRGTLDO_VAUX18_CK  W_MODE                     0Me Y_BAT_PLUGIN_PCRGTLDO_VAUX18_CK  W_MODE  PMIC_AUXADC_AVG_NUM_Mn5_BAT_PLUGIN_PCDATVAUX18_B_                          \
	      ADC_TRIM_CLDO_VAUX18_MONIC_AUXADC_AVG_DATVAUX18_B_                          xM A
 A
 e Y_BAT_PLUGIN_PCDATVAUX18_B_    PMIC_AUXADC_AVG_NUM_LB   

 e e0IC_AUXADC_AVG_DATVAUX18_B_STB                        \
	     ADC_TRIM_CLDO_VAUX18_MONIC_AUXADC_AVG_DATVAUX18_B_STB                        xM A
 A e Y_BAT_PLUGIN_PCDATVAUX18_B_STB  PMIC_AUXADC_AVG_NUM_LB   

 e Y_BAT_PLUGIN_PCDATVAUX18_B_LP                              \  ADC_TRIM_CLDO_VAUX18_MONIC_AUXADC_AVG_DATVAUX18_B_LP                        xM A
 A
 e Y_BAT_PLUGIN_PCDATVAUX18_B_LP  PMIC_AUXADC_AVG_NUM_LB   

 e e2_BAT_PLUGIN_PCDATVAUX18_L_                          \
	      ADC_TRIM_CLDO_VAUX18_MONIC_AUXADC_AVG_DATVAUX18_L_                          xM A
 A
 e Y_BAT_PLUGIN_PCDATVAUX18_L_    PMIC_AUXADC_AVG_NUM_LB   

 e e3_BAT_PLUGIN_PCDATVAUX18_L_STB                        \
	     ADC_TRIM_CLDO_VAUX18_MONIC_AUXADC_AVG_DATVAUX18_L_STB                        xM A
 A e Y_BAT_PLUGIN_PCDATVAUX18_L_STB  PMIC_AUXADC_AVG_NUM_LB   

 e 4_BAT_PLUGIN_PCDATVAUX18_OCFB_                          \     ADC_TRIM_CLDO_VAUX18_MONIC_AUXADC_AVG_DATVAUX18_OCFB_                          xM  A e Y_BAT_PLUGIN_PCDATVAUX18_OCFB_    PMIC_AUXADC_AVG_NUM_L       5_BAT_PLUGIN_PCDATVAUX18_DUMMY_LOAD_                          ADC_TRIM_CLDO_VAUX18_MONIC_AUXADC_AVG_DATVAUX18_DUMMY_LOAD_                    0xM A e 3_BAT_PLUGIN_PCDATVAUX18_DUMMY_LOAD_ PMIC_AUXADC_AVG_NUM_BBBBB6_BAT_PLUGIN_PCRGTLDO_VAUX18_HW0_OP_                          ADC_TRIM_CLDO_VAUX18_OP_  _BAT_PLUGIN_PCRGTLDO_VAUX18_HW0_OP_                         xe Y_BAT_PLUGIN_PCRGTLDO_VAUX18_HW0_OP_    PMIC_AUXADC_AVG_NUM_LB0IC_AUXADC_AVG_RGTLDO_VAUX18_HW1_OP_                          ADC_TRIM_CLDO_VAUX18_OP_  _BAT_PLUGIN_PCRGTLDO_VAUX18_HW1_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VAUX18_HW1_OP_    PMIC_AUXADC_AVG_NUM_B Y_BAT_PLUGIN_PCRGTLDO_VAUX18_HW2_OP_                          ADC_TRIM_CLDO_VAUX18_OP_  _BAT_PLUGIN_PCRGTLDO_VAUX18_HW2_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VAUX18_HW2_OP_    PMIC_AUXADC_AVG_NUM_B 2_BAT_PLUGIN_PCRGTLDO_VAUX18_HW3_OP_                          ADC_TRIM_CLDO_VAUX18_OP_  _BAT_PLUGIN_PCRGTLDO_VAUX18_HW3_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VAUX18_HW3_OP_    PMIC_AUXADC_AVG_NUM_B 3MIC_AUXADC_TS_RGTLDO_VAUX18_HW4_OP_                          ADC_TRIM_CLDO_VAUX18_OP_  _BAT_PLUGIN_PCRGTLDO_VAUX18_HW4_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VAUX18_HW4_OP_    PMIC_AUXADC_AVG_NUM_B 4_BAT_PLUGIN_PCRGTLDO_VAUX18_HW5_OP_                          ADC_TRIM_CLDO_VAUX18_OP_  _BAT_PLUGIN_PCRGTLDO_VAUX18_HW5_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VAUX18_HW5_OP_    PMIC_AUXADC_AVG_NUM_LM5_BAT_PLUGIN_PCRGTLDO_VAUX18_HW6_OP_                          ADC_TRIM_CLDO_VAUX18_OP_  _BAT_PLUGIN_PCRGTLDO_VAUX18_HW6_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VAUX18_HW6_OP_    PMIC_AUXADC_AVG_NUM_L_6_BAT_PLUGIN_PCRGTLDO_VAUX18_HW7_OP_                          ADC_TRIM_CLDO_VAUX18_OP_  _BAT_PLUGIN_PCRGTLDO_VAUX18_HW7_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VAUX18_HW7_OP_    PMIC_AUXADC_AVG_NUM_LMMIC_AUXADC_ADC_RGTLDO_VAUX18_HW8_OP_                          ADC_TRIM_CLDO_VAUX18_OP_  _BAT_PLUGIN_PCRGTLDO_VAUX18_HW8_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VAUX18_HW8_OP_    PMIC_AUXADC_AVG_NUM_L_8IC_AUXADC_AVG_RGTLDO_VAUX18_HW9_OP_                          ADC_TRIM_CLDO_VAUX18_OP_  _BAT_PLUGIN_PCRGTLDO_VAUX18_HW9_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VAUX18_HW9_OP_    PMIC_AUXADC_AVG_NUM_LM9IC_AUXADC_AVG_RGTLDO_VAUX18_HW10_OP_                         ADC_TRIM_CLDO_VAUX18_OP_  _BAT_PLUGIN_PCRGTLDO_VAUX18_HW10_OP_                         e Y_BAT_PLUGIN_PCRGTLDO_VAUX18_HW10_OP_    PMIC_AUXADC_AVG_NUM_BY0IC_AUXADC_AVG_RGTLDO_VAUX18_HW11_OP_                         ADC_TRIM_CLDO_VAUX18_OP_  _BAT_PLUGIN_PCRGTLDO_VAUX18_HW11_OP_                         e Y_BAT_PLUGIN_PCRGTLDO_VAUX18_HW11_OP_    PMIC_AUXADC_AVG_NUM_BYY_BAT_PLUGIN_PCRGTLDO_VAUX18_HW12_OP_                         ADC_TRIM_CLDO_VAUX18_OP_  _BAT_PLUGIN_PCRGTLDO_VAUX18_HW12_OP_                         e Y_BAT_PLUGIN_PCRGTLDO_VAUX18_HW12_OP_    PMIC_AUXADC_AVG_NUM_BY PMIC_AUXADC_BIRGTLDO_VAUX18_HW13_OP_                         ADC_TRIM_CLDO_VAUX18_OP_  _BAT_PLUGIN_PCRGTLDO_VAUX18_HW13_OP_                         e Y_BAT_PLUGIN_PCRGTLDO_VAUX18_HW13_OP_    PMIC_AUXADC_AVG_NUM_BY3MIC_AUXADC_TS_RGTLDO_VAUX18_HW14_OP_                         ADC_TRIM_CLDO_VAUX18_OP_  _BAT_PLUGIN_PCRGTLDO_VAUX18_HW14_OP_                         e Y_BAT_PLUGIN_PCRGTLDO_VAUX18_HW14_OP_    PMIC_AUXADC_AVG_NUM_BY4_BAT_PLUGIN_PCRGTLDO_VAUX18_SW_OP_                           ADC_TRIM_CLDO_VAUX18_OP_  _BAT_PLUGIN_PCRGTLDO_VAUX18_SW_OP_                           e Y_BAT_PLUGIN_PCRGTLDO_VAUX18_SW_OP_    PMIC_AUXADC_AVG_NUM_LBBY5_BAT_PLUGIN_PCRGTLDO_VAUX18_OP_    ET_                       ADC_TRIM_CLDO_VAUX18_OP_    ET_BAT_PLUGIN_PCRGTLDO_VAUX18_OP_    ET_                      xe MFMMIC_AUXADC_AVG_RGTLDO_VAUX18_OP_    ET_ PMIC_AUXADC_AVG_NUM_LB0IC_AUXADC_AVG_RGTLDO_VAUX18_OP_   CLR              \
	IC_AUX ADC_TRIM_CLDO_VAUX18_OP_   CLRIC_AUXADC_AVG_RGTLDO_VAUX18_OP_   CLR                       xe MFMMIC_AUXADC_AVG_RGTLDO_VAUX18_OP_   CLR  PMIC_AUXADC_AVG_NUM_LB0IC_AUXADC_AVG_RGTLDO_VAUX18_HW0_OP_CFG                       ADC_TRIM_CLDO_VAUX18_OP_CFGIC_AUXADC_AVG_RGTLDO_VAUX18_HW0_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VAUX18_HW0_OP_CFG  PMIC_AUXADC_AVG_NUM_L0IC_AUXADC_AVG_RGTLDO_VAUX18_HW1_OP_CFG                       ADC_TRIM_CLDO_VAUX18_OP_CFGIC_AUXADC_AVG_RGTLDO_VAUX18_HW1_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VAUX18_HW1_OP_CFG  PMIC_AUXADC_AVG_NUM_BY_BAT_PLUGIN_PCRGTLDO_VAUX18_HW2_OP_CFG                       ADC_TRIM_CLDO_VAUX18_OP_CFGIC_AUXADC_AVG_RGTLDO_VAUX18_HW2_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VAUX18_HW2_OP_CFG  PMIC_AUXADC_AVG_NUM_B2_BAT_PLUGIN_PCRGTLDO_VAUX18_HW3_OP_CFG                       ADC_TRIM_CLDO_VAUX18_OP_CFGIC_AUXADC_AVG_RGTLDO_VAUX18_HW3_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VAUX18_HW3_OP_CFG  PMIC_AUXADC_AVG_NUM_B3MIC_AUXADC_TS_RGTLDO_VAUX18_HW4_OP_CFG                       ADC_TRIM_CLDO_VAUX18_OP_CFGIC_AUXADC_AVG_RGTLDO_VAUX18_HW4_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VAUX18_HW4_OP_CFG  PMIC_AUXADC_AVG_NUM_B4_BAT_PLUGIN_PCRGTLDO_VAUX18_HW5_OP_CFG                       ADC_TRIM_CLDO_VAUX18_OP_CFGIC_AUXADC_AVG_RGTLDO_VAUX18_HW5_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VAUX18_HW5_OP_CFG  PMIC_AUXADC_AVG_NUM_B5_BAT_PLUGIN_PCRGTLDO_VAUX18_HW6_OP_CFG                       ADC_TRIM_CLDO_VAUX18_OP_CFGIC_AUXADC_AVG_RGTLDO_VAUX18_HW6_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VAUX18_HW6_OP_CFG  PMIC_AUXADC_AVG_NUM_B6_BAT_PLUGIN_PCRGTLDO_VAUX18_HW7_OP_CFG                       ADC_TRIM_CLDO_VAUX18_OP_CFGIC_AUXADC_AVG_RGTLDO_VAUX18_HW7_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VAUX18_HW7_OP_CFG  PMIC_AUXADC_AVG_NUM_BMIC_AUXADC_ADC_RGTLDO_VAUX18_HW8_OP_CFG                       ADC_TRIM_CLDO_VAUX18_OP_CFGIC_AUXADC_AVG_RGTLDO_VAUX18_HW8_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VAUX18_HW8_OP_CFG  PMIC_AUXADC_AVG_NUM_B8IC_AUXADC_AVG_RGTLDO_VAUX18_HW9_OP_CFG                       ADC_TRIM_CLDO_VAUX18_OP_CFGIC_AUXADC_AVG_RGTLDO_VAUX18_HW9_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VAUX18_HW9_OP_CFG  PMIC_AUXADC_AVG_NUM_B9IC_AUXADC_AVG_RGTLDO_VAUX18_HW10_OP_CFG                      ADC_TRIM_CLDO_VAUX18_OP_CFGIC_AUXADC_AVG_RGTLDO_VAUX18_HW10_OP_CFG                      e Y_BAT_PLUGIN_PCRGTLDO_VAUX18_HW10_OP_CFG  PMIC_AUXADC_AVG_NUM_Y0IC_AUXADC_AVG_RGTLDO_VAUX18_HW11_OP_CFG                      ADC_TRIM_CLDO_VAUX18_OP_CFGIC_AUXADC_AVG_RGTLDO_VAUX18_HW11_OP_CFG                      e Y_BAT_PLUGIN_PCRGTLDO_VAUX18_HW11_OP_CFG  PMIC_AUXADC_AVG_NUM_YY_BAT_PLUGIN_PCRGTLDO_VAUX18_HW12_OP_CFG                      ADC_TRIM_CLDO_VAUX18_OP_CFGIC_AUXADC_AVG_RGTLDO_VAUX18_HW12_OP_CFG                      e Y_BAT_PLUGIN_PCRGTLDO_VAUX18_HW12_OP_CFG  PMIC_AUXADC_AVG_NUM_Y PMIC_AUXADC_BIRGTLDO_VAUX18_HW13_OP_CFG                      ADC_TRIM_CLDO_VAUX18_OP_CFGIC_AUXADC_AVG_RGTLDO_VAUX18_HW13_OP_CFG                      e Y_BAT_PLUGIN_PCRGTLDO_VAUX18_HW13_OP_CFG  PMIC_AUXADC_AVG_NUM_Y3MIC_AUXADC_TS_RGTLDO_VAUX18_HW14_OP_CFG                      ADC_TRIM_CLDO_VAUX18_OP_CFGIC_AUXADC_AVG_RGTLDO_VAUX18_HW14_OP_CFG                      e Y_BAT_PLUGIN_PCRGTLDO_VAUX18_HW14_OP_CFG  PMIC_AUXADC_AVG_NUM_Y4_BAT_PLUGIN_PCRGTLDO_VAUX18_SW_OP_CFG                        ADC_TRIM_CLDO_VAUX18_OP_CFGIC_AUXADC_AVG_RGTLDO_VAUX18_SW_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VAUX18_SW_OP_CFG  PMIC_AUXADC_AVG_NUM_L Y5_BAT_PLUGIN_PCRGTLDO_VAUX18_OP_CFG  ET_                      ADC_TRIM_CLDO_VAUX18_OP_CFG  ET_BAT_PLUGIN_PCRGTLDO_VAUX18_OP_CFG  ET_                      e MFMMIC_AUXADC_AVG_RGTLDO_VAUX18_OP_CFG  ET_ PMIC_AUXADC_AVG_NUM_L0IC_AUXADC_AVG_RGTLDO_VAUX18_OP_CFG CLR              \
	IC_AU ADC_TRIM_CLDO_VAUX18_OP_CFG CLRIC_AUXADC_AVG_RGTLDO_VAUX18_OP_CFG CLR                       e MFMMIC_AUXADC_AVG_RGTLDO_VAUX18_OP_CFG CLR  PMIC_AUXADC_AVG_NUM_L0IC_AUXADC_AVG_RGTLDO_VAUD18_                          \      ADC_TRIM_CLDO_VAUD18_CON0IC_AUXADC_AVG_RGTLDO_VAUD18_                          xM A
A
e Y_BAT_PLUGIN_PCRGTLDO_VAUD18_    PMIC_AUXADC_AVG_NUM_LB       0IC_AUXADC_AVG_RGTLDO_VAUD18_LP                             \ ADC_TRIM_CLDO_VAUD18_CON0IC_AUXADC_AVG_RGTLDO_VAUD18_LP                        xM A
A
e Y_BAT_PLUGIN_PCRGTLDO_VAUD18_LP  PMIC_AUXADC_AVG_NUM_LB       Y_BAT_PLUGIN_PCRGTLDO_VAUD18_STBTD                        \
	\ADC_TRIM_CLDO_VAUD18_CONY_BAT_PLUGIN_PCRGTLDO_VAUD18_STBTD                     0xM A Ae 3_BAT_PLUGIN_PCRGTLDO_VAUD18_STBTD  PMIC_AUXADC_AVG_NUM_LB    0IC_AUXADC_AVG_RGTLDO_VAUD18_ULP                             \ADC_TRIM_CLDO_VAUD18_CONY_BAT_PLUGIN_PCRGTLDO_VAUD18_ULP                        xM A
Ae Y_BAT_PLUGIN_PCRGTLDO_VAUD18_ULP  PMIC_AUXADC_AVG_NUM_LB   

M PMIC_AUXADC_BIRGTLDO_VAUD18_OCFB_                          \ ADC_TRIM_CLDO_VAUD18_CONY_BAT_PLUGIN_PCRGTLDO_VAUD18_OCFB_                          xMe Y_BAT_PLUGIN_PCRGTLDO_VAUD18_OCFB_    PMIC_AUXADC_AVG_NUM_L   4_BAT_PLUGIN_PCRGTLDO_VAUD18_OC_MODE                        \ ADC_TRIM_CLDO_VAUD18_CONY_BAT_PLUGIN_PCRGTLDO_VAUD18_OC_MODE                        x e Y_BAT_PLUGIN_PCRGTLDO_VAUD18_OC_MODE  PMIC_AUXADC_AVG_NUM_LM_ 5_BAT_PLUGIN_PCRGTLDO_VAUD18_OC_T MP_                       \ ADC_TRIM_CLDO_VAUD18_CONY_BAT_PLUGIN_PCRGTLDO_VAUD18_OC_T MP_                       xMe Y_BAT_PLUGIN_PCRGTLDO_VAUD18_OC_T MP_ PMIC_AUXADC_AVG_NUM_L___6_BAT_PLUGIN_PCRGTLDO_VAUD18_DUMMY_LOAD_                      ADC_TRIM_CLDO_VAUD18_CONY_BAT_PLUGIN_PCRGTLDO_VAUD18_DUMMY_LOAD_                    0xe 3_BAT_PLUGIN_PCRGTLDO_VAUD18_DUMMY_LOAD_ PMIC_AUXADC_AVG_NUM_B8IC_AUXADC_AVG_RGTLDO_VAUD18_OP_MODE                        \ ADC_TRIM_CLDO_VAUD18_CONY_BAT_PLUGIN_PCRGTLDO_VAUD18_OP_MODE                        x e MIC_AUXADC_ADC_RGTLDO_VAUD18_OP_MODE  PMIC_AUXADC_AVG_NUM_B BBY0IC_AUXADC_AVG_RGTLDO_VAUD18_CK  W_MODE                       ADC_TRIM_CLDO_VAUD18_CONY_BAT_PLUGIN_PCRGTLDO_VAUD18_CK  W_MODE                     0Me Y_BAT_PLUGIN_PCRGTLDO_VAUD18_CK  W_MODE  PMIC_AUXADC_AVG_NUM_Mn5_BAT_PLUGIN_PCDATVAUD18_B_                          \
	      ADC_TRIM_CLDO_VAUD18_MONIC_AUXADC_AVG_DATVAUD18_B_                          xM A
 A
 e Y_BAT_PLUGIN_PCDATVAUD18_B_    PMIC_AUXADC_AVG_NUM_LB   

 e e0IC_AUXADC_AVG_DATVAUD18_B_STB                        \
	     ADC_TRIM_CLDO_VAUD18_MONIC_AUXADC_AVG_DATVAUD18_B_STB                        xM A
 A e Y_BAT_PLUGIN_PCDATVAUD18_B_STB  PMIC_AUXADC_AVG_NUM_LB   

 e Y_BAT_PLUGIN_PCDATVAUD18_B_LP                              \  ADC_TRIM_CLDO_VAUD18_MONIC_AUXADC_AVG_DATVAUD18_B_LP                        xM A
 A
 e Y_BAT_PLUGIN_PCDATVAUD18_B_LP  PMIC_AUXADC_AVG_NUM_LB   

 e e2_BAT_PLUGIN_PCDATVAUD18_L_                          \
	      ADC_TRIM_CLDO_VAUD18_MONIC_AUXADC_AVG_DATVAUD18_L_                          xM A
 A
 e Y_BAT_PLUGIN_PCDATVAUD18_L_    PMIC_AUXADC_AVG_NUM_LB   

 e e3_BAT_PLUGIN_PCDATVAUD18_L_STB                        \
	     ADC_TRIM_CLDO_VAUD18_MONIC_AUXADC_AVG_DATVAUD18_L_STB                        xM A
 A e Y_BAT_PLUGIN_PCDATVAUD18_L_STB  PMIC_AUXADC_AVG_NUM_LB   

 e 4_BAT_PLUGIN_PCDATVAUD18_OCFB_                          \     ADC_TRIM_CLDO_VAUD18_MONIC_AUXADC_AVG_DATVAUD18_OCFB_                          xM  A e Y_BAT_PLUGIN_PCDATVAUD18_OCFB_    PMIC_AUXADC_AVG_NUM_L       5_BAT_PLUGIN_PCDATVAUD18_DUMMY_LOAD_                          ADC_TRIM_CLDO_VAUD18_MONIC_AUXADC_AVG_DATVAUD18_DUMMY_LOAD_                    0xM A e 3_BAT_PLUGIN_PCDATVAUD18_DUMMY_LOAD_ PMIC_AUXADC_AVG_NUM_BBBBB6_BAT_PLUGIN_PCRGTLDO_VAUD18_HW0_OP_                          ADC_TRIM_CLDO_VAUD18_OP_  _BAT_PLUGIN_PCRGTLDO_VAUD18_HW0_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VAUD18_HW0_OP_    PMIC_AUXADC_AVG_NUM_LB0IC_AUXADC_AVG_RGTLDO_VAUD18_HW1_OP_                          ADC_TRIM_CLDO_VAUD18_OP_  _BAT_PLUGIN_PCRGTLDO_VAUD18_HW1_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VAUD18_HW1_OP_    PMIC_AUXADC_AVG_NUM_B Y_BAT_PLUGIN_PCRGTLDO_VAUD18_HW2_OP_                          ADC_TRIM_CLDO_VAUD18_OP_  _BAT_PLUGIN_PCRGTLDO_VAUD18_HW2_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VAUD18_HW2_OP_    PMIC_AUXADC_AVG_NUM_B 2_BAT_PLUGIN_PCRGTLDO_VAUD18_HW3_OP_                          ADC_TRIM_CLDO_VAUD18_OP_  _BAT_PLUGIN_PCRGTLDO_VAUD18_HW3_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VAUD18_HW3_OP_    PMIC_AUXADC_AVG_NUM_B 3MIC_AUXADC_TS_RGTLDO_VAUD18_HW4_OP_                          ADC_TRIM_CLDO_VAUD18_OP_  _BAT_PLUGIN_PCRGTLDO_VAUD18_HW4_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VAUD18_HW4_OP_    PMIC_AUXADC_AVG_NUM_B 4_BAT_PLUGIN_PCRGTLDO_VAUD18_HW5_OP_                          ADC_TRIM_CLDO_VAUD18_OP_  _BAT_PLUGIN_PCRGTLDO_VAUD18_HW5_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VAUD18_HW5_OP_    PMIC_AUXADC_AVG_NUM_LM5_BAT_PLUGIN_PCRGTLDO_VAUD18_HW6_OP_                          ADC_TRIM_CLDO_VAUD18_OP_  _BAT_PLUGIN_PCRGTLDO_VAUD18_HW6_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VAUD18_HW6_OP_    PMIC_AUXADC_AVG_NUM_L_6_BAT_PLUGIN_PCRGTLDO_VAUD18_HW7_OP_                          ADC_TRIM_CLDO_VAUD18_OP_  _BAT_PLUGIN_PCRGTLDO_VAUD18_HW7_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VAUD18_HW7_OP_    PMIC_AUXADC_AVG_NUM_LMMIC_AUXADC_ADC_RGTLDO_VAUD18_HW8_OP_                          ADC_TRIM_CLDO_VAUD18_OP_  _BAT_PLUGIN_PCRGTLDO_VAUD18_HW8_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VAUD18_HW8_OP_    PMIC_AUXADC_AVG_NUM_L_8IC_AUXADC_AVG_RGTLDO_VAUD18_HW9_OP_                          ADC_TRIM_CLDO_VAUD18_OP_  _BAT_PLUGIN_PCRGTLDO_VAUD18_HW9_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VAUD18_HW9_OP_    PMIC_AUXADC_AVG_NUM_LM9IC_AUXADC_AVG_RGTLDO_VAUD18_HW10_OP_                         ADC_TRIM_CLDO_VAUD18_OP_  _BAT_PLUGIN_PCRGTLDO_VAUD18_HW10_OP_                         e Y_BAT_PLUGIN_PCRGTLDO_VAUD18_HW10_OP_    PMIC_AUXADC_AVG_NUM_BY0IC_AUXADC_AVG_RGTLDO_VAUD18_HW11_OP_                         ADC_TRIM_CLDO_VAUD18_OP_  _BAT_PLUGIN_PCRGTLDO_VAUD18_HW11_OP_                         e Y_BAT_PLUGIN_PCRGTLDO_VAUD18_HW11_OP_    PMIC_AUXADC_AVG_NUM_BYY_BAT_PLUGIN_PCRGTLDO_VAUD18_HW12_OP_                         ADC_TRIM_CLDO_VAUD18_OP_  _BAT_PLUGIN_PCRGTLDO_VAUD18_HW12_OP_                         e Y_BAT_PLUGIN_PCRGTLDO_VAUD18_HW12_OP_    PMIC_AUXADC_AVG_NUM_BY PMIC_AUXADC_BIRGTLDO_VAUD18_HW13_OP_                         ADC_TRIM_CLDO_VAUD18_OP_  _BAT_PLUGIN_PCRGTLDO_VAUD18_HW13_OP_                         e Y_BAT_PLUGIN_PCRGTLDO_VAUD18_HW13_OP_    PMIC_AUXADC_AVG_NUM_BY3MIC_AUXADC_TS_RGTLDO_VAUD18_HW14_OP_                         ADC_TRIM_CLDO_VAUD18_OP_  _BAT_PLUGIN_PCRGTLDO_VAUD18_HW14_OP_                         e Y_BAT_PLUGIN_PCRGTLDO_VAUD18_HW14_OP_    PMIC_AUXADC_AVG_NUM_BY4_BAT_PLUGIN_PCRGTLDO_VAUD18_SW_OP_                           ADC_TRIM_CLDO_VAUD18_OP_  _BAT_PLUGIN_PCRGTLDO_VAUD18_SW_OP_                           e Y_BAT_PLUGIN_PCRGTLDO_VAUD18_SW_OP_    PMIC_AUXADC_AVG_NUM_LBBY5_BAT_PLUGIN_PCRGTLDO_VAUD18_OP_    ET_                       ADC_TRIM_CLDO_VAUD18_OP_    ET_BAT_PLUGIN_PCRGTLDO_VAUD18_OP_    ET_                      xe MFMMIC_AUXADC_AVG_RGTLDO_VAUD18_OP_    ET_ PMIC_AUXADC_AVG_NUM_LB0IC_AUXADC_AVG_RGTLDO_VAUD18_OP_   CLR              \
	IC_AUX ADC_TRIM_CLDO_VAUD18_OP_   CLRIC_AUXADC_AVG_RGTLDO_VAUD18_OP_   CLR                       xe MFMMIC_AUXADC_AVG_RGTLDO_VAUD18_OP_   CLR  PMIC_AUXADC_AVG_NUM_LB0IC_AUXADC_AVG_RGTLDO_VAUD18_HW0_OP_CFG                       ADC_TRIM_CLDO_VAUD18_OP_CFGIC_AUXADC_AVG_RGTLDO_VAUD18_HW0_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VAUD18_HW0_OP_CFG  PMIC_AUXADC_AVG_NUM_L0IC_AUXADC_AVG_RGTLDO_VAUD18_HW1_OP_CFG                       ADC_TRIM_CLDO_VAUD18_OP_CFGIC_AUXADC_AVG_RGTLDO_VAUD18_HW1_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VAUD18_HW1_OP_CFG  PMIC_AUXADC_AVG_NUM_BY_BAT_PLUGIN_PCRGTLDO_VAUD18_HW2_OP_CFG                       ADC_TRIM_CLDO_VAUD18_OP_CFGIC_AUXADC_AVG_RGTLDO_VAUD18_HW2_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VAUD18_HW2_OP_CFG  PMIC_AUXADC_AVG_NUM_B2_BAT_PLUGIN_PCRGTLDO_VAUD18_HW3_OP_CFG                       ADC_TRIM_CLDO_VAUD18_OP_CFGIC_AUXADC_AVG_RGTLDO_VAUD18_HW3_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VAUD18_HW3_OP_CFG  PMIC_AUXADC_AVG_NUM_B3MIC_AUXADC_TS_RGTLDO_VAUD18_HW4_OP_CFG                       ADC_TRIM_CLDO_VAUD18_OP_CFGIC_AUXADC_AVG_RGTLDO_VAUD18_HW4_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VAUD18_HW4_OP_CFG  PMIC_AUXADC_AVG_NUM_B4_BAT_PLUGIN_PCRGTLDO_VAUD18_HW5_OP_CFG                       ADC_TRIM_CLDO_VAUD18_OP_CFGIC_AUXADC_AVG_RGTLDO_VAUD18_HW5_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VAUD18_HW5_OP_CFG  PMIC_AUXADC_AVG_NUM_B5_BAT_PLUGIN_PCRGTLDO_VAUD18_HW6_OP_CFG                       ADC_TRIM_CLDO_VAUD18_OP_CFGIC_AUXADC_AVG_RGTLDO_VAUD18_HW6_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VAUD18_HW6_OP_CFG  PMIC_AUXADC_AVG_NUM_B6_BAT_PLUGIN_PCRGTLDO_VAUD18_HW7_OP_CFG                       ADC_TRIM_CLDO_VAUD18_OP_CFGIC_AUXADC_AVG_RGTLDO_VAUD18_HW7_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VAUD18_HW7_OP_CFG  PMIC_AUXADC_AVG_NUM_BMIC_AUXADC_ADC_RGTLDO_VAUD18_HW8_OP_CFG                       ADC_TRIM_CLDO_VAUD18_OP_CFGIC_AUXADC_AVG_RGTLDO_VAUD18_HW8_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VAUD18_HW8_OP_CFG  PMIC_AUXADC_AVG_NUM_B8IC_AUXADC_AVG_RGTLDO_VAUD18_HW9_OP_CFG                       ADC_TRIM_CLDO_VAUD18_OP_CFGIC_AUXADC_AVG_RGTLDO_VAUD18_HW9_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VAUD18_HW9_OP_CFG  PMIC_AUXADC_AVG_NUM_B9IC_AUXADC_AVG_RGTLDO_VAUD18_HW10_OP_CFG                      ADC_TRIM_CLDO_VAUD18_OP_CFGIC_AUXADC_AVG_RGTLDO_VAUD18_HW10_OP_CFG                      e Y_BAT_PLUGIN_PCRGTLDO_VAUD18_HW10_OP_CFG  PMIC_AUXADC_AVG_NUM_Y0IC_AUXADC_AVG_RGTLDO_VAUD18_HW11_OP_CFG                      ADC_TRIM_CLDO_VAUD18_OP_CFGIC_AUXADC_AVG_RGTLDO_VAUD18_HW11_OP_CFG                      e Y_BAT_PLUGIN_PCRGTLDO_VAUD18_HW11_OP_CFG  PMIC_AUXADC_AVG_NUM_YY_BAT_PLUGIN_PCRGTLDO_VAUD18_HW12_OP_CFG                      ADC_TRIM_CLDO_VAUD18_OP_CFGIC_AUXADC_AVG_RGTLDO_VAUD18_HW12_OP_CFG                      e Y_BAT_PLUGIN_PCRGTLDO_VAUD18_HW12_OP_CFG  PMIC_AUXADC_AVG_NUM_Y PMIC_AUXADC_BIRGTLDO_VAUD18_HW13_OP_CFG                      ADC_TRIM_CLDO_VAUD18_OP_CFGIC_AUXADC_AVG_RGTLDO_VAUD18_HW13_OP_CFG                      e Y_BAT_PLUGIN_PCRGTLDO_VAUD18_HW13_OP_CFG  PMIC_AUXADC_AVG_NUM_Y3MIC_AUXADC_TS_RGTLDO_VAUD18_HW14_OP_CFG                      ADC_TRIM_CLDO_VAUD18_OP_CFGIC_AUXADC_AVG_RGTLDO_VAUD18_HW14_OP_CFG                      e Y_BAT_PLUGIN_PCRGTLDO_VAUD18_HW14_OP_CFG  PMIC_AUXADC_AVG_NUM_Y4_BAT_PLUGIN_PCRGTLDO_VAUD18_SW_OP_CFG                        ADC_TRIM_CLDO_VAUD18_OP_CFGIC_AUXADC_AVG_RGTLDO_VAUD18_SW_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VAUD18_SW_OP_CFG  PMIC_AUXADC_AVG_NUM_L Y5_BAT_PLUGIN_PCRGTLDO_VAUD18_OP_CFG  ET_                      ADC_TRIM_CLDO_VAUD18_OP_CFG  ET_BAT_PLUGIN_PCRGTLDO_VAUD18_OP_CFG  ET_                      e MFMMIC_AUXADC_AVG_RGTLDO_VAUD18_OP_CFG  ET_ PMIC_AUXADC_AVG_NUM_L0IC_AUXADC_AVG_RGTLDO_VAUD18_OP_CFG CLR              \
	IC_AU ADC_TRIM_CLDO_VAUD18_OP_CFG CLRIC_AUXADC_AVG_RGTLDO_VAUD18_OP_CFG CLR                       e MFMMIC_AUXADC_AVG_RGTLDO_VAUD18_OP_CFG CLR  PMIC_AUXADC_AVG_NUM_L0IC_AUXADC_AVG_RGTLDO_VIO18_                          \       ADC_TRIM_CLDO_VIO18_CON0IC_AUXADC_AVG_RGTLDO_VIO18_                          xM A
 A e Y_BAT_PLUGIN_PCRGTLDO_VIO18_    PMIC_AUXADC_AVG_NUM_LB        0IC_AUXADC_AVG_RGTLDO_VIO18_LP                              \ ADC_TRIM_CLDO_VIO18_CON0IC_AUXADC_AVG_RGTLDO_VIO18_LP                        xM A
 A
e Y_BAT_PLUGIN_PCRGTLDO_VIO18_LP  PMIC_AUXADC_AVG_NUM_LB   

 e Y_BAT_PLUGIN_PCRGTLDO_VIO18_STBTD                        \
	\ ADC_TRIM_CLDO_VIO18_CONY_BAT_PLUGIN_PCRGTLDO_VIO18_STBTD                        xM A
e 3_BAT_PLUGIN_PCRGTLDO_VIO18_STBTD  PMIC_AUXADC_AVG_NUM_LB   

0IC_AUXADC_AVG_RGTLDO_VIO18_ULP                             \ ADC_TRIM_CLDO_VIO18_CONY_BAT_PLUGIN_PCRGTLDO_VIO18_ULP                        xM A
A
e Y_BAT_PLUGIN_PCRGTLDO_VIO18_ULP  PMIC_AUXADC_AVG_NUM_LB   

MB2_BAT_PLUGIN_PCRGTLDO_VIO18_OCFB_                          \  ADC_TRIM_CLDO_VIO18_CONY_BAT_PLUGIN_PCRGTLDO_VIO18_OCFB_                          xM e Y_BAT_PLUGIN_PCRGTLDO_VIO18_OCFB_    PMIC_AUXADC_AVG_NUM_L    4_BAT_PLUGIN_PCRGTLDO_VIO18_OC_MODE                        \  ADC_TRIM_CLDO_VIO18_CONY_BAT_PLUGIN_PCRGTLDO_VIO18_OC_MODE                        x  e Y_BAT_PLUGIN_PCRGTLDO_VIO18_OC_MODE  PMIC_AUXADC_AVG_NUM_B BBB5_BAT_PLUGIN_PCRGTLDO_VIO18_OC_T MP_                       \  ADC_TRIM_CLDO_VIO18_CONY_BAT_PLUGIN_PCRGTLDO_VIO18_OC_T MP_                       xM e Y_BAT_PLUGIN_PCRGTLDO_VIO18_OC_T MP_ PMIC_AUXADC_AVG_NUM_L___B6_BAT_PLUGIN_PCRGTLDO_VIO18_DUMMY_LOAD_                       ADC_TRIM_CLDO_VIO18_CONY_BAT_PLUGIN_PCRGTLDO_VIO18_DUMMY_LOAD_                    0xMe 3_BAT_PLUGIN_PCRGTLDO_VIO18_DUMMY_LOAD_ PMIC_AUXADC_AVG_NUM_BB8IC_AUXADC_AVG_RGTLDO_VIO18_OP_MODE                        \  ADC_TRIM_CLDO_VIO18_CONY_BAT_PLUGIN_PCRGTLDO_VIO18_OP_MODE                        x  e MIC_AUXADC_ADC_RGTLDO_VIO18_OP_MODE  PMIC_AUXADC_AVG_NUM_L___BY0IC_AUXADC_AVG_RGTLDO_VIO18_CK  W_MODE                        ADC_TRIM_CLDO_VIO18_CONY_BAT_PLUGIN_PCRGTLDO_VIO18_CK  W_MODE                     0M e Y_BAT_PLUGIN_PCRGTLDO_VIO18_CK  W_MODE  PMIC_AUXADC_AVG_NUM_MMn5_BAT_PLUGIN_PCDATVIO18_B_                          \
	       ADC_TRIM_CLDO_VIO18_MONIC_AUXADC_AVG_DATVIO18_B_                          xM A
 A
  e Y_BAT_PLUGIN_PCDATVIO18_B_    PMIC_AUXADC_AVG_NUM_LB   

 e ee0IC_AUXADC_AVG_DATVIO18_B_STB                        \
	      ADC_TRIM_CLDO_VIO18_MONIC_AUXADC_AVG_DATVIO18_B_STB                        xM A
 A  e Y_BAT_PLUGIN_PCDATVIO18_B_STB  PMIC_AUXADC_AVG_NUM_LB   

 e  Y_BAT_PLUGIN_PCDATVIO18_B_LP                              \   ADC_TRIM_CLDO_VIO18_MONIC_AUXADC_AVG_DATVIO18_B_LP                        xM A
 A
  e Y_BAT_PLUGIN_PCDATVIO18_B_LP  PMIC_AUXADC_AVG_NUM_LB   

 e ee2_BAT_PLUGIN_PCDATVIO18_L_                          \
	       ADC_TRIM_CLDO_VIO18_MONIC_AUXADC_AVG_DATVIO18_L_                          xM A
 A
  e Y_BAT_PLUGIN_PCDATVIO18_L_    PMIC_AUXADC_AVG_NUM_LB   

 e ee3_BAT_PLUGIN_PCDATVIO18_L_STB                        \
	      ADC_TRIM_CLDO_VIO18_MONIC_AUXADC_AVG_DATVIO18_L_STB                        xM A
 A  e Y_BAT_PLUGIN_PCDATVIO18_L_STB  PMIC_AUXADC_AVG_NUM_LB   

 e  4_BAT_PLUGIN_PCDATVIO18_OCFB_                          \      ADC_TRIM_CLDO_VIO18_MONIC_AUXADC_AVG_DATVIO18_OCFB_                          xM  A  e Y_BAT_PLUGIN_PCDATVIO18_OCFB_    PMIC_AUXADC_AVG_NUM_L        5_BAT_PLUGIN_PCDATVIO18_DUMMY_LOAD_                           ADC_TRIM_CLDO_VIO18_MONIC_AUXADC_AVG_DATVIO18_DUMMY_LOAD_                    0xM A  e 3_BAT_PLUGIN_PCDATVIO18_DUMMY_LOAD_ PMIC_AUXADC_AVG_NUM_BBBBBB6_BAT_PLUGIN_PCRGTLDO_VIO18_HW0_OP_                           ADC_TRIM_CLDO_VIO18_OP_  _BAT_PLUGIN_PCRGTLDO_VIO18_HW0_OP_                           e Y_BAT_PLUGIN_PCRGTLDO_VIO18_HW0_OP_    PMIC_AUXADC_AVG_NUM_BBB0IC_AUXADC_AVG_RGTLDO_VIO18_HW1_OP_                           ADC_TRIM_CLDO_VIO18_OP_  _BAT_PLUGIN_PCRGTLDO_VIO18_HW1_OP_                           e Y_BAT_PLUGIN_PCRGTLDO_VIO18_HW1_OP_    PMIC_AUXADC_AVG_NUM_B  Y_BAT_PLUGIN_PCRGTLDO_VIO18_HW2_OP_                           ADC_TRIM_CLDO_VIO18_OP_  _BAT_PLUGIN_PCRGTLDO_VIO18_HW2_OP_                           e Y_BAT_PLUGIN_PCRGTLDO_VIO18_HW2_OP_    PMIC_AUXADC_AVG_NUM_B B2_BAT_PLUGIN_PCRGTLDO_VIO18_HW3_OP_                           ADC_TRIM_CLDO_VIO18_OP_  _BAT_PLUGIN_PCRGTLDO_VIO18_HW3_OP_                           e Y_BAT_PLUGIN_PCRGTLDO_VIO18_HW3_OP_    PMIC_AUXADC_AVG_NUM_B B3MIC_AUXADC_TS_RGTLDO_VIO18_HW4_OP_                           ADC_TRIM_CLDO_VIO18_OP_  _BAT_PLUGIN_PCRGTLDO_VIO18_HW4_OP_                           e Y_BAT_PLUGIN_PCRGTLDO_VIO18_HW4_OP_    PMIC_AUXADC_AVG_NUM_B  4_BAT_PLUGIN_PCRGTLDO_VIO18_HW5_OP_                           ADC_TRIM_CLDO_VIO18_OP_  _BAT_PLUGIN_PCRGTLDO_VIO18_HW5_OP_                           e Y_BAT_PLUGIN_PCRGTLDO_VIO18_HW5_OP_    PMIC_AUXADC_AVG_NUM_LMB5_BAT_PLUGIN_PCRGTLDO_VIO18_HW6_OP_                           ADC_TRIM_CLDO_VIO18_OP_  _BAT_PLUGIN_PCRGTLDO_VIO18_HW6_OP_                           e Y_BAT_PLUGIN_PCRGTLDO_VIO18_HW6_OP_    PMIC_AUXADC_AVG_NUM_L_B6_BAT_PLUGIN_PCRGTLDO_VIO18_HW7_OP_                           ADC_TRIM_CLDO_VIO18_OP_  _BAT_PLUGIN_PCRGTLDO_VIO18_HW7_OP_                           e Y_BAT_PLUGIN_PCRGTLDO_VIO18_HW7_OP_    PMIC_AUXADC_AVG_NUM_LMBMIC_AUXADC_ADC_RGTLDO_VIO18_HW8_OP_                           ADC_TRIM_CLDO_VIO18_OP_  _BAT_PLUGIN_PCRGTLDO_VIO18_HW8_OP_                           e Y_BAT_PLUGIN_PCRGTLDO_VIO18_HW8_OP_    PMIC_AUXADC_AVG_NUM_L_B8IC_AUXADC_AVG_RGTLDO_VIO18_HW9_OP_                           ADC_TRIM_CLDO_VIO18_OP_  _BAT_PLUGIN_PCRGTLDO_VIO18_HW9_OP_                           e Y_BAT_PLUGIN_PCRGTLDO_VIO18_HW9_OP_    PMIC_AUXADC_AVG_NUM_LMB9IC_AUXADC_AVG_RGTLDO_VIO18_HW10_OP_                          ADC_TRIM_CLDO_VIO18_OP_  _BAT_PLUGIN_PCRGTLDO_VIO18_HW10_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VIO18_HW10_OP_    PMIC_AUXADC_AVG_NUM_MMn0IC_AUXADC_AVG_RGTLDO_VIO18_HW11_OP_                          ADC_TRIM_CLDO_VIO18_OP_  _BAT_PLUGIN_PCRGTLDO_VIO18_HW11_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VIO18_HW11_OP_    PMIC_AUXADC_AVG_NUM_MMnY_BAT_PLUGIN_PCRGTLDO_VIO18_HW12_OP_                          ADC_TRIM_CLDO_VIO18_OP_  _BAT_PLUGIN_PCRGTLDO_VIO18_HW12_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VIO18_HW12_OP_    PMIC_AUXADC_AVG_NUM_MMn2_BAT_PLUGIN_PCRGTLDO_VIO18_HW13_OP_                          ADC_TRIM_CLDO_VIO18_OP_  _BAT_PLUGIN_PCRGTLDO_VIO18_HW13_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VIO18_HW13_OP_    PMIC_AUXADC_AVG_NUM_MMn3MIC_AUXADC_TS_RGTLDO_VIO18_HW14_OP_                          ADC_TRIM_CLDO_VIO18_OP_  _BAT_PLUGIN_PCRGTLDO_VIO18_HW14_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VIO18_HW14_OP_    PMIC_AUXADC_AVG_NUM_MMn4_BAT_PLUGIN_PCRGTLDO_VIO18_SW_OP_                            ADC_TRIM_CLDO_VIO18_OP_  _BAT_PLUGIN_PCRGTLDO_VIO18_SW_OP_                            e Y_BAT_PLUGIN_PCRGTLDO_VIO18_SW_OP_    PMIC_AUXADC_AVG_NUM_LBB Y5_BAT_PLUGIN_PCRGTLDO_VIO18_OP_    ET_                        ADC_TRIM_CLDO_VIO18_OP_    ET_BAT_PLUGIN_PCRGTLDO_VIO18_OP_    ET_                        e MFMMIC_AUXADC_AVG_RGTLDO_VIO18_OP_    ET_ PMIC_AUXADC_AVG_NUM_BBB0IC_AUXADC_AVG_RGTLDO_VIO18_OP_   CLR              \
	IC_AUX  ADC_TRIM_CLDO_VIO18_OP_   CLRIC_AUXADC_AVG_RGTLDO_VIO18_OP_   CLR                         e MFMMIC_AUXADC_AVG_RGTLDO_VIO18_OP_   CLR  PMIC_AUXADC_AVG_NUM_LB 0IC_AUXADC_AVG_RGTLDO_VIO18_HW0_OP_CFG                        ADC_TRIM_CLDO_VIO18_OP_CFGIC_AUXADC_AVG_RGTLDO_VIO18_HW0_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VIO18_HW0_OP_CFG  PMIC_AUXADC_AVG_NUM_LB0IC_AUXADC_AVG_RGTLDO_VIO18_HW1_OP_CFG                        ADC_TRIM_CLDO_VIO18_OP_CFGIC_AUXADC_AVG_RGTLDO_VIO18_HW1_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VIO18_HW1_OP_CFG  PMIC_AUXADC_AVG_NUM_L Y_BAT_PLUGIN_PCRGTLDO_VIO18_HW2_OP_CFG                        ADC_TRIM_CLDO_VIO18_OP_CFGIC_AUXADC_AVG_RGTLDO_VIO18_HW2_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VIO18_HW2_OP_CFG  PMIC_AUXADC_AVG_NUM_L 2_BAT_PLUGIN_PCRGTLDO_VIO18_HW3_OP_CFG                        ADC_TRIM_CLDO_VIO18_OP_CFGIC_AUXADC_AVG_RGTLDO_VIO18_HW3_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VIO18_HW3_OP_CFG  PMIC_AUXADC_AVG_NUM_L 3MIC_AUXADC_TS_RGTLDO_VIO18_HW4_OP_CFG                        ADC_TRIM_CLDO_VIO18_OP_CFGIC_AUXADC_AVG_RGTLDO_VIO18_HW4_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VIO18_HW4_OP_CFG  PMIC_AUXADC_AVG_NUM_L 4_BAT_PLUGIN_PCRGTLDO_VIO18_HW5_OP_CFG                        ADC_TRIM_CLDO_VIO18_OP_CFGIC_AUXADC_AVG_RGTLDO_VIO18_HW5_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VIO18_HW5_OP_CFG  PMIC_AUXADC_AVG_NUM_L 5_BAT_PLUGIN_PCRGTLDO_VIO18_HW6_OP_CFG                        ADC_TRIM_CLDO_VIO18_OP_CFGIC_AUXADC_AVG_RGTLDO_VIO18_HW6_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VIO18_HW6_OP_CFG  PMIC_AUXADC_AVG_NUM_L 6_BAT_PLUGIN_PCRGTLDO_VIO18_HW7_OP_CFG                        ADC_TRIM_CLDO_VIO18_OP_CFGIC_AUXADC_AVG_RGTLDO_VIO18_HW7_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VIO18_HW7_OP_CFG  PMIC_AUXADC_AVG_NUM_L MIC_AUXADC_ADC_RGTLDO_VIO18_HW8_OP_CFG                        ADC_TRIM_CLDO_VIO18_OP_CFGIC_AUXADC_AVG_RGTLDO_VIO18_HW8_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VIO18_HW8_OP_CFG  PMIC_AUXADC_AVG_NUM_L 8IC_AUXADC_AVG_RGTLDO_VIO18_HW9_OP_CFG                        ADC_TRIM_CLDO_VIO18_OP_CFGIC_AUXADC_AVG_RGTLDO_VIO18_HW9_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VIO18_HW9_OP_CFG  PMIC_AUXADC_AVG_NUM_L 9IC_AUXADC_AVG_RGTLDO_VIO18_HW10_OP_CFG                       ADC_TRIM_CLDO_VIO18_OP_CFGIC_AUXADC_AVG_RGTLDO_VIO18_HW10_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VIO18_HW10_OP_CFG  PMIC_AUXADC_AVG_NUM_BY0IC_AUXADC_AVG_RGTLDO_VIO18_HW11_OP_CFG                       ADC_TRIM_CLDO_VIO18_OP_CFGIC_AUXADC_AVG_RGTLDO_VIO18_HW11_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VIO18_HW11_OP_CFG  PMIC_AUXADC_AVG_NUM_BYY_BAT_PLUGIN_PCRGTLDO_VIO18_HW12_OP_CFG                       ADC_TRIM_CLDO_VIO18_OP_CFGIC_AUXADC_AVG_RGTLDO_VIO18_HW12_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VIO18_HW12_OP_CFG  PMIC_AUXADC_AVG_NUM_BY PMIC_AUXADC_BIRGTLDO_VIO18_HW13_OP_CFG                       ADC_TRIM_CLDO_VIO18_OP_CFGIC_AUXADC_AVG_RGTLDO_VIO18_HW13_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VIO18_HW13_OP_CFG  PMIC_AUXADC_AVG_NUM_BY3MIC_AUXADC_TS_RGTLDO_VIO18_HW14_OP_CFG                       ADC_TRIM_CLDO_VIO18_OP_CFGIC_AUXADC_AVG_RGTLDO_VIO18_HW14_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VIO18_HW14_OP_CFG  PMIC_AUXADC_AVG_NUM_BY4_BAT_PLUGIN_PCRGTLDO_VIO18_SW_OP_CFG                         ADC_TRIM_CLDO_VIO18_OP_CFGIC_AUXADC_AVG_RGTLDO_VIO18_SW_OP_CFG                         e Y_BAT_PLUGIN_PCRGTLDO_VIO18_SW_OP_CFG  PMIC_AUXADC_AVG_NUM_L  Y5_BAT_PLUGIN_PCRGTLDO_VIO18_OP_CFG  ET_                       ADC_TRIM_CLDO_VIO18_OP_CFG  ET_BAT_PLUGIN_PCRGTLDO_VIO18_OP_CFG  ET_                       e MFMMIC_AUXADC_AVG_RGTLDO_VIO18_OP_CFG  ET_ PMIC_AUXADC_AVG_NUM_LB0IC_AUXADC_AVG_RGTLDO_VIO18_OP_CFG CLR              \
	IC_AU  ADC_TRIM_CLDO_VIO18_OP_CFG CLRIC_AUXADC_AVG_RGTLDO_VIO18_OP_CFG CLR                        e MFMMIC_AUXADC_AVG_RGTLDO_VIO18_OP_CFG CLR  PMIC_AUXADC_AVG_NUM_LB0IC_AUXADC_AVG_RGTLDO_VEMC_                          \
	      ADC_TRIM_CLDO_VEMC_CON0IC_AUXADC_AVG_RGTLDO_VEMC_                          xM A
 A  e Y_BAT_PLUGIN_PCRGTLDO_VEMC_    PMIC_AUXADC_AVG_NUM_LB   

 e e0IC_AUXADC_AVG_RGTLDO_VEMC_LP                              \  ADC_TRIM_CLDO_VEMC_CON0IC_AUXADC_AVG_RGTLDO_VEMC_LP                        xM A
 A
 e Y_BAT_PLUGIN_PCRGTLDO_VEMC_LP  PMIC_AUXADC_AVG_NUM_LB   

 e  Y_BAT_PLUGIN_PCRGTLDO_VEMC_STBTD                        \
	\  ADC_TRIM_CLDO_VEMC_CONY_BAT_PLUGIN_PCRGTLDO_VEMC_STBTD                        xM  A e 3MIC_AUXADC_TS_RGTLDO_VEMC_STBTD  PMIC_AUXADC_AVG_NUM_LB   

 0IC_AUXADC_AVG_RGTLDO_VEMC_ULP                             \  ADC_TRIM_CLDO_VEMC_CONY_BAT_PLUGIN_PCRGTLDO_VEMC_ULP                        xM A
A
 e Y_BAT_PLUGIN_PCRGTLDO_VEMC_ULP  PMIC_AUXADC_AVG_NUM_LB   

MB 2_BAT_PLUGIN_PCRGTLDO_VEMC_OCFB_                          \   ADC_TRIM_CLDO_VEMC_CONY_BAT_PLUGIN_PCRGTLDO_VEMC_OCFB_                          xM  e Y_BAT_PLUGIN_PCRGTLDO_VEMC_OCFB_    PMIC_AUXADC_AVG_NUM_L     4_BAT_PLUGIN_PCRGTLDO_VEMC_OC_MODE                        \   ADC_TRIM_CLDO_VEMC_CONY_BAT_PLUGIN_PCRGTLDO_VEMC_OC_MODE                        x   e Y_BAT_PLUGIN_PCRGTLDO_VEMC_OC_MODE  PMIC_AUXADC_AVG_NUM_L___B 5_BAT_PLUGIN_PCRGTLDO_VEMC_OC_T MP_                       \   ADC_TRIM_CLDO_VEMC_CONY_BAT_PLUGIN_PCRGTLDO_VEMC_OC_T MP_                       xM  e Y_BAT_PLUGIN_PCRGTLDO_VEMC_OC_T MP_ PMIC_AUXADC_AVG_NUM_L___B 6_BAT_PLUGIN_PCRGTLDO_VEMC_DUMMY_LOAD_                        ADC_TRIM_CLDO_VEMC_CONY_BAT_PLUGIN_PCRGTLDO_VEMC_DUMMY_LOAD_                    0xM e 3MIC_AUXADC_TS_RGTLDO_VEMC_DUMMY_LOAD_ PMIC_AUXADC_AVG_NUM_BBB8IC_AUXADC_AVG_RGTLDO_VEMC_OP_MODE                        \   ADC_TRIM_CLDO_VEMC_CONY_BAT_PLUGIN_PCRGTLDO_VEMC_OP_MODE                        x   e MIC_AUXADC_ADC_RGTLDO_VEMC_OP_MODE  PMIC_AUXADC_AVG_NUM_L___B Y0IC_AUXADC_AVG_RGTLDO_VEMC_CK  W_MODE                         ADC_TRIM_CLDO_VEMC_CONY_BAT_PLUGIN_PCRGTLDO_VEMC_CK  W_MODE                     0M  e Y_BAT_PLUGIN_PCRGTLDO_VEMC_CK  W_MODE  PMIC_AUXADC_AVG_NUM_MMMn5_BAT_PLUGIN_PCDATVEMC_B_                          \
	        ADC_TRIM_CLDO_VEMC_MONIC_AUXADC_AVG_DATVEMC_B_                          xM A
 A
   e Y_BAT_PLUGIN_PCDATVEMC_B_    PMIC_AUXADC_AVG_NUM_LB   

 e eee0IC_AUXADC_AVG_DATVEMC_B_STB                        \
	       ADC_TRIM_CLDO_VEMC_MONIC_AUXADC_AVG_DATVEMC_B_STB                        xM A
 A   e Y_BAT_PLUGIN_PCDATVEMC_B_STB  PMIC_AUXADC_AVG_NUM_LB   

 e   Y_BAT_PLUGIN_PCDATVEMC_B_LP                              \    ADC_TRIM_CLDO_VEMC_MONIC_AUXADC_AVG_DATVEMC_B_LP                        xM A
 A
   e Y_BAT_PLUGIN_PCDATVEMC_B_LP  PMIC_AUXADC_AVG_NUM_LB   

 e eee2_BAT_PLUGIN_PCDATVEMC_L_                          \
	        ADC_TRIM_CLDO_VEMC_MONIC_AUXADC_AVG_DATVEMC_L_                          xM A
 A
   e Y_BAT_PLUGIN_PCDATVEMC_L_    PMIC_AUXADC_AVG_NUM_LB   

 e eee3_BAT_PLUGIN_PCDATVEMC_L_STB                        \
	       ADC_TRIM_CLDO_VEMC_MONIC_AUXADC_AVG_DATVEMC_L_STB                        xM A
 A   e Y_BAT_PLUGIN_PCDATVEMC_L_STB  PMIC_AUXADC_AVG_NUM_LB   

 e   4_BAT_PLUGIN_PCDATVEMC_OCFB_                          \       ADC_TRIM_CLDO_VEMC_MONIC_AUXADC_AVG_DATVEMC_OCFB_                          xM  A   e Y_BAT_PLUGIN_PCDATVEMC_OCFB_    PMIC_AUXADC_AVG_NUM_L         5_BAT_PLUGIN_PCDATVEMC_DUMMY_LOAD_                            ADC_TRIM_CLDO_VEMC_MONIC_AUXADC_AVG_DATVEMC_DUMMY_LOAD_                    0xM A   e 3_BAT_PLUGIN_PCDATVEMC_DUMMY_LOAD_ PMIC_AUXADC_AVG_NUM_BBBBBBB6_BAT_PLUGIN_PCRGTLDO_VEMC_HW0_OP_                            ADC_TRIM_CLDO_VEMC_OP_  _BAT_PLUGIN_PCRGTLDO_VEMC_HW0_OP_                            e Y_BAT_PLUGIN_PCRGTLDO_VEMC_HW0_OP_    PMIC_AUXADC_AVG_NUM_BBBB0IC_AUXADC_AVG_RGTLDO_VEMC_HW1_OP_                            ADC_TRIM_CLDO_VEMC_OP_  _BAT_PLUGIN_PCRGTLDO_VEMC_HW1_OP_                            e Y_BAT_PLUGIN_PCRGTLDO_VEMC_HW1_OP_    PMIC_AUXADC_AVG_NUM_B   Y_BAT_PLUGIN_PCRGTLDO_VEMC_HW2_OP_                            ADC_TRIM_CLDO_VEMC_OP_  _BAT_PLUGIN_PCRGTLDO_VEMC_HW2_OP_                            e Y_BAT_PLUGIN_PCRGTLDO_VEMC_HW2_OP_    PMIC_AUXADC_AVG_NUM_B B 2_BAT_PLUGIN_PCRGTLDO_VEMC_HW3_OP_                            ADC_TRIM_CLDO_VEMC_OP_  _BAT_PLUGIN_PCRGTLDO_VEMC_HW3_OP_                            e Y_BAT_PLUGIN_PCRGTLDO_VEMC_HW3_OP_    PMIC_AUXADC_AVG_NUM_B B 3MIC_AUXADC_TS_RGTLDO_VEMC_HW4_OP_                            ADC_TRIM_CLDO_VEMC_OP_  _BAT_PLUGIN_PCRGTLDO_VEMC_HW4_OP_                            e Y_BAT_PLUGIN_PCRGTLDO_VEMC_HW4_OP_    PMIC_AUXADC_AVG_NUM_B   4_BAT_PLUGIN_PCRGTLDO_VEMC_HW5_OP_                            ADC_TRIM_CLDO_VEMC_OP_  _BAT_PLUGIN_PCRGTLDO_VEMC_HW5_OP_                            e Y_BAT_PLUGIN_PCRGTLDO_VEMC_HW5_OP_    PMIC_AUXADC_AVG_NUM_LMB 5_BAT_PLUGIN_PCRGTLDO_VEMC_HW6_OP_                            ADC_TRIM_CLDO_VEMC_OP_  _BAT_PLUGIN_PCRGTLDO_VEMC_HW6_OP_                            e Y_BAT_PLUGIN_PCRGTLDO_VEMC_HW6_OP_    PMIC_AUXADC_AVG_NUM_L_BB6_BAT_PLUGIN_PCRGTLDO_VEMC_HW7_OP_                            ADC_TRIM_CLDO_VEMC_OP_  _BAT_PLUGIN_PCRGTLDO_VEMC_HW7_OP_                            e Y_BAT_PLUGIN_PCRGTLDO_VEMC_HW7_OP_    PMIC_AUXADC_AVG_NUM_LMB MIC_AUXADC_ADC_RGTLDO_VEMC_HW8_OP_                            ADC_TRIM_CLDO_VEMC_OP_  _BAT_PLUGIN_PCRGTLDO_VEMC_HW8_OP_                            e Y_BAT_PLUGIN_PCRGTLDO_VEMC_HW8_OP_    PMIC_AUXADC_AVG_NUM_L_BB8IC_AUXADC_AVG_RGTLDO_VEMC_HW9_OP_                            ADC_TRIM_CLDO_VEMC_OP_  _BAT_PLUGIN_PCRGTLDO_VEMC_HW9_OP_                            e Y_BAT_PLUGIN_PCRGTLDO_VEMC_HW9_OP_    PMIC_AUXADC_AVG_NUM_LMB 9IC_AUXADC_AVG_RGTLDO_VEMC_HW10_OP_                           ADC_TRIM_CLDO_VEMC_OP_  _BAT_PLUGIN_PCRGTLDO_VEMC_HW10_OP_                           e Y_BAT_PLUGIN_PCRGTLDO_VEMC_HW10_OP_    PMIC_AUXADC_AVG_NUM_MMMn0IC_AUXADC_AVG_RGTLDO_VEMC_HW11_OP_                           ADC_TRIM_CLDO_VEMC_OP_  _BAT_PLUGIN_PCRGTLDO_VEMC_HW11_OP_                           e Y_BAT_PLUGIN_PCRGTLDO_VEMC_HW11_OP_    PMIC_AUXADC_AVG_NUM_MMMnY_BAT_PLUGIN_PCRGTLDO_VEMC_HW12_OP_                           ADC_TRIM_CLDO_VEMC_OP_  _BAT_PLUGIN_PCRGTLDO_VEMC_HW12_OP_                           e Y_BAT_PLUGIN_PCRGTLDO_VEMC_HW12_OP_    PMIC_AUXADC_AVG_NUM_MMMn2_BAT_PLUGIN_PCRGTLDO_VEMC_HW13_OP_                           ADC_TRIM_CLDO_VEMC_OP_  _BAT_PLUGIN_PCRGTLDO_VEMC_HW13_OP_                           e Y_BAT_PLUGIN_PCRGTLDO_VEMC_HW13_OP_    PMIC_AUXADC_AVG_NUM_MMMn3MIC_AUXADC_TS_RGTLDO_VEMC_HW14_OP_                           ADC_TRIM_CLDO_VEMC_OP_  _BAT_PLUGIN_PCRGTLDO_VEMC_HW14_OP_                           e Y_BAT_PLUGIN_PCRGTLDO_VEMC_HW14_OP_    PMIC_AUXADC_AVG_NUM_MMMn4_BAT_PLUGIN_PCRGTLDO_VEMC_SW_OP_                             ADC_TRIM_CLDO_VEMC_OP_  _BAT_PLUGIN_PCRGTLDO_VEMC_SW_OP_                             e Y_BAT_PLUGIN_PCRGTLDO_VEMC_SW_OP_    PMIC_AUXADC_AVG_NUM_LBB  Y5_BAT_PLUGIN_PCRGTLDO_VEMC_OP_    ET_                         ADC_TRIM_CLDO_VEMC_OP_    ET_BAT_PLUGIN_PCRGTLDO_VEMC_OP_    ET_                         e MFMMIC_AUXADC_AVG_RGTLDO_VEMC_OP_    ET_ PMIC_AUXADC_AVG_NUM_BBBB0IC_AUXADC_AVG_RGTLDO_VEMC_OP_   CLR              \
	IC_AUX   ADC_TRIM_CLDO_VEMC_OP_   CLRIC_AUXADC_AVG_RGTLDO_VEMC_OP_   CLR                          e MFMMIC_AUXADC_AVG_RGTLDO_VEMC_OP_   CLR  PMIC_AUXADC_AVG_NUM_LB B0IC_AUXADC_AVG_RGTLDO_VEMC_HW0_OP_CFG                         ADC_TRIM_CLDO_VEMC_OP_CFGIC_AUXADC_AVG_RGTLDO_VEMC_HW0_OP_CFG                         e Y_BAT_PLUGIN_PCRGTLDO_VEMC_HW0_OP_CFG  PMIC_AUXADC_AVG_NUM_LBB0IC_AUXADC_AVG_RGTLDO_VEMC_HW1_OP_CFG                         ADC_TRIM_CLDO_VEMC_OP_CFGIC_AUXADC_AVG_RGTLDO_VEMC_HW1_OP_CFG                         e Y_BAT_PLUGIN_PCRGTLDO_VEMC_HW1_OP_CFG  PMIC_AUXADC_AVG_NUM_L  Y_BAT_PLUGIN_PCRGTLDO_VEMC_HW2_OP_CFG                         ADC_TRIM_CLDO_VEMC_OP_CFGIC_AUXADC_AVG_RGTLDO_VEMC_HW2_OP_CFG                         e Y_BAT_PLUGIN_PCRGTLDO_VEMC_HW2_OP_CFG  PMIC_AUXADC_AVG_NUM_L  2_BAT_PLUGIN_PCRGTLDO_VEMC_HW3_OP_CFG                         ADC_TRIM_CLDO_VEMC_OP_CFGIC_AUXADC_AVG_RGTLDO_VEMC_HW3_OP_CFG                         e Y_BAT_PLUGIN_PCRGTLDO_VEMC_HW3_OP_CFG  PMIC_AUXADC_AVG_NUM_L  3MIC_AUXADC_TS_RGTLDO_VEMC_HW4_OP_CFG                         ADC_TRIM_CLDO_VEMC_OP_CFGIC_AUXADC_AVG_RGTLDO_VEMC_HW4_OP_CFG                         e Y_BAT_PLUGIN_PCRGTLDO_VEMC_HW4_OP_CFG  PMIC_AUXADC_AVG_NUM_L  4_BAT_PLUGIN_PCRGTLDO_VEMC_HW5_OP_CFG                         ADC_TRIM_CLDO_VEMC_OP_CFGIC_AUXADC_AVG_RGTLDO_VEMC_HW5_OP_CFG                         e Y_BAT_PLUGIN_PCRGTLDO_VEMC_HW5_OP_CFG  PMIC_AUXADC_AVG_NUM_L  5_BAT_PLUGIN_PCRGTLDO_VEMC_HW6_OP_CFG                         ADC_TRIM_CLDO_VEMC_OP_CFGIC_AUXADC_AVG_RGTLDO_VEMC_HW6_OP_CFG                         e Y_BAT_PLUGIN_PCRGTLDO_VEMC_HW6_OP_CFG  PMIC_AUXADC_AVG_NUM_L  6_BAT_PLUGIN_PCRGTLDO_VEMC_HW7_OP_CFG                         ADC_TRIM_CLDO_VEMC_OP_CFGIC_AUXADC_AVG_RGTLDO_VEMC_HW7_OP_CFG                         e Y_BAT_PLUGIN_PCRGTLDO_VEMC_HW7_OP_CFG  PMIC_AUXADC_AVG_NUM_L  MIC_AUXADC_ADC_RGTLDO_VEMC_HW8_OP_CFG                         ADC_TRIM_CLDO_VEMC_OP_CFGIC_AUXADC_AVG_RGTLDO_VEMC_HW8_OP_CFG                         e Y_BAT_PLUGIN_PCRGTLDO_VEMC_HW8_OP_CFG  PMIC_AUXADC_AVG_NUM_L  8IC_AUXADC_AVG_RGTLDO_VEMC_HW9_OP_CFG                         ADC_TRIM_CLDO_VEMC_OP_CFGIC_AUXADC_AVG_RGTLDO_VEMC_HW9_OP_CFG                         e Y_BAT_PLUGIN_PCRGTLDO_VEMC_HW9_OP_CFG  PMIC_AUXADC_AVG_NUM_L  9IC_AUXADC_AVG_RGTLDO_VEMC_HW10_OP_CFG                        ADC_TRIM_CLDO_VEMC_OP_CFGIC_AUXADC_AVG_RGTLDO_VEMC_HW10_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VEMC_HW10_OP_CFG  PMIC_AUXADC_AVG_NUM_MMn0IC_AUXADC_AVG_RGTLDO_VEMC_HW11_OP_CFG                        ADC_TRIM_CLDO_VEMC_OP_CFGIC_AUXADC_AVG_RGTLDO_VEMC_HW11_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VEMC_HW11_OP_CFG  PMIC_AUXADC_AVG_NUM_MMnY_BAT_PLUGIN_PCRGTLDO_VEMC_HW12_OP_CFG                        ADC_TRIM_CLDO_VEMC_OP_CFGIC_AUXADC_AVG_RGTLDO_VEMC_HW12_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VEMC_HW12_OP_CFG  PMIC_AUXADC_AVG_NUM_MMn2_BAT_PLUGIN_PCRGTLDO_VEMC_HW13_OP_CFG                        ADC_TRIM_CLDO_VEMC_OP_CFGIC_AUXADC_AVG_RGTLDO_VEMC_HW13_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VEMC_HW13_OP_CFG  PMIC_AUXADC_AVG_NUM_MMn3MIC_AUXADC_TS_RGTLDO_VEMC_HW14_OP_CFG                        ADC_TRIM_CLDO_VEMC_OP_CFGIC_AUXADC_AVG_RGTLDO_VEMC_HW14_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VEMC_HW14_OP_CFG  PMIC_AUXADC_AVG_NUM_MMn4_BAT_PLUGIN_PCRGTLDO_VEMC_SW_OP_CFG                          ADC_TRIM_CLDO_VEMC_OP_CFGIC_AUXADC_AVG_RGTLDO_VEMC_SW_OP_CFG                          e Y_BAT_PLUGIN_PCRGTLDO_VEMC_SW_OP_CFG  PMIC_AUXADC_AVG_NUM_L   Y5_BAT_PLUGIN_PCRGTLDO_VEMC_OP_CFG  ET_                        ADC_TRIM_CLDO_VEMC_OP_CFG  ET_BAT_PLUGIN_PCRGTLDO_VEMC_OP_CFG  ET_                        e MFMMIC_AUXADC_AVG_RGTLDO_VEMC_OP_CFG  ET_ PMIC_AUXADC_AVG_NUM_LBB0IC_AUXADC_AVG_RGTLDO_VEMC_OP_CFG CLR              \
	IC_AU   ADC_TRIM_CLDO_VEMC_OP_CFG CLRIC_AUXADC_AVG_RGTLDO_VEMC_OP_CFG CLR                         e MFMMIC_AUXADC_AVG_RGTLDO_VEMC_OP_CFG CLR  PMIC_AUXADC_AVG_NUM_LB 0IC_AUXADC_AVG_RGTLDO_VSIM1_                          \       ADC_TRIM_CLDO_VSIM1_CON0IC_AUXADC_AVG_RGTLDO_VSIM1_                          xM A
A
 e Y_BAT_PLUGIN_PCRGTLDO_VSIM1_    PMIC_AUXADC_AVG_NUM_LB        0IC_AUXADC_AVG_RGTLDO_VSIM1_LP                             \  ADC_TRIM_CLDO_VSIM1_CON0IC_AUXADC_AVG_RGTLDO_VSIM1_LP                        xM A
A
 e Y_BAT_PLUGIN_PCRGTLDO_VSIM1_LP  PMIC_AUXADC_AVG_NUM_LB   

 e Y_BAT_PLUGIN_PCRGTLDO_VSIM1_STBTD                        \
	\ ADC_TRIM_CLDO_VSIM1_CONY_BAT_PLUGIN_PCRGTLDO_VSIM1_STBTD                        xM A
e 3_BAT_PLUGIN_PCRGTLDO_VSIM1_STBTD  PMIC_AUXADC_AVG_NUM_LB   

0IC_AUXADC_AVG_RGTLDO_VSIM1_ULP                             \ ADC_TRIM_CLDO_VSIM1_CONY_BAT_PLUGIN_PCRGTLDO_VSIM1_ULP                        xM A
A
e Y_BAT_PLUGIN_PCRGTLDO_VSIM1_ULP  PMIC_AUXADC_AVG_NUM_LB   

MB2_BAT_PLUGIN_PCRGTLDO_VSIM1_OCFB_                          \  ADC_TRIM_CLDO_VSIM1_CONY_BAT_PLUGIN_PCRGTLDO_VSIM1_OCFB_                          xM e Y_BAT_PLUGIN_PCRGTLDO_VSIM1_OCFB_    PMIC_AUXADC_AVG_NUM_L    4_BAT_PLUGIN_PCRGTLDO_VSIM1_OC_MODE                        \  ADC_TRIM_CLDO_VSIM1_CONY_BAT_PLUGIN_PCRGTLDO_VSIM1_OC_MODE                        x  e Y_BAT_PLUGIN_PCRGTLDO_VSIM1_OC_MODE  PMIC_AUXADC_AVG_NUM_B BBB5_BAT_PLUGIN_PCRGTLDO_VSIM1_OC_T MP_                       \  ADC_TRIM_CLDO_VSIM1_CONY_BAT_PLUGIN_PCRGTLDO_VSIM1_OC_T MP_                       xM e Y_BAT_PLUGIN_PCRGTLDO_VSIM1_OC_T MP_ PMIC_AUXADC_AVG_NUM_L___B6_BAT_PLUGIN_PCRGTLDO_VSIM1_DUMMY_LOAD_                       ADC_TRIM_CLDO_VSIM1_CONY_BAT_PLUGIN_PCRGTLDO_VSIM1_DUMMY_LOAD_                    0xMe 3_BAT_PLUGIN_PCRGTLDO_VSIM1_DUMMY_LOAD_ PMIC_AUXADC_AVG_NUM_L 8IC_AUXADC_AVG_RGTLDO_VSIM1_OP_MODE                        \  ADC_TRIM_CLDO_VSIM1_CONY_BAT_PLUGIN_PCRGTLDO_VSIM1_OP_MODE                        x  e MIC_AUXADC_ADC_RGTLDO_VSIM1_OP_MODE  PMIC_AUXADC_AVG_NUM_L___BY0IC_AUXADC_AVG_RGTLDO_VSIM1_CK  W_MODE                        ADC_TRIM_CLDO_VSIM1_CONY_BAT_PLUGIN_PCRGTLDO_VSIM1_CK  W_MODE                     0M e Y_BAT_PLUGIN_PCRGTLDO_VSIM1_CK  W_MODE  PMIC_AUXADC_AVG_NUM_MMn5_BAT_PLUGIN_PCDATVSIM1_B_                          \
	       ADC_TRIM_CLDO_VSIM1_MONIC_AUXADC_AVG_DATVSIM1_B_                          xM A
 A   e Y_BAT_PLUGIN_PCDATVSIM1_B_    PMIC_AUXADC_AVG_NUM_LB   

 e ee0IC_AUXADC_AVG_DATVSIM1_B_STB                        \
	      ADC_TRIM_CLDO_VSIM1_MONIC_AUXADC_AVG_DATVSIM1_B_STB                        xM A
 A  e Y_BAT_PLUGIN_PCDATVSIM1_B_STB  PMIC_AUXADC_AVG_NUM_LB   

 e  Y_BAT_PLUGIN_PCDATVSIM1_B_LP                              \   ADC_TRIM_CLDO_VSIM1_MONIC_AUXADC_AVG_DATVSIM1_B_LP                        xM A
 A
  e Y_BAT_PLUGIN_PCDATVSIM1_B_LP  PMIC_AUXADC_AVG_NUM_LB   

 e ee2_BAT_PLUGIN_PCDATVSIM1_L_                          \
	       ADC_TRIM_CLDO_VSIM1_MONIC_AUXADC_AVG_DATVSIM1_L_                          xM A
 A
  e Y_BAT_PLUGIN_PCDATVSIM1_L_    PMIC_AUXADC_AVG_NUM_LB   

 e ee3_BAT_PLUGIN_PCDATVSIM1_L_STB                        \
	      ADC_TRIM_CLDO_VSIM1_MONIC_AUXADC_AVG_DATVSIM1_L_STB                        xM A
 A  e Y_BAT_PLUGIN_PCDATVSIM1_L_STB  PMIC_AUXADC_AVG_NUM_LB   

 e  4_BAT_PLUGIN_PCDATVSIM1_OCFB_                          \      ADC_TRIM_CLDO_VSIM1_MONIC_AUXADC_AVG_DATVSIM1_OCFB_                          xM  A  e Y_BAT_PLUGIN_PCDATVSIM1_OCFB_    PMIC_AUXADC_AVG_NUM_L        5_BAT_PLUGIN_PCDATVSIM1_DUMMY_LOAD_                           ADC_TRIM_CLDO_VSIM1_MONIC_AUXADC_AVG_DATVSIM1_DUMMY_LOAD_                    0xM A  e 3_BAT_PLUGIN_PCDATVSIM1_DUMMY_LOAD_ PMIC_AUXADC_AVG_NUM_L     6_BAT_PLUGIN_PCRGTLDO_VSIM1_HW0_OP_                           ADC_TRIM_CLDO_VSIM1_OP_  _BAT_PLUGIN_PCRGTLDO_VSIM1_HW0_OP_                           e Y_BAT_PLUGIN_PCRGTLDO_VSIM1_HW0_OP_    PMIC_AUXADC_AVG_NUM_LB 0IC_AUXADC_AVG_RGTLDO_VSIM1_HW1_OP_                           ADC_TRIM_CLDO_VSIM1_OP_  _BAT_PLUGIN_PCRGTLDO_VSIM1_HW1_OP_                           e Y_BAT_PLUGIN_PCRGTLDO_VSIM1_HW1_OP_    PMIC_AUXADC_AVG_NUM_L  Y_BAT_PLUGIN_PCRGTLDO_VSIM1_HW2_OP_                           ADC_TRIM_CLDO_VSIM1_OP_  _BAT_PLUGIN_PCRGTLDO_VSIM1_HW2_OP_                           e Y_BAT_PLUGIN_PCRGTLDO_VSIM1_HW2_OP_    PMIC_AUXADC_AVG_NUM_L  2_BAT_PLUGIN_PCRGTLDO_VSIM1_HW3_OP_                           ADC_TRIM_CLDO_VSIM1_OP_  _BAT_PLUGIN_PCRGTLDO_VSIM1_HW3_OP_                           e Y_BAT_PLUGIN_PCRGTLDO_VSIM1_HW3_OP_    PMIC_AUXADC_AVG_NUM_L  3MIC_AUXADC_TS_RGTLDO_VSIM1_HW4_OP_                           ADC_TRIM_CLDO_VSIM1_OP_  _BAT_PLUGIN_PCRGTLDO_VSIM1_HW4_OP_                           e Y_BAT_PLUGIN_PCRGTLDO_VSIM1_HW4_OP_    PMIC_AUXADC_AVG_NUM_L  4_BAT_PLUGIN_PCRGTLDO_VSIM1_HW5_OP_                           ADC_TRIM_CLDO_VSIM1_OP_  _BAT_PLUGIN_PCRGTLDO_VSIM1_HW5_OP_                           e Y_BAT_PLUGIN_PCRGTLDO_VSIM1_HW5_OP_    PMIC_AUXADC_AVG_NUM_L  5_BAT_PLUGIN_PCRGTLDO_VSIM1_HW6_OP_                           ADC_TRIM_CLDO_VSIM1_OP_  _BAT_PLUGIN_PCRGTLDO_VSIM1_HW6_OP_                           e Y_BAT_PLUGIN_PCRGTLDO_VSIM1_HW6_OP_    PMIC_AUXADC_AVG_NUM_L  6_BAT_PLUGIN_PCRGTLDO_VSIM1_HW7_OP_                           ADC_TRIM_CLDO_VSIM1_OP_  _BAT_PLUGIN_PCRGTLDO_VSIM1_HW7_OP_                           e Y_BAT_PLUGIN_PCRGTLDO_VSIM1_HW7_OP_    PMIC_AUXADC_AVG_NUM_L  MIC_AUXADC_ADC_RGTLDO_VSIM1_HW8_OP_                           ADC_TRIM_CLDO_VSIM1_OP_  _BAT_PLUGIN_PCRGTLDO_VSIM1_HW8_OP_                           e Y_BAT_PLUGIN_PCRGTLDO_VSIM1_HW8_OP_    PMIC_AUXADC_AVG_NUM_L  8IC_AUXADC_AVG_RGTLDO_VSIM1_HW9_OP_                           ADC_TRIM_CLDO_VSIM1_OP_  _BAT_PLUGIN_PCRGTLDO_VSIM1_HW9_OP_                           e Y_BAT_PLUGIN_PCRGTLDO_VSIM1_HW9_OP_    PMIC_AUXADC_AVG_NUM_L  9IC_AUXADC_AVG_RGTLDO_VSIM1_HW10_OP_                          ADC_TRIM_CLDO_VSIM1_OP_  _BAT_PLUGIN_PCRGTLDO_VSIM1_HW10_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VSIM1_HW10_OP_    PMIC_AUXADC_AVG_NUM_MMn0IC_AUXADC_AVG_RGTLDO_VSIM1_HW11_OP_                          ADC_TRIM_CLDO_VSIM1_OP_  _BAT_PLUGIN_PCRGTLDO_VSIM1_HW11_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VSIM1_HW11_OP_    PMIC_AUXADC_AVG_NUM_MMnY_BAT_PLUGIN_PCRGTLDO_VSIM1_HW12_OP_                          ADC_TRIM_CLDO_VSIM1_OP_  _BAT_PLUGIN_PCRGTLDO_VSIM1_HW12_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VSIM1_HW12_OP_    PMIC_AUXADC_AVG_NUM_MMn2_BAT_PLUGIN_PCRGTLDO_VSIM1_HW13_OP_                          ADC_TRIM_CLDO_VSIM1_OP_  _BAT_PLUGIN_PCRGTLDO_VSIM1_HW13_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VSIM1_HW13_OP_    PMIC_AUXADC_AVG_NUM_MMn3MIC_AUXADC_TS_RGTLDO_VSIM1_HW14_OP_                          ADC_TRIM_CLDO_VSIM1_OP_  _BAT_PLUGIN_PCRGTLDO_VSIM1_HW14_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VSIM1_HW14_OP_    PMIC_AUXADC_AVG_NUM_MMn4_BAT_PLUGIN_PCRGTLDO_VSIM1_SW_OP_                            ADC_TRIM_CLDO_VSIM1_OP_  _BAT_PLUGIN_PCRGTLDO_VSIM1_SW_OP_                            e Y_BAT_PLUGIN_PCRGTLDO_VSIM1_SW_OP_    PMIC_AUXADC_AVG_NUM_L   Y5_BAT_PLUGIN_PCRGTLDO_VSIM1_OP_    ET_                        ADC_TRIM_CLDO_VSIM1_OP_    ET_BAT_PLUGIN_PCRGTLDO_VSIM1_OP_    ET_                        e MFMMIC_AUXADC_AVG_RGTLDO_VSIM1_OP_    ET_ PMIC_AUXADC_AVG_NUM_LB 0IC_AUXADC_AVG_RGTLDO_VSIM1_OP_   CLR              \
	IC_AUX  ADC_TRIM_CLDO_VSIM1_OP_   CLRIC_AUXADC_AVG_RGTLDO_VSIM1_OP_   CLR                         e MFMMIC_AUXADC_AVG_RGTLDO_VSIM1_OP_   CLR  PMIC_AUXADC_AVG_NUM_LB 0IC_AUXADC_AVG_RGTLDO_VSIM1_HW0_OP_CFG                        ADC_TRIM_CLDO_VSIM1_OP_CFGIC_AUXADC_AVG_RGTLDO_VSIM1_HW0_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VSIM1_HW0_OP_CFG  PMIC_AUXADC_AVG_NUM_LB0IC_AUXADC_AVG_RGTLDO_VSIM1_HW1_OP_CFG                        ADC_TRIM_CLDO_VSIM1_OP_CFGIC_AUXADC_AVG_RGTLDO_VSIM1_HW1_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VSIM1_HW1_OP_CFG  PMIC_AUXADC_AVG_NUM_L Y_BAT_PLUGIN_PCRGTLDO_VSIM1_HW2_OP_CFG                        ADC_TRIM_CLDO_VSIM1_OP_CFGIC_AUXADC_AVG_RGTLDO_VSIM1_HW2_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VSIM1_HW2_OP_CFG  PMIC_AUXADC_AVG_NUM_L 2_BAT_PLUGIN_PCRGTLDO_VSIM1_HW3_OP_CFG                        ADC_TRIM_CLDO_VSIM1_OP_CFGIC_AUXADC_AVG_RGTLDO_VSIM1_HW3_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VSIM1_HW3_OP_CFG  PMIC_AUXADC_AVG_NUM_L 3MIC_AUXADC_TS_RGTLDO_VSIM1_HW4_OP_CFG                        ADC_TRIM_CLDO_VSIM1_OP_CFGIC_AUXADC_AVG_RGTLDO_VSIM1_HW4_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VSIM1_HW4_OP_CFG  PMIC_AUXADC_AVG_NUM_L 4_BAT_PLUGIN_PCRGTLDO_VSIM1_HW5_OP_CFG                        ADC_TRIM_CLDO_VSIM1_OP_CFGIC_AUXADC_AVG_RGTLDO_VSIM1_HW5_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VSIM1_HW5_OP_CFG  PMIC_AUXADC_AVG_NUM_L 5_BAT_PLUGIN_PCRGTLDO_VSIM1_HW6_OP_CFG                        ADC_TRIM_CLDO_VSIM1_OP_CFGIC_AUXADC_AVG_RGTLDO_VSIM1_HW6_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VSIM1_HW6_OP_CFG  PMIC_AUXADC_AVG_NUM_L 6_BAT_PLUGIN_PCRGTLDO_VSIM1_HW7_OP_CFG                        ADC_TRIM_CLDO_VSIM1_OP_CFGIC_AUXADC_AVG_RGTLDO_VSIM1_HW7_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VSIM1_HW7_OP_CFG  PMIC_AUXADC_AVG_NUM_L MIC_AUXADC_ADC_RGTLDO_VSIM1_HW8_OP_CFG                        ADC_TRIM_CLDO_VSIM1_OP_CFGIC_AUXADC_AVG_RGTLDO_VSIM1_HW8_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VSIM1_HW8_OP_CFG  PMIC_AUXADC_AVG_NUM_L 8IC_AUXADC_AVG_RGTLDO_VSIM1_HW9_OP_CFG                        ADC_TRIM_CLDO_VSIM1_OP_CFGIC_AUXADC_AVG_RGTLDO_VSIM1_HW9_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VSIM1_HW9_OP_CFG  PMIC_AUXADC_AVG_NUM_L 9IC_AUXADC_AVG_RGTLDO_VSIM1_HW10_OP_CFG                       ADC_TRIM_CLDO_VSIM1_OP_CFGIC_AUXADC_AVG_RGTLDO_VSIM1_HW10_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VSIM1_HW10_OP_CFG  PMIC_AUXADC_AVG_NUM_BY0IC_AUXADC_AVG_RGTLDO_VSIM1_HW11_OP_CFG                       ADC_TRIM_CLDO_VSIM1_OP_CFGIC_AUXADC_AVG_RGTLDO_VSIM1_HW11_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VSIM1_HW11_OP_CFG  PMIC_AUXADC_AVG_NUM_BYY_BAT_PLUGIN_PCRGTLDO_VSIM1_HW12_OP_CFG                       ADC_TRIM_CLDO_VSIM1_OP_CFGIC_AUXADC_AVG_RGTLDO_VSIM1_HW12_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VSIM1_HW12_OP_CFG  PMIC_AUXADC_AVG_NUM_BY PMIC_AUXADC_BIRGTLDO_VSIM1_HW13_OP_CFG                       ADC_TRIM_CLDO_VSIM1_OP_CFGIC_AUXADC_AVG_RGTLDO_VSIM1_HW13_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VSIM1_HW13_OP_CFG  PMIC_AUXADC_AVG_NUM_BY3MIC_AUXADC_TS_RGTLDO_VSIM1_HW14_OP_CFG                       ADC_TRIM_CLDO_VSIM1_OP_CFGIC_AUXADC_AVG_RGTLDO_VSIM1_HW14_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VSIM1_HW14_OP_CFG  PMIC_AUXADC_AVG_NUM_BY4_BAT_PLUGIN_PCRGTLDO_VSIM1_SW_OP_CFG                         ADC_TRIM_CLDO_VSIM1_OP_CFGIC_AUXADC_AVG_RGTLDO_VSIM1_SW_OP_CFG                         e Y_BAT_PLUGIN_PCRGTLDO_VSIM1_SW_OP_CFG  PMIC_AUXADC_AVG_NUM_L  Y5_BAT_PLUGIN_PCRGTLDO_VSIM1_OP_CFG  ET_                       ADC_TRIM_CLDO_VSIM1_OP_CFG  ET_BAT_PLUGIN_PCRGTLDO_VSIM1_OP_CFG  ET_                       e MFMMIC_AUXADC_AVG_RGTLDO_VSIM1_OP_CFG  ET_ PMIC_AUXADC_AVG_NUM_LB0IC_AUXADC_AVG_RGTLDO_VSIM1_OP_CFG CLR              \
	IC_AU  ADC_TRIM_CLDO_VSIM1_OP_CFG CLRIC_AUXADC_AVG_RGTLDO_VSIM1_OP_CFG CLR                        e MFMMIC_AUXADC_AVG_RGTLDO_VSIM1_OP_CFG CLR  PMIC_AUXADC_AVG_NUM_LB0IC_AUXADC_AVG_RGTLDO_VSIM2_                          \       ADC_TRIM_CLDO_VSIM2_CON0IC_AUXADC_AVG_RGTLDO_VSIM2_                          xM A
A
 e Y_BAT_PLUGIN_PCRGTLDO_VSIM2_    PMIC_AUXADC_AVG_NUM_LB        0IC_AUXADC_AVG_RGTLDO_VSIM2_LP                             \  ADC_TRIM_CLDO_VSIM2_CON0IC_AUXADC_AVG_RGTLDO_VSIM2_LP                        xM A
A
 e Y_BAT_PLUGIN_PCRGTLDO_VSIM2_LP  PMIC_AUXADC_AVG_NUM_LB   

 e Y_BAT_PLUGIN_PCRGTLDO_VSIM2_STBTD                        \
	\ ADC_TRIM_CLDO_VSIM2_CONY_BAT_PLUGIN_PCRGTLDO_VSIM2_STBTD                        xM A
e 3_BAT_PLUGIN_PCRGTLDO_VSIM2_STBTD  PMIC_AUXADC_AVG_NUM_LB   

0IC_AUXADC_AVG_RGTLDO_VSIM2_ULP                             \ ADC_TRIM_CLDO_VSIM2_CONY_BAT_PLUGIN_PCRGTLDO_VSIM2_ULP                        xM A
A
e Y_BAT_PLUGIN_PCRGTLDO_VSIM2_ULP  PMIC_AUXADC_AVG_NUM_LB   

MB2_BAT_PLUGIN_PCRGTLDO_VSIM2_OCFB_                          \  ADC_TRIM_CLDO_VSIM2_CONY_BAT_PLUGIN_PCRGTLDO_VSIM2_OCFB_                          xM e Y_BAT_PLUGIN_PCRGTLDO_VSIM2_OCFB_    PMIC_AUXADC_AVG_NUM_L    4_BAT_PLUGIN_PCRGTLDO_VSIM2_OC_MODE                        \  ADC_TRIM_CLDO_VSIM2_CONY_BAT_PLUGIN_PCRGTLDO_VSIM2_OC_MODE                        x  e Y_BAT_PLUGIN_PCRGTLDO_VSIM2_OC_MODE  PMIC_AUXADC_AVG_NUM_B BBB5_BAT_PLUGIN_PCRGTLDO_VSIM2_OC_T MP_                       \  ADC_TRIM_CLDO_VSIM2_CONY_BAT_PLUGIN_PCRGTLDO_VSIM2_OC_T MP_                       xM e Y_BAT_PLUGIN_PCRGTLDO_VSIM2_OC_T MP_ PMIC_AUXADC_AVG_NUM_L___B6_BAT_PLUGIN_PCRGTLDO_VSIM2_DUMMY_LOAD_                       ADC_TRIM_CLDO_VSIM2_CONY_BAT_PLUGIN_PCRGTLDO_VSIM2_DUMMY_LOAD_                    0xMe 3_BAT_PLUGIN_PCRGTLDO_VSIM2_DUMMY_LOAD_ PMIC_AUXADC_AVG_NUM_L 8IC_AUXADC_AVG_RGTLDO_VSIM2_OP_MODE                        \  ADC_TRIM_CLDO_VSIM2_CONY_BAT_PLUGIN_PCRGTLDO_VSIM2_OP_MODE                        x  e MIC_AUXADC_ADC_RGTLDO_VSIM2_OP_MODE  PMIC_AUXADC_AVG_NUM_L___BY0IC_AUXADC_AVG_RGTLDO_VSIM2_CK  W_MODE                        ADC_TRIM_CLDO_VSIM2_CONY_BAT_PLUGIN_PCRGTLDO_VSIM2_CK  W_MODE                     0M e Y_BAT_PLUGIN_PCRGTLDO_VSIM2_CK  W_MODE  PMIC_AUXADC_AVG_NUM_MMn5_BAT_PLUGIN_PCDATVSIM2_B_                          \
	       ADC_TRIM_CLDO_VSIM2_MONIC_AUXADC_AVG_DATVSIM2_B_                          xM A
 A   e Y_BAT_PLUGIN_PCDATVSIM2_B_    PMIC_AUXADC_AVG_NUM_LB   

 e ee0IC_AUXADC_AVG_DATVSIM2_B_STB                        \
	      ADC_TRIM_CLDO_VSIM2_MONIC_AUXADC_AVG_DATVSIM2_B_STB                        xM A
 A  e Y_BAT_PLUGIN_PCDATVSIM2_B_STB  PMIC_AUXADC_AVG_NUM_LB   

 e  Y_BAT_PLUGIN_PCDATVSIM2_B_LP                              \   ADC_TRIM_CLDO_VSIM2_MONIC_AUXADC_AVG_DATVSIM2_B_LP                        xM A
 A
  e Y_BAT_PLUGIN_PCDATVSIM2_B_LP  PMIC_AUXADC_AVG_NUM_LB   

 e ee2_BAT_PLUGIN_PCDATVSIM2_L_                          \
	       ADC_TRIM_CLDO_VSIM2_MONIC_AUXADC_AVG_DATVSIM2_L_                          xM A
 A
  e Y_BAT_PLUGIN_PCDATVSIM2_L_    PMIC_AUXADC_AVG_NUM_LB   

 e ee3_BAT_PLUGIN_PCDATVSIM2_L_STB                        \
	      ADC_TRIM_CLDO_VSIM2_MONIC_AUXADC_AVG_DATVSIM2_L_STB                        xM A
 A  e Y_BAT_PLUGIN_PCDATVSIM2_L_STB  PMIC_AUXADC_AVG_NUM_LB   

 e  4_BAT_PLUGIN_PCDATVSIM2_OCFB_                          \      ADC_TRIM_CLDO_VSIM2_MONIC_AUXADC_AVG_DATVSIM2_OCFB_                          xM  A  e Y_BAT_PLUGIN_PCDATVSIM2_OCFB_    PMIC_AUXADC_AVG_NUM_L        5_BAT_PLUGIN_PCDATVSIM2_DUMMY_LOAD_                           ADC_TRIM_CLDO_VSIM2_MONIC_AUXADC_AVG_DATVSIM2_DUMMY_LOAD_                    0xM A  e 3_BAT_PLUGIN_PCDATVSIM2_DUMMY_LOAD_ PMIC_AUXADC_AVG_NUM_L     6_BAT_PLUGIN_PCRGTLDO_VSIM2_HW0_OP_                           ADC_TRIM_CLDO_VSIM2_OP_  _BAT_PLUGIN_PCRGTLDO_VSIM2_HW0_OP_                           e Y_BAT_PLUGIN_PCRGTLDO_VSIM2_HW0_OP_    PMIC_AUXADC_AVG_NUM_LB 0IC_AUXADC_AVG_RGTLDO_VSIM2_HW1_OP_                           ADC_TRIM_CLDO_VSIM2_OP_  _BAT_PLUGIN_PCRGTLDO_VSIM2_HW1_OP_                           e Y_BAT_PLUGIN_PCRGTLDO_VSIM2_HW1_OP_    PMIC_AUXADC_AVG_NUM_L  Y_BAT_PLUGIN_PCRGTLDO_VSIM2_HW2_OP_                           ADC_TRIM_CLDO_VSIM2_OP_  _BAT_PLUGIN_PCRGTLDO_VSIM2_HW2_OP_                           e Y_BAT_PLUGIN_PCRGTLDO_VSIM2_HW2_OP_    PMIC_AUXADC_AVG_NUM_L  2_BAT_PLUGIN_PCRGTLDO_VSIM2_HW3_OP_                           ADC_TRIM_CLDO_VSIM2_OP_  _BAT_PLUGIN_PCRGTLDO_VSIM2_HW3_OP_                           e Y_BAT_PLUGIN_PCRGTLDO_VSIM2_HW3_OP_    PMIC_AUXADC_AVG_NUM_L  3MIC_AUXADC_TS_RGTLDO_VSIM2_HW4_OP_                           ADC_TRIM_CLDO_VSIM2_OP_  _BAT_PLUGIN_PCRGTLDO_VSIM2_HW4_OP_                           e Y_BAT_PLUGIN_PCRGTLDO_VSIM2_HW4_OP_    PMIC_AUXADC_AVG_NUM_L  4_BAT_PLUGIN_PCRGTLDO_VSIM2_HW5_OP_                           ADC_TRIM_CLDO_VSIM2_OP_  _BAT_PLUGIN_PCRGTLDO_VSIM2_HW5_OP_                           e Y_BAT_PLUGIN_PCRGTLDO_VSIM2_HW5_OP_    PMIC_AUXADC_AVG_NUM_L  5_BAT_PLUGIN_PCRGTLDO_VSIM2_HW6_OP_                           ADC_TRIM_CLDO_VSIM2_OP_  _BAT_PLUGIN_PCRGTLDO_VSIM2_HW6_OP_                           e Y_BAT_PLUGIN_PCRGTLDO_VSIM2_HW6_OP_    PMIC_AUXADC_AVG_NUM_L  6_BAT_PLUGIN_PCRGTLDO_VSIM2_HW7_OP_                           ADC_TRIM_CLDO_VSIM2_OP_  _BAT_PLUGIN_PCRGTLDO_VSIM2_HW7_OP_                           e Y_BAT_PLUGIN_PCRGTLDO_VSIM2_HW7_OP_    PMIC_AUXADC_AVG_NUM_L  MIC_AUXADC_ADC_RGTLDO_VSIM2_HW8_OP_                           ADC_TRIM_CLDO_VSIM2_OP_  _BAT_PLUGIN_PCRGTLDO_VSIM2_HW8_OP_                           e Y_BAT_PLUGIN_PCRGTLDO_VSIM2_HW8_OP_    PMIC_AUXADC_AVG_NUM_L  8IC_AUXADC_AVG_RGTLDO_VSIM2_HW9_OP_                           ADC_TRIM_CLDO_VSIM2_OP_  _BAT_PLUGIN_PCRGTLDO_VSIM2_HW9_OP_                           e Y_BAT_PLUGIN_PCRGTLDO_VSIM2_HW9_OP_    PMIC_AUXADC_AVG_NUM_L  9IC_AUXADC_AVG_RGTLDO_VSIM2_HW10_OP_                          ADC_TRIM_CLDO_VSIM2_OP_  _BAT_PLUGIN_PCRGTLDO_VSIM2_HW10_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VSIM2_HW10_OP_    PMIC_AUXADC_AVG_NUM_MMn0IC_AUXADC_AVG_RGTLDO_VSIM2_HW11_OP_                          ADC_TRIM_CLDO_VSIM2_OP_  _BAT_PLUGIN_PCRGTLDO_VSIM2_HW11_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VSIM2_HW11_OP_    PMIC_AUXADC_AVG_NUM_MMnY_BAT_PLUGIN_PCRGTLDO_VSIM2_HW12_OP_                          ADC_TRIM_CLDO_VSIM2_OP_  _BAT_PLUGIN_PCRGTLDO_VSIM2_HW12_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VSIM2_HW12_OP_    PMIC_AUXADC_AVG_NUM_MMn2_BAT_PLUGIN_PCRGTLDO_VSIM2_HW13_OP_                          ADC_TRIM_CLDO_VSIM2_OP_  _BAT_PLUGIN_PCRGTLDO_VSIM2_HW13_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VSIM2_HW13_OP_    PMIC_AUXADC_AVG_NUM_MMn3MIC_AUXADC_TS_RGTLDO_VSIM2_HW14_OP_                          ADC_TRIM_CLDO_VSIM2_OP_  _BAT_PLUGIN_PCRGTLDO_VSIM2_HW14_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VSIM2_HW14_OP_    PMIC_AUXADC_AVG_NUM_MMn4_BAT_PLUGIN_PCRGTLDO_VSIM2_SW_OP_                            ADC_TRIM_CLDO_VSIM2_OP_  _BAT_PLUGIN_PCRGTLDO_VSIM2_SW_OP_                            e Y_BAT_PLUGIN_PCRGTLDO_VSIM2_SW_OP_    PMIC_AUXADC_AVG_NUM_L   Y5_BAT_PLUGIN_PCRGTLDO_VSIM2_OP_    ET_                        ADC_TRIM_CLDO_VSIM2_OP_    ET_BAT_PLUGIN_PCRGTLDO_VSIM2_OP_    ET_                        e MFMMIC_AUXADC_AVG_RGTLDO_VSIM2_OP_    ET_ PMIC_AUXADC_AVG_NUM_LB 0IC_AUXADC_AVG_RGTLDO_VSIM2_OP_   CLR              \
	IC_AUX  ADC_TRIM_CLDO_VSIM2_OP_   CLRIC_AUXADC_AVG_RGTLDO_VSIM2_OP_   CLR                         e MFMMIC_AUXADC_AVG_RGTLDO_VSIM2_OP_   CLR  PMIC_AUXADC_AVG_NUM_LB 0IC_AUXADC_AVG_RGTLDO_VSIM2_HW0_OP_CFG                        ADC_TRIM_CLDO_VSIM2_OP_CFGIC_AUXADC_AVG_RGTLDO_VSIM2_HW0_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VSIM2_HW0_OP_CFG  PMIC_AUXADC_AVG_NUM_LB0IC_AUXADC_AVG_RGTLDO_VSIM2_HW1_OP_CFG                        ADC_TRIM_CLDO_VSIM2_OP_CFGIC_AUXADC_AVG_RGTLDO_VSIM2_HW1_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VSIM2_HW1_OP_CFG  PMIC_AUXADC_AVG_NUM_L Y_BAT_PLUGIN_PCRGTLDO_VSIM2_HW2_OP_CFG                        ADC_TRIM_CLDO_VSIM2_OP_CFGIC_AUXADC_AVG_RGTLDO_VSIM2_HW2_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VSIM2_HW2_OP_CFG  PMIC_AUXADC_AVG_NUM_L 2_BAT_PLUGIN_PCRGTLDO_VSIM2_HW3_OP_CFG                        ADC_TRIM_CLDO_VSIM2_OP_CFGIC_AUXADC_AVG_RGTLDO_VSIM2_HW3_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VSIM2_HW3_OP_CFG  PMIC_AUXADC_AVG_NUM_L 3MIC_AUXADC_TS_RGTLDO_VSIM2_HW4_OP_CFG                        ADC_TRIM_CLDO_VSIM2_OP_CFGIC_AUXADC_AVG_RGTLDO_VSIM2_HW4_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VSIM2_HW4_OP_CFG  PMIC_AUXADC_AVG_NUM_L 4_BAT_PLUGIN_PCRGTLDO_VSIM2_HW5_OP_CFG                        ADC_TRIM_CLDO_VSIM2_OP_CFGIC_AUXADC_AVG_RGTLDO_VSIM2_HW5_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VSIM2_HW5_OP_CFG  PMIC_AUXADC_AVG_NUM_L 5_BAT_PLUGIN_PCRGTLDO_VSIM2_HW6_OP_CFG                        ADC_TRIM_CLDO_VSIM2_OP_CFGIC_AUXADC_AVG_RGTLDO_VSIM2_HW6_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VSIM2_HW6_OP_CFG  PMIC_AUXADC_AVG_NUM_L 6_BAT_PLUGIN_PCRGTLDO_VSIM2_HW7_OP_CFG                        ADC_TRIM_CLDO_VSIM2_OP_CFGIC_AUXADC_AVG_RGTLDO_VSIM2_HW7_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VSIM2_HW7_OP_CFG  PMIC_AUXADC_AVG_NUM_L MIC_AUXADC_ADC_RGTLDO_VSIM2_HW8_OP_CFG                        ADC_TRIM_CLDO_VSIM2_OP_CFGIC_AUXADC_AVG_RGTLDO_VSIM2_HW8_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VSIM2_HW8_OP_CFG  PMIC_AUXADC_AVG_NUM_L 8IC_AUXADC_AVG_RGTLDO_VSIM2_HW9_OP_CFG                        ADC_TRIM_CLDO_VSIM2_OP_CFGIC_AUXADC_AVG_RGTLDO_VSIM2_HW9_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VSIM2_HW9_OP_CFG  PMIC_AUXADC_AVG_NUM_L 9IC_AUXADC_AVG_RGTLDO_VSIM2_HW10_OP_CFG                       ADC_TRIM_CLDO_VSIM2_OP_CFGIC_AUXADC_AVG_RGTLDO_VSIM2_HW10_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VSIM2_HW10_OP_CFG  PMIC_AUXADC_AVG_NUM_BY0IC_AUXADC_AVG_RGTLDO_VSIM2_HW11_OP_CFG                       ADC_TRIM_CLDO_VSIM2_OP_CFGIC_AUXADC_AVG_RGTLDO_VSIM2_HW11_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VSIM2_HW11_OP_CFG  PMIC_AUXADC_AVG_NUM_BYY_BAT_PLUGIN_PCRGTLDO_VSIM2_HW12_OP_CFG                       ADC_TRIM_CLDO_VSIM2_OP_CFGIC_AUXADC_AVG_RGTLDO_VSIM2_HW12_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VSIM2_HW12_OP_CFG  PMIC_AUXADC_AVG_NUM_BY PMIC_AUXADC_BIRGTLDO_VSIM2_HW13_OP_CFG                       ADC_TRIM_CLDO_VSIM2_OP_CFGIC_AUXADC_AVG_RGTLDO_VSIM2_HW13_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VSIM2_HW13_OP_CFG  PMIC_AUXADC_AVG_NUM_BY3MIC_AUXADC_TS_RGTLDO_VSIM2_HW14_OP_CFG                       ADC_TRIM_CLDO_VSIM2_OP_CFGIC_AUXADC_AVG_RGTLDO_VSIM2_HW14_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VSIM2_HW14_OP_CFG  PMIC_AUXADC_AVG_NUM_BY4_BAT_PLUGIN_PCRGTLDO_VSIM2_SW_OP_CFG                         ADC_TRIM_CLDO_VSIM2_OP_CFGIC_AUXADC_AVG_RGTLDO_VSIM2_SW_OP_CFG                         e Y_BAT_PLUGIN_PCRGTLDO_VSIM2_SW_OP_CFG  PMIC_AUXADC_AVG_NUM_L  Y5_BAT_PLUGIN_PCRGTLDO_VSIM2_OP_CFG  ET_                       ADC_TRIM_CLDO_VSIM2_OP_CFG  ET_BAT_PLUGIN_PCRGTLDO_VSIM2_OP_CFG  ET_                       e MFMMIC_AUXADC_AVG_RGTLDO_VSIM2_OP_CFG  ET_ PMIC_AUXADC_AVG_NUM_LB0IC_AUXADC_AVG_RGTLDO_VSIM2_OP_CFG CLR              \
	IC_AU  ADC_TRIM_CLDO_VSIM2_OP_CFG CLRIC_AUXADC_AVG_RGTLDO_VSIM2_OP_CFG CLR                        e MFMMIC_AUXADC_AVG_RGTLDO_VSIM2_OP_CFG CLR  PMIC_AUXADC_AVG_NUM_LB0IC_AUXADC_AVG_LDO_GNR3_ANA_ID                        \
	\ U  ADC_TRIM_CLDO_GNR3_DSN_IDIC_AUXADC_AVG_LDO_GNR3_ANA_ID                        xM A
A
 e MMIC_AUXADC_AVG_LDO_GNR3_ANA_ID  PMIC_AUXADC_AVG_NUM_LB        0IC_AUXADC_AVG_LDO_GNR3_DIG_ID                        \
	\ U  ADC_TRIM_CLDO_GNR3_DSN_IDIC_AUXADC_AVG_LDO_GNR3_DIG_ID                        xM A
A
 e MMIC_AUXADC_AVG_LDO_GNR3_DIG_ID  PMIC_AUXADC_AVG_NUM_LB        8IC_AUXADC_AVG_LDO_GNR3_ANA_MINOR_REV                         ADC_TRIM_CLDO_GNR3_DSN_REV0IC_AUXADC_AVG_LDO_GNR3_ANA_MINOR_REV                         e MIC_AUXADC_AVG_LDO_GNR3_ANA_MINOR_REV  PMIC_AUXADC_AVG_NUM_LB 0IC_AUXADC_AVG_LDO_GNR3_ANA_MAJOR_REV                         ADC_TRIM_CLDO_GNR3_DSN_REV0IC_AUXADC_AVG_LDO_GNR3_ANA_MAJOR_REV                         e MIC_AUXADC_AVG_LDO_GNR3_ANA_MAJOR_REV  PMIC_AUXADC_AVG_NUM_L  4_BAT_PLUGIN_PCLDO_GNR3_DIG_MINOR_REV                         ADC_TRIM_CLDO_GNR3_DSN_REV0IC_AUXADC_AVG_LDO_GNR3_DIG_MINOR_REV                         e MIC_AUXADC_AVG_LDO_GNR3_DIG_MINOR_REV  PMIC_AUXADC_AVG_NUM_L  8IC_AUXADC_AVG_LDO_GNR3_DIG_MAJOR_REV                         ADC_TRIM_CLDO_GNR3_DSN_REV0IC_AUXADC_AVG_LDO_GNR3_DIG_MAJOR_REV                         e MIC_AUXADC_AVG_LDO_GNR3_DIG_MAJOR_REV  PMIC_AUXADC_AVG_NUM_L  Y PMIC_AUXADC_BILDO_GNR3_DSN_CBS                        \      ADC_TRIM_CLDO_GNR3_DSN_DBIPMIC_AUXADC_BILDO_GNR3_DSN_CBS                        xM  A  e 3PMIC_AUXADC_BILDO_GNR3_DSN_CBS  PMIC_AUXADC_AVG_NUM_LB       0IC_AUXADC_AVG_LDO_GNR3_DSN_BIX                        \      ADC_TRIM_CLDO_GNR3_DSN_DBIPMIC_AUXADC_BILDO_GNR3_DSN_BIX                        xM  A  e 3PMIC_AUXADC_BILDO_GNR3_DSN_BIX  PMIC_AUXADC_AVG_NUM_LB   

MB2_BAT_PLUGIN_PCLDO_GNR3_DSN_ESP                             \ ADC_TRIM_CLDO_GNR3_DSN_DBIPMIC_AUXADC_BILDO_GNR3_DSN_ESP                        xM  A  e MMIC_AUXADC_AVG_LDO_GNR3_DSN_ESP  PMIC_AUXADC_AVG_NUM_LB   

MB8IC_AUXADC_AVG_LDO_GNR3_DSN_FPI                             \ ADC_TRIM_CLDO_GNR3_DSN_DXIPMIC_AUXADC_BILDO_GNR3_DSN_FPI                        xM  A  e MMIC_AUXADC_AVG_LDO_GNR3_DSN_FPI  PMIC_AUXADC_AVG_NUM_LB       0IC_AUXADC_AVG_RGTLDO_VUSB_   0                        \      ADC_TRIM_CLDO_VUSB_CON0IC_AUXADC_AVG_RGTLDO_VUSB_   0                        xM A
A
e Y_BAT_PLUGIN_PCRGTLDO_VUSB_   0  PMIC_AUXADC_AVG_NUM_LB       0IC_AUXADC_AVG_RGTLDO_VUSB_LP                              \  ADC_TRIM_CLDO_VUSB_CON0IC_AUXADC_AVG_RGTLDO_VUSB_LP                        xM A
 A
 e Y_BAT_PLUGIN_PCRGTLDO_VUSB_LP  PMIC_AUXADC_AVG_NUM_LB   

 e eY_BAT_PLUGIN_PCRGTLDO_VUSB_STBTD                        \
	\  ADC_TRIM_CLDO_VUSB_CONY_BAT_PLUGIN_PCRGTLDO_VUSB_STBTD                        xM A
 e 3_BAT_PLUGIN_PCRGTLDO_VUSB_STBTD  PMIC_AUXADC_AVG_NUM_LB   

 0IC_AUXADC_AVG_RGTLDO_VUSB_ULP                             \  ADC_TRIM_CLDO_VUSB_CONY_BAT_PLUGIN_PCRGTLDO_VUSB_ULP                        xM A
A
 e Y_BAT_PLUGIN_PCRGTLDO_VUSB_ULP  PMIC_AUXADC_AVG_NUM_LB   

MB 2_BAT_PLUGIN_PCRGTLDO_VUSB_OCFB_                          \   ADC_TRIM_CLDO_VUSB_CONY_BAT_PLUGIN_PCRGTLDO_VUSB_OCFB_                          xM  e Y_BAT_PLUGIN_PCRGTLDO_VUSB_OCFB_    PMIC_AUXADC_AVG_NUM_L     4_BAT_PLUGIN_PCRGTLDO_VUSB_OC_MODE                        \   ADC_TRIM_CLDO_VUSB_CONY_BAT_PLUGIN_PCRGTLDO_VUSB_OC_MODE                        x   e Y_BAT_PLUGIN_PCRGTLDO_VUSB_OC_MODE  PMIC_AUXADC_AVG_NUM_L___B 5_BAT_PLUGIN_PCRGTLDO_VUSB_OC_T MP_                       \   ADC_TRIM_CLDO_VUSB_CONY_BAT_PLUGIN_PCRGTLDO_VUSB_OC_T MP_                       xM  e Y_BAT_PLUGIN_PCRGTLDO_VUSB_OC_T MP_ PMIC_AUXADC_AVG_NUM_L___B 6_BAT_PLUGIN_PCRGTLDO_VUSB_DUMMY_LOAD_                        ADC_TRIM_CLDO_VUSB_CONY_BAT_PLUGIN_PCRGTLDO_VUSB_DUMMY_LOAD_                    0xM e 3_BAT_PLUGIN_PCRGTLDO_VUSB_DUMMY_LOAD_ PMIC_AUXADC_AVG_NUM_L  8IC_AUXADC_AVG_RGTLDO_VUSB_OP_MODE                        \   ADC_TRIM_CLDO_VUSB_CONY_BAT_PLUGIN_PCRGTLDO_VUSB_OP_MODE                        x   e MIC_AUXADC_ADC_RGTLDO_VUSB_OP_MODE  PMIC_AUXADC_AVG_NUM_L___B Y0IC_AUXADC_AVG_RGTLDO_VUSB_CK  W_MODE                         ADC_TRIM_CLDO_VUSB_CONY_BAT_PLUGIN_PCRGTLDO_VUSB_CK  W_MODE                     0M  e Y_BAT_PLUGIN_PCRGTLDO_VUSB_CK  W_MODE  PMIC_AUXADC_AVG_NUM_MMMn5_BAT_PLUGIN_PCDATVUSB_B_                          \
	        ADC_TRIM_CLDO_VUSB_MONIC_AUXADC_AVG_DATVUSB_B_                          xM A
 A
   e Y_BAT_PLUGIN_PCDATVUSB_B_    PMIC_AUXADC_AVG_NUM_LB   

 e eee0IC_AUXADC_AVG_DATVUSB_B_STB                        \
	       ADC_TRIM_CLDO_VUSB_MONIC_AUXADC_AVG_DATVUSB_B_STB                        xM A
 A   e Y_BAT_PLUGIN_PCDATVUSB_B_STB  PMIC_AUXADC_AVG_NUM_LB   

 e   Y_BAT_PLUGIN_PCDATVUSB_B_LP                              \    ADC_TRIM_CLDO_VUSB_MONIC_AUXADC_AVG_DATVUSB_B_LP                        xM A
 A
   e Y_BAT_PLUGIN_PCDATVUSB_B_LP  PMIC_AUXADC_AVG_NUM_LB   

 e eee2_BAT_PLUGIN_PCDATVUSB_L_                          \
	        ADC_TRIM_CLDO_VUSB_MONIC_AUXADC_AVG_DATVUSB_L_                          xM A
 A
   e Y_BAT_PLUGIN_PCDATVUSB_L_    PMIC_AUXADC_AVG_NUM_LB   

 e eee3_BAT_PLUGIN_PCDATVUSB_L_STB                        \
	       ADC_TRIM_CLDO_VUSB_MONIC_AUXADC_AVG_DATVUSB_L_STB                        xM A
 A   e Y_BAT_PLUGIN_PCDATVUSB_L_STB  PMIC_AUXADC_AVG_NUM_LB   

 e   4_BAT_PLUGIN_PCDATVUSB_OCFB_                          \       ADC_TRIM_CLDO_VUSB_MONIC_AUXADC_AVG_DATVUSB_OCFB_                          xM  A   e Y_BAT_PLUGIN_PCDATVUSB_OCFB_    PMIC_AUXADC_AVG_NUM_L         5_BAT_PLUGIN_PCDATVUSB_DUMMY_LOAD_                            ADC_TRIM_CLDO_VUSB_MONIC_AUXADC_AVG_DATVUSB_DUMMY_LOAD_                    0xM A   e 3_BAT_PLUGIN_PCDATVUSB_DUMMY_LOAD_ PMIC_AUXADC_AVG_NUM_L      6_BAT_PLUGIN_PCRGTLDO_VUSB_HW0_OP_                            ADC_TRIM_CLDO_VUSB_OP_  _BAT_PLUGIN_PCRGTLDO_VUSB_HW0_OP_                            e Y_BAT_PLUGIN_PCRGTLDO_VUSB_HW0_OP_    PMIC_AUXADC_AVG_NUM_L   0IC_AUXADC_AVG_RGTLDO_VUSB_HW1_OP_                            ADC_TRIM_CLDO_VUSB_OP_  _BAT_PLUGIN_PCRGTLDO_VUSB_HW1_OP_                            e Y_BAT_PLUGIN_PCRGTLDO_VUSB_HW1_OP_    PMIC_AUXADC_AVG_NUM_L  eY_BAT_PLUGIN_PCRGTLDO_VUSB_HW2_OP_                            ADC_TRIM_CLDO_VUSB_OP_  _BAT_PLUGIN_PCRGTLDO_VUSB_HW2_OP_                            e Y_BAT_PLUGIN_PCRGTLDO_VUSB_HW2_OP_    PMIC_AUXADC_AVG_NUM_L   2_BAT_PLUGIN_PCRGTLDO_VUSB_HW3_OP_                            ADC_TRIM_CLDO_VUSB_OP_  _BAT_PLUGIN_PCRGTLDO_VUSB_HW3_OP_                            e Y_BAT_PLUGIN_PCRGTLDO_VUSB_HW3_OP_    PMIC_AUXADC_AVG_NUM_L   3MIC_AUXADC_TS_RGTLDO_VUSB_HW4_OP_                            ADC_TRIM_CLDO_VUSB_OP_  _BAT_PLUGIN_PCRGTLDO_VUSB_HW4_OP_                            e Y_BAT_PLUGIN_PCRGTLDO_VUSB_HW4_OP_    PMIC_AUXADC_AVG_NUM_L   4_BAT_PLUGIN_PCRGTLDO_VUSB_HW5_OP_                            ADC_TRIM_CLDO_VUSB_OP_  _BAT_PLUGIN_PCRGTLDO_VUSB_HW5_OP_                            e Y_BAT_PLUGIN_PCRGTLDO_VUSB_HW5_OP_    PMIC_AUXADC_AVG_NUM_L   5_BAT_PLUGIN_PCRGTLDO_VUSB_HW6_OP_                            ADC_TRIM_CLDO_VUSB_OP_  _BAT_PLUGIN_PCRGTLDO_VUSB_HW6_OP_                            e Y_BAT_PLUGIN_PCRGTLDO_VUSB_HW6_OP_    PMIC_AUXADC_AVG_NUM_L   6_BAT_PLUGIN_PCRGTLDO_VUSB_HW7_OP_                            ADC_TRIM_CLDO_VUSB_OP_  _BAT_PLUGIN_PCRGTLDO_VUSB_HW7_OP_                            e Y_BAT_PLUGIN_PCRGTLDO_VUSB_HW7_OP_    PMIC_AUXADC_AVG_NUM_L   MIC_AUXADC_ADC_RGTLDO_VUSB_HW8_OP_                            ADC_TRIM_CLDO_VUSB_OP_  _BAT_PLUGIN_PCRGTLDO_VUSB_HW8_OP_                            e Y_BAT_PLUGIN_PCRGTLDO_VUSB_HW8_OP_    PMIC_AUXADC_AVG_NUM_L   8IC_AUXADC_AVG_RGTLDO_VUSB_HW9_OP_                            ADC_TRIM_CLDO_VUSB_OP_  _BAT_PLUGIN_PCRGTLDO_VUSB_HW9_OP_                            e Y_BAT_PLUGIN_PCRGTLDO_VUSB_HW9_OP_    PMIC_AUXADC_AVG_NUM_L   9IC_AUXADC_AVG_RGTLDO_VUSB_HW10_OP_                           ADC_TRIM_CLDO_VUSB_OP_  _BAT_PLUGIN_PCRGTLDO_VUSB_HW10_OP_                           e Y_BAT_PLUGIN_PCRGTLDO_VUSB_HW10_OP_    PMIC_AUXADC_AVG_NUM_MMMn0IC_AUXADC_AVG_RGTLDO_VUSB_HW11_OP_                           ADC_TRIM_CLDO_VUSB_OP_  _BAT_PLUGIN_PCRGTLDO_VUSB_HW11_OP_                           e Y_BAT_PLUGIN_PCRGTLDO_VUSB_HW11_OP_    PMIC_AUXADC_AVG_NUM_MMMnY_BAT_PLUGIN_PCRGTLDO_VUSB_HW12_OP_                           ADC_TRIM_CLDO_VUSB_OP_  _BAT_PLUGIN_PCRGTLDO_VUSB_HW12_OP_                           e Y_BAT_PLUGIN_PCRGTLDO_VUSB_HW12_OP_    PMIC_AUXADC_AVG_NUM_L  Y PMIC_AUXADC_BIRGTLDO_VUSB_HW13_OP_                           ADC_TRIM_CLDO_VUSB_OP_  _BAT_PLUGIN_PCRGTLDO_VUSB_HW13_OP_                           e Y_BAT_PLUGIN_PCRGTLDO_VUSB_HW13_OP_    PMIC_AUXADC_AVG_NUM_L  Y3MIC_AUXADC_TS_RGTLDO_VUSB_HW14_OP_                           ADC_TRIM_CLDO_VUSB_OP_  _BAT_PLUGIN_PCRGTLDO_VUSB_HW14_OP_                           e Y_BAT_PLUGIN_PCRGTLDO_VUSB_HW14_OP_    PMIC_AUXADC_AVG_NUM_L  Y4_BAT_PLUGIN_PCRGTLDO_VUSB_SW_OP_                             ADC_TRIM_CLDO_VUSB_OP_  _BAT_PLUGIN_PCRGTLDO_VUSB_SW_OP_                             e Y_BAT_PLUGIN_PCRGTLDO_VUSB_SW_OP_    PMIC_AUXADC_AVG_NUM_L    Y5_BAT_PLUGIN_PCRGTLDO_VUSB_OP_    ET_                         ADC_TRIM_CLDO_VUSB_OP_    ET_BAT_PLUGIN_PCRGTLDO_VUSB_OP_    ET_                         e MFMMIC_AUXADC_AVG_RGTLDO_VUSB_OP_    ET_ PMIC_AUXADC_AVG_NUM_L   0IC_AUXADC_AVG_RGTLDO_VUSB_OP_   CLR              \
	IC_AUX   ADC_TRIM_CLDO_VUSB_OP_   CLRIC_AUXADC_AVG_RGTLDO_VUSB_OP_   CLR                          e MFMMIC_AUXADC_AVG_RGTLDO_VUSB_OP_   CLR  PMIC_AUXADC_AVG_NUM_LB  0IC_AUXADC_AVG_RGTLDO_VUSB_HW0_OP_CFG                         ADC_TRIM_CLDO_VUSB_OP_CFGIC_AUXADC_AVG_RGTLDO_VUSB_HW0_OP_CFG                         e Y_BAT_PLUGIN_PCRGTLDO_VUSB_HW0_OP_CFG  PMIC_AUXADC_AVG_NUM_LB 0IC_AUXADC_AVG_RGTLDO_VUSB_HW1_OP_CFG                         ADC_TRIM_CLDO_VUSB_OP_CFGIC_AUXADC_AVG_RGTLDO_VUSB_HW1_OP_CFG                         e Y_BAT_PLUGIN_PCRGTLDO_VUSB_HW1_OP_CFG  PMIC_AUXADC_AVG_NUM_L  Y_BAT_PLUGIN_PCRGTLDO_VUSB_HW2_OP_CFG                         ADC_TRIM_CLDO_VUSB_OP_CFGIC_AUXADC_AVG_RGTLDO_VUSB_HW2_OP_CFG                         e Y_BAT_PLUGIN_PCRGTLDO_VUSB_HW2_OP_CFG  PMIC_AUXADC_AVG_NUM_L  2_BAT_PLUGIN_PCRGTLDO_VUSB_HW3_OP_CFG                         ADC_TRIM_CLDO_VUSB_OP_CFGIC_AUXADC_AVG_RGTLDO_VUSB_HW3_OP_CFG                         e Y_BAT_PLUGIN_PCRGTLDO_VUSB_HW3_OP_CFG  PMIC_AUXADC_AVG_NUM_L  3MIC_AUXADC_TS_RGTLDO_VUSB_HW4_OP_CFG                         ADC_TRIM_CLDO_VUSB_OP_CFGIC_AUXADC_AVG_RGTLDO_VUSB_HW4_OP_CFG                         e Y_BAT_PLUGIN_PCRGTLDO_VUSB_HW4_OP_CFG  PMIC_AUXADC_AVG_NUM_L  4_BAT_PLUGIN_PCRGTLDO_VUSB_HW5_OP_CFG                         ADC_TRIM_CLDO_VUSB_OP_CFGIC_AUXADC_AVG_RGTLDO_VUSB_HW5_OP_CFG                         e Y_BAT_PLUGIN_PCRGTLDO_VUSB_HW5_OP_CFG  PMIC_AUXADC_AVG_NUM_L  5_BAT_PLUGIN_PCRGTLDO_VUSB_HW6_OP_CFG                         ADC_TRIM_CLDO_VUSB_OP_CFGIC_AUXADC_AVG_RGTLDO_VUSB_HW6_OP_CFG                         e Y_BAT_PLUGIN_PCRGTLDO_VUSB_HW6_OP_CFG  PMIC_AUXADC_AVG_NUM_L  6_BAT_PLUGIN_PCRGTLDO_VUSB_HW7_OP_CFG                         ADC_TRIM_CLDO_VUSB_OP_CFGIC_AUXADC_AVG_RGTLDO_VUSB_HW7_OP_CFG                         e Y_BAT_PLUGIN_PCRGTLDO_VUSB_HW7_OP_CFG  PMIC_AUXADC_AVG_NUM_L  MIC_AUXADC_ADC_RGTLDO_VUSB_HW8_OP_CFG                         ADC_TRIM_CLDO_VUSB_OP_CFGIC_AUXADC_AVG_RGTLDO_VUSB_HW8_OP_CFG                         e Y_BAT_PLUGIN_PCRGTLDO_VUSB_HW8_OP_CFG  PMIC_AUXADC_AVG_NUM_L  8IC_AUXADC_AVG_RGTLDO_VUSB_HW9_OP_CFG                         ADC_TRIM_CLDO_VUSB_OP_CFGIC_AUXADC_AVG_RGTLDO_VUSB_HW9_OP_CFG                         e Y_BAT_PLUGIN_PCRGTLDO_VUSB_HW9_OP_CFG  PMIC_AUXADC_AVG_NUM_L  9IC_AUXADC_AVG_RGTLDO_VUSB_HW10_OP_CFG                        ADC_TRIM_CLDO_VUSB_OP_CFGIC_AUXADC_AVG_RGTLDO_VUSB_HW10_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VUSB_HW10_OP_CFG  PMIC_AUXADC_AVG_NUM_MMn0IC_AUXADC_AVG_RGTLDO_VUSB_HW11_OP_CFG                        ADC_TRIM_CLDO_VUSB_OP_CFGIC_AUXADC_AVG_RGTLDO_VUSB_HW11_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VUSB_HW11_OP_CFG  PMIC_AUXADC_AVG_NUM_MMnY_BAT_PLUGIN_PCRGTLDO_VUSB_HW12_OP_CFG                        ADC_TRIM_CLDO_VUSB_OP_CFGIC_AUXADC_AVG_RGTLDO_VUSB_HW12_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VUSB_HW12_OP_CFG  PMIC_AUXADC_AVG_NUM_MMn2_BAT_PLUGIN_PCRGTLDO_VUSB_HW13_OP_CFG                        ADC_TRIM_CLDO_VUSB_OP_CFGIC_AUXADC_AVG_RGTLDO_VUSB_HW13_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VUSB_HW13_OP_CFG  PMIC_AUXADC_AVG_NUM_MMn3MIC_AUXADC_TS_RGTLDO_VUSB_HW14_OP_CFG                        ADC_TRIM_CLDO_VUSB_OP_CFGIC_AUXADC_AVG_RGTLDO_VUSB_HW14_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VUSB_HW14_OP_CFG  PMIC_AUXADC_AVG_NUM_MMn4_BAT_PLUGIN_PCRGTLDO_VUSB_SW_OP_CFG                          ADC_TRIM_CLDO_VUSB_OP_CFGIC_AUXADC_AVG_RGTLDO_VUSB_SW_OP_CFG                          e Y_BAT_PLUGIN_PCRGTLDO_VUSB_SW_OP_CFG  PMIC_AUXADC_AVG_NUM_L   Y5_BAT_PLUGIN_PCRGTLDO_VUSB_OP_CFG  ET_                        ADC_TRIM_CLDO_VUSB_OP_CFG  ET_BAT_PLUGIN_PCRGTLDO_VUSB_OP_CFG  ET_                        e MFMMIC_AUXADC_AVG_RGTLDO_VUSB_OP_CFG  ET_ PMIC_AUXADC_AVG_NUM_LB 0IC_AUXADC_AVG_RGTLDO_VUSB_OP_CFG CLR              \
	IC_AU   ADC_TRIM_CLDO_VUSB_OP_CFG CLRIC_AUXADC_AVG_RGTLDO_VUSB_OP_CFG CLR                         e MFMMIC_AUXADC_AVG_RGTLDO_VUSB_OP_CFG CLR  PMIC_AUXADC_AVG_NUM_LB 0IC_AUXADC_AVG_RGTLDO_VUSB_   1                        \      ADC_TRIM_CLDO_VUSB_MULTI_SWIC_AUXADC_AVG_RGTLDO_VUSB_   1                        xM A
A
e Y_BAT_PLUGIN_PCRGTLDO_VUSB_   1  PMIC_AUXADC_AVG_NUM_L        Y5_BAT_PLUGIN_PCRGTLDO_VRFCK_                          \       ADC_TRIM_CLDO_VRFCK_CON0IC_AUXADC_AVG_RGTLDO_VRFCK_                          xM A
A
 e Y_BAT_PLUGIN_PCRGTLDO_VRFCK_    PMIC_AUXADC_AVG_NUM_LB        0IC_AUXADC_AVG_RGTLDO_VRFCK_LP                             \  ADC_TRIM_CLDO_VRFCK_CON0IC_AUXADC_AVG_RGTLDO_VRFCK_LP                        xM A
A
 e Y_BAT_PLUGIN_PCRGTLDO_VRFCK_LP  PMIC_AUXADC_AVG_NUM_LB   

 e Y_BAT_PLUGIN_PCRGTLDO_VRFCK_STBTD                        \
	\ ADC_TRIM_CLDO_VRFCK_CONY_BAT_PLUGIN_PCRGTLDO_VRFCK_STBTD                        xM A
e 3_BAT_PLUGIN_PCRGTLDO_VRFCK_STBTD  PMIC_AUXADC_AVG_NUM_LB   

0IC_AUXADC_AVG_RGTLDO_VRFCK_ULP                             \ ADC_TRIM_CLDO_VRFCK_CONY_BAT_PLUGIN_PCRGTLDO_VRFCK_ULP                        xM A
A
e Y_BAT_PLUGIN_PCRGTLDO_VRFCK_ULP  PMIC_AUXADC_AVG_NUM_LB   

MB2_BAT_PLUGIN_PCRGTLDO_VRFCK_OCFB_                          \  ADC_TRIM_CLDO_VRFCK_CONY_BAT_PLUGIN_PCRGTLDO_VRFCK_OCFB_                          xM e Y_BAT_PLUGIN_PCRGTLDO_VRFCK_OCFB_    PMIC_AUXADC_AVG_NUM_L    4_BAT_PLUGIN_PCRGTLDO_VRFCK_OC_MODE                        \  ADC_TRIM_CLDO_VRFCK_CONY_BAT_PLUGIN_PCRGTLDO_VRFCK_OC_MODE                        x  e Y_BAT_PLUGIN_PCRGTLDO_VRFCK_OC_MODE  PMIC_AUXADC_AVG_NUM_B BBB5_BAT_PLUGIN_PCRGTLDO_VRFCK_OC_T MP_                       \  ADC_TRIM_CLDO_VRFCK_CONY_BAT_PLUGIN_PCRGTLDO_VRFCK_OC_T MP_                       xM e Y_BAT_PLUGIN_PCRGTLDO_VRFCK_OC_T MP_ PMIC_AUXADC_AVG_NUM_L___B6_BAT_PLUGIN_PCRGTLDO_VRFCK_DUMMY_LOAD_                       ADC_TRIM_CLDO_VRFCK_CONY_BAT_PLUGIN_PCRGTLDO_VRFCK_DUMMY_LOAD_                    0xMe 3_BAT_PLUGIN_PCRGTLDO_VRFCK_DUMMY_LOAD_ PMIC_AUXADC_AVG_NUM_L 8IC_AUXADC_AVG_RGTLDO_VRFCK_OP_MODE                        \  ADC_TRIM_CLDO_VRFCK_CONY_BAT_PLUGIN_PCRGTLDO_VRFCK_OP_MODE                        x  e MIC_AUXADC_ADC_RGTLDO_VRFCK_OP_MODE  PMIC_AUXADC_AVG_NUM_L___BY0IC_AUXADC_AVG_RGTLDO_VRFCK_CK  W_MODE                        ADC_TRIM_CLDO_VRFCK_CONY_BAT_PLUGIN_PCRGTLDO_VRFCK_CK  W_MODE                     0M e Y_BAT_PLUGIN_PCRGTLDO_VRFCK_CK  W_MODE  PMIC_AUXADC_AVG_NUM_MMn5_BAT_PLUGIN_PCDATVRFCK_B_                          \
	       ADC_TRIM_CLDO_VRFCK_MONIC_AUXADC_AVG_DATVRFCK_B_                          xM A
 A   e Y_BAT_PLUGIN_PCDATVRFCK_B_    PMIC_AUXADC_AVG_NUM_LB   

 e ee0IC_AUXADC_AVG_DATVRFCK_B_STB                        \
	      ADC_TRIM_CLDO_VRFCK_MONIC_AUXADC_AVG_DATVRFCK_B_STB                        xM A
 A  e Y_BAT_PLUGIN_PCDATVRFCK_B_STB  PMIC_AUXADC_AVG_NUM_LB   

 e  Y_BAT_PLUGIN_PCDATVRFCK_B_LP                              \   ADC_TRIM_CLDO_VRFCK_MONIC_AUXADC_AVG_DATVRFCK_B_LP                        xM A
 A
  e Y_BAT_PLUGIN_PCDATVRFCK_B_LP  PMIC_AUXADC_AVG_NUM_LB   

 e ee2_BAT_PLUGIN_PCDATVRFCK_L_                          \
	       ADC_TRIM_CLDO_VRFCK_MONIC_AUXADC_AVG_DATVRFCK_L_                          xM A
 A
  e Y_BAT_PLUGIN_PCDATVRFCK_L_    PMIC_AUXADC_AVG_NUM_LB   

 e ee3_BAT_PLUGIN_PCDATVRFCK_L_STB                        \
	      ADC_TRIM_CLDO_VRFCK_MONIC_AUXADC_AVG_DATVRFCK_L_STB                        xM A
 A  e Y_BAT_PLUGIN_PCDATVRFCK_L_STB  PMIC_AUXADC_AVG_NUM_LB   

 e  4_BAT_PLUGIN_PCDATVRFCK_OCFB_                          \      ADC_TRIM_CLDO_VRFCK_MONIC_AUXADC_AVG_DATVRFCK_OCFB_                          xM  A  e Y_BAT_PLUGIN_PCDATVRFCK_OCFB_    PMIC_AUXADC_AVG_NUM_L        5_BAT_PLUGIN_PCDATVRFCK_DUMMY_LOAD_                           ADC_TRIM_CLDO_VRFCK_MONIC_AUXADC_AVG_DATVRFCK_DUMMY_LOAD_                    0xM A  e 3_BAT_PLUGIN_PCDATVRFCK_DUMMY_LOAD_ PMIC_AUXADC_AVG_NUM_L     6_BAT_PLUGIN_PCRGTLDO_VRFCK_HW0_OP_                           ADC_TRIM_CLDO_VRFCK_OP_  _BAT_PLUGIN_PCRGTLDO_VRFCK_HW0_OP_                           e Y_BAT_PLUGIN_PCRGTLDO_VRFCK_HW0_OP_    PMIC_AUXADC_AVG_NUM_LB 0IC_AUXADC_AVG_RGTLDO_VRFCK_HW1_OP_                           ADC_TRIM_CLDO_VRFCK_OP_  _BAT_PLUGIN_PCRGTLDO_VRFCK_HW1_OP_                           e Y_BAT_PLUGIN_PCRGTLDO_VRFCK_HW1_OP_    PMIC_AUXADC_AVG_NUM_L  Y_BAT_PLUGIN_PCRGTLDO_VRFCK_HW2_OP_                           ADC_TRIM_CLDO_VRFCK_OP_  _BAT_PLUGIN_PCRGTLDO_VRFCK_HW2_OP_                           e Y_BAT_PLUGIN_PCRGTLDO_VRFCK_HW2_OP_    PMIC_AUXADC_AVG_NUM_L  2_BAT_PLUGIN_PCRGTLDO_VRFCK_HW3_OP_                           ADC_TRIM_CLDO_VRFCK_OP_  _BAT_PLUGIN_PCRGTLDO_VRFCK_HW3_OP_                           e Y_BAT_PLUGIN_PCRGTLDO_VRFCK_HW3_OP_    PMIC_AUXADC_AVG_NUM_L  3MIC_AUXADC_TS_RGTLDO_VRFCK_HW4_OP_                           ADC_TRIM_CLDO_VRFCK_OP_  _BAT_PLUGIN_PCRGTLDO_VRFCK_HW4_OP_                           e Y_BAT_PLUGIN_PCRGTLDO_VRFCK_HW4_OP_    PMIC_AUXADC_AVG_NUM_L  4_BAT_PLUGIN_PCRGTLDO_VRFCK_HW5_OP_                           ADC_TRIM_CLDO_VRFCK_OP_  _BAT_PLUGIN_PCRGTLDO_VRFCK_HW5_OP_                           e Y_BAT_PLUGIN_PCRGTLDO_VRFCK_HW5_OP_    PMIC_AUXADC_AVG_NUM_L  5_BAT_PLUGIN_PCRGTLDO_VRFCK_HW6_OP_                           ADC_TRIM_CLDO_VRFCK_OP_  _BAT_PLUGIN_PCRGTLDO_VRFCK_HW6_OP_                           e Y_BAT_PLUGIN_PCRGTLDO_VRFCK_HW6_OP_    PMIC_AUXADC_AVG_NUM_L  6_BAT_PLUGIN_PCRGTLDO_VRFCK_HW7_OP_                           ADC_TRIM_CLDO_VRFCK_OP_  _BAT_PLUGIN_PCRGTLDO_VRFCK_HW7_OP_                           e Y_BAT_PLUGIN_PCRGTLDO_VRFCK_HW7_OP_    PMIC_AUXADC_AVG_NUM_L  MIC_AUXADC_ADC_RGTLDO_VRFCK_HW8_OP_                           ADC_TRIM_CLDO_VRFCK_OP_  _BAT_PLUGIN_PCRGTLDO_VRFCK_HW8_OP_                           e Y_BAT_PLUGIN_PCRGTLDO_VRFCK_HW8_OP_    PMIC_AUXADC_AVG_NUM_L  8IC_AUXADC_AVG_RGTLDO_VRFCK_HW9_OP_                           ADC_TRIM_CLDO_VRFCK_OP_  _BAT_PLUGIN_PCRGTLDO_VRFCK_HW9_OP_                           e Y_BAT_PLUGIN_PCRGTLDO_VRFCK_HW9_OP_    PMIC_AUXADC_AVG_NUM_L  9IC_AUXADC_AVG_RGTLDO_VRFCK_HW10_OP_                          ADC_TRIM_CLDO_VRFCK_OP_  _BAT_PLUGIN_PCRGTLDO_VRFCK_HW10_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VRFCK_HW10_OP_    PMIC_AUXADC_AVG_NUM_MMn0IC_AUXADC_AVG_RGTLDO_VRFCK_HW11_OP_                          ADC_TRIM_CLDO_VRFCK_OP_  _BAT_PLUGIN_PCRGTLDO_VRFCK_HW11_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VRFCK_HW11_OP_    PMIC_AUXADC_AVG_NUM_MMnY_BAT_PLUGIN_PCRGTLDO_VRFCK_HW12_OP_                          ADC_TRIM_CLDO_VRFCK_OP_  _BAT_PLUGIN_PCRGTLDO_VRFCK_HW12_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VRFCK_HW12_OP_    PMIC_AUXADC_AVG_NUM_MMn2_BAT_PLUGIN_PCRGTLDO_VRFCK_HW13_OP_                          ADC_TRIM_CLDO_VRFCK_OP_  _BAT_PLUGIN_PCRGTLDO_VRFCK_HW13_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VRFCK_HW13_OP_    PMIC_AUXADC_AVG_NUM_MMn3MIC_AUXADC_TS_RGTLDO_VRFCK_HW14_OP_                          ADC_TRIM_CLDO_VRFCK_OP_  _BAT_PLUGIN_PCRGTLDO_VRFCK_HW14_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VRFCK_HW14_OP_    PMIC_AUXADC_AVG_NUM_MMn4_BAT_PLUGIN_PCRGTLDO_VRFCK_SW_OP_                            ADC_TRIM_CLDO_VRFCK_OP_  _BAT_PLUGIN_PCRGTLDO_VRFCK_SW_OP_                            e Y_BAT_PLUGIN_PCRGTLDO_VRFCK_SW_OP_    PMIC_AUXADC_AVG_NUM_L   Y5_BAT_PLUGIN_PCRGTLDO_VRFCK_OP_    ET_                        ADC_TRIM_CLDO_VRFCK_OP_    ET_BAT_PLUGIN_PCRGTLDO_VRFCK_OP_    ET_                        e MFMMIC_AUXADC_AVG_RGTLDO_VRFCK_OP_    ET_ PMIC_AUXADC_AVG_NUM_LB 0IC_AUXADC_AVG_RGTLDO_VRFCK_OP_   CLR              \
	IC_AUX  ADC_TRIM_CLDO_VRFCK_OP_   CLRIC_AUXADC_AVG_RGTLDO_VRFCK_OP_   CLR                         e MFMMIC_AUXADC_AVG_RGTLDO_VRFCK_OP_   CLR  PMIC_AUXADC_AVG_NUM_LB 0IC_AUXADC_AVG_RGTLDO_VRFCK_HW0_OP_CFG                        ADC_TRIM_CLDO_VRFCK_OP_CFGIC_AUXADC_AVG_RGTLDO_VRFCK_HW0_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VRFCK_HW0_OP_CFG  PMIC_AUXADC_AVG_NUM_LB0IC_AUXADC_AVG_RGTLDO_VRFCK_HW1_OP_CFG                        ADC_TRIM_CLDO_VRFCK_OP_CFGIC_AUXADC_AVG_RGTLDO_VRFCK_HW1_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VRFCK_HW1_OP_CFG  PMIC_AUXADC_AVG_NUM_L Y_BAT_PLUGIN_PCRGTLDO_VRFCK_HW2_OP_CFG                        ADC_TRIM_CLDO_VRFCK_OP_CFGIC_AUXADC_AVG_RGTLDO_VRFCK_HW2_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VRFCK_HW2_OP_CFG  PMIC_AUXADC_AVG_NUM_L 2_BAT_PLUGIN_PCRGTLDO_VRFCK_HW3_OP_CFG                        ADC_TRIM_CLDO_VRFCK_OP_CFGIC_AUXADC_AVG_RGTLDO_VRFCK_HW3_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VRFCK_HW3_OP_CFG  PMIC_AUXADC_AVG_NUM_L 3MIC_AUXADC_TS_RGTLDO_VRFCK_HW4_OP_CFG                        ADC_TRIM_CLDO_VRFCK_OP_CFGIC_AUXADC_AVG_RGTLDO_VRFCK_HW4_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VRFCK_HW4_OP_CFG  PMIC_AUXADC_AVG_NUM_L 4_BAT_PLUGIN_PCRGTLDO_VRFCK_HW5_OP_CFG                        ADC_TRIM_CLDO_VRFCK_OP_CFGIC_AUXADC_AVG_RGTLDO_VRFCK_HW5_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VRFCK_HW5_OP_CFG  PMIC_AUXADC_AVG_NUM_L 5_BAT_PLUGIN_PCRGTLDO_VRFCK_HW6_OP_CFG                        ADC_TRIM_CLDO_VRFCK_OP_CFGIC_AUXADC_AVG_RGTLDO_VRFCK_HW6_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VRFCK_HW6_OP_CFG  PMIC_AUXADC_AVG_NUM_L 6_BAT_PLUGIN_PCRGTLDO_VRFCK_HW7_OP_CFG                        ADC_TRIM_CLDO_VRFCK_OP_CFGIC_AUXADC_AVG_RGTLDO_VRFCK_HW7_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VRFCK_HW7_OP_CFG  PMIC_AUXADC_AVG_NUM_L MIC_AUXADC_ADC_RGTLDO_VRFCK_HW8_OP_CFG                        ADC_TRIM_CLDO_VRFCK_OP_CFGIC_AUXADC_AVG_RGTLDO_VRFCK_HW8_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VRFCK_HW8_OP_CFG  PMIC_AUXADC_AVG_NUM_L 8IC_AUXADC_AVG_RGTLDO_VRFCK_HW9_OP_CFG                        ADC_TRIM_CLDO_VRFCK_OP_CFGIC_AUXADC_AVG_RGTLDO_VRFCK_HW9_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VRFCK_HW9_OP_CFG  PMIC_AUXADC_AVG_NUM_L 9IC_AUXADC_AVG_RGTLDO_VRFCK_HW10_OP_CFG                       ADC_TRIM_CLDO_VRFCK_OP_CFGIC_AUXADC_AVG_RGTLDO_VRFCK_HW10_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VRFCK_HW10_OP_CFG  PMIC_AUXADC_AVG_NUM_BY0IC_AUXADC_AVG_RGTLDO_VRFCK_HW11_OP_CFG                       ADC_TRIM_CLDO_VRFCK_OP_CFGIC_AUXADC_AVG_RGTLDO_VRFCK_HW11_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VRFCK_HW11_OP_CFG  PMIC_AUXADC_AVG_NUM_BYY_BAT_PLUGIN_PCRGTLDO_VRFCK_HW12_OP_CFG                       ADC_TRIM_CLDO_VRFCK_OP_CFGIC_AUXADC_AVG_RGTLDO_VRFCK_HW12_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VRFCK_HW12_OP_CFG  PMIC_AUXADC_AVG_NUM_BY PMIC_AUXADC_BIRGTLDO_VRFCK_HW13_OP_CFG                       ADC_TRIM_CLDO_VRFCK_OP_CFGIC_AUXADC_AVG_RGTLDO_VRFCK_HW13_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VRFCK_HW13_OP_CFG  PMIC_AUXADC_AVG_NUM_BY3MIC_AUXADC_TS_RGTLDO_VRFCK_HW14_OP_CFG                       ADC_TRIM_CLDO_VRFCK_OP_CFGIC_AUXADC_AVG_RGTLDO_VRFCK_HW14_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VRFCK_HW14_OP_CFG  PMIC_AUXADC_AVG_NUM_BY4_BAT_PLUGIN_PCRGTLDO_VRFCK_SW_OP_CFG                         ADC_TRIM_CLDO_VRFCK_OP_CFGIC_AUXADC_AVG_RGTLDO_VRFCK_SW_OP_CFG                         e Y_BAT_PLUGIN_PCRGTLDO_VRFCK_SW_OP_CFG  PMIC_AUXADC_AVG_NUM_L  Y5_BAT_PLUGIN_PCRGTLDO_VRFCK_OP_CFG  ET_                       ADC_TRIM_CLDO_VRFCK_OP_CFG  ET_BAT_PLUGIN_PCRGTLDO_VRFCK_OP_CFG  ET_                       e MFMMIC_AUXADC_AVG_RGTLDO_VRFCK_OP_CFG  ET_ PMIC_AUXADC_AVG_NUM_LB0IC_AUXADC_AVG_RGTLDO_VRFCK_OP_CFG CLR              \
	IC_AU  ADC_TRIM_CLDO_VRFCK_OP_CFG CLRIC_AUXADC_AVG_RGTLDO_VRFCK_OP_CFG CLR                        e MFMMIC_AUXADC_AVG_RGTLDO_VRFCK_OP_CFG CLR  PMIC_AUXADC_AVG_NUM_LB0IC_AUXADC_AVG_RGTLDO_VBBCK_                          \       ADC_TRIM_CLDO_VBBCK_CON0IC_AUXADC_AVG_RGTLDO_VBBCK_                          xM A
A
 e Y_BAT_PLUGIN_PCRGTLDO_VBBCK_    PMIC_AUXADC_AVG_NUM_LB        0IC_AUXADC_AVG_RGTLDO_VBBCK_LP                             \  ADC_TRIM_CLDO_VBBCK_CON0IC_AUXADC_AVG_RGTLDO_VBBCK_LP                        xM A
A
 e Y_BAT_PLUGIN_PCRGTLDO_VBBCK_LP  PMIC_AUXADC_AVG_NUM_LB   

 e Y_BAT_PLUGIN_PCRGTLDO_VBBCK_STBTD                        \
	\ ADC_TRIM_CLDO_VBBCK_CONY_BAT_PLUGIN_PCRGTLDO_VBBCK_STBTD                        xM A
e 3_BAT_PLUGIN_PCRGTLDO_VBBCK_STBTD  PMIC_AUXADC_AVG_NUM_LB   

0IC_AUXADC_AVG_RGTLDO_VBBCK_ULP                             \ ADC_TRIM_CLDO_VBBCK_CONY_BAT_PLUGIN_PCRGTLDO_VBBCK_ULP                        xM A
A
e Y_BAT_PLUGIN_PCRGTLDO_VBBCK_ULP  PMIC_AUXADC_AVG_NUM_LB   

MB2_BAT_PLUGIN_PCRGTLDO_VBBCK_OCFB_                          \  ADC_TRIM_CLDO_VBBCK_CONY_BAT_PLUGIN_PCRGTLDO_VBBCK_OCFB_                          xM e Y_BAT_PLUGIN_PCRGTLDO_VBBCK_OCFB_    PMIC_AUXADC_AVG_NUM_L    4_BAT_PLUGIN_PCRGTLDO_VBBCK_OC_MODE                        \  ADC_TRIM_CLDO_VBBCK_CONY_BAT_PLUGIN_PCRGTLDO_VBBCK_OC_MODE                        x  e Y_BAT_PLUGIN_PCRGTLDO_VBBCK_OC_MODE  PMIC_AUXADC_AVG_NUM_B BBB5_BAT_PLUGIN_PCRGTLDO_VBBCK_OC_T MP_                       \  ADC_TRIM_CLDO_VBBCK_CONY_BAT_PLUGIN_PCRGTLDO_VBBCK_OC_T MP_                       xM e Y_BAT_PLUGIN_PCRGTLDO_VBBCK_OC_T MP_ PMIC_AUXADC_AVG_NUM_L___B6_BAT_PLUGIN_PCRGTLDO_VBBCK_DUMMY_LOAD_                       ADC_TRIM_CLDO_VBBCK_CONY_BAT_PLUGIN_PCRGTLDO_VBBCK_DUMMY_LOAD_                    0xMe 3_BAT_PLUGIN_PCRGTLDO_VBBCK_DUMMY_LOAD_ PMIC_AUXADC_AVG_NUM_L 8IC_AUXADC_AVG_RGTLDO_VBBCK_OP_MODE                        \  ADC_TRIM_CLDO_VBBCK_CONY_BAT_PLUGIN_PCRGTLDO_VBBCK_OP_MODE                        x  e MIC_AUXADC_ADC_RGTLDO_VBBCK_OP_MODE  PMIC_AUXADC_AVG_NUM_L___BY0IC_AUXADC_AVG_RGTLDO_VBBCK_CK  W_MODE                        ADC_TRIM_CLDO_VBBCK_CONY_BAT_PLUGIN_PCRGTLDO_VBBCK_CK  W_MODE                     0M e Y_BAT_PLUGIN_PCRGTLDO_VBBCK_CK  W_MODE  PMIC_AUXADC_AVG_NUM_MMn5_BAT_PLUGIN_PCDATVBBCK_B_                          \
	       ADC_TRIM_CLDO_VBBCK_MONIC_AUXADC_AVG_DATVBBCK_B_                          xM A
 A
  e Y_BAT_PLUGIN_PCDATVBBCK_B_    PMIC_AUXADC_AVG_NUM_LB   

 e ee0IC_AUXADC_AVG_DATVBBCK_B_STB                        \
	      ADC_TRIM_CLDO_VBBCK_MONIC_AUXADC_AVG_DATVBBCK_B_STB                        xM A
 A  e Y_BAT_PLUGIN_PCDATVBBCK_B_STB  PMIC_AUXADC_AVG_NUM_LB   

 e  Y_BAT_PLUGIN_PCDATVBBCK_B_LP                              \   ADC_TRIM_CLDO_VBBCK_MONIC_AUXADC_AVG_DATVBBCK_B_LP                        xM A
 A
  e Y_BAT_PLUGIN_PCDATVBBCK_B_LP  PMIC_AUXADC_AVG_NUM_LB   

 e ee2_BAT_PLUGIN_PCDATVBBCK_L_                          \
	       ADC_TRIM_CLDO_VBBCK_MONIC_AUXADC_AVG_DATVBBCK_L_                          xM A
 A
  e Y_BAT_PLUGIN_PCDATVBBCK_L_    PMIC_AUXADC_AVG_NUM_LB   

 e ee3_BAT_PLUGIN_PCDATVBBCK_L_STB                        \
	      ADC_TRIM_CLDO_VBBCK_MONIC_AUXADC_AVG_DATVBBCK_L_STB                        xM A
 A  e Y_BAT_PLUGIN_PCDATVBBCK_L_STB  PMIC_AUXADC_AVG_NUM_LB   

 e  4_BAT_PLUGIN_PCDATVBBCK_OCFB_                          \      ADC_TRIM_CLDO_VBBCK_MONIC_AUXADC_AVG_DATVBBCK_OCFB_                          xM  A  e Y_BAT_PLUGIN_PCDATVBBCK_OCFB_    PMIC_AUXADC_AVG_NUM_L        5_BAT_PLUGIN_PCDATVBBCK_DUMMY_LOAD_                           ADC_TRIM_CLDO_VBBCK_MONIC_AUXADC_AVG_DATVBBCK_DUMMY_LOAD_                    0xM A  e 3_BAT_PLUGIN_PCDATVBBCK_DUMMY_LOAD_ PMIC_AUXADC_AVG_NUM_L     6_BAT_PLUGIN_PCRGTLDO_VBBCK_HW0_OP_                           ADC_TRIM_CLDO_VBBCK_OP_  _BAT_PLUGIN_PCRGTLDO_VBBCK_HW0_OP_                           e Y_BAT_PLUGIN_PCRGTLDO_VBBCK_HW0_OP_    PMIC_AUXADC_AVG_NUM_LB 0IC_AUXADC_AVG_RGTLDO_VBBCK_HW1_OP_                           ADC_TRIM_CLDO_VBBCK_OP_  _BAT_PLUGIN_PCRGTLDO_VBBCK_HW1_OP_                           e Y_BAT_PLUGIN_PCRGTLDO_VBBCK_HW1_OP_    PMIC_AUXADC_AVG_NUM_L  Y_BAT_PLUGIN_PCRGTLDO_VBBCK_HW2_OP_                           ADC_TRIM_CLDO_VBBCK_OP_  _BAT_PLUGIN_PCRGTLDO_VBBCK_HW2_OP_                           e Y_BAT_PLUGIN_PCRGTLDO_VBBCK_HW2_OP_    PMIC_AUXADC_AVG_NUM_L  2_BAT_PLUGIN_PCRGTLDO_VBBCK_HW3_OP_                           ADC_TRIM_CLDO_VBBCK_OP_  _BAT_PLUGIN_PCRGTLDO_VBBCK_HW3_OP_                           e Y_BAT_PLUGIN_PCRGTLDO_VBBCK_HW3_OP_    PMIC_AUXADC_AVG_NUM_L  3MIC_AUXADC_TS_RGTLDO_VBBCK_HW4_OP_                           ADC_TRIM_CLDO_VBBCK_OP_  _BAT_PLUGIN_PCRGTLDO_VBBCK_HW4_OP_                           e Y_BAT_PLUGIN_PCRGTLDO_VBBCK_HW4_OP_    PMIC_AUXADC_AVG_NUM_L  4_BAT_PLUGIN_PCRGTLDO_VBBCK_HW5_OP_                           ADC_TRIM_CLDO_VBBCK_OP_  _BAT_PLUGIN_PCRGTLDO_VBBCK_HW5_OP_                           e Y_BAT_PLUGIN_PCRGTLDO_VBBCK_HW5_OP_    PMIC_AUXADC_AVG_NUM_L  5_BAT_PLUGIN_PCRGTLDO_VBBCK_HW6_OP_                           ADC_TRIM_CLDO_VBBCK_OP_  _BAT_PLUGIN_PCRGTLDO_VBBCK_HW6_OP_                           e Y_BAT_PLUGIN_PCRGTLDO_VBBCK_HW6_OP_    PMIC_AUXADC_AVG_NUM_L  6_BAT_PLUGIN_PCRGTLDO_VBBCK_HW7_OP_                           ADC_TRIM_CLDO_VBBCK_OP_  _BAT_PLUGIN_PCRGTLDO_VBBCK_HW7_OP_                           e Y_BAT_PLUGIN_PCRGTLDO_VBBCK_HW7_OP_    PMIC_AUXADC_AVG_NUM_L  MIC_AUXADC_ADC_RGTLDO_VBBCK_HW8_OP_                           ADC_TRIM_CLDO_VBBCK_OP_  _BAT_PLUGIN_PCRGTLDO_VBBCK_HW8_OP_                           e Y_BAT_PLUGIN_PCRGTLDO_VBBCK_HW8_OP_    PMIC_AUXADC_AVG_NUM_L  8IC_AUXADC_AVG_RGTLDO_VBBCK_HW9_OP_                           ADC_TRIM_CLDO_VBBCK_OP_  _BAT_PLUGIN_PCRGTLDO_VBBCK_HW9_OP_                           e Y_BAT_PLUGIN_PCRGTLDO_VBBCK_HW9_OP_    PMIC_AUXADC_AVG_NUM_L  9IC_AUXADC_AVG_RGTLDO_VBBCK_HW10_OP_                          ADC_TRIM_CLDO_VBBCK_OP_  _BAT_PLUGIN_PCRGTLDO_VBBCK_HW10_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VBBCK_HW10_OP_    PMIC_AUXADC_AVG_NUM_MMn0IC_AUXADC_AVG_RGTLDO_VBBCK_HW11_OP_                          ADC_TRIM_CLDO_VBBCK_OP_  _BAT_PLUGIN_PCRGTLDO_VBBCK_HW11_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VBBCK_HW11_OP_    PMIC_AUXADC_AVG_NUM_MMnY_BAT_PLUGIN_PCRGTLDO_VBBCK_HW12_OP_                          ADC_TRIM_CLDO_VBBCK_OP_  _BAT_PLUGIN_PCRGTLDO_VBBCK_HW12_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VBBCK_HW12_OP_    PMIC_AUXADC_AVG_NUM_MMn2_BAT_PLUGIN_PCRGTLDO_VBBCK_HW13_OP_                          ADC_TRIM_CLDO_VBBCK_OP_  _BAT_PLUGIN_PCRGTLDO_VBBCK_HW13_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VBBCK_HW13_OP_    PMIC_AUXADC_AVG_NUM_MMn3MIC_AUXADC_TS_RGTLDO_VBBCK_HW14_OP_                          ADC_TRIM_CLDO_VBBCK_OP_  _BAT_PLUGIN_PCRGTLDO_VBBCK_HW14_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VBBCK_HW14_OP_    PMIC_AUXADC_AVG_NUM_MMn4_BAT_PLUGIN_PCRGTLDO_VBBCK_SW_OP_                            ADC_TRIM_CLDO_VBBCK_OP_  _BAT_PLUGIN_PCRGTLDO_VBBCK_SW_OP_                            e Y_BAT_PLUGIN_PCRGTLDO_VBBCK_SW_OP_    PMIC_AUXADC_AVG_NUM_L   Y5_BAT_PLUGIN_PCRGTLDO_VBBCK_OP_    ET_                        ADC_TRIM_CLDO_VBBCK_OP_    ET_BAT_PLUGIN_PCRGTLDO_VBBCK_OP_    ET_                        e MFMMIC_AUXADC_AVG_RGTLDO_VBBCK_OP_    ET_ PMIC_AUXADC_AVG_NUM_LB 0IC_AUXADC_AVG_RGTLDO_VBBCK_OP_   CLR              \
	IC_AUX  ADC_TRIM_CLDO_VBBCK_OP_   CLRIC_AUXADC_AVG_RGTLDO_VBBCK_OP_   CLR                         e MFMMIC_AUXADC_AVG_RGTLDO_VBBCK_OP_   CLR  PMIC_AUXADC_AVG_NUM_LB 0IC_AUXADC_AVG_RGTLDO_VBBCK_HW0_OP_CFG                        ADC_TRIM_CLDO_VBBCK_OP_CFGIC_AUXADC_AVG_RGTLDO_VBBCK_HW0_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VBBCK_HW0_OP_CFG  PMIC_AUXADC_AVG_NUM_LB0IC_AUXADC_AVG_RGTLDO_VBBCK_HW1_OP_CFG                        ADC_TRIM_CLDO_VBBCK_OP_CFGIC_AUXADC_AVG_RGTLDO_VBBCK_HW1_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VBBCK_HW1_OP_CFG  PMIC_AUXADC_AVG_NUM_L Y_BAT_PLUGIN_PCRGTLDO_VBBCK_HW2_OP_CFG                        ADC_TRIM_CLDO_VBBCK_OP_CFGIC_AUXADC_AVG_RGTLDO_VBBCK_HW2_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VBBCK_HW2_OP_CFG  PMIC_AUXADC_AVG_NUM_L 2_BAT_PLUGIN_PCRGTLDO_VBBCK_HW3_OP_CFG                        ADC_TRIM_CLDO_VBBCK_OP_CFGIC_AUXADC_AVG_RGTLDO_VBBCK_HW3_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VBBCK_HW3_OP_CFG  PMIC_AUXADC_AVG_NUM_L 3MIC_AUXADC_TS_RGTLDO_VBBCK_HW4_OP_CFG                        ADC_TRIM_CLDO_VBBCK_OP_CFGIC_AUXADC_AVG_RGTLDO_VBBCK_HW4_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VBBCK_HW4_OP_CFG  PMIC_AUXADC_AVG_NUM_L 4_BAT_PLUGIN_PCRGTLDO_VBBCK_HW5_OP_CFG                        ADC_TRIM_CLDO_VBBCK_OP_CFGIC_AUXADC_AVG_RGTLDO_VBBCK_HW5_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VBBCK_HW5_OP_CFG  PMIC_AUXADC_AVG_NUM_L 5_BAT_PLUGIN_PCRGTLDO_VBBCK_HW6_OP_CFG                        ADC_TRIM_CLDO_VBBCK_OP_CFGIC_AUXADC_AVG_RGTLDO_VBBCK_HW6_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VBBCK_HW6_OP_CFG  PMIC_AUXADC_AVG_NUM_L 6_BAT_PLUGIN_PCRGTLDO_VBBCK_HW7_OP_CFG                        ADC_TRIM_CLDO_VBBCK_OP_CFGIC_AUXADC_AVG_RGTLDO_VBBCK_HW7_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VBBCK_HW7_OP_CFG  PMIC_AUXADC_AVG_NUM_L MIC_AUXADC_ADC_RGTLDO_VBBCK_HW8_OP_CFG                        ADC_TRIM_CLDO_VBBCK_OP_CFGIC_AUXADC_AVG_RGTLDO_VBBCK_HW8_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VBBCK_HW8_OP_CFG  PMIC_AUXADC_AVG_NUM_L 8IC_AUXADC_AVG_RGTLDO_VBBCK_HW9_OP_CFG                        ADC_TRIM_CLDO_VBBCK_OP_CFGIC_AUXADC_AVG_RGTLDO_VBBCK_HW9_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VBBCK_HW9_OP_CFG  PMIC_AUXADC_AVG_NUM_L 9IC_AUXADC_AVG_RGTLDO_VBBCK_HW10_OP_CFG                       ADC_TRIM_CLDO_VBBCK_OP_CFGIC_AUXADC_AVG_RGTLDO_VBBCK_HW10_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VBBCK_HW10_OP_CFG  PMIC_AUXADC_AVG_NUM_BY0IC_AUXADC_AVG_RGTLDO_VBBCK_HW11_OP_CFG                       ADC_TRIM_CLDO_VBBCK_OP_CFGIC_AUXADC_AVG_RGTLDO_VBBCK_HW11_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VBBCK_HW11_OP_CFG  PMIC_AUXADC_AVG_NUM_BYY_BAT_PLUGIN_PCRGTLDO_VBBCK_HW12_OP_CFG                       ADC_TRIM_CLDO_VBBCK_OP_CFGIC_AUXADC_AVG_RGTLDO_VBBCK_HW12_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VBBCK_HW12_OP_CFG  PMIC_AUXADC_AVG_NUM_BY PMIC_AUXADC_BIRGTLDO_VBBCK_HW13_OP_CFG                       ADC_TRIM_CLDO_VBBCK_OP_CFGIC_AUXADC_AVG_RGTLDO_VBBCK_HW13_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VBBCK_HW13_OP_CFG  PMIC_AUXADC_AVG_NUM_BY3MIC_AUXADC_TS_RGTLDO_VBBCK_HW14_OP_CFG                       ADC_TRIM_CLDO_VBBCK_OP_CFGIC_AUXADC_AVG_RGTLDO_VBBCK_HW14_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VBBCK_HW14_OP_CFG  PMIC_AUXADC_AVG_NUM_BY4_BAT_PLUGIN_PCRGTLDO_VBBCK_SW_OP_CFG                         ADC_TRIM_CLDO_VBBCK_OP_CFGIC_AUXADC_AVG_RGTLDO_VBBCK_SW_OP_CFG                         e Y_BAT_PLUGIN_PCRGTLDO_VBBCK_SW_OP_CFG  PMIC_AUXADC_AVG_NUM_L  Y5_BAT_PLUGIN_PCRGTLDO_VBBCK_OP_CFG  ET_                       ADC_TRIM_CLDO_VBBCK_OP_CFG  ET_BAT_PLUGIN_PCRGTLDO_VBBCK_OP_CFG  ET_                       e MFMMIC_AUXADC_AVG_RGTLDO_VBBCK_OP_CFG  ET_ PMIC_AUXADC_AVG_NUM_LB0IC_AUXADC_AVG_RGTLDO_VBBCK_OP_CFG CLR              \
	IC_AU  ADC_TRIM_CLDO_VBBCK_OP_CFG CLRIC_AUXADC_AVG_RGTLDO_VBBCK_OP_CFG CLR                        e MFMMIC_AUXADC_AVG_RGTLDO_VBBCK_OP_CFG CLR  PMIC_AUXADC_AVG_NUM_LB0IC_AUXADC_AVG_RGTLDO_VBIF28_                          \      ADC_TRIM_CLDO_VBIF28_CON0IC_AUXADC_AVG_RGTLDO_VBIF28_                          xM A
A
e Y_BAT_PLUGIN_PCRGTLDO_VBIF28_    PMIC_AUXADC_AVG_NUM_L        0IC_AUXADC_AVG_RGTLDO_VBIF28_LP                             \ ADC_TRIM_CLDO_VBIF28_CON0IC_AUXADC_AVG_RGTLDO_VBIF28_LP                        xM A
A
e Y_BAT_PLUGIN_PCRGTLDO_VBIF28_LP  PMIC_AUXADC_AVG_NUM_L        Y_BAT_PLUGIN_PCRGTLDO_VBIF28_STBTD                        \
	\ADC_TRIM_CLDO_VBIF28_CONY_BAT_PLUGIN_PCRGTLDO_VBIF28_STBTD                     0xM A  e 3_BAT_PLUGIN_PCRGTLDO_VBIF28_STBTD  PMIC_AUXADC_AVG_NUM_L     0IC_AUXADC_AVG_RGTLDO_VBIF28_ULP                             \ADC_TRIM_CLDO_VBIF28_CONY_BAT_PLUGIN_PCRGTLDO_VBIF28_ULP                        xM A
Ae Y_BAT_PLUGIN_PCRGTLDO_VBIF28_ULP  PMIC_AUXADC_AVG_NUM_LB   

M PMIC_AUXADC_BIRGTLDO_VBIF28_OCFB_                          \ ADC_TRIM_CLDO_VBIF28_CONY_BAT_PLUGIN_PCRGTLDO_VBIF28_OCFB_                          xMe Y_BAT_PLUGIN_PCRGTLDO_VBIF28_OCFB_    PMIC_AUXADC_AVG_NUM_L   4_BAT_PLUGIN_PCRGTLDO_VBIF28_OC_MODE                        \ ADC_TRIM_CLDO_VBIF28_CONY_BAT_PLUGIN_PCRGTLDO_VBIF28_OC_MODE                        x e Y_BAT_PLUGIN_PCRGTLDO_VBIF28_OC_MODE  PMIC_AUXADC_AVG_NUM_L___5_BAT_PLUGIN_PCRGTLDO_VBIF28_OC_T MP_                       \ ADC_TRIM_CLDO_VBIF28_CONY_BAT_PLUGIN_PCRGTLDO_VBIF28_OC_T MP_                       xMe Y_BAT_PLUGIN_PCRGTLDO_VBIF28_OC_T MP_ PMIC_AUXADC_AVG_NUM_L___6_BAT_PLUGIN_PCRGTLDO_VBIF28_DUMMY_LOAD_                      ADC_TRIM_CLDO_VBIF28_CONY_BAT_PLUGIN_PCRGTLDO_VBIF28_DUMMY_LOAD_                    0xe 3_BAT_PLUGIN_PCRGTLDO_VBIF28_DUMMY_LOAD_ PMIC_AUXADC_AVG_NUM_L8IC_AUXADC_AVG_RGTLDO_VBIF28_OP_MODE                        \ ADC_TRIM_CLDO_VBIF28_CONY_BAT_PLUGIN_PCRGTLDO_VBIF28_OP_MODE                        x e MIC_AUXADC_ADC_RGTLDO_VBIF28_OP_MODE  PMIC_AUXADC_AVG_NUM_L   Y0IC_AUXADC_AVG_RGTLDO_VBIF28_CK  W_MODE                       ADC_TRIM_CLDO_VBIF28_CONY_BAT_PLUGIN_PCRGTLDO_VBIF28_CK  W_MODE                     0Me Y_BAT_PLUGIN_PCRGTLDO_VBIF28_CK  W_MODE  PMIC_AUXADC_AVG_NUM_Mn5_BAT_PLUGIN_PCDATVBIF28_B_                          \
	      ADC_TRIM_CLDO_VBIF28_MONIC_AUXADC_AVG_DATVBIF28_B_                          xM A
 A  e Y_BAT_PLUGIN_PCDATVBIF28_B_    PMIC_AUXADC_AVG_NUM_LB   

 e  0IC_AUXADC_AVG_DATVBIF28_B_STB                        \
	     ADC_TRIM_CLDO_VBIF28_MONIC_AUXADC_AVG_DATVBIF28_B_STB                        xM A
 A e Y_BAT_PLUGIN_PCDATVBIF28_B_STB  PMIC_AUXADC_AVG_NUM_LB   

 e Y_BAT_PLUGIN_PCDATVBIF28_B_LP                              \  ADC_TRIM_CLDO_VBIF28_MONIC_AUXADC_AVG_DATVBIF28_B_LP                        xM A
 A
 e Y_BAT_PLUGIN_PCDATVBIF28_B_LP  PMIC_AUXADC_AVG_NUM_LB   

 e e2_BAT_PLUGIN_PCDATVBIF28_L_                          \
	      ADC_TRIM_CLDO_VBIF28_MONIC_AUXADC_AVG_DATVBIF28_L_                          xM A
 A
 e Y_BAT_PLUGIN_PCDATVBIF28_L_    PMIC_AUXADC_AVG_NUM_LB   

 e e3_BAT_PLUGIN_PCDATVBIF28_L_STB                        \
	     ADC_TRIM_CLDO_VBIF28_MONIC_AUXADC_AVG_DATVBIF28_L_STB                        xM A
 A e Y_BAT_PLUGIN_PCDATVBIF28_L_STB  PMIC_AUXADC_AVG_NUM_LB   

 e 4_BAT_PLUGIN_PCDATVBIF28_OCFB_                          \     ADC_TRIM_CLDO_VBIF28_MONIC_AUXADC_AVG_DATVBIF28_OCFB_                          xM  A e Y_BAT_PLUGIN_PCDATVBIF28_OCFB_    PMIC_AUXADC_AVG_NUM_L       5_BAT_PLUGIN_PCDATVBIF28_DUMMY_LOAD_                          ADC_TRIM_CLDO_VBIF28_MONIC_AUXADC_AVG_DATVBIF28_DUMMY_LOAD_                    0xM A e 3_BAT_PLUGIN_PCDATVBIF28_DUMMY_LOAD_ PMIC_AUXADC_AVG_NUM_LLLLL6_BAT_PLUGIN_PCRGTLDO_VBIF28_HW0_OP_                          ADC_TRIM_CLDO_VBIF28_OP_  _BAT_PLUGIN_PCRGTLDO_VBIF28_HW0_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VBIF28_HW0_OP_    PMIC_AUXADC_AVG_NUM_LB0IC_AUXADC_AVG_RGTLDO_VBIF28_HW1_OP_                          ADC_TRIM_CLDO_VBIF28_OP_  _BAT_PLUGIN_PCRGTLDO_VBIF28_HW1_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VBIF28_HW1_OP_    PMIC_AUXADC_AVG_NUM_L Y_BAT_PLUGIN_PCRGTLDO_VBIF28_HW2_OP_                          ADC_TRIM_CLDO_VBIF28_OP_  _BAT_PLUGIN_PCRGTLDO_VBIF28_HW2_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VBIF28_HW2_OP_    PMIC_AUXADC_AVG_NUM_L 2_BAT_PLUGIN_PCRGTLDO_VBIF28_HW3_OP_                          ADC_TRIM_CLDO_VBIF28_OP_  _BAT_PLUGIN_PCRGTLDO_VBIF28_HW3_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VBIF28_HW3_OP_    PMIC_AUXADC_AVG_NUM_L 3MIC_AUXADC_TS_RGTLDO_VBIF28_HW4_OP_                          ADC_TRIM_CLDO_VBIF28_OP_  _BAT_PLUGIN_PCRGTLDO_VBIF28_HW4_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VBIF28_HW4_OP_    PMIC_AUXADC_AVG_NUM_L 4_BAT_PLUGIN_PCRGTLDO_VBIF28_HW5_OP_                          ADC_TRIM_CLDO_VBIF28_OP_  _BAT_PLUGIN_PCRGTLDO_VBIF28_HW5_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VBIF28_HW5_OP_    PMIC_AUXADC_AVG_NUM_L 5_BAT_PLUGIN_PCRGTLDO_VBIF28_HW6_OP_                          ADC_TRIM_CLDO_VBIF28_OP_  _BAT_PLUGIN_PCRGTLDO_VBIF28_HW6_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VBIF28_HW6_OP_    PMIC_AUXADC_AVG_NUM_L 6_BAT_PLUGIN_PCRGTLDO_VBIF28_HW7_OP_                          ADC_TRIM_CLDO_VBIF28_OP_  _BAT_PLUGIN_PCRGTLDO_VBIF28_HW7_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VBIF28_HW7_OP_    PMIC_AUXADC_AVG_NUM_L MIC_AUXADC_ADC_RGTLDO_VBIF28_HW8_OP_                          ADC_TRIM_CLDO_VBIF28_OP_  _BAT_PLUGIN_PCRGTLDO_VBIF28_HW8_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VBIF28_HW8_OP_    PMIC_AUXADC_AVG_NUM_L 8IC_AUXADC_AVG_RGTLDO_VBIF28_HW9_OP_                          ADC_TRIM_CLDO_VBIF28_OP_  _BAT_PLUGIN_PCRGTLDO_VBIF28_HW9_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VBIF28_HW9_OP_    PMIC_AUXADC_AVG_NUM_L 9IC_AUXADC_AVG_RGTLDO_VBIF28_HW10_OP_                         ADC_TRIM_CLDO_VBIF28_OP_  _BAT_PLUGIN_PCRGTLDO_VBIF28_HW10_OP_                         e Y_BAT_PLUGIN_PCRGTLDO_VBIF28_HW10_OP_    PMIC_AUXADC_AVG_NUM_LY0IC_AUXADC_AVG_RGTLDO_VBIF28_HW11_OP_                         ADC_TRIM_CLDO_VBIF28_OP_  _BAT_PLUGIN_PCRGTLDO_VBIF28_HW11_OP_                         e Y_BAT_PLUGIN_PCRGTLDO_VBIF28_HW11_OP_    PMIC_AUXADC_AVG_NUM_LYY_BAT_PLUGIN_PCRGTLDO_VBIF28_HW12_OP_                         ADC_TRIM_CLDO_VBIF28_OP_  _BAT_PLUGIN_PCRGTLDO_VBIF28_HW12_OP_                         e Y_BAT_PLUGIN_PCRGTLDO_VBIF28_HW12_OP_    PMIC_AUXADC_AVG_NUM_LY PMIC_AUXADC_BIRGTLDO_VBIF28_HW13_OP_                         ADC_TRIM_CLDO_VBIF28_OP_  _BAT_PLUGIN_PCRGTLDO_VBIF28_HW13_OP_                         e Y_BAT_PLUGIN_PCRGTLDO_VBIF28_HW13_OP_    PMIC_AUXADC_AVG_NUM_LY3MIC_AUXADC_TS_RGTLDO_VBIF28_HW14_OP_                         ADC_TRIM_CLDO_VBIF28_OP_  _BAT_PLUGIN_PCRGTLDO_VBIF28_HW14_OP_                         e Y_BAT_PLUGIN_PCRGTLDO_VBIF28_HW14_OP_    PMIC_AUXADC_AVG_NUM_LY4_BAT_PLUGIN_PCRGTLDO_VBIF28_SW_OP_                           ADC_TRIM_CLDO_VBIF28_OP_  _BAT_PLUGIN_PCRGTLDO_VBIF28_SW_OP_                           e Y_BAT_PLUGIN_PCRGTLDO_VBIF28_SW_OP_    PMIC_AUXADC_AVG_NUM_L  Y5_BAT_PLUGIN_PCRGTLDO_VBIF28_OP_    ET_                       ADC_TRIM_CLDO_VBIF28_OP_    ET_BAT_PLUGIN_PCRGTLDO_VBIF28_OP_    ET_                       e MFMMIC_AUXADC_AVG_RGTLDO_VBIF28_OP_    ET_ PMIC_AUXADC_AVG_NUM_LB0IC_AUXADC_AVG_RGTLDO_VBIF28_OP_   CLR              \
	IC_AUX ADC_TRIM_CLDO_VBIF28_OP_   CLRIC_AUXADC_AVG_RGTLDO_VBIF28_OP_   CLR                        e MFMMIC_AUXADC_AVG_RGTLDO_VBIF28_OP_   CLR  PMIC_AUXADC_AVG_NUM_LB0IC_AUXADC_AVG_RGTLDO_VBIF28_HW0_OP_CFG                       ADC_TRIM_CLDO_VBIF28_OP_CFGIC_AUXADC_AVG_RGTLDO_VBIF28_HW0_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VBIF28_HW0_OP_CFG  PMIC_AUXADC_AVG_NUM_B0IC_AUXADC_AVG_RGTLDO_VBIF28_HW1_OP_CFG                       ADC_TRIM_CLDO_VBIF28_OP_CFGIC_AUXADC_AVG_RGTLDO_VBIF28_HW1_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VBIF28_HW1_OP_CFG  PMIC_AUXADC_AVG_NUM_LY_BAT_PLUGIN_PCRGTLDO_VBIF28_HW2_OP_CFG                       ADC_TRIM_CLDO_VBIF28_OP_CFGIC_AUXADC_AVG_RGTLDO_VBIF28_HW2_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VBIF28_HW2_OP_CFG  PMIC_AUXADC_AVG_NUM_L2_BAT_PLUGIN_PCRGTLDO_VBIF28_HW3_OP_CFG                       ADC_TRIM_CLDO_VBIF28_OP_CFGIC_AUXADC_AVG_RGTLDO_VBIF28_HW3_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VBIF28_HW3_OP_CFG  PMIC_AUXADC_AVG_NUM_L3MIC_AUXADC_TS_RGTLDO_VBIF28_HW4_OP_CFG                       ADC_TRIM_CLDO_VBIF28_OP_CFGIC_AUXADC_AVG_RGTLDO_VBIF28_HW4_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VBIF28_HW4_OP_CFG  PMIC_AUXADC_AVG_NUM_L4_BAT_PLUGIN_PCRGTLDO_VBIF28_HW5_OP_CFG                       ADC_TRIM_CLDO_VBIF28_OP_CFGIC_AUXADC_AVG_RGTLDO_VBIF28_HW5_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VBIF28_HW5_OP_CFG  PMIC_AUXADC_AVG_NUM_L5_BAT_PLUGIN_PCRGTLDO_VBIF28_HW6_OP_CFG                       ADC_TRIM_CLDO_VBIF28_OP_CFGIC_AUXADC_AVG_RGTLDO_VBIF28_HW6_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VBIF28_HW6_OP_CFG  PMIC_AUXADC_AVG_NUM_L6_BAT_PLUGIN_PCRGTLDO_VBIF28_HW7_OP_CFG                       ADC_TRIM_CLDO_VBIF28_OP_CFGIC_AUXADC_AVG_RGTLDO_VBIF28_HW7_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VBIF28_HW7_OP_CFG  PMIC_AUXADC_AVG_NUM_LMIC_AUXADC_ADC_RGTLDO_VBIF28_HW8_OP_CFG                       ADC_TRIM_CLDO_VBIF28_OP_CFGIC_AUXADC_AVG_RGTLDO_VBIF28_HW8_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VBIF28_HW8_OP_CFG  PMIC_AUXADC_AVG_NUM_L8IC_AUXADC_AVG_RGTLDO_VBIF28_HW9_OP_CFG                       ADC_TRIM_CLDO_VBIF28_OP_CFGIC_AUXADC_AVG_RGTLDO_VBIF28_HW9_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VBIF28_HW9_OP_CFG  PMIC_AUXADC_AVG_NUM_L9IC_AUXADC_AVG_RGTLDO_VBIF28_HW10_OP_CFG                      ADC_TRIM_CLDO_VBIF28_OP_CFGIC_AUXADC_AVG_RGTLDO_VBIF28_HW10_OP_CFG                      e Y_BAT_PLUGIN_PCRGTLDO_VBIF28_HW10_OP_CFG  PMIC_AUXADC_AVG_NUM_Y0IC_AUXADC_AVG_RGTLDO_VBIF28_HW11_OP_CFG                      ADC_TRIM_CLDO_VBIF28_OP_CFGIC_AUXADC_AVG_RGTLDO_VBIF28_HW11_OP_CFG                      e Y_BAT_PLUGIN_PCRGTLDO_VBIF28_HW11_OP_CFG  PMIC_AUXADC_AVG_NUM_YY_BAT_PLUGIN_PCRGTLDO_VBIF28_HW12_OP_CFG                      ADC_TRIM_CLDO_VBIF28_OP_CFGIC_AUXADC_AVG_RGTLDO_VBIF28_HW12_OP_CFG                      e Y_BAT_PLUGIN_PCRGTLDO_VBIF28_HW12_OP_CFG  PMIC_AUXADC_AVG_NUM_Y PMIC_AUXADC_BIRGTLDO_VBIF28_HW13_OP_CFG                      ADC_TRIM_CLDO_VBIF28_OP_CFGIC_AUXADC_AVG_RGTLDO_VBIF28_HW13_OP_CFG                      e Y_BAT_PLUGIN_PCRGTLDO_VBIF28_HW13_OP_CFG  PMIC_AUXADC_AVG_NUM_Y3MIC_AUXADC_TS_RGTLDO_VBIF28_HW14_OP_CFG                      ADC_TRIM_CLDO_VBIF28_OP_CFGIC_AUXADC_AVG_RGTLDO_VBIF28_HW14_OP_CFG                      e Y_BAT_PLUGIN_PCRGTLDO_VBIF28_HW14_OP_CFG  PMIC_AUXADC_AVG_NUM_Y4_BAT_PLUGIN_PCRGTLDO_VBIF28_SW_OP_CFG                        ADC_TRIM_CLDO_VBIF28_OP_CFGIC_AUXADC_AVG_RGTLDO_VBIF28_SW_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VBIF28_SW_OP_CFG  PMIC_AUXADC_AVG_NUM_L Y5_BAT_PLUGIN_PCRGTLDO_VBIF28_OP_CFG  ET_                      ADC_TRIM_CLDO_VBIF28_OP_CFG  ET_BAT_PLUGIN_PCRGTLDO_VBIF28_OP_CFG  ET_                      e MFMMIC_AUXADC_AVG_RGTLDO_VBIF28_OP_CFG  ET_ PMIC_AUXADC_AVG_NUM_L0IC_AUXADC_AVG_RGTLDO_VBIF28_OP_CFG CLR              \
	IC_AU ADC_TRIM_CLDO_VBIF28_OP_CFG CLRIC_AUXADC_AVG_RGTLDO_VBIF28_OP_CFG CLR                       e MFMMIC_AUXADC_AVG_RGTLDO_VBIF28_OP_CFG CLR  PMIC_AUXADC_AVG_NUM_L0IC_AUXADC_AVG_RGTLDO_VIBR_                          \
	      ADC_TRIM_CLDO_VIBR_CON0IC_AUXADC_AVG_RGTLDO_VIBR_                          xM A
 A
 e Y_BAT_PLUGIN_PCRGTLDO_VIBR_    PMIC_AUXADC_AVG_NUM_LB   

 e  0IC_AUXADC_AVG_RGTLDO_VIBR_LP                              \  ADC_TRIM_CLDO_VIBR_CON0IC_AUXADC_AVG_RGTLDO_VIBR_LP                        xM A
 A
 e Y_BAT_PLUGIN_PCRGTLDO_VIBR_LP  PMIC_AUXADC_AVG_NUM_LB   

 e  Y_BAT_PLUGIN_PCRGTLDO_VIBR_STBTD                        \
	\  ADC_TRIM_CLDO_VIBR_CONY_BAT_PLUGIN_PCRGTLDO_VIBR_STBTD                        xM  A e 3MIC_AUXADC_TS_RGTLDO_VIBR_STBTD  PMIC_AUXADC_AVG_NUM_LB   

 0IC_AUXADC_AVG_RGTLDO_VIBR_ULP                             \  ADC_TRIM_CLDO_VIBR_CONY_BAT_PLUGIN_PCRGTLDO_VIBR_ULP                        xM A
A
 e Y_BAT_PLUGIN_PCRGTLDO_VIBR_ULP  PMIC_AUXADC_AVG_NUM_LB   

MBL2_BAT_PLUGIN_PCRGTLDO_VIBR_OCFB_                          \   ADC_TRIM_CLDO_VIBR_CONY_BAT_PLUGIN_PCRGTLDO_VIBR_OCFB_                          xM  e Y_BAT_PLUGIN_PCRGTLDO_VIBR_OCFB_    PMIC_AUXADC_AVG_NUM_L     4_BAT_PLUGIN_PCRGTLDO_VIBR_OC_MODE                        \   ADC_TRIM_CLDO_VIBR_CONY_BAT_PLUGIN_PCRGTLDO_VIBR_OC_MODE                        x   e Y_BAT_PLUGIN_PCRGTLDO_VIBR_OC_MODE  PMIC_AUXADC_AVG_NUM_L___BL5_BAT_PLUGIN_PCRGTLDO_VIBR_OC_T MP_                       \   ADC_TRIM_CLDO_VIBR_CONY_BAT_PLUGIN_PCRGTLDO_VIBR_OC_T MP_                       xM  e Y_BAT_PLUGIN_PCRGTLDO_VIBR_OC_T MP_ PMIC_AUXADC_AVG_NUM_L___BL6_BAT_PLUGIN_PCRGTLDO_VIBR_DUMMY_LOAD_                        ADC_TRIM_CLDO_VIBR_CONY_BAT_PLUGIN_PCRGTLDO_VIBR_DUMMY_LOAD_                    0xM e 3MIC_AUXADC_TS_RGTLDO_VIBR_DUMMY_LOAD_ PMIC_AUXADC_AVG_NUM_LLL8IC_AUXADC_AVG_RGTLDO_VIBR_OP_MODE                        \   ADC_TRIM_CLDO_VIBR_CONY_BAT_PLUGIN_PCRGTLDO_VIBR_OP_MODE                        x   e MIC_AUXADC_ADC_RGTLDO_VIBR_OP_MODE  PMIC_AUXADC_AVG_NUM_L___BLY0IC_AUXADC_AVG_RGTLDO_VIBR_CK  W_MODE                         ADC_TRIM_CLDO_VIBR_CONY_BAT_PLUGIN_PCRGTLDO_VIBR_CK  W_MODE                     0M  e Y_BAT_PLUGIN_PCRGTLDO_VIBR_CK  W_MODE  PMIC_AUXADC_AVG_NUM_M_Mn5_BAT_PLUGIN_PCDATVIBR_B_                          \
	        ADC_TRIM_CLDO_VIBR_MONIC_AUXADC_AVG_DATVIBR_B_                          xM A
 A
   e Y_BAT_PLUGIN_PCDATVIBR_B_    PMIC_AUXADC_AVG_NUM_LB   

 e ee 0IC_AUXADC_AVG_DATVIBR_B_STB                        \
	       ADC_TRIM_CLDO_VIBR_MONIC_AUXADC_AVG_DATVIBR_B_STB                        xM A
 A   e Y_BAT_PLUGIN_PCDATVIBR_B_STB  PMIC_AUXADC_AVG_NUM_LB   

 e   Y_BAT_PLUGIN_PCDATVIBR_B_LP                              \    ADC_TRIM_CLDO_VIBR_MONIC_AUXADC_AVG_DATVIBR_B_LP                        xM A
 A
   e Y_BAT_PLUGIN_PCDATVIBR_B_LP  PMIC_AUXADC_AVG_NUM_LB   

 e eee2_BAT_PLUGIN_PCDATVIBR_L_                          \
	        ADC_TRIM_CLDO_VIBR_MONIC_AUXADC_AVG_DATVIBR_L_                          xM A
 A
   e Y_BAT_PLUGIN_PCDATVIBR_L_    PMIC_AUXADC_AVG_NUM_LB   

 e eee3_BAT_PLUGIN_PCDATVIBR_L_STB                        \
	       ADC_TRIM_CLDO_VIBR_MONIC_AUXADC_AVG_DATVIBR_L_STB                        xM A
 A   e Y_BAT_PLUGIN_PCDATVIBR_L_STB  PMIC_AUXADC_AVG_NUM_LB   

 e   4_BAT_PLUGIN_PCDATVIBR_OCFB_                          \       ADC_TRIM_CLDO_VIBR_MONIC_AUXADC_AVG_DATVIBR_OCFB_                          xM  A   e Y_BAT_PLUGIN_PCDATVIBR_OCFB_    PMIC_AUXADC_AVG_NUM_L         5_BAT_PLUGIN_PCDATVIBR_DUMMY_LOAD_                            ADC_TRIM_CLDO_VIBR_MONIC_AUXADC_AVG_DATVIBR_DUMMY_LOAD_                    0xM A   e 3_BAT_PLUGIN_PCDATVIBR_DUMMY_LOAD_ PMIC_AUXADC_AVG_NUM_LLLLLLL6_BAT_PLUGIN_PCRGTLDO_VIBR_HW0_OP_                            ADC_TRIM_CLDO_VIBR_OP_  _BAT_PLUGIN_PCRGTLDO_VIBR_HW0_OP_                          xMe Y_BAT_PLUGIN_PCRGTLDO_VIBR_HW0_OP_    PMIC_AUXADC_AVG_NUM_LLLL0IC_AUXADC_AVG_RGTLDO_VIBR_HW1_OP_                            ADC_TRIM_CLDO_VIBR_OP_  _BAT_PLUGIN_PCRGTLDO_VIBR_HW1_OP_                           Me Y_BAT_PLUGIN_PCRGTLDO_VIBR_HW1_OP_    PMIC_AUXADC_AVG_NUM_L   Y_BAT_PLUGIN_PCRGTLDO_VIBR_HW2_OP_                            ADC_TRIM_CLDO_VIBR_OP_  _BAT_PLUGIN_PCRGTLDO_VIBR_HW2_OP_                           Me Y_BAT_PLUGIN_PCRGTLDO_VIBR_HW2_OP_    PMIC_AUXADC_AVG_NUM_L  L2_BAT_PLUGIN_PCRGTLDO_VIBR_HW3_OP_                            ADC_TRIM_CLDO_VIBR_OP_  _BAT_PLUGIN_PCRGTLDO_VIBR_HW3_OP_                           Me Y_BAT_PLUGIN_PCRGTLDO_VIBR_HW3_OP_    PMIC_AUXADC_AVG_NUM_L  L3MIC_AUXADC_TS_RGTLDO_VIBR_HW4_OP_                            ADC_TRIM_CLDO_VIBR_OP_  _BAT_PLUGIN_PCRGTLDO_VIBR_HW4_OP_                           Me Y_BAT_PLUGIN_PCRGTLDO_VIBR_HW4_OP_    PMIC_AUXADC_AVG_NUM_L   4_BAT_PLUGIN_PCRGTLDO_VIBR_HW5_OP_                            ADC_TRIM_CLDO_VIBR_OP_  _BAT_PLUGIN_PCRGTLDO_VIBR_HW5_OP_                           Me Y_BAT_PLUGIN_PCRGTLDO_VIBR_HW5_OP_    PMIC_AUXADC_AVG_NUM_L  L5_BAT_PLUGIN_PCRGTLDO_VIBR_HW6_OP_                            ADC_TRIM_CLDO_VIBR_OP_  _BAT_PLUGIN_PCRGTLDO_VIBR_HW6_OP_                           Me Y_BAT_PLUGIN_PCRGTLDO_VIBR_HW6_OP_    PMIC_AUXADC_AVG_NUM_L  L6_BAT_PLUGIN_PCRGTLDO_VIBR_HW7_OP_                            ADC_TRIM_CLDO_VIBR_OP_  _BAT_PLUGIN_PCRGTLDO_VIBR_HW7_OP_                           Me Y_BAT_PLUGIN_PCRGTLDO_VIBR_HW7_OP_    PMIC_AUXADC_AVG_NUM_L  LMIC_AUXADC_ADC_RGTLDO_VIBR_HW8_OP_                            ADC_TRIM_CLDO_VIBR_OP_  _BAT_PLUGIN_PCRGTLDO_VIBR_HW8_OP_                           Me Y_BAT_PLUGIN_PCRGTLDO_VIBR_HW8_OP_    PMIC_AUXADC_AVG_NUM_L  L8IC_AUXADC_AVG_RGTLDO_VIBR_HW9_OP_                            ADC_TRIM_CLDO_VIBR_OP_  _BAT_PLUGIN_PCRGTLDO_VIBR_HW9_OP_                           Me Y_BAT_PLUGIN_PCRGTLDO_VIBR_HW9_OP_    PMIC_AUXADC_AVG_NUM_L  L9IC_AUXADC_AVG_RGTLDO_VIBR_HW10_OP_                           ADC_TRIM_CLDO_VIBR_OP_  _BAT_PLUGIN_PCRGTLDO_VIBR_HW10_OP_                           e Y_BAT_PLUGIN_PCRGTLDO_VIBR_HW10_OP_    PMIC_AUXADC_AVG_NUM_M_Mn0IC_AUXADC_AVG_RGTLDO_VIBR_HW11_OP_                           ADC_TRIM_CLDO_VIBR_OP_  _BAT_PLUGIN_PCRGTLDO_VIBR_HW11_OP_                           e Y_BAT_PLUGIN_PCRGTLDO_VIBR_HW11_OP_    PMIC_AUXADC_AVG_NUM_M_MnY_BAT_PLUGIN_PCRGTLDO_VIBR_HW12_OP_                           ADC_TRIM_CLDO_VIBR_OP_  _BAT_PLUGIN_PCRGTLDO_VIBR_HW12_OP_                           e Y_BAT_PLUGIN_PCRGTLDO_VIBR_HW12_OP_    PMIC_AUXADC_AVG_NUM_M_Mn2_BAT_PLUGIN_PCRGTLDO_VIBR_HW13_OP_                           ADC_TRIM_CLDO_VIBR_OP_  _BAT_PLUGIN_PCRGTLDO_VIBR_HW13_OP_                           e Y_BAT_PLUGIN_PCRGTLDO_VIBR_HW13_OP_    PMIC_AUXADC_AVG_NUM_M_Mn3MIC_AUXADC_TS_RGTLDO_VIBR_HW14_OP_                           ADC_TRIM_CLDO_VIBR_OP_  _BAT_PLUGIN_PCRGTLDO_VIBR_HW14_OP_                           e Y_BAT_PLUGIN_PCRGTLDO_VIBR_HW14_OP_    PMIC_AUXADC_AVG_NUM_M_Mn4_BAT_PLUGIN_PCRGTLDO_VIBR_SW_OP_                             ADC_TRIM_CLDO_VIBR_OP_  _BAT_PLUGIN_PCRGTLDO_VIBR_SW_OP_                             e Y_BAT_PLUGIN_PCRGTLDO_VIBR_SW_OP_    PMIC_AUXADC_AVG_NUM_L    Y5_BAT_PLUGIN_PCRGTLDO_VIBR_OP_    ET_                         ADC_TRIM_CLDO_VIBR_OP_    ET_BAT_PLUGIN_PCRGTLDO_VIBR_OP_    ET_                        Me MFMMIC_AUXADC_AVG_RGTLDO_VIBR_OP_    ET_ PMIC_AUXADC_AVG_NUM_LLLL0IC_AUXADC_AVG_RGTLDO_VIBR_OP_   CLR              \
	IC_AUX   ADC_TRIM_CLDO_VIBR_OP_   CLRIC_AUXADC_AVG_RGTLDO_VIBR_OP_   CLR                         Me MFMMIC_AUXADC_AVG_RGTLDO_VIBR_OP_   CLR  PMIC_AUXADC_AVG_NUM_LB L0IC_AUXADC_AVG_RGTLDO_VIBR_HW0_OP_CFG                         ADC_TRIM_CLDO_VIBR_OP_CFGIC_AUXADC_AVG_RGTLDO_VIBR_HW0_OP_CFG                         e Y_BAT_PLUGIN_PCRGTLDO_VIBR_HW0_OP_CFG  PMIC_AUXADC_AVG_NUM_LBL0IC_AUXADC_AVG_RGTLDO_VIBR_HW1_OP_CFG                         ADC_TRIM_CLDO_VIBR_OP_CFGIC_AUXADC_AVG_RGTLDO_VIBR_HW1_OP_CFG                        Me Y_BAT_PLUGIN_PCRGTLDO_VIBR_HW1_OP_CFG  PMIC_AUXADC_AVG_NUM_L  Y_BAT_PLUGIN_PCRGTLDO_VIBR_HW2_OP_CFG                         ADC_TRIM_CLDO_VIBR_OP_CFGIC_AUXADC_AVG_RGTLDO_VIBR_HW2_OP_CFG                        Me Y_BAT_PLUGIN_PCRGTLDO_VIBR_HW2_OP_CFG  PMIC_AUXADC_AVG_NUM_L  2_BAT_PLUGIN_PCRGTLDO_VIBR_HW3_OP_CFG                         ADC_TRIM_CLDO_VIBR_OP_CFGIC_AUXADC_AVG_RGTLDO_VIBR_HW3_OP_CFG                        Me Y_BAT_PLUGIN_PCRGTLDO_VIBR_HW3_OP_CFG  PMIC_AUXADC_AVG_NUM_L  3MIC_AUXADC_TS_RGTLDO_VIBR_HW4_OP_CFG                         ADC_TRIM_CLDO_VIBR_OP_CFGIC_AUXADC_AVG_RGTLDO_VIBR_HW4_OP_CFG                        Me Y_BAT_PLUGIN_PCRGTLDO_VIBR_HW4_OP_CFG  PMIC_AUXADC_AVG_NUM_L  4_BAT_PLUGIN_PCRGTLDO_VIBR_HW5_OP_CFG                         ADC_TRIM_CLDO_VIBR_OP_CFGIC_AUXADC_AVG_RGTLDO_VIBR_HW5_OP_CFG                        Me Y_BAT_PLUGIN_PCRGTLDO_VIBR_HW5_OP_CFG  PMIC_AUXADC_AVG_NUM_L  5_BAT_PLUGIN_PCRGTLDO_VIBR_HW6_OP_CFG                         ADC_TRIM_CLDO_VIBR_OP_CFGIC_AUXADC_AVG_RGTLDO_VIBR_HW6_OP_CFG                        Me Y_BAT_PLUGIN_PCRGTLDO_VIBR_HW6_OP_CFG  PMIC_AUXADC_AVG_NUM_L  6_BAT_PLUGIN_PCRGTLDO_VIBR_HW7_OP_CFG                         ADC_TRIM_CLDO_VIBR_OP_CFGIC_AUXADC_AVG_RGTLDO_VIBR_HW7_OP_CFG                        Me Y_BAT_PLUGIN_PCRGTLDO_VIBR_HW7_OP_CFG  PMIC_AUXADC_AVG_NUM_L  MIC_AUXADC_ADC_RGTLDO_VIBR_HW8_OP_CFG                         ADC_TRIM_CLDO_VIBR_OP_CFGIC_AUXADC_AVG_RGTLDO_VIBR_HW8_OP_CFG                        Me Y_BAT_PLUGIN_PCRGTLDO_VIBR_HW8_OP_CFG  PMIC_AUXADC_AVG_NUM_L  8IC_AUXADC_AVG_RGTLDO_VIBR_HW9_OP_CFG                         ADC_TRIM_CLDO_VIBR_OP_CFGIC_AUXADC_AVG_RGTLDO_VIBR_HW9_OP_CFG                        Me Y_BAT_PLUGIN_PCRGTLDO_VIBR_HW9_OP_CFG  PMIC_AUXADC_AVG_NUM_L  9IC_AUXADC_AVG_RGTLDO_VIBR_HW10_OP_CFG                        ADC_TRIM_CLDO_VIBR_OP_CFGIC_AUXADC_AVG_RGTLDO_VIBR_HW10_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VIBR_HW10_OP_CFG  PMIC_AUXADC_AVG_NUM_MMn0IC_AUXADC_AVG_RGTLDO_VIBR_HW11_OP_CFG                        ADC_TRIM_CLDO_VIBR_OP_CFGIC_AUXADC_AVG_RGTLDO_VIBR_HW11_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VIBR_HW11_OP_CFG  PMIC_AUXADC_AVG_NUM_MMnY_BAT_PLUGIN_PCRGTLDO_VIBR_HW12_OP_CFG                        ADC_TRIM_CLDO_VIBR_OP_CFGIC_AUXADC_AVG_RGTLDO_VIBR_HW12_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VIBR_HW12_OP_CFG  PMIC_AUXADC_AVG_NUM_MMn2_BAT_PLUGIN_PCRGTLDO_VIBR_HW13_OP_CFG                        ADC_TRIM_CLDO_VIBR_OP_CFGIC_AUXADC_AVG_RGTLDO_VIBR_HW13_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VIBR_HW13_OP_CFG  PMIC_AUXADC_AVG_NUM_MMn3MIC_AUXADC_TS_RGTLDO_VIBR_HW14_OP_CFG                        ADC_TRIM_CLDO_VIBR_OP_CFGIC_AUXADC_AVG_RGTLDO_VIBR_HW14_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VIBR_HW14_OP_CFG  PMIC_AUXADC_AVG_NUM_MMn4_BAT_PLUGIN_PCRGTLDO_VIBR_SW_OP_CFG                          ADC_TRIM_CLDO_VIBR_OP_CFGIC_AUXADC_AVG_RGTLDO_VIBR_SW_OP_CFG                          e Y_BAT_PLUGIN_PCRGTLDO_VIBR_SW_OP_CFG  PMIC_AUXADC_AVG_NUM_L   Y5_BAT_PLUGIN_PCRGTLDO_VIBR_OP_CFG  ET_                        ADC_TRIM_CLDO_VIBR_OP_CFG  ET_BAT_PLUGIN_PCRGTLDO_VIBR_OP_CFG  ET_                       Me MFMMIC_AUXADC_AVG_RGTLDO_VIBR_OP_CFG  ET_ PMIC_AUXADC_AVG_NUM_LLL0IC_AUXADC_AVG_RGTLDO_VIBR_OP_CFG CLR              \
	IC_AU   ADC_TRIM_CLDO_VIBR_OP_CFG CLRIC_AUXADC_AVG_RGTLDO_VIBR_OP_CFG CLR                        Me MFMMIC_AUXADC_AVG_RGTLDO_VIBR_OP_CFG CLR  PMIC_AUXADC_AVG_NUM_LB 0IC_AUXADC_AVG_RGTLDO_VIO28_                          \       ADC_TRIM_CLDO_VIO28_CON0IC_AUXADC_AVG_RGTLDO_VIO28_                          xM A
A
 e Y_BAT_PLUGIN_PCRGTLDO_VIO28_    PMIC_AUXADC_AVG_NUM_L         0IC_AUXADC_AVG_RGTLDO_VIO28_LP                             \  ADC_TRIM_CLDO_VIO28_CON0IC_AUXADC_AVG_RGTLDO_VIO28_LP                        xM A
A
 e Y_BAT_PLUGIN_PCRGTLDO_VIO28_LP  PMIC_AUXADC_AVG_NUM_LB   

 e Y_BAT_PLUGIN_PCRGTLDO_VIO28_STBTD                        \
	\ ADC_TRIM_CLDO_VIO28_CONY_BAT_PLUGIN_PCRGTLDO_VIO28_STBTD                     0xM A   e 3_BAT_PLUGIN_PCRGTLDO_VIO28_STBTD  PMIC_AUXADC_AVG_NUM_LB   

0IC_AUXADC_AVG_RGTLDO_VIO28_ULP                             \ ADC_TRIM_CLDO_VIO28_CONY_BAT_PLUGIN_PCRGTLDO_VIO28_ULP                        xM A
A
e Y_BAT_PLUGIN_PCRGTLDO_VIO28_ULP  PMIC_AUXADC_AVG_NUM_LB   

MB2_BAT_PLUGIN_PCRGTLDO_VIO28_OCFB_                          \  ADC_TRIM_CLDO_VIO28_CONY_BAT_PLUGIN_PCRGTLDO_VIO28_OCFB_                          xM e Y_BAT_PLUGIN_PCRGTLDO_VIO28_OCFB_    PMIC_AUXADC_AVG_NUM_L    4_BAT_PLUGIN_PCRGTLDO_VIO28_OC_MODE                        \  ADC_TRIM_CLDO_VIO28_CONY_BAT_PLUGIN_PCRGTLDO_VIO28_OC_MODE                        x  e Y_BAT_PLUGIN_PCRGTLDO_VIO28_OC_MODE  PMIC_AUXADC_AVG_NUM_L___B5_BAT_PLUGIN_PCRGTLDO_VIO28_OC_T MP_                       \  ADC_TRIM_CLDO_VIO28_CONY_BAT_PLUGIN_PCRGTLDO_VIO28_OC_T MP_                       xM e Y_BAT_PLUGIN_PCRGTLDO_VIO28_OC_T MP_ PMIC_AUXADC_AVG_NUM_L___B6_BAT_PLUGIN_PCRGTLDO_VIO28_DUMMY_LOAD_                       ADC_TRIM_CLDO_VIO28_CONY_BAT_PLUGIN_PCRGTLDO_VIO28_DUMMY_LOAD_                    0xMe 3_BAT_PLUGIN_PCRGTLDO_VIO28_DUMMY_LOAD_ PMIC_AUXADC_AVG_NUM_LL8IC_AUXADC_AVG_RGTLDO_VIO28_OP_MODE                        \  ADC_TRIM_CLDO_VIO28_CONY_BAT_PLUGIN_PCRGTLDO_VIO28_OP_MODE                        x  e MIC_AUXADC_ADC_RGTLDO_VIO28_OP_MODE  PMIC_AUXADC_AVG_NUM_L    Y0IC_AUXADC_AVG_RGTLDO_VIO28_CK  W_MODE                        ADC_TRIM_CLDO_VIO28_CONY_BAT_PLUGIN_PCRGTLDO_VIO28_CK  W_MODE                     0M e Y_BAT_PLUGIN_PCRGTLDO_VIO28_CK  W_MODE  PMIC_AUXADC_AVG_NUM_M_n5_BAT_PLUGIN_PCDATVIO28_B_                          \
	       ADC_TRIM_CLDO_VIO28_MONIC_AUXADC_AVG_DATVIO28_B_                          xM A
 A   e Y_BAT_PLUGIN_PCDATVIO28_B_    PMIC_AUXADC_AVG_NUM_LB   

 e   0IC_AUXADC_AVG_DATVIO28_B_STB                        \
	      ADC_TRIM_CLDO_VIO28_MONIC_AUXADC_AVG_DATVIO28_B_STB                        xM A
 A  e Y_BAT_PLUGIN_PCDATVIO28_B_STB  PMIC_AUXADC_AVG_NUM_LB   

 e  Y_BAT_PLUGIN_PCDATVIO28_B_LP                              \   ADC_TRIM_CLDO_VIO28_MONIC_AUXADC_AVG_DATVIO28_B_LP                        xM A
 A
  e Y_BAT_PLUGIN_PCDATVIO28_B_LP  PMIC_AUXADC_AVG_NUM_LB   

 e ee2_BAT_PLUGIN_PCDATVIO28_L_                          \
	       ADC_TRIM_CLDO_VIO28_MONIC_AUXADC_AVG_DATVIO28_L_                          xM A
 A
  e Y_BAT_PLUGIN_PCDATVIO28_L_    PMIC_AUXADC_AVG_NUM_LB   

 e ee3_BAT_PLUGIN_PCDATVIO28_L_STB                        \
	      ADC_TRIM_CLDO_VIO28_MONIC_AUXADC_AVG_DATVIO28_L_STB                        xM A
 A  e Y_BAT_PLUGIN_PCDATVIO28_L_STB  PMIC_AUXADC_AVG_NUM_LB   

 e  4_BAT_PLUGIN_PCDATVIO28_OCFB_                          \      ADC_TRIM_CLDO_VIO28_MONIC_AUXADC_AVG_DATVIO28_OCFB_                          xM  A  e Y_BAT_PLUGIN_PCDATVIO28_OCFB_    PMIC_AUXADC_AVG_NUM_L        5_BAT_PLUGIN_PCDATVIO28_DUMMY_LOAD_                           ADC_TRIM_CLDO_VIO28_MONIC_AUXADC_AVG_DATVIO28_DUMMY_LOAD_                    0xM A  e 3_BAT_PLUGIN_PCDATVIO28_DUMMY_LOAD_ PMIC_AUXADC_AVG_NUM_LLLLLL6_BAT_PLUGIN_PCRGTLDO_VIO28_HW0_OP_                           ADC_TRIM_CLDO_VIO28_OP_  _BAT_PLUGIN_PCRGTLDO_VIO28_HW0_OP_                          Me Y_BAT_PLUGIN_PCRGTLDO_VIO28_HW0_OP_    PMIC_AUXADC_AVG_NUM_LB 0IC_AUXADC_AVG_RGTLDO_VIO28_HW1_OP_                           ADC_TRIM_CLDO_VIO28_OP_  _BAT_PLUGIN_PCRGTLDO_VIO28_HW1_OP_                           e Y_BAT_PLUGIN_PCRGTLDO_VIO28_HW1_OP_    PMIC_AUXADC_AVG_NUM_L  Y_BAT_PLUGIN_PCRGTLDO_VIO28_HW2_OP_                           ADC_TRIM_CLDO_VIO28_OP_  _BAT_PLUGIN_PCRGTLDO_VIO28_HW2_OP_                           e Y_BAT_PLUGIN_PCRGTLDO_VIO28_HW2_OP_    PMIC_AUXADC_AVG_NUM_L  2_BAT_PLUGIN_PCRGTLDO_VIO28_HW3_OP_                           ADC_TRIM_CLDO_VIO28_OP_  _BAT_PLUGIN_PCRGTLDO_VIO28_HW3_OP_                           e Y_BAT_PLUGIN_PCRGTLDO_VIO28_HW3_OP_    PMIC_AUXADC_AVG_NUM_L  3MIC_AUXADC_TS_RGTLDO_VIO28_HW4_OP_                           ADC_TRIM_CLDO_VIO28_OP_  _BAT_PLUGIN_PCRGTLDO_VIO28_HW4_OP_                           e Y_BAT_PLUGIN_PCRGTLDO_VIO28_HW4_OP_    PMIC_AUXADC_AVG_NUM_L  4_BAT_PLUGIN_PCRGTLDO_VIO28_HW5_OP_                           ADC_TRIM_CLDO_VIO28_OP_  _BAT_PLUGIN_PCRGTLDO_VIO28_HW5_OP_                           e Y_BAT_PLUGIN_PCRGTLDO_VIO28_HW5_OP_    PMIC_AUXADC_AVG_NUM_L  5_BAT_PLUGIN_PCRGTLDO_VIO28_HW6_OP_                           ADC_TRIM_CLDO_VIO28_OP_  _BAT_PLUGIN_PCRGTLDO_VIO28_HW6_OP_                           e Y_BAT_PLUGIN_PCRGTLDO_VIO28_HW6_OP_    PMIC_AUXADC_AVG_NUM_L  6_BAT_PLUGIN_PCRGTLDO_VIO28_HW7_OP_                           ADC_TRIM_CLDO_VIO28_OP_  _BAT_PLUGIN_PCRGTLDO_VIO28_HW7_OP_                           e Y_BAT_PLUGIN_PCRGTLDO_VIO28_HW7_OP_    PMIC_AUXADC_AVG_NUM_L  MIC_AUXADC_ADC_RGTLDO_VIO28_HW8_OP_                           ADC_TRIM_CLDO_VIO28_OP_  _BAT_PLUGIN_PCRGTLDO_VIO28_HW8_OP_                           e Y_BAT_PLUGIN_PCRGTLDO_VIO28_HW8_OP_    PMIC_AUXADC_AVG_NUM_L  8IC_AUXADC_AVG_RGTLDO_VIO28_HW9_OP_                           ADC_TRIM_CLDO_VIO28_OP_  _BAT_PLUGIN_PCRGTLDO_VIO28_HW9_OP_                           e Y_BAT_PLUGIN_PCRGTLDO_VIO28_HW9_OP_    PMIC_AUXADC_AVG_NUM_L  9IC_AUXADC_AVG_RGTLDO_VIO28_HW10_OP_                          ADC_TRIM_CLDO_VIO28_OP_  _BAT_PLUGIN_PCRGTLDO_VIO28_HW10_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VIO28_HW10_OP_    PMIC_AUXADC_AVG_NUM_MMn0IC_AUXADC_AVG_RGTLDO_VIO28_HW11_OP_                          ADC_TRIM_CLDO_VIO28_OP_  _BAT_PLUGIN_PCRGTLDO_VIO28_HW11_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VIO28_HW11_OP_    PMIC_AUXADC_AVG_NUM_MMnY_BAT_PLUGIN_PCRGTLDO_VIO28_HW12_OP_                          ADC_TRIM_CLDO_VIO28_OP_  _BAT_PLUGIN_PCRGTLDO_VIO28_HW12_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VIO28_HW12_OP_    PMIC_AUXADC_AVG_NUM_MMn2_BAT_PLUGIN_PCRGTLDO_VIO28_HW13_OP_                          ADC_TRIM_CLDO_VIO28_OP_  _BAT_PLUGIN_PCRGTLDO_VIO28_HW13_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VIO28_HW13_OP_    PMIC_AUXADC_AVG_NUM_MMn3MIC_AUXADC_TS_RGTLDO_VIO28_HW14_OP_                          ADC_TRIM_CLDO_VIO28_OP_  _BAT_PLUGIN_PCRGTLDO_VIO28_HW14_OP_                          e Y_BAT_PLUGIN_PCRGTLDO_VIO28_HW14_OP_    PMIC_AUXADC_AVG_NUM_MMn4_BAT_PLUGIN_PCRGTLDO_VIO28_SW_OP_                            ADC_TRIM_CLDO_VIO28_OP_  _BAT_PLUGIN_PCRGTLDO_VIO28_SW_OP_                            e Y_BAT_PLUGIN_PCRGTLDO_VIO28_SW_OP_    PMIC_AUXADC_AVG_NUM_L   Y5_BAT_PLUGIN_PCRGTLDO_VIO28_OP_    ET_                        ADC_TRIM_CLDO_VIO28_OP_    ET_BAT_PLUGIN_PCRGTLDO_VIO28_OP_    ET_                       Me MFMMIC_AUXADC_AVG_RGTLDO_VIO28_OP_    ET_ PMIC_AUXADC_AVG_NUM_LB 0IC_AUXADC_AVG_RGTLDO_VIO28_OP_   CLR              \
	IC_AUX  ADC_TRIM_CLDO_VIO28_OP_   CLRIC_AUXADC_AVG_RGTLDO_VIO28_OP_   CLR                        Me MFMMIC_AUXADC_AVG_RGTLDO_VIO28_OP_   CLR  PMIC_AUXADC_AVG_NUM_LB 0IC_AUXADC_AVG_RGTLDO_VIO28_HW0_OP_CFG                        ADC_TRIM_CLDO_VIO28_OP_CFGIC_AUXADC_AVG_RGTLDO_VIO28_HW0_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VIO28_HW0_OP_CFG  PMIC_AUXADC_AVG_NUM_MM0IC_AUXADC_AVG_RGTLDO_VIO28_HW1_OP_CFG                        ADC_TRIM_CLDO_VIO28_OP_CFGIC_AUXADC_AVG_RGTLDO_VIO28_HW1_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VIO28_HW1_OP_CFG  PMIC_AUXADC_AVG_NUM_L Y_BAT_PLUGIN_PCRGTLDO_VIO28_HW2_OP_CFG                        ADC_TRIM_CLDO_VIO28_OP_CFGIC_AUXADC_AVG_RGTLDO_VIO28_HW2_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VIO28_HW2_OP_CFG  PMIC_AUXADC_AVG_NUM_L 2_BAT_PLUGIN_PCRGTLDO_VIO28_HW3_OP_CFG                        ADC_TRIM_CLDO_VIO28_OP_CFGIC_AUXADC_AVG_RGTLDO_VIO28_HW3_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VIO28_HW3_OP_CFG  PMIC_AUXADC_AVG_NUM_L 3MIC_AUXADC_TS_RGTLDO_VIO28_HW4_OP_CFG                        ADC_TRIM_CLDO_VIO28_OP_CFGIC_AUXADC_AVG_RGTLDO_VIO28_HW4_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VIO28_HW4_OP_CFG  PMIC_AUXADC_AVG_NUM_L 4_BAT_PLUGIN_PCRGTLDO_VIO28_HW5_OP_CFG                        ADC_TRIM_CLDO_VIO28_OP_CFGIC_AUXADC_AVG_RGTLDO_VIO28_HW5_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VIO28_HW5_OP_CFG  PMIC_AUXADC_AVG_NUM_L 5_BAT_PLUGIN_PCRGTLDO_VIO28_HW6_OP_CFG                        ADC_TRIM_CLDO_VIO28_OP_CFGIC_AUXADC_AVG_RGTLDO_VIO28_HW6_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VIO28_HW6_OP_CFG  PMIC_AUXADC_AVG_NUM_L 6_BAT_PLUGIN_PCRGTLDO_VIO28_HW7_OP_CFG                        ADC_TRIM_CLDO_VIO28_OP_CFGIC_AUXADC_AVG_RGTLDO_VIO28_HW7_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VIO28_HW7_OP_CFG  PMIC_AUXADC_AVG_NUM_L MIC_AUXADC_ADC_RGTLDO_VIO28_HW8_OP_CFG                        ADC_TRIM_CLDO_VIO28_OP_CFGIC_AUXADC_AVG_RGTLDO_VIO28_HW8_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VIO28_HW8_OP_CFG  PMIC_AUXADC_AVG_NUM_L 8IC_AUXADC_AVG_RGTLDO_VIO28_HW9_OP_CFG                        ADC_TRIM_CLDO_VIO28_OP_CFGIC_AUXADC_AVG_RGTLDO_VIO28_HW9_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VIO28_HW9_OP_CFG  PMIC_AUXADC_AVG_NUM_L 9IC_AUXADC_AVG_RGTLDO_VIO28_HW10_OP_CFG                       ADC_TRIM_CLDO_VIO28_OP_CFGIC_AUXADC_AVG_RGTLDO_VIO28_HW10_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VIO28_HW10_OP_CFG  PMIC_AUXADC_AVG_NUM_LY0IC_AUXADC_AVG_RGTLDO_VIO28_HW11_OP_CFG                       ADC_TRIM_CLDO_VIO28_OP_CFGIC_AUXADC_AVG_RGTLDO_VIO28_HW11_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VIO28_HW11_OP_CFG  PMIC_AUXADC_AVG_NUM_LYY_BAT_PLUGIN_PCRGTLDO_VIO28_HW12_OP_CFG                       ADC_TRIM_CLDO_VIO28_OP_CFGIC_AUXADC_AVG_RGTLDO_VIO28_HW12_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VIO28_HW12_OP_CFG  PMIC_AUXADC_AVG_NUM_LY PMIC_AUXADC_BIRGTLDO_VIO28_HW13_OP_CFG                       ADC_TRIM_CLDO_VIO28_OP_CFGIC_AUXADC_AVG_RGTLDO_VIO28_HW13_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VIO28_HW13_OP_CFG  PMIC_AUXADC_AVG_NUM_LY3MIC_AUXADC_TS_RGTLDO_VIO28_HW14_OP_CFG                       ADC_TRIM_CLDO_VIO28_OP_CFGIC_AUXADC_AVG_RGTLDO_VIO28_HW14_OP_CFG                       e Y_BAT_PLUGIN_PCRGTLDO_VIO28_HW14_OP_CFG  PMIC_AUXADC_AVG_NUM_LY4_BAT_PLUGIN_PCRGTLDO_VIO28_SW_OP_CFG                         ADC_TRIM_CLDO_VIO28_OP_CFGIC_AUXADC_AVG_RGTLDO_VIO28_SW_OP_CFG                         e Y_BAT_PLUGIN_PCRGTLDO_VIO28_SW_OP_CFG  PMIC_AUXADC_AVG_NUM_L  Y5_BAT_PLUGIN_PCRGTLDO_VIO28_OP_CFG  ET_                       ADC_TRIM_CLDO_VIO28_OP_CFG  ET_BAT_PLUGIN_PCRGTLDO_VIO28_OP_CFG  ET_                       e MFMMIC_AUXADC_AVG_RGTLDO_VIO28_OP_CFG  ET_ PMIC_AUXADC_AVG_NUM_LL0IC_AUXADC_AVG_RGTLDO_VIO28_OP_CFG CLR              \
	IC_AU  ADC_TRIM_CLDO_VIO28_OP_CFG CLRIC_AUXADC_AVG_RGTLDO_VIO28_OP_CFG CLR                        e MFMMIC_AUXADC_AVG_RGTLDO_VIO28_OP_CFG CLR  PMIC_AUXADC_AVG_NUM_LB0IC_AUXADC_AVG_LDO_GNR4_ANA_ID                        \
	\    ADC_TRIM_CLDO_GNR4_DSN_IDIC_AUXADC_AVG_LDO_GNR4_ANA_ID                        xM A
A
 e MMIC_AUXADC_AVG_LDO_GNR4_ANA_ID  PMIC_AUXADC_AVG_NUM_L         0IC_AUXADC_AVG_LDO_GNR4_DIG_ID                        \
	\    ADC_TRIM_CLDO_GNR4_DSN_IDIC_AUXADC_AVG_LDO_GNR4_DIG_ID                        xM A
A
 e MMIC_AUXADC_AVG_LDO_GNR4_DIG_ID  PMIC_AUXADC_AVG_NUM_L         8IC_AUXADC_AVG_LDO_GNR4_ANA_MINOR_REV                         ADC_TRIM_CLDO_GNR4_DSN_REV0IC_AUXADC_AVG_LDO_GNR4_ANA_MINOR_REV                        Me MIC_AUXADC_AVG_LDO_GNR4_ANA_MINOR_REV  PMIC_AUXADC_AVG_NUM_LB 0IC_AUXADC_AVG_LDO_GNR4_ANA_MAJOR_REV                         ADC_TRIM_CLDO_GNR4_DSN_REV0IC_AUXADC_AVG_LDO_GNR4_ANA_MAJOR_REV                        Me MIC_AUXADC_AVG_LDO_GNR4_ANA_MAJOR_REV  PMIC_AUXADC_AVG_NUM_L  4_BAT_PLUGIN_PCLDO_GNR4_DIG_MINOR_REV                         ADC_TRIM_CLDO_GNR4_DSN_REV0IC_AUXADC_AVG_LDO_GNR4_DIG_MINOR_REV                        Me MIC_AUXADC_AVG_LDO_GNR4_DIG_MINOR_REV  PMIC_AUXADC_AVG_NUM_L  8IC_AUXADC_AVG_LDO_GNR4_DIG_MAJOR_REV                         ADC_TRIM_CLDO_GNR4_DSN_REV0IC_AUXADC_AVG_LDO_GNR4_DIG_MAJOR_REV                        Me MIC_AUXADC_AVG_LDO_GNR4_DIG_MAJOR_REV  PMIC_AUXADC_AVG_NUM_L  Y PMIC_AUXADC_BILDO_GNR4_DSN_CBS                        \      ADC_TRIM_CLDO_GNR4_DSN_DBIPMIC_AUXADC_BILDO_GNR4_DSN_CBS                        xM  A  e 3PMIC_AUXADC_BILDO_GNR4_DSN_CBS  PMIC_AUXADC_AVG_NUM_L        0IC_AUXADC_AVG_LDO_GNR4_DSN_BIX                        \      ADC_TRIM_CLDO_GNR4_DSN_DBIPMIC_AUXADC_BILDO_GNR4_DSN_BIX                        xM  A  e 3PMIC_AUXADC_BILDO_GNR4_DSN_BIX  PMIC_AUXADC_AVG_NUM_LB   

MB2_BAT_PLUGIN_PCLDO_GNR4_DSN_ESP                             \ ADC_TRIM_CLDO_GNR4_DSN_DBIPMIC_AUXADC_BILDO_GNR4_DSN_ESP                        xM  A  e MMIC_AUXADC_AVG_LDO_GNR4_DSN_ESP  PMIC_AUXADC_AVG_NUM_LB   

MB8IC_AUXADC_AVG_LDO_GNR4_DSN_FPI                             \ ADC_TRIM_CLDO_GNR4_DSN_DXIPMIC_AUXADC_BILDO_GNR4_DSN_FPI                        xM  A  e MMIC_AUXADC_AVG_LDO_GNR4_DSN_FPI  PMIC_AUXADC_AVG_NUM_L        0IC_AUXADC_AVG_RGTLDO_VM18_                          \        ADC_TRIM_CLDO_VM18_CON0IC_AUXADC_AVG_RGTLDO_VM18_                          xM A
 A
 e Y_BAT_PLUGIN_PCRGTLDO_VM18_    PMIC_AUXADC_AVG_NUM_LB   

 e  0IC_AUXADC_AVG_RGTLDO_VM18_LP                              \  ADC_TRIM_CLDO_VM18_CON0IC_AUXADC_AVG_RGTLDO_VM18_LP                        xM A
 A
 e Y_BAT_PLUGIN_PCRGTLDO_VM18_LP  PMIC_AUXADC_AVG_NUM_LB   

 e  Y_BAT_PLUGIN_PCRGTLDO_VM18_STBTD                        \
	\  ADC_TRIM_CLDO_VM18_CONY_BAT_PLUGIN_PCRGTLDO_VM18_STBTD                        xM  A e 3MIC_AUXADC_TS_RGTLDO_VM18_STBTD  PMIC_AUXADC_AVG_NUM_LB   

 0IC_AUXADC_AVG_RGTLDO_VM18_ULP                             \  ADC_TRIM_CLDO_VM18_CONY_BAT_PLUGIN_PCRGTLDO_VM18_ULP                        xM A
A
 e Y_BAT_PLUGIN_PCRGTLDO_VM18_ULP  PMIC_AUXADC_AVG_NUM_LB   

MBL2_BAT_PLUGIN_PCRGTLDO_VM18_OCFB_                          \   ADC_TRIM_CLDO_VM18_CONY_BAT_PLUGIN_PCRGTLDO_VM18_OCFB_                          xM  e Y_BAT_PLUGIN_PCRGTLDO_VM18_OCFB_    PMIC_AUXADC_AVG_NUM_L     4_BAT_PLUGIN_PCRGTLDO_VM18_OC_MODE                        \   ADC_TRIM_CLDO_VM18_CONY_BAT_PLUGIN_PCRGTLDO_VM18_OC_MODE                        x   e Y_BAT_PLUGIN_PCRGTLDO_VM18_OC_MODE  PMIC_AUXADC_AVG_NUM_L___BL5_BAT_PLUGIN_PCRGTLDO_VM18_OC_T MP_                       \   ADC_TRIM_CLDO_VM18_CONY_BAT_PLUGIN_PCRGTLDO_VM18_OC_T MP_                       xM  e Y_BAT_PLUGIN_PCRGTLDO_VM18_OC_T MP_ PMIC_AUXADC_AVG_NUM_LLLLLL6_BAT_PLUGIN_PCRGTLDO_VM18_DUMMY_LOAD_                        ADC_TRIM_CLDO_VM18_CONY_BAT_PLUGIN_PCRGTLDO_VM18_DUMMY_LOAD_                    0xM e 3MIC_AUXADC_TS_RGTLDO_VM18_DUMMY_LOAD_ PMIC_AUXADC_AVG_NUM_L  8IC_AUXADC_AVG_RGTLDO_VM18_OP_MODE                        \   ADC_TRIM_CLDO_VM18_CONY_BAT_PLUGIN_PCRGTLDO_VM18_OP_MODE                        x   e MIC_AUXADC_ADC_RGTLDO_VM18_OP_MODE  PMIC_AUXADC_AVG_NUM_L___BLY0IC_AUXADC_AVG_RGTLDO_VM18_CK  W_MODE                         ADC_TRIM_CLDO_VM18_CONY_BAT_PLUGIN_PCRGTLDO_VM18_CK  W_MODE                     0M  e Y_BAT_PLUGIN_PCRGTLDO_VM18_CK  W_MODE  PMIC_AUXADC_AVG_NUM_M_Mn5_BAT_PLUGIN_PCDATVM18_B_                          \
	        ADC_TRIM_CLDO_VM18_MONIC_AUXADC_AVG_DATVM18_B_                          xM A
 A
   e Y_BAT_PLUGIN_PCDATVM18_B_    PMIC_AUXADC_AVG_NUM_LB   

 e ee 0IC_AUXADC_AVG_DATVM18_B_STB                        \
	       ADC_TRIM_CLDO_VM18_MONIC_AUXADC_AVG_DATVM18_B_STB                        xM A
 A   e Y_BAT_PLUGIN_PCDATVM18_B_STB  PMIC_AUXADC_AVG_NUM_LB   

 e   Y_BAT_PLUGIN_PCDATVM18_B_LP                              \    ADC_TRIM_CLDO_VM18_MONIC_AUXADC_AVG_DATVM18_B_LP                        xM A
 A
   e Y_BAT_PLUGIN_PCDATVM18_B_LP  PMIC_AUXADC_AVG_NUM_LB   

 e eee2_BAT_PLUGIN_PCDATVM18_L_                          \
	        ADC_TRIM_CLDO_VM18_MONIC_AUXADC_AVG_DATVM18_L_                          xM A
 A
   e Y_BAT_PLUGIN_PCDATVM18_L_    PMIC_AUXADC_AVG_NUM_LB   

 e eee3_BAT_PLUGIN_PCDATVM18_L_STB                        \
	       ADC_TRIM_CLDO_VM18_MONIC_AUXADC_AVG_DATVM18_L_STB                        xM A
 A   e Y_BAT_PLUGIN_PCDATVM18_L_STB  PMIC_AUXADC_AVG_NUM_LB   

 e   4_BAT_PLUGIN_PCDATVM18_OCFB_                          \       ADC_TRIM_CLDO_VM18_MONIC_AUXADC_AVG_DATVM18_OCFB_                          xM  A   e Y_BAT_PLUGIN_PCDATVM18_OCFB_    PMIC_AUXADC_AVG_NUM_L         5_BAT_PLUGIN_PCDATVM18_DUMMY_LOAD_                            ADC_TRIM_CLDO_VM18_MONIC_AUXADC_AVG_DATVM18_DUMMY_LOAD_                    0xM A   e 3_BAT_PLUGIN_PCDATVM18_DUMMY_LOAD_ PMIC_AUXADC_AVG_NUM_L      6_BAT_PLUGIN_PCRGTLDO_VM18_HW0_OP_                            ADC_TRIM_CLDO_VM18_OP_  _BAT_PLUGIN_PCRGTLDO_VM18_HW0_OP_                            e Y_BAT_PLUGIN_PCRGTLDO_VM18_HW0_OP_    PMIC_AUXADC_AVG_NUM_LB L0IC_AUXADC_AVG_RGTLDO_VM18_HW1_OP_                            ADC_TRIM_CLDO_VM18_OP_  _BAT_PLUGIN_PCRGTLDO_VM18_HW1_OP_                           Me Y_BAT_PLUGIN_PCRGTLDO_VM18_HW1_OP_    PMIC_AUXADC_AVG_NUM_L   Y_BAT_PLUGIN_PCRGTLDO_VM18_HW2_OP_                            ADC_TRIM_CLDO_VM18_OP_  _BAT_PLUGIN_PCRGTLDO_VM18_HW2_OP_                           Me Y_BAT_PLUGIN_PCRGTLDO_VM18_HW2_OP_    PMIC_AUXADC_AVG_NUM_L  L2_BAT_PLUGIN_PCRGTLDO_VM18_HW3_OP_                            ADC_TRIM_CLDO_VM18_OP_  _BAT_PLUGIN_PCRGTLDO_VM18_HW3_OP_                           Me Y_BAT_PLUGIN_PCRGTLDO_VM18_HW3_OP_    PMIC_AUXADC_AVG_NUM_L  L3MIC_AUXADC_TS_RGTLDO_VM18_HW4_OP_                            ADC_TRIM_CLDO_VM18_OP_  _BAT_PLUGIN_PCRGTLDO_VM18_HW4_OP_                           Me Y_BAT_PLUGIN_PCRGTLDO_VM18_HW4_OP_    PMIC_AUXADC_AVG_NUM_L   4_BAT_PLUGIN_PCRGTLDO_VM18_HW5_OP_                            ADC_TRIM_CLDO_VM18_OP_  _BAT_PLUGIN_PCRGTLDO_VM18_HW5_OP_                           Me Y_BAT_PLUGIN_PCRGTLDO_VM18_HW5_OP_    PMIC_AUXADC_AVG_NUM_L  L5_BAT_PLUGIN_PCRGTLDO_VM18_HW6_OP_                            ADC_TRIM_CLDO_VM18_OP_  _BAT_PLUGIN_PCRGTLDO_VM18_HW6_OP_                           Me Y_BAT_PLUGIN_PCRGTLDO_VM18_HW6_OP_    PMIC_AUXADC_AVG_NUM_L  L6_BAT_PLUGIN_PCRGTLDO_VM18_HW7_OP_                            ADC_TRIM_CLDO_VM18_OP_  _BAT_PLUGIN_PCRGTLDO_VM18_HW7_OP_                           Me Y_BAT_PLUGIN_PCRGTLDO_VM18_HW7_OP_    PMIC_AUXADC_AVG_NUM_L  LMIC_AUXADC_ADC_RGTLDO_VM18_HW8_OP_                            ADC_TRIM_CLDO_VM18_OP_  _BAT_PLUGIN_PCRGTLDO_VM18_HW8_OP_                           Me Y_BAT_PLUGIN_PCRGTLDO_VM18_HW8_OP_    PMIC_AUXADC_AVG_NUM_L  L8IC_AUXADC_AVG_RGTLDO_VM18_HW9_OP_                            ADC_TRIM_CLDO_VM18_OP_  _BAT_PLUGIN_PCRGTLDO_VM18_HW9_OP_                           Me Y_BAT_PLUGIN_PCRGTLDO_VM18_HW9_OP_    PMIC_AUXADC_AVG_NUM_L  L9IC_AUXADC_AVG_RGTLDO_VM18_HW10_OP_                           ADC_TRIM_CLDO_VM18_OP_  _BAT_PLUGIN_PCRGTLDO_VM18_HW10_OP_                          Me Y_BAT_PLUGIN_PCRGTLDO_VM18_HW10_OP_    PMIC_AUXADC_AVG_NUM_M_Mn0IC_AUXADC_AVG_RGTLDO_VM18_HW11_OP_                           ADC_TRIM_CLDO_VM18_OP_  _BAT_PLUGIN_PCRGTLDO_VM18_HW11_OP_                           e Y_BAT_PLUGIN_PCRGTLDO_VM18_HW11_OP_    PMIC_AUXADC_AVG_NUM_M_MnY_BAT_PLUGIN_PCRGTLDO_VM18_HW12_OP_                           ADC_TRIM_CLDO_VM18_OP_  _BAT_PLUGIN_PCRGTLDO_VM18_HW12_OP_                           e Y_BAT_PLUGIN_PCRGTLDO_VM18_HW12_OP_    PMIC_AUXADC_AVG_NUM_M_Mn2_BAT_PLUGIN_PCRGTLDO_VM18_HW13_OP_                           ADC_TRIM_CLDO_VM18_OP_  _BAT_PLUGIN_PCRGTLDO_VM18_HW13_OP_                           e Y_BAT_PLUGIN_PCRGTLDO_VM18_HW13_OP_    PMIC_AUXADC_AVG_NUM_M_Mn3MIC_AUXADC_TS_RGTLDO_VM18_HW14_OP_                           ADC_TRIM_CLDO_VM18_OP_  _BAT_PLUGIN_PCRGTLDO_VM18_HW14_OP_                           e Y_BAT_PLUGIN_PCRGTLDO_VM18_HW14_OP_    PMIC_AUXADC_AVG_NUM_M_Mn4_BAT_PLUGIN_PCRGTLDO_VM18_SW_OP_                             ADC_TRIM_CLDO_VM18_OP_  _BAT_PLUGIN_PCRGTLDO_VM18_SW_OP_                             e Y_BAT_PLUGIN_PCRGTLDO_VM18_SW_OP_    PMIC_AUXADC_AVG_NUM_L    Y5_BAT_PLUGIN_PCRGTLDO_VM18_OP_    ET_                         ADC_TRIM_CLDO_VM18_OP_    ET_BAT_PLUGIN_PCRGTLDO_VM18_OP_    ET_                        Me MFMMIC_AUXADC_AVG_RGTLDO_VM18_OP_    ET_ PMIC_AUXADC_AVG_NUM_LB L0IC_AUXADC_AVG_RGTLDO_VM18_OP_   CLR              \
	IC_AUX   ADC_TRIM_CLDO_VM18_OP_   CLRIC_AUXADC_AVG_RGTLDO_VM18_OP_   CLR                         Me MFMMIC_AUXADC_AVG_RGTLDO_VM18_OP_   CLR  PMIC_AUXADC_AVG_NUM_LB L0IC_AUXADC_AVG_RGTLDO_VM18_HW0_OP_CFG                         ADC_TRIM_CLDO_VM18_OP_CFGIC_AUXADC_AVG_RGTLDO_VM18_HW0_OP_CFG                         e Y_BAT_PLUGIN_PCRGTLDO_VM18_HW0_OP_CFG  PMIC_AUXADC_AVG_NUM_LBL0IC_AUXADC_AVG_RGTLDO_VM18_HW1_OP_CFG                         ADC_TRIM_CLDO_VM18_OP_CFGIC_AUXADC_AVG_RGTLDO_VM18_HW1_OP_CFG                        Me Y_BAT_PLUGIN_PCRGTLDO_VM18_HW1_OP_CFG  PMIC_AUXADC_AVG_NUM_L  Y_BAT_PLUGIN_PCRGTLDO_VM18_HW2_OP_CFG                         ADC_TRIM_CLDO_VM18_OP_CFGIC_AUXADC_AVG_RGTLDO_VM18_HW2_OP_CFG                        Me Y_BAT_PLUGIN_PCRGTLDO_VM18_HW2_OP_CFG  PMIC_AUXADC_AVG_NUM_L  2_BAT_PLUGIN_PCRGTLDO_VM18_HW3_OP_CFG                         ADC_TRIM_CLDO_VM18_OP_CFGIC_AUXADC_AVG_RGTLDO_VM18_HW3_OP_CFG                        Me Y_BAT_PLUGIN_PCRGTLDO_VM18_HW3_OP_CFG  PMIC_AUXADC_AVG_NUM_L  3MIC_AUXADC_TS_RGTLDO_VM18_HW4_OP_CFG                         ADC_TRIM_CLDO_VM18_OP_CFGIC_AUXADC_AVG_RGTLDO_VM18_HW4_OP_CFG                        Me Y_BAT_PLUGIN_PCRGTLDO_VM18_HW4_OP_CFG  PMIC_AUXADC_AVG_NUM_L  4_BAT_PLUGIN_PCRGTLDO_VM18_HW5_OP_CFG                         ADC_TRIM_CLDO_VM18_OP_CFGIC_AUXADC_AVG_RGTLDO_VM18_HW5_OP_CFG                        Me Y_BAT_PLUGIN_PCRGTLDO_VM18_HW5_OP_CFG  PMIC_AUXADC_AVG_NUM_L  5_BAT_PLUGIN_PCRGTLDO_VM18_HW6_OP_CFG                         ADC_TRIM_CLDO_VM18_OP_CFGIC_AUXADC_AVG_RGTLDO_VM18_HW6_OP_CFG                        Me Y_BAT_PLUGIN_PCRGTLDO_VM18_HW6_OP_CFG  PMIC_AUXADC_AVG_NUM_L  6_BAT_PLUGIN_PCRGTLDO_VM18_HW7_OP_CFG                         ADC_TRIM_CLDO_VM18_OP_CFGIC_AUXADC_AVG_RGTLDO_VM18_HW7_OP_CFG                        Me Y_BAT_PLUGIN_PCRGTLDO_VM18_HW7_OP_CFG  PMIC_AUXADC_AVG_NUM_L  MIC_AUXADC_ADC_RGTLDO_VM18_HW8_OP_CFG                         ADC_TRIM_CLDO_VM18_OP_CFGIC_AUXADC_AVG_RGTLDO_VM18_HW8_OP_CFG                        Me Y_BAT_PLUGIN_PCRGTLDO_VM18_HW8_OP_CFG  PMIC_AUXADC_AVG_NUM_L  8IC_AUXADC_AVG_RGTLDO_VM18_HW9_OP_CFG                         ADC_TRIM_CLDO_VM18_OP_CFGIC_AUXADC_AVG_RGTLDO_VM18_HW9_OP_CFG                        Me Y_BAT_PLUGIN_PCRGTLDO_VM18_HW9_OP_CFG  PMIC_AUXADC_AVG_NUM_L  9IC_AUXADC_AVG_RGTLDO_VM18_HW10_OP_CFG                        ADC_TRIM_CLDO_VM18_OP_CFGIC_AUXADC_AVG_RGTLDO_VM18_HW10_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VM18_HW10_OP_CFG  PMIC_AUXADC_AVG_NUM_MMn0IC_AUXADC_AVG_RGTLDO_VM18_HW11_OP_CFG                        ADC_TRIM_CLDO_VM18_OP_CFGIC_AUXADC_AVG_RGTLDO_VM18_HW11_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VM18_HW11_OP_CFG  PMIC_AUXADC_AVG_NUM_MMnY_BAT_PLUGIN_PCRGTLDO_VM18_HW12_OP_CFG                        ADC_TRIM_CLDO_VM18_OP_CFGIC_AUXADC_AVG_RGTLDO_VM18_HW12_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VM18_HW12_OP_CFG  PMIC_AUXADC_AVG_NUM_MMn2_BAT_PLUGIN_PCRGTLDO_VM18_HW13_OP_CFG                        ADC_TRIM_CLDO_VM18_OP_CFGIC_AUXADC_AVG_RGTLDO_VM18_HW13_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VM18_HW13_OP_CFG  PMIC_AUXADC_AVG_NUM_MMn3MIC_AUXADC_TS_RGTLDO_VM18_HW14_OP_CFG                        ADC_TRIM_CLDO_VM18_OP_CFGIC_AUXADC_AVG_RGTLDO_VM18_HW14_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VM18_HW14_OP_CFG  PMIC_AUXADC_AVG_NUM_MMn4_BAT_PLUGIN_PCRGTLDO_VM18_SW_OP_CFG                          ADC_TRIM_CLDO_VM18_OP_CFGIC_AUXADC_AVG_RGTLDO_VM18_SW_OP_CFG                          e Y_BAT_PLUGIN_PCRGTLDO_VM18_SW_OP_CFG  PMIC_AUXADC_AVG_NUM_L   Y5_BAT_PLUGIN_PCRGTLDO_VM18_OP_CFG  ET_                        ADC_TRIM_CLDO_VM18_OP_CFG  ET_BAT_PLUGIN_PCRGTLDO_VM18_OP_CFG  ET_                       Me MFMMIC_AUXADC_AVG_RGTLDO_VM18_OP_CFG  ET_ PMIC_AUXADC_AVG_NUM_LBL0IC_AUXADC_AVG_RGTLDO_VM18_OP_CFG CLR              \
	IC_AU   ADC_TRIM_CLDO_VM18_OP_CFG CLRIC_AUXADC_AVG_RGTLDO_VM18_OP_CFG CLR                        Me MFMMIC_AUXADC_AVG_RGTLDO_VM18_OP_CFG CLR  PMIC_AUXADC_AVG_NUM_LB 0IC_AUXADC_AVG_RGTLDO_VUFS_                          \        ADC_TRIM_CLDO_VUFS_CON0IC_AUXADC_AVG_RGTLDO_VUFS_                          xM A
 A
 e Y_BAT_PLUGIN_PCRGTLDO_VUFS_    PMIC_AUXADC_AVG_NUM_LB   

 e  0IC_AUXADC_AVG_RGTLDO_VUFS_LP                              \  ADC_TRIM_CLDO_VUFS_CON0IC_AUXADC_AVG_RGTLDO_VUFS_LP                        xM A
 A
 e Y_BAT_PLUGIN_PCRGTLDO_VUFS_LP  PMIC_AUXADC_AVG_NUM_LB   

 e  Y_BAT_PLUGIN_PCRGTLDO_VUFS_STBTD                        \
	\  ADC_TRIM_CLDO_VUFS_CONY_BAT_PLUGIN_PCRGTLDO_VUFS_STBTD                        xM  A e 3MIC_AUXADC_TS_RGTLDO_VUFS_STBTD  PMIC_AUXADC_AVG_NUM_LB   

 0IC_AUXADC_AVG_RGTLDO_VUFS_ULP                             \  ADC_TRIM_CLDO_VUFS_CONY_BAT_PLUGIN_PCRGTLDO_VUFS_ULP                        xM A
A
 e Y_BAT_PLUGIN_PCRGTLDO_VUFS_ULP  PMIC_AUXADC_AVG_NUM_LB   

MBL2_BAT_PLUGIN_PCRGTLDO_VUFS_OCFB_                          \   ADC_TRIM_CLDO_VUFS_CONY_BAT_PLUGIN_PCRGTLDO_VUFS_OCFB_                          xM  e Y_BAT_PLUGIN_PCRGTLDO_VUFS_OCFB_    PMIC_AUXADC_AVG_NUM_L     4_BAT_PLUGIN_PCRGTLDO_VUFS_OC_MODE                        \   ADC_TRIM_CLDO_VUFS_CONY_BAT_PLUGIN_PCRGTLDO_VUFS_OC_MODE                        x   e Y_BAT_PLUGIN_PCRGTLDO_VUFS_OC_MODE  PMIC_AUXADC_AVG_NUM_L___BL5_BAT_PLUGIN_PCRGTLDO_VUFS_OC_T MP_                       \   ADC_TRIM_CLDO_VUFS_CONY_BAT_PLUGIN_PCRGTLDO_VUFS_OC_T MP_                       xM  e Y_BAT_PLUGIN_PCRGTLDO_VUFS_OC_T MP_ PMIC_AUXADC_AVG_NUM_LLLLLL6_BAT_PLUGIN_PCRGTLDO_VUFS_DUMMY_LOAD_                        ADC_TRIM_CLDO_VUFS_CONY_BAT_PLUGIN_PCRGTLDO_VUFS_DUMMY_LOAD_                    0xM e 3MIC_AUXADC_TS_RGTLDO_VUFS_DUMMY_LOAD_ PMIC_AUXADC_AVG_NUM_L  8IC_AUXADC_AVG_RGTLDO_VUFS_OP_MODE                        \   ADC_TRIM_CLDO_VUFS_CONY_BAT_PLUGIN_PCRGTLDO_VUFS_OP_MODE                        x   e MIC_AUXADC_ADC_RGTLDO_VUFS_OP_MODE  PMIC_AUXADC_AVG_NUM_L___BLY0IC_AUXADC_AVG_RGTLDO_VUFS_CK  W_MODE                         ADC_TRIM_CLDO_VUFS_CONY_BAT_PLUGIN_PCRGTLDO_VUFS_CK  W_MODE                     0M  e Y_BAT_PLUGIN_PCRGTLDO_VUFS_CK  W_MODE  PMIC_AUXADC_AVG_NUM_M_Mn5_BAT_PLUGIN_PCDATVUFS_B_                          \
	        ADC_TRIM_CLDO_VUFS_MONIC_AUXADC_AVG_DATVUFS_B_                          xM A
 A
   e Y_BAT_PLUGIN_PCDATVUFS_B_    PMIC_AUXADC_AVG_NUM_LB   

 e ee 0IC_AUXADC_AVG_DATVUFS_B_STB                        \
	       ADC_TRIM_CLDO_VUFS_MONIC_AUXADC_AVG_DATVUFS_B_STB                        xM A
 A   e Y_BAT_PLUGIN_PCDATVUFS_B_STB  PMIC_AUXADC_AVG_NUM_LB   

 e   Y_BAT_PLUGIN_PCDATVUFS_B_LP                              \    ADC_TRIM_CLDO_VUFS_MONIC_AUXADC_AVG_DATVUFS_B_LP                        xM A
 A
   e Y_BAT_PLUGIN_PCDATVUFS_B_LP  PMIC_AUXADC_AVG_NUM_LB   

 e eee2_BAT_PLUGIN_PCDATVUFS_L_                          \
	        ADC_TRIM_CLDO_VUFS_MONIC_AUXADC_AVG_DATVUFS_L_                          xM A
 A
   e Y_BAT_PLUGIN_PCDATVUFS_L_    PMIC_AUXADC_AVG_NUM_LB   

 e eee3_BAT_PLUGIN_PCDATVUFS_L_STB                        \
	       ADC_TRIM_CLDO_VUFS_MONIC_AUXADC_AVG_DATVUFS_L_STB                        xM A
 A   e Y_BAT_PLUGIN_PCDATVUFS_L_STB  PMIC_AUXADC_AVG_NUM_LB   

 e   4_BAT_PLUGIN_PCDATVUFS_OCFB_                          \       ADC_TRIM_CLDO_VUFS_MONIC_AUXADC_AVG_DATVUFS_OCFB_                          xM  A   e Y_BAT_PLUGIN_PCDATVUFS_OCFB_    PMIC_AUXADC_AVG_NUM_L         5_BAT_PLUGIN_PCDATVUFS_DUMMY_LOAD_                            ADC_TRIM_CLDO_VUFS_MONIC_AUXADC_AVG_DATVUFS_DUMMY_LOAD_                    0xM A   e 3_BAT_PLUGIN_PCDATVUFS_DUMMY_LOAD_ PMIC_AUXADC_AVG_NUM_L      6_BAT_PLUGIN_PCRGTLDO_VUFS_HW0_OP_                            ADC_TRIM_CLDO_VUFS_OP_  _BAT_PLUGIN_PCRGTLDO_VUFS_HW0_OP_                            e Y_BAT_PLUGIN_PCRGTLDO_VUFS_HW0_OP_    PMIC_AUXADC_AVG_NUM_LB L0IC_AUXADC_AVG_RGTLDO_VUFS_HW1_OP_                            ADC_TRIM_CLDO_VUFS_OP_  _BAT_PLUGIN_PCRGTLDO_VUFS_HW1_OP_                           Me Y_BAT_PLUGIN_PCRGTLDO_VUFS_HW1_OP_    PMIC_AUXADC_AVG_NUM_L   Y_BAT_PLUGIN_PCRGTLDO_VUFS_HW2_OP_                            ADC_TRIM_CLDO_VUFS_OP_  _BAT_PLUGIN_PCRGTLDO_VUFS_HW2_OP_                           Me Y_BAT_PLUGIN_PCRGTLDO_VUFS_HW2_OP_    PMIC_AUXADC_AVG_NUM_L  L2_BAT_PLUGIN_PCRGTLDO_VUFS_HW3_OP_                            ADC_TRIM_CLDO_VUFS_OP_  _BAT_PLUGIN_PCRGTLDO_VUFS_HW3_OP_                           Me Y_BAT_PLUGIN_PCRGTLDO_VUFS_HW3_OP_    PMIC_AUXADC_AVG_NUM_L  L3MIC_AUXADC_TS_RGTLDO_VUFS_HW4_OP_                            ADC_TRIM_CLDO_VUFS_OP_  _BAT_PLUGIN_PCRGTLDO_VUFS_HW4_OP_                           Me Y_BAT_PLUGIN_PCRGTLDO_VUFS_HW4_OP_    PMIC_AUXADC_AVG_NUM_L   4_BAT_PLUGIN_PCRGTLDO_VUFS_HW5_OP_                            ADC_TRIM_CLDO_VUFS_OP_  _BAT_PLUGIN_PCRGTLDO_VUFS_HW5_OP_                           Me Y_BAT_PLUGIN_PCRGTLDO_VUFS_HW5_OP_    PMIC_AUXADC_AVG_NUM_L  L5_BAT_PLUGIN_PCRGTLDO_VUFS_HW6_OP_                            ADC_TRIM_CLDO_VUFS_OP_  _BAT_PLUGIN_PCRGTLDO_VUFS_HW6_OP_                           Me Y_BAT_PLUGIN_PCRGTLDO_VUFS_HW6_OP_    PMIC_AUXADC_AVG_NUM_L  L6_BAT_PLUGIN_PCRGTLDO_VUFS_HW7_OP_                            ADC_TRIM_CLDO_VUFS_OP_  _BAT_PLUGIN_PCRGTLDO_VUFS_HW7_OP_                           Me Y_BAT_PLUGIN_PCRGTLDO_VUFS_HW7_OP_    PMIC_AUXADC_AVG_NUM_L  LMIC_AUXADC_ADC_RGTLDO_VUFS_HW8_OP_                            ADC_TRIM_CLDO_VUFS_OP_  _BAT_PLUGIN_PCRGTLDO_VUFS_HW8_OP_                           Me Y_BAT_PLUGIN_PCRGTLDO_VUFS_HW8_OP_    PMIC_AUXADC_AVG_NUM_L  L8IC_AUXADC_AVG_RGTLDO_VUFS_HW9_OP_                            ADC_TRIM_CLDO_VUFS_OP_  _BAT_PLUGIN_PCRGTLDO_VUFS_HW9_OP_                           Me Y_BAT_PLUGIN_PCRGTLDO_VUFS_HW9_OP_    PMIC_AUXADC_AVG_NUM_L  L9IC_AUXADC_AVG_RGTLDO_VUFS_HW10_OP_                           ADC_TRIM_CLDO_VUFS_OP_  _BAT_PLUGIN_PCRGTLDO_VUFS_HW10_OP_                          Me Y_BAT_PLUGIN_PCRGTLDO_VUFS_HW10_OP_    PMIC_AUXADC_AVG_NUM_M_Mn0IC_AUXADC_AVG_RGTLDO_VUFS_HW11_OP_                           ADC_TRIM_CLDO_VUFS_OP_  _BAT_PLUGIN_PCRGTLDO_VUFS_HW11_OP_                           e Y_BAT_PLUGIN_PCRGTLDO_VUFS_HW11_OP_    PMIC_AUXADC_AVG_NUM_M_MnY_BAT_PLUGIN_PCRGTLDO_VUFS_HW12_OP_                           ADC_TRIM_CLDO_VUFS_OP_  _BAT_PLUGIN_PCRGTLDO_VUFS_HW12_OP_                           e Y_BAT_PLUGIN_PCRGTLDO_VUFS_HW12_OP_    PMIC_AUXADC_AVG_NUM_M_Mn2_BAT_PLUGIN_PCRGTLDO_VUFS_HW13_OP_                           ADC_TRIM_CLDO_VUFS_OP_  _BAT_PLUGIN_PCRGTLDO_VUFS_HW13_OP_                           e Y_BAT_PLUGIN_PCRGTLDO_VUFS_HW13_OP_    PMIC_AUXADC_AVG_NUM_M_Mn3MIC_AUXADC_TS_RGTLDO_VUFS_HW14_OP_                           ADC_TRIM_CLDO_VUFS_OP_  _BAT_PLUGIN_PCRGTLDO_VUFS_HW14_OP_                           e Y_BAT_PLUGIN_PCRGTLDO_VUFS_HW14_OP_    PMIC_AUXADC_AVG_NUM_M_Mn4_BAT_PLUGIN_PCRGTLDO_VUFS_SW_OP_                             ADC_TRIM_CLDO_VUFS_OP_  _BAT_PLUGIN_PCRGTLDO_VUFS_SW_OP_                             e Y_BAT_PLUGIN_PCRGTLDO_VUFS_SW_OP_    PMIC_AUXADC_AVG_NUM_L    Y5_BAT_PLUGIN_PCRGTLDO_VUFS_OP_    ET_                         ADC_TRIM_CLDO_VUFS_OP_    ET_BAT_PLUGIN_PCRGTLDO_VUFS_OP_    ET_                        Me MFMMIC_AUXADC_AVG_RGTLDO_VUFS_OP_    ET_ PMIC_AUXADC_AVG_NUM_LB L0IC_AUXADC_AVG_RGTLDO_VUFS_OP_   CLR              \
	IC_AUX   ADC_TRIM_CLDO_VUFS_OP_   CLRIC_AUXADC_AVG_RGTLDO_VUFS_OP_   CLR                         Me MFMMIC_AUXADC_AVG_RGTLDO_VUFS_OP_   CLR  PMIC_AUXADC_AVG_NUM_LB L0IC_AUXADC_AVG_RGTLDO_VUFS_HW0_OP_CFG                         ADC_TRIM_CLDO_VUFS_OP_CFGIC_AUXADC_AVG_RGTLDO_VUFS_HW0_OP_CFG                         e Y_BAT_PLUGIN_PCRGTLDO_VUFS_HW0_OP_CFG  PMIC_AUXADC_AVG_NUM_LBL0IC_AUXADC_AVG_RGTLDO_VUFS_HW1_OP_CFG                         ADC_TRIM_CLDO_VUFS_OP_CFGIC_AUXADC_AVG_RGTLDO_VUFS_HW1_OP_CFG                        Me Y_BAT_PLUGIN_PCRGTLDO_VUFS_HW1_OP_CFG  PMIC_AUXADC_AVG_NUM_L  Y_BAT_PLUGIN_PCRGTLDO_VUFS_HW2_OP_CFG                         ADC_TRIM_CLDO_VUFS_OP_CFGIC_AUXADC_AVG_RGTLDO_VUFS_HW2_OP_CFG                        Me Y_BAT_PLUGIN_PCRGTLDO_VUFS_HW2_OP_CFG  PMIC_AUXADC_AVG_NUM_L  2_BAT_PLUGIN_PCRGTLDO_VUFS_HW3_OP_CFG                         ADC_TRIM_CLDO_VUFS_OP_CFGIC_AUXADC_AVG_RGTLDO_VUFS_HW3_OP_CFG                        Me Y_BAT_PLUGIN_PCRGTLDO_VUFS_HW3_OP_CFG  PMIC_AUXADC_AVG_NUM_L  3MIC_AUXADC_TS_RGTLDO_VUFS_HW4_OP_CFG                         ADC_TRIM_CLDO_VUFS_OP_CFGIC_AUXADC_AVG_RGTLDO_VUFS_HW4_OP_CFG                        Me Y_BAT_PLUGIN_PCRGTLDO_VUFS_HW4_OP_CFG  PMIC_AUXADC_AVG_NUM_L  4_BAT_PLUGIN_PCRGTLDO_VUFS_HW5_OP_CFG                         ADC_TRIM_CLDO_VUFS_OP_CFGIC_AUXADC_AVG_RGTLDO_VUFS_HW5_OP_CFG                        Me Y_BAT_PLUGIN_PCRGTLDO_VUFS_HW5_OP_CFG  PMIC_AUXADC_AVG_NUM_L  5_BAT_PLUGIN_PCRGTLDO_VUFS_HW6_OP_CFG                         ADC_TRIM_CLDO_VUFS_OP_CFGIC_AUXADC_AVG_RGTLDO_VUFS_HW6_OP_CFG                        Me Y_BAT_PLUGIN_PCRGTLDO_VUFS_HW6_OP_CFG  PMIC_AUXADC_AVG_NUM_L  6_BAT_PLUGIN_PCRGTLDO_VUFS_HW7_OP_CFG                         ADC_TRIM_CLDO_VUFS_OP_CFGIC_AUXADC_AVG_RGTLDO_VUFS_HW7_OP_CFG                        Me Y_BAT_PLUGIN_PCRGTLDO_VUFS_HW7_OP_CFG  PMIC_AUXADC_AVG_NUM_L  MIC_AUXADC_ADC_RGTLDO_VUFS_HW8_OP_CFG                         ADC_TRIM_CLDO_VUFS_OP_CFGIC_AUXADC_AVG_RGTLDO_VUFS_HW8_OP_CFG                        Me Y_BAT_PLUGIN_PCRGTLDO_VUFS_HW8_OP_CFG  PMIC_AUXADC_AVG_NUM_L  8IC_AUXADC_AVG_RGTLDO_VUFS_HW9_OP_CFG                         ADC_TRIM_CLDO_VUFS_OP_CFGIC_AUXADC_AVG_RGTLDO_VUFS_HW9_OP_CFG                        Me Y_BAT_PLUGIN_PCRGTLDO_VUFS_HW9_OP_CFG  PMIC_AUXADC_AVG_NUM_L  9IC_AUXADC_AVG_RGTLDO_VUFS_HW10_OP_CFG                        ADC_TRIM_CLDO_VUFS_OP_CFGIC_AUXADC_AVG_RGTLDO_VUFS_HW10_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VUFS_HW10_OP_CFG  PMIC_AUXADC_AVG_NUM_MMn0IC_AUXADC_AVG_RGTLDO_VUFS_HW11_OP_CFG                        ADC_TRIM_CLDO_VUFS_OP_CFGIC_AUXADC_AVG_RGTLDO_VUFS_HW11_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VUFS_HW11_OP_CFG  PMIC_AUXADC_AVG_NUM_MMnY_BAT_PLUGIN_PCRGTLDO_VUFS_HW12_OP_CFG                        ADC_TRIM_CLDO_VUFS_OP_CFGIC_AUXADC_AVG_RGTLDO_VUFS_HW12_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VUFS_HW12_OP_CFG  PMIC_AUXADC_AVG_NUM_MMn2_BAT_PLUGIN_PCRGTLDO_VUFS_HW13_OP_CFG                        ADC_TRIM_CLDO_VUFS_OP_CFGIC_AUXADC_AVG_RGTLDO_VUFS_HW13_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VUFS_HW13_OP_CFG  PMIC_AUXADC_AVG_NUM_MMn3MIC_AUXADC_TS_RGTLDO_VUFS_HW14_OP_CFG                        ADC_TRIM_CLDO_VUFS_OP_CFGIC_AUXADC_AVG_RGTLDO_VUFS_HW14_OP_CFG                        e Y_BAT_PLUGIN_PCRGTLDO_VUFS_HW14_OP_CFG  PMIC_AUXADC_AVG_NUM_MMn4_BAT_PLUGIN_PCRGTLDO_VUFS_SW_OP_CFG                          ADC_TRIM_CLDO_VUFS_OP_CFGIC_AUXADC_AVG_RGTLDO_VUFS_SW_OP_CFG                          e Y_BAT_PLUGIN_PCRGTLDO_VUFS_SW_OP_CFG  PMIC_AUXADC_AVG_NUM_L   Y5_BAT_PLUGIN_PCRGTLDO_VUFS_OP_CFG  ET_                        ADC_TRIM_CLDO_VUFS_OP_CFG  ET_BAT_PLUGIN_PCRGTLDO_VUFS_OP_CFG  ET_                       Me MFMMIC_AUXADC_AVG_RGTLDO_VUFS_OP_CFG  ET_ PMIC_AUXADC_AVG_NUM_LBL0IC_AUXADC_AVG_RGTLDO_VUFS_OP_CFG CLR              \
	IC_AU   ADC_TRIM_CLDO_VUFS_OP_CFG CLRIC_AUXADC_AVG_RGTLDO_VUFS_OP_CFG CLR                        Me MFMMIC_AUXADC_AVG_RGTLDO_VUFS_OP_CFG CLR  PMIC_AUXADC_AVG_NUM_LB 0IC_AUXADC_AVG_LDO_GNR5_ANA_ID                        \
	\    ADC_TRIM_CLDO_GNR5_DSN_IDIC_AUXADC_AVG_LDO_GNR5_ANA_ID                        xM A
A
 e MMIC_AUXADC_AVG_LDO_GNR5_ANA_ID  PMIC_AUXADC_AVG_NUM_L         0IC_AUXADC_AVG_LDO_GNR5_DIG_ID                        \
	\    ADC_TRIM_CLDO_GNR5_DSN_IDIC_AUXADC_AVG_LDO_GNR5_DIG_ID                        xM A
A
 e MMIC_AUXADC_AVG_LDO_GNR5_DIG_ID  PMIC_AUXADC_AVG_NUM_L         8IC_AUXADC_AVG_LDO_GNR5_ANA_MINOR_REV                         ADC_TRIM_CLDO_GNR5_DSN_REV0IC_AUXADC_AVG_LDO_GNR5_ANA_MINOR_REV                        Me MIC_AUXADC_AVG_LDO_GNR5_ANA_MINOR_REV  PMIC_AUXADC_AVG_NUM_LB 0IC_AUXADC_AVG_LDO_GNR5_ANA_MAJOR_REV                         ADC_TRIM_CLDO_GNR5_DSN_REV0IC_AUXADC_AVG_LDO_GNR5_ANA_MAJOR_REV                        Me MIC_AUXADC_AVG_LDO_GNR5_ANA_MAJOR_REV  PMIC_AUXADC_AVG_NUM_L  4_BAT_PLUGIN_PCLDO_GNR5_DIG_MINOR_REV                         ADC_TRIM_CLDO_GNR5_DSN_REV0IC_AUXADC_AVG_LDO_GNR5_DIG_MINOR_REV                        Me MIC_AUXADC_AVG_LDO_GNR5_DIG_MINOR_REV  PMIC_AUXADC_AVG_NUM_L  8IC_AUXADC_AVG_LDO_GNR5_DIG_MAJOR_REV                         ADC_TRIM_CLDO_GNR5_DSN_REV0IC_AUXADC_AVG_LDO_GNR5_DIG_MAJOR_REV                        Me MIC_AUXADC_AVG_LDO_GNR5_DIG_MAJOR_REV  PMIC_AUXADC_AVG_NUM_L  Y PMIC_AUXADC_BILDO_GNR5_DSN_CBS                        \      ADC_TRIM_CLDO_GNR5_DSN_DBIPMIC_AUXADC_BILDO_GNR5_DSN_CBS                        xM  A  e 3PMIC_AUXADC_BILDO_GNR5_DSN_CBS  PMIC_AUXADC_AVG_NUM_L        0IC_AUXADC_AVG_LDO_GNR5_DSN_BIX                        \      ADC_TRIM_CLDO_GNR5_DSN_DBIPMIC_AUXADC_BILDO_GNR5_DSN_BIX                        xM  A  e 3PMIC_AUXADC_BILDO_GNR5_DSN_BIX  PMIC_AUXADC_AVG_NUM_LB   

MB2_BAT_PLUGIN_PCLDO_GNR5_DSN_ESP                             \ ADC_TRIM_CLDO_GNR5_DSN_DBIPMIC_AUXADC_BILDO_GNR5_DSN_ESP                        xM  A  e MMIC_AUXADC_AVG_LDO_GNR5_DSN_ESP  PMIC_AUXADC_AVG_NUM_LB   

MB8IC_AUXADC_AVG_LDO_GNR5_DSN_FPI                             \ ADC_TRIM_CLDO_GNR5_DSN_DXIPMIC_AUXADC_BILDO_GNR5_DSN_FPI                        xM  A  e MMIC_AUXADC_AVG_LDO_GNR5_DSN_FPI  PMIC_AUXADC_AVG_NUM_L        0IC_AUXADC_AVG_LDO_VSRAM0_ANA_ID                        \
	\  ADC_TRIM_CLDO_VSRAM0_DSN_IDIC_AUXADC_AVG_LDO_VSRAM0_ANA_ID                        xM  A e MMIC_AUXADC_AVG_LDO_VSRAM0_ANA_ID  PMIC_AUXADC_AVG_NUM_LB   

 0IC_AUXADC_AVG_LDO_VSRAM0_DIG_ID                        \
	\  ADC_TRIM_CLDO_VSRAM0_DSN_IDIC_AUXADC_AVG_LDO_VSRAM0_DIG_ID                        xM A
Ae MMIC_AUXADC_AVG_LDO_VSRAM0_DIG_ID  PMIC_AUXADC_AVG_NUM_L       8IC_AUXADC_AVG_LDO_VSRAM0_ANA_MINOR_REV                       ADC_TRIM_CLDO_VSRAM0_DSN_REV0IC_AUXADC_AVG_LDO_VSRAM0_ANA_MINOR_REV                       e MIC_AUXADC_AVG_LDO_VSRAM0_ANA_MINOR_REV  PMIC_AUXADC_AVG_NUM_L0IC_AUXADC_AVG_LDO_VSRAM0_ANA_MAJOR_REV                       ADC_TRIM_CLDO_VSRAM0_DSN_REV0IC_AUXADC_AVG_LDO_VSRAM0_ANA_MAJOR_REV                       e MIC_AUXADC_AVG_LDO_VSRAM0_ANA_MAJOR_REV  PMIC_AUXADC_AVG_NUM_L4_BAT_PLUGIN_PCLDO_VSRAM0_DIG_MINOR_REV                       ADC_TRIM_CLDO_VSRAM0_DSN_REV0IC_AUXADC_AVG_LDO_VSRAM0_DIG_MINOR_REV                       e MIC_AUXADC_AVG_LDO_VSRAM0_DIG_MINOR_REV  PMIC_AUXADC_AVG_NUM_L8IC_AUXADC_AVG_LDO_VSRAM0_DIG_MAJOR_REV                       ADC_TRIM_CLDO_VSRAM0_DSN_REV0IC_AUXADC_AVG_LDO_VSRAM0_DIG_MAJOR_REV                       e MIC_AUXADC_AVG_LDO_VSRAM0_DIG_MAJOR_REV  PMIC_AUXADC_AVG_NUM_LY PMIC_AUXADC_BILDO_VSRAM0_DSN_CBS                        \    ADC_TRIM_CLDO_VSRAM0_DSN_DBIPMIC_AUXADC_BILDO_VSRAM0_DSN_CBS                     0xM A   e 3_BAT_PLUGIN_PCLDO_VSRAM0_DSN_CBS  PMIC_AUXADC_AVG_NUM_L      0IC_AUXADC_AVG_LDO_VSRAM0_DSN_BIX                        \    ADC_TRIM_CLDO_VSRAM0_DSN_DBIPMIC_AUXADC_BILDO_VSRAM0_DSN_BIX                        xM  Ae 3_BAT_PLUGIN_PCLDO_VSRAM0_DSN_BIX  PMIC_AUXADC_AVG_NUM_LB   

 PMIC_AUXADC_BILDO_VSRAM0_DSN_ESP                             ADC_TRIM_CLDO_VSRAM0_DSN_DBIPMIC_AUXADC_BILDO_VSRAM0_DSN_ESP                        xM  Ae MMIC_AUXADC_AVG_LDO_VSRAM0_DSN_ESP  PMIC_AUXADC_AVG_NUM_LB   

8IC_AUXADC_AVG_LDO_VSRAM0_DSN_FPI                             ADC_TRIM_CLDO_VSRAM0_DSN_DXIPMIC_AUXADC_BILDO_VSRAM0_DSN_FPI                        xM  Ae MMIC_AUXADC_AVG_LDO_VSRAM0_DSN_FPI  PMIC_AUXADC_AVG_NUM_L      0IC_AUXADC_AVG_RGTLDO_VSRAM_PROC1_                            ADC_TRIM_CLDO_VSRAM_PROC1_CON0IC_AUXADC_AVG_RGTLDO_VSRAM_PROC1_                            e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_    PMIC_AUXADC_AVG_NUM_LB L0IC_AUXADC_AVG_RGTLDO_VSRAM_PROC1_LP                          ADC_TRIM_CLDO_VSRAM_PROC1_CON0IC_AUXADC_AVG_RGTLDO_VSRAM_PROC1_LP                        xMe Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_LP  PMIC_AUXADC_AVG_NUM_LB  Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_STBTD                       ADC_TRIM_CLDO_VSRAM_PROC1_CONY_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_STBTD                       e 3MIC_AUXADC_TS_RGTLDO_VSRAM_PROC1_STBTD  PMIC_AUXADC_AVG_NUM_L0IC_AUXADC_AVG_RGTLDO_VSRAM_PROC1_ULP                         ADC_TRIM_CLDO_VSRAM_PROC1_CONY_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_ULP                        xe Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_ULP  PMIC_AUXADC_AVG_NUM_LB 2_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_OCFB_                       ADC_TRIM_CLDO_VSRAM_PROC1_CONY_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_OCFB_                       e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_OCFB_    PMIC_AUXADC_AVG_NUM4_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_OC_MODE                     ADC_TRIM_CLDO_VSRAM_PROC1_CONY_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_OC_MODE                     e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_OC_MODE  PMIC_AUXADC_AVG_NUM5_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_OC_T MP_                    ADC_TRIM_CLDO_VSRAM_PROC1_CONY_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_OC_T MP_                    e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_OC_T MP_ PMIC_AUXADC_AVG_NUM6_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_DUMMY_LOAD_                 ADC_TRIM_CLDO_VSRAM_PROC1_CONY_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_DUMMY_LOAD_                 e 3MIC_AUXADC_TS_RGTLDO_VSRAM_PROC1_DUMMY_LOAD_ PMIC_AUXADC_AVG_8IC_AUXADC_AVG_RGTLDO_VSRAM_PROC1_OP_MODE                     ADC_TRIM_CLDO_VSRAM_PROC1_CONY_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_OP_MODE                     e MIC_AUXADC_ADC_RGTLDO_VSRAM_PROC1_OP_MODE  PMIC_AUXADC_AVG_NUMn0IC_AUXADC_AVG_RGTLDO_VSRAM_PROC1_R2R_PDN_DIS                 ADC_TRIM_CLDO_VSRAM_PROC1_CONY_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_R2R_PDN_DIS                 e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_R2R_PDN_DIS  PMIC_AUXADC_AVGn4_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_CK  W_MODE                  ADC_TRIM_CLDO_VSRAM_PROC1_CONY_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_CK  W_MODE                  e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_CK  W_MODE  PMIC_AUXADC_AVG_n5_BAT_PLUGIN_PCDATVSRAM_PROC1_B_                          \   ADC_TRIM_CLDO_VSRAM_PROC1_MONIC_AUXADC_AVG_DATVSRAM_PROC1_B_                          xM  e Y_BAT_PLUGIN_PCDATVSRAM_PROC1_B_    PMIC_AUXADC_AVG_NUM_L     0IC_AUXADC_AVG_DATVSRAM_PROC1_B_STB                        \
	ADC_TRIM_CLDO_VSRAM_PROC1_MONIC_AUXADC_AVG_DATVSRAM_PROC1_B_STB                        xM e Y_BAT_PLUGIN_PCDATVSRAM_PROC1_B_STB  PMIC_AUXADC_AVG_NUM_LB   Y_BAT_PLUGIN_PCDATVSRAM_PROC1_B_LP                            ADC_TRIM_CLDO_VSRAM_PROC1_MONIC_AUXADC_AVG_DATVSRAM_PROC1_B_LP                        xM Ae Y_BAT_PLUGIN_PCDATVSRAM_PROC1_B_LP  PMIC_AUXADC_AVG_NUM_LB   
2_BAT_PLUGIN_PCDATVSRAM_PROC1_L_                          \   ADC_TRIM_CLDO_VSRAM_PROC1_MONIC_AUXADC_AVG_DATVSRAM_PROC1_L_                          xM Ae Y_BAT_PLUGIN_PCDATVSRAM_PROC1_L_    PMIC_AUXADC_AVG_NUM_LB   
3_BAT_PLUGIN_PCDATVSRAM_PROC1_L_STB                        \
	ADC_TRIM_CLDO_VSRAM_PROC1_MONIC_AUXADC_AVG_DATVSRAM_PROC1_L_STB                        xM e Y_BAT_PLUGIN_PCDATVSRAM_PROC1_L_STB  PMIC_AUXADC_AVG_NUM_LB   4_BAT_PLUGIN_PCDATVSRAM_PROC1_OCFB_                        \
	ADC_TRIM_CLDO_VSRAM_PROC1_MONIC_AUXADC_AVG_DATVSRAM_PROC1_OCFB_                          xe Y_BAT_PLUGIN_PCDATVSRAM_PROC1_OCFB_    PMIC_AUXADC_AVG_NUM_L  5_BAT_PLUGIN_PCDATVSRAM_PROC1_DUMMY_LOAD_                     ADC_TRIM_CLDO_VSRAM_PROC1_MONIC_AUXADC_AVG_DATVSRAM_PROC1_DUMMY_LOAD_                    0e 3_BAT_PLUGIN_PCDATVSRAM_PROC1_DUMMY_LOAD_ PMIC_AUXADC_AVG_____6_BAT_PLUGIN_PCDATVSRAM_PROC1_VSLEEP  MP_                     ADC_TRIM_CLDO_VSRAM_PROC1_MONIC_AUXADC_AVG_DATVSRAM_PROC1_VSLEEP  MP_                    0e Y_BAT_PLUGIN_PCDATVSRAM_PROC1_VSLEEP  MP_ PMIC_AUXADC_AVG_____8_BAT_PLUGIN_PCDATVSRAM_PROC1_R2R_PDN_                     \
	ADC_TRIM_CLDO_VSRAM_PROC1_MONIC_AUXADC_AVG_DATVSRAM_PROC1_R2R_PDN_                       xe Y_BAT_PLUGIN_PCDATVSRAM_PROC1_R2R_PDN_ PMIC_AUXADC_AVG_NUM_L  9IC_AUXADC_AVG_DATVSRAM_PROC1_TRACK NDIS                      ADC_TRIM_CLDO_VSRAM_PROC1_MONIC_AUXADC_AVG_DATVSRAM_PROC1_TRACK NDIS                      e Y_BAT_PLUGIN_PCDATVSRAM_PROC1_TRACK NDIS     PMIC_AUXADC_AVG_Nn0IC_AUXADC_AVG_RGTLDO_VSRAM_PROC1_VO MP_ LEEP                 ADC_TRIM_CLDO_VSRAM_PROC1_VO MP0IC_AUXADC_AVG_RGTLDO_VSRAM_PROC1_VO MP_ LEEP                 e 7MIC_AUXADC_AVG_RGTLDO_VSRAM_PROC1_VO MP_ LEEP  PMIC_AUXADC_AVG0IC_AUXADC_AVG_LDO_VSRAM_PROC1_WDTDBG_VO MP_                  ADC_TRIM_CLDO_VSRAM_PROC1_VO MP0IC_AUXADC_AVG_LDO_VSRAM_PROC1_WDTDBG_VO MP_                  e 7MIC_AUXADC_AVG_LDO_VSRAM_PROC1_WDTDBG_VO MP_ PMIC_AUXADC_AVG_N8_BAT_PLUGIN_PCDATVSRAM_PROC1_VO MP_GRAY_                     ADC_TRIM_CLDO_VSRAM_PROC1_VO MPY_BAT_PLUGIN_PCDATVSRAM_PROC1_VO MP_GRAY_                    0e 7MIC_AUXADC_AVG_DATVSRAM_PROC1_VO MP_GRAY_ PMIC_AUXADC_AVG_NUM_0IC_AUXADC_AVG_DATVSRAM_PROC1_VO MP_                          ADC_TRIM_CLDO_VSRAM_PROC1_VO MPY_BAT_PLUGIN_PCDATVSRAM_PROC1_VO MP_                       xM e 7MIC_AUXADC_AVG_DATVSRAM_PROC1_VO MP_ PMIC_AUXADC_AVG_NUM_LB   8IC_AUXADC_AVG_RGTLDO_VSRAM_PROC1_SFCHG_FRATE                 ADC_TRIM_CLDO_VSRAM_PROC1_SFCHGIC_AUXADC_AVG_RGTLDO_VSRAM_PROC1_SFCHG_FRATE                 e 7MIC_AUXADC_AVG_RGTLDO_VSRAM_PROC1_SFCHG_FRATE  PMIC_AUXADC_AVG0IC_AUXADC_AVG_RGTLDO_VSRAM_PROC1_SFCHG_F                     ADC_TRIM_CLDO_VSRAM_PROC1_SFCHGIC_AUXADC_AVG_RGTLDO_VSRAM_PROC1_SFCHG_F                     e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_SFCHG_F    PMIC_AUXADC_AVG_NMIC_AUXADC_ADC_RGTLDO_VSRAM_PROC1_SFCHG_RRATE                 ADC_TRIM_CLDO_VSRAM_PROC1_SFCHGIC_AUXADC_AVG_RGTLDO_VSRAM_PROC1_SFCHG_RRATE                 e 7MIC_AUXADC_AVG_RGTLDO_VSRAM_PROC1_SFCHG_RRATE  PMIC_AUXADC_AVG8IC_AUXADC_AVG_RGTLDO_VSRAM_PROC1_SFCHG_R                     ADC_TRIM_CLDO_VSRAM_PROC1_SFCHGIC_AUXADC_AVG_RGTLDO_VSRAM_PROC1_SFCHG_R                     e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_SFCHG_R    PMIC_AUXADC_AVG_Nn5_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_DVS_TRANS_TD_               ADC_TRIM_CLDO_VSRAM_PROC1_DVS_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_DVS_TRANS_TD_               e 3MIC_AUXADC_TS_RGTLDO_VSRAM_PROC1_DVS_TRANS_TD_ PMIC_AUXADC_AV0IC_AUXADC_AVG_RGTLDO_VSRAM_PROC1_DVS_TRANS_CTRP_             ADC_TRIM_CLDO_VSRAM_PROC1_DVS_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_DVS_TRANS_CTRP_             e 3MIC_AUXADC_TS_RGTLDO_VSRAM_PROC1_DVS_TRANS_CTRP_ PMIC_AUXADC_4_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_DVS_TRANS_ONCE_             ADC_TRIM_CLDO_VSRAM_PROC1_DVS_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_DVS_TRANS_ONCE_             e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_DVS_TRANS_ONCE_ PMIC_AUXADC_6_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_HW0_OP_                     ADC_TRIM_CLDO_VSRAM_PROC1_OP_  _BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_HW0_OP_                     e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_HW0_OP_    PMIC_AUXADC_AVG_N0IC_AUXADC_AVG_RGTLDO_VSRAM_PROC1_HW1_OP_                     ADC_TRIM_CLDO_VSRAM_PROC1_OP_  _BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_HW1_OP_                     e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_HW1_OP_    PMIC_AUXADC_AVG_NY_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_HW2_OP_                     ADC_TRIM_CLDO_VSRAM_PROC1_OP_  _BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_HW2_OP_                     e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_HW2_OP_    PMIC_AUXADC_AVG_N2_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_HW3_OP_                     ADC_TRIM_CLDO_VSRAM_PROC1_OP_  _BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_HW3_OP_                     e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_HW3_OP_    PMIC_AUXADC_AVG_N3MIC_AUXADC_TS_RGTLDO_VSRAM_PROC1_HW4_OP_                     ADC_TRIM_CLDO_VSRAM_PROC1_OP_  _BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_HW4_OP_                     e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_HW4_OP_    PMIC_AUXADC_AVG_N4_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_HW5_OP_                     ADC_TRIM_CLDO_VSRAM_PROC1_OP_  _BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_HW5_OP_                     e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_HW5_OP_    PMIC_AUXADC_AVG_N5_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_HW6_OP_                     ADC_TRIM_CLDO_VSRAM_PROC1_OP_  _BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_HW6_OP_                     e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_HW6_OP_    PMIC_AUXADC_AVG_N6_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_HW7_OP_                     ADC_TRIM_CLDO_VSRAM_PROC1_OP_  _BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_HW7_OP_                     e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_HW7_OP_    PMIC_AUXADC_AVG_NMIC_AUXADC_ADC_RGTLDO_VSRAM_PROC1_HW8_OP_                     ADC_TRIM_CLDO_VSRAM_PROC1_OP_  _BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_HW8_OP_                     e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_HW8_OP_    PMIC_AUXADC_AVG_N8IC_AUXADC_AVG_RGTLDO_VSRAM_PROC1_HW9_OP_                     ADC_TRIM_CLDO_VSRAM_PROC1_OP_  _BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_HW9_OP_                     e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_HW9_OP_    PMIC_AUXADC_AVG_N9IC_AUXADC_AVG_RGTLDO_VSRAM_PROC1_HW10_OP_                    ADC_TRIM_CLDO_VSRAM_PROC1_OP_  _BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_HW10_OP_                    e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_HW10_OP_    PMIC_AUXADC_AVG_n0IC_AUXADC_AVG_RGTLDO_VSRAM_PROC1_HW11_OP_                    ADC_TRIM_CLDO_VSRAM_PROC1_OP_  _BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_HW11_OP_                    e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_HW11_OP_    PMIC_AUXADC_AVG_nY_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_HW12_OP_                    ADC_TRIM_CLDO_VSRAM_PROC1_OP_  _BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_HW12_OP_                    e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_HW12_OP_    PMIC_AUXADC_AVG_n2_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_HW13_OP_                    ADC_TRIM_CLDO_VSRAM_PROC1_OP_  _BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_HW13_OP_                    e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_HW13_OP_    PMIC_AUXADC_AVG_n3MIC_AUXADC_TS_RGTLDO_VSRAM_PROC1_HW14_OP_                    ADC_TRIM_CLDO_VSRAM_PROC1_OP_  _BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_HW14_OP_                    e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_HW14_OP_    PMIC_AUXADC_AVG_n4_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_SW_OP_                      ADC_TRIM_CLDO_VSRAM_PROC1_OP_  _BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_SW_OP_                      e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_SW_OP_    PMIC_AUXADC_AVG_NUn5_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_OP_    ET_                  ADC_TRIM_CLDO_VSRAM_PROC1_OP_    ET_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_OP_    ET_                  e MFMMIC_AUXADC_AVG_RGTLDO_VSRAM_PROC1_OP_    ET_ PMIC_AUXADC_AVG_N0IC_AUXADC_AVG_RGTLDO_VSRAM_PROC1_OP_   CLR              \
	ICADC_TRIM_CLDO_VSRAM_PROC1_OP_   CLRIC_AUXADC_AVG_RGTLDO_VSRAM_PROC1_OP_   CLR                   e MFMMIC_AUXADC_AVG_RGTLDO_VSRAM_PROC1_OP_   CLR  PMIC_AUXADC_AVG_N0IC_AUXADC_AVG_RGTLDO_VSRAM_PROC1_HW0_OP_CFG                  ADC_TRIM_CLDO_VSRAM_PROC1_OP_CFGIC_AUXADC_AVG_RGTLDO_VSRAM_PROC1_HW0_OP_CFG                  e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_HW0_OP_CFG  PMIC_AUXADC_AVG_0IC_AUXADC_AVG_RGTLDO_VSRAM_PROC1_HW1_OP_CFG                  ADC_TRIM_CLDO_VSRAM_PROC1_OP_CFGIC_AUXADC_AVG_RGTLDO_VSRAM_PROC1_HW1_OP_CFG                  e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_HW1_OP_CFG  PMIC_AUXADC_AVG_Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_HW2_OP_CFG                  ADC_TRIM_CLDO_VSRAM_PROC1_OP_CFGIC_AUXADC_AVG_RGTLDO_VSRAM_PROC1_HW2_OP_CFG                  e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_HW2_OP_CFG  PMIC_AUXADC_AVG_2_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_HW3_OP_CFG                  ADC_TRIM_CLDO_VSRAM_PROC1_OP_CFGIC_AUXADC_AVG_RGTLDO_VSRAM_PROC1_HW3_OP_CFG                  e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_HW3_OP_CFG  PMIC_AUXADC_AVG_3MIC_AUXADC_TS_RGTLDO_VSRAM_PROC1_HW4_OP_CFG                  ADC_TRIM_CLDO_VSRAM_PROC1_OP_CFGIC_AUXADC_AVG_RGTLDO_VSRAM_PROC1_HW4_OP_CFG                  e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_HW4_OP_CFG  PMIC_AUXADC_AVG_4_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_HW5_OP_CFG                  ADC_TRIM_CLDO_VSRAM_PROC1_OP_CFGIC_AUXADC_AVG_RGTLDO_VSRAM_PROC1_HW5_OP_CFG                  e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_HW5_OP_CFG  PMIC_AUXADC_AVG_5_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_HW6_OP_CFG                  ADC_TRIM_CLDO_VSRAM_PROC1_OP_CFGIC_AUXADC_AVG_RGTLDO_VSRAM_PROC1_HW6_OP_CFG                  e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_HW6_OP_CFG  PMIC_AUXADC_AVG_6_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_HW7_OP_CFG                  ADC_TRIM_CLDO_VSRAM_PROC1_OP_CFGIC_AUXADC_AVG_RGTLDO_VSRAM_PROC1_HW7_OP_CFG                  e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_HW7_OP_CFG  PMIC_AUXADC_AVG_MIC_AUXADC_ADC_RGTLDO_VSRAM_PROC1_HW8_OP_CFG                  ADC_TRIM_CLDO_VSRAM_PROC1_OP_CFGIC_AUXADC_AVG_RGTLDO_VSRAM_PROC1_HW8_OP_CFG                  e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_HW8_OP_CFG  PMIC_AUXADC_AVG_8IC_AUXADC_AVG_RGTLDO_VSRAM_PROC1_HW9_OP_CFG                  ADC_TRIM_CLDO_VSRAM_PROC1_OP_CFGIC_AUXADC_AVG_RGTLDO_VSRAM_PROC1_HW9_OP_CFG                  e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_HW9_OP_CFG  PMIC_AUXADC_AVG_9IC_AUXADC_AVG_RGTLDO_VSRAM_PROC1_HW10_OP_CFG                 ADC_TRIM_CLDO_VSRAM_PROC1_OP_CFGIC_AUXADC_AVG_RGTLDO_VSRAM_PROC1_HW10_OP_CFG                 e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_HW10_OP_CFG  PMIC_AUXADC_AVGn0IC_AUXADC_AVG_RGTLDO_VSRAM_PROC1_HW11_OP_CFG                 ADC_TRIM_CLDO_VSRAM_PROC1_OP_CFGIC_AUXADC_AVG_RGTLDO_VSRAM_PROC1_HW11_OP_CFG                 e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_HW11_OP_CFG  PMIC_AUXADC_AVGnY_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_HW12_OP_CFG                 ADC_TRIM_CLDO_VSRAM_PROC1_OP_CFGIC_AUXADC_AVG_RGTLDO_VSRAM_PROC1_HW12_OP_CFG                 e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_HW12_OP_CFG  PMIC_AUXADC_AVGn2_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_HW13_OP_CFG                 ADC_TRIM_CLDO_VSRAM_PROC1_OP_CFGIC_AUXADC_AVG_RGTLDO_VSRAM_PROC1_HW13_OP_CFG                 e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_HW13_OP_CFG  PMIC_AUXADC_AVGn3MIC_AUXADC_TS_RGTLDO_VSRAM_PROC1_HW14_OP_CFG                 ADC_TRIM_CLDO_VSRAM_PROC1_OP_CFGIC_AUXADC_AVG_RGTLDO_VSRAM_PROC1_HW14_OP_CFG                 e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_HW14_OP_CFG  PMIC_AUXADC_AVGn4_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_SW_OP_CFG                   ADC_TRIM_CLDO_VSRAM_PROC1_OP_CFGIC_AUXADC_AVG_RGTLDO_VSRAM_PROC1_SW_OP_CFG                   e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_SW_OP_CFG  PMIC_AUXADC_AVG_Nn5_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_OP_CFG  ET_                 ADC_TRIM_CLDO_VSRAM_PROC1_OP_CFG  ET_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_OP_CFG  ET_                 e MFMMIC_AUXADC_AVG_RGTLDO_VSRAM_PROC1_OP_CFG  ET_ PMIC_AUXADC_AVG_0IC_AUXADC_AVG_RGTLDO_VSRAM_PROC1_OP_CFG CLR              \
	IADC_TRIM_CLDO_VSRAM_PROC1_OP_CFG CLRIC_AUXADC_AVG_RGTLDO_VSRAM_PROC1_OP_CFG CLR                  e MFMMIC_AUXADC_AVG_RGTLDO_VSRAM_PROC1_OP_CFG CLR  PMIC_AUXADC_AVG_0IC_AUXADC_AVG_RGTLDO_VSRAM_PROC1_TRACK                       ADC_TRIM_CLDO_VSRAM_PROC1_TRACK0IC_AUXADC_AVG_RGTLDO_VSRAM_PROC1_TRACK                       e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_TRACK     PMIC_AUXADC_AVG_NU0IC_AUXADC_AVG_RGTLDO_VSRAM_PROC1_TRACK MODE                  ADC_TRIM_CLDO_VSRAM_PROC1_TRACK0IC_AUXADC_AVG_RGTLDO_VSRAM_PROC1_TRACK MODE                  e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_TRACK MODE  PMIC_AUXADC_AVG_Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_VO MP_DELTA                 ADC_TRIM_CLDO_VSRAM_PROC1_TRACKY_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_VO MP_DELTA                 e MIC_AUXADC_AVG_RGTLDO_VSRAM_PROC1_VO MP_DELTA  PMIC_AUXADC_AVG0IC_AUXADC_AVG_RGTLDO_VSRAM_PROC1_VO MP_OFF ET_               ADC_TRIM_CLDO_VSRAM_PROC1_TRACKY_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_VO MP_OFF ET_               e 7MIC_AUXADC_AVG_RGTLDO_VSRAM_PROC1_VO MP_OFF ET_ PMIC_AUXADC_AV8IC_AUXADC_AVG_RGTLDO_VSRAM_PROC1_VO MP_LB                    ADC_TRIM_CLDO_VSRAM_PROC1_TRACK2_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_VO MP_LB                    e 7MIC_AUXADC_AVG_RGTLDO_VSRAM_PROC1_VO MP_LB  PMIC_AUXADC_AVG_NU0IC_AUXADC_AVG_RGTLDO_VSRAM_PROC1_VO MP_HB                    ADC_TRIM_CLDO_VSRAM_PROC1_TRACK2_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC1_VO MP_HB                    e 7MIC_AUXADC_AVG_RGTLDO_VSRAM_PROC1_VO MP_HB  PMIC_AUXADC_AVG_NU8IC_AUXADC_AVG_RGTLDO_VSRAM_PROC2_                            ADC_TRIM_CLDO_VSRAM_PROC2_CON0IC_AUXADC_AVG_RGTLDO_VSRAM_PROC2_                            e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_    PMIC_AUXADC_AVG_NUM_LB L0IC_AUXADC_AVG_RGTLDO_VSRAM_PROC2_LP                          ADC_TRIM_CLDO_VSRAM_PROC2_CON0IC_AUXADC_AVG_RGTLDO_VSRAM_PROC2_LP                        xMe Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_LP  PMIC_AUXADC_AVG_NUM_LB  Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_STBTD                       ADC_TRIM_CLDO_VSRAM_PROC2_CONY_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_STBTD                       e 3MIC_AUXADC_TS_RGTLDO_VSRAM_PROC2_STBTD  PMIC_AUXADC_AVG_NUM_L0IC_AUXADC_AVG_RGTLDO_VSRAM_PROC2_ULP                         ADC_TRIM_CLDO_VSRAM_PROC2_CONY_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_ULP                        xe Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_ULP  PMIC_AUXADC_AVG_NUM_LB 2_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_OCFB_                       ADC_TRIM_CLDO_VSRAM_PROC2_CONY_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_OCFB_                       e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_OCFB_    PMIC_AUXADC_AVG_NUM4_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_OC_MODE                     ADC_TRIM_CLDO_VSRAM_PROC2_CONY_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_OC_MODE                     e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_OC_MODE  PMIC_AUXADC_AVG_NUM5_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_OC_T MP_                    ADC_TRIM_CLDO_VSRAM_PROC2_CONY_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_OC_T MP_                    e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_OC_T MP_ PMIC_AUXADC_AVG_NUM6_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_DUMMY_LOAD_                 ADC_TRIM_CLDO_VSRAM_PROC2_CONY_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_DUMMY_LOAD_                 e 3MIC_AUXADC_TS_RGTLDO_VSRAM_PROC2_DUMMY_LOAD_ PMIC_AUXADC_AVG_8IC_AUXADC_AVG_RGTLDO_VSRAM_PROC2_OP_MODE                     ADC_TRIM_CLDO_VSRAM_PROC2_CONY_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_OP_MODE                     e MIC_AUXADC_ADC_RGTLDO_VSRAM_PROC2_OP_MODE  PMIC_AUXADC_AVG_NUMn0IC_AUXADC_AVG_RGTLDO_VSRAM_PROC2_R2R_PDN_DIS                 ADC_TRIM_CLDO_VSRAM_PROC2_CONY_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_R2R_PDN_DIS                 e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_R2R_PDN_DIS  PMIC_AUXADC_AVGn4_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_CK  W_MODE                  ADC_TRIM_CLDO_VSRAM_PROC2_CONY_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_CK  W_MODE                  e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_CK  W_MODE  PMIC_AUXADC_AVG_n5_BAT_PLUGIN_PCDATVSRAM_PROC2_B_                          \   ADC_TRIM_CLDO_VSRAM_PROC2_MONIC_AUXADC_AVG_DATVSRAM_PROC2_B_                          xM  e Y_BAT_PLUGIN_PCDATVSRAM_PROC2_B_    PMIC_AUXADC_AVG_NUM_L     0IC_AUXADC_AVG_DATVSRAM_PROC2_B_STB                        \
	ADC_TRIM_CLDO_VSRAM_PROC2_MONIC_AUXADC_AVG_DATVSRAM_PROC2_B_STB                        xM e Y_BAT_PLUGIN_PCDATVSRAM_PROC2_B_STB  PMIC_AUXADC_AVG_NUM_LB   Y_BAT_PLUGIN_PCDATVSRAM_PROC2_B_LP                            ADC_TRIM_CLDO_VSRAM_PROC2_MONIC_AUXADC_AVG_DATVSRAM_PROC2_B_LP                        xM Ae Y_BAT_PLUGIN_PCDATVSRAM_PROC2_B_LP  PMIC_AUXADC_AVG_NUM_LB   
2_BAT_PLUGIN_PCDATVSRAM_PROC2_L_                          \   ADC_TRIM_CLDO_VSRAM_PROC2_MONIC_AUXADC_AVG_DATVSRAM_PROC2_L_                          xM Ae Y_BAT_PLUGIN_PCDATVSRAM_PROC2_L_    PMIC_AUXADC_AVG_NUM_LB   
3_BAT_PLUGIN_PCDATVSRAM_PROC2_L_STB                        \
	ADC_TRIM_CLDO_VSRAM_PROC2_MONIC_AUXADC_AVG_DATVSRAM_PROC2_L_STB                        xM e Y_BAT_PLUGIN_PCDATVSRAM_PROC2_L_STB  PMIC_AUXADC_AVG_NUM_LB   4_BAT_PLUGIN_PCDATVSRAM_PROC2_OCFB_                        \
	ADC_TRIM_CLDO_VSRAM_PROC2_MONIC_AUXADC_AVG_DATVSRAM_PROC2_OCFB_                          xe Y_BAT_PLUGIN_PCDATVSRAM_PROC2_OCFB_    PMIC_AUXADC_AVG_NUMMMMM5_BAT_PLUGIN_PCDATVSRAM_PROC2_DUMMY_LOAD_                     ADC_TRIM_CLDO_VSRAM_PROC2_MONIC_AUXADC_AVG_DATVSRAM_PROC2_DUMMY_LOAD_                    0e 3_BAT_PLUGIN_PCDATVSRAM_PROC2_DUMMY_LOAD_ PMIC_AUXADC_AVG_____6_BAT_PLUGIN_PCDATVSRAM_PROC2_VSLEEP  MP_                     ADC_TRIM_CLDO_VSRAM_PROC2_MONIC_AUXADC_AVG_DATVSRAM_PROC2_VSLEEP  MP_                    0e Y_BAT_PLUGIN_PCDATVSRAM_PROC2_VSLEEP  MP_ PMIC_AUXADC_AVG_____8_BAT_PLUGIN_PCDATVSRAM_PROC2_R2R_PDN_                     \
	ADC_TRIM_CLDO_VSRAM_PROC2_MONIC_AUXADC_AVG_DATVSRAM_PROC2_R2R_PDN_                       xe Y_BAT_PLUGIN_PCDATVSRAM_PROC2_R2R_PDN_ PMIC_AUXADC_AVG_NUM_L  9IC_AUXADC_AVG_DATVSRAM_PROC2_TRACK NDIS                      ADC_TRIM_CLDO_VSRAM_PROC2_MONIC_AUXADC_AVG_DATVSRAM_PROC2_TRACK NDIS                      e Y_BAT_PLUGIN_PCDATVSRAM_PROC2_TRACK NDIS     PMIC_AUXADC_AVG_Nn0IC_AUXADC_AVG_RGTLDO_VSRAM_PROC2_VO MP_ LEEP                 ADC_TRIM_CLDO_VSRAM_PROC2_VO MP0IC_AUXADC_AVG_RGTLDO_VSRAM_PROC2_VO MP_ LEEP                 e 7MIC_AUXADC_AVG_RGTLDO_VSRAM_PROC2_VO MP_ LEEP  PMIC_AUXADC_AVG0IC_AUXADC_AVG_LDO_VSRAM_PROC2_WDTDBG_VO MP_                  ADC_TRIM_CLDO_VSRAM_PROC2_VO MP0IC_AUXADC_AVG_LDO_VSRAM_PROC2_WDTDBG_VO MP_                  e 7MIC_AUXADC_AVG_LDO_VSRAM_PROC2_WDTDBG_VO MP_ PMIC_AUXADC_AVG_N8_BAT_PLUGIN_PCDATVSRAM_PROC2_VO MP_GRAY_                     ADC_TRIM_CLDO_VSRAM_PROC2_VO MPY_BAT_PLUGIN_PCDATVSRAM_PROC2_VO MP_GRAY_                    0e 7MIC_AUXADC_AVG_DATVSRAM_PROC2_VO MP_GRAY_ PMIC_AUXADC_AVG_NUM_0IC_AUXADC_AVG_DATVSRAM_PROC2_VO MP_                          ADC_TRIM_CLDO_VSRAM_PROC2_VO MPY_BAT_PLUGIN_PCDATVSRAM_PROC2_VO MP_                       xM e 7MIC_AUXADC_AVG_DATVSRAM_PROC2_VO MP_ PMIC_AUXADC_AVG_NUM_LB   8IC_AUXADC_AVG_RGTLDO_VSRAM_PROC2_SFCHG_FRATE                 ADC_TRIM_CLDO_VSRAM_PROC2_SFCHGIC_AUXADC_AVG_RGTLDO_VSRAM_PROC2_SFCHG_FRATE                 e 7MIC_AUXADC_AVG_RGTLDO_VSRAM_PROC2_SFCHG_FRATE  PMIC_AUXADC_AVG0IC_AUXADC_AVG_RGTLDO_VSRAM_PROC2_SFCHG_F                     ADC_TRIM_CLDO_VSRAM_PROC2_SFCHGIC_AUXADC_AVG_RGTLDO_VSRAM_PROC2_SFCHG_F                     e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_SFCHG_F    PMIC_AUXADC_AVG_NMIC_AUXADC_ADC_RGTLDO_VSRAM_PROC2_SFCHG_RRATE                 ADC_TRIM_CLDO_VSRAM_PROC2_SFCHGIC_AUXADC_AVG_RGTLDO_VSRAM_PROC2_SFCHG_RRATE                 e 7MIC_AUXADC_AVG_RGTLDO_VSRAM_PROC2_SFCHG_RRATE  PMIC_AUXADC_AVG8IC_AUXADC_AVG_RGTLDO_VSRAM_PROC2_SFCHG_R                     ADC_TRIM_CLDO_VSRAM_PROC2_SFCHGIC_AUXADC_AVG_RGTLDO_VSRAM_PROC2_SFCHG_R                     e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_SFCHG_R    PMIC_AUXADC_AVG_Nn5_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_DVS_TRANS_TD_               ADC_TRIM_CLDO_VSRAM_PROC2_DVS_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_DVS_TRANS_TD_               e 3MIC_AUXADC_TS_RGTLDO_VSRAM_PROC2_DVS_TRANS_TD_ PMIC_AUXADC_AV0IC_AUXADC_AVG_RGTLDO_VSRAM_PROC2_DVS_TRANS_CTRP_             ADC_TRIM_CLDO_VSRAM_PROC2_DVS_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_DVS_TRANS_CTRP_             e 3MIC_AUXADC_TS_RGTLDO_VSRAM_PROC2_DVS_TRANS_CTRP_ PMIC_AUXADC_4_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_DVS_TRANS_ONCE_             ADC_TRIM_CLDO_VSRAM_PROC2_DVS_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_DVS_TRANS_ONCE_             e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_DVS_TRANS_ONCE_ PMIC_AUXADC_6_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_HW0_OP_                     ADC_TRIM_CLDO_VSRAM_PROC2_OP_  _BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_HW0_OP_                     e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_HW0_OP_    PMIC_AUXADC_AVG_N0IC_AUXADC_AVG_RGTLDO_VSRAM_PROC2_HW1_OP_                     ADC_TRIM_CLDO_VSRAM_PROC2_OP_  _BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_HW1_OP_                     e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_HW1_OP_    PMIC_AUXADC_AVG_NY_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_HW2_OP_                     ADC_TRIM_CLDO_VSRAM_PROC2_OP_  _BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_HW2_OP_                     e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_HW2_OP_    PMIC_AUXADC_AVG_N2_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_HW3_OP_                     ADC_TRIM_CLDO_VSRAM_PROC2_OP_  _BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_HW3_OP_                     e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_HW3_OP_    PMIC_AUXADC_AVG_N3MIC_AUXADC_TS_RGTLDO_VSRAM_PROC2_HW4_OP_                     ADC_TRIM_CLDO_VSRAM_PROC2_OP_  _BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_HW4_OP_                     e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_HW4_OP_    PMIC_AUXADC_AVG_N4_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_HW5_OP_                     ADC_TRIM_CLDO_VSRAM_PROC2_OP_  _BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_HW5_OP_                     e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_HW5_OP_    PMIC_AUXADC_AVG_N5_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_HW6_OP_                     ADC_TRIM_CLDO_VSRAM_PROC2_OP_  _BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_HW6_OP_                     e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_HW6_OP_    PMIC_AUXADC_AVG_N6_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_HW7_OP_                     ADC_TRIM_CLDO_VSRAM_PROC2_OP_  _BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_HW7_OP_                     e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_HW7_OP_    PMIC_AUXADC_AVG_NMIC_AUXADC_ADC_RGTLDO_VSRAM_PROC2_HW8_OP_                     ADC_TRIM_CLDO_VSRAM_PROC2_OP_  _BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_HW8_OP_                     e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_HW8_OP_    PMIC_AUXADC_AVG_N8IC_AUXADC_AVG_RGTLDO_VSRAM_PROC2_HW9_OP_                     ADC_TRIM_CLDO_VSRAM_PROC2_OP_  _BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_HW9_OP_                     e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_HW9_OP_    PMIC_AUXADC_AVG_N9IC_AUXADC_AVG_RGTLDO_VSRAM_PROC2_HW10_OP_                    ADC_TRIM_CLDO_VSRAM_PROC2_OP_  _BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_HW10_OP_                    e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_HW10_OP_    PMIC_AUXADC_AVG_n0IC_AUXADC_AVG_RGTLDO_VSRAM_PROC2_HW11_OP_                    ADC_TRIM_CLDO_VSRAM_PROC2_OP_  _BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_HW11_OP_                    e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_HW11_OP_    PMIC_AUXADC_AVG_nY_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_HW12_OP_                    ADC_TRIM_CLDO_VSRAM_PROC2_OP_  _BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_HW12_OP_                    e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_HW12_OP_    PMIC_AUXADC_AVG_n2_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_HW13_OP_                    ADC_TRIM_CLDO_VSRAM_PROC2_OP_  _BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_HW13_OP_                    e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_HW13_OP_    PMIC_AUXADC_AVG_n3MIC_AUXADC_TS_RGTLDO_VSRAM_PROC2_HW14_OP_                    ADC_TRIM_CLDO_VSRAM_PROC2_OP_  _BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_HW14_OP_                    e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_HW14_OP_    PMIC_AUXADC_AVG_n4_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_SW_OP_                      ADC_TRIM_CLDO_VSRAM_PROC2_OP_  _BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_SW_OP_                      e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_SW_OP_    PMIC_AUXADC_AVG_NUn5_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_OP_    ET_                  ADC_TRIM_CLDO_VSRAM_PROC2_OP_    ET_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_OP_    ET_                  e MFMMIC_AUXADC_AVG_RGTLDO_VSRAM_PROC2_OP_    ET_ PMIC_AUXADC_AVG_N0IC_AUXADC_AVG_RGTLDO_VSRAM_PROC2_OP_   CLR              \
	ICADC_TRIM_CLDO_VSRAM_PROC2_OP_   CLRIC_AUXADC_AVG_RGTLDO_VSRAM_PROC2_OP_   CLR                   e MFMMIC_AUXADC_AVG_RGTLDO_VSRAM_PROC2_OP_   CLR  PMIC_AUXADC_AVG_N0IC_AUXADC_AVG_RGTLDO_VSRAM_PROC2_HW0_OP_CFG                  ADC_TRIM_CLDO_VSRAM_PROC2_OP_CFGIC_AUXADC_AVG_RGTLDO_VSRAM_PROC2_HW0_OP_CFG                  e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_HW0_OP_CFG  PMIC_AUXADC_AVG_0IC_AUXADC_AVG_RGTLDO_VSRAM_PROC2_HW1_OP_CFG                  ADC_TRIM_CLDO_VSRAM_PROC2_OP_CFGIC_AUXADC_AVG_RGTLDO_VSRAM_PROC2_HW1_OP_CFG                  e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_HW1_OP_CFG  PMIC_AUXADC_AVG_Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_HW2_OP_CFG                  ADC_TRIM_CLDO_VSRAM_PROC2_OP_CFGIC_AUXADC_AVG_RGTLDO_VSRAM_PROC2_HW2_OP_CFG                  e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_HW2_OP_CFG  PMIC_AUXADC_AVG_2_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_HW3_OP_CFG                  ADC_TRIM_CLDO_VSRAM_PROC2_OP_CFGIC_AUXADC_AVG_RGTLDO_VSRAM_PROC2_HW3_OP_CFG                  e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_HW3_OP_CFG  PMIC_AUXADC_AVG_3MIC_AUXADC_TS_RGTLDO_VSRAM_PROC2_HW4_OP_CFG                  ADC_TRIM_CLDO_VSRAM_PROC2_OP_CFGIC_AUXADC_AVG_RGTLDO_VSRAM_PROC2_HW4_OP_CFG                  e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_HW4_OP_CFG  PMIC_AUXADC_AVG_4_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_HW5_OP_CFG                  ADC_TRIM_CLDO_VSRAM_PROC2_OP_CFGIC_AUXADC_AVG_RGTLDO_VSRAM_PROC2_HW5_OP_CFG                  e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_HW5_OP_CFG  PMIC_AUXADC_AVG_5_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_HW6_OP_CFG                  ADC_TRIM_CLDO_VSRAM_PROC2_OP_CFGIC_AUXADC_AVG_RGTLDO_VSRAM_PROC2_HW6_OP_CFG                  e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_HW6_OP_CFG  PMIC_AUXADC_AVG_6_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_HW7_OP_CFG                  ADC_TRIM_CLDO_VSRAM_PROC2_OP_CFGIC_AUXADC_AVG_RGTLDO_VSRAM_PROC2_HW7_OP_CFG                  e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_HW7_OP_CFG  PMIC_AUXADC_AVG_MIC_AUXADC_ADC_RGTLDO_VSRAM_PROC2_HW8_OP_CFG                  ADC_TRIM_CLDO_VSRAM_PROC2_OP_CFGIC_AUXADC_AVG_RGTLDO_VSRAM_PROC2_HW8_OP_CFG                  e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_HW8_OP_CFG  PMIC_AUXADC_AVG_8IC_AUXADC_AVG_RGTLDO_VSRAM_PROC2_HW9_OP_CFG                  ADC_TRIM_CLDO_VSRAM_PROC2_OP_CFGIC_AUXADC_AVG_RGTLDO_VSRAM_PROC2_HW9_OP_CFG                  e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_HW9_OP_CFG  PMIC_AUXADC_AVG_9IC_AUXADC_AVG_RGTLDO_VSRAM_PROC2_HW10_OP_CFG                 ADC_TRIM_CLDO_VSRAM_PROC2_OP_CFGIC_AUXADC_AVG_RGTLDO_VSRAM_PROC2_HW10_OP_CFG                 e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_HW10_OP_CFG  PMIC_AUXADC_AVGn0IC_AUXADC_AVG_RGTLDO_VSRAM_PROC2_HW11_OP_CFG                 ADC_TRIM_CLDO_VSRAM_PROC2_OP_CFGIC_AUXADC_AVG_RGTLDO_VSRAM_PROC2_HW11_OP_CFG                 e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_HW11_OP_CFG  PMIC_AUXADC_AVGnY_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_HW12_OP_CFG                 ADC_TRIM_CLDO_VSRAM_PROC2_OP_CFGIC_AUXADC_AVG_RGTLDO_VSRAM_PROC2_HW12_OP_CFG                 e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_HW12_OP_CFG  PMIC_AUXADC_AVGn2_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_HW13_OP_CFG                 ADC_TRIM_CLDO_VSRAM_PROC2_OP_CFGIC_AUXADC_AVG_RGTLDO_VSRAM_PROC2_HW13_OP_CFG                 e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_HW13_OP_CFG  PMIC_AUXADC_AVGn3MIC_AUXADC_TS_RGTLDO_VSRAM_PROC2_HW14_OP_CFG                 ADC_TRIM_CLDO_VSRAM_PROC2_OP_CFGIC_AUXADC_AVG_RGTLDO_VSRAM_PROC2_HW14_OP_CFG                 e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_HW14_OP_CFG  PMIC_AUXADC_AVGn4_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_SW_OP_CFG                   ADC_TRIM_CLDO_VSRAM_PROC2_OP_CFGIC_AUXADC_AVG_RGTLDO_VSRAM_PROC2_SW_OP_CFG                   e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_SW_OP_CFG  PMIC_AUXADC_AVG_Nn5_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_OP_CFG  ET_                 ADC_TRIM_CLDO_VSRAM_PROC2_OP_CFG  ET_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_OP_CFG  ET_                 e MFMMIC_AUXADC_AVG_RGTLDO_VSRAM_PROC2_OP_CFG  ET_ PMIC_AUXADC_AVG_0IC_AUXADC_AVG_RGTLDO_VSRAM_PROC2_OP_CFG CLR              \
	IADC_TRIM_CLDO_VSRAM_PROC2_OP_CFG CLRIC_AUXADC_AVG_RGTLDO_VSRAM_PROC2_OP_CFG CLR                  e MFMMIC_AUXADC_AVG_RGTLDO_VSRAM_PROC2_OP_CFG CLR  PMIC_AUXADC_AVG_0IC_AUXADC_AVG_RGTLDO_VSRAM_PROC2_TRACK                       ADC_TRIM_CLDO_VSRAM_PROC2_TRACK0IC_AUXADC_AVG_RGTLDO_VSRAM_PROC2_TRACK                       e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_TRACK     PMIC_AUXADC_AVG_NU0IC_AUXADC_AVG_RGTLDO_VSRAM_PROC2_TRACK MODE                  ADC_TRIM_CLDO_VSRAM_PROC2_TRACK0IC_AUXADC_AVG_RGTLDO_VSRAM_PROC2_TRACK MODE                  e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_TRACK MODE  PMIC_AUXADC_AVG_Y_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_VO MP_DELTA                 ADC_TRIM_CLDO_VSRAM_PROC2_TRACKY_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_VO MP_DELTA                 e MIC_AUXADC_AVG_RGTLDO_VSRAM_PROC2_VO MP_DELTA  PMIC_AUXADC_AVG0IC_AUXADC_AVG_RGTLDO_VSRAM_PROC2_VO MP_OFF ET_               ADC_TRIM_CLDO_VSRAM_PROC2_TRACKY_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_VO MP_OFF ET_               e 7MIC_AUXADC_AVG_RGTLDO_VSRAM_PROC2_VO MP_OFF ET_ PMIC_AUXADC_AV8IC_AUXADC_AVG_RGTLDO_VSRAM_PROC2_VO MP_LB                    ADC_TRIM_CLDO_VSRAM_PROC2_TRACK2_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_VO MP_LB                    e 7MIC_AUXADC_AVG_RGTLDO_VSRAM_PROC2_VO MP_LB  PMIC_AUXADC_AVG_NU0IC_AUXADC_AVG_RGTLDO_VSRAM_PROC2_VO MP_HB                    ADC_TRIM_CLDO_VSRAM_PROC2_TRACK2_BAT_PLUGIN_PCRGTLDO_VSRAM_PROC2_VO MP_HB                    e 7MIC_AUXADC_AVG_RGTLDO_VSRAM_PROC2_VO MP_HB  PMIC_AUXADC_AVG_NU8IC_AUXADC_AVG_LDO_VSRAM1_ANA_ID                              ADC_TRIM_CLDO_VSRAM1_DSN_IDIC_AUXADC_AVG_LDO_VSRAM1_ANA_ID                        xM A  e MFIC_AUXADC_AVG_LDO_VSRAM1_ANA_ID  PMIC_AUXADC_AVG_NUM_LB   
VG0IC_AUXADC_AVG_LDO_VSRAM1_DIG_ID                              ADC_TRIM_CLDO_VSRAM1_DSN_IDIC_AUXADC_AVG_LDO_VSRAM1_DIG_ID                        xM A  e MFIC_AUXADC_AVG_LDO_VSRAM1_DIG_ID  PMIC_AUXADC_AVG_NUM_LB   
VG8IC_AUXADC_AVG_LDO_VSRAM1_ANA_MINOR_REV                       ADC_TRIM_CLDO_VSRAM1_DSN_REV0IC_AUXADC_AVG_LDO_VSRAM1_ANA_MINOR_REV                       e FIC_AUXADC_AVG_LDO_VSRAM1_ANA_MINOR_REV  PMIC_AUXADC_AVG_NUM_L0IC_AUXADC_AVG_LDO_VSRAM1_ANA_MAJOR_REV                       ADC_TRIM_CLDO_VSRAM1_DSN_REV0IC_AUXADC_AVG_LDO_VSRAM1_ANA_MAJOR_REV                       e FIC_AUXADC_AVG_LDO_VSRAM1_ANA_MAJOR_REV  PMIC_AUXADC_AVG_NUM_L4IC_AUXADC_AVG_LDO_VSRAM1_DIG_MINOR_REV                       ADC_TRIM_CLDO_VSRAM1_DSN_REV0IC_AUXADC_AVG_LDO_VSRAM1_DIG_MINOR_REV                       e FIC_AUXADC_AVG_LDO_VSRAM1_DIG_MINOR_REV  PMIC_AUXADC_AVG_NUM_L8IC_AUXADC_AVG_LDO_VSRAM1_DIG_MAJOR_REV                       ADC_TRIM_CLDO_VSRAM1_DSN_REV0IC_AUXADC_AVG_LDO_VSRAM1_DIG_MAJOR_REV                       e FIC_AUXADC_AVG_LDO_VSRAM1_DIG_MAJOR_REV  PMIC_AUXADC_AVG_NUM_Ln2_BAT_PLUGIN_PCLDO_VSRAM1_DSN_CBS                             ADC_TRIM_CLDO_VSRAM1_DSN_DBI_BAT_PLUGIN_PCLDO_VSRAM1_DSN_CBS                        xM A e 3MIC_AUXADC_TS_LDO_VSRAM1_DSN_CBS  PMIC_AUXADC_AVG_NUM_LB   
V0IC_AUXADC_AVG_LDO_VSRAM1_DSN_BIX                             ADC_TRIM_CLDO_VSRAM1_DSN_DBI_BAT_PLUGIN_PCLDO_VSRAM1_DSN_BIX                        xM A e 3MIC_AUXADC_TS_LDO_VSRAM1_DSN_BIX  PMIC_AUXADC_AVG_NUM_LB   
V2_BAT_PLUGIN_PCLDO_VSRAM1_DSN_ESP                             ADC_TRIM_CLDO_VSRAM1_DSN_DBI_BAT_PLUGIN_PCLDO_VSRAM1_DSN_ESP                        xM A e MFIC_AUXADC_AVG_LDO_VSRAM1_DSN_ESP  PMIC_AUXADC_AVG_NUM_LB   
V8IC_AUXADC_AVG_LDO_VSRAM1_DSN_FPI                             ADC_TRIM_CLDO_VSRAM1_DSN_DXI_BAT_PLUGIN_PCLDO_VSRAM1_DSN_FPI                        xM A e MFIC_AUXADC_AVG_LDO_VSRAM1_DSN_FPI  PMIC_AUXADC_AVG_NUM_LB   
V0IC_AUXADC_AVG_RGTLDO_VSRAM_OTHERS                            ADC_TRIM_CLDO_VSRAM_OTHERS CON0IC_AUXADC_AVG_RGTLDO_VSRAM_OTHERS                           xe Y_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS     PMIC_AUXADC_AVG_NUM_LB 0IC_AUXADC_AVG_RGTLDO_VSRAM_OTHERS LP                         ADC_TRIM_CLDO_VSRAM_OTHERS CON0IC_AUXADC_AVG_RGTLDO_VSRAM_OTHERS LP                        xe Y_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS LP  PMIC_AUXADC_AVG_NUM_LB Y_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS STBTD                      ADC_TRIM_CLDO_VSRAM_OTHERS CONY_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS STBTD                     0e 3_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS STBTD  PMIC_AUXADC_AVG_NUM_0IC_AUXADC_AVG_RGTLDO_VSRAM_OTHERS ULP                        ADC_TRIM_CLDO_VSRAM_OTHERS CONY_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS ULP                        e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS ULP  PMIC_AUXADC_AVG_NUM_LB2_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS OCFB_                      ADC_TRIM_CLDO_VSRAM_OTHERS CONY_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS OCFB_                      e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS OCFB_    PMIC_AUXADC_AVG_NU4_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS OC_MODE                    ADC_TRIM_CLDO_VSRAM_OTHERS CONY_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS OC_MODE                    e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS OC_MODE  PMIC_AUXADC_AVG_NU5_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS OC_T MP_                   ADC_TRIM_CLDO_VSRAM_OTHERS CONY_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS OC_T MP_                   e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS OC_T MP_ PMIC_AUXADC_AVG_NU6_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS DUMMY_LOAD_                ADC_TRIM_CLDO_VSRAM_OTHERS CONY_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS DUMMY_LOAD_                e 3_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS DUMMY_LOAD_ PMIC_AUXADC_AVG8IC_AUXADC_AVG_RGTLDO_VSRAM_OTHERS OP_MODE                    ADC_TRIM_CLDO_VSRAM_OTHERS CONY_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS OP_MODE                    e MIC_AUXADC_ADC_RGTLDO_VSRAM_OTHERS OP_MODE  PMIC_AUXADC_AVG_NUn0IC_AUXADC_AVG_RGTLDO_VSRAM_OTHERS R2R_PDN_DIS                ADC_TRIM_CLDO_VSRAM_OTHERS CONY_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS R2R_PDN_DIS                e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS R2R_PDN_DIS  PMIC_AUXADC_AVn4_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS CK  W_MODE                 ADC_TRIM_CLDO_VSRAM_OTHERS CONY_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS CK  W_MODE                 e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS CK  W_MODE  PMIC_AUXADC_AVGn5_BAT_PLUGIN_PCDATVSRAM_OTHERS B_                          \  ADC_TRIM_CLDO_VSRAM_OTHERS MONIC_AUXADC_AVG_DATVSRAM_OTHERS B_                          xM e Y_BAT_PLUGIN_PCDATVSRAM_OTHERS B_    PMIC_AUXADC_AVG_NUM_LB   0IC_AUXADC_AVG_DATVSRAM_OTHERS B_STB                        \
ADC_TRIM_CLDO_VSRAM_OTHERS MONIC_AUXADC_AVG_DATVSRAM_OTHERS B_STB                        xMe Y_BAT_PLUGIN_PCDATVSRAM_OTHERS B_STB  PMIC_AUXADC_AVG_NUM_LB  Y_BAT_PLUGIN_PCDATVSRAM_OTHERS B_LP                           ADC_TRIM_CLDO_VSRAM_OTHERS MONIC_AUXADC_AVG_DATVSRAM_OTHERS B_LP                        xM e Y_BAT_PLUGIN_PCDATVSRAM_OTHERS B_LP  PMIC_AUXADC_AVG_NUM_LB   2_BAT_PLUGIN_PCDATVSRAM_OTHERS L_                          \  ADC_TRIM_CLDO_VSRAM_OTHERS MONIC_AUXADC_AVG_DATVSRAM_OTHERS L_                          xM e Y_BAT_PLUGIN_PCDATVSRAM_OTHERS L_    PMIC_AUXADC_AVG_NUM_LB   3_BAT_PLUGIN_PCDATVSRAM_OTHERS L_STB                        \
ADC_TRIM_CLDO_VSRAM_OTHERS MONIC_AUXADC_AVG_DATVSRAM_OTHERS L_STB                        xMe Y_BAT_PLUGIN_PCDATVSRAM_OTHERS L_STB  PMIC_AUXADC_AVG_NUM_LB  4_BAT_PLUGIN_PCDATVSRAM_OTHERS OCFB_                        \
ADC_TRIM_CLDO_VSRAM_OTHERS MONIC_AUXADC_AVG_DATVSRAM_OTHERS OCFB_                          e Y_BAT_PLUGIN_PCDATVSRAM_OTHERS OCFB_    PMIC_AUXADC_AVG_NUMMMM5_BAT_PLUGIN_PCDATVSRAM_OTHERS DUMMY_LOAD_                    ADC_TRIM_CLDO_VSRAM_OTHERS MONIC_AUXADC_AVG_DATVSRAM_OTHERS DUMMY_LOAD_                    e 3_BAT_PLUGIN_PCDATVSRAM_OTHERS DUMMY_LOAD_ PMIC_AUXADC_AVGGGGG6_BAT_PLUGIN_PCDATVSRAM_OTHERS VSLEEP  MP_                    ADC_TRIM_CLDO_VSRAM_OTHERS MONIC_AUXADC_AVG_DATVSRAM_OTHERS VSLEEP  MP_                    e Y_BAT_PLUGIN_PCDATVSRAM_OTHERS VSLEEP  MP_ PMIC_AUXADC_AVG____8_BAT_PLUGIN_PCDATVSRAM_OTHERS R2R_PDN_                     \
ADC_TRIM_CLDO_VSRAM_OTHERS MONIC_AUXADC_AVG_DATVSRAM_OTHERS R2R_PDN_                       e Y_BAT_PLUGIN_PCDATVSRAM_OTHERS R2R_PDN_ PMIC_AUXADC_AVG_NUM_L 9IC_AUXADC_AVG_DATVSRAM_OTHERS TRACK NDIS                     ADC_TRIM_CLDO_VSRAM_OTHERS MONIC_AUXADC_AVG_DATVSRAM_OTHERS TRACK NDIS                     e Y_BAT_PLUGIN_PCDATVSRAM_OTHERS TRACK NDIS     PMIC_AUXADC_AVG_n0IC_AUXADC_AVG_RGTLDO_VSRAM_OTHERS VO MP_ LEEP                ADC_TRIM_CLDO_VSRAM_OTHERS VO MP0IC_AUXADC_AVG_RGTLDO_VSRAM_OTHERS VO MP_ LEEP                e 7MIC_AUXADC_AVG_RGTLDO_VSRAM_OTHERS VO MP_ LEEP  PMIC_AUXADC_AV0IC_AUXADC_AVG_LDO_VSRAM_OTHERS WDTDBG_VO MP_                 ADC_TRIM_CLDO_VSRAM_OTHERS VO MP0IC_AUXADC_AVG_LDO_VSRAM_OTHERS WDTDBG_VO MP_                 e 7MIC_AUXADC_AVG_LDO_VSRAM_OTHERS WDTDBG_VO MP_ PMIC_AUXADC_AVG_8IC_AUXADC_AVG_DATVSRAM_OTHERS VO MP_GRAY_                    ADC_TRIM_CLDO_VSRAM_OTHERS VO MPY_BAT_PLUGIN_PCDATVSRAM_OTHERS VO MP_GRAY_                    e 7MIC_AUXADC_AVG_DATVSRAM_OTHERS VO MP_GRAY_ PMIC_AUXADC_AVG_NUM0IC_AUXADC_AVG_DATVSRAM_OTHERS VO MP_                         ADC_TRIM_CLDO_VSRAM_OTHERS VO MPY_BAT_PLUGIN_PCDATVSRAM_OTHERS VO MP_                       xMe 7MIC_AUXADC_AVG_DATVSRAM_OTHERS VO MP_ PMIC_AUXADC_AVG_NUM_LB  8IC_AUXADC_AVG_RGTLDO_VSRAM_OTHERS SFCHG_FRATE                ADC_TRIM_CLDO_VSRAM_OTHERS SFCHGIC_AUXADC_AVG_RGTLDO_VSRAM_OTHERS SFCHG_FRATE                e 7MIC_AUXADC_AVG_RGTLDO_VSRAM_OTHERS SFCHG_FRATE  PMIC_AUXADC_AV0IC_AUXADC_AVG_RGTLDO_VSRAM_OTHERS SFCHG_F                    ADC_TRIM_CLDO_VSRAM_OTHERS SFCHGIC_AUXADC_AVG_RGTLDO_VSRAM_OTHERS SFCHG_F                    e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS SFCHG_F    PMIC_AUXADC_AVG_MIC_AUXADC_ADC_RGTLDO_VSRAM_OTHERS SFCHG_RRATE                ADC_TRIM_CLDO_VSRAM_OTHERS SFCHGIC_AUXADC_AVG_RGTLDO_VSRAM_OTHERS SFCHG_RRATE                e 7MIC_AUXADC_AVG_RGTLDO_VSRAM_OTHERS SFCHG_RRATE  PMIC_AUXADC_AV8IC_AUXADC_AVG_RGTLDO_VSRAM_OTHERS SFCHG_R                    ADC_TRIM_CLDO_VSRAM_OTHERS SFCHGIC_AUXADC_AVG_RGTLDO_VSRAM_OTHERS SFCHG_R                    e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS SFCHG_R    PMIC_AUXADC_AVG_n5_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS DVS_TRANS_TD_              ADC_TRIM_CLDO_VSRAM_OTHERS DVS_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS DVS_TRANS_TD_              e 3_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS DVS_TRANS_TD_ PMIC_AUXADC_A0IC_AUXADC_AVG_RGTLDO_VSRAM_OTHERS DVS_TRANS_CTRP_            ADC_TRIM_CLDO_VSRAM_OTHERS DVS_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS DVS_TRANS_CTRP_            e 3_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS DVS_TRANS_CTRP_ PMIC_AUXADC4_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS DVS_TRANS_ONCE_            ADC_TRIM_CLDO_VSRAM_OTHERS DVS_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS DVS_TRANS_ONCE_            e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS DVS_TRANS_ONCE_ PMIC_AUXADC6_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS HW0_OP_                    ADC_TRIM_CLDO_VSRAM_OTHERS OP_  _BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS HW0_OP_                    e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS HW0_OP_    PMIC_AUXADC_AVG_0IC_AUXADC_AVG_RGTLDO_VSRAM_OTHERS HW1_OP_                    ADC_TRIM_CLDO_VSRAM_OTHERS OP_  _BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS HW1_OP_                    e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS HW1_OP_    PMIC_AUXADC_AVG_Y_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS HW2_OP_                    ADC_TRIM_CLDO_VSRAM_OTHERS OP_  _BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS HW2_OP_                    e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS HW2_OP_    PMIC_AUXADC_AVG_2_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS HW3_OP_                    ADC_TRIM_CLDO_VSRAM_OTHERS OP_  _BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS HW3_OP_                    e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS HW3_OP_    PMIC_AUXADC_AVG_3MIC_AUXADC_TS_RGTLDO_VSRAM_OTHERS HW4_OP_                    ADC_TRIM_CLDO_VSRAM_OTHERS OP_  _BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS HW4_OP_                    e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS HW4_OP_    PMIC_AUXADC_AVG_4_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS HW5_OP_                    ADC_TRIM_CLDO_VSRAM_OTHERS OP_  _BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS HW5_OP_                    e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS HW5_OP_    PMIC_AUXADC_AVG_5_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS HW6_OP_                    ADC_TRIM_CLDO_VSRAM_OTHERS OP_  _BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS HW6_OP_                    e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS HW6_OP_    PMIC_AUXADC_AVG_6_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS HW7_OP_                    ADC_TRIM_CLDO_VSRAM_OTHERS OP_  _BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS HW7_OP_                    e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS HW7_OP_    PMIC_AUXADC_AVG_MIC_AUXADC_ADC_RGTLDO_VSRAM_OTHERS HW8_OP_                    ADC_TRIM_CLDO_VSRAM_OTHERS OP_  _BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS HW8_OP_                    e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS HW8_OP_    PMIC_AUXADC_AVG_8IC_AUXADC_AVG_RGTLDO_VSRAM_OTHERS HW9_OP_                    ADC_TRIM_CLDO_VSRAM_OTHERS OP_  _BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS HW9_OP_                    e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS HW9_OP_    PMIC_AUXADC_AVG_9IC_AUXADC_AVG_RGTLDO_VSRAM_OTHERS HW10_OP_                   ADC_TRIM_CLDO_VSRAM_OTHERS OP_  _BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS HW10_OP_                   e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS HW10_OP_    PMIC_AUXADC_AVGn0IC_AUXADC_AVG_RGTLDO_VSRAM_OTHERS HW11_OP_                   ADC_TRIM_CLDO_VSRAM_OTHERS OP_  _BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS HW11_OP_                   e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS HW11_OP_    PMIC_AUXADC_AVGnY_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS HW12_OP_                   ADC_TRIM_CLDO_VSRAM_OTHERS OP_  _BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS HW12_OP_                   e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS HW12_OP_    PMIC_AUXADC_AVGn2_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS HW13_OP_                   ADC_TRIM_CLDO_VSRAM_OTHERS OP_  _BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS HW13_OP_                   e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS HW13_OP_    PMIC_AUXADC_AVGn3MIC_AUXADC_TS_RGTLDO_VSRAM_OTHERS HW14_OP_                   ADC_TRIM_CLDO_VSRAM_OTHERS OP_  _BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS HW14_OP_                   e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS HW14_OP_    PMIC_AUXADC_AVGn4_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS SW_OP_                     ADC_TRIM_CLDO_VSRAM_OTHERS OP_  _BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS SW_OP_                     e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS SW_OP_    PMIC_AUXADC_AVG_Nn5_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS OP_    ET_                 ADC_TRIM_CLDO_VSRAM_OTHERS OP_    ET_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS OP_    ET_                 e MFMMIC_AUXADC_AVG_RGTLDO_VSRAM_OTHERS OP_    ET_ PMIC_AUXADC_AVG_0IC_AUXADC_AVG_RGTLDO_VSRAM_OTHERS OP_   CLR              \
	IADC_TRIM_CLDO_VSRAM_OTHERS OP_   CLRIC_AUXADC_AVG_RGTLDO_VSRAM_OTHERS OP_   CLR                  e MFMMIC_AUXADC_AVG_RGTLDO_VSRAM_OTHERS OP_   CLR  PMIC_AUXADC_AVG_0IC_AUXADC_AVG_RGTLDO_VSRAM_OTHERS HW0_OP_CFG                 ADC_TRIM_CLDO_VSRAM_OTHERS OP_CFGIC_AUXADC_AVG_RGTLDO_VSRAM_OTHERS HW0_OP_CFG                 e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS HW0_OP_CFG  PMIC_AUXADC_AVG0IC_AUXADC_AVG_RGTLDO_VSRAM_OTHERS HW1_OP_CFG                 ADC_TRIM_CLDO_VSRAM_OTHERS OP_CFGIC_AUXADC_AVG_RGTLDO_VSRAM_OTHERS HW1_OP_CFG                 e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS HW1_OP_CFG  PMIC_AUXADC_AVGn_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS HW2_OP_CFG                 ADC_TRIM_CLDO_VSRAM_OTHERS OP_CFGIC_AUXADC_AVG_RGTLDO_VSRAM_OTHERS HW2_OP_CFG                 e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS HW2_OP_CFG  PMIC_AUXADC_AVG2_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS HW3_OP_CFG                 ADC_TRIM_CLDO_VSRAM_OTHERS OP_CFGIC_AUXADC_AVG_RGTLDO_VSRAM_OTHERS HW3_OP_CFG                 e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS HW3_OP_CFG  PMIC_AUXADC_AVG3MIC_AUXADC_TS_RGTLDO_VSRAM_OTHERS HW4_OP_CFG                 ADC_TRIM_CLDO_VSRAM_OTHERS OP_CFGIC_AUXADC_AVG_RGTLDO_VSRAM_OTHERS HW4_OP_CFG                 e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS HW4_OP_CFG  PMIC_AUXADC_AVG4_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS HW5_OP_CFG                 ADC_TRIM_CLDO_VSRAM_OTHERS OP_CFGIC_AUXADC_AVG_RGTLDO_VSRAM_OTHERS HW5_OP_CFG                 e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS HW5_OP_CFG  PMIC_AUXADC_AVG5_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS HW6_OP_CFG                 ADC_TRIM_CLDO_VSRAM_OTHERS OP_CFGIC_AUXADC_AVG_RGTLDO_VSRAM_OTHERS HW6_OP_CFG                 e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS HW6_OP_CFG  PMIC_AUXADC_AVG6_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS HW7_OP_CFG                 ADC_TRIM_CLDO_VSRAM_OTHERS OP_CFGIC_AUXADC_AVG_RGTLDO_VSRAM_OTHERS HW7_OP_CFG                 e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS HW7_OP_CFG  PMIC_AUXADC_AVGMIC_AUXADC_ADC_RGTLDO_VSRAM_OTHERS HW8_OP_CFG                 ADC_TRIM_CLDO_VSRAM_OTHERS OP_CFGIC_AUXADC_AVG_RGTLDO_VSRAM_OTHERS HW8_OP_CFG                 e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS HW8_OP_CFG  PMIC_AUXADC_AVG8IC_AUXADC_AVG_RGTLDO_VSRAM_OTHERS HW9_OP_CFG                 ADC_TRIM_CLDO_VSRAM_OTHERS OP_CFGIC_AUXADC_AVG_RGTLDO_VSRAM_OTHERS HW9_OP_CFG                 e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS HW9_OP_CFG  PMIC_AUXADC_AVG9IC_AUXADC_AVG_RGTLDO_VSRAM_OTHERS HW10_OP_CFG                ADC_TRIM_CLDO_VSRAM_OTHERS OP_CFGIC_AUXADC_AVG_RGTLDO_VSRAM_OTHERS HW10_OP_CFG                e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS HW10_OP_CFG  PMIC_AUXADC_AVn0IC_AUXADC_AVG_RGTLDO_VSRAM_OTHERS HW11_OP_CFG                ADC_TRIM_CLDO_VSRAM_OTHERS OP_CFGIC_AUXADC_AVG_RGTLDO_VSRAM_OTHERS HW11_OP_CFG                e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS HW11_OP_CFG  PMIC_AUXADC_AVnY_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS HW12_OP_CFG                ADC_TRIM_CLDO_VSRAM_OTHERS OP_CFGIC_AUXADC_AVG_RGTLDO_VSRAM_OTHERS HW12_OP_CFG                e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS HW12_OP_CFG  PMIC_AUXADC_AVn2_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS HW13_OP_CFG                ADC_TRIM_CLDO_VSRAM_OTHERS OP_CFGIC_AUXADC_AVG_RGTLDO_VSRAM_OTHERS HW13_OP_CFG                e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS HW13_OP_CFG  PMIC_AUXADC_AVn3MIC_AUXADC_TS_RGTLDO_VSRAM_OTHERS HW14_OP_CFG                ADC_TRIM_CLDO_VSRAM_OTHERS OP_CFGIC_AUXADC_AVG_RGTLDO_VSRAM_OTHERS HW14_OP_CFG                e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS HW14_OP_CFG  PMIC_AUXADC_AVn4_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS SW_OP_CFG                  ADC_TRIM_CLDO_VSRAM_OTHERS OP_CFGIC_AUXADC_AVG_RGTLDO_VSRAM_OTHERS SW_OP_CFG                  e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS SW_OP_CFG  PMIC_AUXADC_AVG_Y5_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS OP_CFG  ET_                ADC_TRIM_CLDO_VSRAM_OTHERS OP_CFG  ET_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS OP_CFG  ET_                e MFMMIC_AUXADC_AVG_RGTLDO_VSRAM_OTHERS OP_CFG  ET_ PMIC_AUXADC_AVG0IC_AUXADC_AVG_RGTLDO_VSRAM_OTHERS OP_CFG CLR              \
	ADC_TRIM_CLDO_VSRAM_OTHERS OP_CFG CLRIC_AUXADC_AVG_RGTLDO_VSRAM_OTHERS OP_CFG CLR                 e MFMMIC_AUXADC_AVG_RGTLDO_VSRAM_OTHERS OP_CFG CLR  PMIC_AUXADC_AVG0IC_AUXADC_AVG_RGTLDO_VSRAM_OTHERS TRACK                      ADC_TRIM_CLDO_VSRAM_OTHERS TRACK0IC_AUXADC_AVG_RGTLDO_VSRAM_OTHERS TRACK                      e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS TRACK     PMIC_AUXADC_AVG_N0IC_AUXADC_AVG_RGTLDO_VSRAM_OTHERS TRACK MODE                 ADC_TRIM_CLDO_VSRAM_OTHERS TRACK0IC_AUXADC_AVG_RGTLDO_VSRAM_OTHERS TRACK MODE                 e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS TRACK MODE  PMIC_AUXADC_AVGY_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS VO MP_DELTA                ADC_TRIM_CLDO_VSRAM_OTHERS TRACKY_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS VO MP_DELTA                e MIC_AUXADC_AVG_RGTLDO_VSRAM_OTHERS VO MP_DELTA  PMIC_AUXADC_AV0IC_AUXADC_AVG_RGTLDO_VSRAM_OTHERS VO MP_OFF ET_              ADC_TRIM_CLDO_VSRAM_OTHERS TRACKY_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS VO MP_OFF ET_              e 7MIC_AUXADC_AVG_RGTLDO_VSRAM_OTHERS VO MP_OFF ET_ PMIC_AUXADC_A8IC_AUXADC_AVG_RGTLDO_VSRAM_OTHERS VO MP_LB                   ADC_TRIM_CLDO_VSRAM_OTHERS TRACK2_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS VO MP_LB                   e 7MIC_AUXADC_AVG_RGTLDO_VSRAM_OTHERS VO MP_LB  PMIC_AUXADC_AVG_N0IC_AUXADC_AVG_RGTLDO_VSRAM_OTHERS VO MP_HB                   ADC_TRIM_CLDO_VSRAM_OTHERS TRACK2_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS VO MP_HB                   e 7MIC_AUXADC_AVG_RGTLDO_VSRAM_OTHERS VO MP_HB  PMIC_AUXADC_AVG_N8IC_AUXADC_AVG_RGTLDO_VSRAM_OTHERS SSHUB_                     ADC_TRIM_CLDO_VSRAM_OTHERS SSHUBIC_AUXADC_AVG_RGTLDO_VSRAM_OTHERS SSHUB_                     e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS SSHUB_    PMIC_AUXADC_AVG_N0IC_AUXADC_AVG_RGTLDO_VSRAM_OTHERS SSHUB_VO MP_               ADC_TRIM_CLDO_VSRAM_OTHERS SSHUBIC_AUXADC_AVG_RGTLDO_VSRAM_OTHERS SSHUB_VO MP_               e 7MIC_AUXADC_AVG_RGTLDO_VSRAM_OTHERS SSHUB_VO MP_ PMIC_AUXADC_AVnIC_AUXADC_AVG_RGTLDO_VSRAM_OTHERS SSHUB_ LEEP VO MP_         ADC_TRIM_CLDO_VSRAM_OTHERS SSHUBIC_AUXADC_AVG_RGTLDO_VSRAM_OTHERS SSHUB_ LEEP VO MP_         e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS SSHUB_ LEEP VO MP_    PMIC_8IC_AUXADC_AVG_RGTLDO_VSRAM_OTHERS SSHUB_VO MP_ LEEP          ADC_TRIM_CLDO_VSRAM_OTHERS SSHUBIC_AUXADC_AVG_RGTLDO_VSRAM_OTHERS SSHUB_VO MP_ LEEP          e 7MIC_AUXADC_AVG_RGTLDO_VSRAM_OTHERS SSHUB_VO MP_ LEEP  PMIC_AUX9IC_AUXADC_AVG_RGTLDO_VSRAM_OTHERS BT_LP                      ADC_TRIM_CLDO_VSRAM_OTHERS BT_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS BT_LP                      e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS BT_LP     PMIC_AUXADC_AVG_N0IC_AUXADC_AVG_RGTLDO_VSRAM_OTHERS BT_LP VO MP_               ADC_TRIM_CLDO_VSRAM_OTHERS BT_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS BT_LP VO MP_               e 7MIC_AUXADC_AVG_RGTLDO_VSRAM_OTHERS BT_LP VO MP_ PMIC_AUXADC_AVnIC_AUXADC_AVG_RGTLDO_VSRAM_OTHERS SPI_                       ADC_TRIM_CLDO_VSRAM_OTHERS SPIIC_AUXADC_AVG_RGTLDO_VSRAM_OTHERS SPI_                       e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_OTHERS SPI_    PMIC_AUXADC_AVG_NUM0IC_AUXADC_AVG_RGTLDO_VSRAM_OTHERS SPI_VO MP_                 ADC_TRIM_CLDO_VSRAM_OTHERS SPIIC_AUXADC_AVG_RGTLDO_VSRAM_OTHERS SPI_VO MP_                 e 7MIC_AUXADC_AVG_RGTLDO_VSRAM_OTHERS SPI_VO MP_ PMIC_AUXADC_AVG_Y_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_                          \    ADC_TRIM_CLDO_VSRAM_MD_CON0IC_AUXADC_AVG_RGTLDO_VSRAM_MD_                          xM A e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_    PMIC_AUXADC_AVG_NUM_LB   
V0IC_AUXADC_AVG_RGTLDO_VSRAM_MD_LP                             ADC_TRIM_CLDO_VSRAM_MD_CON0IC_AUXADC_AVG_RGTLDO_VSRAM_MD_LP                        xM A e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_LP  PMIC_AUXADC_AVG_NUM_LB   G_Y_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_STBTD                          ADC_TRIM_CLDO_VSRAM_MD_CONY_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_STBTD                        xMe 3MIC_AUXADC_TS_RGTLDO_VSRAM_MD_STBTD  PMIC_AUXADC_AVG_NUM_LB  0IC_AUXADC_AVG_RGTLDO_VSRAM_MD_ULP                            ADC_TRIM_CLDO_VSRAM_MD_CONY_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_ULP                        M A e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_ULP  PMIC_AUXADC_AVG_NUM_LBBBBB2_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_OCFB_                        \
ADC_TRIM_CLDO_VSRAM_MD_CONY_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_OCFB_                          e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_OCFB_    PMIC_AUXADC_AVG_NUM_LB4_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_OC_MODE                      \
ADC_TRIM_CLDO_VSRAM_MD_CONY_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_OC_MODE                        e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_OC_MODE  PMIC_AUXADC_AVG_NUUUUU5_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_OC_T MP_                     \
ADC_TRIM_CLDO_VSRAM_MD_CONY_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_OC_T MP_                       e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_OC_T MP_ PMIC_AUXADC_AVG_NUUUUU6_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_DUMMY_LOAD_                    ADC_TRIM_CLDO_VSRAM_MD_CONY_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_DUMMY_LOAD_                    e 3_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_DUMMY_LOAD_ PMIC_AUXADC_AVG____8_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_OP_MODE                      \
ADC_TRIM_CLDO_VSRAM_MD_CONY_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_OP_MODE                        e MIC_AUXADC_ADC_RGTLDO_VSRAM_MD_OP_MODE  PMIC_AUXADC_AVG_NUUUUUn0IC_AUXADC_AVG_RGTLDO_VSRAM_MD_R2R_PDN_DIS                  \
ADC_TRIM_CLDO_VSRAM_MD_CONY_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_R2R_PDN_DIS                    e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_R2R_PDN_DIS  PMIC_AUXADC_AVG_NUn4_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_CK  W_MODE                   \
ADC_TRIM_CLDO_VSRAM_MD_CONY_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_CK  W_MODE                     e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_CK  W_MODE  PMIC_AUXADC_AVGG_NUn5_BAT_PLUGIN_PCDATVSRAM_MD_B_                          \    \
ADC_TRIM_CLDO_VSRAM_MD_MONIC_AUXADC_AVG_DATVSRAM_MD_B_                          xM A   e Y_BAT_PLUGIN_PCDATVSRAM_MD_B_    PMIC_AUXADC_AVG_NUM_LB   
VGM0IC_AUXADC_AVG_DATVSRAM_MD_B_STB                        \
  \
ADC_TRIM_CLDO_VSRAM_MD_MONIC_AUXADC_AVG_DATVSRAM_MD_B_STB                        xMA   e Y_BAT_PLUGIN_PCDATVSRAM_MD_B_STB  PMIC_AUXADC_AVG_NUM_LB      Y_BAT_PLUGIN_PCDATVSRAM_MD_B_LP                             \
ADC_TRIM_CLDO_VSRAM_MD_MONIC_AUXADC_AVG_DATVSRAM_MD_B_LP                        xM A   e Y_BAT_PLUGIN_PCDATVSRAM_MD_B_LP  PMIC_AUXADC_AVG_NUM_LB   G_  2_BAT_PLUGIN_PCDATVSRAM_MD_L_                          \    \
ADC_TRIM_CLDO_VSRAM_MD_MONIC_AUXADC_AVG_DATVSRAM_MD_L_                          xM A   e Y_BAT_PLUGIN_PCDATVSRAM_MD_L_    PMIC_AUXADC_AVG_NUM_LB       3_BAT_PLUGIN_PCDATVSRAM_MD_L_STB                        \
  \
ADC_TRIM_CLDO_VSRAM_MD_MONIC_AUXADC_AVG_DATVSRAM_MD_L_STB                        xMA   e Y_BAT_PLUGIN_PCDATVSRAM_MD_L_STB  PMIC_AUXADC_AVG_NUM_LB      4_BAT_PLUGIN_PCDATVSRAM_MD_OCFB_                        \
  \
ADC_TRIM_CLDO_VSRAM_MD_MONIC_AUXADC_AVG_DATVSRAM_MD_OCFB_                          A   e Y_BAT_PLUGIN_PCDATVSRAM_MD_OCFB_    PMIC_AUXADC_AVG_NUM_LBBBBB5_BAT_PLUGIN_PCDATVSRAM_MD_DUMMY_LOAD_                      \
ADC_TRIM_CLDO_VSRAM_MD_MONIC_AUXADC_AVG_DATVSRAM_MD_DUMMY_LOAD_                    A   e 3_BAT_PLUGIN_PCDATVSRAM_MD_DUMMY_LOAD_ PMIC_AUXADC_AVG________6_BAT_PLUGIN_PCDATVSRAM_MD_VSLEEP  MP_                      \
ADC_TRIM_CLDO_VSRAM_MD_MONIC_AUXADC_AVG_DATVSRAM_MD_VSLEEP  MP_                    A   e Y_BAT_PLUGIN_PCDATVSRAM_MD_VSLEEP  MP_ PMIC_AUXADC_AVG________8IC_AUXADC_AVG_DATVSRAM_MD_R2R_PDN_                     \
  \
ADC_TRIM_CLDO_VSRAM_MD_MONIC_AUXADC_AVG_DATVSRAM_MD_R2R_PDN_                       A   e Y_BAT_PLUGIN_PCDATVSRAM_MD_R2R_PDN_ PMIC_AUXADC_AVG_NUM_L     9IC_AUXADC_AVG_DATVSRAM_MD_TRACK NDIS                       \
ADC_TRIM_CLDO_VSRAM_MD_MONIC_AUXADC_AVG_DATVSRAM_MD_TRACK NDIS                     A   e Y_BAT_PLUGIN_PCDATVSRAM_MD_TRACK NDIS     PMIC_AUXADC_AVG_____n0IC_AUXADC_AVG_RGTLDO_VSRAM_MD_VO MP_ LEEP                  \
ADC_TRIM_CLDO_VSRAM_MD_VO MP0IC_AUXADC_AVG_RGTLDO_VSRAM_MD_VO MP_ LEEP                    e 7MIC_AUXADC_AVG_RGTLDO_VSRAM_MD_VO MP_ LEEP  PMIC_AUXADC_AVG_NU0IC_AUXADC_AVG_LDO_VSRAM_MD_WDTDBG_VO MP_                   \
ADC_TRIM_CLDO_VSRAM_MD_VO MP0IC_AUXADC_AVG_LDO_VSRAM_MD_WDTDBG_VO MP_                 A   e 7MIC_AUXADC_AVG_LDO_VSRAM_MD_WDTDBG_VO MP_ PMIC_AUXADC_AVG_____8IC_AUXADC_AVG_DATVSRAM_MD_VO MP_GRAY_                      \
ADC_TRIM_CLDO_VSRAM_MD_VO MPY_BAT_PLUGIN_PCDATVSRAM_MD_VO MP_GRAY_                    A   e 7MIC_AUXADC_AVG_DATVSRAM_MD_VO MP_GRAY_ PMIC_AUXADC_AVG_NUM_LB 0IC_AUXADC_AVG_DATVSRAM_MD_VO MP_                       \
  \
ADC_TRIM_CLDO_VSRAM_MD_VO MPY_BAT_PLUGIN_PCDATVSRAM_MD_VO MP_                       xMA   e 7MIC_AUXADC_AVG_DATVSRAM_MD_VO MP_ PMIC_AUXADC_AVG_NUM_LB   
VG8IC_AUXADC_AVG_RGTLDO_VSRAM_MD_SFCHG_FRATE                  \
ADC_TRIM_CLDO_VSRAM_MD_SFCHGIC_AUXADC_AVG_RGTLDO_VSRAM_MD_SFCHG_FRATE                    e 7MIC_AUXADC_AVG_RGTLDO_VSRAM_MD_SFCHG_FRATE  PMIC_AUXADC_AV_LB 0IC_AUXADC_AVG_RGTLDO_VSRAM_MD_SFCHG_F                      \
ADC_TRIM_CLDO_VSRAM_MD_SFCHGIC_AUXADC_AVG_RGTLDO_VSRAM_MD_SFCHG_F                    A   e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_SFCHG_F    PMIC_AUXADC_AVG_NUM_MIC_AUXADC_ADC_RGTLDO_VSRAM_MD_SFCHG_RRATE                  \
ADC_TRIM_CLDO_VSRAM_MD_SFCHGIC_AUXADC_AVG_RGTLDO_VSRAM_MD_SFCHG_RRATE                    e 7MIC_AUXADC_AVG_RGTLDO_VSRAM_MD_SFCHG_RRATE  PMIC_AUXADC_AV 
VG8IC_AUXADC_AVG_RGTLDO_VSRAM_MD_SFCHG_R                      \
ADC_TRIM_CLDO_VSRAM_MD_SFCHGIC_AUXADC_AVG_RGTLDO_VSRAM_MD_SFCHG_R                    A   e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_SFCHG_R    PMIC_AUXADC_AVG_____Y5_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_DVS_TRANS_TD_                \
ADC_TRIM_CLDO_VSRAM_MD_DVS_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_DVS_TRANS_TD_                  e 3_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_DVS_TRANS_TD_ PMIC_AUXADC_A    e_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_DVS_TRANS_CTRP_              \
ADC_TRIM_CLDO_VSRAM_MD_DVS_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_DVS_TRANS_CTRP_                e 3_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_DVS_TRANS_CTRP_ PMIC_AUXADCCCCC4_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_DVS_TRANS_ONCE_              \
ADC_TRIM_CLDO_VSRAM_MD_DVS_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_DVS_TRANS_ONCE_            A   e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_DVS_TRANS_ONCE_ PMIC_AUXADCCCCC6_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_HW0_OP_                      \
ADC_TRIM_CLDO_VSRAM_MD_OP_  _BAT_PLUGIN_PCRGTLDO_VSRAM_MD_HW0_OP_                    A   e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_HW0_OP_    PMIC_AUXADC_AVG_    e_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_HW1_OP_                      \
ADC_TRIM_CLDO_VSRAM_MD_OP_  _BAT_PLUGIN_PCRGTLDO_VSRAM_MD_HW1_OP_                    A   e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_HW1_OP_    PMIC_AUXADC_AVG_____Y_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_HW2_OP_                      \
ADC_TRIM_CLDO_VSRAM_MD_OP_  _BAT_PLUGIN_PCRGTLDO_VSRAM_MD_HW2_OP_                    A   e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_HW2_OP_    PMIC_AUXADC_AVG_____2_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_HW3_OP_                      \
ADC_TRIM_CLDO_VSRAM_MD_OP_  _BAT_PLUGIN_PCRGTLDO_VSRAM_MD_HW3_OP_                    A   e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_HW3_OP_    PMIC_AUXADC_AVG_____3_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_HW4_OP_                      \
ADC_TRIM_CLDO_VSRAM_MD_OP_  _BAT_PLUGIN_PCRGTLDO_VSRAM_MD_HW4_OP_                    A   e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_HW4_OP_    PMIC_AUXADC_AVG_____4_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_HW5_OP_                      \
ADC_TRIM_CLDO_VSRAM_MD_OP_  _BAT_PLUGIN_PCRGTLDO_VSRAM_MD_HW5_OP_                    A   e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_HW5_OP_    PMIC_AUXADC_AVG_____5_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_HW6_OP_                      \
ADC_TRIM_CLDO_VSRAM_MD_OP_  _BAT_PLUGIN_PCRGTLDO_VSRAM_MD_HW6_OP_                    A   e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_HW6_OP_    PMIC_AUXADC_AVG_____6_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_HW7_OP_                      \
ADC_TRIM_CLDO_VSRAM_MD_OP_  _BAT_PLUGIN_PCRGTLDO_VSRAM_MD_HW7_OP_                    A   e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_HW7_OP_    PMIC_AUXADC_AVG_____MIC_AUXADC_ADC_RGTLDO_VSRAM_MD_HW8_OP_                      \
ADC_TRIM_CLDO_VSRAM_MD_OP_  _BAT_PLUGIN_PCRGTLDO_VSRAM_MD_HW8_OP_                    A   e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_HW8_OP_    PMIC_AUXADC_AVG_____8IC_AUXADC_AVG_RGTLDO_VSRAM_MD_HW9_OP_                      \
ADC_TRIM_CLDO_VSRAM_MD_OP_  _BAT_PLUGIN_PCRGTLDO_VSRAM_MD_HW9_OP_                    A   e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_HW9_OP_    PMIC_AUXADC_AVG_____9IC_AUXADC_AVG_RGTLDO_VSRAM_MD_HW10_OP_                      \ADC_TRIM_CLDO_VSRAM_MD_OP_  _BAT_PLUGIN_PCRGTLDO_VSRAM_MD_HW10_OP_                    A  e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_HW10_OP_    PMIC_AUXADC_AVG_   n0IC_AUXADC_AVG_RGTLDO_VSRAM_MD_HW11_OP_                      \ADC_TRIM_CLDO_VSRAM_MD_OP_  _BAT_PLUGIN_PCRGTLDO_VSRAM_MD_HW11_OP_                    A  e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_HW11_OP_    PMIC_AUXADC_AVG____nY_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_HW12_OP_                      \ADC_TRIM_CLDO_VSRAM_MD_OP_  _BAT_PLUGIN_PCRGTLDO_VSRAM_MD_HW12_OP_                    A  e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_HW12_OP_    PMIC_AUXADC_AVG____n2_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_HW13_OP_                      \ADC_TRIM_CLDO_VSRAM_MD_OP_  _BAT_PLUGIN_PCRGTLDO_VSRAM_MD_HW13_OP_                    A  e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_HW13_OP_    PMIC_AUXADC_AVG____n3MIC_AUXADC_TS_RGTLDO_VSRAM_MD_HW14_OP_                      \ADC_TRIM_CLDO_VSRAM_MD_OP_  _BAT_PLUGIN_PCRGTLDO_VSRAM_MD_HW14_OP_                    A  e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_HW14_OP_    PMIC_AUXADC_AVG____n4_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_SW_OP_                        \ADC_TRIM_CLDO_VSRAM_MD_OP_  _BAT_PLUGIN_PCRGTLDO_VSRAM_MD_SW_OP_                      A  e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_SW_OP_    PMIC_AUXADC_AVG_N____n5_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_OP_    ET_                    \ADC_TRIM_CLDO_VSRAM_MD_OP_    ET_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_OP_    ET_                 A   e MFMMIC_AUXADC_AVG_RGTLDO_VSRAM_MD_OP_    ET_ PMIC_AUXADC_AVG_    e_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_OP_   CLR              \
	I   \ADC_TRIM_CLDO_VSRAM_MD_OP_   CLRIC_AUXADC_AVG_RGTLDO_VSRAM_MD_OP_   CLR                  A   e MFMMIC_AUXADC_AVG_RGTLDO_VSRAM_MD_OP_   CLR  PMIC_AUXADC_AVG_    e_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_HW0_OP_CFG                    \ADC_TRIM_CLDO_VSRAM_MD_OP_CFGIC_AUXADC_AVG_RGTLDO_VSRAM_MD_HW0_OP_CFG                  A  e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_HW0_OP_CFG  PMIC_AUXADC_AVG    e_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_HW1_OP_CFG                    \ADC_TRIM_CLDO_VSRAM_MD_OP_CFGIC_AUXADC_AVG_RGTLDO_VSRAM_MD_HW1_OP_CFG                  A  e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_HW1_OP_CFG  PMIC_AUXADC_AVGGGGGY_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_HW2_OP_CFG                    \ADC_TRIM_CLDO_VSRAM_MD_OP_CFGIC_AUXADC_AVG_RGTLDO_VSRAM_MD_HW2_OP_CFG                  A  e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_HW2_OP_CFG  PMIC_AUXADC_AVGGGGG2_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_HW3_OP_CFG                    \ADC_TRIM_CLDO_VSRAM_MD_OP_CFGIC_AUXADC_AVG_RGTLDO_VSRAM_MD_HW3_OP_CFG                  A  e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_HW3_OP_CFG  PMIC_AUXADC_AVGGGGG3_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_HW4_OP_CFG                    \ADC_TRIM_CLDO_VSRAM_MD_OP_CFGIC_AUXADC_AVG_RGTLDO_VSRAM_MD_HW4_OP_CFG                  A  e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_HW4_OP_CFG  PMIC_AUXADC_AVGGGGG4_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_HW5_OP_CFG                    \ADC_TRIM_CLDO_VSRAM_MD_OP_CFGIC_AUXADC_AVG_RGTLDO_VSRAM_MD_HW5_OP_CFG                  A  e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_HW5_OP_CFG  PMIC_AUXADC_AVGGGGG5_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_HW6_OP_CFG                    \ADC_TRIM_CLDO_VSRAM_MD_OP_CFGIC_AUXADC_AVG_RGTLDO_VSRAM_MD_HW6_OP_CFG                  A  e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_HW6_OP_CFG  PMIC_AUXADC_AVGGGGG6_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_HW7_OP_CFG                    \ADC_TRIM_CLDO_VSRAM_MD_OP_CFGIC_AUXADC_AVG_RGTLDO_VSRAM_MD_HW7_OP_CFG                  A  e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_HW7_OP_CFG  PMIC_AUXADC_AVGGGGGMIC_AUXADC_ADC_RGTLDO_VSRAM_MD_HW8_OP_CFG                    \ADC_TRIM_CLDO_VSRAM_MD_OP_CFGIC_AUXADC_AVG_RGTLDO_VSRAM_MD_HW8_OP_CFG                  A  e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_HW8_OP_CFG  PMIC_AUXADC_AVGGGGG8IC_AUXADC_AVG_RGTLDO_VSRAM_MD_HW9_OP_CFG                    \ADC_TRIM_CLDO_VSRAM_MD_OP_CFGIC_AUXADC_AVG_RGTLDO_VSRAM_MD_HW9_OP_CFG                  A  e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_HW9_OP_CFG  PMIC_AUXADC_AVGGGGG9IC_AUXADC_AVG_RGTLDO_VSRAM_MD_HW10_OP_CFG                    ADC_TRIM_CLDO_VSRAM_MD_OP_CFGIC_AUXADC_AVG_RGTLDO_VSRAM_MD_HW10_OP_CFG                  A e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_HW10_OP_CFG  PMIC_AUXADC_AVGGGGn0IC_AUXADC_AVG_RGTLDO_VSRAM_MD_HW11_OP_CFG                    ADC_TRIM_CLDO_VSRAM_MD_OP_CFGIC_AUXADC_AVG_RGTLDO_VSRAM_MD_HW11_OP_CFG                  A e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_HW11_OP_CFG  PMIC_AUXADC_AVGGGGnY_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_HW12_OP_CFG                    ADC_TRIM_CLDO_VSRAM_MD_OP_CFGIC_AUXADC_AVG_RGTLDO_VSRAM_MD_HW12_OP_CFG                  A e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_HW12_OP_CFG  PMIC_AUXADC_AVGGGGn2_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_HW13_OP_CFG                    ADC_TRIM_CLDO_VSRAM_MD_OP_CFGIC_AUXADC_AVG_RGTLDO_VSRAM_MD_HW13_OP_CFG                  A e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_HW13_OP_CFG  PMIC_AUXADC_AVGGGGn3MIC_AUXADC_TS_RGTLDO_VSRAM_MD_HW14_OP_CFG                    ADC_TRIM_CLDO_VSRAM_MD_OP_CFGIC_AUXADC_AVG_RGTLDO_VSRAM_MD_HW14_OP_CFG                  A e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_HW14_OP_CFG  PMIC_AUXADC_AVGGGGn4_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_SW_OP_CFG                    \ ADC_TRIM_CLDO_VSRAM_MD_OP_CFGIC_AUXADC_AVG_RGTLDO_VSRAM_MD_SW_OP_CFG                    A e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_SW_OP_CFG  PMIC_AUXADC_AVG_GGGGn5_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_OP_CFG  ET_                  \ ADC_TRIM_CLDO_VSRAM_MD_OP_CFG  ET_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_OP_CFG  ET_                  A e MFMMIC_AUXADC_AVG_RGTLDO_VSRAM_MD_OP_CFG  ET_ PMIC_AUXADC_AVG  A eIC_AUXADC_AVG_RGTLDO_VSRAM_MD_OP_CFG CLR              \
	I   ADC_TRIM_CLDO_VSRAM_MD_OP_CFG CLRIC_AUXADC_AVG_RGTLDO_VSRAM_MD_OP_CFG CLR                   A e MFMMIC_AUXADC_AVG_RGTLDO_VSRAM_MD_OP_CFG CLR  PMIC_AUXADC_AVG_   eIC_AUXADC_AVG_RGTLDO_VSRAM_MD_TRACK                      I   ADC_TRIM_CLDO_VSRAM_MD_TRACK0IC_AUXADC_AVG_RGTLDO_VSRAM_MD_TRACK                       A  e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_TRACK     PMIC_AUXADC_AVG_N_   eIC_AUXADC_AVG_RGTLDO_VSRAM_MD_TRACK MODE                   \
ADC_TRIM_CLDO_VSRAM_MD_TRACK0IC_AUXADC_AVG_RGTLDO_VSRAM_MD_TRACK MODE                     e Y_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_TRACK MODE  PMIC_AUXADC_AVGGGGGY_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_VO MP_DELTA                  \
ADC_TRIM_CLDO_VSRAM_MD_TRACKY_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_VO MP_DELTA                  A e MIC_AUXADC_AVG_RGTLDO_VSRAM_MD_VO MP_DELTA  PMIC_AUXADC_AV_   eIC_AUXADC_AVG_RGTLDO_VSRAM_MD_VO MP_OFF ET_                \
ADC_TRIM_CLDO_VSRAM_MD_TRACKY_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_VO MP_OFF ET_                A e 7MIC_AUXADC_AVG_RGTLDO_VSRAM_MD_VO MP_OFF ET_ PMIC_AUXADC_AAAAA8IC_AUXADC_AVG_RGTLDO_VSRAM_MD_VO MP_LB                     \
ADC_TRIM_CLDO_VSRAM_MD_TRACK2_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_VO MP_LB                     A e 7MIC_AUXADC_AVG_RGTLDO_VSRAM_MD_VO MP_LB  PMIC_AUXADC_AVG_N_   eIC_AUXADC_AVG_RGTLDO_VSRAM_MD_VO MP_HB                     \
ADC_TRIM_CLDO_VSRAM_MD_TRACK2_BAT_PLUGIN_PCRGTLDO_VSRAM_MD_VO MP_HB                     A e 7MIC_AUXADC_AVG_RGTLDO_VSRAM_MD_VO MP_HB  PMIC_AUXADC_AVG_NAAAA8IC_AUXADC_AVG_LDO_ANA0_ANA_ID                              \
ADC_TRIM_CLDO_ANA0_DSN_IDIC_AUXADC_AVG_LDO_ANA0_ANA_ID                        xM A    e MFIC_AUXADC_AVG_LDO_ANA0_ANA_ID  PMIC_AUXADC_AVG_NUM_LB       U0IC_AUXADC_AVG_LDO_ANA0_DIG_ID                              \
ADC_TRIM_CLDO_ANA0_DSN_IDIC_AUXADC_AVG_LDO_ANA0_DIG_ID                        xM A    e MFIC_AUXADC_AVG_LDO_ANA0_DIG_ID  PMIC_AUXADC_AVG_NUM_LB       U8IC_AUXADC_AVG_LDO_ANA0_ANA_MINOR_REV_                      \
ADC_TRIM_CLDO_ANA0_DSN_REV0IC_AUXADC_AVG_LDO_ANA0_ANA_MINOR_REV_                    A   e FIC_AUXADC_AVG_LDO_ANA0_ANA_MINOR_REV_ PMIC_AUXADC_AVG_NUM_LB 0IC_AUXADC_AVG_LDO_ANA0_ANA_MAJOR_REV_                      \
ADC_TRIM_CLDO_ANA0_DSN_REV0IC_AUXADC_AVG_LDO_ANA0_ANA_MAJOR_REV_                    A   e FIC_AUXADC_AVG_LDO_ANA0_ANA_MAJOR_REV_ PMIC_AUXADC_AVG_NUM_LB 4IC_AUXADC_AVG_LDO_ANA0_DIG_MINOR_REV_                      \
ADC_TRIM_CLDO_ANA0_DSN_REV0IC_AUXADC_AVG_LDO_ANA0_DIG_MINOR_REV_                    A   e FIC_AUXADC_AVG_LDO_ANA0_DIG_MINOR_REV_ PMIC_AUXADC_AVG________8IC_AUXADC_AVG_LDO_ANA0_DIG_MAJOR_REV_                      \
ADC_TRIM_CLDO_ANA0_DSN_REV0IC_AUXADC_AVG_LDO_ANA0_DIG_MAJOR_REV_                    A   e FIC_AUXADC_AVG_LDO_ANA0_DIG_MAJOR_REV_ PMIC_AUXADC_AVG_NUM_LB n2_BAT_PLUGIN_PCLDO_ANA0_DSN_CBS                  \
         \
ADC_TRIM_CLDO_ANA0_DSN_DBI_BAT_PLUGIN_PCLDO_ANA0_DSN_CBS                        xM A   e 3_BAT_PLUGIN_PCLDO_ANA0_DSN_CBS  PMIC_AUXADC_AVG_NUM_LB   
VGM0IC_AUXADC_AVG_LDO_ANA0_DSN_BIX                  \
         \
ADC_TRIM_CLDO_ANA0_DSN_DBI_BAT_PLUGIN_PCLDO_ANA0_DSN_BIX                        xM A   e 3_BAT_PLUGIN_PCLDO_ANA0_DSN_BIX  PMIC_AUXADC_AVG_NUM_LB   G_  2_BAT_PLUGIN_PCLDO_ANA0_DSN_ESP                             \
ADC_TRIM_CLDO_ANA0_DSN_DBI_BAT_PLUGIN_PCLDO_ANA0_DSN_ESP                        xM A   e MFIC_AUXADC_AVG_LDO_ANA0_DSN_ESP  PMIC_AUXADC_AVG_NUM_LB   G_  8IC_AUXADC_AVG_LDO_ANA0_DSN_FPI                             \
ADC_TRIM_CLDO_ANA0_DSN_FPIIC_AUXADC_AVG_LDO_ANA0_DSN_FPI                        xM A   e MFIC_AUXADC_AVG_LDO_ANA0_DSN_FPI  PMIC_AUXADC_AVG_NUM_LB   
VGM0IC_AUXADC_AVG_RGTVFE28_VOCAP_                       \
  \
 \
ADC_TRIM_CVFE28_ANA_CON0IC_AUXADC_AVG_RGTVFE28_VOCAP_                       xM A     e MIC_AUXADC_AVG_RGTVFE28_VOCAP_ PMIC_AUXADC_AVG_NUM_LB       UM0IC_AUXADC_AVG_RGTVFE28_VO MP_                       \
  \
 \
ADC_TRIM_CVFE28_ANA_CON0IC_AUXADC_AVG_RGTVFE28_VO MP_                       xMA      e MIC_AUXADC_AVG_RGTVFE28_VO MP_ PMIC_AUXADC_AVG_NUM_LB   
VG AA8IC_AUXADC_AVG_RGTVFE28_NDIS                       \
\
  \
 \
ADC_TRIM_CVFE28_ANA_CONY_BAT_PLUGIN_PCRGTVFE28_NDIS                           xM A   e Y_BAT_PLUGIN_PCRGTVFE28_NDIS     PMIC_AUXADC_AVG_NUM_LB   
VGM0IC_AUXADC_AVG_RGTVFE28_RSV_1_                       \
  \
 \
ADC_TRIM_CVFE28_ANA_CONY_BAT_PLUGIN_PCRGTVFE28_RSV_1_                       xMA      e Y_BAT_PLUGIN_PCRGTVFE28_RSV_1_ PMIC_AUXADC_AVG_NUM_LB   
VG AA2_BAT_PLUGIN_PCRGTVFE28_OC_LP                        \
  \
 \
ADC_TRIM_CVFE28_ANA_CONY_BAT_PLUGIN_PCRGTVFE28_OC_LP                           xMA   e Y_BAT_PLUGIN_PCRGTVFE28_OC_LP     PMIC_AUXADC_AVG_NUM_LB   
VG3MIC_AUXADC_TS_RGTVFE28_ULP IQ_CLAMP_                        \ADC_TRIM_CVFE28_ANA_CONY_BAT_PLUGIN_PCRGTVFE28_ULP IQ_CLAMP_                      A  e Y_BAT_PLUGIN_PCRGTVFE28_ULP IQ_CLAMP_    PMIC_AUXADC_AVG_NUM_L4_BAT_PLUGIN_PCRGTVFE28_ULP BIASX2                        \
  ADC_TRIM_CVFE28_ANA_CONY_BAT_PLUGIN_PCRGTVFE28_ULP BIASX2                        A   e Y_BAT_PLUGIN_PCRGTVFE28_ULP BIASX2     PMIC_AUXADC_AVG_NUM_LB 5_BAT_PLUGIN_PCRGTVFE28_MEASURE_FT                        \
  ADC_TRIM_CVFE28_ANA_CONY_BAT_PLUGIN_PCRGTVFE28_MEASURE_FT                        A   e Y_BAT_PLUGIN_PCRGTVFE28_MEASURE_FT     PMIC_AUXADC_AVG________6_BAT_PLUGIN_PCRGSTVFE28_OC_STATUS                  \
        ADC_TRIM_CVFE28_ANA_CONY_BAT_PLUGIN_PCRGSTVFE28_OC_STATUS                        M A e Y_BAT_PLUGIN_PCRGSTVFE28_OC_STATUS  PMIC_AUXADC_AVG_NUM_LB   
MIC_AUXADC_ADC_RGTVAUX18_VOCAP_                       \
  \
 \ADC_TRIM_CVAUX18_ANA_CON0IC_AUXADC_AVG_RGTVAUX18_VOCAP_                       xM A    e MIC_AUXADC_AVG_RGTVAUX18_VOCAP_ PMIC_AUXADC_AVG_NUM_LB       U0IC_AUXADC_AVG_RGTVAUX18_VO MP_                       \
  \
 \ADC_TRIM_CVAUX18_ANA_CON0IC_AUXADC_AVG_RGTVAUX18_VO MP_                       xMA     e MIC_AUXADC_AVG_RGTVAUX18_VO MP_ PMIC_AUXADC_AVG_NUM_LB   
VG A8IC_AUXADC_AVG_RGTVAUX18_NDIS                       \
\
  \
 \ADC_TRIM_CVAUX18_ANA_CONY_BAT_PLUGIN_PCRGTVAUX18_NDIS                           xMA   e Y_BAT_PLUGIN_PCRGTVAUX18_NDIS     PMIC_AUXADC_AVG_NUM_LB   
VG0IC_AUXADC_AVG_RGTVAUX18_RSV_1_                       \
  \
 \ADC_TRIM_CVAUX18_ANA_CONY_BAT_PLUGIN_PCRGTVAUX18_RSV_1_                       xMA     e Y_BAT_PLUGIN_PCRGTVAUX18_RSV_1_ PMIC_AUXADC_AVG_NUM_LB   
VG A2_BAT_PLUGIN_PCRGTVAUX18_OC_LP                        \
  \
 \ADC_TRIM_CVAUX18_ANA_CONY_BAT_PLUGIN_PCRGTVAUX18_OC_LP                           xMA  e Y_BAT_PLUGIN_PCRGTVAUX18_OC_LP     PMIC_AUXADC_AVG_NUM_LB   
V3MIC_AUXADC_TS_RGTVAUX18_ULP IQ_CLAMP_                        ADC_TRIM_CVAUX18_ANA_CONY_BAT_PLUGIN_PCRGTVAUX18_ULP IQ_CLAMP_                      A e Y_BAT_PLUGIN_PCRGTVAUX18_ULP IQ_CLAMP_    PMIC_AUXADC_AVG_NUM_4_BAT_PLUGIN_PCRGTVAUX18_ULP BIASX2                        \
 ADC_TRIM_CVAUX18_ANA_CONY_BAT_PLUGIN_PCRGTVAUX18_ULP BIASX2                        A  e Y_BAT_PLUGIN_PCRGTVAUX18_ULP BIASX2     PMIC_AUXADC_AVG_NUM_LB5_BAT_PLUGIN_PCRGTVAUX18_MEASURE_FT                        \
 ADC_TRIM_CVAUX18_ANA_CONY_BAT_PLUGIN_PCRGTVAUX18_MEASURE_FT                        A  e Y_BAT_PLUGIN_PCRGTVAUX18_MEASURE_FT     PMIC_AUXADC_AVG_______6_BAT_PLUGIN_PCRGSTVAUX18_OC_STATUS                  \
       ADC_TRIM_CVAUX18_ANA_CONY_BAT_PLUGIN_PCRGSTVAUX18_OC_STATUS                        xMAe Y_BAT_PLUGIN_PCRGSTVAUX18_OC_STATUS  PMIC_AUXADC_AVG_NUM_LB   MIC_AUXADC_ADC_RGTVUSB_VOCAP_                       \
  \
 \
 ADC_TRIM_CVUSB_ANA_CON0IC_AUXADC_AVG_RGTVUSB_VOCAP_                       xMA       e MIC_AUXADC_AVG_RGTVUSB_VOCAP_ PMIC_AUXADC_AVG_NUM_LB   
VG AAG0IC_AUXADC_AVG_RGTVUSB_VO MP_                       \
  \
 \
 ADC_TRIM_CVUSB_ANA_CON0IC_AUXADC_AVG_RGTVUSB_VO MP_                       xMA       e MIC_AUXADC_AVG_RGTVUSB_VO MP_ PMIC_AUXADC_AVG_NUM_LB   
VG AAA8IC_AUXADC_AVG_RGTVUSB_NDIS                       \
\
  \
 \
 ADC_TRIM_CVUSB_ANA_CONY_BAT_PLUGIN_PCRGTVUSB_NDIS                           xMA     e Y_BAT_PLUGIN_PCRGTVUSB_NDIS     PMIC_AUXADC_AVG_NUM_LB       U0IC_AUXADC_AVG_RGTVUSB_RSV_1_                       \
  \
 \
 ADC_TRIM_CVUSB_ANA_CONY_BAT_PLUGIN_PCRGTVUSB_RSV_1_                       xMA       e Y_BAT_PLUGIN_PCRGTVUSB_RSV_1_ PMIC_AUXADC_AVG_NUM_LB   
VG AAA2_BAT_PLUGIN_PCRGTVUSB_OC_LP                        \
  \
 \
 ADC_TRIM_CVUSB_ANA_CONY_BAT_PLUGIN_PCRGTVUSB_OC_LP                           xMA    e Y_BAT_PLUGIN_PCRGTVUSB_OC_LP     PMIC_AUXADC_AVG_NUM_LB   
VGV3MIC_AUXADC_TS_RGTVUSB_ULP IQ_CLAMP_                        \ ADC_TRIM_CVUSB_ANA_CONY_BAT_PLUGIN_PCRGTVUSB_ULP IQ_CLAMP_                      A   e Y_BAT_PLUGIN_PCRGTVUSB_ULP IQ_CLAMP_    PMIC_AUXADC_AVG_NUM_L_4_BAT_PLUGIN_PCRGTVUSB_ULP BIASX2                        \
   ADC_TRIM_CVUSB_ANA_CONY_BAT_PLUGIN_PCRGTVUSB_ULP BIASX2                        A    e Y_BAT_PLUGIN_PCRGTVUSB_ULP BIASX2     PMIC_AUXADC_AVG_NUM_LB B5_BAT_PLUGIN_PCRGTVUSB_MEASURE_FT                        \
   ADC_TRIM_CVUSB_ANA_CONY_BAT_PLUGIN_PCRGTVUSB_MEASURE_FT                        A    e Y_BAT_PLUGIN_PCRGTVUSB_MEASURE_FT     PMIC_AUXADC_AVG_________6_BAT_PLUGIN_PCRGSTVUSB_OC_STATUS                  \
         ADC_TRIM_CVUSB_ANA_CONY_BAT_PLUGIN_PCRGSTVUSB_OC_STATUS                        xMA  e Y_BAT_PLUGIN_PCRGSTVUSB_OC_STATUS  PMIC_AUXADC_AVG_NUM_LB   
VMIC_AUXADC_ADC_RGTVBIF28_VOCAP_                       \
  \
 \ADC_TRIM_CVBIF28_ANA_CON0IC_AUXADC_AVG_RGTVBIF28_VOCAP_                       xMA     e MIC_AUXADC_AVG_RGTVBIF28_VOCAP_ PMIC_AUXADC_AVG_NUM_LB       U0IC_AUXADC_AVG_RGTVBIF28_VO MP_                       \
  \
 \ADC_TRIM_CVBIF28_ANA_CON0IC_AUXADC_AVG_RGTVBIF28_VO MP_                       xMA     e MIC_AUXADC_AVG_RGTVBIF28_VO MP_ PMIC_AUXADC_AVG_NUM_LB   
VG A8IC_AUXADC_AVG_RGTVBIF28_NDIS                       \
\
  \
 \ADC_TRIM_CVBIF28_ANA_CONY_BAT_PLUGIN_PCRGTVBIF28_NDIS                           xMA   e Y_BAT_PLUGIN_PCRGTVBIF28_NDIS     PMIC_AUXADC_AVG_NUM_LB   
VG0IC_AUXADC_AVG_RGTVBIF28_RSV_1_                       \
  \
 \ADC_TRIM_CVBIF28_ANA_CONY_BAT_PLUGIN_PCRGTVBIF28_RSV_1_                       xMA     e Y_BAT_PLUGIN_PCRGTVBIF28_RSV_1_ PMIC_AUXADC_AVG_NUM_LB   
VG A2_BAT_PLUGIN_PCRGTVBIF28_OC_LP                        \
  \
 \ADC_TRIM_CVBIF28_ANA_CONY_BAT_PLUGIN_PCRGTVBIF28_OC_LP                           xMA  e Y_BAT_PLUGIN_PCRGTVBIF28_OC_LP     PMIC_AUXADC_AVG_NUM_LB   
V3MIC_AUXADC_TS_RGTVBIF28_ULP IQ_CLAMP_                        ADC_TRIM_CVBIF28_ANA_CONY_BAT_PLUGIN_PCRGTVBIF28_ULP IQ_CLAMP_                      A e Y_BAT_PLUGIN_PCRGTVBIF28_ULP IQ_CLAMP_    PMIC_AUXADC_AVG_NUM_4_BAT_PLUGIN_PCRGTVBIF28_ULP BIASX2                        \
 ADC_TRIM_CVBIF28_ANA_CONY_BAT_PLUGIN_PCRGTVBIF28_ULP BIASX2                        A  e Y_BAT_PLUGIN_PCRGTVBIF28_ULP BIASX2     PMIC_AUXADC_AVG_NUM_LB5_BAT_PLUGIN_PCRGTVBIF28_MEASURE_FT                        \
 ADC_TRIM_CVBIF28_ANA_CONY_BAT_PLUGIN_PCRGTVBIF28_MEASURE_FT                        A  e Y_BAT_PLUGIN_PCRGTVBIF28_MEASURE_FT     PMIC_AUXADC_AVG_______6_BAT_PLUGIN_PCRGSTVBIF28_OC_STATUS                  \
       ADC_TRIM_CVBIF28_ANA_CONY_BAT_PLUGIN_PCRGSTVBIF28_OC_STATUS                        xMAe Y_BAT_PLUGIN_PCRGSTVBIF28_OC_STATUS  PMIC_AUXADC_AVG_NUM_LB   MIC_AUXADC_ADC_RGTVCN33_1_VOCAP_                       \
  \
 ADC_TRIM_CVCN33_1_ANA_CON0IC_AUXADC_AVG_RGTVCN33_1_VOCAP_                       xM A   e MIC_AUXADC_AVG_RGTVCN33_1_VOCAP_ PMIC_AUXADC_AVG_NUM_LB   
VGM0IC_AUXADC_AVG_RGTVCN33_1_VO MP_                       \
  \
 ADC_TRIM_CVCN33_1_ANA_CON0IC_AUXADC_AVG_RGTVCN33_1_VO MP_                       xMA    e MIC_AUXADC_AVG_RGTVCN33_1_VO MP_ PMIC_AUXADC_AVG_NUM_LB   
VG 8IC_AUXADC_AVG_RGTVCN33_1_NDIS                       \
\
  \
 ADC_TRIM_CVCN33_1_ANA_CONY_BAT_PLUGIN_PCRGTVCN33_1_NDIS                           xMA  e Y_BAT_PLUGIN_PCRGTVCN33_1_NDIS     PMIC_AUXADC_AVG_NUM_LB   
V0IC_AUXADC_AVG_RGTVCN33_1_RSV_0_                       \
  \
 ADC_TRIM_CVCN33_1_ANA_CONY_BAT_PLUGIN_PCRGTVCN33_1_RSV_0_                       xM A   e 3_BAT_PLUGIN_PCRGTVCN33_1_RSV_0_ PMIC_AUXADC_AVG_NUM_LB   G_  2_BAT_PLUGIN_PCRGTVCN33_1_RSV_1_                       \
  \
 ADC_TRIM_CVCN33_1_ANA_CONY_BAT_PLUGIN_PCRGTVCN33_1_RSV_1_                       xMA    e Y_BAT_PLUGIN_PCRGTVCN33_1_RSV_1_ PMIC_AUXADC_AVG_NUM_LB   
VG 4_BAT_PLUGIN_PCRGTVCN33_1_OC_LP                        \
  \
 ADC_TRIM_CVCN33_1_ANA_CONY_BAT_PLUGIN_PCRGTVCN33_1_OC_LP                           xMA e Y_BAT_PLUGIN_PCRGTVCN33_1_OC_LP     PMIC_AUXADC_AVG_NUM_LB   
5_BAT_PLUGIN_PCRGTVCN33_1_ULP IQ_CLAMP_                       ADC_TRIM_CVCN33_1_ANA_CONY_BAT_PLUGIN_PCRGTVCN33_1_ULP IQ_CLAMP_                      Ae Y_BAT_PLUGIN_PCRGTVCN33_1_ULP IQ_CLAMP_    PMIC_AUXADC_AVG_NUM6_BAT_PLUGIN_PCRGTVCN33_1_ULP BIASX2                        \
ADC_TRIM_CVCN33_1_ANA_CONY_BAT_PLUGIN_PCRGTVCN33_1_ULP BIASX2                        A e Y_BAT_PLUGIN_PCRGTVCN33_1_ULP BIASX2     PMIC_AUXADC_AVG_NUM_LMIC_AUXADC_ADC_RGTVCN33_1_MEASURE_FT                        \
ADC_TRIM_CVCN33_1_ANA_CONY_BAT_PLUGIN_PCRGTVCN33_1_MEASURE_FT                        A e Y_BAT_PLUGIN_PCRGTVCN33_1_MEASURE_FT     PMIC_AUXADC_AVG______8IC_AUXADC_AVG_RGSTVCN33_1_OC_STATUS                  \
      ADC_TRIM_CVCN33_1_ANA_CONY_BAT_PLUGIN_PCRGSTVCN33_1_OC_STATUS                     A    e Y_BAT_PLUGIN_PCRGSTVCN33_1_OC_STATUS  PMIC_AUXADC_AVG_NUM_LB  9IC_AUXADC_AVG_RGTVCN33_2_VOCAP_                       \
  \
 ADC_TRIM_CVCN33_2_ANA_CON0IC_AUXADC_AVG_RGTVCN33_2_VOCAP_                       xM A   e MIC_AUXADC_AVG_RGTVCN33_2_VOCAP_ PMIC_AUXADC_AVG_NUM_LB   
VGM0IC_AUXADC_AVG_RGTVCN33_2_VO MP_                       \
  \
 ADC_TRIM_CVCN33_2_ANA_CON0IC_AUXADC_AVG_RGTVCN33_2_VO MP_                       xMA    e MIC_AUXADC_AVG_RGTVCN33_2_VO MP_ PMIC_AUXADC_AVG_NUM_LB   
VG 8IC_AUXADC_AVG_RGTVCN33_2_NDIS                       \
\
  \
 ADC_TRIM_CVCN33_2_ANA_CONY_BAT_PLUGIN_PCRGTVCN33_2_NDIS                           xMA  e Y_BAT_PLUGIN_PCRGTVCN33_2_NDIS     PMIC_AUXADC_AVG_NUM_LB   
V0IC_AUXADC_AVG_RGTVCN33_2_RSV_0_                       \
  \
 ADC_TRIM_CVCN33_2_ANA_CONY_BAT_PLUGIN_PCRGTVCN33_2_RSV_0_                       xM A   e 3_BAT_PLUGIN_PCRGTVCN33_2_RSV_0_ PMIC_AUXADC_AVG_NUM_LB   G_  2_BAT_PLUGIN_PCRGTVCN33_2_RSV_1_                       \
  \
 ADC_TRIM_CVCN33_2_ANA_CONY_BAT_PLUGIN_PCRGTVCN33_2_RSV_1_                       xMA    e Y_BAT_PLUGIN_PCRGTVCN33_2_RSV_1_ PMIC_AUXADC_AVG_NUM_LB   
VG 4_BAT_PLUGIN_PCRGTVCN33_2_OC_LP                        \
  \
 ADC_TRIM_CVCN33_2_ANA_CONY_BAT_PLUGIN_PCRGTVCN33_2_OC_LP                           xMA e Y_BAT_PLUGIN_PCRGTVCN33_2_OC_LP     PMIC_AUXADC_AVG_NUM_LB   
5_BAT_PLUGIN_PCRGTVCN33_2_ULP IQ_CLAMP_                       ADC_TRIM_CVCN33_2_ANA_CONY_BAT_PLUGIN_PCRGTVCN33_2_ULP IQ_CLAMP_                      Ae Y_BAT_PLUGIN_PCRGTVCN33_2_ULP IQ_CLAMP_    PMIC_AUXADC_AVG_NUM6_BAT_PLUGIN_PCRGTVCN33_2_ULP BIASX2                        \
ADC_TRIM_CVCN33_2_ANA_CONY_BAT_PLUGIN_PCRGTVCN33_2_ULP BIASX2                        A e Y_BAT_PLUGIN_PCRGTVCN33_2_ULP BIASX2     PMIC_AUXADC_AVG_NUM_LMIC_AUXADC_ADC_RGTVCN33_2_MEASURE_FT                        \
ADC_TRIM_CVCN33_2_ANA_CONY_BAT_PLUGIN_PCRGTVCN33_2_MEASURE_FT                        A e Y_BAT_PLUGIN_PCRGTVCN33_2_MEASURE_FT     PMIC_AUXADC_AVG______8IC_AUXADC_AVG_RGSTVCN33_2_OC_STATUS                  \
      ADC_TRIM_CVCN33_2_ANA_CONY_BAT_PLUGIN_PCRGSTVCN33_2_OC_STATUS                     A    e Y_BAT_PLUGIN_PCRGSTVCN33_2_OC_STATUS  PMIC_AUXADC_AVG_NUM_LB  9IC_AUXADC_AVG_RGTVEMC_NDIS                       \
\
  \
 \
 ADC_TRIM_CVEMC_ANA_CON0IC_AUXADC_AVG_RGTVEMC_NDIS                           xMA     e Y_BAT_PLUGIN_PCRGTVEMC_NDIS     PMIC_AUXADC_AVG_NUM_LB       U0IC_AUXADC_AVG_RGTVEMC_RSV_0_                       \
  \
 \
 ADC_TRIM_CVEMC_ANA_CON0IC_AUXADC_AVG_RGTVEMC_RSV_0_                       xM A      e 3_BAT_PLUGIN_PCRGTVEMC_RSV_0_ PMIC_AUXADC_AVG_NUM_LB   
VG AAAY_BAT_PLUGIN_PCRGTVEMC_RSV_1_                       \
  \
 \
 ADC_TRIM_CVEMC_ANA_CON0IC_AUXADC_AVG_RGTVEMC_RSV_1_                       xMA       e Y_BAT_PLUGIN_PCRGTVEMC_RSV_1_ PMIC_AUXADC_AVG_NUM_LB   
VG AAA3_BAT_PLUGIN_PCRGTVEMC_OC_LP                        \
  \
 \
 ADC_TRIM_CVEMC_ANA_CON0IC_AUXADC_AVG_RGTVEMC_OC_LP                           xMA    e Y_BAT_PLUGIN_PCRGTVEMC_OC_LP     PMIC_AUXADC_AVG_NUM_LB   
VG 4_BAT_PLUGIN_PCRGTVEMC_ULP IQ_CLAMP_                        \ ADC_TRIM_CVEMC_ANA_CON0IC_AUXADC_AVG_RGTVEMC_ULP IQ_CLAMP_                      A   e Y_BAT_PLUGIN_PCRGTVEMC_ULP IQ_CLAMP_    PMIC_AUXADC_AVG_NUM_LB5_BAT_PLUGIN_PCRGTVEMC_ULP BIASX2                        \
   ADC_TRIM_CVEMC_ANA_CON0IC_AUXADC_AVG_RGTVEMC_ULP BIASX2                        A    e Y_BAT_PLUGIN_PCRGTVEMC_ULP BIASX2     PMIC_AUXADC_AVG_________6_BAT_PLUGIN_PCRGTVEMC_MEASURE_FT                        \
   ADC_TRIM_CVEMC_ANA_CON0IC_AUXADC_AVG_RGTVEMC_MEASURE_FT                        A    e Y_BAT_PLUGIN_PCRGTVEMC_MEASURE_FT     PMIC_AUXADC_AVG_________MIC_AUXADC_ADC_RGSTVEMC_OC_STATUS                  \
         ADC_TRIM_CVEMC_ANA_CON0IC_AUXADC_AVG_RGSTVEMC_OC_STATUS                        xMA  e Y_BAT_PLUGIN_PCRGSTVEMC_OC_STATUS  PMIC_AUXADC_AVG_NUM_LB   
V8IC_AUXADC_AVG_RGTVSIM1_VOCAP_                       \
  \
   ADC_TRIM_CVSIM1_ANA_CON0IC_AUXADC_AVG_RGTVSIM1_VOCAP_                       xMA      e MIC_AUXADC_AVG_RGTVSIM1_VOCAP_ PMIC_AUXADC_AVG_NUM_LB       UM0IC_AUXADC_AVG_RGTVSIM1_VO MP_                       \
  \
 \
ADC_TRIM_CVSIM1_ANA_CON0IC_AUXADC_AVG_RGTVSIM1_VO MP_                       xMA      e MIC_AUXADC_AVG_RGTVSIM1_VO MP_ PMIC_AUXADC_AVG_NUM_LB   
VG AA8IC_AUXADC_AVG_RGTVSIM1_NDIS                       \
\
  \
 \
ADC_TRIM_CVSIM1_ANA_CONY_BAT_PLUGIN_PCRGTVSIM1_NDIS                           xMA    e Y_BAT_PLUGIN_PCRGTVSIM1_NDIS     PMIC_AUXADC_AVG_NUM_LB   
VGM0IC_AUXADC_AVG_RGTVSIM1_RSV_1_                       \
  \
 \
ADC_TRIM_CVSIM1_ANA_CONY_BAT_PLUGIN_PCRGTVSIM1_RSV_1_                       xMA      e Y_BAT_PLUGIN_PCRGTVSIM1_RSV_1_ PMIC_AUXADC_AVG_NUM_LB   
VG AA2_BAT_PLUGIN_PCRGTVSIM1_OC_LP                        \
  \
 \
ADC_TRIM_CVSIM1_ANA_CONY_BAT_PLUGIN_PCRGTVSIM1_OC_LP                           xMA   e Y_BAT_PLUGIN_PCRGTVSIM1_OC_LP     PMIC_AUXADC_AVG_NUM_LB   
VG3MIC_AUXADC_TS_RGTVSIM1_ULP IQ_CLAMP_                        \ADC_TRIM_CVSIM1_ANA_CONY_BAT_PLUGIN_PCRGTVSIM1_ULP IQ_CLAMP_                      A  e Y_BAT_PLUGIN_PCRGTVSIM1_ULP IQ_CLAMP_    PMIC_AUXADC_AVG_NUM_L4_BAT_PLUGIN_PCRGTVSIM1_ULP BIASX2                        \
  ADC_TRIM_CVSIM1_ANA_CONY_BAT_PLUGIN_PCRGTVSIM1_ULP BIASX2                        A   e Y_BAT_PLUGIN_PCRGTVSIM1_ULP BIASX2     PMIC_AUXADC_AVG_NUM_LB 5_BAT_PLUGIN_PCRGTVSIM1_MEASURE_FT                        \
  ADC_TRIM_CVSIM1_ANA_CONY_BAT_PLUGIN_PCRGTVSIM1_MEASURE_FT                        A   e Y_BAT_PLUGIN_PCRGTVSIM1_MEASURE_FT     PMIC_AUXADC_AVG________6_BAT_PLUGIN_PCRGSTVSIM1_OC_STATUS                  \
        ADC_TRIM_CVSIM1_ANA_CONY_BAT_PLUGIN_PCRGSTVSIM1_OC_STATUS                        M A e Y_BAT_PLUGIN_PCRGSTVSIM1_OC_STATUS  PMIC_AUXADC_AVG_NUM_LB   
MIC_AUXADC_ADC_RGTVSIM2_VOCAP_                       \
  \
   ADC_TRIM_CVSIM2_ANA_CON0IC_AUXADC_AVG_RGTVSIM2_VOCAP_                       xMA      e MIC_AUXADC_AVG_RGTVSIM2_VOCAP_ PMIC_AUXADC_AVG_NUM_LB   
VGMGM0IC_AUXADC_AVG_RGTVSIM2_VO MP_                       \
  \
   ADC_TRIM_CVSIM2_ANA_CON0IC_AUXADC_AVG_RGTVSIM2_VO MP_                       xMA      e MIC_AUXADC_AVG_RGTVSIM2_VO MP_ PMIC_AUXADC_AVG_NUM_LB   
VG AA8IC_AUXADC_AVG_RGTVSIM2_NDIS                       \
\
  \
   ADC_TRIM_CVSIM2_ANA_CONY_BAT_PLUGIN_PCRGTVSIM2_NDIS                           xMA    e Y_BAT_PLUGIN_PCRGTVSIM2_NDIS     PMIC_AUXADC_AVG_NUM_LB   
VGM0IC_AUXADC_AVG_RGTVSIM2_RSV_1_                       \
  \
 \
ADC_TRIM_CVSIM2_ANA_CONY_BAT_PLUGIN_PCRGTVSIM2_RSV_1_                       xMA      e Y_BAT_PLUGIN_PCRGTVSIM2_RSV_1_ PMIC_AUXADC_AVG_NUM_LB   
VG AA2_BAT_PLUGIN_PCRGTVSIM2_OC_LP                        \
  \
 \
ADC_TRIM_CVSIM2_ANA_CONY_BAT_PLUGIN_PCRGTVSIM2_OC_LP                           xMA   e Y_BAT_PLUGIN_PCRGTVSIM2_OC_LP     PMIC_AUXADC_AVG_NUM_LB   
VG3MIC_AUXADC_TS_RGTVSIM2_ULP IQ_CLAMP_                       \
ADC_TRIM_CVSIM2_ANA_CONY_BAT_PLUGIN_PCRGTVSIM2_ULP IQ_CLAMP_                      A  e Y_BAT_PLUGIN_PCRGTVSIM2_ULP IQ_CLAMP_    PMIC_AUXADC_AVG_NUM_L4_BAT_PLUGIN_PCRGTVSIM2_ULP BIASX2                        \
\
ADC_TRIM_CVSIM2_ANA_CONY_BAT_PLUGIN_PCRGTVSIM2_ULP BIASX2                        A   e Y_BAT_PLUGIN_PCRGTVSIM2_ULP BIASX2     PMIC_AUXADC_AVG_NUM_LB 5_BAT_PLUGIN_PCRGTVSIM2_MEASURE_FT                        \
\
ADC_TRIM_CVSIM2_ANA_CONY_BAT_PLUGIN_PCRGTVSIM2_MEASURE_FT                        A   e Y_BAT_PLUGIN_PCRGTVSIM2_MEASURE_FT     PMIC_AUXADC_AVG________6_BAT_PLUGIN_PCRGSTVSIM2_OC_STATUS                  \
      \
ADC_TRIM_CVSIM2_ANA_CONY_BAT_PLUGIN_PCRGSTVSIM2_OC_STATUS                        M A e Y_BAT_PLUGIN_PCRGSTVSIM2_OC_STATUS  PMIC_AUXADC_AVG_NUM_LB   
MIC_AUXADC_ADC_RGTVIO28_VOCAP_                       \
  \
 \
ADC_TRIM_CVIO28_ANA_CON0IC_AUXADC_AVG_RGTVIO28_VOCAP_                       xMA      e MIC_AUXADC_AVG_RGTVIO28_VOCAP_ PMIC_AUXADC_AVG_NUM_LB   
VGMGM0IC_AUXADC_AVG_RGTVIO28_VO MP_                       \
  \
   ADC_TRIM_CVIO28_ANA_CON0IC_AUXADC_AVG_RGTVIO28_VO MP_                       xMA      e MIC_AUXADC_AVG_RGTVIO28_VO MP_ PMIC_AUXADC_AVG_NUM_LB   
VG AA8IC_AUXADC_AVG_RGTVIO28_NDIS                       \
\
  \
   ADC_TRIM_CVIO28_ANA_CONY_BAT_PLUGIN_PCRGTVIO28_NDIS                           xMA    e Y_BAT_PLUGIN_PCRGTVIO28_NDIS     PMIC_AUXADC_AVG_NUM_LB   
VGM0IC_AUXADC_AVG_RGTVIO28_RSV_1_                       \
  \
 \
ADC_TRIM_CVIO28_ANA_CONY_BAT_PLUGIN_PCRGTVIO28_RSV_1_                       xMA      e Y_BAT_PLUGIN_PCRGTVIO28_RSV_1_ PMIC_AUXADC_AVG_NUM_LB   
VG AA2_BAT_PLUGIN_PCRGTVIO28_OC_LP                        \
  \
 \
ADC_TRIM_CVIO28_ANA_CONY_BAT_PLUGIN_PCRGTVIO28_OC_LP                           xMA   e Y_BAT_PLUGIN_PCRGTVIO28_OC_LP     PMIC_AUXADC_AVG_NUM_LB   
VG3MIC_AUXADC_TS_RGTVIO28_ULP IQ_CLAMP_                       \
ADC_TRIM_CVIO28_ANA_CONY_BAT_PLUGIN_PCRGTVIO28_ULP IQ_CLAMP_                      A  e Y_BAT_PLUGIN_PCRGTVIO28_ULP IQ_CLAMP_    PMIC_AUXADC_AVG_NUM_L4_BAT_PLUGIN_PCRGTVIO28_ULP BIASX2                        \
\
ADC_TRIM_CVIO28_ANA_CONY_BAT_PLUGIN_PCRGTVIO28_ULP BIASX2                        A   e Y_BAT_PLUGIN_PCRGTVIO28_ULP BIASX2     PMIC_AUXADC_AVG_NUM_LB 5_BAT_PLUGIN_PCRGTVIO28_MEASURE_FT                        \
\
ADC_TRIM_CVIO28_ANA_CONY_BAT_PLUGIN_PCRGTVIO28_MEASURE_FT                        A   e Y_BAT_PLUGIN_PCRGTVIO28_MEASURE_FT     PMIC_AUXADC_AVG________6_BAT_PLUGIN_PCRGSTVIO28_OC_STATUS                  \
      \
ADC_TRIM_CVIO28_ANA_CONY_BAT_PLUGIN_PCRGSTVIO28_OC_STATUS                        M A e Y_BAT_PLUGIN_PCRGSTVIO28_OC_STATUS  PMIC_AUXADC_AVG_NUM_LB   
MIC_AUXADC_ADC_RGTVIBR_VOCAP_                       \
  \
 \
 ADC_TRIM_CVIBR_ANA_CON0IC_AUXADC_AVG_RGTVIBR_VOCAP_                       xMA       e MIC_AUXADC_AVG_RGTVIBR_VOCAP_ PMIC_AUXADC_AVG_NUM_LB   
VG AAG0IC_AUXADC_AVG_RGTVIBR_VO MP_                       \
  \
 \
 ADC_TRIM_CVIBR_ANA_CON0IC_AUXADC_AVG_RGTVIBR_VO MP_                       xMA       e MIC_AUXADC_AVG_RGTVIBR_VO MP_ PMIC_AUXADC_AVG_NUM_LB   
VG AAA8IC_AUXADC_AVG_RGTVIBR_NDIS                       \
\
  \
 \
 ADC_TRIM_CVIBR_ANA_CONY_BAT_PLUGIN_PCRGTVIBR_NDIS                           xMA     e Y_BAT_PLUGIN_PCRGTVIBR_NDIS     PMIC_AUXADC_AVG_NUM_LB       U0IC_AUXADC_AVG_RGTVIBR_RSV_1_                       \
  \
 \
 ADC_TRIM_CVIBR_ANA_CONY_BAT_PLUGIN_PCRGTVIBR_RSV_1_                       xMA       e Y_BAT_PLUGIN_PCRGTVIBR_RSV_1_ PMIC_AUXADC_AVG_NUM_LB   
VG AAA2_BAT_PLUGIN_PCRGTVIBR_OC_LP                        \
  \
 \
 ADC_TRIM_CVIBR_ANA_CONY_BAT_PLUGIN_PCRGTVIBR_OC_LP                           xMA    e Y_BAT_PLUGIN_PCRGTVIBR_OC_LP     PMIC_AUXADC_AVG_NUM_LB   
VGV3MIC_AUXADC_TS_RGTVIBR_ULP IQ_CLAMP_                        \ ADC_TRIM_CVIBR_ANA_CONY_BAT_PLUGIN_PCRGTVIBR_ULP IQ_CLAMP_                      A   e Y_BAT_PLUGIN_PCRGTVIBR_ULP IQ_CLAMP_    PMIC_AUXADC_AVG_NUM_L_4_BAT_PLUGIN_PCRGTVIBR_ULP BIASX2                        \
   ADC_TRIM_CVIBR_ANA_CONY_BAT_PLUGIN_PCRGTVIBR_ULP BIASX2                        A    e Y_BAT_PLUGIN_PCRGTVIBR_ULP BIASX2     PMIC_AUXADC_AVG_NUM_LB B5_BAT_PLUGIN_PCRGTVIBR_MEASURE_FT                        \
   ADC_TRIM_CVIBR_ANA_CONY_BAT_PLUGIN_PCRGTVIBR_MEASURE_FT                        A    e Y_BAT_PLUGIN_PCRGTVIBR_MEASURE_FT     PMIC_AUXADC_AVG_________6_BAT_PLUGIN_PCRGSTVIBR_OC_STATUS                  \
         ADC_TRIM_CVIBR_ANA_CONY_BAT_PLUGIN_PCRGSTVIBR_OC_STATUS                        xMA  e Y_BAT_PLUGIN_PCRGSTVIBR_OC_STATUS  PMIC_AUXADC_AVG_NUM_LB   
VMIC_AUXADC_ADC_RGTADLDO_RSV_                       \
  \
 \
  ADC_TRIM_CADLDO_ANA_CON0IC_AUXADC_AVG_RGTADLDO_RSV_                       xMA        e 3MIC_AUXADC_AVG_RGTADLDO_RSV_ PMIC_AUXADC_AVG_NUM_LB   
VG AAAG0IC_AUXADC_AVG_RGTVA12_NDIS                       \
\
  \
    ADC_TRIM_CVA12_ANA_CON0IC_AUXADC_AVG_RGTVA12_NDIS                           xMA     e Y_BAT_PLUGIN_PCRGTVA12_NDIS     PMIC_AUXADC_AVG_NUM_LB   
VGMG0IC_AUXADC_AVG_RGTVA12_RSV_1_                       \
  \
 \
 ADC_TRIM_CVA12_ANA_CON0IC_AUXADC_AVG_RGTVA12_RSV_1_                       xMA       e Y_BAT_PLUGIN_PCRGTVA12_RSV_1_ PMIC_AUXADC_AVG_NUM_LB   
VG AAAY_BAT_PLUGIN_PCRGTVA12_OC_LP                        \
  \
 \
 ADC_TRIM_CVA12_ANA_CON0IC_AUXADC_AVG_RGTVA12_OC_LP                           xMA    e Y_BAT_PLUGIN_PCRGTVA12_OC_LP     PMIC_AUXADC_AVG_NUM_LB   G_  2_BAT_PLUGIN_PCRGTVA12_ULP IQ_CLAMP_                        \ ADC_TRIM_CVA12_ANA_CON0IC_AUXADC_AVG_RGTVA12_ULP IQ_CLAMP_                      A   e Y_BAT_PLUGIN_PCRGTVA12_ULP IQ_CLAMP_    PMIC_AUXADC_AVG_NUM_LB3MIC_AUXADC_TS_RGTVA12_ULP BIASX2                        \
\
 ADC_TRIM_CVA12_ANA_CON0IC_AUXADC_AVG_RGTVA12_ULP BIASX2                        A    e Y_BAT_PLUGIN_PCRGTVA12_ULP BIASX2     PMIC_AUXADC_AVG_NUM_LB  4_BAT_PLUGIN_PCRGTVA12_MEASURE_FT                        \
\
 ADC_TRIM_CVA12_ANA_CON0IC_AUXADC_AVG_RGTVA12_MEASURE_FT                        A    e Y_BAT_PLUGIN_PCRGTVA12_MEASURE_FT     PMIC_AUXADC_AVG_NUM_LB B5_BAT_PLUGIN_PCRGSTVA12_OC_STATUS                  \
         ADC_TRIM_CVA12_ANA_CON0IC_AUXADC_AVG_RGSTVA12_OC_STATUS                        xMA  e Y_BAT_PLUGIN_PCRGSTVA12_OC_STATUS  PMIC_AUXADC_AVG_NUM_LB   G_6_BAT_PLUGIN_PCLDO_ANA0_ELR_L                       \
  \
 \
 ADC_TRIM_CLDO_ANA0_ELR_NUM_BAT_PLUGIN_PCLDO_ANA0_ELR_L                          xM A   e MFIC_AUXADC_AVG_LDO_ANA0_ELR_L    PMIC_AUXADC_AVG_NUM_LB   
VGM0IC_AUXADC_AVG_RGTVFE28_VOTRIM                    \
\
  \
    ADC_TRIM_CVFE28_ELR_0IC_AUXADC_AVG_RGTVFE28_VOTRIM                        xMA     e MIC_AUXADC_AVG_RGTVFE28_VOTRIM  PMIC_AUXADC_AVG_NUM_LB       U0IC_AUXADC_AVG_RGTVAUX18_VOTRIM                    \
\
  \
   ADC_TRIM_CVFE28_ELR_0IC_AUXADC_AVG_RGTVAUX18_VOTRIM                        xMA    e MIC_AUXADC_AVG_RGTVAUX18_VOTRIM  PMIC_AUXADC_AVG_NUM_LB   
VG 4_BAT_PLUGIN_PCRGTVUSB_VOTRIM                    \
\
  \
     ADC_TRIM_CVFE28_ELR_0IC_AUXADC_AVG_RGTVUSB_VOTRIM                        xMA      e MIC_AUXADC_AVG_RGTVUSB_VOTRIM  PMIC_AUXADC_AVG_NUM_LB   
VG AA8IC_AUXADC_AVG_RGTVBIF28_VOTRIM                    \
\
  \
   ADC_TRIM_CVFE28_ELR_0IC_AUXADC_AVG_RGTVBIF28_VOTRIM                        xMA    e MIC_AUXADC_AVG_RGTVBIF28_VOTRIM  PMIC_AUXADC_AVG_NUM_LB   
VG n2_BAT_PLUGIN_PCRGTVCN33_1_VOTRIM                    \
\
  \
  ADC_TRIM_CVFE28_ELR_Y_BAT_PLUGIN_PCRGTVCN33_1_VOTRIM                        xMA   e MIC_AUXADC_AVG_RGTVCN33_1_VOTRIM  PMIC_AUXADC_AVG_NUM_LB   
VG0IC_AUXADC_AVG_RGTVCN33_1_OC_TRIM                    \
\
  \
 ADC_TRIM_CVFE28_ELR_Y_BAT_PLUGIN_PCRGTVCN33_1_OC_TRIM                        xMA  e MIC_AUXADC_ADC_RGTVCN33_1_OC_TRIM  PMIC_AUXADC_AVG_NUM_LB   
V4_BAT_PLUGIN_PCRGTVCN33_2_VOTRIM                    \
\
  \
  ADC_TRIM_CVFE28_ELR_Y_BAT_PLUGIN_PCRGTVCN33_2_VOTRIM                        xMA   e MIC_AUXADC_AVG_RGTVCN33_2_VOTRIM  PMIC_AUXADC_AVG_NUM_LB   
VGMIC_AUXADC_ADC_RGTVCN33_2_OC_TRIM                    \
\
  \
 ADC_TRIM_CVFE28_ELR_Y_BAT_PLUGIN_PCRGTVCN33_2_OC_TRIM                        xMA  e MIC_AUXADC_ADC_RGTVCN33_2_OC_TRIM  PMIC_AUXADC_AVG_NUM_LB   
VnY_BAT_PLUGIN_PCRGTVEMC_OC_TRIM                    \
\
  \
    ADC_TRIM_CVFE28_ELR_2_BAT_PLUGIN_PCRGTVEMC_OC_TRIM                        xMA     e MIC_AUXADC_ADC_RGTVEMC_OC_TRIM  PMIC_AUXADC_AVG_NUM_LB       U0IC_AUXADC_AVG_RGTVSIM1_VOTRIM                    \
\
  \
    ADC_TRIM_CVFE28_ELR_2_BAT_PLUGIN_PCRGTVSIM1_VOTRIM                        xMA     e MIC_AUXADC_AVG_RGTVSIM1_VOTRIM  PMIC_AUXADC_AVG_NUM_LB       U3MIC_AUXADC_TS_RGTVSIM1_OC_TRIM                    \
\
  \
   ADC_TRIM_CVFE28_ELR_2_BAT_PLUGIN_PCRGTVSIM1_OC_TRIM                        xMA    e MIC_AUXADC_ADC_RGTVSIM1_OC_TRIM  PMIC_AUXADC_AVG_NUM_LB       MIC_AUXADC_ADC_RGTVSIM2_VOTRIM                    \
\
  \
    ADC_TRIM_CVFE28_ELR_2_BAT_PLUGIN_PCRGTVSIM2_VOTRIM                        xMA     e MIC_AUXADC_AVG_RGTVSIM2_VOTRIM  PMIC_AUXADC_AVG_NUM_LB       Un0IC_AUXADC_AVG_RGTVSIM2_OC_TRIM                    \
\
  \
   ADC_TRIM_CVFE28_ELR_3MIC_AUXADC_TS_RGTVSIM2_OC_TRIM                        xMA    e MIC_AUXADC_ADC_RGTVSIM2_OC_TRIM  PMIC_AUXADC_AVG_NUM_LB   
VGM0IC_AUXADC_AVG_RGTVIO28_VOTRIM                    \
\
  \
    ADC_TRIM_CVFE28_ELR_3MIC_AUXADC_TS_RGTVIO28_VOTRIM                        xMA     e MIC_AUXADC_AVG_RGTVIO28_VOTRIM  PMIC_AUXADC_AVG_NUM_LB       U3MIC_AUXADC_TS_RGTVIBR_VOTRIM                    \
\
  \
     ADC_TRIM_CVFE28_ELR_3MIC_AUXADC_TS_RGTVIBR_VOTRIM                        xMA      e MIC_AUXADC_AVG_RGTVIBR_VOTRIM  PMIC_AUXADC_AVG_NUM_LB   
VG AAMIC_AUXADC_ADC_RGTVIBR_OC_TRIM                    \
\
  \
    ADC_TRIM_CVFE28_ELR_3MIC_AUXADC_TS_RGTVIBR_OC_TRIM                        xMA     e MIC_AUXADC_ADC_RGTVIBR_OC_TRIM  PMIC_AUXADC_AVG_NUM_LB       UnY_BAT_PLUGIN_PCRGTVRTC28_BIAS_ MP_                       \
  \ADC_TRIM_CVFE28_ELR_3MIC_AUXADC_TS_RGTVRTC28_BIAS_ MP_                       xMA  e Y_BAT_PLUGIN_PCRGTVRTC28_BIAS_ MP_ PMIC_AUXADC_AVG_NUM_LB   
Vn4_BAT_PLUGIN_PCRGTVA12_VOTRIM                    \
\
  \
     ADC_TRIM_CVFE28_ELR_4_BAT_PLUGIN_PCRGTVA12_VOTRIM                        xMA      e MIC_AUXADC_AVG_RGTVA12_VOTRIM  PMIC_AUXADC_AVG_NUM_LB   
VGMGM0IC_AUXADC_AVG_RGTVA12_VOCAP_                       \
  \
 \
 ADC_TRIM_CVFE28_ELR_4_BAT_PLUGIN_PCRGTVA12_VOCAP_                       xMA       e MIC_AUXADC_AVG_RGTVA12_VOCAP_ PMIC_AUXADC_AVG_NUM_LB   
VG AAA4_BAT_PLUGIN_PCRGTVA12_VO MP_                       \
  \
 \
 ADC_TRIM_CVFE28_ELR_4_BAT_PLUGIN_PCRGTVA12_VO MP_                       xMA       e MIC_AUXADC_AVG_RGTVA12_VO MP_ PMIC_AUXADC_AVG_NUM_LB   
VG AAA8IC_AUXADC_AVG_LDO_ANA1_ANA_ID                              \
ADC_TRIM_CLDO_ANA1_DSN_IDIC_AUXADC_AVG_LDO_ANA1_ANA_ID                        xMA     e MFIC_AUXADC_AVG_LDO_ANA1_ANA_ID  PMIC_AUXADC_AVG_NUM_LB       U0IC_AUXADC_AVG_LDO_ANA1_DIG_ID                              \
ADC_TRIM_CLDO_ANA1_DSN_IDIC_AUXADC_AVG_LDO_ANA1_DIG_ID                        xM A    e MFIC_AUXADC_AVG_LDO_ANA1_DIG_ID  PMIC_AUXADC_AVG_NUM_LB       U8IC_AUXADC_AVG_LDO_ANA1_ANA_MINOR_REV_                      \
ADC_TRIM_CLDO_ANA1_DSN_REV0IC_AUXADC_AVG_LDO_ANA1_ANA_MINOR_REV_                    A   e FIC_AUXADC_AVG_LDO_ANA1_ANA_MINOR_REV_ PMIC_AUXADC_AVG_NUM_LB 0IC_AUXADC_AVG_LDO_ANA1_ANA_MAJOR_REV_                      \
ADC_TRIM_CLDO_ANA1_DSN_REV0IC_AUXADC_AVG_LDO_ANA1_ANA_MAJOR_REV_                    A   e FIC_AUXADC_AVG_LDO_ANA1_ANA_MAJOR_REV_ PMIC_AUXADC_AVG_NUM_LB 4IC_AUXADC_AVG_LDO_ANA1_DIG_MINOR_REV_                      \
ADC_TRIM_CLDO_ANA1_DSN_REV0IC_AUXADC_AVG_LDO_ANA1_DIG_MINOR_REV_                    A   e FIC_AUXADC_AVG_LDO_ANA1_DIG_MINOR_REV_ PMIC_AUXADC_AVG_NUM_LB 8IC_AUXADC_AVG_LDO_ANA1_DIG_MAJOR_REV_                      \
ADC_TRIM_CLDO_ANA1_DSN_REV0IC_AUXADC_AVG_LDO_ANA1_DIG_MAJOR_REV_                    A   e FIC_AUXADC_AVG_LDO_ANA1_DIG_MAJOR_REV_ PMIC_AUXADC_AVG_NUM_LB n2_BAT_PLUGIN_PCLDO_ANA1_DSN_CBS                  \
         \
ADC_TRIM_CLDO_ANA1_DSN_DBI_BAT_PLUGIN_PCLDO_ANA1_DSN_CBS                        xM A   e 3_BAT_PLUGIN_PCLDO_ANA1_DSN_CBS  PMIC_AUXADC_AVG_NUM_LB   
VGM0IC_AUXADC_AVG_LDO_ANA1_DSN_BIX                  \
         \
ADC_TRIM_CLDO_ANA1_DSN_DBI_BAT_PLUGIN_PCLDO_ANA1_DSN_BIX                        xM A   e 3_BAT_PLUGIN_PCLDO_ANA1_DSN_BIX  PMIC_AUXADC_AVG_NUM_LB   G_  2_BAT_PLUGIN_PCLDO_ANA1_DSN_ESP                             \
ADC_TRIM_CLDO_ANA1_DSN_DBI_BAT_PLUGIN_PCLDO_ANA1_DSN_ESP                        xM A   e MFIC_AUXADC_AVG_LDO_ANA1_DSN_ESP  PMIC_AUXADC_AVG_NUM_LB   G_  8IC_AUXADC_AVG_LDO_ANA1_DSN_FPI                             \
ADC_TRIM_CLDO_ANA1_DSN_FPIIC_AUXADC_AVG_LDO_ANA1_DSN_FPI                        xM A   e MFIC_AUXADC_AVG_LDO_ANA1_DSN_FPI  PMIC_AUXADC_AVG_NUM_LB   
VGM0IC_AUXADC_AVG_RGTVRF18_VOCAP_                       \
  \
 \ ADC_TRIM_CVRF18_ANA_CON0IC_AUXADC_AVG_RGTVRF18_VOCAP_                       xMA      e MIC_AUXADC_AVG_RGTVRF18_VOCAP_ PMIC_AUXADC_AVG_NUM_LB   
VGMGM0IC_AUXADC_AVG_RGTVRF18_VO MP_                       \
  \
   ADC_TRIM_CVRF18_ANA_CON0IC_AUXADC_AVG_RGTVRF18_VO MP_                       xMA      e MIC_AUXADC_AVG_RGTVRF18_VO MP_ PMIC_AUXADC_AVG_NUM_LB   
VG AA8IC_AUXADC_AVG_RGTVRF18_NDIS                       \
\
  \
   ADC_TRIM_CVRF18_ANA_CONY_BAT_PLUGIN_PCRGTVRF18_NDIS                           xMA    e Y_BAT_PLUGIN_PCRGTVRF18_NDIS     PMIC_AUXADC_AVG_NUM_LB   
VGM0IC_AUXADC_AVG_RGTVRF18_RSV_0_                       \
  \
 \
ADC_TRIM_CVRF18_ANA_CONY_BAT_PLUGIN_PCRGTVRF18_RSV_0_                       xM A     e 3_BAT_PLUGIN_PCRGTVRF18_RSV_0_ PMIC_AUXADC_AVG_NUM_LB   
VG AA2_BAT_PLUGIN_PCRGTVRF18_RSV_1_                       \
  \
 \
ADC_TRIM_CVRF18_ANA_CONY_BAT_PLUGIN_PCRGTVRF18_RSV_1_                       xMA      e Y_BAT_PLUGIN_PCRGTVRF18_RSV_1_ PMIC_AUXADC_AVG_NUM_LB   
VG AA4_BAT_PLUGIN_PCRGTVRF18_OC_LP                        \
  \
 \
ADC_TRIM_CVRF18_ANA_CONY_BAT_PLUGIN_PCRGTVRF18_OC_LP                           xMA   e Y_BAT_PLUGIN_PCRGTVRF18_OC_LP     PMIC_AUXADC_AVG_NUM_LB   
VG5_BAT_PLUGIN_PCRGTVRF18_ULP IQ_CLAMP_                       \
ADC_TRIM_CVRF18_ANA_CONY_BAT_PLUGIN_PCRGTVRF18_ULP IQ_CLAMP_                      A  e Y_BAT_PLUGIN_PCRGTVRF18_ULP IQ_CLAMP_    PMIC_AUXADC_AVG_NUM_L6_BAT_PLUGIN_PCRGTVRF18_ULP BIASX2                        \
\
ADC_TRIM_CVRF18_ANA_CONY_BAT_PLUGIN_PCRGTVRF18_ULP BIASX2                        A   e Y_BAT_PLUGIN_PCRGTVRF18_ULP BIASX2     PMIC_AUXADC_AVG_NUM_LB MIC_AUXADC_ADC_RGTVRF18_MEASURE_FT                        \
\
ADC_TRIM_CVRF18_ANA_CONY_BAT_PLUGIN_PCRGTVRF18_MEASURE_FT                        A   e Y_BAT_PLUGIN_PCRGTVRF18_MEASURE_FT     PMIC_AUXADC_AVG_NUM_LB 8IC_AUXADC_AVG_RGSTVRF18_OC_STATUS                  \
      \
ADC_TRIM_CVRF18_ANA_CONY_BAT_PLUGIN_PCRGSTVRF18_OC_STATUS                        M A e Y_BAT_PLUGIN_PCRGSTVRF18_OC_STATUS  PMIC_AUXADC_AVG_NUM_LB   
9IC_AUXADC_AVG_RGTVEFUSE_VOCAP_                       \
  \
 \ADC_TRIM_CVEFUSE_ANA_CON0IC_AUXADC_AVG_RGTVEFUSE_VOCAP_                       xMA     e MIC_AUXADC_AVG_RGTVEFUSE_VOCAP_ PMIC_AUXADC_AVG_NUM_LB       U0IC_AUXADC_AVG_RGTVEFUSE_VO MP_                       \
  \
 \ADC_TRIM_CVEFUSE_ANA_CON0IC_AUXADC_AVG_RGTVEFUSE_VO MP_                       xMA     e MIC_AUXADC_AVG_RGTVEFUSE_VO MP_ PMIC_AUXADC_AVG_NUM_LB   
VG A8IC_AUXADC_AVG_RGTVEFUSE_NDIS                       \
\
  \
 \ADC_TRIM_CVEFUSE_ANA_CONY_BAT_PLUGIN_PCRGTVEFUSE_NDIS                           xMA   e Y_BAT_PLUGIN_PCRGTVEFUSE_NDIS     PMIC_AUXADC_AVG_NUM_LB   
VG0IC_AUXADC_AVG_RGTVEFUSE_RSV_1_                       \
  \
 \ADC_TRIM_CVEFUSE_ANA_CONY_BAT_PLUGIN_PCRGTVEFUSE_RSV_1_                       xMA     e Y_BAT_PLUGIN_PCRGTVEFUSE_RSV_1_ PMIC_AUXADC_AVG_NUM_LB   
VG A2_BAT_PLUGIN_PCRGTVEFUSE_OC_LP                        \
  \
 \ADC_TRIM_CVEFUSE_ANA_CONY_BAT_PLUGIN_PCRGTVEFUSE_OC_LP                           xMA  e Y_BAT_PLUGIN_PCRGTVEFUSE_OC_LP     PMIC_AUXADC_AVG_NUM_LB   
V3MIC_AUXADC_TS_RGTVEFUSE_ULP IQ_CLAMP_                        ADC_TRIM_CVEFUSE_ANA_CONY_BAT_PLUGIN_PCRGTVEFUSE_ULP IQ_CLAMP_                      A e Y_BAT_PLUGIN_PCRGTVEFUSE_ULP IQ_CLAMP_    PMIC_AUXADC_AVG_NUM_4_BAT_PLUGIN_PCRGTVEFUSE_ULP BIASX2                        \
 ADC_TRIM_CVEFUSE_ANA_CONY_BAT_PLUGIN_PCRGTVEFUSE_ULP BIASX2                        A  e Y_BAT_PLUGIN_PCRGTVEFUSE_ULP BIASX2     PMIC_AUXADC_AVG_NUM_LB5_BAT_PLUGIN_PCRGTVEFUSE_MEASURE_FT                        \
 ADC_TRIM_CVEFUSE_ANA_CONY_BAT_PLUGIN_PCRGTVEFUSE_MEASURE_FT                        A  e Y_BAT_PLUGIN_PCRGTVEFUSE_MEASURE_FT     PMIC_AUXADC_AVG_______6_BAT_PLUGIN_PCRGSTVEFUSE_OC_STATUS                  \
       ADC_TRIM_CVEFUSE_ANA_CONY_BAT_PLUGIN_PCRGSTVEFUSE_OC_STATUS                        xMAe Y_BAT_PLUGIN_PCRGSTVEFUSE_OC_STATUS  PMIC_AUXADC_AVG_NUM_LB   MIC_AUXADC_ADC_RGTVCN18_VOCAP_                       \
  \
 \ ADC_TRIM_CVCN18_ANA_CON0IC_AUXADC_AVG_RGTVCN18_VOCAP_                       xMA      e MIC_AUXADC_AVG_RGTVCN18_VOCAP_ PMIC_AUXADC_AVG_NUM_LB   
VGMGM0IC_AUXADC_AVG_RGTVCN18_VO MP_                       \
  \
   ADC_TRIM_CVCN18_ANA_CON0IC_AUXADC_AVG_RGTVCN18_VO MP_                       xMA      e MIC_AUXADC_AVG_RGTVCN18_VO MP_ PMIC_AUXADC_AVG_NUM_LB   
VG AA8IC_AUXADC_AVG_RGTVCN18_NDIS                       \
\
  \
   ADC_TRIM_CVCN18_ANA_CONY_BAT_PLUGIN_PCRGTVCN18_NDIS                           xMA    e Y_BAT_PLUGIN_PCRGTVCN18_NDIS     PMIC_AUXADC_AVG_NUM_LB   
VGM0IC_AUXADC_AVG_RGTVCN18_RSV_1_                       \
  \
 \
ADC_TRIM_CVCN18_ANA_CONY_BAT_PLUGIN_PCRGTVCN18_RSV_1_                       xMA      e Y_BAT_PLUGIN_PCRGTVCN18_RSV_1_ PMIC_AUXADC_AVG_NUM_LB   
VG AA2_BAT_PLUGIN_PCRGTVCN18_OC_LP                        \
  \
 \
ADC_TRIM_CVCN18_ANA_CONY_BAT_PLUGIN_PCRGTVCN18_OC_LP                           xMA   e Y_BAT_PLUGIN_PCRGTVCN18_OC_LP     PMIC_AUXADC_AVG_NUM_LB   
VG3MIC_AUXADC_TS_RGTVCN18_ULP IQ_CLAMP_                       \
ADC_TRIM_CVCN18_ANA_CONY_BAT_PLUGIN_PCRGTVCN18_ULP IQ_CLAMP_                      A  e Y_BAT_PLUGIN_PCRGTVCN18_ULP IQ_CLAMP_    PMIC_AUXADC_AVG_NUM_L4_BAT_PLUGIN_PCRGTVCN18_ULP BIASX2                        \
\
ADC_TRIM_CVCN18_ANA_CONY_BAT_PLUGIN_PCRGTVCN18_ULP BIASX2                        A   e Y_BAT_PLUGIN_PCRGTVCN18_ULP BIASX2     PMIC_AUXADC_AVG_NUM_LB 5_BAT_PLUGIN_PCRGTVCN18_MEASURE_FT                        \
\
ADC_TRIM_CVCN18_ANA_CONY_BAT_PLUGIN_PCRGTVCN18_MEASURE_FT                        A   e Y_BAT_PLUGIN_PCRGTVCN18_MEASURE_FT     PMIC_AUXADC_AVG________6_BAT_PLUGIN_PCRGSTVCN18_OC_STATUS                  \
      \
ADC_TRIM_CVCN18_ANA_CONY_BAT_PLUGIN_PCRGSTVCN18_OC_STATUS                        M A e Y_BAT_PLUGIN_PCRGSTVCN18_OC_STATUS  PMIC_AUXADC_AVG_NUM_LB   
MIC_AUXADC_ADC_RGTVCAMIO_VOCAP_                       \
  \
 \ADC_TRIM_CVCAMIO_ANA_CON0IC_AUXADC_AVG_RGTVCAMIO_VOCAP_                       xMA     e MIC_AUXADC_AVG_RGTVCAMIO_VOCAP_ PMIC_AUXADC_AVG_NUM_LB       U0IC_AUXADC_AVG_RGTVCAMIO_VO MP_                       \
  \
 \ADC_TRIM_CVCAMIO_ANA_CON0IC_AUXADC_AVG_RGTVCAMIO_VO MP_                       xMA     e MIC_AUXADC_AVG_RGTVCAMIO_VO MP_ PMIC_AUXADC_AVG_NUM_LB   
VG A8IC_AUXADC_AVG_RGTVCAMIO_NDIS                       \
\
  \
 \ADC_TRIM_CVCAMIO_ANA_CONY_BAT_PLUGIN_PCRGTVCAMIO_NDIS                           xMA   e Y_BAT_PLUGIN_PCRGTVCAMIO_NDIS     PMIC_AUXADC_AVG_NUM_LB   
VG0IC_AUXADC_AVG_RGTVCAMIO_RSV_1_                       \
  \
 \ADC_TRIM_CVCAMIO_ANA_CONY_BAT_PLUGIN_PCRGTVCAMIO_RSV_1_                       xMA     e Y_BAT_PLUGIN_PCRGTVCAMIO_RSV_1_ PMIC_AUXADC_AVG_NUM_LB   
VG A2_BAT_PLUGIN_PCRGTVCAMIO_OC_LP                        \
  \
 \ADC_TRIM_CVCAMIO_ANA_CONY_BAT_PLUGIN_PCRGTVCAMIO_OC_LP                           xMA  e Y_BAT_PLUGIN_PCRGTVCAMIO_OC_LP     PMIC_AUXADC_AVG_NUM_LB   
V3MIC_AUXADC_TS_RGTVCAMIO_ULP IQ_CLAMP_                        ADC_TRIM_CVCAMIO_ANA_CONY_BAT_PLUGIN_PCRGTVCAMIO_ULP IQ_CLAMP_                      A e Y_BAT_PLUGIN_PCRGTVCAMIO_ULP IQ_CLAMP_    PMIC_AUXADC_AVG_NUM_4_BAT_PLUGIN_PCRGTVCAMIO_ULP BIASX2                        \
 ADC_TRIM_CVCAMIO_ANA_CONY_BAT_PLUGIN_PCRGTVCAMIO_ULP BIASX2                        A  e Y_BAT_PLUGIN_PCRGTVCAMIO_ULP BIASX2     PMIC_AUXADC_AVG_NUM_LB5_BAT_PLUGIN_PCRGTVCAMIO_MEASURE_FT                        \
 ADC_TRIM_CVCAMIO_ANA_CONY_BAT_PLUGIN_PCRGTVCAMIO_MEASURE_FT                        A  e Y_BAT_PLUGIN_PCRGTVCAMIO_MEASURE_FT     PMIC_AUXADC_AVG_______6_BAT_PLUGIN_PCRGSTVCAMIO_OC_STATUS                  \
       ADC_TRIM_CVCAMIO_ANA_CONY_BAT_PLUGIN_PCRGSTVCAMIO_OC_STATUS                        xMAe Y_BAT_PLUGIN_PCRGSTVCAMIO_OC_STATUS  PMIC_AUXADC_AVG_NUM_LB   MIC_AUXADC_ADC_RGTVAUD18_VOCAP_                       \
  \
 \ADC_TRIM_CVAUD18_ANA_CON0IC_AUXADC_AVG_RGTVAUD18_VOCAP_                       xMA     e MIC_AUXADC_AVG_RGTVAUD18_VOCAP_ PMIC_AUXADC_AVG_NUM_LB       U0IC_AUXADC_AVG_RGTVAUD18_VO MP_                       \
  \
  ADC_TRIM_CVAUD18_ANA_CON0IC_AUXADC_AVG_RGTVAUD18_VO MP_                       xMA     e MIC_AUXADC_AVG_RGTVAUD18_VO MP_ PMIC_AUXADC_AVG_NUM_LB   
VG A8IC_AUXADC_AVG_RGTVAUD18_NDIS                       \
\
  \
 \ADC_TRIM_CVAUD18_ANA_CONY_BAT_PLUGIN_PCRGTVAUD18_NDIS                           xMA   e Y_BAT_PLUGIN_PCRGTVAUD18_NDIS     PMIC_AUXADC_AVG_NUM_LB   
VG0IC_AUXADC_AVG_RGTVAUD18_RSV_1_                       \
  \
 \ADC_TRIM_CVAUD18_ANA_CONY_BAT_PLUGIN_PCRGTVAUD18_RSV_1_                       xMA     e Y_BAT_PLUGIN_PCRGTVAUD18_RSV_1_ PMIC_AUXADC_AVG_NUM_LB   
VG A2_BAT_PLUGIN_PCRGTVAUD18_OC_LP                        \
  \
 \ADC_TRIM_CVAUD18_ANA_CONY_BAT_PLUGIN_PCRGTVAUD18_OC_LP                           xMA  e Y_BAT_PLUGIN_PCRGTVAUD18_OC_LP     PMIC_AUXADC_AVG_NUM_LB   
V3MIC_AUXADC_TS_RGTVAUD18_ULP IQ_CLAMP_                        ADC_TRIM_CVAUD18_ANA_CONY_BAT_PLUGIN_PCRGTVAUD18_ULP IQ_CLAMP_                      A e Y_BAT_PLUGIN_PCRGTVAUD18_ULP IQ_CLAMP_    PMIC_AUXADC_AVG_NUM_4_BAT_PLUGIN_PCRGTVAUD18_ULP BIASX2                        \
 ADC_TRIM_CVAUD18_ANA_CONY_BAT_PLUGIN_PCRGTVAUD18_ULP BIASX2                        A  e Y_BAT_PLUGIN_PCRGTVAUD18_ULP BIASX2     PMIC_AUXADC_AVG_NUM_LB5_BAT_PLUGIN_PCRGTVAUD18_MEASURE_FT                        \
 ADC_TRIM_CVAUD18_ANA_CONY_BAT_PLUGIN_PCRGTVAUD18_MEASURE_FT                        A  e Y_BAT_PLUGIN_PCRGTVAUD18_MEASURE_FT     PMIC_AUXADC_AVG_______6_BAT_PLUGIN_PCRGSTVAUD18_OC_STATUS                  \
       ADC_TRIM_CVAUD18_ANA_CONY_BAT_PLUGIN_PCRGSTVAUD18_OC_STATUS                        xMAe Y_BAT_PLUGIN_PCRGSTVAUD18_OC_STATUS  PMIC_AUXADC_AVG_NUM_LB   MIC_AUXADC_ADC_RGTVIO18_VOCAP_                       \
  \
 \ ADC_TRIM_CVIO18_ANA_CON0IC_AUXADC_AVG_RGTVIO18_VOCAP_                       xMA      e MIC_AUXADC_AVG_RGTVIO18_VOCAP_ PMIC_AUXADC_AVG_NUM_LB   
VGMGM0IC_AUXADC_AVG_RGTVIO18_VO MP_                       \
  \
   ADC_TRIM_CVIO18_ANA_CON0IC_AUXADC_AVG_RGTVIO18_VO MP_                       xMA      e MIC_AUXADC_AVG_RGTVIO18_VO MP_ PMIC_AUXADC_AVG_NUM_LB   
VG AA8IC_AUXADC_AVG_RGTVIO18_NDIS                       \
\
  \
   ADC_TRIM_CVIO18_ANA_CONY_BAT_PLUGIN_PCRGTVIO18_NDIS                           xMA    e Y_BAT_PLUGIN_PCRGTVIO18_NDIS     PMIC_AUXADC_AVG_NUM_LB   
VGM0IC_AUXADC_AVG_RGTVIO18_RSV_1_                       \
  \
 \
ADC_TRIM_CVIO18_ANA_CONY_BAT_PLUGIN_PCRGTVIO18_RSV_1_                       xMA      e Y_BAT_PLUGIN_PCRGTVIO18_RSV_1_ PMIC_AUXADC_AVG_NUM_LB   
VG AA2_BAT_PLUGIN_PCRGTVIO18_OC_LP                        \
  \
 \
ADC_TRIM_CVIO18_ANA_CONY_BAT_PLUGIN_PCRGTVIO18_OC_LP                           xMA   e Y_BAT_PLUGIN_PCRGTVIO18_OC_LP     PMIC_AUXADC_AVG_NUM_LB   
VG3MIC_AUXADC_TS_RGTVIO18_ULP IQ_CLAMP_                       \
ADC_TRIM_CVIO18_ANA_CONY_BAT_PLUGIN_PCRGTVIO18_ULP IQ_CLAMP_                      A  e Y_BAT_PLUGIN_PCRGTVIO18_ULP IQ_CLAMP_    PMIC_AUXADC_AVG_NUM_L4_BAT_PLUGIN_PCRGTVIO18_ULP BIASX2                        \
\
ADC_TRIM_CVIO18_ANA_CONY_BAT_PLUGIN_PCRGTVIO18_ULP BIASX2                        A   e Y_BAT_PLUGIN_PCRGTVIO18_ULP BIASX2     PMIC_AUXADC_AVG_NUM_LB 5_BAT_PLUGIN_PCRGTVIO18_MEASURE_FT                        \
\
ADC_TRIM_CVIO18_ANA_CONY_BAT_PLUGIN_PCRGTVIO18_MEASURE_FT                        A   e Y_BAT_PLUGIN_PCRGTVIO18_MEASURE_FT     PMIC_AUXADC_AVG________6_BAT_PLUGIN_PCRGSTVIO18_OC_STATUS                  \
      \
ADC_TRIM_CVIO18_ANA_CONY_BAT_PLUGIN_PCRGSTVIO18_OC_STATUS                        M A e Y_BAT_PLUGIN_PCRGSTVIO18_OC_STATUS  PMIC_AUXADC_AVG_NUM_LB   
MIC_AUXADC_ADC_RGTVM18_VOCAP_                       \
  \
 \ 
ADC_TRIM_CVM18_ANA_CON0IC_AUXADC_AVG_RGTVM18_VOCAP_                       xMA       e MIC_AUXADC_AVG_RGTVM18_VOCAP_ PMIC_AUXADC_AVG_NUM_LB   
VG AAG0IC_AUXADC_AVG_RGTVM18_VO MP_                       \
  \
   
ADC_TRIM_CVM18_ANA_CON0IC_AUXADC_AVG_RGTVM18_VO MP_                       xMA       e MIC_AUXADC_AVG_RGTVM18_VO MP_ PMIC_AUXADC_AVG_NUM_LB   
VG AAA8IC_AUXADC_AVG_RGTVM18_NDIS                       \
\
  \
   
ADC_TRIM_CVM18_ANA_CONY_BAT_PLUGIN_PCRGTVM18_NDIS                           xMA     e Y_BAT_PLUGIN_PCRGTVM18_NDIS     PMIC_AUXADC_AVG_NUM_LB       U0IC_AUXADC_AVG_RGTVM18_RSV_1_                       \
  \
 \

ADC_TRIM_CVM18_ANA_CONY_BAT_PLUGIN_PCRGTVM18_RSV_1_                       xMA       e Y_BAT_PLUGIN_PCRGTVM18_RSV_1_ PMIC_AUXADC_AVG_NUM_LB   
VG AAA2_BAT_PLUGIN_PCRGTVM18_OC_LP                        \
  \
 \

ADC_TRIM_CVM18_ANA_CONY_BAT_PLUGIN_PCRGTVM18_OC_LP                           xMA    e Y_BAT_PLUGIN_PCRGTVM18_OC_LP     PMIC_AUXADC_AVG_NUM_LB   
VGV3MIC_AUXADC_TS_RGTVM18_ULP IQ_CLAMP_                       \

ADC_TRIM_CVM18_ANA_CONY_BAT_PLUGIN_PCRGTVM18_ULP IQ_CLAMP_                      A   e Y_BAT_PLUGIN_PCRGTVM18_ULP IQ_CLAMP_    PMIC_AUXADC_AVG_NUM_L_4_BAT_PLUGIN_PCRGTVM18_ULP BIASX2                        \
\
 ADC_TRIM_CVM18_ANA_CONY_BAT_PLUGIN_PCRGTVM18_ULP BIASX2                        A    e Y_BAT_PLUGIN_PCRGTVM18_ULP BIASX2     PMIC_AUXADC_AVG_NUM_LB B5_BAT_PLUGIN_PCRGTVM18_MEASURE_FT                        \
\
 ADC_TRIM_CVM18_ANA_CONY_BAT_PLUGIN_PCRGTVM18_MEASURE_FT                        A    e Y_BAT_PLUGIN_PCRGTVM18_MEASURE_FT     PMIC_AUXADC_AVG_________6_BAT_PLUGIN_PCRGSTVM18_OC_STATUS                  \
      \
 ADC_TRIM_CVM18_ANA_CONY_BAT_PLUGIN_PCRGSTVM18_OC_STATUS                        xMA  e Y_BAT_PLUGIN_PCRGSTVM18_OC_STATUS  PMIC_AUXADC_AVG_NUM_LB   
VMIC_AUXADC_ADC_RGTVUFS_VOCAP_                       \
  \
 \ 
ADC_TRIM_CVUFS_ANA_CON0IC_AUXADC_AVG_RGTVUFS_VOCAP_                       xMA       e MIC_AUXADC_AVG_RGTVUFS_VOCAP_ PMIC_AUXADC_AVG_NUM_LB   
VG AAG0IC_AUXADC_AVG_RGTVUFS_VO MP_                       \
  \
   
ADC_TRIM_CVUFS_ANA_CON0IC_AUXADC_AVG_RGTVUFS_VO MP_                       xMA       e MIC_AUXADC_AVG_RGTVUFS_VO MP_ PMIC_AUXADC_AVG_NUM_LB   
VG AAA8IC_AUXADC_AVG_RGTVUFS_NDIS                       \
\
  \
   
ADC_TRIM_CVUFS_ANA_CONY_BAT_PLUGIN_PCRGTVUFS_NDIS                           xMA     e Y_BAT_PLUGIN_PCRGTVUFS_NDIS     PMIC_AUXADC_AVG_NUM_LB       U0IC_AUXADC_AVG_RGTVUFS_RSV_1_                       \
  \
 \

ADC_TRIM_CVUFS_ANA_CONY_BAT_PLUGIN_PCRGTVUFS_RSV_1_                       xMA       e Y_BAT_PLUGIN_PCRGTVUFS_RSV_1_ PMIC_AUXADC_AVG_NUM_LB   
VG AAA2_BAT_PLUGIN_PCRGTVUFS_OC_LP                        \
  \
 \

ADC_TRIM_CVUFS_ANA_CONY_BAT_PLUGIN_PCRGTVUFS_OC_LP                           xMA    e Y_BAT_PLUGIN_PCRGTVUFS_OC_LP     PMIC_AUXADC_AVG_NUM_LB   
VGV3MIC_AUXADC_TS_RGTVUFS_ULP IQ_CLAMP_                       \

ADC_TRIM_CVUFS_ANA_CONY_BAT_PLUGIN_PCRGTVUFS_ULP IQ_CLAMP_                      A   e Y_BAT_PLUGIN_PCRGTVUFS_ULP IQ_CLAMP_    PMIC_AUXADC_AVG_NUM_L_4_BAT_PLUGIN_PCRGTVUFS_ULP BIASX2                        \
\
 ADC_TRIM_CVUFS_ANA_CONY_BAT_PLUGIN_PCRGTVUFS_ULP BIASX2                        A    e Y_BAT_PLUGIN_PCRGTVUFS_ULP BIASX2     PMIC_AUXADC_AVG_NUM_LB B5_BAT_PLUGIN_PCRGTVUFS_MEASURE_FT                        \
\
 ADC_TRIM_CVUFS_ANA_CONY_BAT_PLUGIN_PCRGTVUFS_MEASURE_FT                        A    e Y_BAT_PLUGIN_PCRGTVUFS_MEASURE_FT     PMIC_AUXADC_AVG_________6_BAT_PLUGIN_PCRGSTVUFS_OC_STATUS                  \
      \
 ADC_TRIM_CVUFS_ANA_CONY_BAT_PLUGIN_PCRGSTVUFS_OC_STATUS                        xMA  e Y_BAT_PLUGIN_PCRGSTVUFS_OC_STATUS  PMIC_AUXADC_AVG_NUM_LB   
VMIC_AUXADC_ADC_RGTSLDO20_RSV_                       \
  \
 \
 ADC_TRIM_CSLDO20_ANA_CON0IC_AUXADC_AVG_RGTSLDO20_RSV_                       xMA       e 3MIC_AUXADC_AVG_RGTSLDO20_RSV_ PMIC_AUXADC_AVG_NUM_LB   
VG AAG0IC_AUXADC_AVG_RGTVRF12_VOCAP_                       \
  \
 \
ADC_TRIM_CVRF12_ANA_CON0IC_AUXADC_AVG_RGTVRF12_VOCAP_                       xMA      e MIC_AUXADC_AVG_RGTVRF12_VOCAP_ PMIC_AUXADC_AVG_NUM_LB   
VGMGM0IC_AUXADC_AVG_RGTVRF12_VO MP_                       \
  \
   ADC_TRIM_CVRF12_ANA_CON0IC_AUXADC_AVG_RGTVRF12_VO MP_                       xMA      e MIC_AUXADC_AVG_RGTVRF12_VO MP_ PMIC_AUXADC_AVG_NUM_LB   
VG AA8IC_AUXADC_AVG_RGTVRF12_NDIS                       \
\
  \
   ADC_TRIM_CVRF12_ANA_CONY_BAT_PLUGIN_PCRGTVRF12_NDIS                           xMA    e Y_BAT_PLUGIN_PCRGTVRF12_NDIS     PMIC_AUXADC_AVG_NUM_LB   
VGM0IC_AUXADC_AVG_RGTVRF12_RSV_0_                       \
  \
 \
ADC_TRIM_CVRF12_ANA_CONY_BAT_PLUGIN_PCRGTVRF12_RSV_0_                       xM A     e 3_BAT_PLUGIN_PCRGTVRF12_RSV_0_ PMIC_AUXADC_AVG_NUM_LB   
VG AA2_BAT_PLUGIN_PCRGTVRF12_RSV_1_                       \
  \
 \
ADC_TRIM_CVRF12_ANA_CONY_BAT_PLUGIN_PCRGTVRF12_RSV_1_                       xMA      e Y_BAT_PLUGIN_PCRGTVRF12_RSV_1_ PMIC_AUXADC_AVG_NUM_LB   
VG AA4_BAT_PLUGIN_PCRGTVRF12_OC_LP                        \
  \
 \
ADC_TRIM_CVRF12_ANA_CONY_BAT_PLUGIN_PCRGTVRF12_OC_LP                           xMA   e Y_BAT_PLUGIN_PCRGTVRF12_OC_LP     PMIC_AUXADC_AVG_NUM_LB   G_ 5_BAT_PLUGIN_PCRGTVRF12_ULP IQ_CLAMP_                       \
ADC_TRIM_CVRF12_ANA_CONY_BAT_PLUGIN_PCRGTVRF12_ULP IQ_CLAMP_                      A  e Y_BAT_PLUGIN_PCRGTVRF12_ULP IQ_CLAMP_    PMIC_AUXADC_AVG_NUM_L6_BAT_PLUGIN_PCRGTVRF12_ULP BIASX2                        \
\
ADC_TRIM_CVRF12_ANA_CONY_BAT_PLUGIN_PCRGTVRF12_ULP BIASX2                        A   e Y_BAT_PLUGIN_PCRGTVRF12_ULP BIASX2     PMIC_AUXADC_AVG_NUM_LB MIC_AUXADC_ADC_RGTVRF12_MEASURE_FT                        \
\
ADC_TRIM_CVRF12_ANA_CONY_BAT_PLUGIN_PCRGTVRF12_MEASURE_FT                        A   e Y_BAT_PLUGIN_PCRGTVRF12_MEASURE_FT     PMIC_AUXADC_AVG_NUM_LB 8IC_AUXADC_AVG_RGSTVRF12_OC_STATUS                  \
      \
ADC_TRIM_CVRF12_ANA_CONY_BAT_PLUGIN_PCRGSTVRF12_OC_STATUS                        M A e Y_BAT_PLUGIN_PCRGSTVRF12_OC_STATUS  PMIC_AUXADC_AVG_NUM_LB   G9IC_AUXADC_AVG_RGTVCN13_VOCAP_                       \
  \
 \ ADC_TRIM_CVCN13_ANA_CON0IC_AUXADC_AVG_RGTVCN13_VOCAP_                       xMA      e MIC_AUXADC_AVG_RGTVCN13_VOCAP_ PMIC_AUXADC_AVG_NUM_LB   
VGMGM0IC_AUXADC_AVG_RGTVCN13_VO MP_                       \
  \
   ADC_TRIM_CVCN13_ANA_CON0IC_AUXADC_AVG_RGTVCN13_VO MP_                       xMA      e MIC_AUXADC_AVG_RGTVCN13_VO MP_ PMIC_AUXADC_AVG_NUM_LB   
VG AA8IC_AUXADC_AVG_RGTVCN13_NDIS                       \
\
  \
   ADC_TRIM_CVCN13_ANA_CONY_BAT_PLUGIN_PCRGTVCN13_NDIS                           xMA    e Y_BAT_PLUGIN_PCRGTVCN13_NDIS     PMIC_AUXADC_AVG_NUM_LB   
VGM0IC_AUXADC_AVG_RGTVCN13_RSV_0_                       \
  \
 \
ADC_TRIM_CVCN13_ANA_CONY_BAT_PLUGIN_PCRGTVCN13_RSV_0_                       xM A     e 3_BAT_PLUGIN_PCRGTVCN13_RSV_0_ PMIC_AUXADC_AVG_NUM_LB   
VG AA2_BAT_PLUGIN_PCRGTVCN13_RSV_1_                       \
  \
 \
ADC_TRIM_CVCN13_ANA_CONY_BAT_PLUGIN_PCRGTVCN13_RSV_1_                       xMA      e Y_BAT_PLUGIN_PCRGTVCN13_RSV_1_ PMIC_AUXADC_AVG_NUM_LB   
VG AA4_BAT_PLUGIN_PCRGTVCN13_OC_LP                        \
  \
 \
ADC_TRIM_CVCN13_ANA_CONY_BAT_PLUGIN_PCRGTVCN13_OC_LP                           xMA   e Y_BAT_PLUGIN_PCRGTVCN13_OC_LP     PMIC_AUXADC_AVG_NUM_LB   G_ 5_BAT_PLUGIN_PCRGTVCN13_ULP IQ_CLAMP_                       \
ADC_TRIM_CVCN13_ANA_CONY_BAT_PLUGIN_PCRGTVCN13_ULP IQ_CLAMP_                      A  e Y_BAT_PLUGIN_PCRGTVCN13_ULP IQ_CLAMP_    PMIC_AUXADC_AVG_NUM_L6_BAT_PLUGIN_PCRGTVCN13_ULP BIASX2                        \
\
ADC_TRIM_CVCN13_ANA_CONY_BAT_PLUGIN_PCRGTVCN13_ULP BIASX2                        A   e Y_BAT_PLUGIN_PCRGTVCN13_ULP BIASX2     PMIC_AUXADC_AVG_NUM_LB MIC_AUXADC_ADC_RGTVCN13_MEASURE_FT                        \
\
ADC_TRIM_CVCN13_ANA_CONY_BAT_PLUGIN_PCRGTVCN13_MEASURE_FT                        A   e Y_BAT_PLUGIN_PCRGTVCN13_MEASURE_FT     PMIC_AUXADC_AVG_NUM_LB 8IC_AUXADC_AVG_RGSTVCN13_OC_STATUS                  \
      \
ADC_TRIM_CVCN13_ANA_CONY_BAT_PLUGIN_PCRGSTVCN13_OC_STATUS                        M A e Y_BAT_PLUGIN_PCRGSTVCN13_OC_STATUS  PMIC_AUXADC_AVG_NUM_LB   G9IC_AUXADC_AVG_RGTVA09_NDIS                       \
\
  \
    ADC_TRIM_CVA09_ANA_CON0IC_AUXADC_AVG_RGTVA09_NDIS                           xMA     e Y_BAT_PLUGIN_PCRGTVA09_NDIS     PMIC_AUXADC_AVG_NUM_LB       U0IC_AUXADC_AVG_RGTVA09_RSV_1_                       \
  \
 \
 ADC_TRIM_CVA09_ANA_CON0IC_AUXADC_AVG_RGTVA09_RSV_1_                       xMA       e Y_BAT_PLUGIN_PCRGTVA09_RSV_1_ PMIC_AUXADC_AVG_NUM_LB   
VG AAGY_BAT_PLUGIN_PCRGTVA09_OC_LP                        \
  \
 \
 ADC_TRIM_CVA09_ANA_CON0IC_AUXADC_AVG_RGTVA09_OC_LP                           xMA    e Y_BAT_PLUGIN_PCRGTVA09_OC_LP     PMIC_AUXADC_AVG_NUM_LB   G_  2_BAT_PLUGIN_PCRGTVA09_ULP IQ_CLAMP_                        \ ADC_TRIM_CVA09_ANA_CON0IC_AUXADC_AVG_RGTVA09_ULP IQ_CLAMP_                      A   e Y_BAT_PLUGIN_PCRGTVA09_ULP IQ_CLAMP_    PMIC_AUXADC_AVG_NUM_LB3MIC_AUXADC_TS_RGTVA09_ULP BIASX2                        \
\
 ADC_TRIM_CVA09_ANA_CON0IC_AUXADC_AVG_RGTVA09_ULP BIASX2                        A    e Y_BAT_PLUGIN_PCRGTVA09_ULP BIASX2     PMIC_AUXADC_AVG_NUM_LB  4_BAT_PLUGIN_PCRGTVA09_MEASURE_FT                        \
\
 ADC_TRIM_CVA09_ANA_CON0IC_AUXADC_AVG_RGTVA09_MEASURE_FT                        A    e Y_BAT_PLUGIN_PCRGTVA09_MEASURE_FT     PMIC_AUXADC_AVG_NUM_LB B5_BAT_PLUGIN_PCRGSTVA09_OC_STATUS                  \
         ADC_TRIM_CVA09_ANA_CON0IC_AUXADC_AVG_RGSTVA09_OC_STATUS                        xMA  e Y_BAT_PLUGIN_PCRGSTVA09_OC_STATUS  PMIC_AUXADC_AVG_NUM_LB   G_6_BAT_PLUGIN_PCRGTVSRAM_PROC1_NDIS                       \
\
 ADC_TRIM_CVSRAM_PROC1_ANA_CON0IC_AUXADC_AVG_RGTVSRAM_PROC1_NDIS                        A   e Y_BAT_PLUGIN_PCRGTVSRAM_PROC1_NDIS     PMIC_AUXADC_AVG_NUM_LB 4IC_AUXADC_AVG_RGTVSRAM_PROC1_NDIS PLCUR                      ADC_TRIM_CVSRAM_PROC1_ANA_CON0IC_AUXADC_AVG_RGTVSRAM_PROC1_NDIS PLCUR                    A e 3MIC_AUXADC_TS_RGTVSRAM_PROC1_NDIS PLCUR  PMIC_AUXADC_AVG_NUM_5_BAT_PLUGIN_PCRGTVSRAM_PROC1_OC_LP                        \
 ADC_TRIM_CVSRAM_PROC1_ANA_CON0IC_AUXADC_AVG_RGTVSRAM_PROC1_OC_LP                           e Y_BAT_PLUGIN_PCRGTVSRAM_PROC1_OC_LP     PMIC_AUXADC_AVG_NUM_LBMIC_AUXADC_ADC_RGTVSRAM_PROC1_RSV_H                  \
       ADC_TRIM_CVSRAM_PROC1_ANA_CON0IC_AUXADC_AVG_RGTVSRAM_PROC1_RSV_H                        xMAe MIC_AUXADC_AVG_RGTVSRAM_PROC1_RSV_H  PMIC_AUXADC_AVG_NUM_LB   8IC_AUXADC_AVG_RGTVSRAM_PROC1_RSV_P_                       \
 ADC_TRIM_CVSRAM_PROC1_ANA_CON0IC_AUXADC_AVG_RGTVSRAM_PROC1_RSV_P_                       xMAe MIC_AUXADC_AVG_RGTVSRAM_PROC1_RSV_P_ PMIC_AUXADC_AVG_NUM_LB   n2_BAT_PLUGIN_PCRGTVSRAM_PROC1_ULP IQ_CLAMP_                   ADC_TRIM_CVSRAM_PROC1_ANA_CONY_BAT_PLUGIN_PCRGTVSRAM_PROC1_ULP IQ_CLAMP_                   e Y_BAT_PLUGIN_PCRGTVSRAM_PROC1_ULP IQ_CLAMP_    PMIC_AUXADC_AVG0IC_AUXADC_AVG_RGTVSRAM_PROC1_ULP BIASX2                      ADC_TRIM_CVSRAM_PROC1_ANA_CONY_BAT_PLUGIN_PCRGTVSRAM_PROC1_ULP BIASX2                      e Y_BAT_PLUGIN_PCRGTVSRAM_PROC1_ULP BIASX2     PMIC_AUXADC_AVG_NY_BAT_PLUGIN_PCRGTVSRAM_PROC1_MEASURE_FT                      ADC_TRIM_CVSRAM_PROC1_ANA_CONY_BAT_PLUGIN_PCRGTVSRAM_PROC1_MEASURE_FT                      e Y_BAT_PLUGIN_PCRGTVSRAM_PROC1_MEASURE_FT     PMIC_AUXADC_AVG_N2_BAT_PLUGIN_PCRGSTVSRAM_PROC1_OC_STATUS                  \
  ADC_TRIM_CVSRAM_PROC1_ANA_CONY_BAT_PLUGIN_PCRGSTVSRAM_PROC1_OC_STATUS                    A e Y_BAT_PLUGIN_PCRGSTVSRAM_PROC1_OC_STATUS  PMIC_AUXADC_AVG_NUM_3MIC_AUXADC_TS_RGTVSRAM_PROC2_NDIS                       \
\
 ADC_TRIM_CVSRAM_PROC2_ANA_CON0IC_AUXADC_AVG_RGTVSRAM_PROC2_NDIS                        A   e Y_BAT_PLUGIN_PCRGTVSRAM_PROC2_NDIS     PMIC_AUXADC_AVG_NUM_LB 4IC_AUXADC_AVG_RGTVSRAM_PROC2_NDIS PLCUR                      ADC_TRIM_CVSRAM_PROC2_ANA_CON0IC_AUXADC_AVG_RGTVSRAM_PROC2_NDIS PLCUR                    A e 3MIC_AUXADC_TS_RGTVSRAM_PROC2_NDIS PLCUR  PMIC_AUXADC_AVG_NUM_5_BAT_PLUGIN_PCRGTVSRAM_PROC2_OC_LP                        \
 ADC_TRIM_CVSRAM_PROC2_ANA_CON0IC_AUXADC_AVG_RGTVSRAM_PROC2_OC_LP                           e Y_BAT_PLUGIN_PCRGTVSRAM_PROC2_OC_LP     PMIC_AUXADC_AVG_NUM_LBMIC_AUXADC_ADC_RGTVSRAM_PROC2_RSV_H                  \
       ADC_TRIM_CVSRAM_PROC2_ANA_CON0IC_AUXADC_AVG_RGTVSRAM_PROC2_RSV_H                        xMAe MIC_AUXADC_AVG_RGTVSRAM_PROC2_RSV_H  PMIC_AUXADC_AVG_NUM_LB   8IC_AUXADC_AVG_RGTVSRAM_PROC2_RSV_P_                       \
 ADC_TRIM_CVSRAM_PROC2_ANA_CON0IC_AUXADC_AVG_RGTVSRAM_PROC2_RSV_P_                       xMAe MIC_AUXADC_AVG_RGTVSRAM_PROC2_RSV_P_ PMIC_AUXADC_AVG_NUM_LB   n2_BAT_PLUGIN_PCRGTVSRAM_PROC2_ULP IQ_CLAMP_                   ADC_TRIM_CVSRAM_PROC2_ANA_CONY_BAT_PLUGIN_PCRGTVSRAM_PROC2_ULP IQ_CLAMP_                   e Y_BAT_PLUGIN_PCRGTVSRAM_PROC2_ULP IQ_CLAMP_    PMIC_AUXADC_AVG0IC_AUXADC_AVG_RGTVSRAM_PROC2_ULP BIASX2                      ADC_TRIM_CVSRAM_PROC2_ANA_CONY_BAT_PLUGIN_PCRGTVSRAM_PROC2_ULP BIASX2                      e Y_BAT_PLUGIN_PCRGTVSRAM_PROC2_ULP BIASX2     PMIC_AUXADC_AVG_NY_BAT_PLUGIN_PCRGTVSRAM_PROC2_MEASURE_FT                      ADC_TRIM_CVSRAM_PROC2_ANA_CONY_BAT_PLUGIN_PCRGTVSRAM_PROC2_MEASURE_FT                      e Y_BAT_PLUGIN_PCRGTVSRAM_PROC2_MEASURE_FT     PMIC_AUXADC_AVG_N2_BAT_PLUGIN_PCRGSTVSRAM_PROC2_OC_STATUS                  \
  ADC_TRIM_CVSRAM_PROC2_ANA_CONY_BAT_PLUGIN_PCRGSTVSRAM_PROC2_OC_STATUS                    A e Y_BAT_PLUGIN_PCRGSTVSRAM_PROC2_OC_STATUS  PMIC_AUXADC_AVG_NUM_3MIC_AUXADC_TS_RGTVSRAM_OTHERS_NDIS                       \
\
ADC_TRIM_CVSRAM_OTHERS_ANA_CON0IC_AUXADC_AVG_RGTVSRAM_OTHERS_NDIS                           e Y_BAT_PLUGIN_PCRGTVSRAM_OTHERS_NDIS     PMIC_AUXADC_AVG_NUM_L_4_BAT_PLUGIN_PCRGTVSRAM_OTHERS_NDIS PLCUR                     ADC_TRIM_CVSRAM_OTHERS_ANA_CON0IC_AUXADC_AVG_RGTVSRAM_OTHERS_NDIS PLCUR                    Ae 3MIC_AUXADC_TS_RGTVSRAM_OTHERS_NDIS PLCUR  PMIC_AUXADC_AVG_NUM5_BAT_PLUGIN_PCRGTVSRAM_OTHERS_OC_LP                        \
ADC_TRIM_CVSRAM_OTHERS_ANA_CON0IC_AUXADC_AVG_RGTVSRAM_OTHERS_OC_LP                          e Y_BAT_PLUGIN_PCRGTVSRAM_OTHERS_OC_LP     PMIC_AUXADC_AVG_NUM_LMIC_AUXADC_ADC_RGTVSRAM_OTHERS_RSV_H                  \
      ADC_TRIM_CVSRAM_OTHERS_ANA_CON0IC_AUXADC_AVG_RGTVSRAM_OTHERS_RSV_H                        xMe MIC_AUXADC_AVG_RGTVSRAM_OTHERS_RSV_H  PMIC_AUXADC_AVG_NUM_LB  8IC_AUXADC_AVG_RGTVSRAM_OTHERS_RSV_P_                       \
ADC_TRIM_CVSRAM_OTHERS_ANA_CON0IC_AUXADC_AVG_RGTVSRAM_OTHERS_RSV_P_                       xMe MIC_AUXADC_AVG_RGTVSRAM_OTHERS_RSV_P_ PMIC_AUXADC_AVG_NUM_LB  n2_BAT_PLUGIN_PCRGTVSRAM_OTHERS_ULP IQ_CLAMP_                  ADC_TRIM_CVSRAM_OTHERS_ANA_CONY_BAT_PLUGIN_PCRGTVSRAM_OTHERS_ULP IQ_CLAMP_                  e Y_BAT_PLUGIN_PCRGTVSRAM_OTHERS_ULP IQ_CLAMP_    PMIC_AUXADC_AV0IC_AUXADC_AVG_RGTVSRAM_OTHERS_ULP BIASX2                     ADC_TRIM_CVSRAM_OTHERS_ANA_CONY_BAT_PLUGIN_PCRGTVSRAM_OTHERS_ULP BIASX2                     e Y_BAT_PLUGIN_PCRGTVSRAM_OTHERS_ULP BIASX2     PMIC_AUXADC_AVG_Y_BAT_PLUGIN_PCRGTVSRAM_OTHERS_MEASURE_FT                     ADC_TRIM_CVSRAM_OTHERS_ANA_CONY_BAT_PLUGIN_PCRGTVSRAM_OTHERS_MEASURE_FT                     e Y_BAT_PLUGIN_PCRGTVSRAM_OTHERS_MEASURE_FT     PMIC_AUXADC_AVG_2_BAT_PLUGIN_PCRGSTVSRAM_OTHERS_OC_STATUS                  \
 ADC_TRIM_CVSRAM_OTHERS_ANA_CONY_BAT_PLUGIN_PCRGSTVSRAM_OTHERS_OC_STATUS                    Ae Y_BAT_PLUGIN_PCRGSTVSRAM_OTHERS_OC_STATUS  PMIC_AUXADC_AVG_NUM3MIC_AUXADC_TS_RGTVSRAM_MD_NDIS                       \
\
  \
ADC_TRIM_CVSRAM_MD_ANA_CON0IC_AUXADC_AVG_RGTVSRAM_MD_NDIS                           M A e Y_BAT_PLUGIN_PCRGTVSRAM_MD_NDIS     PMIC_AUXADC_AVG_NUM_LB   G4_BAT_PLUGIN_PCRGTVSRAM_MD_NDIS PLCUR                       \
ADC_TRIM_CVSRAM_MD_ANA_CON0IC_AUXADC_AVG_RGTVSRAM_MD_NDIS PLCUR                    A   Ae 3MIC_AUXADC_TS_RGTVSRAM_MD_NDIS PLCUR  PMIC_AUXADC_AVG_NUM_LB 5_BAT_PLUGIN_PCRGTVSRAM_MD_OC_LP                        \
  \
ADC_TRIM_CVSRAM_MD_ANA_CON0IC_AUXADC_AVG_RGTVSRAM_MD_OC_LP                           xMAe Y_BAT_PLUGIN_PCRGTVSRAM_MD_OC_LP     PMIC_AUXADC_AVG_NUM_LB   MIC_AUXADC_ADC_RGTVSRAM_MD_RSV_H                  \
        \
ADC_TRIM_CVSRAM_MD_ANA_CON0IC_AUXADC_AVG_RGTVSRAM_MD_RSV_H                        xMA xMe MIC_AUXADC_AVG_RGTVSRAM_MD_RSV_H  PMIC_AUXADC_AVG_NUM_LB   G_ 8IC_AUXADC_AVG_RGTVSRAM_MD_RSV_P_                       \
  \
ADC_TRIM_CVSRAM_MD_ANA_CON0IC_AUXADC_AVG_RGTVSRAM_MD_RSV_P_                       xMA   e MIC_AUXADC_AVG_RGTVSRAM_MD_RSV_P_ PMIC_AUXADC_AVG_NUM_LB   
VGn2_BAT_PLUGIN_PCRGTVSRAM_MD_ULP IQ_CLAMP_                      ADC_TRIM_CVSRAM_MD_ANA_CONY_BAT_PLUGIN_PCRGTVSRAM_MD_ULP IQ_CLAMP_                      e Y_BAT_PLUGIN_PCRGTVSRAM_MD_ULP IQ_CLAMP_    PMIC_AUXADC_AVG_NU0IC_AUXADC_AVG_RGTVSRAM_MD_ULP BIASX2                        \ADC_TRIM_CVSRAM_MD_ANA_CONY_BAT_PLUGIN_PCRGTVSRAM_MD_ULP BIASX2                        Ae Y_BAT_PLUGIN_PCRGTVSRAM_MD_ULP BIASX2     PMIC_AUXADC_AVG_NUM_Y_BAT_PLUGIN_PCRGTVSRAM_MD_MEASURE_FT                        \ADC_TRIM_CVSRAM_MD_ANA_CONY_BAT_PLUGIN_PCRGTVSRAM_MD_MEASURE_FT                        Ae Y_BAT_PLUGIN_PCRGTVSRAM_MD_MEASURE_FT     PMIC_AUXADC_AVG_NUM_2_BAT_PLUGIN_PCRGSTVSRAM_MD_OC_STATUS                  \
     ADC_TRIM_CVSRAM_MD_ANA_CONY_BAT_PLUGIN_PCRGSTVSRAM_MD_OC_STATUS                     A   e Y_BAT_PLUGIN_PCRGSTVSRAM_MD_OC_STATUS  PMIC_AUXADC_AVG_NUM_LB 3MIC_AUXADC_TS_RGTSLDO14_RSV_                       \
  \
 \
 ADC_TRIM_CSLDO14_ANA_CON0IC_AUXADC_AVG_RGTSLDO14_RSV_                       xMA       e 3MIC_AUXADC_AVG_RGTSLDO14_RSV_ PMIC_AUXADC_AVG_NUM_LB   
VG AAG0IC_AUXADC_AVG_LDO_ANA1_ELR_L                       \
  \
 \
 ADC_TRIM_CLDO_ANA1_ELR_NUMIC_AUXADC_AVG_LDO_ANA1_ELR_L                          xMA    e MFIC_AUXADC_AVG_LDO_ANA1_ELR_L    PMIC_AUXADC_AVG_NUM_LB   
VGM0IC_AUXADC_AVG_RGTVRF18_VOTRIM                    \
\
  \
    ADC_TRIM_CVRF18_ELR_0IC_AUXADC_AVG_RGTVRF18_VOTRIM                        xMA     e MIC_AUXADC_AVG_RGTVRF18_VOTRIM  PMIC_AUXADC_AVG_NUM_LB       U0IC_AUXADC_AVG_RGTVEFUSE_VOTRIM                    \
\
  \
   ADC_TRIM_CVRF18_ELR_0IC_AUXADC_AVG_RGTVEFUSE_VOTRIM                        xMA    e MIC_AUXADC_AVG_RGTVEFUSE_VOTRIM  PMIC_AUXADC_AVG_NUM_LB       4_BAT_PLUGIN_PCRGTVCN18_VOTRIM                    \
\
  \
    ADC_TRIM_CVRF18_ELR_0IC_AUXADC_AVG_RGTVCN18_VOTRIM                        xMA     e MIC_AUXADC_AVG_RGTVCN18_VOTRIM  PMIC_AUXADC_AVG_NUM_LB       U8IC_AUXADC_AVG_RGTVCN18_OC_TRIM                    \
\
  \
   ADC_TRIM_CVRF18_ELR_0IC_AUXADC_AVG_RGTVCN18_OC_TRIM                        xMA    e MIC_AUXADC_ADC_RGTVCN18_OC_TRIM  PMIC_AUXADC_AVG_NUM_LB       n2_BAT_PLUGIN_PCRGTVCAMIO_VOTRIM                    \
\
  \
   ADC_TRIM_CVRF18_ELR_Y_BAT_PLUGIN_PCRGTVCAMIO_VOTRIM                        xMA    e MIC_AUXADC_AVG_RGTVCAMIO_VOTRIM  PMIC_AUXADC_AVG_NUM_LB   
VGM0IC_AUXADC_AVG_RGTVAUD18_VOTRIM                    \
\
  \
   ADC_TRIM_CVRF18_ELR_Y_BAT_PLUGIN_PCRGTVAUD18_VOTRIM                        xMA    e MIC_AUXADC_AVG_RGTVAUD18_VOTRIM  PMIC_AUXADC_AVG_NUM_LB       4_BAT_PLUGIN_PCRGTVIO18_VOTRIM                    \
\
  \
    ADC_TRIM_CVRF18_ELR_Y_BAT_PLUGIN_PCRGTVIO18_VOTRIM                        xMA     e MIC_AUXADC_AVG_RGTVIO18_VOTRIM  PMIC_AUXADC_AVG_NUM_LB       U8IC_AUXADC_AVG_RGTVM18_VOTRIM                    \
\
  \
     ADC_TRIM_CVRF18_ELR_Y_BAT_PLUGIN_PCRGTVM18_VOTRIM                        xMA      e MIC_AUXADC_AVG_RGTVM18_VOTRIM  PMIC_AUXADC_AVG_NUM_LB       U n2_BAT_PLUGIN_PCRGTVUFS_VOTRIM                    \
\
  \
     ADC_TRIM_CVRF18_ELR_2_BAT_PLUGIN_PCRGTVUFS_VOTRIM                        xMA      e MIC_AUXADC_AVG_RGTVUFS_VOTRIM  PMIC_AUXADC_AVG_NUM_LB   
VGMGM0IC_AUXADC_AVG_RGTVUFS_OC_TRIM                    \
\
  \
    ADC_TRIM_CVRF18_ELR_2_BAT_PLUGIN_PCRGTVUFS_OC_TRIM                        xMA     e MIC_AUXADC_ADC_RGTVUFS_OC_TRIM  PMIC_AUXADC_AVG_NUM_LB       A4_BAT_PLUGIN_PCRGTVRF12_VOTRIM                    \
\
  \
    ADC_TRIM_CVRF18_ELR_2_BAT_PLUGIN_PCRGTVRF12_VOTRIM                        xMA     e MIC_AUXADC_AVG_RGTVRF12_VOTRIM  PMIC_AUXADC_AVG_NUM_LB   
VGMGMIC_AUXADC_ADC_RGTVCN13_VOTRIM                    \
\
  \
    ADC_TRIM_CVRF18_ELR_2_BAT_PLUGIN_PCRGTVCN13_VOTRIM                        xMA     e MIC_AUXADC_AVG_RGTVCN13_VOTRIM  PMIC_AUXADC_AVG_NUM_LB   
VGMG1Y_BAT_PLUGIN_PCRGTVA09_VOTRIM                    \
\
  \
     ADC_TRIM_CVRF18_ELR_3MIC_AUXADC_TS_RGTVA09_VOTRIM                        xMA      e MIC_AUXADC_AVG_RGTVA09_VOTRIM  PMIC_AUXADC_AVG_NUM_LB   
VGMGM0IC_AUXADC_AVG_RGTVA09_VOCAP_                       \
  \
 \ 
ADC_TRIM_CVRF18_ELR_3MIC_AUXADC_TS_RGTVA09_VOCAP_                       xMA       e MIC_AUXADC_AVG_RGTVA09_VOCAP_ PMIC_AUXADC_AVG_NUM_LB   
VG AAG4_BAT_PLUGIN_PCRGTVA09_VO MP_                       \
  \
   
ADC_TRIM_CVRF18_ELR_3MIC_AUXADC_TS_RGTVA09_VO MP_                       xMA       e MIC_AUXADC_AVG_RGTVA09_VO MP_ PMIC_AUXADC_AVG_NUM_LB   
VG AAA8IC_AUXADC_AVG_LDO_ANA2_ANA_ID                    \
\
  \
    ADC_TRIM_CLDO_ANA2_DSN_IDIC_AUXADC_AVG_LDO_ANA2_ANA_ID                        xMA     e MFIC_AUXADC_AVG_LDO_ANA2_ANA_ID  PMIC_AUXADC_AVG_NUM_LB       U0IC_AUXADC_AVG_LDO_ANA2_DIG_ID                    \
\
  \
    ADC_TRIM_CLDO_ANA2_DSN_IDIC_AUXADC_AVG_LDO_ANA2_DIG_ID                        xMA     e MFIC_AUXADC_AVG_LDO_ANA2_DIG_ID  PMIC_AUXADC_AVG_NUM_LB       U8IC_AUXADC_AVG_LDO_ANA2_ANA_MINOR_REV_                       \ADC_TRIM_CLDO_ANA2_DSN_REV0IC_AUXADC_AVG_LDO_ANA2_ANA_MINOR_REV_                    A   e FIC_AUXADC_AVG_LDO_ANA2_ANA_MINOR_REV_ PMIC_AUXADC_AVG_NUM_LB 0IC_AUXADC_AVG_LDO_ANA2_ANA_MAJOR_REV_                       \ADC_TRIM_CLDO_ANA2_DSN_REV0IC_AUXADC_AVG_LDO_ANA2_ANA_MAJOR_REV_                    A   e FIC_AUXADC_AVG_LDO_ANA2_ANA_MAJOR_REV_ PMIC_AUXADC_AVG_NUM_LB 4IC_AUXADC_AVG_LDO_ANA2_DIG_MINOR_REV_                       \ADC_TRIM_CLDO_ANA2_DSN_REV0IC_AUXADC_AVG_LDO_ANA2_DIG_MINOR_REV_                    A   e FIC_AUXADC_AVG_LDO_ANA2_DIG_MINOR_REV_ PMIC_AUXADC_AVG_NUM_LB 8IC_AUXADC_AVG_LDO_ANA2_DIG_MAJOR_REV_                       \ADC_TRIM_CLDO_ANA2_DSN_REV0IC_AUXADC_AVG_LDO_ANA2_DIG_MAJOR_REV_                    A   e FIC_AUXADC_AVG_LDO_ANA2_DIG_MAJOR_REV_ PMIC_AUXADC_AVG_NUM_LB n2_BAT_PLUGIN_PCLDO_ANA2_DSN_CBS                  \
          \ADC_TRIM_CLDO_ANA2_DSN_DBI_BAT_PLUGIN_PCLDO_ANA2_DSN_CBS                        xMA    e 3_BAT_PLUGIN_PCLDO_ANA2_DSN_CBS  PMIC_AUXADC_AVG_NUM_LB   
VGM0IC_AUXADC_AVG_LDO_ANA2_DSN_BIX                  \
          \ADC_TRIM_CLDO_ANA2_DSN_DBI_BAT_PLUGIN_PCLDO_ANA2_DSN_BIX                        xMA    e 3_BAT_PLUGIN_PCLDO_ANA2_DSN_BIX  PMIC_AUXADC_AVG_NUM_LB   G_  2_BAT_PLUGIN_PCLDO_ANA2_DSN_ESP                  \
          \ADC_TRIM_CLDO_ANA2_DSN_DBI_BAT_PLUGIN_PCLDO_ANA2_DSN_ESP                        xMA    e MFIC_AUXADC_AVG_LDO_ANA2_DSN_ESP  PMIC_AUXADC_AVG_NUM_LB   G_  8IC_AUXADC_AVG_LDO_ANA2_DSN_FPI                  \
          \ADC_TRIM_CLDO_ANA2_DSN_FPIIC_AUXADC_AVG_LDO_ANA2_DSN_FPI                        xMA    e MFIC_AUXADC_AVG_LDO_ANA2_DSN_FPI  PMIC_AUXADC_AVG_NUM_LB   
VGM0IC_AUXADC_AVG_RGTVXO22_VOCAP_                       \
  \
 \
ADC_TRIM_CVXO22_ANA_CON0IC_AUXADC_AVG_RGTVXO22_VOCAP_                       xMA      e MIC_AUXADC_AVG_RGTVXO22_VOCAP_ PMIC_AUXADC_AVG_NUM_LB   
VGMGM0IC_AUXADC_AVG_RGTVXO22_VO MP_                       \
  \
   ADC_TRIM_CVXO22_ANA_CON0IC_AUXADC_AVG_RGTVXO22_VO MP_                       xMA      e MIC_AUXADC_AVG_RGTVXO22_VO MP_ PMIC_AUXADC_AVG_NUM_LB   
VG AA8IC_AUXADC_AVG_RGTVXO22_RSV_1_                       \
  \
 \
ADC_TRIM_CVXO22_ANA_CONY_BAT_PLUGIN_PCRGTVXO22_RSV_1_                       xMA      e Y_BAT_PLUGIN_PCRGTVXO22_RSV_1_ PMIC_AUXADC_AVG_NUM_LB   
VG AA2_BAT_PLUGIN_PCRGTVXO22_OC_LP                        \
  \
 \
ADC_TRIM_CVXO22_ANA_CONY_BAT_PLUGIN_PCRGTVXO22_OC_LP                           xMA   e Y_BAT_PLUGIN_PCRGTVXO22_OC_LP     PMIC_AUXADC_AVG_NUM_LB   
VG3MIC_AUXADC_TS_RGTVXO22_ULP IQ_CLAMP_                       \
ADC_TRIM_CVXO22_ANA_CONY_BAT_PLUGIN_PCRGTVXO22_ULP IQ_CLAMP_                      A  e Y_BAT_PLUGIN_PCRGTVXO22_ULP IQ_CLAMP_    PMIC_AUXADC_AVG_NUM_L4_BAT_PLUGIN_PCRGTVXO22_ULP BIASX2                        \
\
ADC_TRIM_CVXO22_ANA_CONY_BAT_PLUGIN_PCRGTVXO22_ULP BIASX2                        A   e Y_BAT_PLUGIN_PCRGTVXO22_ULP BIASX2     PMIC_AUXADC_AVG_NUM_LB 5_BAT_PLUGIN_PCRGTVXO22_MEASURE_FT                        \
\
ADC_TRIM_CVXO22_ANA_CONY_BAT_PLUGIN_PCRGTVXO22_MEASURE_FT                        A   e Y_BAT_PLUGIN_PCRGTVXO22_MEASURE_FT     PMIC_AUXADC_AVG________6_BAT_PLUGIN_PCRGSTVXO22_OC_STATUS                  \
      \
ADC_TRIM_CVXO22_ANA_CONY_BAT_PLUGIN_PCRGSTVXO22_OC_STATUS                        M A e Y_BAT_PLUGIN_PCRGSTVXO22_OC_STATUS  PMIC_AUXADC_AVG_NUM_LB   
MIC_AUXADC_ADC_RGTVRFCK_VOCAP_                       \
  \
 \
ADC_TRIM_CVRFCK_ANA_CON0IC_AUXADC_AVG_RGTVRFCK_VOCAP_                       xMA      e MIC_AUXADC_AVG_RGTVRFCK_VOCAP_ PMIC_AUXADC_AVG_NUM_LB   
VGMGM0IC_AUXADC_AVG_RGTVRFCK_VO MP_                       \
  \
   ADC_TRIM_CVRFCK_ANA_CON0IC_AUXADC_AVG_RGTVRFCK_VO MP_                       xMA      e MIC_AUXADC_AVG_RGTVRFCK_VO MP_ PMIC_AUXADC_AVG_NUM_LB   
VG AA8IC_AUXADC_AVG_RGTVRFCK_OP_CUR                        \
  \
 \ADC_TRIM_CVRFCK_ANA_CONY_BAT_PLUGIN_PCRGTVRFCK_OP_CUR                           xMA  e MIC_AUXADC_ADC_RGTVRFCK_OP_CUR     PMIC_AUXADC_AVG_NUM_LB   
VY_BAT_PLUGIN_PCRGTVRFCK_RSV_1_                       \
  \
 \
ADC_TRIM_CVRFCK_ANA_CONY_BAT_PLUGIN_PCRGTVRFCK_RSV_1_                       xMA      e Y_BAT_PLUGIN_PCRGTVRFCK_RSV_1_ PMIC_AUXADC_AVG_NUM_LB   
VG AA4_BAT_PLUGIN_PCRGTVRFCK_OC_LP                        \
  \
 \
ADC_TRIM_CVRFCK_ANA_CONY_BAT_PLUGIN_PCRGTVRFCK_OC_LP                           xMA   e Y_BAT_PLUGIN_PCRGTVRFCK_OC_LP     PMIC_AUXADC_AVG_NUM_LB   G_ 5_BAT_PLUGIN_PCRGTVRFCK_ULP IQ_CLAMP_                       \
ADC_TRIM_CVRFCK_ANA_CONY_BAT_PLUGIN_PCRGTVRFCK_ULP IQ_CLAMP_                      A  e Y_BAT_PLUGIN_PCRGTVRFCK_ULP IQ_CLAMP_    PMIC_AUXADC_AVG_NUM_L6_BAT_PLUGIN_PCRGTVRFCK_ULP BIASX2                        \
\
ADC_TRIM_CVRFCK_ANA_CONY_BAT_PLUGIN_PCRGTVRFCK_ULP BIASX2                        A   e Y_BAT_PLUGIN_PCRGTVRFCK_ULP BIASX2     PMIC_AUXADC_AVG_NUM_LB MIC_AUXADC_ADC_RGTVRFCK_MEASURE_FT                        \
\
ADC_TRIM_CVRFCK_ANA_CONY_BAT_PLUGIN_PCRGTVRFCK_MEASURE_FT                        A   e Y_BAT_PLUGIN_PCRGTVRFCK_MEASURE_FT     PMIC_AUXADC_AVG_NUM_LB 8IC_AUXADC_AVG_RGTVRFCK_CAS_C MP_                       \
  \
ADC_TRIM_CVRFCK_ANA_CONY_BAT_PLUGIN_PCRGTVRFCK_CAS_C MP_                       xMA   e 3_BAT_PLUGIN_PCRGTVRFCK_CAS_C MP_ PMIC_AUXADC_AVG_NUM_LB   G_ 9IC_AUXADC_AVG_RGTVRFCK_CAS_I MP_                       \
  \
ADC_TRIM_CVRFCK_ANA_CONY_BAT_PLUGIN_PCRGTVRFCK_CAS_I MP_                       xMA   e MIC_AUXADC_AVG_RGTVRFCK_CAS_I MP_ PMIC_AUXADC_AVG_NUM_LB   
VGnY_BAT_PLUGIN_PCRGTVRFCK_CAS_R MP_                       \
  \
ADC_TRIM_CVRFCK_ANA_CONY_BAT_PLUGIN_PCRGTVRFCK_CAS_R MP_                       xMA   e Y_BAT_PLUGIN_PCRGTVRFCK_CAS_R MP_ PMIC_AUXADC_AVG_NUM_LB   
VGn5_BAT_PLUGIN_PCRGTVRFCK_CAS_STB                    \
\
  \
   ADC_TRIM_CVRFCK_ANA_CON2_BAT_PLUGIN_PCRGTVRFCK_CAS_STB                        xMA    e Y_BAT_PLUGIN_PCRGTVRFCK_CAS_STB  PMIC_AUXADC_AVG_NUM_LB   
VGM0IC_AUXADC_AVG_RGSTVRFCK_OC_STATUS                  \
      \
ADC_TRIM_CVRFCK_ANA_CON2_BAT_PLUGIN_PCRGSTVRFCK_OC_STATUS                        M A e Y_BAT_PLUGIN_PCRGSTVRFCK_OC_STATUS  PMIC_AUXADC_AVG_NUM_LB   
Y_BAT_PLUGIN_PCRGTVRFCK_1_VOCAP_                       \
  \
 ADC_TRIM_CVRFCK_1_ANA_CON0IC_AUXADC_AVG_RGTVRFCK_1_VOCAP_                       xMA    e MIC_AUXADC_AVG_RGTVRFCK_1_VOCAP_ PMIC_AUXADC_AVG_NUM_LB   
VGM0IC_AUXADC_AVG_RGTVRFCK_1_VO MP_                       \
  \
 ADC_TRIM_CVRFCK_1_ANA_CON0IC_AUXADC_AVG_RGTVRFCK_1_VO MP_                       xMA    e MIC_AUXADC_AVG_RGTVRFCK_1_VO MP_ PMIC_AUXADC_AVG_NUM_LB   
VG 8IC_AUXADC_AVG_RGTVRFCK_1_RSV_1_                       \
  \
 ADC_TRIM_CVRFCK_1_ANA_CONY_BAT_PLUGIN_PCRGTVRFCK_1_RSV_1_                       xMA    e Y_BAT_PLUGIN_PCRGTVRFCK_1_RSV_1_ PMIC_AUXADC_AVG_NUM_LB   
VG 2_BAT_PLUGIN_PCRGTVRFCK_1_OC_LP                        \
  \
 ADC_TRIM_CVRFCK_1_ANA_CONY_BAT_PLUGIN_PCRGTVRFCK_1_OC_LP                           xMA e Y_BAT_PLUGIN_PCRGTVRFCK_1_OC_LP     PMIC_AUXADC_AVG_NUM_LB   G3_BAT_PLUGIN_PCRGTVRFCK_1_ULP IQ_CLAMP_                    \
 ADC_TRIM_CVRFCK_1_ANA_CONY_BAT_PLUGIN_PCRGTVRFCK_1_ULP IQ_CLAMP_                      Ae Y_BAT_PLUGIN_PCRGTVRFCK_1_ULP IQ_CLAMP_    PMIC_AUXADC_AVG_NUM4_BAT_PLUGIN_PCRGTVRFCK_1_ULP BIASX2                       \
 ADC_TRIM_CVRFCK_1_ANA_CONY_BAT_PLUGIN_PCRGTVRFCK_1_ULP BIASX2                        A e Y_BAT_PLUGIN_PCRGTVRFCK_1_ULP BIASX2     PMIC_AUXADC_AVG_NUM_L5_BAT_PLUGIN_PCRGTVRFCK_1_MEASURE_FT                       \
 ADC_TRIM_CVRFCK_1_ANA_CONY_BAT_PLUGIN_PCRGTVRFCK_1_MEASURE_FT                        A e Y_BAT_PLUGIN_PCRGTVRFCK_1_MEASURE_FT     PMIC_AUXADC_AVG_NUM_L6_BAT_PLUGIN_PCRGSTVRFCK_1_OC_STATUS                  \
      ADC_TRIM_CVRFCK_1_ANA_CONY_BAT_PLUGIN_PCRGSTVRFCK_1_OC_STATUS                     A    e Y_BAT_PLUGIN_PCRGSTVRFCK_1_OC_STATUS  PMIC_AUXADC_AVG_NUM_LB  MIC_AUXADC_ADC_RGTVBBCK_VO MP_                       \
  \
   ADC_TRIM_CVBBCK_ANA_CON0IC_AUXADC_AVG_RGTVBBCK_VO MP_                       xMA      e MIC_AUXADC_AVG_RGTVBBCK_VO MP_ PMIC_AUXADC_AVG_NUM_LB   
VG AA4_BAT_PLUGIN_PCRGTVBBCK_OP_CUR                        \
  \
 \ADC_TRIM_CVBBCK_ANA_CON0IC_AUXADC_AVG_RGTVBBCK_OP_CUR                           xMA  e MIC_AUXADC_ADC_RGTVBBCK_OP_CUR     PMIC_AUXADC_AVG_NUM_LB   
VY2_BAT_PLUGIN_PCRGTVBBCK_RSV_1_                       \
  \
 \
ADC_TRIM_CVBBCK_ANA_CON0IC_AUXADC_AVG_RGTVBBCK_RSV_1_                       xMA      e Y_BAT_PLUGIN_PCRGTVBBCK_RSV_1_ PMIC_AUXADC_AVG_NUM_LB       U n5_BAT_PLUGIN_PCRGTVBBCK_OC_LP                        \
  \
 \
ADC_TRIM_CVBBCK_ANA_CONY_BAT_PLUGIN_PCRGTVBBCK_OC_LP                           xMA   e Y_BAT_PLUGIN_PCRGTVBBCK_OC_LP     PMIC_AUXADC_AVG_NUM_LB      0IC_AUXADC_AVG_RGTVBBCK_MEASURE_FT                        \
\
ADC_TRIM_CVBBCK_ANA_CONY_BAT_PLUGIN_PCRGTVBBCK_MEASURE_FT                        A   e Y_BAT_PLUGIN_PCRGTVBBCK_MEASURE_FT     PMIC_AUXADC_AVG_NUM_LB n_BAT_PLUGIN_PCRGSTVBBCK_OC_STATUS                  \
      \
ADC_TRIM_CVBBCK_ANA_CONY_BAT_PLUGIN_PCRGSTVBBCK_OC_STATUS                        M A e Y_BAT_PLUGIN_PCRGSTVBBCK_OC_STATUS  PMIC_AUXADC_AVG_NUM_LB    2_BAT_PLUGIN_PCLDO_ANA2_ELR_L                       \
  \
 \
 ADC_TRIM_CLDO_ANA2_ELR_NUMIC_AUXADC_AVG_LDO_ANA2_ELR_L                          xMA    e MFIC_AUXADC_AVG_LDO_ANA2_ELR_L    PMIC_AUXADC_AVG_NUM_LB   
VGM0IC_AUXADC_AVG_RGTVXO22_VOTRIM                    \
\
  \
    ADC_TRIM_CDCXO_ADLDO_BIAS_ELR_0IC_AUXADC_AVG_RGTVXO22_VOTRIM                        xMA     e MIC_AUXADC_AVG_RGTVXO22_VOTRIM  PMIC_AUXADC_AVG_NUM_LB       U0IC_AUXADC_AVG_RGTVXO22_NDIS                       \
\
  \
   ADC_TRIM_CDCXO_ADLDO_BIAS_ELR_0IC_AUXADC_AVG_RGTVXO22_NDIS                           xMA    e Y_BAT_PLUGIN_PCRGTVXO22_NDIS     PMIC_AUXADC_AVG_NUM_LB       4_BAT_PLUGIN_PCRGTVRFCK_VOTRIM                    \
\
  \
    ADC_TRIM_CDCXO_ADLDO_BIAS_ELR_0IC_AUXADC_AVG_RGTVRFCK_VOTRIM                        xMA     e MIC_AUXADC_AVG_RGTVRFCK_VOTRIM  PMIC_AUXADC_AVG_NUM_LB       U5_BAT_PLUGIN_PCRGTVRFCK_HV                       \
\
  \
     ADC_TRIM_CDCXO_ADLDO_BIAS_ELR_0IC_AUXADC_AVG_RGTVRFCK_HV                           xMA      e Y_BAT_PLUGIN_PCRGTVRFCK_HV     PMIC_AUXADC_AVG_NUM_LB       U 9IC_AUXADC_AVG_RGTVRFCK_CAS_                      \
\
  \
    ADC_TRIM_CDCXO_ADLDO_BIAS_ELR_0IC_AUXADC_AVG_RGTVRFCK_CAS_                          xMA     e Y_BAT_PLUGIN_PCRGTVRFCK_CAS_    PMIC_AUXADC_AVG_NUM_LB   
VGMG10IC_AUXADC_AVG_RGTVRFCK_NDIS                       \
\
  \
   ADC_TRIM_CDCXO_ADLDO_BIAS_ELR_0IC_AUXADC_AVG_RGTVRFCK_NDIS                           xMA    e Y_BAT_PLUGIN_PCRGTVRFCK_NDIS     PMIC_AUXADC_AVG_NUM_LB       nY_BAT_PLUGIN_PCRGTVRFCK_1_VOTRIM                    \
\
  \
  ADC_TRIM_CDCXO_ADLDO_BIAS_ELR_0IC_AUXADC_AVG_RGTVRFCK_1_VOTRIM                        xMA   e MIC_AUXADC_AVG_RGTVRFCK_1_VOTRIM  PMIC_AUXADC_AVG_NUM_LB      Y2_BAT_PLUGIN_PCRGTVRFCK_1_NDIS                       \
\
  \
 ADC_TRIM_CDCXO_ADLDO_BIAS_ELR_Y_BAT_PLUGIN_PCRGTVRFCK_1_NDIS                           xMA  e Y_BAT_PLUGIN_PCRGTVRFCK_1_NDIS     PMIC_AUXADC_AVG_NUM_LB     0IC_AUXADC_AVG_RGTVBBCK_HV                       \
\
  \
     ADC_TRIM_CDCXO_ADLDO_BIAS_ELR_Y_BAT_PLUGIN_PCRGTVBBCK_HV                           xMA      e Y_BAT_PLUGIN_PCRGTVBBCK_HV     PMIC_AUXADC_AVG_NUM_LB       U n_BAT_PLUGIN_PCRGTVBBCK_NDIS                       \
\
  \
   ADC_TRIM_CDCXO_ADLDO_BIAS_ELR_n_BAT_PLUGIN_PCRGTVBBCK_NDIS                           xMA    e Y_BAT_PLUGIN_PCRGTVBBCK_NDIS     PMIC_AUXADC_AVG_NUM_LB   
VG 2_BAT_PLUGIN_PCDUMMYLOAD_ANA_ID                    \
\
  \
   ADC_TRIM_CDUMMYLOAD_DSN_IDIC_AUXADC_AVG_DUMMYLOAD_ANA_ID                        xMA    e MFIC_AUXADC_AVG_DUMMYLOAD_ANA_ID  PMIC_AUXADC_AVG_NUM_LB   
VGM0IC_AUXADC_AVG_DUMMYLOAD_DIG_ID                    \
\
  \
   ADC_TRIM_CDUMMYLOAD_DSN_IDIC_AUXADC_AVG_DUMMYLOAD_DIG_ID                        xMA    e MFIC_AUXADC_AVG_DUMMYLOAD_DIG_ID  PMIC_AUXADC_AVG_NUM_LB       8IC_AUXADC_AVG_DUMMYLOAD_ANA_MINOR_REV_                       ADC_TRIM_CDUMMYLOAD_DSN_REV0IC_AUXADC_AVG_DUMMYLOAD_ANA_MINOR_REV_                       e FIC_AUXADC_AVG_DUMMYLOAD_ANA_MINOR_REV_ PMIC_AUXADC_AVG_NUM_LB0IC_AUXADC_AVG_DUMMYLOAD_ANA_MAJOR_REV_                       ADC_TRIM_CDUMMYLOAD_DSN_REV0IC_AUXADC_AVG_DUMMYLOAD_ANA_MAJOR_REV_                    A  e FIC_AUXADC_AVG_DUMMYLOAD_ANA_MAJOR_REV_ PMIC_AUXADC_AVG_NUM_LB4IC_AUXADC_AVG_DUMMYLOAD_DIG_MINOR_REV_                       ADC_TRIM_CDUMMYLOAD_DSN_REV0IC_AUXADC_AVG_DUMMYLOAD_DIG_MINOR_REV_                    A  e FIC_AUXADC_AVG_DUMMYLOAD_DIG_MINOR_REV_ PMIC_AUXADC_AVG_NUM_LB8IC_AUXADC_AVG_DUMMYLOAD_DIG_MAJOR_REV_                       ADC_TRIM_CDUMMYLOAD_DSN_REV0IC_AUXADC_AVG_DUMMYLOAD_DIG_MAJOR_REV_                    A  e FIC_AUXADC_AVG_DUMMYLOAD_DIG_MAJOR_REV_ PMIC_AUXADC_AVG_NUM_LBY2_BAT_PLUGIN_PCDUMMYLOAD_DSN_CBS                  \
          ADC_TRIM_CDUMMYLOAD_DSN_DBI_BAT_PLUGIN_PCDUMMYLOAD_DSN_CBS                        xMA   e 3_BAT_PLUGIN_PCDUMMYLOAD_DSN_CBS  PMIC_AUXADC_AVG_NUM_LB      0IC_AUXADC_AVG_DUMMYLOAD_DSN_BIX                  \
          ADC_TRIM_CDUMMYLOAD_DSN_DBI_BAT_PLUGIN_PCDUMMYLOAD_DSN_BIX                        xMA   e 3_BAT_PLUGIN_PCDUMMYLOAD_DSN_BIX  PMIC_AUXADC_AVG_NUM_LB   G_ 2_BAT_PLUGIN_PCDUMMYLOAD_DSN_ESP                  \
          ADC_TRIM_CDUMMYLOAD_DSN_DBI_BAT_PLUGIN_PCDUMMYLOAD_DSN_ESP                        xMA   e MFIC_AUXADC_AVG_DUMMYLOAD_DSN_ESP  PMIC_AUXADC_AVG_NUM_LB   G_ 8IC_AUXADC_AVG_DUMMYLOAD_DSN_FPI                  \
          ADC_TRIM_CDUMMYLOAD_DSN_FPIIC_AUXADC_AVG_DUMMYLOAD_DSN_FPI                        xMA   e MFIC_AUXADC_AVG_DUMMYLOAD_DSN_FPI  PMIC_AUXADC_AVG_NUM_LB   
VG0IC_AUXADC_AVG_RGTISINK_TRIM                       \
\
  \
   ADC_TRIM_CDUMMYLOAD_ANA_CON0IC_AUXADC_AVG_RGTISINK_TRIM                           xMA    e Y_BAT_PLUGIN_PCRGTISINK_TRIM     PMIC_AUXADC_AVG_NUM_LB   
VGM0IC_AUXADC_AVG_RGTISINK_TRIM  MP_                       \
  \
ADC_TRIM_CDUMMYLOAD_ANA_CON0IC_AUXADC_AVG_RGTISINK_TRIM  MP_                       xMA   e MIC_AUXADC_ADC_RGTISINK_TRIM  MP_ PMIC_AUXADC_AVG_NUM_LB      YIC_AUXADC_ADC_RGTISINK_RSV_                       \
  \
 \
 
ADC_TRIM_CDUMMYLOAD_ANA_CON0IC_AUXADC_AVG_RGTISINK_RSV_                       xMA        e MIC_AUXADC_AVG_RGTISINK_RSV_ PMIC_AUXADC_AVG_NUM_LB   
VG AAA 4_BAT_PLUGIN_PCRGTISINK0_CHOP                        \
  \
 \
ADC_TRIM_CDUMMYLOAD_ANA_CON0IC_AUXADC_AVG_RGTISINK0_CHOP                           xMA   e Y_BAT_PLUGIN_PCRGTISINK0_CHOP     PMIC_AUXADC_AVG_NUM_LB   G_ 8IC_AUXADC_AVG_RGTISINK1_CHOP                        \
  \
 \
ADC_TRIM_CDUMMYLOAD_ANA_CON0IC_AUXADC_AVG_RGTISINK1_CHOP                           xMA   e Y_BAT_PLUGIN_PCRGTISINK1_CHOP     PMIC_AUXADC_AVG_NUM_LB   G_ 9IC_AUXADC_AVG_RGTISINK0_DOUBLE                    \
\
  \
   ADC_TRIM_CDUMMYLOAD_ANA_CON0IC_AUXADC_AVG_RGTISINK0_DOUBLE                        xMA    e Y_BAT_PLUGIN_PCRGTISINK0_DOUBLE  PMIC_AUXADC_AVG_NUM_LB       n2_BAT_PLUGIN_PCRGTISINK1_DOUBLE                    \
\
  \
   ADC_TRIM_CDUMMYLOAD_ANA_CON0IC_AUXADC_AVG_RGTISINK1_DOUBLE                        xMA    e Y_BAT_PLUGIN_PCRGTISINK1_DOUBLE  PMIC_AUXADC_AVG_NUM_LB       n3_BAT_PLUGIN_PCISINK0_RSV1_                       \
  \
 \
   ADC_TRIM_CISINK0_CONY_BAT_PLUGIN_PCISINK0_RSV1_                       xMA         e MIC_AUXADC_AVG_ISINK0_RSV1_ PMIC_AUXADC_AVG_NUM_LB   
VG AAA M0IC_AUXADC_AVG_ISINK0_RSV0_                       \
  \
 \
   ADC_TRIM_CISINK0_CONY_BAT_PLUGIN_PCISINK0_RSV0_                       xM A        e MIC_AUXADC_ADC_ISINK0_RSV0_ PMIC_AUXADC_AVG_NUM_LB   
VG AAA M4IC_AUXADC_ADC_ISINK_CH0_ TEP                  \
          \  ADC_TRIM_CISINK0_CONY_BAT_PLUGIN_PCISINK_CH0_ TEP                        xMA      e MIC_AUXADC_ADC_ISINK_CH0_ TEP  PMIC_AUXADC_AVG_NUM_LB       U n2_BAT_PLUGIN_PCISINK1_RSV1_                       \
  \
 \
   ADC_TRIM_CISINK1_CONY_BAT_PLUGIN_PCISINK1_RSV1_                       xMA         e MIC_AUXADC_AVG_ISINK1_RSV1_ PMIC_AUXADC_AVG_NUM_LB   
VG AAA M0IC_AUXADC_AVG_ISINK1_RSV0_                       \
  \
 \
   ADC_TRIM_CISINK1_CONY_BAT_PLUGIN_PCISINK1_RSV0_                       xM A        e MIC_AUXADC_ADC_ISINK1_RSV0_ PMIC_AUXADC_AVG_NUM_LB   
VG AAA M4IC_AUXADC_ADC_ISINK_CH1_ TEP                  \
          \  ADC_TRIM_CISINK1_CONY_BAT_PLUGIN_PCISINK_CH1_ TEP                        xMA      e MIC_AUXADC_ADC_ISINK_CH1_ TEP  PMIC_AUXADC_AVG_NUM_LB       U n2_BAT_PLUGIN_PCAD_ISINK0_STATUS                  \
           ADC_TRIM_CISINK_ANA1_SMPL_BAT_PLUGIN_PCAD_ISINK0_STATUS                        xMA    e Y_BAT_PLUGIN_PCAD_ISINK0_STATUS  PMIC_AUXADC_AVG_NUM_LB   
VGM0IC_AUXADC_AVG_AD_ISINK1_STATUS                  \
           ADC_TRIM_CISINK_ANA1_SMPL_BAT_PLUGIN_PCAD_ISINK1_STATUS                        xMA    e Y_BAT_PLUGIN_PCAD_ISINK1_STATUS  PMIC_AUXADC_AVG_NUM_LB   
VGMY_BAT_PLUGIN_PCISINK_CH1_                      \
\
  \
       ADC_TRIM_CISINK_   CTRL_SMPL_BAT_PLUGIN_PCISINK_CH1_                          xMA        e Y_BAT_PLUGIN_PCISINK_CH1_    PMIC_AUXADC_AVG_NUM_LB   
VG AAA 0IC_AUXADC_AVG_ISINK_CH0_                      \
\
  \
       ADC_TRIM_CISINK_   CTRL_SMPL_BAT_PLUGIN_PCISINK_CH0_                          xMA        e Y_BAT_PLUGIN_PCISINK_CH0_    PMIC_AUXADC_AVG_NUM_LB   
VG AAA Y_BAT_PLUGIN_PCISINK_CHOP1_                      \
\
  \
     ADC_TRIM_CISINK_   CTRL_SMPL_BAT_PLUGIN_PCISINK_CHOP1_                          xMA      e Y_BAT_PLUGIN_PCISINK_CHOP1_    PMIC_AUXADC_AVG_NUM_LB   
VG AA4_BAT_PLUGIN_PCISINK_CHOP0_                      \
\
  \
     ADC_TRIM_CISINK_   CTRL_SMPL_BAT_PLUGIN_PCISINK_CHOP0_                          xMA      e Y_BAT_PLUGIN_PCISINK_CHOP0_    PMIC_AUXADC_AVG_NUM_LB   
VG AA5_BAT_PLUGIN_PCISINK_CH1_BIAS_E                      \
  \
 \
ADC_TRIM_CISINK_   CTRL_SMPL_BAT_PLUGIN_PCISINK_CH1_BIAS_E                         xMA   e Y_BAT_PLUGIN_PCISINK_CH1_BIAS_E   PMIC_AUXADC_AVG_NUM_LB   G_ 8IC_AUXADC_AVG_ISINK_CH0_BIAS_E                      \
  \
 \
ADC_TRIM_CISINK_   CTRL_SMPL_BAT_PLUGIN_PCISINK_CH0_BIAS_E                         xMA   e Y_BAT_PLUGIN_PCISINK_CH0_BIAS_E   PMIC_AUXADC_AVG_NUM_LB   G_ 9IC_AUXADC_AVG_DUMMYLOAD_ELR_L                       \
  \
 \
ADC_TRIM_CDUMMYLOAD_ELR_NUMIC_AUXADC_AVG_DUMMYLOAD_ELR_L                          xMA   e MFIC_AUXADC_AVG_DUMMYLOAD_ELR_L    PMIC_AUXADC_AVG_NUM_LB   
VG0IC_AUXADC_AVG_RGTISINK_TRIM BIAS_                   \
\
  \
 ADC_TRIM_CDUMMYLOAD_ELR_0IC_AUXADC_AVG_RGTISINK_TRIM BIAS_                       xMA  e MIC_AUXADC_ADC_RGTISINK_TRIM BIAS_ PMIC_AUXADC_AVG_NUM_LB     0IC_AUXADC_AVG_AUD_TOP ANA_ID                    \
\
  \
     ADC_TRIM_CAUD_TOP IDIC_AUXADC_AVG_AUD_TOP ANA_ID                        xMA      e MFIC_AUXADC_AVG_AUD_TOP ANA_ID  PMIC_AUXADC_AVG_NUM_LB   
VGMGM0IC_AUXADC_AVG_AUD_TOP DIG_ID                    \
\
  \
     ADC_TRIM_CAUD_TOP IDIC_AUXADC_AVG_AUD_TOP DIG_ID                        xMA      e MFIC_AUXADC_AVG_AUD_TOP DIG_ID  PMIC_AUXADC_AVG_NUM_LB       U 8IC_AUXADC_AVG_AUD_TOP ANA_MINOR_REV_                       \ ADC_TRIM_CAUD_TOP REV0IC_AUXADC_AVG_AUD_TOP ANA_MINOR_REV_                       xMe MIC_AUXADC_AVG_AUD_TOP ANA_MINOR_REV_ PMIC_AUXADC_AVG_NUM_LB  0IC_AUXADC_AVG_AUD_TOP ANA_MAJOR_REV_                       \ ADC_TRIM_CAUD_TOP REV0IC_AUXADC_AVG_AUD_TOP ANA_MAJOR_REV_                    A   Me MIC_AUXADC_AVG_AUD_TOP ANA_MAJOR_REV_ PMIC_AUXADC_AVG_NUM_LB A4_BAT_PLUGIN_PCAUD_TOP DIG_MINOR_REV_                       \ ADC_TRIM_CAUD_TOP REV0IC_AUXADC_AVG_AUD_TOP DIG_MINOR_REV_                    A   Me MIC_AUXADC_AVG_AUD_TOP DIG_MINOR_REV_ PMIC_AUXADC_AVG_NUM_LB  8IC_AUXADC_AVG_AUD_TOP DIG_MAJOR_REV_                       \ ADC_TRIM_CAUD_TOP REV0IC_AUXADC_AVG_AUD_TOP DIG_MAJOR_REV_                    A   Me MIC_AUXADC_AVG_AUD_TOP DIG_MAJOR_REV_ PMIC_AUXADC_AVG_NUM_LB  n2_BAT_PLUGIN_PCAUD_TOP CBS                  \
          \   \ ADC_TRIM_CAUD_TOP DBI_BAT_PLUGIN_PCAUD_TOP CBS                        xM A        e 3_BAT_PLUGIN_PCAUD_TOP CBS  PMIC_AUXADC_AVG_NUM_LB   
VG AAA M0IC_AUXADC_AVG_AUD_TOP BIX                  \
          \   \ ADC_TRIM_CAUD_TOP DBI_BAT_PLUGIN_PCAUD_TOP BIX                        xMA         e 3_BAT_PLUGIN_PCAUD_TOP BIX  PMIC_AUXADC_AVG_NUM_LB   G_       2_BAT_PLUGIN_PCAUD_TOP ESP                  \
          \   \ ADC_TRIM_CAUD_TOP DBI_BAT_PLUGIN_PCAUD_TOP ESP                        xMA         e MFIC_AUXADC_AVG_AUD_TOP ESP  PMIC_AUXADC_AVG_NUM_LB   G_       8IC_AUXADC_AVG_AUD_TOP FPI                  \
          \   \ ADC_TRIM_CAUD_TOP DXI_BAT_PLUGIN_PCAUD_TOP FPI                        xMA         e MFIC_AUXADC_AVG_AUD_TOP FPI  PMIC_AUXADC_AVG_NUM_LB   
VGM     e_BAT_PLUGIN_PCAUD_TOP CLK_OFFSET_                   \
\
  \
 ADC_TRIM_CAUD_TOP CKPDN_TPMe_BAT_PLUGIN_PCAUD_TOP CLK_OFFSET_                       xMA  e MFIC_AUXADC_AVG_AUD_TOP CLK_OFFSET_ PMIC_AUXADC_AVG_NUM_LB     0IC_AUXADC_AVG_AUD_TOP RST_OFFSET_                   \
\
  \
 ADC_TRIM_CAUD_TOP CKPDN_TPMe_BAT_PLUGIN_PCAUD_TOP RST_OFFSET_                       xMA  e MFIC_AUXADC_AVG_AUD_TOP RST_OFFSET_ PMIC_AUXADC_AVG_NUM_LB     8IC_AUXADC_AVG_AUD_TOP INT_OFFSET_                   \
\
  \
 ADC_TRIM_CAUD_TOP CKPDN_TPMY_BAT_PLUGIN_PCAUD_TOP INT_OFFSET_                       xMA  e MFIC_AUXADC_AVG_AUD_TOP INT_OFFSET_ PMIC_AUXADC_AVG_NUM_LB     0IC_AUXADC_AVG_AUD_TOP INT_L                       \
  \
 \
  ADC_TRIM_CAUD_TOP CKPDN_TPMY_BAT_PLUGIN_PCAUD_TOP INT_L                          xMA     e MFIC_AUXADC_AVG_AUD_TOP INT_L    PMIC_AUXADC_AVG_NUM_LB   
VGM 8IC_AUXADC_AVG_RGTACCDET_CK_PDN_                 \
           ADC_TRIM_CAUD_TOP CKPDN_CON0IC_AUXADC_AVG_RGTACCDET_CK_PDN_                       xMA    e Y_BAT_PLUGIN_PCRGTACCDET_CK_PDN_ PMIC_AUXADC_AVG_NUM_LB   
VGM0IC_AUXADC_AVG_RGTAUD_CK_PDN_                 \
              ADC_TRIM_CAUD_TOP CKPDN_CON0IC_AUXADC_AVG_RGTAUD_CK_PDN_                       xMA       e Y_BAT_PLUGIN_PCRGTAUD_CK_PDN_ PMIC_AUXADC_AVG_NUM_LB   
VGM   Y_BAT_PLUGIN_PCRGTAUDIF_CK_PDN_                 \
            ADC_TRIM_CAUD_TOP CKPDN_CON0IC_AUXADC_AVG_RGTAUDIF_CK_PDN_                       xMA     e Y_BAT_PLUGIN_PCRGTAUDIF_CK_PDN_ PMIC_AUXADC_AVG_NUM_LB   
VGM 2_BAT_PLUGIN_PCRGTZCD13M_CK_PDN_                 \
           ADC_TRIM_CAUD_TOP CKPDN_CON0IC_AUXADC_AVG_RGTZCD13M_CK_PDN_                       xMA    e Y_BAT_PLUGIN_PCRGTZCD13M_CK_PDN_ PMIC_AUXADC_AVG_NUM_LB   
VGM5_BAT_PLUGIN_PCRGTAUDNCP_CK_PDN_                 \
           ADC_TRIM_CAUD_TOP CKPDN_CON0IC_AUXADC_AVG_RGTAUDNCP_CK_PDN_                       xMA    e Y_BAT_PLUGIN_PCRGTAUDNCP_CK_PDN_ PMIC_AUXADC_AVG_NUM_LB   
VGM6_BAT_PLUGIN_PCRGTPAD_AUD_CLK_MISO_CK_PDN_                 \
 ADC_TRIM_CAUD_TOP CKPDN_CON0IC_AUXADC_AVG_RGTPAD_AUD_CLK_MISO_CK_PDN_                   Ae Y_BAT_PLUGIN_PCRGTPAD_AUD_CLK_MISO_CK_PDN_ PMIC_AUXADC_AVG_NUMMIC_AUXADC_ADC_RGTAUD_INTRP_CK_PDN_                 \
        ADC_TRIM_CAUD_TOP CKPDN_CON0IC_AUXADC_AVG_RGTAUD_INTRP_CK_PDN_                       xMA e Y_BAT_PLUGIN_PCRGTAUD_INTRP_CK_PDN_ PMIC_AUXADC_AVG_NUM_LB   
8IC_AUXADC_AVG_RGTVOW32K_CK_PDN_                 \
           ADC_TRIM_CAUD_TOP CKPDN_CON0IC_AUXADC_AVG_RGTVOW32K_CK_PDN_                       xMA    e Y_BAT_PLUGIN_PCRGTVOW32K_CK_PDN_ PMIC_AUXADC_AVG_NUM_LB       n2_BAT_PLUGIN_PCRGTVOW13M_CK_PDN_                 \
           ADC_TRIM_CAUD_TOP CKPDN_CON0IC_AUXADC_AVG_RGTVOW13M_CK_PDN_                       xMA    e Y_BAT_PLUGIN_PCRGTVOW13M_CK_PDN_ PMIC_AUXADC_AVG_NUM_LB   
VGMn3_BAT_PLUGIN_PCRGTAUD_TOP CKPDN_CON0_SET_                   \
ADC_TRIM_CAUD_TOP CKPDN_CON0_SET_BAT_PLUGIN_PCRGTAUD_TOP CKPDN_CON0_SET_                     e 3MMFIC_AUXADC_AVG_RGTAUD_TOP CKPDN_CON0_SET_ PMIC_AUXADC_AVG_NUM_0IC_AUXADC_AVG_RGTAUD_TOP CKPDN_CON0_CLR                      ADC_TRIM_CAUD_TOP CKPDN_CON0_CLRIC_AUXADC_AVG_RGTAUD_TOP CKPDN_CON0_CLR                      e 3MMFIC_AUXADC_AVG_RGTAUD_TOP CKPDN_CON0_CLR  PMIC_AUXADC_AVG_NUM_0IC_AUXADC_AVG_RGTAUD_CK_CK MP_                       \
  \
  ADC_TRIM_CAUD_TOP CK MP_CON0IC_AUXADC_AVG_RGTAUD_CK_CK MP_                       xMA     e Y_BAT_PLUGIN_PCRGTAUD_CK_CK MP_ PMIC_AUXADC_AVG_NUM_LB   
VGM 2_BAT_PLUGIN_PCRGTAUDIF_CK_CK MP_                       \
  \
ADC_TRIM_CAUD_TOP CK MP_CON0IC_AUXADC_AVG_RGTAUDIF_CK_CK MP_                       xMA   e Y_BAT_PLUGIN_PCRGTAUDIF_CK_CK MP_ PMIC_AUXADC_AVG_NUM_LB   
VG3MIC_AUXADC_TS_RGTAUD_TOP CK MP_CON0_SET_                   \
ADC_TRIM_CAUD_TOP CK MP_CON0_SETMIC_AUXADC_TS_RGTAUD_TOP CK MP_CON0_SET_                     e FIC_AUXADC_AVG_RGTAUD_TOP CK MP_CON0_SET_ PMIC_AUXADC_AVG_NUM_0IC_AUXADC_AVG_RGTAUD_TOP CK MP_CON0_CLR                      ADC_TRIM_CAUD_TOP CK MP_CON0_CLRIC_AUXADC_AVG_RGTAUD_TOP CK MP_CON0_CLR                      e FIC_AUXADC_AVG_RGTAUD_TOP CK MP_CON0_CLR  PMIC_AUXADC_AVG_NUM_0IC_AUXADC_AVG_RGTAUD26M_CK_TST_DIS                        \
 ADC_TRIM_CAUD_TOP CKTST_CON0IC_AUXADC_AVG_RGTAUD26M_CK_TST_DIS                        xMAe Y_BAT_PLUGIN_PCRGTAUD26M_CK_TST_DIS  PMIC_AUXADC_AVG_NUM_LB   0IC_AUXADC_AVG_RGTAUD_CK_TST MP_                       \
  \
 ADC_TRIM_CAUD_TOP CKTST_CON0IC_AUXADC_AVG_RGTAUD_CK_TST MP_                       xMA    e Y_BAT_PLUGIN_PCRGTAUD_CK_TST MP_ PMIC_AUXADC_AVG_NUM_LB   
VG 2_BAT_PLUGIN_PCRGTAUDIF_CK_TST MP_                       \
  \ADC_TRIM_CAUD_TOP CKTST_CON0IC_AUXADC_AVG_RGTAUDIF_CK_TST MP_                       xMA  e Y_BAT_PLUGIN_PCRGTAUDIF_CK_TST MP_ PMIC_AUXADC_AVG_NUM_LB   
V3MIC_AUXADC_TS_RGTAUD26M_CK_TST MP_                       \
  ADC_TRIM_CAUD_TOP CKTST_CON0IC_AUXADC_AVG_RGTAUD26M_CK_TST MP_                       xMA e Y_BAT_PLUGIN_PCRGTAUD26M_CK_TST MP_ PMIC_AUXADC_AVG_NUM_LB   
4_BAT_PLUGIN_PCRGTVOW13M_CK_TST_DIS                        \
 ADC_TRIM_CAUD_TOP CKTST_CON0IC_AUXADC_AVG_RGTVOW13M_CK_TST_DIS                        xMAe Y_BAT_PLUGIN_PCRGTVOW13M_CK_TST_DIS  PMIC_AUXADC_AVG_NUM_LB   8IC_AUXADC_AVG_RGTVOW13M_CK_TST MP_                       \
  ADC_TRIM_CAUD_TOP CKTST_CON0IC_AUXADC_AVG_RGTVOW13M_CK_TST MP_                       xMA e Y_BAT_PLUGIN_PCRGTVOW13M_CK_TST MP_ PMIC_AUXADC_AVG_NUM_LB   
9IC_AUXADC_AVG_RGTAUD_INTRP_CK_PDN_HW                      \
 ADC_TRIM_CAUD_TOP CLK_HW   CON0IC_AUXADC_AVG_RGTAUD_INTRP_CK_PDN_HW                       A e Y_BAT_PLUGIN_PCRGTAUD_INTRP_CK_PDN_HW    PMIC_AUXADC_AVG_NUM_L0IC_AUXADC_AVG_RGTAUD_INTRP_CK_PND_HW   CON0_SET_             ADC_TRIM_CAUD_TOP CLK_HW   CON0_SETMIC_AUXADC_TS_RGTAUD_INTRP_CK_PND_HW   CON0_SET_             e MFMFIC_AUXADC_AVG_RGTAUD_INTRP_CK_PND_HW   CON0_SET_ PMIC_AUXADC_0IC_AUXADC_AVG_RGTAUD_INTRP_CLK_PDN_HW   CON0_CLR             ADC_TRIM_CAUD_TOP CLK_HW   CON0_CLRIC_AUXADC_AVG_RGTAUD_INTRP_CLK_PDN_HW   CON0_CLR             e MFMFIC_AUXADC_AVG_RGTAUD_INTRP_CLK_PDN_HW   CON0_CLR  PMIC_AUXADC0IC_AUXADC_AVG_RGTAUDIO RST_                   \
\
  \
       ADC_TRIM_CAUD_TOP RST_CON0IC_AUXADC_AVG_RGTAUDIO RST_                       xMA        e Y_BAT_PLUGIN_PCRGTAUDIO RST_ PMIC_AUXADC_AVG_NUM_LB   
VG AAA 0IC_AUXADC_AVG_RGTACCDET_RST_                   \
\
  \
      ADC_TRIM_CAUD_TOP RST_CON0IC_AUXADC_AVG_RGTACCDET_RST_                       xMA       e Y_BAT_PLUGIN_PCRGTACCDET_RST_ PMIC_AUXADC_AVG_NUM_LB   
VGM   Y_BAT_PLUGIN_PCRGTZCD RST_                   \
\
  \
         ADC_TRIM_CAUD_TOP RST_CON0IC_AUXADC_AVG_RGTZCD RST_                       xMA          e Y_BAT_PLUGIN_PCRGTZCD RST_ PMIC_AUXADC_AVG_NUM_LB   
VG AAA G 2_BAT_PLUGIN_PCRGTAUDNCP_RST_                   \
\
  \
      ADC_TRIM_CAUD_TOP RST_CON0IC_AUXADC_AVG_RGTAUDNCP_RST_                       xMA       e Y_BAT_PLUGIN_PCRGTAUDNCP_RST_ PMIC_AUXADC_AVG_NUM_LB   
VG AAA3MIC_AUXADC_TS_RGTAUD_TOP RST_CON0_SET_                   \
  ADC_TRIM_CAUD_TOP RST_CON0_SETMIC_AUXADC_TS_RGTAUD_TOP RST_CON0_SET_                    A  e FIC_AUXADC_AVG_RGTAUD_TOP RST_CON0_SET_ PMIC_AUXADC_AVG_NUM_LB0IC_AUXADC_AVG_RGTAUD_TOP RST_CON0_CLR                        ADC_TRIM_CAUD_TOP RST_CON0_CLRIC_AUXADC_AVG_RGTAUD_TOP RST_CON0_CLR                     A  e FIC_AUXADC_AVG_RGTAUD_TOP RST_CON0_CLR  PMIC_AUXADC_AVG_NUM_LB0IC_AUXADC_AVG_BANK_ACCDET_SWRST_                   \
\
  \
  ADC_TRIM_CAUD_TOP RST_BANK_CON0IC_AUXADC_AVG_BANK_ACCDET_SWRST_                       xMA   e Y_BAT_PLUGIN_PCBANK_ACCDET_SWRST_ PMIC_AUXADC_AVG_NUM_LB   
VG0IC_AUXADC_AVG_BANK_AUDIO SWRST_                   \
\
  \
   ADC_TRIM_CAUD_TOP RST_BANK_CON0IC_AUXADC_AVG_BANK_AUDIO SWRST_                       xMA    e Y_BAT_PLUGIN_PCBANK_AUDIO SWRST_ PMIC_AUXADC_AVG_NUM_LB   
VGMY_BAT_PLUGIN_PCBANK_AUDZCD SWRST_                   \
\
  \
  ADC_TRIM_CAUD_TOP RST_BANK_CON0IC_AUXADC_AVG_BANK_AUDZCD SWRST_                       xMA   e Y_BAT_PLUGIN_PCBANK_AUDZCD SWRST_ PMIC_AUXADC_AVG_NUM_LB   G_ 2_BAT_PLUGIN_PCRGTINT     UDIO                        \
  \
  ADC_TRIM_CAUD_TOP INT CON0IC_AUXADC_AVG_RGTINT     UDIO                        xMA     e Y_BAT_PLUGIN_PCRGTINT     UDIO  PMIC_AUXADC_AVG_NUM_LB       U0IC_AUXADC_AVG_RGTINT     CCDET_                   \
\
  \
   ADC_TRIM_CAUD_TOP INT CON0IC_AUXADC_AVG_RGTINT     CCDET_                       xMA    e Y_BAT_PLUGIN_PCRGTINT     CCDET_ PMIC_AUXADC_AVG_NUM_LB   
VGM5_BAT_PLUGIN_PCRGTINT     CCDET_EINT0_                       \ADC_TRIM_CAUD_TOP INT CON0IC_AUXADC_AVG_RGTINT     CCDET_EINT0_                    A   e Y_BAT_PLUGIN_PCRGTINT     CCDET_EINT0_ PMIC_AUXADC_AVG________6_BAT_PLUGIN_PCRGTINT     CCDET_EINT1_                       \ADC_TRIM_CAUD_TOP INT CON0IC_AUXADC_AVG_RGTINT     CCDET_EINT1_                       xe Y_BAT_PLUGIN_PCRGTINT     CCDET_EINT1_ PMIC_AUXADC_AVG_NUM_LB MIC_AUXADC_ADC_RGTAUD_INT_CON0_SET_                   \
     \ADC_TRIM_CAUD_TOP INT CON0_SETMIC_AUXADC_TS_RGTAUD_INT_CON0_SET_                    A     xe MFMFIC_AUXADC_AVG_RGTAUD_INT_CON0_SET_ PMIC_AUXADC_AVG_NUM_LB   xeIC_AUXADC_AVG_RGTAUD_INT_CON0_CLR                           \ADC_TRIM_CAUD_TOP INT CON0_CLRIC_AUXADC_AVG_RGTAUD_INT_CON0_CLR                     A     xe MFMFIC_AUXADC_AVG_RGTAUD_INT_CON0_CLR  PMIC_AUXADC_AVG_NUM_LB   xeIC_AUXADC_AVG_RGTINT_      UDIO                        \
  \
ADC_TRIM_CAUD_TOP INT      CON0IC_AUXADC_AVG_RGTINT       UDIO                        xMA   e Y_BAT_PLUGIN_PCRGTINT       UDIO  PMIC_AUXADC_AVG_NUM_LB   
VG0IC_AUXADC_AVG_RGTINT       CCDET_                   \
\
  \
 ADC_TRIM_CAUD_TOP INT      CON0IC_AUXADC_AVG_RGTINT       CCDET_                       xMA  e Y_BAT_PLUGIN_PCRGTINT       CCDET_ PMIC_AUXADC_AVG_NUM_LB   
V5_BAT_PLUGIN_PCRGTINT       CCDET_EINT0_                      ADC_TRIM_CAUD_TOP INT      CON0IC_AUXADC_AVG_RGTINT       CCDET_EINT0_                    A e Y_BAT_PLUGIN_PCRGTINT       CCDET_EINT0_ PMIC_AUXADC_AVG______6_BAT_PLUGIN_PCRGTINT       CCDET_EINT1_                      ADC_TRIM_CAUD_TOP INT      CON0IC_AUXADC_AVG_RGTINT       CCDET_EINT1_                      e Y_BAT_PLUGIN_PCRGTINT       CCDET_EINT1_ PMIC_AUXADC_AVG_NUM_LMIC_AUXADC_ADC_RGTAUD_INT_     CON0_SET_                   \
 ADC_TRIM_CAUD_TOP INT      CON0_SETMIC_AUXADC_TS_RGTAUD_INT_     CON0_SET_                      e MFIC_AUXADC_AVG_RGTAUD_INT_     CON0_SET_ PMIC_AUXADC_AVG_NUM_L0IC_AUXADC_AVG_RGTAUD_INT_     CON0_CLR                       ADC_TRIM_CAUD_TOP INT      CON0_CLRIC_AUXADC_AVG_RGTAUD_INT_     CON0_CLR                       e MFIC_AUXADC_AVG_RGTAUD_INT_     CON0_CLR  PMIC_AUXADC_AVG_NUM_L0IC_AUXADC_AVG_RGTINT STATUS  UDIO                        \
  ADC_TRIM_CAUD_TOP INT STATUS0IC_AUXADC_AVG_RGTINT STATUS  UDIO                        xMA e Y_BAT_PLUGIN_PCRGTINT STATUS  UDIO  PMIC_AUXADC_AVG_NUM_LB   xeIC_AUXADC_AVG_RGTINT_STATUS  CCDET_                   \
\
  \ADC_TRIM_CAUD_TOP INT STATUS0IC_AUXADC_AVG_RGTINT STATUS  CCDET_                       xMAe Y_BAT_PLUGIN_PCRGTINT STATUS  CCDET_ PMIC_AUXADC_AVG_NUM_LB   5_BAT_PLUGIN_PCRGTINT STATUS  CCDET_EINT0_                    ADC_TRIM_CAUD_TOP INT STATUS0IC_AUXADC_AVG_RGTINT STATUS  CCDET_EINT0_                    e Y_BAT_PLUGIN_PCRGTINT STATUS  CCDET_EINT0_ PMIC_AUXADC_AVG____6_BAT_PLUGIN_PCRGTINT STATUS  CCDET_EINT1_                    ADC_TRIM_CAUD_TOP INT STATUS0IC_AUXADC_AVG_RGTINT STATUS  CCDET_EINT1_                    e Y_BAT_PLUGIN_PCRGTINT STATUS  CCDET_EINT1_ PMIC_AUXADC_AVG_NUMMIC_AUXADC_ADC_RGTINT RAW STATUS  UDIO                        ADC_TRIM_CAUD_TOP INT RAW STATUS0IC_AUXADC_AVG_RGTINT RAW STATUS  UDIO                     A  e Y_BAT_PLUGIN_PCRGTINT RAW STATUS  UDIO  PMIC_AUXADC_AVG_NUM_LB0IC_AUXADC_AVG_RGTINT RAW STATUS  CCDET_                   \
\ADC_TRIM_CAUD_TOP INT RAW STATUS0IC_AUXADC_AVG_RGTINT RAW STATUS  CCDET_                      e Y_BAT_PLUGIN_PCRGTINT RAW STATUS  CCDET_ PMIC_AUXADC_AVG_NUM_L5_BAT_PLUGIN_PCRGTINT RAW STATUS  CCDET_EINT0_                ADC_TRIM_CAUD_TOP INT RAW STATUS0IC_AUXADC_AVG_RGTINT RAW STATUS  CCDET_EINT0_                e Y_BAT_PLUGIN_PCRGTINT RAW STATUS  CCDET_EINT0_ PMIC_AUXADC_AVG6_BAT_PLUGIN_PCRGTINT RAW STATUS  CCDET_EINT1_                ADC_TRIM_CAUD_TOP INT RAW STATUS0IC_AUXADC_AVG_RGTINT RAW STATUS  CCDET_EINT1_                e Y_BAT_PLUGIN_PCRGTINT RAW STATUS  CCDET_EINT1_ PMIC_AUXADC_AVGMIC_AUXADC_ADC_RGTAUD_TOP INT POLARITY                        ADC_TRIM_CAUD_TOP INT MISC CON0IC_AUXADC_AVG_RGTAUD_TOP INT POLARITY                     A  e Y_BAT_PLUGIN_PCRGTAUD_TOP INT POLARITY  PMIC_AUXADC_AVG_NUM_LB0IC_AUXADC_AVG_RGTAUD_TOP MON  MP_                       \
  \ADC_TRIM_CAUD_TOP MON CON0IC_AUXADC_AVG_RGTAUD_TOP MON  MP_                       xMA  e MIC_AUXADC_ADC_RGTAUD_TOP MON  MP_ PMIC_AUXADC_AVG_NUM_LB     0IC_AUXADC_AVG_RGTAUD_CLK_INT MON FLAG  MP_                   ADC_TRIM_CAUD_TOP MON CON0IC_AUXADC_AVG_RGTAUD_CLK_INT MON FLAG  MP_                   e MFIC_AUXADC_AVG_RGTAUD_CLK_INT MON FLAG  MP_ PMIC_AUXADC_AVG_NU3MIC_AUXADC_TS_RGTAUD_CLK_INT MON FLAG                     \
 ADC_TRIM_CAUD_TOP MON CON0IC_AUXADC_AVG_RGTAUD_CLK_INT MON FLAG                       Ae Y_BAT_PLUGIN_PCRGTAUD_CLK_INT MON FLAG     PMIC_AUXADC_AVG_NUMnY_BAT_PLUGIN_PC UDIO DIG_ANA_ID                    \
\
  \
   ADC_TRIM_C UDIO DIG_DSN_IDIC_AUXADC_AVG_ UDIO DIG_ANA_ID                        xMA    e MFIC_AUXADC_AVG_ UDIO DIG_ANA_ID  PMIC_AUXADC_AVG_NUM_LB   
VGM0IC_AUXADC_AVG_AUDIO DIG_DIG_ID                    \
\
  \
   ADC_TRIM_C UDIO DIG_DSN_IDIC_AUXADC_AVG_ UDIO DIG_DIG_ID                        xMA    e MFIC_AUXADC_AVG_ UDIO DIG_DIG_ID  PMIC_AUXADC_AVG_NUM_LB       8IC_AUXADC_AVG_ UDIO DIG_ANA_MINOR_REV_                       ADC_TRIM_C UDIO DIG_DSN_REV0IC_AUXADC_AVG_AUDIO DIG_ANA_MINOR_REV_                    A  e FIC_AUXADC_AVG_AUDIO DIG_ANA_MINOR_REV_ PMIC_AUXADC_AVG_NUM_LB0IC_AUXADC_AVG_AUDIO DIG_ANA_MAJOR_REV_                       ADC_TRIM_C UDIO DIG_DSN_REV0IC_AUXADC_AVG_AUDIO DIG_ANA_MAJOR_REV_                    A  e FIC_AUXADC_AVG_AUDIO DIG_ANA_MAJOR_REV_ PMIC_AUXADC_AVG_NUM_LB4IC_AUXADC_AVG_ UDIO DIG_DIG_MINOR_REV_                       ADC_TRIM_C UDIO DIG_DSN_REV0IC_AUXADC_AVG_AUDIO DIG_DIG_MINOR_REV_                    A  e FIC_AUXADC_AVG_AUDIO DIG_DIG_MINOR_REV_ PMIC_AUXADC_AVG_NUM_LB8IC_AUXADC_AVG_AUDIO DIG_DIG_MAJOR_REV_                       ADC_TRIM_C UDIO DIG_DSN_REV0IC_AUXADC_AVG_AUDIO DIG_DIG_MAJOR_REV_                    A  e FIC_AUXADC_AVG_AUDIO DIG_DIG_MAJOR_REV_ PMIC_AUXADC_AVG_NUM_LBY2_BAT_PLUGIN_PC UDIO DIG_DSN_CBS                  \
          ADC_TRIM_C UDIO DIG_DSN_DBI_BAT_PLUGIN_PCAUDIO DIG_DSN_CBS                        xMA   e 3_BAT_PLUGIN_PCAUDIO DIG_DSN_CBS  PMIC_AUXADC_AVG_NUM_LB   
VG0IC_AUXADC_AVG_AUDIO DIG_DSN_BIX                  \
          ADC_TRIM_C UDIO DIG_DSN_DBI_BAT_PLUGIN_PCAUDIO DIG_DSN_BIX                        xMA   e 3_BAT_PLUGIN_PCAUDIO DIG_DSN_BIX  PMIC_AUXADC_AVG_NUM_LB   G_ 2_BAT_PLUGIN_PCAUDIO DIG_1 ESP                  \
          \ ADC_TRIM_C UDIO DIG_DSN_DBI_BAT_PLUGIN_PCAUDIO DIG_1 ESP                        xMA     e MFIC_AUXADC_AVG_ UDIO DIG_1 ESP  PMIC_AUXADC_AVG_NUM_LB   G_   8IC_AUXADC_AVG_AUDIO DIG_DSN_FPI                  \
          ADC_TRIM_C UDIO DIG_DSN_DXI_BAT_PLUGIN_PCAUDIO DIG_DSN_FPI                        xMA   e MFIC_AUXADC_AVG_AUDIO DIG_DSN_FPI  PMIC_AUXADC_AVG_NUM_LB   
VG0IC_AUXADC_AVG_AFE_O                     \
\
  \
             ADC_TRIM_C FE_UL_DP_CON0IC_AUXADC_AVG_AFE_O                         xMA          A   e Y_BAT_PLUGIN_PC FE_O   PMIC_AUXADC_AVG_NUM_LB   
VG AAA G  
VG0IC_AUXADC_AVG_AFE_DP_LR  WAP                  \
          \  ADC_TRIM_C FE_UL_DP_CON0IC_AUXADC_AVG_AFE_DP_LR  WAP                        xMA      e Y_BAT_PLUGIN_PCAFE_DP_LR  WAP  PMIC_AUXADC_AVG_NUM_LB       U n4IC_AUXADC_AVG_ FE_UL_LR  WAP                  \
          \  ADC_TRIM_C FE_UL_DP_CON0IC_AUXADC_AVG_AFE_UP_LR  WAP                        xMA      e Y_BAT_PLUGIN_PCAFE_UP_LR  WAP  PMIC_AUXADC_AVG_NUM_LB       U n5_BAT_PLUGIN_PCDP_2_SRC_O  TMP_CTL_PRE                    \
\
ADC_TRIM_C FE_DP_SRC2 CON0_L_BAT_PLUGIN_PCDP_2_SRC_O  TMP_CTL_PRE                     A  e Y_BAT_PLUGIN_PCDP_2_SRC_O  TMP_CTL_PRE  PMIC_AUXADC_AVG_NUM_LB0IC_AUXADC_AVG_C_TWO DIGITAP_ VG_CTP_                       \
ADC_TRIM_C FE_UL_SRC_CON0_HIC_AUXADC_AVG_C_TWO DIGITAP_ VG_CTP_                    A   Me 1IC_AUXADC_AVG_C_TWO DIGITAP_ VG_CTP_ PMIC_AUXADC_AVG_NUM_LB  7IC_AUXADC_AVG_C_DIGAVG_PHASE  MP_CH2_CTP_                    ADC_TRIM_C FE_UL_SRC_CON0_HIC_AUXADC_AVG_C_DIGAVG_PHASE  MP_CH2_CTP_                   Ae 7IC_AUXADC_AVG_C_DIGAVG_PHASE  MP_CH2_CTP_ PMIC_AUXADC_AVG_NUM8IC_AUXADC_AVG_C_DIGAVG_PHASE  MP_CH1_CTP_                    ADC_TRIM_C FE_UL_SRC_CON0_HIC_AUXADC_AVG_C_DIGAVG_PHASE  MP_CH1_CTP_                   Ae 7IC_AUXADC_AVG_C_DIGAVG_PHASE  MP_CH1_CTP_ PMIC_AUXADC_AVG_NUMnY_BAT_PLUGIN_PCUL_SRC_O  TMP_CTL_                 \
          ADC_TRIM_C FE_UL_SRC_CON0_L_BAT_PLUGIN_PCUL_SRC_O  TMP_CTL_                       xMA   e Y_BAT_PLUGIN_PCUL_SRC_O  TMP_CTL_ PMIC_AUXADC_AVG_NUM_LB   
VG0IC_AUXADC_AVG_UL_SDM_3_LEVMP_CTL_                 \
         ADC_TRIM_C FE_UL_SRC_CON0_L_BAT_PLUGIN_PCUL_SDM_3_LEVMP_CTL_                       xMA  e Y_BAT_PLUGIN_PCUL_SDM_3_LEVMP_CTL_ PMIC_AUXADC_AVG_NUM_LB   
VY_BAT_PLUGIN_PCUL_LOOP BACK_MODE_CTP_                       \
ADC_TRIM_C FE_UL_SRC_CON0_L_BAT_PLUGIN_PCUL_LOOP BACK_MODE_CTP_                    A   Me 1IC_AUXADC_AVG_UL_LOOP BACK_MODE_CTP_ PMIC_AUXADC_AVG_NUM_LB  2_BAT_PLUGIN_PCDIGAVG_3P25M_1P625M_SMP_CTL_                 \
ADC_TRIM_C FE_UL_SRC_CON0_L_BAT_PLUGIN_PCDIGAVG_3P25M_1P625M_SMP_CTL_                   e Y_BAT_PLUGIN_PCDIGAVG_3P25M_1P625M_SMP_CTL_ PMIC_AUXADC_AVG_NU5_BAT_PLUGIN_PCDIGAVG_4P33M_SMP_CTL_                 \
     \
ADC_TRIM_C FE_UL_SRC_CON0_L_BAT_PLUGIN_PCDIGAVG_4P33M_SMP_CTL_                       xMAe Y_BAT_PLUGIN_PCDIGAVG_4P33M_SMP_CTL_ PMIC_AUXADC_AVG_NUM_LB   6_BAT_PLUGIN_PCDN_PCLOW_POWER_MODE_CTP_                       ADC_TRIM_C FE_UL_SRC_CON0_L_BAT_PLUGIN_PCDN_PCLOW_POWER_MODE_CTP_                    A  e 3_BAT_PLUGIN_PCDN_PCLOW_POWER_MODE_CTP_ PMIC_AUXADC_AVG_NUM_LBY4IC_AUXADC_AVG_ DDA6_C_TWO DIGITAP_ VG_CTP_                   ADC_TRIM_C FE_ DDA6_L_SRC_CON0_HIC_AUXADC_AVG_ DDA6_C_TWO DIGITAP_ VG_CTP_                   e Y_BAT_PLUGIN_PC DDA6_C_TWO DIGITAP_ VG_CTP_ PMIC_AUXADC_AVG_NU7_BAT_PLUGIN_PC DDA6_C_DIGAVG_PHASE  MP_CH2_CTP_              ADC_TRIM_C FE_ DDA6_L_SRC_CON0_HIC_AUXADC_AVG_ DDA6_C_DIGAVG_PHASE  MP_CH2_CTP_              e 7IC_AUXADC_AVG_ DDA6_C_DIGAVG_PHASE  MP_CH2_CTP_ PMIC_AUXADC_A8IC_AUXADC_AVG_ADDA6_C_DIGAVG_PHASE  MP_CH1_CTP_              ADC_TRIM_C FE_ DDA6_L_SRC_CON0_HIC_AUXADC_AVG_ DDA6_C_DIGAVG_PHASE  MP_CH1_CTP_              e 7IC_AUXADC_AVG_ DDA6_C_DIGAVG_PHASE  MP_CH1_CTP_ PMIC_AUXADC_AnY_BAT_PLUGIN_PC DDA6_UL_SRC_O  TMP_CTL_                 \
    ADC_TRIM_C FE_ DDA6_UL_SRC_CON0_L_BAT_PLUGIN_PC DDA6_UL_SRC_O  TMP_CTL_                    A  e Y_BAT_PLUGIN_PC DDA6_UL_SRC_O  TMP_CTL_ PMIC_AUXADC_AVG_NUM_LB0IC_AUXADC_AVG_ADDA6_UL_SDM_3_LEVMP_CTL_                 \
   ADC_TRIM_C FE_ DDA6_UL_SRC_CON0_L_BAT_PLUGIN_PC DDA6_UL_SDM_3_LEVMP_CTL_                      e Y_BAT_PLUGIN_PC DDA6_UL_SDM_3_LEVMP_CTL_ PMIC_AUXADC_AVG_NUM_LY_BAT_PLUGIN_PC DDA6_UL_LOOP BACK_MODE_CTP_                   ADC_TRIM_C FE_ DDA6_UL_SRC_CON0_L_BAT_PLUGIN_PC DDA6_UL_LOOP BACK_MODE_CTP_                   e Y_BAT_PLUGIN_PC DDA6_UL_LOOP BACK_MODE_CTP_ PMIC_AUXADC_AVG_NU2_BAT_PLUGIN_PCADDA6_DIGAVG_3P25M_1P625M_SMP_CTL_             ADC_TRIM_C FE_ DDA6_UL_SRC_CON0_L_BAT_PLUGIN_PC DDA6_DIGAVG_3P25M_1P625M_SMP_CTL_             e Y_BAT_PLUGIN_PC DDA6_DIGAVG_3P25M_1P625M_SMP_CTL_ PMIC_AUXADC_5_BAT_PLUGIN_PC DDA6_DIGAVG_4P33M_SMP_CTL_                 \
 ADC_TRIM_C FE_ DDA6_UL_SRC_CON0_L_BAT_PLUGIN_PC DDA6_DIGAVG_4P33M_SMP_CTL_                    e Y_BAT_PLUGIN_PC DDA6_DIGAVG_4P33M_SMP_CTL_ PMIC_AUXADC_AVG_NUM6_BAT_PLUGIN_PC DDA6_DN_PCLOW_POWER_MODE_CTP_                 ADC_TRIM_C FE_ DDA6_UL_SRC_CON0_L_BAT_PLUGIN_PC DDA6_DN_PCLOW_POWER_MODE_CTP_                 e 3_BAT_PLUGIN_PCADDA6_DN_PCLOW_POWER_MODE_CTP_ PMIC_AUXADC_AVG_Y4IC_AUXADC_AVG_DP_SINE_O                     \
\
  \
         ADC_TRIM_C FE_TOP CON0IC_AUXADC_AVG_DP_SINE_O                         xMA          e Y_BAT_PLUGIN_PCDP_SINE_O   PMIC_AUXADC_AVG_NUM_LB   
VG AAA G 0IC_AUXADC_AVG_UL_SINE_O                     \
\
  \
         ADC_TRIM_C FE_TOP CON0IC_AUXADC_AVG_UP_SINE_O                         xMA          e Y_BAT_PLUGIN_PCUP_SINE_O   PMIC_AUXADC_AVG_NUM_LB   
VG AAA G Y_BAT_PLUGIN_PCMTKAIF_SINE_O                     \
\
  \
     ADC_TRIM_C FE_TOP CON0IC_AUXADC_AVG_MTKAIF_SINE_O                         xMA      e Y_BAT_PLUGIN_PCMTKAIF_SINE_O   PMIC_AUXADC_AVG_NUM_LB   
VG AA2_BAT_PLUGIN_PCADDA6_UL_SINE_O                     \
\
  \
   ADC_TRIM_C FE_TOP CON0IC_AUXADC_AVG_ADDA6_UL_SINE_O                         xMA    e Y_BAT_PLUGIN_PCADDA6_UL_SINE_O   PMIC_AUXADC_AVG_NUM_LB   
VG 3_BAT_PLUGIN_PCADDA6_MTKAIF_SINE_O                     \
\
  \ADC_TRIM_C FE_TOP CON0IC_AUXADC_AVG_ADDA6_MTKAIF_SINE_O                         xMAe Y_BAT_PLUGIN_PCADDA6_MTKAIF_SINE_O   PMIC_AUXADC_AVG_NUM_LB   4IC_AUXADC_AVG_PDN_RESERVED                    \
\
  \
       ADC_TRIM_C UDIO TOP CON0IC_AUXADC_AVG_PDN_RESERVED                        xMA        e Y_BAT_PLUGIN_PCPDN_RESERVED  PMIC_AUXADC_AVG_NUM_LB   
VG AAA 0IC_AUXADC_AVG_PDN_ FE_TESTMODEP_CTL_                 \
     \ADC_TRIM_C UDIO TOP CON0IC_AUXADC_AVG_PDN_ FE_TESTMODEP_CTL_                    A   Me 1IC_AUXADC_AVG_PDN_ FE_TESTMODEP_CTL_ PMIC_AUXADC_AVG_NUM_LB  nIC_AUXADC_AVG_PWR_CLK_DIS CTL_                 \
           \ADC_TRIM_C UDIO TOP CON0IC_AUXADC_AVG_PWR_CLK_DIS CTL_                       xMA     e Y_BAT_PLUGIN_PCPWR_CLK_DIS CTL_ PMIC_AUXADC_AVG_NUM_LB   
VGM 2_BAT_PLUGIN_PCPDN_I2S_DP_CTL_                 \
           \\ADC_TRIM_C UDIO TOP CON0IC_AUXADC_AVG_PDN_I2S_DP_CTL_                       xMA      e Y_BAT_PLUGIN_PCPDN_I2S_DP_CTL_ PMIC_AUXADC_AVG_NUM_LB   
VG AA3IC_AUXADC_AVG_PDN_ DDA6_ADG_CTP_                       \
  \\ADC_TRIM_C UDIO TOP CON0IC_AUXADC_AVG_PDN_ DDA6_ADG_CTP_                       xMA   e Y_BAT_PLUGIN_PCPDN_ DDA6_ADG_CTP_ PMIC_AUXADC_AVG_NUM_LB   
VG4IC_AUXADC_AVG_PDN_ADG_CTP_                       \
  \\\
  \\ADC_TRIM_C UDIO TOP CON0IC_AUXADC_AVG_PDN_ DG_CTP_                       xMA   xMA   e Y_BAT_PLUGIN_PCPDN_ DG_CTP_ PMIC_AUXADC_AVG_NUM_LB   
VGGGGGGG5_BAT_PLUGIN_PCPDN_DAG_CTP_                       \
  \\\
  \\ADC_TRIM_C UDIO TOP CON0IC_AUXADC_AVG_PDN_DAG_CTP_                       xMA   xMA   e Y_BAT_PLUGIN_PCPDN_DAG_CTP_ PMIC_AUXADC_AVG_NUM_LB   
VGGGGGGG6IC_AUXADC_AVG_PDN_ FE_CTP_                       \
  \\\
  \\ADC_TRIM_C UDIO TOP CON0IC_AUXADC_AVG_PDN_ FE_CTP_                    A   MA   xMA   e Y_BAT_PLUGIN_PCPDN_ FE_CTP_ PMIC_AUXADC_AVG_NUM_LB   
VGGGGGGG7IC_AUXADC_AVG_ FE_MON  MP_                       \
  \\\
  \\ADC_TRIM_C FE_MON DEBUG0IC_AUXADC_AVG_AFE_MON  MP_                       xMA   xMA   e MFIC_AUXADC_AVG_AFE_MON  MP_ PMIC_AUXADC_AVG_NUM_LB   
VGM     e_BAT_PLUGIN_PCAUDIO  YS_TOP MON  MP_                       \
ADC_TRIM_C FE_MON DEBUG0IC_AUXADC_AVG_AUDIO  YS_TOP MON  MP_                    A   Me 1FIC_AUXADC_AVG_AUDIO  YS_TOP MON  MP_ PMIC_AUXADC_AVG_NUM_LB  8IC_AUXADC_AVG_AUDIO  YS_TOP MON  WAP                  \
     ADC_TRIM_C FE_MON DEBUG0IC_AUXADC_AVG_AUDIO  YS_TOP MON  WAP                        xe 3_BAT_PLUGIN_PCAUDIO  YS_TOP MON  WAP  PMIC_AUXADC_AVG_NUM_LB Y4IC_AUXADC_AVG_CCI_SCRAMBLER_                      \
\
  \
   ADC_TRIM_CAFUNG_AUD_CON0IC_AUXADC_AVG_CCI_SCRAMBLER_                          xMA    e Y_BAT_PLUGIN_PCCCI_SCRAMBLER_    PMIC_AUXADC_AVG_NUM_LB   
VGM0IC_AUXADC_AVG_CCI_AUD_SDM_7BIT  MP_                       \
 ADC_TRIM_CAFUNG_AUD_CON0IC_AUXADC_AVG_CCI_AUD_SDM_7BIT  MP_                       xMAe Y_BAT_PLUGIN_PCCCI_AUD_SDM_7BIT  MP_ PMIC_AUXADC_AVG_NUM_LB   Y_BAT_PLUGIN_PCCCI_AUD_SDM_MUTER                           \
 ADC_TRIM_CAFUNG_AUD_CON0IC_AUXADC_AVG_CCI_AUD_SDM_MUTER                        xMA   e Y_BAT_PLUGIN_PCCCI_AUD_SDM_MUTER  PMIC_AUXADC_AVG_NUM_LB   G_ 2_BAT_PLUGIN_PCCCI_AUD_SDM_MUTEL_                 \
          ADC_TRIM_C FUNG_AUD_CON0IC_AUXADC_AVG_CCI_AUD_SDM_MUTEP_                       xMA   e Y_BAT_PLUGIN_PCCCI_AUD_SDM_MUTEP_ PMIC_AUXADC_AVG_NUM_LB   
VG3MIC_AUXADC_TS_CCI_AUD_SPLIT TEST_                      \
\
  ADC_TRIM_C FUNG_AUD_CON0IC_AUXADC_AVG_CCI_AUD_SPLIT TEST_                       A   Me 1IC_AUXADC_AVG_CCI_AUD_SPLIT TEST_    PMIC_AUXADC_AVG_NUM_LB A4_BAT_PLUGIN_PCCCI_ZEROTPAD_DISABLE                    \
\
  \ADC_TRIM_C FUNG_AUD_CON0IC_AUXADC_AVG_CCI_ZEROTPAD_DISABLE                        xMAe Y_BAT_PLUGIN_PCCCI_ZEROTPAD_DISABLE  PMIC_AUXADC_AVG_NUM_LB   5_BAT_PLUGIN_PCCCI_AUD_IDAG_TEST_                      \
\
   ADC_TRIM_C FUNG_AUD_CON0IC_AUXADC_AVG_CCI_AUD_IDAG_TEST_                          xMAe Y_BAT_PLUGIN_PCCCI_AUD_IDAG_TEST_    PMIC_AUXADC_AVG_NUM_LB   6_BAT_PLUGIN_PCCCI_SPLT_SCRMB_O                     \
\
  \
  ADC_TRIM_CAFUNG_AUD_CON0IC_AUXADC_AVG_CCI_SPLT_SCRMB_O                         xMA   e Y_BAT_PLUGIN_PCCCI_SPLT_SCRMB_O   PMIC_AUXADC_AVG_NUM_LB   
VG7IC_AUXADC_AVG_CCI_SPLT_SCRMB_CLK_O                     \
\
  ADC_TRIM_C FUNG_AUD_CON0IC_AUXADC_AVG_CCI_SPLT_SCRMB_CLK_O                      A   Me 1IC_AUXADC_AVG_CCI_SPLT_SCRMB_CLK_O   PMIC_AUXADC_AVG_NUM_LB  8IC_AUXADC_AVG_CCI_RAND_                      \
\
  \
        ADC_TRIM_C FUNG_AUD_CON0IC_AUXADC_AVG_CCI_RAND_                       A   MA   xMA   e Y_BAT_PLUGIN_PCCCI_RAND_    PMIC_AUXADC_AVG_NUM_LB   
VGM     9_BAT_PLUGIN_PCCCI_LCH_INV_                       \
  \
 \
 
 ADC_TRIM_C FUNG_AUD_CON0IC_AUXADC_AVG_CCI_LCH_INV_                    A   MA   xMA   e Y_BAT_PLUGIN_PCCCI_LCH_INV_ PMIC_AUXADC_AVG_NUM_LB   
VGM     10IC_AUXADC_AVG_CCI_SCRAMBLER_CG                     \
 
 \
 
 ADC_TRIM_C FUNG_AUD_CON0IC_AUXADC_AVG_CCI_SCRAMBLER_CG                           xMA e Y_BAT_PLUGIN_PCCCI_SCRAMBLER_CG     PMIC_AUXADC_AVG_NUM_LB   
nY_BAT_PLUGIN_PCCCI_AUDIO FIFO_WPTR                           \ADC_TRIM_CAFUNG_AUD_CON0IC_AUXADC_AVG_CCI_AUDIO FIFO_WPTR                        xMA e 7IC_AUXADC_AVG_CCI_AUDIO FIFO_WPTR  PMIC_AUXADC_AVG_NUM_LB   
n2_BAT_PLUGIN_PCCCI_AUD_ANACK_ MP_                       \
  \
ADC_TRIM_CAFUNG_AUD_CON0IC_AUXADC_AVG_CCI_AUD_ANACK_ MP_                       xMA   e Y_BAT_PLUGIN_PCCCI_AUD_ANACK_ MP_ PMIC_AUXADC_AVG_NUM_LB   
VGn5_BAT_PLUGIN_PCAUD_SDM_TEST_R                           \
  \
ADC_TRIM_CAFUNG_AUD_CONY_BAT_PLUGIN_PCAUD_SDM_TEST_R                        xMA      e MFIC_AUXADC_AVG_AUD_SDM_TEST_R  PMIC_AUXADC_AVG_NUM_LB   
VGM  0IC_AUXADC_AVG_AUD_SDM_TEST_L_                 \
           \\ADC_TRIM_C FUNG_AUD_CONY_BAT_PLUGIN_PCAUD_SDM_TEST_L_                       xMA      e MFIC_AUXADC_AVG_AUD_SDM_TEST_P_ PMIC_AUXADC_AVG_NUM_LB   
VGM  8IC_AUXADC_AVG_CCI_ACD_FUNG_RSTB_                       \
  \
ADC_TRIM_CAFUNG_AUD_CON2_BAT_PLUGIN_PCCCI_ACD_FUNG_RSTB_                       xMA   e Y_BAT_PLUGIN_PCCCI_ACD_FUNG_RSTB_ PMIC_AUXADC_AVG_NUM_LB   
VG0IC_AUXADC_AVG_CCI_AFIFO_CLK_PWDB_                       \
  \ADC_TRIM_CAFUNG_AUD_CON2_BAT_PLUGIN_PCCCI_AFIFO_CLK_PWDB_                       xMA  e Y_BAT_PLUGIN_PCCCI_AFIFO_CLK_PWDB_ PMIC_AUXADC_AVG_NUM_LB   
VY_BAT_PLUGIN_PCCCI_ACD_MODE_                   \
\
  \
       ADC_TRIM_C FUNG_AUD_CON2_BAT_PLUGIN_PCCCI_ACD_MODE_                       xMA        e Y_BAT_PLUGIN_PCCCI_ACD_MODE_ PMIC_AUXADC_AVG_NUM_LB   
VGM    2_BAT_PLUGIN_PCCCI_AUDIO FIFO_ENABLE                    \
\
  ADC_TRIM_C FUNG_AUD_CON2_BAT_PLUGIN_PCCCI_AUDIO FIFO_ENABLE                     A   Me 1IC_AUXADC_AVG_CCI_AUDIO FIFO_ENABLE  PMIC_AUXADC_AVG_NUM_LB  3MIC_AUXADC_TS_CCI_AUDIO FIFO_CLKIN_INV_                      ADC_TRIM_C FUNG_AUD_CON2_BAT_PLUGIN_PCCCI_AUDIO FIFO_CLKIN_INV_                      e Y_BAT_PLUGIN_PCCCI_AUDIO FIFO_CLKIN_INV_ PMIC_AUXADC_AVG_NUM_L4_BAT_PLUGIN_PCCCI_AUD_DAG_ANA_RSTB_ MP_                      ADC_TRIM_C FUNG_AUD_CON2_BAT_PLUGIN_PCCCI_AUD_DAG_ANA_RSTB_ MP_                      e Y_BAT_PLUGIN_PCCCI_AUD_DAG_ANA_RSTB_ MP_ PMIC_AUXADC_AVG______6_BAT_PLUGIN_PCCCI_AUD_DAG_ANA_MUTE                    \
\
   ADC_TRIM_C FUNG_AUD_CON2_BAT_PLUGIN_PCCCI_AUD_DAG_ANA_MUTE                        xMAe Y_BAT_PLUGIN_PCCCI_AUD_DAG_ANA_MUTE  PMIC_AUXADC_AVG_NUM_LB   MIC_AUXADC_ADC_R_SPLITTER TRUNG_RND                    \
\
  \ADC_TRIM_C FUNG_AUD_CON2_BAT_PLUGIN_PCR_SPLITTER TRUNG_RND                        xMAe Y_BAT_PLUGIN_PCR_SPLITTER TRUNG_RND  PMIC_AUXADC_AVG_NUM_LB   8IC_AUXADC_AVG_DIGAVG_TESTCK_ MP_                       \
  \
ADC_TRIM_CAFUNG_AUD_CON3_BAT_PLUGIN_PCDIGAVG_TESTCK_ MP_                       xMA   e Y_BAT_PLUGIN_PCDIGAVG_TESTCK_ MP_ PMIC_AUXADC_AVG_NUM_LB   
VG0IC_AUXADC_AVG_DIGAVG_TESTCK_ RC  MP_                       \
ADC_TRIM_C FUNG_AUD_CON3_BAT_PLUGIN_PCDIGAVG_TESTCK_ RC  MP_                    A   Me 7_BAT_PLUGIN_PCDIGAVG_TESTCK_ RC  MP_ PMIC_AUXADC_AVG_NUM_LB A4_BAT_PLUGIN_PCSDM_TESTCK_ RC  MP_                       \
 \
ADC_TRIM_C FUNG_AUD_CON3_BAT_PLUGIN_PCSDM_TESTCK_ RC  MP_                       xMA  e MIC_AUXADC_ADC_SDM_TESTCK_ RC  MP_ PMIC_AUXADC_AVG_NUM_LB   
V8IC_AUXADC_ADC_SDM_ANA13M_TESTCK_ RC  MP_                     ADC_TRIM_C FUNG_AUD_CON3_BAT_PLUGIN_PCSDM_ANA13M_TESTCK_ RC  MP_                     e MIC_AUXADC_ADC_SDM_ANA13M_TESTCK_ RC  MP_ PMIC_AUXADC_AVG_NUM_n2_BAT_PLUGIN_PCSDM_ANA13M_TESTCK_ MP_                       \
ADC_TRIM_C FUNG_AUD_CON3_BAT_PLUGIN_PCSDM_ANA13M_TESTCK_ MP_                    A   Me 1IC_AUXADC_AVG_SDM_ANA13M_TESTCK_ MP_ PMIC_AUXADC_AVG_NUM_LB  n5_BAT_PLUGIN_PCUL FIFO_WCLK_6P5M_TESTCK_ RC  MP_              ADC_TRIM_C FUNG_AUD_CON4_BAT_PLUGIN_PCUL FIFO_WCLK_6P5M_TESTCK_ RC  MP_              e 7IC_AUXADC_AVG_UL FIFO_WCLK_6P5M_TESTCK_ RC  MP_ PMIC_AUXADC_A0IC_AUXADC_AVG_UP_FIFO_WCLK_6P5M_TESTCK_ MP_                  ADC_TRIM_C FUNG_AUD_CON4_BAT_PLUGIN_PCUL FIFO_WCLK_6P5M_TESTCK_ MP_                  e Y_BAT_PLUGIN_PCUP_FIFO_WCLK_6P5M_TESTCK_ MP_ PMIC_AUXADC_AVG_N3_BAT_PLUGIN_PCUP_FIFO_WDATA_TEST RC  MP_                     ADC_TRIM_C FUNG_AUD_CON4_BAT_PLUGIN_PCUL FIFO_WDATA_TEST RC  MP_                     e Y_BAT_PLUGIN_PCUP_FIFO_WDATA_TEST RC  MP_ PMIC_AUXADC_AVG_NUM_4_BAT_PLUGIN_PCUL FIFO_WDATA_TEST                      \
\
   ADC_TRIM_C FUNG_AUD_CON4_BAT_PLUGIN_PCUL FIFO_WDATA_TEST                          xMAe Y_BAT_PLUGIN_PCUL FIFO_WDATA_TEST    PMIC_AUXADC_AVG_NUM_LB   5_BAT_PLUGIN_PCUL FIFO_DIGAVG_WDATA_TEST RC  MP_              ADC_TRIM_C FUNG_AUD_CON4_BAT_PLUGIN_PCUL FIFO_DIGAVG_WDATA_TEST RC  MP_              e Y_BAT_PLUGIN_PCUL FIFO_DIGAVG_WDATA_TEST RC  MP_ PMIC_AUXADC_A6_BAT_PLUGIN_PCUP_FIFO_WCLK_INV_                       \
  \
 ADC_TRIM_C FUNG_AUD_CON4_BAT_PLUGIN_PCUL FIFO_WCLK_INV_                    A   MA   xe Y_BAT_PLUGIN_PCUP_FIFO_WCLK_INV_ PMIC_AUXADC_AVG_NUM_LB   
VGM8IC_AUXADC_AVG_R_AUD_DAG_NEG_LARGE_MONO                       ADC_TRIM_C FUNG_AUD_CON5_BAT_PLUGIN_PCR_AUD_DAG_NEG_LARGE_MONO                       e MFIC_AUXADC_AVG_R_AUD_DAG_NEG_LARGE_MONO  PMIC_AUXADC_AVG_NUM_L0IC_AUXADC_AVG_R_AUD_DAG_POS_LARGE_MONO                       ADC_TRIM_C FUNG_AUD_CON5_BAT_PLUGIN_PCR_AUD_DAG_POS_LARGE_MONO                       e MFIC_AUXADC_AVG_R_AUD_DAG_POS_LARGE_MONO  PMIC_AUXADC_AVG_NUM_L8IC_AUXADC_AVG_R_AUD_DAG_SW_RSTB_                       \
  \
ADC_TRIM_CAFUNG_AUD_CON6_BAT_PLUGIN_PCR_AUD_DAG_SW_RSTB_                       xMA   e Y_BAT_PLUGIN_PCR_AUD_DAG_SW_RSTB_ PMIC_AUXADC_AVG_NUM_LB   
VG0IC_AUXADC_AVG_R_AUD_DAG_3TH_ MP_                       \
  \
ADC_TRIM_CAFUNG_AUD_CON6_BAT_PLUGIN_PCR_AUD_DAG_3TH_ MP_                       xMA   e Y_BAT_PLUGIN_PCR_AUD_DAG_3TH_ MP_ PMIC_AUXADC_AVG_NUM_LB   
VGn_BAT_PLUGIN_PCR_AUD_DAG_MONO  MP_                       \
 \
ADC_TRIM_C FUNG_AUD_CON6_BAT_PLUGIN_PCR_AUD_DAG_MONO  MP_                       xMA  e Y_BAT_PLUGIN_PCR_AUD_DAG_MONO  MP_ PMIC_AUXADC_AVG_NUM_LB   
V3MIC_AUXADC_TS_R_AUD_DAG_NEG_TINY_MONO                       
ADC_TRIM_C FUNG_AUD_CON6_BAT_PLUGIN_PCR_AUD_DAG_NEG_TINY_MONO                     A  e 3_BAT_PLUGIN_PCR_AUD_DAG_NEG_TINY_MONO  PMIC_AUXADC_AVG_NUM_LB4IC_AUXADC_AVG_R_AUD_DAG_POS_TINY_MONO                       
ADC_TRIM_C FUNG_AUD_CON6_BAT_PLUGIN_PCR_AUD_DAG_POS_TINY_MONO                     A  e 3_BAT_PLUGIN_PCR_AUD_DAG_POS_TINY_MONO  PMIC_AUXADC_AVG_NUM_LB6_BAT_PLUGIN_PCR_AUD_DAG_NEG_SMALL_MONO                       ADC_TRIM_C FUNG_AUD_CON6_BAT_PLUGIN_PCR_AUD_DAG_NEG_SMALL_MONO                       e M_BAT_PLUGIN_PCR_AUD_DAG_NEG_SMALL_MONO  PMIC_AUXADC_AVG_NUM_L8IC_AUXADC_AVG_R_AUD_DAG_POS_SMALL_MONO                       ADC_TRIM_C FUNG_AUD_CON6_BAT_PLUGIN_PCR_AUD_DAG_POS_SMALL_MONO                       e M_BAT_PLUGIN_PCR_AUD_DAG_POS_SMALL_MONO  PMIC_AUXADC_AVG_NUM_LY2_BAT_PLUGIN_PCUP2 FIFO_WCLK_6P5M_TESTCK_ RC  MP_             ADC_TRIM_C FUNG_AUD_CON7IC_AUXADC_AVG_UL2 FIFO_WCLK_6P5M_TESTCK_ RC  MP_             e 7IC_AUXADC_AVG_UL2 FIFO_WCLK_6P5M_TESTCK_ RC  MP_ PMIC_AUXADC_0IC_AUXADC_AVG_UL2 FIFO_WCLK_6P5M_TESTCK_ MP_                 ADC_TRIM_C FUNG_AUD_CON7IC_AUXADC_AVG_UL2 FIFO_WCLK_6P5M_TESTCK_ MP_                 e Y_BAT_PLUGIN_PCUP2 FIFO_WCLK_6P5M_TESTCK_ MP_ PMIC_AUXADC_AVG_3_BAT_PLUGIN_PCUP2_FIFO_WDATA_TEST RC  MP_                    ADC_TRIM_C FUNG_AUD_CON7IC_AUXADC_AVG_UL2 FIFO_WDATA_TEST RC  MP_                    e Y_BAT_PLUGIN_PCUP2 FIFO_WDATA_TEST RC  MP_ PMIC_AUXADC_AVG_NUM4_BAT_PLUGIN_PCUL2 FIFO_WDATA_TEST                      \
\
  ADC_TRIM_C FUNG_AUD_CON7IC_AUXADC_AVG_UL2 FIFO_WDATA_TEST                       A   Me 1IC_AUXADC_AVG_UL2 FIFO_WDATA_TEST    PMIC_AUXADC_AVG_NUM_LB  5_BAT_PLUGIN_PCUL2 FIFO_DIGAVG_WDATA_TEST RC  MP_             ADC_TRIM_C FUNG_AUD_CON7IC_AUXADC_AVG_UL2 FIFO_DIGAVG_WDATA_TEST RC  MP_             e 1IC_AUXADC_AVG_UL2 FIFO_DIGAVG_WDATA_TEST RC  MP_ PMIC_AUXADC_6_BAT_PLUGIN_PCUP2_FIFO_WCLK_INV_                       \
  \
ADC_TRIM_C FUNG_AUD_CON7IC_AUXADC_AVG_UL2 FIFO_WCLK_INV_                    A   MA   e Y_BAT_PLUGIN_PCUP2 FIFO_WCLK_INV_ PMIC_AUXADC_AVG_NUM_LB   
VG8_BAT_PLUGIN_PCUP2 DIGAVG_TESTCK_ MP_                       \
ADC_TRIM_C FUNG_AUD_CON7IC_AUXADC_AVG_UL2 DIGAVG_TESTCK_ MP_                       xMe Y_BAT_PLUGIN_PCUP2 DIGAVG_TESTCK_ MP_ PMIC_AUXADC_AVG_NUM_LB  9_BAT_PLUGIN_PCUP2 DIGAVG_TESTCK_ RC  MP_                     ADC_TRIM_C FUNG_AUD_CON7IC_AUXADC_AVG_UL2 DIGAVG_TESTCK_ RC  MP_                     e MIC_AUXADC_ADC_UL2 DIGAVG_TESTCK_ RC  MP_ PMIC_AUXADC_AVG_NUM_n0IC_AUXADC_AVG_SPLITTER1 DITHER_GAI                     \
\
  ADC_TRIM_C FUNG_AUD_CON8IC_AUXADC_ADC_SPLITTER1 DITHER_GAI                         xMe FIC_AUXADC_ADC_SPLITTER1 DITHER_GAI   PMIC_AUXADC_AVG_NUM_LB  0IC_AUXADC_AVG_SPLITTER2 DITHER_GAI                     \
\
  ADC_TRIM_C FUNG_AUD_CON8IC_AUXADC_ADC_SPLITTER2 DITHER_GAI                         xMe FIC_AUXADC_ADC_SPLITTER2 DITHER_GAI   PMIC_AUXADC_AVG_NUM_LB  4_BAT_PLUGIN_PCSPLITTER1 DITHER_                    \
 
 \
 
 ADC_TRIM_C FUNG_AUD_CON8IC_AUXADC_ADC_SPLITTER1 DITHER_                          xMA e Y_BAT_PLUGIN_PCSPLITTER1 DITHER_    PMIC_AUXADC_AVG_NUM_LB   
8IC_AUXADC_ADC_SPLITTER2 DITHER_                    \
 
 \
 
 ADC_TRIM_C FUNG_AUD_CON8IC_AUXADC_ADC_SPLITTER2 DITHER_                          xMA e Y_BAT_PLUGIN_PCSPLITTER2 DITHER_    PMIC_AUXADC_AVG_NUM_LB   
9_BAT_PLUGIN_PCCCI_SCRAMBLER_   2ND                    \
\
  \ADC_TRIM_C FUNG_AUD_CON9_BAT_PLUGIN_PCCCI_SCRAMBLER_   2ND                        xMAe Y_BAT_PLUGIN_PCCCI_SCRAMBLER_   2ND  PMIC_AUXADC_AVG_NUM_LB   0IC_AUXADC_AVG_CCI_AUD_SDM_7BIT  MP_2ND                    \
\ADC_TRIM_C FUNG_AUD_CON9_BAT_PLUGIN_PCCCI_AUD_SDM_7BIT  MP_2ND                       e Y_BAT_PLUGIN_PCCCI_AUD_SDM_7BIT  MP_2ND  PMIC_AUXADC_AVG_NUM_LY_BAT_PLUGIN_PCCCI_AUD_SDM_MUTER 2ND                    \
\
  ADC_TRIM_C FUNG_AUD_CON9_BAT_PLUGIN_PCCCI_AUD_SDM_MUTER 2ND                     A   Me 1IC_AUXADC_AVG_CCI_AUD_SDM_MUTER 2ND  PMIC_AUXADC_AVG_NUM_LB  2_BAT_PLUGIN_PCCCI_AUD_SDM_MUTEP_2ND                    \
\
  ADC_TRIM_C FUNG_AUD_CON9_BAT_PLUGIN_PCCCI_AUD_SDM_MUTEP_2ND                         Me 1IC_AUXADC_AVG_CCI_AUD_SDM_MUTEP_2ND  PMIC_AUXADC_AVG_NUM_L VG3MIC_AUXADC_TS_CCI_AUD_SPLIT TEST_   2ND                    \
ADC_TRIM_C FUNG_AUD_CON9_BAT_PLUGIN_PCCCI_AUD_SPLIT TEST_   2ND                      e Y_BAT_PLUGIN_PCCCI_AUD_SPLIT TEST_   2ND  PMIC_AUXADC_AVG_NUM_4_BAT_PLUGIN_PCCCI_ZEROTPAD_DISABLE 2ND                    \
\ADC_TRIM_C FUNG_AUD_CON9_BAT_PLUGIN_PCCCI_ZEROTPAD_DISABLE 2ND                       e Y_BAT_PLUGIN_PCCCI_ZEROTPAD_DISABLE 2ND  PMIC_AUXADC_AVG_NUM_L5_BAT_PLUGIN_PCCCI_AUD_IDAG_TEST_   2ND                    \
\ADC_TRIM_C FUNG_AUD_CON9_BAT_PLUGIN_PCCCI_AUD_IDAG_TEST_   2ND                       e Y_BAT_PLUGIN_PCCCI_AUD_IDAG_TEST_   2ND  PMIC_AUXADC_AVG______6_BAT_PLUGIN_PCCCI_SPLT_SCRMB_O  2ND                    \
\
  ADC_TRIM_C FUNG_AUD_CON9_BAT_PLUGIN_PCCCI_SPLT_SCRMB_O  2ND                     A   Me 1IC_AUXADC_AVG_CCI_SPLT_SCRMB_O  2ND  PMIC_AUXADC_AVG_NUM_LB  7IC_AUXADC_AVG_CCI_SPLT_SCRMB_CLK_O  2ND                    \
ADC_TRIM_C FUNG_AUD_CON9_BAT_PLUGIN_PCCCI_SPLT_SCRMB_CLK_O  2ND                      e Y_BAT_PLUGIN_PCCCI_SPLT_SCRMB_CLK_O  2ND  PMIC_AUXADC_AVG_NUM_8IC_AUXADC_AVG_CCI_RAND_   2ND                    \
\
  \   \
ADC_TRIM_C FUNG_AUD_CON9_BAT_PLUGIN_PCCCI_RAND_   2ND                        xMA     e Y_BAT_PLUGIN_PCCCI_RAND_   2ND  PMIC_AUXADC_AVG_NUM_LB   
VGM 9_BAT_PLUGIN_PCCCI_LCH_INV_2ND                    \
\
  \   \
ADC_TRIM_C FUNG_AUD_CON9_BAT_PLUGIN_PCCCI_LCH_INV_2ND                        xMA     e Y_BAT_PLUGIN_PCCCI_LCH_INV_2ND  PMIC_AUXADC_AVG_NUM_LB   
VGM 10IC_AUXADC_AVG_CCI_SCRAMBLER_CG    2ND                    \
\
ADC_TRIM_C FUNG_AUD_CON9_BAT_PLUGIN_PCCCI_SCRAMBLER_CG    2ND                     A  e Y_BAT_PLUGIN_PCCCI_SCRAMBLER_CG    2ND  PMIC_AUXADC_AVG_NUM_LBYY_BAT_PLUGIN_PCCCI_AUDIO FIFO_WPTR 2ND                    \
\
ADC_TRIM_C FUNG_AUD_CON9_BAT_PLUGIN_PCCCI_AUDIO FIFO_WPTR 2ND                     A  e 7IC_AUXADC_AVG_CCI_AUDIO FIFO_WPTR 2ND  PMIC_AUXADC_AVG_NUM_LBY2_BAT_PLUGIN_PCCCI_AUD_ANACK_ MP_2ND                    \
\
  ADC_TRIM_C FUNG_AUD_CON9_BAT_PLUGIN_PCCCI_AUD_ANACK_ MP_2ND                         Me 1IC_AUXADC_AVG_CCI_AUD_ANACK_ MP_2ND  PMIC_AUXADC_AVG_NUM_LB  n5_BAT_PLUGIN_PCAUD_SDM_TEST_R 2ND                    \
\
  \  ADC_TRIM_C FUNG_AUD_CONY0IC_AUXADC_AVG_AUD_SDM_TEST_R 2ND                     A   M   e MFIC_AUXADC_AVG_AUD_SDM_TEST_R 2ND  PMIC_AUXADC_AVG_NUM_LB   
V0IC_AUXADC_AVG_AUD_SDM_TEST_L_2ND                    \
\
  \  ADC_TRIM_C FUNG_AUD_CONY0IC_AUXADC_AVG_AUD_SDM_TEST_P_2ND                         M   e MFIC_AUXADC_AVG_AUD_SDM_TEST_P_2ND  PMIC_AUXADC_AVG_NUM_LB     8IC_AUXADC_AVG_CCI_ACD_FUNG_RSTB_2ND                    \
\
  ADC_TRIM_C FUNG_AUD_CONYY_BAT_PLUGIN_PCCCI_ACD_FUNG_RSTB_2ND                         Me 1IC_AUXADC_AVG_CCI_ACD_FUNG_RSTB_2ND  PMIC_AUXADC_AVG_NUM_LB  0IC_AUXADC_AVG_CCI_AFIFO_CLK_PWDB_2ND                    \
\
 ADC_TRIM_C FUNG_AUD_CONYY_BAT_PLUGIN_PCCCI_AFIFO_CLK_PWDB_2ND                        xe Y_BAT_PLUGIN_PCCCI_AFIFO_CLK_PWDB_2ND  PMIC_AUXADC_AVG_NUM_LB YIC_AUXADC_AVG_CCI_ACD_MODE_2ND                    \
\
  \   \ADC_TRIM_C FUNG_AUD_CONYY_BAT_PLUGIN_PCCCI_ACD_MODE_2ND                        xMA    e Y_BAT_PLUGIN_PCCCI_ACD_MODE_2ND  PMIC_AUXADC_AVG_NUM_LB   
VGM2_BAT_PLUGIN_PCCCI_AUDIO FIFO_ENABLE 2ND                    \
ADC_TRIM_C FUNG_AUD_CONYY_BAT_PLUGIN_PCCCI_AUDIO FIFO_ENABLE 2ND                      e Y_BAT_PLUGIN_PCCCI_AUDIO FIFO_ENABLE 2ND  PMIC_AUXADC_AVG_NUM_3MIC_AUXADC_TS_CCI_AUDIO FIFO_CLKIN_INV_2ND                   ADC_TRIM_C FUNG_AUD_CONYY_BAT_PLUGIN_PCCCI_AUDIO FIFO_CLKIN_INV_2ND                   e Y_BAT_PLUGIN_PCCCI_AUDIO FIFO_CLKIN_INV_2ND  PMIC_AUXADC_AVG_N4_BAT_PLUGIN_PCCCI_AUD_DAG_ANA_RSTB_ MP_2ND                   ADC_TRIM_C FUNG_AUD_CONYY_BAT_PLUGIN_PCCCI_AUD_DAG_ANA_RSTB_ MP_2ND                   e Y_BAT_PLUGIN_PCCCI_AUD_DAG_ANA_RSTB_ MP_2ND  PMIC_AUXADC_AVG_N6_BAT_PLUGIN_PCCCI_AUD_DAG_ANA_MUTE 2ND                    \
\ADC_TRIM_C FUNG_AUD_CONYY_BAT_PLUGIN_PCCCI_AUD_DAG_ANA_MUTE 2ND                       e Y_BAT_PLUGIN_PCCCI_AUD_DAG_ANA_MUTE 2ND  PMIC_AUXADC_AVG_NUM_LMIC_AUXADC_ADC_R_SPLITTER TRUNG_RND 2ND                    \
\ADC_TRIM_C FUNG_AUD_CONYY_BAT_PLUGIN_PCR_SPLITTER TRUNG_RND 2ND                       e Y_BAT_PLUGIN_PCR_SPLITTER TRUNG_RND 2ND  PMIC_AUXADC_AVG_NUM_L8IC_AUXADC_AVG_SPLITTER1 DITHER_GAI  2ND                    \
ADC_TRIM_C FUNG_AUD_CONY2_BAT_PLUGIN_PCSPLITTER1 DITHER_GAI  2ND                      e FIC_AUXADC_ADC_SPLITTER1 DITHER_GAI  2ND  PMIC_AUXADC_AVG_NUM_0IC_AUXADC_AVG_SPLITTER2 DITHER_GAI  2ND                    \
ADC_TRIM_C FUNG_AUD_CONY2_BAT_PLUGIN_PCSPLITTER2 DITHER_GAI  2ND                      e FIC_AUXADC_ADC_SPLITTER2 DITHER_GAI  2ND  PMIC_AUXADC_AVG_NUM_4_BAT_PLUGIN_PCSPLITTER1 DITHER_   2ND                    \
\
ADC_TRIM_C FUNG_AUD_CONY2_BAT_PLUGIN_PCSPLITTER1 DITHER_   2ND                     A  e Y_BAT_PLUGIN_PCSPLITTER1 DITHER_   2ND  PMIC_AUXADC_AVG_NUM_LB8IC_AUXADC_AVG_SPLITTER2 DITHER_   2ND                    \
\
ADC_TRIM_C FUNG_AUD_CONY2_BAT_PLUGIN_PCSPLITTER2 DITHER_   2ND                     A  e Y_BAT_PLUGIN_PCSPLITTER2 DITHER_   2ND  PMIC_AUXADC_AVG_NUM_LB9_BAT_PLUGIN_PCAUD_SCR_OUT_R                           \
  \

ADC_TRIM_C FUNG_AUD_MON0IC_AUXADC_AVG_AUD_SCR_OUT_R                        xMA       e MFIC_AUXADC_AVG_AUD_SCR_OUT_R  PMIC_AUXADC_AVG_NUM_LB   
VGM   0IC_AUXADC_AVG_AUD_SCR_OUT_P_                       \
  \\\
  ADC_TRIM_C FUNG_AUD_MON0IC_AUXADC_AVG_AUD_SCR_OUT_P_                       xMA   xMA e MFIC_AUXADC_AVG_AUD_SCR_OUT_P_ PMIC_AUXADC_AVG_NUM_LB   
VGM   8IC_AUXADC_AVG_AUD_SCR_OUT_R 2ND                    \
\
  \   ADC_TRIM_C FUNG_AUD_MONY_BAT_PLUGIN_PCAUD_SCR_OUT_R 2ND                        xMA   e MFIC_AUXADC_AVG_AUD_SCR_OUT_R 2ND  PMIC_AUXADC_AVG_NUM_LB   
VG0IC_AUXADC_AVG_AUD_SCR_OUT_P_2ND                    \
\
  \   ADC_TRIM_C FUNG_AUD_MONY_BAT_PLUGIN_PCAUD_SCR_OUT_P_2ND                         M    e MFIC_AUXADC_AVG_AUD_SCR_OUT_P_2ND  PMIC_AUXADC_AVG_NUM_LB   
VG8IC_AUXADC_AVG_RGS  UDRCTUNE0READ                    \
\
  \  ADC_TRIM_C UDRC_TUNE_MON0IC_AUXADC_AVG_RGS  UDRCTUNE0READ                        xMA  e YFIC_AUXADC_AVG_RGS  UDRCTUNE0READ  PMIC_AUXADC_AVG_NUM_LB   
V0IC_AUXADC_AVG_RGS  UDRCTUNE1READ                    \
\
  \  ADC_TRIM_C UDRC_TUNE_MON0IC_AUXADC_AVG_RGS  UDRCTUNE1READ                        xMA  e YFIC_AUXADC_AVG_RGS  UDRCTUNE1READ  PMIC_AUXADC_AVG_NUM_LB   
V8IC_AUXADC_AVG_ASYNG_TEST_OUT_BCK                    \
\
  \  ADC_TRIM_C UDRC_TUNE_MON0IC_AUXADC_AVG_ASYNG_TEST_OUT_BCK                        xMA  e Y_BAT_PLUGIN_PCASYNG_TEST_OUT_BCK  PMIC_AUXADC_AVG_NUM_LB   
VY5_BAT_PLUGIN_PCRGTMTKAIF_RXIF_FIFO_INT                      \
ADC_TRIM_C FE_ DDATMTKAIF_FIFO_CFG0IC_AUXADC_AVG_RGTMTKAIF_RXIF_FIFO_INT                        e Y_BAT_PLUGIN_PCRGTMTKAIF_RXIF_FIFO_INT    PMIC_AUXADC_AVG_NUM_0IC_AUXADC_AVG_ FE_RESERVED                    \
\
  \
       ADC_TRIM_C FE_ DDATMTKAIF_FIFO_CFG0IC_AUXADC_AVG_ FE_RESERVED                        xMA        e 7FMFIC_AUXADC_AVG_AFE_RESERVED  PMIC_AUXADC_AVG_NUM_LB   
VG AAA Y_BAT_PLUGIN_PCMTKAIF_RXIF_RD_EMPTY  TATUS                    ADC_TRIM_C FE_ DDATMTKAIF_FIFO_LOG_MONY_BAT_PLUGIN_PCMTKAIF_RXIF_RD_EMPTY  TATUS                    e Y_BAT_PLUGIN_PCMTKAIF_RXIF_RD_EMPTY  TATUS  PMIC_AUXADC_AVG_NU0IC_AUXADC_AVG_MTKAIF_RXIF_WR_FULL  TATUS                     ADC_TRIM_C FE_ DDATMTKAIF_FIFO_LOG_MONY_BAT_PLUGIN_PCMTKAIF_RXIF_WR_FULL  TATUS                     e Y_BAT_PLUGIN_PCMTKAIF_RXIF_WR_FULL  TATUS  PMIC_AUXADC_AVG_NUMn_BAT_PLUGIN_PCMTKAIF_RXIF_FIFO_ TATUS                        ADC_TRIM_C FE_ DDATMTKAIF_MON0IC_AUXADC_AVG_MTKAIF_RXIF_FIFO_ TATUS                     A  e FMFIC_AUXADC_AVG_MTKAIF_RXIF_FIFO_ TATUS  PMIC_AUXADC_AVG_NUM_LB0IC_AUXADC_AVG_MTKAIFTX_V3_SDATA_OUT1_                        ADC_TRIM_C FE_ DDATMTKAIF_MON0IC_AUXADC_AVG_MTKAIFTX_V3_SDATA_OUT1_                       xe Y_BAT_PLUGIN_PCMTKAIFTX_V3_SDATA_OUT1_ PMIC_AUXADC_AVG_NUM_LB Y2_BAT_PLUGIN_PCMTKAIFTX_V3_SDATA_OUT2_                        ADC_TRIM_C FE_ DDATMTKAIF_MON0IC_AUXADC_AVG_MTKAIFTX_V3_SDATA_OUT2_                       xe Y_BAT_PLUGIN_PCMTKAIFTX_V3_SDATA_OUT2_ PMIC_AUXADC_AVG_NUM_LB Y3_BAT_PLUGIN_PCMTKAIFTX_V3_SDATA_OUT3_                        ADC_TRIM_C FE_ DDATMTKAIF_MON0IC_AUXADC_AVG_MTKAIFTX_V3_SDATA_OUT3_                       xe Y_BAT_PLUGIN_PCMTKAIFTX_V3_SDATA_OUT3  PMIC_AUXADC_AVG_NUM_LB Y4IC_AUXADC_AVG_MTKAIFTX_V3_SYNG_OUT_                   \
\
  \ADC_TRIM_C FE_ DDATMTKAIF_MON0IC_AUXADC_AVG_MTKAIFTX_V3_SYNG_OUT_                       xMAe Y_BAT_PLUGIN_PCMTKAIFTX_V3_SYNG_OUT_ PMIC_AUXADC_AVG_NUM_LB   Y5IC_AUXADC_AVG_MTKAIF_RXIF_INVALID_CYCLE                    \
ADC_TRIM_C FE_ DDATMTKAIF_MONn_BAT_PLUGIN_PCMTKAIF_RXIF_INVALID_CYCLE                      e FFIC_AUXADC_AVG_MTKAIF_RXIF_INVALID_CYCLE  PMIC_AUXADC_AVG_NUM_0IC_AUXADC_AVG_MTKAIF_RXIF_INVALID_FLAG                    \
\ADC_TRIM_C FE_ DDATMTKAIF_MONn_BAT_PLUGIN_PCMTKAIF_RXIF_INVALID_FLAG                       e Y_BAT_PLUGIN_PCMTKAIF_RXIF_INVALID_FLAG  PMIC_AUXADC_AVG_NUM_L8IC_AUXADC_AVG_MTKAIF_RXIF_SEARCH_FAIL_FLAG                   ADC_TRIM_C FE_ DDATMTKAIF_MONn_BAT_PLUGIN_PCMTKAIF_RXIF_SEARCH_FAIL_FLAG                   e Y_BAT_PLUGIN_PCMTKAIF_RXIF_SEARCH_FAIL_FLAG  PMIC_AUXADC_AVG_NYY_BAT_PLUGIN_PCMTKAIFRX_V3_SDATA_IN1_                         ADC_TRIM_C FE_ DDATMTKAIF_MONn_BAT_PLUGIN_PCMTKAIFRX_V3_SDATA_IN1_                        Me 1IC_AUXADC_AVG_MTKAIFRX_V3_SDATA_IN1_ PMIC_AUXADC_AVG_NUM_LB  n2_BAT_PLUGIN_PCMTKAIFRX_V3_SDATA_IN2_                         ADC_TRIM_C FE_ DDATMTKAIF_MONn_BAT_PLUGIN_PCMTKAIFRX_V3_SDATA_IN2_                       xMe 1IC_AUXADC_AVG_MTKAIFRX_V3_SDATA_IN2_ PMIC_AUXADC_AVG_NUM_LB  Y3_BAT_PLUGIN_PCMTKAIFRX_V3_SDATA_IN3_                         ADC_TRIM_C FE_ DDATMTKAIF_MONn_BAT_PLUGIN_PCMTKAIFRX_V3_SDATA_IN3_                       xMe 1IC_AUXADC_AVG_MTKAIFRX_V3_SDATA_IN3  PMIC_AUXADC_AVG_NUM_LB  Y4IC_AUXADC_AVG_MTKAIFRX_V3_SYNG_I                     \
\
    ADC_TRIM_C FE_ DDATMTKAIF_MONn_BAT_PLUGIN_PCMTKAIFRX_V3_SYNG_I                         xMA e Y_BAT_PLUGIN_PCMTKAIFRX_V3_SYNG_I   PMIC_AUXADC_AVG_NUM_LB   
n5IC_AUXADC_AVG_MTKAIF_TXIF_IN_CH1_                   \
\
  \  ADC_TRIM_C FE_ DDATMTKAIF_MON2_BAT_PLUGIN_PCMTKAIF_TXIF_IN_CH1_                        M   e MFIC_AUXADC_AVG_MTKAIF_TXIF_IN_CH1_ PMIC_AUXADC_AVG_NUM_LB   
V0IC_AUXADC_AVG_MTKAIF_TXIF_IN_CH2_                         \  ADC_TRIM_C FE_ DDATMTKAIF_MON2_BAT_PLUGIN_PCMTKAIF_TXIF_IN_CH2_                       xM   e MFIC_AUXADC_AVG_MTKAIF_TXIF_IN_CH2_ PMIC_AUXADC_AVG_NUM_LB   _A8IC_AUXADC_AVG_ADDA6_MTKAIF_TXIF_IN_CH1_                   \
\ADC_TRIM_C FE_ DDA6_MTKAIF_MON3_BAT_PLUGIN_PCADDA6_MTKAIF_TXIF_IN_CH1_                      e MFIC_AUXADC_AVG_ADDA6_MTKAIF_TXIF_IN_CH1_ PMIC_AUXADC_AVG_NUM_L0IC_AUXADC_AVG_ADDA6_MTKAIF_TXIF_IN_CH2_                      ADC_TRIM_C FE_ DDA6_MTKAIF_MON3_BAT_PLUGIN_PCADDA6_MTKAIF_TXIF_IN_CH2_                      e MFIC_AUXADC_AVG_ADDA6_MTKAIF_TXIF_IN_CH2_ PMIC_AUXADC_AVG_NUM_L8IC_AUXADC_AVG_MTKAIF_RXIF_OUT_CH1_                   \
\
  \ ADC_TRIM_C FE_ DDATMTKAIF_MON4IC_AUXADC_AVG_MTKAIF_RXIF_OUT_CH1_                       xMA e FFIC_AUXADC_AVG_MTKAIF_RXIF_OUT_CH1_ PMIC_AUXADC_AVG_NUM_LB   _0IC_AUXADC_AVG_MTKAIF_RXIF_OUT_CH2_                         \ ADC_TRIM_C FE_ DDATMTKAIF_MON4IC_AUXADC_AVG_MTKAIF_RXIF_OUT_CH2_                       xM  e FFIC_AUXADC_AVG_MTKAIF_RXIF_OUT_CH2_ PMIC_AUXADC_AVG_NUM_LB   _8IC_AUXADC_AVG_MTKAIF_RXIF_OUT_CH3_                         \ ADC_TRIM_C FE_ DDATMTKAIF_MON5IC_AUXADC_AVG_MTKAIF_RXIF_OUT_CH3_                       xM  e FFIC_AUXADC_AVG_MTKAIF_RXIF_OUT_CH3  PMIC_AUXADC_AVG_NUM_LB  
V0IC_AUXADC_AVG_RG_MTKAIF_LOOPBACK_TEST1_                   \
\ADC_TRIM_C FE_ DDA_MTKAIF_CFG0IC_AUXADC_AVG_RGTMTKAIF_LOOPBACK_TEST1_                      e Y_BAT_PLUGIN_PCRGTMTKAIF_LOOPBACK_TEST1_ PMIC_AUXADC_AVG_NUM_L0IC_AUXADC_AVG_RGTMTKAIF_LOOPBACK_TEST2_                      ADC_TRIM_C FE_ DDA_MTKAIF_CFG0IC_AUXADC_AVG_RGTMTKAIF_LOOPBACK_TEST2_                      e Y_BAT_PLUGIN_PCRGTMTKAIF_LOOPBACK_TEST2_ PMIC_AUXADC_AVG_NUM_LY_BAT_PLUGIN_PCRGTMTKAIF_IN_PCTXIF_8TO5_                      ADC_TRIM_C FE_ DDA_MTKAIF_CFG0IC_AUXADC_AVG_RGTMTKAIF_IN_PCTXIF_8TO5_                      e Y_BAT_PLUGIN_PCRGTMTKAIF_IN_PCTXIF_8TO5_ PMIC_AUXADC_AVG_NUM_L2_BAT_PLUGIN_PCRG_ADDA6_MTKAIF_IN_PCTXIF_8TO5_                ADC_TRIM_C FE_ DDA_MTKAIF_CFG0IC_AUXADC_AVG_RGTADDA6_MTKAIF_IN_PCTXIF_8TO5_                e Y_BAT_PLUGIN_PCRGTADDA6_MTKAIF_IN_PCTXIF_8TO5_ PMIC_AUXADC_AVG3_BAT_PLUGIN_PCRG_MTKAIF_TXIF_PROTOCOL2_                      ADC_TRIM_C FE_ DDA_MTKAIF_CFG0IC_AUXADC_AVG_RGTMTKAIF_TXIF_PROTOCOL2_                      e Y_BAT_PLUGIN_PCRGTMTKAIF_TXIF_PROTOCOL2_ PMIC_AUXADC_AVG_NUM_L4_BAT_PLUGIN_PCRGTMTKAIF_BYPASS_ RC TEST_                   \
ADC_TRIM_C FE_ DDATMTKAIF_CFG0IC_AUXADC_AVG_RGTMTKAIF_BYPASS_ RC TEST_                     e Y_BAT_PLUGIN_PCRGTMTKAIF_BYPASS_ RC TEST_ PMIC_AUXADC_AVG_NUM_5_BAT_PLUGIN_PCRGTMTKAIF_BYPASS_ RC MODE_                   \
ADC_TRIM_C FE_ DDATMTKAIF_CFG0IC_AUXADC_AVG_RGTMTKAIF_BYPASS_ RC MODE_                     e 3_BAT_PLUGIN_PCRGTMTKAIF_BYPASS_ RC MODE_ PMIC_AUXADC_AVG_NUM_6_BAT_PLUGIN_PCRGTMTKAIF_RXIF_PROTOCOL2_                      ADC_TRIM_C FE_ DDA_MTKAIF_CFG0IC_AUXADC_AVG_RGTMTKAIF_RXIF_PROTOCOL2_                      e Y_BAT_PLUGIN_PCRGTMTKAIF_RXIF_PROTOCOL2_ PMIC_AUXADC_AVG_NUM_L8IC_AUXADC_AVG_RG_ADDA6_MTKAIF_TXIF_PROTOCOL2_                ADC_TRIM_C FE_ DDA_MTKAIF_CFG0IC_AUXADC_AVG_RGTADDA6_MTKAIF_TXIF_PROTOCOL2_                e Y_BAT_PLUGIN_PCRGTADDA6_MTKAIF_TXIF_PROTOCOL2_ PMIC_AUXADC_AVG9_BAT_PLUGIN_PCRGTMTKAIF_RXIF_CLKINV_                       \
ADC_TRIM_C FE_ DDA_MTKAIF_CFG0IC_AUXADC_AVG_RGTMTKAIF_RXIF_CLKINV_                       xMe 1IC_AUXADC_AVG_RGTMTKAIF_RXIF_CLKINV_ PMIC_AUXADC_AVG_NUM_LB  n5_BAT_PLUGIN_PCRGTMTKAIF_RXIF_DATA_MODE_                   \
\ADC_TRIM_C FE_ DDA_MTKAIF_RX_CFG0IC_AUXADC_AVG_RGTMTKAIF_RXIF_DATA_MODE_                      e Y_BAT_PLUGIN_PCRGTMTKAIF_RXIF_DATA_MODE_ PMIC_AUXADC_AVG_NUM_L0IC_AUXADC_AVG_RGTMTKAIF_RXIF_DETECT_O                     \
\ADC_TRIM_C FE_ DDA_MTKAIF_RX_CFG0IC_AUXADC_AVG_RGTMTKAIF_RXIF_DETECT_O                        e Y_BAT_PLUGIN_PCRGTMTKAIF_RXIF_DETECT_O   PMIC_AUXADC_AVG_NUM_L3_BAT_PLUGIN_PCRGTMTKAIF_RXIF_FIFO_RSP                  \
    ADC_TRIM_C FE_ DDA_MTKAIF_RX_CFG0IC_AUXADC_AVG_RGTMTKAIF_RXIF_FIFO_RSP                     A  e 7IC_AUXADC_AVG_RGTMTKAIF_RXIF_FIFO_RSP  PMIC_AUXADC_AVG_NUM_LB4IC_AUXADC_AVG_RGTMTKAIF_RXIF_DATA_BIT                  \
    ADC_TRIM_C FE_ DDA_MTKAIF_RX_CFG0IC_AUXADC_AVG_RGTMTKAIF_RXIF_DATA_BIT                     A  e 7IC_AUXADC_AVG_RGTMTKAIF_RXIF_DATA_BIT  PMIC_AUXADC_AVG_NUM_LB8IC_AUXADC_AVG_RGTMTKAIF_RXIF_VOICE MODE_                   \
ADC_TRIM_C FE_ DDATMTKAIF_RX_CFG0IC_AUXADC_AVG_RGTMTKAIF_RXIF_VOICE MODE_                     e FIC_AUXADC_ADC_RGTMTKAIF_RXIF_VOICE MODE_ PMIC_AUXADC_AVG_NUM_n2_BAT_PLUGIN_PCRGTMTKAIF_RXIF_VOICE MODE_PROTOCOL2_           ADC_TRIM_C FE_ DDATMTKAIF_RX_CFGY_BAT_PLUGIN_PCRGTMTKAIF_RXIF_VOICE MODE_PROTOCOL2_           e FIC_AUXADC_ADC_RGTMTKAIF_RXIF_VOICE MODE_PROTOCOL2_ PMIC_AUXAD0IC_AUXADC_AVG_RGTMTKAIF_RXIF_SYNG_CHECK_ROUND                ADC_TRIM_C FE_ DDATMTKAIF_RX_CFGY_BAT_PLUGIN_PCRGTMTKAIF_RXIF_SYNG_CHECK_ROUND                e FIC_AUXADC_ADC_RGTMTKAIF_RXIF_SYNG_CHECK_ROUND  PMIC_AUXADC_AV4IC_AUXADC_AVG_RGTMTKAIF_RXIF_INVALID_SYNG_CHECK_ROUND        ADC_TRIM_C FE_ DDATMTKAIF_RX_CFGY_BAT_PLUGIN_PCRGTMTKAIF_RXIF_INVALID_SYNG_CHECK_ROUND        e FIC_AUXADC_ADC_RGTMTKAIF_RXIF_INVALID_SYNG_CHECK_ROUND  PMIC_A8IC_AUXADC_AVG_RGTMTKAIF_RXIF_SYNG_SEARCH_TABLE               ADC_TRIM_C FE_ DDATMTKAIF_RX_CFGY_BAT_PLUGIN_PCRGTMTKAIF_RXIF_SYNG_SEARCH_TABLE               e FIC_AUXADC_ADC_RGTMTKAIF_RXIF_SYNG_SEARCH_TABLE  PMIC_AUXADC_An2_BAT_PLUGIN_PCRGTMTKAIF_RXIF_SYNG_CNT_TABLE                  ADC_TRIM_C FE_ DDATMTKAIF_RX_CFG2_BAT_PLUGIN_PCRGTMTKAIF_RXIF_SYNG_CNT_TABLE                  e FMFIC_AUXADC_AVG_RGTMTKAIF_RXIF_SYNG_CNT_TABLE  PMIC_AUXADC_AVG_0IC_AUXADC_AVG_RGTMTKAIF_RXIF_CLEAR_SYNG_FAIL_                ADC_TRIM_C FE_ DDA_MTKAIF_RX_CFG2_BAT_PLUGIN_PCRGTMTKAIF_RXIF_CLEAR_SYNG_FAIL_                e Y_BAT_PLUGIN_PCRGTMTKAIF_RXIF_CLEAR_SYNG_FAIL_ PMIC_AUXADC_AVGn2_BAT_PLUGIN_PCRGTMTKAIF_RXIF_SYNG_WORD1_DISABLE              ADC_TRIM_C FE_ DDATMTKAIF_RX_CFG2_BAT_PLUGIN_PCRGTMTKAIF_RXIF_SYNG_WORD1_DISABLE              e 1IC_AUXADC_AVG_RGTMTKAIF_RXIF_SYNG_WORD1_DISABLE  PMIC_AUXADC_Y3_BAT_PLUGIN_PCRGTMTKAIF_RXIF_SYNG_WORD2_DISABLE              ADC_TRIM_C FE_ DDATMTKAIF_RX_CFG2_BAT_PLUGIN_PCRGTMTKAIF_RXIF_SYNG_WORD2_DISABLE              e 1IC_AUXADC_AVG_RGTMTKAIF_RXIF_SYNG_WORD2_DISABLE  PMIC_AUXADC_Y4IC_AUXADC_AVG_RGTMTKAIF_RXIF_P2_INPUT  MP_                   ADC_TRIM_C FE_ DDATMTKAIF_RX_CFG2_BAT_PLUGIN_PCRGTMTKAIF_RXIF_P2_INPUT  MP_                   e Y_BAT_PLUGIN_PCRGTMTKAIF_RXIF_P2_INPUT  MP_ PMIC_AUXADC_AVG_NUn5_BAT_PLUGIN_PCRGTMTKAIF_RXIF_DETECT_O  PROTOCOL2_            ADC_TRIM_C FE_ DDATMTKAIF_RX_CFG3_BAT_PLUGIN_PCRGTMTKAIF_RXIF_DETECT_O  PROTOCOL2_            e Y_BAT_PLUGIN_PCRGTMTKAIF_RXIF_DETECT_O  PROTOCOL2_ PMIC_AUXADC3_BAT_PLUGIN_PCRGTMTKAIF_RXIF_FIFO_RSP PROTOCOL2_             ADC_TRIM_C FE_ DDATMTKAIF_RX_CFG3_BAT_PLUGIN_PCRGTMTKAIF_RXIF_FIFO_RSP PROTOCOL2_             e 7IC_AUXADC_AVG_RGTMTKAIF_RXIF_FIFO_RSP PROTOCOL2_ PMIC_AUXADC_4IC_AUXADC_AVG_RGTMTKAIF_RXIF_LOOPBACK_USE_NLE                ADC_TRIM_C FE_ DDATMTKAIF_RX_CFG3_BAT_PLUGIN_PCRGTMTKAIF_RXIF_LOOPBACK_USE_NLE                e Y_BAT_PLUGIN_PCRGTMTKAIF_RXIF_LOOPBACK_USE_NLE  PMIC_AUXADC_AV7IC_AUXADC_AVG_RGTMTKAIF_RX_SYNG_WORD1_                 \
    ADC_TRIM_C FE_ DDA_MTKAIF_SYNGWORD_CFG0IC_AUXADC_AVG_RGTMTKAIF_RX_SYNG_WORD1_                    A  e 7IC_AUXADC_AVG_RGTMTKAIF_RX_SYNG_WORD1_ PMIC_AUXADC_AVG_NUM_LB0IC_AUXADC_AVG_RGTMTKAIF_RX_SYNG_WORD2_                       ADC_TRIM_C FE_ DDA_MTKAIF_SYNGWORD_CFG0IC_AUXADC_AVG_RGTMTKAIF_RX_SYNG_WORD2_                       e 7IC_AUXADC_AVG_RGTMTKAIF_RX_SYNG_WORD2_ PMIC_AUXADC_AVG_NUM_LB4IC_AUXADC_AVG_RGT DDA_MTKAIF_TX_SYNG_WORD1_                 \ADC_TRIM_C FE_ DDA_MTKAIF_SYNGWORD_CFGY_BAT_PLUGIN_PCRGTADDA_MTKAIF_TX_SYNG_WORD1_                  e 7IC_AUXADC_AVG_RGTADDA_MTKAIF_TX_SYNG_WORD1_ PMIC_AUXADC_AVG_N0IC_AUXADC_AVG_RGTADDA_MTKAIF_TX_SYNG_WORD2_                  ADC_TRIM_C FE_ DDA_MTKAIF_SYNGWORD_CFGY_BAT_PLUGIN_PCRGTADDA_MTKAIF_TX_SYNG_WORD2_                  e 7IC_AUXADC_AVG_RGTADDA_MTKAIF_TX_SYNG_WORD2_ PMIC_AUXADC_AVG_N4IC_AUXADC_AVG_RGT DDA6_MTKAIF_TX_SYNG_WORD1_                 ADC_TRIM_C FE_ DDA_MTKAIF_SYNGWORD_CFGY_BAT_PLUGIN_PCRGTADDA6_MTKAIF_TX_SYNG_WORD1_                 e 7IC_AUXADC_AVG_RGTADDA6_MTKAIF_TX_SYNG_WORD1_ PMIC_AUXADC_AVG_8IC_AUXADC_AVG_RG_ADDA6_MTKAIF_TX_SYNG_WORD2_                 ADC_TRIM_C FE_ DDA_MTKAIF_SYNGWORD_CFGY_BAT_PLUGIN_PCRGTADDA6_MTKAIF_TX_SYNG_WORD2_                 e 7IC_AUXADC_AVG_RGTADDA6_MTKAIF_TX_SYNG_WORD2_ PMIC_AUXADC_AVG_n2_BAT_PLUGIN_PCR_AUD_SDM_MUTE_R 2ND                    \
\
  \ADC_TRIM_C FE_SGEN_CFG0IC_AUXADC_AVG_R_AUD_SDM_MUTE_R 2ND                        xMAe Y_BAT_PLUGIN_PCR_AUD_SDM_MUTE_R 2ND  PMIC_AUXADC_AVG_NUM_LB  
2_BAT_PLUGIN_PCR_AUD_SDM_MUTE_P_2ND                    \
\
  \ADC_TRIM_C FE_SGEN_CFG0IC_AUXADC_AVG_R_AUD_SDM_MUTE_P_2ND                         M e Y_BAT_PLUGIN_PCR_AUD_SDM_MUTE_P_2ND  PMIC_AUXADC_AVG_NUM_LB   3_BAT_PLUGIN_PCR_AUD_SDM_MUTE_R                          \   \ADC_TRIM_C FE_SGEN_CFG0IC_AUXADC_AVG_R_AUD_SDM_MUTE_R                        xMA    e Y_BAT_PLUGIN_PCR_AUD_SDM_MUTE_R  PMIC_AUXADC_AVG_NUM_LB   
VG 4IC_AUXADC_AVG_R_AUD_SDM_MUTE_P_                         \   \ADC_TRIM_C FE_SGEN_CFG0IC_AUXADC_AVG_R_AUD_SDM_MUTE_P_                       xMA   xe Y_BAT_PLUGIN_PCR_AUD_SDM_MUTE_P_ PMIC_AUXADC_AVG_NUM_LB   
VG 5_BAT_PLUGIN_PCC_MUTE  W_CTP_                       \
  \\\
  ADC_TRIM_C FE_SGEN_CFG0IC_AUXADC_AVG_C_MUTE  W_CTP_                       xMA   xMA e Y_BAT_PLUGIN_PCC_MUTE  W_CTP_ PMIC_AUXADC_AVG_NUM_LB   
VG AAA6_BAT_PLUGIN_PCC_DAG_EN_CTP_                       \
  \\\
   ADC_TRIM_C FE_SGEN_CFG0IC_AUXADC_AVG_C_DAG_EN_CTP_                       xMA        e Y_BAT_PLUGIN_PCC_DAG_EN_CTP_ PMIC_AUXADC_AVG_NUM_LB   
VG AAA 7IC_AUXADC_AVG_C_AMP_DIV_CH1_CTP_                       \
  \\ADC_TRIM_C FE_SGEN_CFG0IC_AUXADC_AVG_C_AMP_DIV_CH1_CTP_                        M    e MIC_AUXADC_AVG_C_AMP_DIV_CH1_CTP_ PMIC_AUXADC_AVG_NUM_LB   
VGn2_BAT_PLUGIN_PCC_FREQ_DIV_CH1_CTP_                       \
  \ADC_TRIM_C FE_SGEN_CFGY_BAT_PLUGIN_PCC_FREQ_DIV_CH1_CTP_                       xMA  e YFIC_AUXADC_AVG_C_FREQ_DIV_CH1_CTP_ PMIC_AUXADC_AVG_NUM_LB   
V0IC_AUXADC_AVG_C_SGEN_RCH_INV_8BIT                  \
    
  \ADC_TRIM_C FE_SGEN_CFGY_BAT_PLUGIN_PCC_SGEN_RCH_INV_8BIT                        xMA e Y_BAT_PLUGIN_PCC_SGEN_RCH_INV_8BIT  PMIC_AUXADC_AVG_NUM_LB   
n4_BAT_PLUGIN_PCC_SGEN_RCH_INV_5BIT                  \
    
  \ADC_TRIM_C FE_SGEN_CFGY_BAT_PLUGIN_PCC_SGEN_RCH_INV_5BIT                        xMA e Y_BAT_PLUGIN_PCC_SGEN_RCH_INV_5BIT  PMIC_AUXADC_AVG_NUM_LB   
n5_BAT_PLUGIN_PCRGTAN_PCUP_  C_CLK_ MP_                       \ADC_TRIM_C FE_ DPCASYNG_FIFO_CFG_BAT_PLUGIN_PCRGTAN_PCUP_  C_CLK_ MP_                       xe Y_BAT_PLUGIN_PCRGTAN_PCUP_  C_CLK_ MP_ PMIC_AUXADC_AVG_NUM_LB YIC_AUXADC_AVG_RGTUP_ SYNG_FIFO_SOFT_RST_                   \
ADC_TRIM_C FE_ DPCASYNG_FIFO_CFG_BAT_PLUGIN_PCRGTUP_ SYNG_FIFO_SOFT_RST_                     e Y_BAT_PLUGIN_PCRGTUP_ SYNG_FIFO_SOFT_RST_ PMIC_AUXADC_AVG_NUM_4_BAT_PLUGIN_PCRGTUP_ SYNG_FIFO_SOFT_RST_                     ADC_TRIM_C FE_ DPCASYNG_FIFO_CFG_BAT_PLUGIN_PCRGTUP_ SYNG_FIFO_SOFT_RST_                     e Y_BAT_PLUGIN_PCRGTUP_ SYNG_FIFO_SOFT_RST_    PMIC_AUXADC_AVG_N5_BAT_PLUGIN_PCRGTUL2  SYNG_FIFO_SOFT_RST_                   \ADC_TRIM_C FE_ DPCASYNG_FIFO_CFGY_BAT_PLUGIN_PCRGTUP2  SYNG_FIFO_SOFT_RST_                    e Y_BAT_PLUGIN_PCRGTUP2  SYNG_FIFO_SOFT_RST_ PMIC_AUXADC_AVG_NUM4_BAT_PLUGIN_PCRGTUP2  SYNG_FIFO_SOFT_RST_                    ADC_TRIM_C FE_ DPCASYNG_FIFO_CFGY_BAT_PLUGIN_PCRGTUP2  SYNG_FIFO_SOFT_RST_                    e Y_BAT_PLUGIN_PCRGTUP2  SYNG_FIFO_SOFT_RST_    PMIC_AUXADC_AVG_5_BAT_PLUGIN_PCDCCLK_GEN_O                     \
\            ADC_TRIM_C FE_DCCLK_CFG0IC_AUXADC_AVG_DCCLK_GEN_O                         xMA        e Y_BAT_PLUGIN_PCDCCLK_GEN_O   PMIC_AUXADC_AVG_NUM_LB   
VG AAA 0IC_AUXADC_AVG_DCCLK_PD                     \
\               ADC_TRIM_C FE_DCCLK_CFG0IC_AUXADC_AVG_DCCLK_PD                         xMA           e Y_BAT_PLUGIN_PCDCCLK_PD   PMIC_AUXADC_AVG_NUM_LB   
VG AAA  B YIC_AUXADC_AVG_DCCLK_REF_CK_ MP_                       \
  \
 ADC_TRIM_C FE_DCCLK_CFG0IC_AUXADC_AVG_DCCLK_REF_CK_ MP_                       xMA   xe 3_BAT_PLUGIN_PCDCCLK_REF_CK_ MP_ PMIC_AUXADC_AVG_NUM_LB   
VGM2_BAT_PLUGIN_PCDCCLK_INV_                       \
  \
 \
  \
 ADC_TRIM_C FE_DCCLK_CFG0IC_AUXADC_AVG_DCCLK_INV_                    A   MA   xxMA   xe YIC_AUXADC_AVG_DCCLK_INV_ PMIC_AUXADC_AVG_NUM_LB   
VGMMMMMMMM4IC_AUXADC_AVG_DCCLK_DIV_                       \
  \
 \
  \
 ADC_TRIM_C FE_DCCLK_CFG0IC_AUXADC_AVG_DCCLK_DIV_                    A   MA   xxMA   xe 7MFIC_AUXADC_AVG_DCCLK_DIV_ PMIC_AUXADC_AVG_NUM_LB   
VGMMMMMMMM5_BAT_PLUGIN_PCDCCLK_PHASE_ MP_                       \
  \
  ADC_TRIM_C FE_DCCLK_CFGY_BAT_PLUGIN_PCDCCLK_PHASE_ MP_                       xMA     e FIC_AUXADC_AVG_DCCLK_PHASE_ MP_ PMIC_AUXADC_AVG_NUM_LB   
VGMM4IC_AUXADC_AVG_DCCLK_RESYNG_BYPASS_                 \
    
  \ADC_TRIM_C FE_DCCLK_CFGY_BAT_PLUGIN_PCDCCLK_RESYNG_BYPASS_                       xMA e Y_BAT_PLUGIN_PCDCCLK_RESYNG_BYPASS_ PMIC_AUXADC_AVG_NUM_LB   _8IC_AUXADC_AVG_RESYNG_ RC CK_INV_                       \
  \
ADC_TRIM_C FE_DCCLK_CFGY_BAT_PLUGIN_PCRESYNG_ RC CK_INV_                    A   MA   e Y_BAT_PLUGIN_PCRESYNG_ RC CK_INV_ PMIC_AUXADC_AVG_NUM_LB   
VG9_BAT_PLUGIN_PCRESYNG_ RC  MP_                       \
  \
  
ADC_TRIM_C FE_DCCLK_CFGY_BAT_PLUGIN_PCRESYNG_ RC  MP_                       xMA      e 3_BAT_PLUGIN_PCRESYNG_ RC  MP_ PMIC_AUXADC_AVG_NUM_LB   
VGMMMY0IC_AUXADC_AVG_RGTAUDTPAD_TOP_PHASE_MODE_                   \
ADC_TRIM_C UDIO DIG_CFG_BAT_PLUGIN_PCRGTAUDTPAD_TOP_PHASE_MODE_                     e MFIC_AUXADC_AVG_RGTAUDTPAD_TOP_PHASE_MODE_ PMIC_AUXADC_AVG_NUM_0IC_AUXADC_AVG_RGTAUDTPAD_TOP_DAT_ ISO_LOOPBACK_              ADC_TRIM_C UDIO DIG_CFG_BAT_PLUGIN_PCRGTAUDTPAD_TOP_DAT_ ISO_LOOPBACK_              e Y_BAT_PLUGIN_PCRGTAUDTPAD_TOP_DAT_ ISO_LOOPBACK_ PMIC_AUXADC_A7IC_AUXADC_AVG_RGTAUDTPAD_TOP_PHASE_MODE2_                    ADC_TRIM_C UDIO DIG_CFG_BAT_PLUGIN_PCRGTAUDTPAD_TOP_PHASE_MODE2_                    e MFIC_AUXADC_AVG_RGTAUDTPAD_TOP_PHASE_MODE2_ PMIC_AUXADC_AVG_NUM8IC_AUXADC_AVG_RG_AUDTPAD_TOP_DAT_ ISO2_LOOPBACK_             ADC_TRIM_C UDIO DIG_CFG_BAT_PLUGIN_PCRGTAUDTPAD_TOP_DAT_ ISO2_LOOPBACK_             e Y_BAT_PLUGIN_PCRGTAUDTPAD_TOP_DAT_ ISO2_LOOPBACK_ PMIC_AUXADC_n5_BAT_PLUGIN_PCRGTAUDTPAD_TOP_PHASE_MODE3_                    ADC_TRIM_C UDIO DIG_CFGY_BAT_PLUGIN_PCRGTAUDTPAD_TOP_PHASE_MODE3_                    e MFIC_AUXADC_AVG_RGTAUDTPAD_TOP_PHASE_MODE3  PMIC_AUXADC_AVG_NUM0IC_AUXADC_AVG_RGTAUDTPAD_TOP_DAT_ ISO3_LOOPBACK_             ADC_TRIM_C UDIO DIG_CFGY_BAT_PLUGIN_PCRGTAUDTPAD_TOP_DAT_ ISO3_LOOPBACK_             e Y_BAT_PLUGIN_PCRGTAUDTPAD_TOP_DAT_ ISO3_LOOPBACK_ PMIC_AUXADC_7IC_AUXADC_AVG_RGTAUDTPAD_TOP_TX_FIFO_O                     \
ADC_TRIM_C FE_ UDTPAD_TOPIC_AUXADC_AVG_RGTAUDTPAD_TOP_TX_FIFO_O                       e Y_BAT_PLUGIN_PCRGTAUDTPAD_TOP_TX_FIFO_O   PMIC_AUXADC_AVG_NUM_8IC_AUXADC_AVG_RGTAUDTPAD_TOP_MTKAIF_CLK_PROTOCOL2_           ADC_TRIM_C FE_ UDTPAD_TOPIC_AUXADC_AVG_RGTAUDTPAD_TOP_MTKAIF_CLK_PROTOCOL2_           e Y_BAT_PLUGIN_PCRGTAUDTPAD_TOP_MTKAIF_CLK_PROTOCOL2_ PMIC_AUXADYY_BAT_PLUGIN_PCRGTAUDTPAD_TOP_TX_FIFO_RSP                  \
 ADC_TRIM_C FE_ UDTPAD_TOPIC_AUXADC_AVG_RGTAUDTPAD_TOP_TX_FIFO_RSP                     e 7IC_AUXADC_AVG_RGTAUDTPAD_TOP_TX_FIFO_RSP  PMIC_AUXADC_AVG_NUMn2_BAT_PLUGIN_PC DDA_AUDTPAD_TOP_MO                     \
\    ADC_TRIM_C FE_ UDTPAD_TOP_MO _BAT_PLUGIN_PC DDA_AUDTPAD_TOP_MO                          M e FFMFIC_AUXADC_AVG_ADDA_AUDTPAD_TOP_MO   PMIC_AUXADC_AVG_NUM_LB   0IC_AUXADC_AVG_ADDA_AUDTPAD_TOP_MO 1_                         ADC_TRIM_C FE_ UDTPAD_TOP_MO 1IC_AUXADC_AVG_ADDA_AUDTPAD_TOP_MO 1_                       xMe FFMFIC_AUXADC_AVG_ADDA_AUDTPAD_TOP_MO 1_ PMIC_AUXADC_AVG_NUM_LB  0IC_AUXADC_AVG_ADDA_AUDTPAD_TOP_MO 2_                         ADC_TRIM_C FE_ UDTPAD_TOP_MO 2IC_AUXADC_AVG_ADDA_AUDTPAD_TOP_MO 2_                       xMe FFMFIC_AUXADC_AVG_ADDA_AUDTPAD_TOP_MO 2_ PMIC_AUXADC_AVG_NUM_LB  0IC_AUXADC_AVG_NLE LCH_O                     \
\             
ADC_TRIM_C FE_DL_NLE CFG_BAT_PLUGIN_PCNLE LCH_O                      A   MA   xxMA   e Y_BAT_PLUGIN_PCNLE LCH_O   PMIC_AUXADC_AVG_NUM_LB   
VGMMMMMMM0IC_AUXADC_AVG_NLE LCH_CH_ MP_                       \
  \
  
ADC_TRIM_C FE_DL_NLE CFG_BAT_PLUGIN_PCNLE LCH_CH_ MP_                       xMA      e Y_BAT_PLUGIN_PCNLE LCH_CH_ MP_ PMIC_AUXADC_AVG_NUM_LB   
VG B YIC_AUXADC_AVG_NLE LCH_HPGAI   MP_                       \
 \
ADC_TRIM_C FE_DL_NLE CFG_BAT_PLUGIN_PCNLE LCH_HPGAI   MP_                       xMA  e Y_BAT_PLUGIN_PCNLE LCH_HPGAI   MP_ PMIC_AUXADC_AVG_NUM_LB   
V2_BAT_PLUGIN_PCNLE RCH_O                     \
\             
ADC_TRIM_C FE_DL_NLE CFG_BAT_PLUGIN_PCNLE RCH_O                      A   MA   xxMA   e Y_BAT_PLUGIN_PCNLE RCH_O   PMIC_AUXADC_AVG_NUM_LB   
VGMMMMMMM8_BAT_PLUGIN_PCNLE RCH_CH_ MP_                       \
  \
  
ADC_TRIM_C FE_DL_NLE CFG_BAT_PLUGIN_PCNLE RCH_CH_ MP_                       xMA      e Y_BAT_PLUGIN_PCNLE RCH_CH_ MP_ PMIC_AUXADC_AVG_NUM_LB   
VG B 9_BAT_PLUGIN_PCNLE RCH_HPGAI   MP_                       \
 \
ADC_TRIM_C FE_DL_NLE CFG_BAT_PLUGIN_PCNLE RCH_HPGAI   MP_                       xMA  e Y_BAT_PLUGIN_PCNLE RCH_HPGAI   MP_ PMIC_AUXADC_AVG_NUM_LB   
VY0IC_AUXADC_AVG_NLE  ONITOR                           \
  \

\
ADC_TRIM_C FE_DL_NLE MO _BAT_PLUGIN_PCNLE  ONITOR                     A   MA   xxMA  e 3FMFIC_AUXADC_AVG_NLE  ONITOR  PMIC_AUXADC_AVG_NUM_LB   
VGMMMMMM0IC_AUXADC_AVG_CK_CG    MO                     \
\    
  \

\
ADC_TRIM_C FE_CG    MO IC_AUXADC_AVG_CK_CG    MO                         xMA        e 3FIC_AUXADC_AVG_CK_CG    MO   PMIC_AUXADC_AVG_NUM_LB   
VG AAA 0IC_AUXADC_AVG_RGTDAVG_ADC3  OURCE_ MP_                       ADC_TRIM_C FE_AVG_ARRAY_CFG_BAT_PLUGIN_PCRGTDAVG_ADC3  OURCE_ MP_                       e 3_BAT_PLUGIN_PCRGTDAVG_ADC3  OURCE_ MP_ PMIC_AUXADC_AVG_NUM_LB0IC_AUXADC_AVG_RGTDAVG_ADC2  OURCE_ MP_                       ADC_TRIM_C FE_AVG_ARRAY_CFG_BAT_PLUGIN_PCRGTDAVG_ADC2  OURCE_ MP_                       e 3_BAT_PLUGIN_PCRGTDAVG_ADC2  OURCE_ MP_ PMIC_AUXADC_AVG_NUM_LB2_BAT_PLUGIN_PCRGTDAVG_ADC1  OURCE_ MP_                       ADC_TRIM_C FE_AVG_ARRAY_CFG_BAT_PLUGIN_PCRGTDAVG_ADC1  OURCE_ MP_                       e 3_BAT_PLUGIN_PCRGTDAVG_ADC1  OURCE_ MP_ PMIC_AUXADC_AVG_NUM_LB4IC_AUXADC_AVG_RGT AVG_ADC3  OURCE_ MP_                       ADC_TRIM_C FE_AVG_ARRAY_CFG_BAT_PLUGIN_PCRGT AVG_ADC3  OURCE_ MP_                       e 3_BAT_PLUGIN_PCRGT AVG_ADC3  OURCE_ MP_ PMIC_AUXADC_AVG_NUM_LB6_BAT_PLUGIN_PCRGTAAVG_ADC2  OURCE_ MP_                       ADC_TRIM_C FE_AVG_ARRAY_CFG_BAT_PLUGIN_PCRGTAAVG_ADC2  OURCE_ MP_                       e 3_BAT_PLUGIN_PCRGT AVG_ADC2  OURCE_ MP_ PMIC_AUXADC_AVG_NUM_LB8IC_AUXADC_AVG_RGTAAVG_ADC1  OURCE_ MP_                       ADC_TRIM_C FE_AVG_ARRAY_CFG_BAT_PLUGIN_PCRGTAAVG_ADC1  OURCE_ MP_                       e 3_BAT_PLUGIN_PCRGT AVG_ADC1  OURCE_ MP_ PMIC_AUXADC_AVG_NUM_LBY0IC_AUXADC_AVG_RGTCHOP_DIV_                    \
 
 \
 
      ADC_TRIM_C FE_CHOP_CFG0IC_AUXADC_AVG_RGTCHOP_DIV_                          xMA      e Y_BAT_PLUGIN_PCRGTCHOP_DIV_    PMIC_AUXADC_AVG_NUM_LB   
VG AA0IC_AUXADC_AVG_RGTCHOP_DIV_ MP_                       \
  \
  ADC_TRIM_C FE_CHOP_CFG0IC_AUXADC_AVG_RGTCHOP_DIV_ MP_                       xMA     e YFIC_AUXADC_AVG_RGTCHOP_DIV_ MP_ PMIC_AUXADC_AVG_NUM_LB   
VGMM4IC_AUXADC_AVG_RGTADDA_CH1_ MP_                       \
  \
  ADC_TRIM_C FE_MTKAIF_MUX_CFG_BAT_PLUGIN_PCRGTADDA_CH1_ MP_                       xMA     e 3_BAT_PLUGIN_PCRGT DDA_CH1_ MP_ PMIC_AUXADC_AVG_NUM_LB   
VGMM0IC_AUXADC_AVG_RGTADDA_CH2_ MP_                       \
  \
  ADC_TRIM_C FE_MTKAIF_MUX_CFG_BAT_PLUGIN_PCRGTADDA_CH2_ MP_                       xMA     e 3_BAT_PLUGIN_PCRGT DDA_CH2_ MP_ PMIC_AUXADC_AVG_NUM_LB   
VGMM2_BAT_PLUGIN_PCRG_ADDA_    MP_                       \
  \
  
ADC_TRIM_C FE_MTKAIF_MUX_CFG_BAT_PLUGIN_PCRGTADDA_E   MP_                       xMA      e Y_BAT_PLUGIN_PCRGTADDA_E   MP_ PMIC_AUXADC_AVG_NUM_LB   
VVVVV4IC_AUXADC_AVG_RGT DDA6_CH1_ MP_                       \
  \
 ADC_TRIM_C FE_MTKAIF_MUX_CFG_BAT_PLUGIN_PCRGTADDA6_CH1_ MP_                       xMA    e 3_BAT_PLUGIN_PCRGT DDA6_CH1_ MP_ PMIC_AUXADC_AVG_NUM_LB   
VGM8IC_AUXADC_AVG_RG_ADDA6_CH2_ MP_                       \
  \
 ADC_TRIM_C FE_MTKAIF_MUX_CFG_BAT_PLUGIN_PCRGTADDA6_CH2_ MP_                       xMA    e 3_BAT_PLUGIN_PCRGT DDA6_CH2_ MP_ PMIC_AUXADC_AVG_NUM_LB   
VGMY0IC_AUXADC_AVG_RGTADDA6_    MP_                       \
  \
  ADC_TRIM_C FE_MTKAIF_MUX_CFG_BAT_PLUGIN_PCRGTADDA6_E   MP_                       xMA     e Y_BAT_PLUGIN_PCRGTADDA6_E   MP_ PMIC_AUXADC_AVG_NUM_LB   
VVVVn2_BAT_PLUGIN_PC UDIO DIG_2ND  NA_ID                    \
\
  \ADC_TRIM_C UDIO DIG_2ND DSN_ID_BAT_PLUGIN_PC UDIO DIG_2ND  NA_ID                         M e FF_BAT_PLUGIN_PC UDIO DIG_2ND  NA_ID  PMIC_AUXADC_AVG_NUM_LB   0IC_AUXADC_AVG_AUDIO DIG_2ND DIG_ID                    \
\
  \ADC_TRIM_C UDIO DIG_2ND DSN_ID_BAT_PLUGIN_PC UDIO DIG_2ND DIG_ID                         M e FF_BAT_PLUGIN_PC UDIO DIG_2ND DIG_ID  PMIC_AUXADC_AVG_NUM_LB   8IC_AUXADC_AVG_AUDIO DIG_2ND  NA_MINOR REV_                   ADC_TRIM_C UDIO DIG_2ND DSN_REV0IC_AUXADC_AVG_AUDIO DIG_2ND  NA_MINOR REV_                   e F_BAT_PLUGIN_PC UDIO DIG_2ND  NA_MINOR REV_ PMIC_AUXADC_AVG_NU0IC_AUXADC_AVG_ UDIO DIG_2ND  NA_MAJOR REV_                   ADC_TRIM_C UDIO DIG_2ND DSN_REV0IC_AUXADC_AVG_AUDIO DIG_2ND  NA_MAJOR REV_                   e F_BAT_PLUGIN_PC UDIO DIG_2ND  NA_MAJOR REV_ PMIC_AUXADC_AVG_NU4_BAT_PLUGIN_PC UDIO DIG_2ND DIG_MINOR REV_                   ADC_TRIM_C UDIO DIG_2ND DSN_REV0IC_AUXADC_AVG_AUDIO DIG_2ND DIG_MINOR REV_                   e F_BAT_PLUGIN_PC UDIO DIG_2ND DIG_MINOR REV_ PMIC_AUXADC_AVG_NU8IC_AUXADC_AVG_AUDIO DIG_2ND DIG_MAJOR REV_                   ADC_TRIM_C UDIO DIG_2ND DSN_REV0IC_AUXADC_AVG_AUDIO DIG_2ND DIG_MAJOR REV_                   e F_BAT_PLUGIN_PC UDIO DIG_2ND DIG_MAJOR REV_ PMIC_AUXADC_AVG_NUn2_BAT_PLUGIN_PC UDIO DIG_2ND DSN_CBS_                 \
    
 ADC_TRIM_C UDIO DIG_2ND DSN_DBI_BAT_PLUGIN_PC UDIO DIG_2ND DSN_CBS_                       xMe 3_BAT_PLUGIN_PCAUDIO DIG_2ND DSN_CBS_ PMIC_AUXADC_AVG_NUM_LB  0IC_AUXADC_AVG_AUDIO DIG_2ND DSN_BIX_                 \
    
 ADC_TRIM_C UDIO DIG_2ND DSN_DBI_BAT_PLUGIN_PC UDIO DIG_2ND DSN_BIX_                       xMe 3_BAT_PLUGIN_PCAUDIO DIG_2ND DSN_BIX_ PMIC_AUXADC_AVG_NUM_LB  2_BAT_PLUGIN_PC UDIO DIG_2_ESP                  \
    \
    
 ADC_TRIM_C UDIO DIG_2ND DSN_DBI_BAT_PLUGIN_PC UDIO DIG_2_ESP                        xMA     e FF_BAT_PLUGIN_PC UDIO DIG_2_ESP  PMIC_AUXADC_AVG_NUM_LB   
VVVV8IC_AUXADC_AVG_AUDIO DIG_2ND DSN_FPI_                 \
    
 ADC_TRIM_C UDIO DIG_2ND DSN_DXI_BAT_PLUGIN_PC UDIO DIG_2ND DSN_FPI_                       xMe FF_BAT_PLUGIN_PC UDIO DIG_2ND DSN_FPI_ PMIC_AUXADC_AVG_NUM_LB  0IC_AUXADC_AVG_RGTUP8X_SYNG_WORD_                       \
  \
ADC_TRIM_C FE__AVG_NEWIF_CFG3_BAT_PLUGIN_PCRGTUP8X_SYNG_WORD_                        M    e MFMFIC_AUXADC_AVG_RGTUP8X_SYNG_WORD_ PMIC_AUXADC_AVG_NUM_LB   
VV0IC_AUXADC_AVG_RGTVOW_INTR_MODE_ MP_                       \
 ADC_TRIM_C FE_VOW_TOP_CON0IC_AUXADC_AVG_RGTVOW_INTR_MODE_ MP_                        M e 3_BAT_PLUGIN_PCRGTVOW_INTR_MODE_ MP_ PMIC_AUXADC_AVG_NUM_LB  
2_BAT_PLUGIN_PCVOW_INTR_SW_VAP_                       \
  \
  ADC_TRIM_C FE_VOW_TOP_CON0IC_AUXADC_AVG_VOW_INTR_SW_VAP_                       xMA     e Y_BAT_PLUGIN_PCVOW_INTR_SW_VAP_ PMIC_AUXADC_AVG_NUM_LB   
VVVV6_BAT_PLUGIN_PCVOW_INTR_SW_MODE_                   \
\\
  \
  ADC_TRIM_C FE_VOW_TOP_CON0IC_AUXADC_AVG_VOW_INTR_SW_MODE_                      xMA     e Y_BAT_PLUGIN_PCVOW_INTR_SW_MODE_ PMIC_AUXADC_AVG_NUM_LLLLLLLLL7_BAT_PLUGIN_PCVOW_LOOP_BACK_ ODE_                   \
\\
  \
ADC_TRIM_C FE_VOW_TOP_CON0IC_AUXADC_AVG_VOW_LOOP_BACK_ ODE_                       xMA  e Y_BAT_PLUGIN_PCVOW_LOOP_BACK_ ODE_ PMIC_AUXADC_AVG_NUM_LB   _A8IC_AUXADC_AVG_VOW_SDM_3_LEVMP_                       \
  \
  ADC_TRIM_C FE_VOW_TOP_CON0IC_AUXADC_AVG_VOW_SDM_3_LEVMP_                       xMA     e Y_BAT_PLUGIN_PCVOW_SDM_3_LEVMP_ PMIC_AUXADC_AVG_NUM_LB   
VVVV9_BAT_PLUGIN_PCVOW_CIC_MODE_ MP_                       \
 \
  ADC_TRIM_C FE_VOW_TOP_CON0IC_AUXADC_AVG_VOW_CIC_MODE_ MP_                       xMA    e 3_BAT_PLUGIN_PCVOW_CIC_MODE_ MP_ PMIC_AUXADC_AVG_NUM_LB   
VGMY0IC_AUXADC_AVG_MAI  DAVG_CK_VOW_SMP_                       \
 ADC_TRIM_C FE_VOW_TOP_CON0IC_AUXADC_AVG_MAI  DAVG_CK_VOW_SMP_                       xMAe Y_BAT_PLUGIN_PCMAI  DAVG_CK_VOW_SMP_ PMIC_AUXADC_AVG_NUM_LB   Y2_BAT_PLUGIN_PCVOW_DAVG_CK_ MP_                       \
  \
  ADC_TRIM_C FE_VOW_TOP_CON0IC_AUXADC_AVG_VOW_DAVG_CK_ MP_                       xMA     e 3_BAT_PLUGIN_PCVOW_DAVG_CK_ MP_ PMIC_AUXADC_AVG_NUM_LB   
VVVVn3_BAT_PLUGIN_PCPD  VOW_                       \
  \
 \
  \
   ADC_TRIM_C FE_VOW_TOP_CON0IC_AUXADC_AVG_PD  VOW_                    A   MA   xxMA   xMAe Y_BAT_PLUGIN_PCPD  VOW_ PMIC_AUXADC_AVG_NUM_LB   
VGMMMMMMMMC_n5_BAT_PLUGIN_PCVOW_ON_CH1_                   \
\
  \  
  \
   ADC_TRIM_C FE_VOW_TOP_CONY_BAT_PLUGIN_PCVOW_ON_CH1_                        M   MA   xMAe Y_BAT_PLUGIN_PCVOW_ON_CH1_ PMIC_AUXADC_AVG_NUM_LB   
VGMMMMMMM0IC_AUXADC_AVG_SAMPLE_BASE_MODE_CH1_                   \
\
  \ADC_TRIM_C FE_VOW_TOP_CONY_BAT_PLUGIN_PCSAMPLE_BASE_MODE_CH1_                       xMAe Y_BAT_PLUGIN_PCSAMPLE_BASE_MODE_CH1_ PMIC_AUXADC_AVG_NUM_LB   Y_BAT_PLUGIN_PCS_N_VAPUE_RST_CH1_                   \
\
  \  
ADC_TRIM_C FE_VOW_TOP_CONY_BAT_PLUGIN_PCS_N_VAPUE_RST_CH1_                    A   MA   e Y_BAT_PLUGIN_PCS_N_VAPUE_RST_CH1_ PMIC_AUXADC_AVG_NUM_LB   
VG2_BAT_PLUGIN_PCVOW_INTR_CLR_CH1_                   \
\
  \  
 ADC_TRIM_C FE_VOW_TOP_CONY_BAT_PLUGIN_PCVOW_INTR_CLR_CH1_                      xMA     e Y_BAT_PLUGIN_PCVOW_INTR_CLR_CH1_ PMIC_AUXADC_AVG_NUM_LB   
VGM3_BAT_PLUGIN_PCVOW_INTR_SOURCE_ MP_CH1_                   \
\
ADC_TRIM_C FE_VOW_TOP_CONY_BAT_PLUGIN_PCVOW_INTR_SOURCE_ MP_CH1_                       e Y_BAT_PLUGIN_PCVOW_INTR_SOURCE_ MP_CH1_ PMIC_AUXADC_AVG_NUM_LB4IC_AUXADC_AVG_VOW_  C_CLK_INV_CH1_                   \
\
  \ ADC_TRIM_C FE_VOW_TOP_CONY_BAT_PLUGIN_PCVOW_  C_CLK_INV_CH1_                       xMA e Y_BAT_PLUGIN_PCVOW_  C_CLK_INV_CH1_ PMIC_AUXADC_AVG_NUM_LB   
5_BAT_PLUGIN_PCVOW_DIGAVG_CK_PHASE_ MP_CH1_                   ADC_TRIM_C FE_VOW_TOP_CONY_BAT_PLUGIN_PCVOW_DIGAVG_CK_PHASE_ MP_CH1_                   e YF_BAT_PLUGIN_PCVOW_DIGAVG_CK_PHASE_ MP_CH1_ PMIC_AUXADC_AVG_NU6_BAT_PLUGIN_PCVOW_CK_PD  CH1_                   \
\
  \  
  \ADC_TRIM_C FE_VOW_TOP_CONY_BAT_PLUGIN_PCVOW_CK_PD  CH1_                       xMA      e Y_BAT_PLUGIN_PCVOW_CK_PD  CH1_ PMIC_AUXADC_AVG_NUM_LB   
VG B YY_BAT_PLUGIN_PCVOW_  C_CK_PD  CH1_                   \
\
  \  ADC_TRIM_C FE_VOW_TOP_CONY_BAT_PLUGIN_PCVOW_  C_CK_PD  CH1_                       xMA  e Y_BAT_PLUGIN_PCVOW_  C_CK_PD  CH1_ PMIC_AUXADC_AVG_NUM_LB   
VY2_BAT_PLUGIN_PCVOW_CK_DIV_RST_CH1_                   \
\
  \  ADC_TRIM_C FE_VOW_TOP_CONY_BAT_PLUGIN_PCVOW_CK_DIV_RST_CH1_                       xMA  e Y_BAT_PLUGIN_PCVOW_CK_DIV_RST_CH1_ PMIC_AUXADC_AVG_NUM_LB   
VY3_BAT_PLUGIN_PCVOW_DIGAVG_ON_CH1_                   \
\
  \  
ADC_TRIM_C FE_VOW_TOP_CONY_BAT_PLUGIN_PCVOW_DIGAVG_ON_CH1_                        M   Me Y_BAT_PLUGIN_PCVOW_DIGAVG_ON_CH1_ PMIC_AUXADC_AVG_NUM_LB   
VGn4IC_AUXADC_AVG_VOW_DAVG0_CK_PD                     \
\
  \  
 ADC_TRIM_C FE_VOW_TOP_CONY_BAT_PLUGIN_PCVOW_DAVG0_CK_PD                        xMA     e Y_BAT_PLUGIN_PCVOW_DAVG0_CK_PD   PMIC_AUXADC_AVG_NUM_LB   
VGMY5_BAT_PLUGIN_PCVOW_ON_CH2_                         \  
  \  
 ADC_TRIM_C FE_VOW_TOP_CON2_BAT_PLUGIN_PCVOW_ON_CH2_                       xM   xMA     e Y_BAT_PLUGIN_PCVOW_ON_CH2_ PMIC_AUXADC_AVG_NUM_LB   _AxMA     e_BAT_PLUGIN_PCSAMPLE_BASE_MODE_CH2_                         \ADC_TRIM_C FE_VOW_TOP_CON2_BAT_PLUGIN_PCSAMPLE_BASE_MODE_CH2_                       xMAe Y_BAT_PLUGIN_PCSAMPLE_BASE_MODE_CH2_ PMIC_AUXADC_AVG_NUM_LB   Y_BAT_PLUGIN_PCS_N_VAPUE_RST_CH2_                         \  
ADC_TRIM_C FE_VOW_TOP_CON2_BAT_PLUGIN_PCS_N_VAPUE_RST_CH2_                    A   MA   e Y_BAT_PLUGIN_PCS_N_VAPUE_RST_CH2_ PMIC_AUXADC_AVG_NUM_LB   _Ax2_BAT_PLUGIN_PCVOW_INTR_CLR_CH2_                         \  
 ADC_TRIM_C FE_VOW_TOP_CON2_BAT_PLUGIN_PCVOW_INTR_CLR_CH2_                      xMA     e Y_BAT_PLUGIN_PCVOW_INTR_CLR_CH2_ PMIC_AUXADC_AVG_NUM_LB   _AxM3_BAT_PLUGIN_PCVOW_INTR_SOURCE_ MP_CH2_                       ADC_TRIM_C FE_VOW_TOP_CON2_BAT_PLUGIN_PCVOW_INTR_SOURCE_ MP_CH2_                       e Y_BAT_PLUGIN_PCVOW_INTR_SOURCE_ MP_CH2_ PMIC_AUXADC_AVG_NUM_LB4IC_AUXADC_AVG_VOW_  C_CLK_INV_CH2_                         \ ADC_TRIM_C FE_VOW_TOP_CON2_BAT_PLUGIN_PCVOW_  C_CLK_INV_CH2_                       xMA e Y_BAT_PLUGIN_PCVOW_  C_CLK_INV_CH2_ PMIC_AUXADC_AVG_NUM_LB   _5_BAT_PLUGIN_PCVOW_DIGAVG_CK_PHASE_ MP_CH2_                   ADC_TRIM_C FE_VOW_TOP_CON2_BAT_PLUGIN_PCVOW_DIGAVG_CK_PHASE_ MP_CH2_                   e YF_BAT_PLUGIN_PCVOW_DIGAVG_CK_PHASE_ MP_CH2_ PMIC_AUXADC_AVG_NU6_BAT_PLUGIN_PCVOW_CK_PD  CH2_                         \  
  \ADC_TRIM_C FE_VOW_TOP_CON2_BAT_PLUGIN_PCVOW_CK_PD  CH2_                       xMA      e Y_BAT_PLUGIN_PCVOW_CK_PD  CH2_ PMIC_AUXADC_AVG_NUM_LB   _AxMA YY_BAT_PLUGIN_PCVOW_  C_CK_PD  CH2_                         \  ADC_TRIM_C FE_VOW_TOP_CON2_BAT_PLUGIN_PCVOW_  C_CK_PD  CH2_                       xMA  e Y_BAT_PLUGIN_PCVOW_  C_CK_PD  CH2_ PMIC_AUXADC_AVG_NUM_LB   _AY2_BAT_PLUGIN_PCVOW_CK_DIV_RST_CH2_                         \  ADC_TRIM_C FE_VOW_TOP_CON2_BAT_PLUGIN_PCVOW_CK_DIV_RST_CH2_                       xMA  e Y_BAT_PLUGIN_PCVOW_CK_DIV_RST_CH2_ PMIC_AUXADC_AVG_NUM_LB   _AY3_BAT_PLUGIN_PCVOW_DIGAVG_ON_CH2_                         \  
ADC_TRIM_C FE_VOW_TOP_CON2_BAT_PLUGIN_PCVOW_DIGAVG_ON_CH2_                        M   Me Y_BAT_PLUGIN_PCVOW_DIGAVG_ON_CH2_ PMIC_AUXADC_AVG_NUM_LB   _Axn4IC_AUXADC_AVG_VOW_DAVG1_CK_PD                     \
\
  \  
 ADC_TRIM_C FE_VOW_TOP_CON2_BAT_PLUGIN_PCVOW_DAVG1_CK_PD                        xMA     e Y_BAT_PLUGIN_PCVOW_DAVG1_CK_PD   PMIC_AUXADC_AVG_NUM_LB   
VGMY5_BAT_PLUGIN_PCVOW_P2_ NRDET_AUTO_PD                     \
\
 ADC_TRIM_C FE_VOW_TOP_CON3_BAT_PLUGIN_PCVOW_P2_ NRDET_AUTO_PD                         xe Y_BAT_PLUGIN_PCVOW_P2_ NRDET_AUTO_PD   PMIC_AUXADC_AVG_NUM_LB 0IC_AUXADC_AVG_VOW_TXIF_SCK_DIV_                       \
  \
 ADC_TRIM_C FE_VOW_TOP_CON3_BAT_PLUGIN_PCVOW_TXIF_SCK_DIV_                      xMA     e YF_BAT_PLUGIN_PCVOW_TXIF_SCK_DIV_ PMIC_AUXADC_AVG_NUM_LB   
VG 4IC_AUXADC_AVG_VOW_TXIF_MONO_                         \  
  \ ADC_TRIM_C FE_VOW_TOP_CON3_BAT_PLUGIN_PCVOW_TXIF_MONO_                       xMA   xMA e Y_BAT_PLUGIN_PCVOW_TXIF_MONO_ PMIC_AUXADC_AVG_NUM_LB   _AxMA  9_BAT_PLUGIN_PCVOW_  C_TESTCK_ MP_                       \
  \ADC_TRIM_C FE_VOW_TOP_CON3_BAT_PLUGIN_PCVOW_  C_TESTCK_ MP_                       xMA  e Y_BAT_PLUGIN_PCVOW_  C_TESTCK_ MP_ PMIC_AUXADC_AVG_NUM_LB   _AYY_BAT_PLUGIN_PCVOW_  C_TESTCK_ RC  MP_                       \ADC_TRIM_C FE_VOW_TOP_CON3_BAT_PLUGIN_PCVOW_  C_TESTCK_ RC  MP_                       xe 7IC_AUXADC_AVG_VOW_  C_TESTCK_ RC  MP_ PMIC_AUXADC_AVG_NUM_LB Y2_BAT_PLUGIN_PCVOW_TXIF_SCK_INV_                       \
  \
 ADC_TRIM_C FE_VOW_TOP_CON3_BAT_PLUGIN_PCVOW_TXIF_SCK_INV_                    A   MA   xe Y_BAT_PLUGIN_PCVOW_TXIF_SCK_INV_ PMIC_AUXADC_AVG_NUM_LB   
VGMY5_BAT_PLUGIN_PCRGTVOW_AAVG_ADC2  OURCE_ MP_                   ADC_TRIM_C FE_VOW_TOP_CON4IC_AUXADC_AVG_RGTVOW_AAVG_ADC2  OURCE_ MP_                   e 3_BAT_PLUGIN_PCRGTVOW_ AVG_ADC2  OURCE_ MP_ PMIC_AUXADC_AVG_NU0IC_AUXADC_AVG_RGTVOW_AAVG_ADC1  OURCE_ MP_                   ADC_TRIM_C FE_VOW_TOP_CON4IC_AUXADC_AVG_RGTVOW_AAVG_ADC1  OURCE_ MP_                   e 3_BAT_PLUGIN_PCRGTVOW_ AVG_ADC1  OURCE_ MP_ PMIC_AUXADC_AVG_NU4IC_AUXADC_AVG_VOW_INTR_FLAG_CH2_                         \  
ADC_TRIM_C FE_VOW_TOP_MON0IC_AUXADC_AVG_VOW_INTR_FLAG_CH2_                        M   Me Y_BAT_PLUGIN_PCVOW_INTR_FLAG_CH2_ PMIC_AUXADC_AVG_NUM_LB   
VV0IC_AUXADC_AVG_VOW_INTR_FLAG_CH1_                   \
\
  \  
ADC_TRIM_C FE_VOW_TOP_MON0IC_AUXADC_AVG_VOW_INTR_FLAG_CH1_                        M   Me Y_BAT_PLUGIN_PCVOW_INTR_FLAG_CH1_ PMIC_AUXADC_AVG_NUM_LB   _Axn_BAT_PLUGIN_PCVOW_INTR_                       \
  \
 \
  \
  ADC_TRIM_C FE_VOW_TOP_MON0IC_AUXADC_AVG_VOW_INTR_                    A   MA   xxMA   xMe Y_BAT_PLUGIN_PCVOW_INTR_SPMIC_AUXADC_AVG_NUM_LB   
VGMMMMMMMMC4IC_AUXADC_AVG_BUCK_DVFS_DONE_                   \
\\
  \
    ADC_TRIM_C FE_VOW_TOP_MON0IC_AUXADC_AVG_BUCK_DVFS_DONE_                       xMA      e Y_BAT_PLUGIN_PCBUCK_DVFS_DONE_SPMIC_AUXADC_AVG_NUM_LB   
VGMMM8IC_AUXADC_AVG_AMPREF_CH1_                   \
\
  \  
  \
   ADC_TRIM_C FE_VOW_VAD_CFG0IC_AUXADC_AVG_AMPREF_CH1_                       xM   xMA     e FFMFIC_AUXADC_AVG_AMPREF_CH1_ PMIC_AUXADC_AVG_NUM_LB   _AxMA     e_BAT_PLUGIN_PCAMPREF_CH2_                         \  
  \  
 ADC_TRIM_C FE_VOW_VAD_CFG1IC_AUXADC_AVG_AMPREF_CH2_                       xM   xMA     e FFMFIC_AUXADC_AVG_AMPREF_CH2_ PMIC_AUXADC_AVG_NUM_LB   _AxMA     e_BAT_PLUGIN_PCTIMERINI_CH1_                   \
\
  \  
  \
 ADC_TRIM_C FE_VOW_VAD_CFG2_BAT_PLUGIN_PCTIMERINI_CH1_                       xMA        e FFMFIC_AUXADC_AVG_TIMERINI_CH1_ PMIC_AUXADC_AVG_NUM_LB   
VG AAA 0IC_AUXADC_AVG_TIMERINI_CH2_                         \  
  \  ADC_TRIM_C FE_VOW_VAD_CFG3IC_AUXADC_AVG_TIMERINI_CH2_                       xMA        e FFMFIC_AUXADC_AVG_TIMERINI_CH2_ PMIC_AUXADC_AVG_NUM_LB   _AxMA   e_BAT_PLUGIN_PCA_INI_CH1_                   \
\
  \  
  \
 \  ADC_TRIM_C FE_VOW_VAD_CFG4_BAT_PLUGIN_PC _INI_CH1_                       xMA          xe 7IC_AUXADC_AVG_ _INI_CH1_SPMIC_AUXADC_AVG_NUM_LB   
VGMMMMMMMM0IC_AUXADC_AVG_B_INI_CH1_                   \
\
  \  
  \
 \  ADC_TRIM_C FE_VOW_VAD_CFG4_BAT_PLUGIN_PCB_INI_CH1_                       xMA          xe 7IC_AUXADC_AVG_B_INI_CH1_SPMIC_AUXADC_AVG_NUM_LB   
VGMMMMMMMM4_BAT_PLUGIN_PC _DEFAULT_CH1_                   \
\
  \  
 \  ADC_TRIM_C FE_VOW_VAD_CFG4_BAT_PLUGIN_PC _DEFAULT_CH1_                       xMA   xMA e 7IC_AUXADC_AVG_ _DEFAULT_CH1_SPMIC_AUXADC_AVG_NUM_LB   
VGMMMM8IC_AUXADC_AVG_B_DEFAULT_CH1_                   \
\
  \  
 \  ADC_TRIM_C FE_VOW_VAD_CFG4_BAT_PLUGIN_PCB_DEFAULT_CH1_                       xMA   xMA e 7IC_AUXADC_AVG_B_DEFAULT_CH1_SPMIC_AUXADC_AVG_NUM_LB   
VGMMMMY2_BAT_PLUGIN_PCVOW_IRQ_LATCH_ NR_EN_CH1_                   \
\ADC_TRIM_C FE_VOW_VAD_CFG4_BAT_PLUGIN_PCVOW_IRQ_LATCH_ NR_EN_CH1_                      e Y_BAT_PLUGIN_PCVOW_IRQ_LATCH_ NR_EN_CH1_SPMIC_AUXADC_AVG_NUM_LY5_BAT_PLUGIN_PC _INI_CH2_                         \  
  \  
 \ADC_TRIM_C FE_VOW_VAD_CFG5_BAT_PLUGIN_PC _INI_CH2_                       xMA          xe 7IC_AUXADC_AVG_ _INI_CH2_ PMIC_AUXADC_AVG_NUM_LB   _AxMA     M0IC_AUXADC_AVG_B_INI_CH2_                         \  
  \  
 \ADC_TRIM_C FE_VOW_VAD_CFG5_BAT_PLUGIN_PCB_INI_CH2_                       xMA          xe 7IC_AUXADC_AVG_B_INI_CH2_ PMIC_AUXADC_AVG_NUM_LB   _AxMA     M4_BAT_PLUGIN_PC _DEFAULT_CH2_                         \  
  \ ADC_TRIM_C FE_VOW_VAD_CFG5_BAT_PLUGIN_PC _DEFAULT_CH2_                       xMA   xMA e 7IC_AUXADC_AVG_ _DEFAULT_CH2_ PMIC_AUXADC_AVG_NUM_LB   _AxMA  8IC_AUXADC_AVG_B_DEFAULT_CH2_                         \  
  \ ADC_TRIM_C FE_VOW_VAD_CFG5_BAT_PLUGIN_PCB_DEFAULT_CH2_                       xMA   xMA e 7IC_AUXADC_AVG_B_DEFAULT_CH2_ PMIC_AUXADC_AVG_NUM_LB   _AxMA  Y2_BAT_PLUGIN_PCVOW_IRQ_LATCH_ NR_EN_CH2_                      ADC_TRIM_C FE_VOW_VAD_CFG5_BAT_PLUGIN_PCVOW_IRQ_LATCH_ NR_EN_CH2_                      e Y_BAT_PLUGIN_PCVOW_IRQ_LATCH_ NR_EN_CH2_ PMIC_AUXADC_AVG_NUM_LY5_BAT_PLUGIN_PCK_ALPHA_FALP_CH1_                   \
\
       ADC_TRIM_C FE_VOW_VAD_CFG6_BAT_PLUGIN_PCK_ALPHA_FALP_CH1_                    A   MA   xe F_BAT_PLUGIN_PCK_ALPHA_FALP_CH1_ PMIC_AUXADC_AVG_NUM_LB   _AxM0_BAT_PLUGIN_PCK_ALPHA_RISE_CH1_                   \
\
  \    ADC_TRIM_C FE_VOW_VAD_CFG6_BAT_PLUGIN_PCK_ALPHA_RISE_CH1_                    A   MA   xe F_BAT_PLUGIN_PCK_ALPHA_RISE_CH1_ PMIC_AUXADC_AVG_NUM_LB   
VG 4IC_AUXADC_AVG_K_BETA_FALP_CH1_                   \
\
        ADC_TRIM_C FE_VOW_VAD_CFG6_BAT_PLUGIN_PCK_BETA_FALP_CH1_                       xMA     e FIC_AUXADC_AVG_K_BETA_FALP_CH1_ PMIC_AUXADC_AVG_NUM_LB   
VVVV8IC_AUXADC_AVG_K_BETA_RISE_CH1_                   \
\
  \     ADC_TRIM_C FE_VOW_VAD_CFG6_BAT_PLUGIN_PCK_BETA_RISE_CH1_                    A   MA   x e FIC_AUXADC_AVG_K_BETA_RISE_CH1_ PMIC_AUXADC_AVG_NUM_LB   
VG  Y2_BAT_PLUGIN_PCK_ALPHA_FALP_CH2_                         \  
 ADC_TRIM_C FE_VOW_VAD_CFG7_BAT_PLUGIN_PCK_ALPHA_FALP_CH2_                    A   MA   xe F_BAT_PLUGIN_PCK_ALPHA_FALP_CH2_ PMIC_AUXADC_AVG_NUM_LB   _AxM0_BAT_PLUGIN_PCK_ALPHA_RISE_CH2_                         \  
 ADC_TRIM_C FE_VOW_VAD_CFG7_BAT_PLUGIN_PCK_ALPHA_RISE_CH2_                    A   MA   xe F_BAT_PLUGIN_PCK_ALPHA_RISE_CH2_ PMIC_AUXADC_AVG_NUM_LB   _AxM4IC_AUXADC_AVG_K_BETA_FALP_CH2_                         \  
  ADC_TRIM_C FE_VOW_VAD_CFG7_BAT_PLUGIN_PCK_BETA_FALP_CH2_                       xMA     e FIC_AUXADC_AVG_K_BETA_FALP_CH2_ PMIC_AUXADC_AVG_NUM_LB   _AxMA8IC_AUXADC_AVG_K_BETA_RISE_CH2_                         \  
  ADC_TRIM_C FE_VOW_VAD_CFG7_BAT_PLUGIN_PCK_BETA_RISE_CH2_                    A   MA   x e FIC_AUXADC_AVG_K_BETA_RISE_CH2_ PMIC_AUXADC_AVG_NUM_LB   _AxMAY2_BAT_PLUGIN_PCN_MIN_CH1_                   \
\
  \  
  \
 \  ADC_TRIM_C FE_VOW_VAD_CFG8_BAT_PLUGIN_PCN_MIN_CH1_                       xMA          xe FFMFIC_AUXADC_AVG_N_MIN_CH1_ PMIC_AUXADC_AVG_NUM_LB   _AxMA     M0IC_AUXADC_AVG_N_MIN_CH2_                         \  
  \  
 \ADC_TRIM_C FE_VOW_VAD_CFG9_BAT_PLUGIN_PCN_MIN_CH2_                       xMA          xe FFMFIC_AUXADC_AVG_N_MIN_CH2_ PMIC_AUXADC_AVG_NUM_LB   _AxMA     M0IC_AUXADC_AVG_VOW_SN_INI_CFG_VAP_CH1_                   \
\
 ADC_TRIM_C FE_VOW_VAD_CFG10IC_AUXADC_AVG_VOW_SN_INI_CFG_VAP_CH1_                       xe 7FMFIC_AUXADC_AVG_VOW_SN_INI_CFG_VAP_CH1_ PMIC_AUXADC_AVG_NUM_LB 0IC_AUXADC_AVG_VOW_SN_INI_CFG_EN_CH1_                   \
\\
 ADC_TRIM_C FE_VOW_VAD_CFG10IC_AUXADC_AVG_VOW_SN_INI_CFG_EN_CH1_                         e Y_BAT_PLUGIN_PCVOW_SN_INI_CFG_EN_CH1_ PMIC_AUXADC_AVG_NUM_LB  Y5_BAT_PLUGIN_PCVOW_SN_INI_CFG_VAP_CH2_                        ADC_TRIM_C FE_VOW_VAD_CFG1Y_BAT_PLUGIN_PCVOW_SN_INI_CFG_VAP_CH2_                       xe 7FMFIC_AUXADC_AVG_VOW_SN_INI_CFG_VAP_CH2_ PMIC_AUXADC_AVG_NUM_LB 0IC_AUXADC_AVG_VOW_SN_INI_CFG_EN_CH2_                         ADC_TRIM_C FE_VOW_VAD_CFG1Y_BAT_PLUGIN_PCVOW_SN_INI_CFG_EN_CH2_                         e Y_BAT_PLUGIN_PCVOW_SN_INI_CFG_EN_CH2_ PMIC_AUXADC_AVG_NUM_LB  Y5_BAT_PLUGIN_PCK_GAMMA_CH2_                         \  
  \  
ADC_TRIM_C FE_VOW_VAD_CFG12_BAT_PLUGIN_PCK_GAMMA_CH2_                    A   MA   xxMA  e FIC_AUXADC_AVG_K_GAMMA_CH2_ PMIC_AUXADC_AVG_NUM_LB   
VGMMMMMM0IC_AUXADC_AVG_K_GAMMA_CH1_                   \
\
  \  
  \
 \ADC_TRIM_C FE_VOW_VAD_CFG12_BAT_PLUGIN_PCK_GAMMA_CH1_                       xMA         e FIC_AUXADC_AVG_K_GAMMA_CH1_ PMIC_AUXADC_AVG_NUM_LB   _AxMA    8IC_AUXADC_AVG_VOW_DOWNCNT_CH1_                   \
\
  \  
 \ADC_TRIM_C FE_VOW_VAD_MON0IC_AUXADC_AVG_VOW_DOWNCNT_CH1_                       xMA     e FFMFIC_AUXADC_AVG_VOW_DOWNCNT_CH1_ PMIC_AUXADC_AVG_NUM_LB   
VGMM0IC_AUXADC_AVG_VOW_DOWNCNT_CH2_                         \  
  ADC_TRIM_C FE_VOW_VAD_MO 1IC_AUXADC_AVG_VOW_DOWNCNT_CH2_                       xMA     e FFMFIC_AUXADC_AVG_VOW_DOWNCNT_CH2_ PMIC_AUXADC_AVG_NUM_LB   
VGMMe_BAT_PLUGIN_PCSECOND_CNT_START_CH1_                   \
\
  \ADC_TRIM_C FE_VOW_VAD_MO 2_BAT_PLUGIN_PCSECOND_CNT_START_CH1_                       xMAe Y_BAT_PLUGIN_PCSECOND_CNT_START_CH1_ PMIC_AUXADC_AVG_NUM_LB   0IC_AUXADC_AVG_VOW_ _CH1_                   \
\
  \  
  \
 \  ADC_TRIM_C FE_VOW_VAD_MO 2_BAT_PLUGIN_PCVOW_ _CH1_                       xMA          xe 7IC_AUXADC_AVG_VOW_ _CH1_ PMIC_AUXADC_AVG_NUM_LB   _AxMA     M1IC_AUXADC_AVG_VOW_B_CH1_                   \
\
  \  
  \
 \  ADC_TRIM_C FE_VOW_VAD_MO 2_BAT_PLUGIN_PCVOW_B_CH1_                       xMA          xe 7IC_AUXADC_AVG_VOW_B_CH1_SPMIC_AUXADC_AVG_NUM_LB   
VGMMMMMMMM4_BAT_PLUGIN_PCSLT_COUNTER MO  CH1_                   \
\
  \ ADC_TRIM_C FE_VOW_VAD_MO 2_BAT_PLUGIN_PCSLT_COUNTER MO  CH1_                       xMA e 7_BAT_PLUGIN_PCSLT_COUNTER MO  CH1_SPMIC_AUXADC_AVG_NUM_LB   
7_BAT_PLUGIN_PCK_TMP MO  CH1_                   \
\
  \ \
  \ ADC_TRIM_C FE_VOW_VAD_MO 2_BAT_PLUGIN_PCK_TMP MO  CH1_                       xMA   xMA e FIC_AUXADC_AVG_K_TMP MO  CH1_ PMIC_AUXADC_AVG_NUM_LB   _AxMA  Ye_BAT_PLUGIN_PCSECOND_CNT_START_CH2_                         \ADC_TRIM_C FE_VOW_VAD_MO 3_BAT_PLUGIN_PCSECOND_CNT_START_CH2_                       xMAe Y_BAT_PLUGIN_PCSECOND_CNT_START_CH2_ PMIC_AUXADC_AVG_NUM_LB   0IC_AUXADC_AVG_VOW_ _CH2_                         \  
  \  
 \ADC_TRIM_C FE_VOW_VAD_MO 3_BAT_PLUGIN_PCVOW_ _CH2_                       xMA          xe 7IC_AUXADC_AVG_VOW_ _CH2_ PMIC_AUXADC_AVG_NUM_LB   _AxMA     M1IC_AUXADC_AVG_VOW_B_CH2_                         \  
  \  
 \ADC_TRIM_C FE_VOW_VAD_MO 3_BAT_PLUGIN_PCVOW_B_CH2_                       xMA          xe 7IC_AUXADC_AVG_VOW_B_CH2_ PMIC_AUXADC_AVG_NUM_LB   _AxMA     M4_BAT_PLUGIN_PCSLT_COUNTER MO  CH2_                         \ ADC_TRIM_C FE_VOW_VAD_MO 3_BAT_PLUGIN_PCSLT_COUNTER MO  CH2_                       xMA e 7_BAT_PLUGIN_PCSLT_COUNTER MO  CH2_ PMIC_AUXADC_AVG_NUM_LB   _7_BAT_PLUGIN_PCK_TMP MO  CH2_                         \  
  \ ADC_TRIM_C FE_VOW_VAD_MO 3_BAT_PLUGIN_PCK_TMP MO  CH2_                       xMA   xMA e FIC_AUXADC_AVG_K_TMP MO  CH2_ PMIC_AUXADC_AVG_NUM_LB   _AxMA  Y0IC_AUXADC_AVG_VOW_S_P_CH1_                   \
\
          \ ADC_TRIM_C FE_VOW_VAD_MO 4_BAT_PLUGIN_PCVOW_S_P_CH1_                       xMA         e FFMFIC_AUXADC_AVG_VOW_S_P_CH1_ PMIC_AUXADC_AVG_NUM_LB   
VVVV    eIC_AUXADC_AVG_VOW_S_P_CH2_                         \  
  \  
ADC_TRIM_C FE_VOW_VAD_MO 5_BAT_PLUGIN_PCVOW_S_P_CH2_                       xMA         e FFMFIC_AUXADC_AVG_VOW_S_P_CH2_ PMIC_AUXADC_AVG_NUM_LB   
VGMMMMMM0IC_AUXADC_AVG_VOW_S_H_CH1_                   \
\
          \ ADC_TRIM_C FE_VOW_VAD_MO 6_BAT_PLUGIN_PCVOW_S_H_CH1_                       xMA         e FFMFIC_AUXADC_AVG_VOW_S_H_CH1_ PMIC_AUXADC_AVG_NUM_LB   
VVVV    eIC_AUXADC_AVG_VOW_S_H_CH2_                         \  
  \  
ADC_TRIM_C FE_VOW_VAD_MO 7IC_AUXADC_AVG_VOW_S_H_CH2_                       xMA         e FFMFIC_AUXADC_AVG_VOW_S_H_CH2_ PMIC_AUXADC_AVG_NUM_LB   
VGMMMMMM0IC_AUXADC_AVG_VOW_N_P_CH1_                   \
\
          \ ADC_TRIM_C FE_VOW_VAD_MO 8IC_AUXADC_AVG_VOW_N_P_CH1_                       xMA         e FFMFIC_AUXADC_AVG_VOW_N_P_CH1_ PMIC_AUXADC_AVG_NUM_LB   
VVVV    eIC_AUXADC_AVG_VOW_N_P_CH2_                         \  
  \  
ADC_TRIM_C FE_VOW_VAD_MO 9_BAT_PLUGIN_PCVOW_N_P_CH2_                       xMA         e FFMFIC_AUXADC_AVG_VOW_N_P_CH2_ PMIC_AUXADC_AVG_NUM_LB   
VGMMMMMM0IC_AUXADC_AVG_VOW_N_H_CH1_                   \
\
          \ ADC_TRIM_C FE_VOW_VAD_MO Y0IC_AUXADC_AVG_VOW_N_H_CH1_                       xMA         e FFMFIC_AUXADC_AVG_VOW_N_H_CH1_ PMIC_AUXADC_AVG_NUM_LB   
VVVV    eIC_AUXADC_AVG_VOW_N_H_CH2_                         \  
  \  
ADC_TRIM_C FE_VOW_VAD_MO 1Y_BAT_PLUGIN_PCVOW_N_H_CH2_                       xMA         e FFMFIC_AUXADC_AVG_VOW_N_H_CH2_ PMIC_AUXADC_AVG_NUM_LB   
VGMMMMMM0IC_AUXADC_AVG_VOW_TGEN_FREQ_DIV_CH1_                   \
\\
 ADC_TRIM_C FE_VOW_TGEN_CFG0IC_AUXADC_AVG_VOW_TGEN_FREQ_DIV_CH1_                       xMe 3FMFIC_AUXADC_AVG_VOW_TGEN_FREQ_DIV_CH1_ PMIC_AUXADC_AVG_NUM_LB  0IC_AUXADC_AVG_VOW_TGEN_MUTE_SW_CH1_                   \
\
  \ADC_TRIM_C FE_VOW_TGEN_CFG0IC_AUXADC_AVG_VOW_TGEN_MUTE_SW_CH1_                       xMAe Y_BAT_PLUGIN_PCVOW_TGEN_MUTE_SW_CH1_ PMIC_AUXADC_AVG_NUM_LB   Y4IC_AUXADC_AVG_VOW_TGEN_EN_CH1_                   \
\\
 
\
  \ADC_TRIM_C FE_VOW_TGEN_CFG0IC_AUXADC_AVG_VOW_TGEN_EN_CH1_                            xMAe Y_BAT_PLUGIN_PCVOW_TGEN_EN_CH1_ PMIC_AUXADC_AVG_NUM_LB  _LB   Y5_BAT_PLUGIN_PCVOW_TGEN_FREQ_DIV_CH2_                         ADC_TRIM_C FE_VOW_TGEN_CFGY_BAT_PLUGIN_PCVOW_TGEN_FREQ_DIV_CH2_                       xMe 3FMFIC_AUXADC_AVG_VOW_TGEN_FREQ_DIV_CH2_ PMIC_AUXADC_AVG_NUM_LB  0IC_AUXADC_AVG_VOW_TGEN_MUTE_SW_CH2_                         \ADC_TRIM_C FE_VOW_TGEN_CFGY_BAT_PLUGIN_PCVOW_TGEN_MUTE_SW_CH2_                       xMAe Y_BAT_PLUGIN_PCVOW_TGEN_MUTE_SW_CH2_ PMIC_AUXADC_AVG_NUM_LB   Y4IC_AUXADC_AVG_VOW_TGEN_EN_CH2_                         \  
  ADC_TRIM_C FE_VOW_TGEN_CFGY_BAT_PLUGIN_PCVOW_TGEN_EN_CH2_                            xMAe Y_BAT_PLUGIN_PCVOW_TGEN_EN_CH2_ PMIC_AUXADC_AVG_NUM_LB  _LB   Y5_BAT_PLUGIN_PCRGTHPF_ON_CH1_                   \
\
  \  
  \
ADC_TRIM_C FE_VOW_HPF_CFG0IC_AUXADC_AVG_RGTHPF_ON_CH1_                       xMA   xMA e Y_BAT_PLUGIN_PCRGTHPF_ON_CH1_ PMIC_AUXADC_AVG_NUM_LB   
VGMMMM0IC_AUXADC_AVG_RGT NRDET_HPF_BYPASS_CH1_                   \
\ADC_TRIM_C FE_VOW_HPF_CFG0IC_AUXADC_AVG_RGT NRDET_HPF_BYPASS_CH1_                      e Y_BAT_PLUGIN_PCRGT NRDET_HPF_BYPASS_CH1_ PMIC_AUXADC_AVG_NUM_LY_BAT_PLUGIN_PCRGTMTKAIF_HPF_BYPASS_CH1_                   \
\ADC_TRIM_C FE_VOW_HPF_CFG0IC_AUXADC_AVG_RGTMTKAIF_HPF_BYPASS_CH1_                      e Y_BAT_PLUGIN_PCRGTMTKAIF_HPF_BYPASS_CH1_ PMIC_AUXADC_AVG_NUM_L2_BAT_PLUGIN_PCRG_BASELINE_ LPHA_ORDER_CH1_                   ADC_TRIM_C FE_VOW_HPF_CFG0IC_AUXADC_AVG_RGTBASELINE_ LPHA_ORDER_CH1_                   e F_BAT_PLUGIN_PCRGTBASELINE_ LPHA_ORDER_CH1_ PMIC_AUXADC_AVG_NU4IC_AUXADC_AVG_VOW_HPF_ C_TEST CH1_                   \
\
  \ ADC_TRIM_C FE_VOW_HPF_CFG0IC_AUXADC_AVG_VOW_HPF_ C_TEST CH1_                       xMA e FIC_AUXADC_AVG_VOW_HPF_ C_TEST CH1_ PMIC_AUXADC_AVG_NUM_LB   
12_BAT_PLUGIN_PCRGTHPF_ON_CH2_                         \  
  \ ADC_TRIM_C FE_VOW_HPF_CFGY_BAT_PLUGIN_PCRGTHPF_ON_CH2_                       xMA   xMA e Y_BAT_PLUGIN_PCRGTHPF_ON_CH2_ PMIC_AUXADC_AVG_NUM_LB   
VGMMMM0IC_AUXADC_AVG_RGT NRDET_HPF_BYPASS_CH2_                      ADC_TRIM_C FE_VOW_HPF_CFGY_BAT_PLUGIN_PCRGT NRDET_HPF_BYPASS_CH2_                      e Y_BAT_PLUGIN_PCRGT NRDET_HPF_BYPASS_CH2_ PMIC_AUXADC_AVG_NUM_LY_BAT_PLUGIN_PCRGTMTKAIF_HPF_BYPASS_CH2_                      ADC_TRIM_C FE_VOW_HPF_CFGY_BAT_PLUGIN_PCRGTMTKAIF_HPF_BYPASS_CH2_                      e Y_BAT_PLUGIN_PCRGTMTKAIF_HPF_BYPASS_CH2_ PMIC_AUXADC_AVG_NUM_L2_BAT_PLUGIN_PCRG_BASELINE_ LPHA_ORDER_CH2_                   ADC_TRIM_C FE_VOW_HPF_CFGY_BAT_PLUGIN_PCRGTBASELINE_ LPHA_ORDER_CH2_                   e F_BAT_PLUGIN_PCRGTBASELINE_ LPHA_ORDER_CH2_ PMIC_AUXADC_AVG_NU4IC_AUXADC_AVG_VOW_HPF_ C_TEST CH2_                         \ ADC_TRIM_C FE_VOW_HPF_CFGY_BAT_PLUGIN_PCVOW_HPF_ C_TEST CH2_                       xMA e FIC_AUXADC_AVG_VOW_HPF_ C_TEST CH2_ PMIC_AUXADC_AVG_NUM_LB   
n2_BAT_PLUGIN_PC UDIO DIG_3RD  NA_ID                    \
\
  \ADC_TRIM_C UDIO DIG_3RD DSN_ID_BAT_PLUGIN_PC UDIO DIG_3RD  NA_ID                         M e FF_BAT_PLUGIN_PC UDIO DIG_3RD  NA_ID  PMIC_AUXADC_AVG_NUM_LB   0IC_AUXADC_AVG_AUDIO DIG_3RD DIG_ID                    \
\
  \ADC_TRIM_C UDIO DIG_3RD DSN_ID_BAT_PLUGIN_PC UDIO DIG_3RD DIG_ID                         M e FF_BAT_PLUGIN_PC UDIO DIG_3RD DIG_ID  PMIC_AUXADC_AVG_NUM_LB   8IC_AUXADC_AVG_AUDIO DIG_3RD  NA_MINOR REV_                   ADC_TRIM_C UDIO DIG_3RD DSN_REV0IC_AUXADC_AVG_AUDIO DIG_3RD  NA_MINOR REV_                   e F_BAT_PLUGIN_PC UDIO DIG_3RD  NA_MINOR REV_ PMIC_AUXADC_AVG_NU0IC_AUXADC_AVG_ UDIO DIG_3RD  NA_MAJOR REV_                   ADC_TRIM_C UDIO DIG_3RD DSN_REV0IC_AUXADC_AVG_AUDIO DIG_3RD  NA_MAJOR REV_                   e F_BAT_PLUGIN_PC UDIO DIG_3RD  NA_MAJOR REV_ PMIC_AUXADC_AVG_NU4_BAT_PLUGIN_PC UDIO DIG_3RD DIG_MINOR REV_                   ADC_TRIM_C UDIO DIG_3RD DSN_REV0IC_AUXADC_AVG_AUDIO DIG_3RD DIG_MINOR REV_                   e F_BAT_PLUGIN_PC UDIO DIG_3RD DIG_MINOR REV_ PMIC_AUXADC_AVG_NU8IC_AUXADC_AVG_AUDIO DIG_3RD DIG_MAJOR REV_                   ADC_TRIM_C UDIO DIG_3RD DSN_REV0IC_AUXADC_AVG_AUDIO DIG_3RD DIG_MAJOR REV_                   e F_BAT_PLUGIN_PC UDIO DIG_3RD DIG_MAJOR REV_ PMIC_AUXADC_AVG_NUn2_BAT_PLUGIN_PC UDIO DIG_3RD DSN_CBS_                 \
    
 ADC_TRIM_C UDIO DIG_3RD DSN_DBI_BAT_PLUGIN_PC UDIO DIG_3RD DSN_CBS_                       xMe 3_BAT_PLUGIN_PCAUDIO DIG_3RD DSN_CBS_ PMIC_AUXADC_AVG_NUM_LB  0IC_AUXADC_AVG_AUDIO DIG_3RD DSN_BIX_                 \
    
 ADC_TRIM_C UDIO DIG_3RD DSN_DBI_BAT_PLUGIN_PC UDIO DIG_3RD DSN_BIX_                       xMe 3_BAT_PLUGIN_PCAUDIO DIG_3RD DSN_BIX_ PMIC_AUXADC_AVG_NUM_LB  2_BAT_PLUGIN_PC UDIO DIG_3_ESP                  \
    \
    
 ADC_TRIM_C UDIO DIG_3RD DSN_DBI_BAT_PLUGIN_PC UDIO DIG_3_ESP                        xMA     e FF_BAT_PLUGIN_PC UDIO DIG_3_ESP  PMIC_AUXADC_AVG_NUM_LB   
VVVV8IC_AUXADC_AVG_AUDIO DIG_3RD DSN_FPI_                 \
    
 ADC_TRIM_C UDIO DIG_3RD DSN_DXI_BAT_PLUGIN_PC UDIO DIG_3RD DSN_FPI_                       xMe FF_BAT_PLUGIN_PC UDIO DIG_3RD DSN_FPI_ PMIC_AUXADC_AVG_NUM_LB  0IC_AUXADC_AVG_RGTPERIODVG_CNT_PERIOD_                        ADC_TRIM_C FE_VOW_PERIODVG_CFG0IC_AUXADC_AVG_RGTPERIODVG_CNT_PERIOD_                       xe 3FMFIC_AUXADC_AVG_RGTPERIODVG_CNT_PERIOD_ PMIC_AUXADC_AVG_NUM_LB 0IC_AUXADC_AVG_RGTPERIODVG_CNT_CLR_                         \ ADC_TRIM_C FE_VOW_PERIODVG_CFG0IC_AUXADC_AVG_RGTPERIODVG_CNT_CLR_                       xMA e Y_BAT_PLUGIN_PCRGTPERIODVG_CNT_CLR_ PMIC_AUXADC_AVG_NUM_LB   
n4IC_AUXADC_AVG_RGTPERIODVG_                    \
 
 \
 
      ADC_TRIM_C FE_VOW_PERIODVG_CFG0IC_AUXADC_AVG_RGTPERIODVG_                          xMA      e Y_BAT_PLUGIN_PCRGTPERIODVG_    PMIC_AUXADC_AVG_NUM_LB   _AxMA Y5_BAT_PLUGIN_PCRGTPERIODVG_CNT_SET_VAPUE_                 \
 
ADC_TRIM_C FE_VOW_PERIODVG_CFGY_BAT_PLUGIN_PCRGTPERIODVG_CNT_SET_VAPUE_                     e 3FMFIC_AUXADC_AVG_RGTPERIODVG_CNT_SET_VAPUE_ PMIC_AUXADC_AVG_NUM_0IC_AUXADC_AVG_RGTPERIODVG_CNT_PAUSE_                   \
\\
 ADC_TRIM_C FE_VOW_PERIODVG_CFGY_BAT_PLUGIN_PCRGTPERIODVG_CNT_PAUSE_                         e Y_BAT_PLUGIN_PCRGTPERIODVG_CNT_PAUSE_ PMIC_AUXADC_AVG_NUM_LB  Y4IC_AUXADC_AVG_RGTPERIODVG_CNT_SET_                         \ ADC_TRIM_C FE_VOW_PERIODVG_CFGY_BAT_PLUGIN_PCRGTPERIODVG_CNT_SET_                       xMA e Y_BAT_PLUGIN_PCRGTPERIODVG_CNT_SET_ PMIC_AUXADC_AVG_NUM_LB   
n5_BAT_PLUGIN_PC UDPREAMPLONTPERIODVG_ON_CYCLE_                ADC_TRIM_C FE_VOW_PERIODVG_CFG2_BAT_PLUGIN_PC UDPREAMPLONTPERIODVG_ON_CYCLE_                e 3FMFIC_AUXADC_AVG_ UDPREAMPLONTPERIODVG_ON_CYCLE_ PMIC_AUXADC_AVG0IC_AUXADC_AVG_AUDPREAMPLONTPERIODVG_INVERSE_                 ADC_TRIM_C FE_VOW_PERIODVG_CFG2_BAT_PLUGIN_PC UDPREAMPLONTPERIODVG_INVERSE_                 e Y_BAT_PLUGIN_PC UDPREAMPLONTPERIODVG_INVERSE_ PMIC_AUXADC_AVG_Y4IC_AUXADC_AVG_ UDPREAMPLONTPERIODVG_ ODE_                   \ADC_TRIM_C FE_VOW_PERIODVG_CFG2_BAT_PLUGIN_PC UDPREAMPLONTPERIODVG_ ODE_                    e Y_BAT_PLUGIN_PC UDPREAMPLONTPERIODVG_ ODE_ PMIC_AUXADC_AVG_NUMn5_BAT_PLUGIN_PC UDPREAMPLDCPRECHARGETPERIODVG_ON_CYCLE_       ADC_TRIM_C FE_VOW_PERIODVG_CFG3_BAT_PLUGIN_PCAUDPREAMPLDCPRECHARGETPERIODVG_ON_CYCLE_       e 3FMFIC_AUXADC_AVG_ UDPREAMPLDCPRECHARGETPERIODVG_ON_CYCLE_ PMIC_A0IC_AUXADC_AVG_AUDPREAMPLDCPRECHARGETPERIODVG_INVERSE_        ADC_TRIM_C FE_VOW_PERIODVG_CFG3_BAT_PLUGIN_PCAUDPREAMPLDCPRECHARGETPERIODVG_INVERSE_        e Y_BAT_PLUGIN_PC UDPREAMPLDCPRECHARGETPERIODVG_INVERSE_ PMIC_AUY4IC_AUXADC_AVG_ UDPREAMPLDCPRECHARGETPERIODVG_ ODE_           ADC_TRIM_C FE_VOW_PERIODVG_CFG3_BAT_PLUGIN_PCAUDPREAMPLDCPRECHARGETPERIODVG_ ODE_           e Y_BAT_PLUGIN_PC UDPREAMPLDCPRECHARGETPERIODVG_ ODE_ PMIC_AUXADn5_BAT_PLUGIN_PC UDADCLPWRUPTPERIODVG_ON_CYCLE_                ADC_TRIM_C FE_VOW_PERIODVG_CFG4IC_AUXADC_AVG_ UDADCLPWRUPTPERIODVG_ON_CYCLE_                e 3FMFIC_AUXADC_AVG_ UDADCLPWRUPTPERIODVG_ON_CYCLE_ PMIC_AUXADC_AVG0IC_AUXADC_AVG_AUDADCLPWRUPTPERIODVG_INVERSE_                 ADC_TRIM_C FE_VOW_PERIODVG_CFG4IC_AUXADC_AVG_ UDADCLPWRUPTPERIODVG_INVERSE_                 e Y_BAT_PLUGIN_PC UDADCLPWRUPTPERIODVG_INVERSE_ PMIC_AUXADC_AVG_Y4IC_AUXADC_AVG_ UDADCLPWRUPTPERIODVG_ ODE_                   \ADC_TRIM_C FE_VOW_PERIODVG_CFG4IC_AUXADC_AVG_ UDADCLPWRUPTPERIODVG_ ODE_                    e Y_BAT_PLUGIN_PC UDADCLPWRUPTPERIODVG_ ODE_ PMIC_AUXADC_AVG_NUMn5_BAT_PLUGIN_PC UDGLBVOWLPWENTPERIODVG_ON_CYCLE_              ADC_TRIM_C FE_VOW_PERIODVG_CFG5_BAT_PLUGIN_PC UDGLBVOWLPWENTPERIODVG_ON_CYCLE_              e 3FMFIC_AUXADC_AVG_ UDGLBVOWLPWENTPERIODVG_ON_CYCLE_ PMIC_AUXADC_A0IC_AUXADC_AVG_AUDGLBVOWLPWENTPERIODVG_INVERSE_               ADC_TRIM_C FE_VOW_PERIODVG_CFG5_BAT_PLUGIN_PC UDGLBVOWLPWENTPERIODVG_INVERSE_               e Y_BAT_PLUGIN_PC UDGLBVOWLPWENTPERIODVG_INVERSE_ PMIC_AUXADC_AVY4IC_AUXADC_AVG_ UDGLBVOWLPWENTPERIODVG_ ODE_                  ADC_TRIM_C FE_VOW_PERIODVG_CFG5_BAT_PLUGIN_PC UDGLBVOWLPWENTPERIODVG_ ODE_                  e Y_BAT_PLUGIN_PC UDGLBVOWLPWENTPERIODVG_ ODE_ PMIC_AUXADC_AVG_Nn5_BAT_PLUGIN_PC UDDIGAVGENTPERIODVG_ON_CYCLE_                 ADC_TRIM_C FE_VOW_PERIODVG_CFG6_BAT_PLUGIN_PC UDDIGAVGENTPERIODVG_ON_CYCLE_                 e 3FMFIC_AUXADC_AVG_ UDDIGAVGENTPERIODVG_ON_CYCLE_ PMIC_AUXADC_AVG_0IC_AUXADC_AVG_AUDDIGAVGENTPERIODVG_INVERSE_                  ADC_TRIM_C FE_VOW_PERIODVG_CFG6_BAT_PLUGIN_PC UDDIGAVGENTPERIODVG_INVERSE_                  e Y_BAT_PLUGIN_PC UDDIGAVGENTPERIODVG_INVERSE_ PMIC_AUXADC_AVG_Nn4IC_AUXADC_AVG_ UDDIGAVGENTPERIODVG_ ODE_                   \
ADC_TRIM_C FE_VOW_PERIODVG_CFG6_BAT_PLUGIN_PC UDDIGAVGENTPERIODVG_ ODE_                     e Y_BAT_PLUGIN_PC UDDIGAVGENTPERIODVG_ ODE_ PMIC_AUXADC_AVG_NUM_n5_BAT_PLUGIN_PC UDPWDBN_PBIAS0TPERIODVG_ON_CYCLE_             ADC_TRIM_C FE_VOW_PERIODVG_CFG7IC_AUXADC_AVG_ UDPWDBN_PBIAS0TPERIODVG_ON_CYCLE_             e 3FMFIC_AUXADC_AVG_ UDPWDBN_PBIAS0TPERIODVG_ON_CYCLE_ PMIC_AUXADC_0IC_AUXADC_AVG_AUDPWDBN_PBIAS0TPERIODVG_INVERSE_              ADC_TRIM_C FE_VOW_PERIODVG_CFG7IC_AUXADC_AVG_ UDPWDBN_PBIAS0TPERIODVG_INVERSE_              e Y_BAT_PLUGIN_PC UDPWDBN_PBIAS0TPERIODVG_INVERSE_ PMIC_AUXADC_AY4IC_AUXADC_AVG_ UDPWDBN_PBIAS0TPERIODVG_ ODE_                 ADC_TRIM_C FE_VOW_PERIODVG_CFG7IC_AUXADC_AVG_ UDPWDBN_PBIAS0TPERIODVG_ ODE_                 e Y_BAT_PLUGIN_PC UDPWDBN_PBIAS0TPERIODVG_ ODE_ PMIC_AUXADC_AVG_n5_BAT_PLUGIN_PC UDPWDBN_PBIAS1TPERIODVG_ON_CYCLE_             ADC_TRIM_C FE_VOW_PERIODVG_CFG8IC_AUXADC_AVG_AUDPWDBN_PBIAS1TPERIODVG_ON_CYCLE_             e 3FMFIC_AUXADC_AVG_ UDPWDBN_PBIAS1TPERIODVG_ON_CYCLE_ PMIC_AUXADC_0IC_AUXADC_AVG_AUDPWDBN_PBIAS1TPERIODVG_INVERSE_              ADC_TRIM_C FE_VOW_PERIODVG_CFG8IC_AUXADC_AVG_AUDPWDBN_PBIAS1TPERIODVG_INVERSE_              e Y_BAT_PLUGIN_PC UDPWDBN_PBIAS1TPERIODVG_INVERSE_ PMIC_AUXADC_AY4IC_AUXADC_AVG_ UDPWDBN_PBIAS1TPERIODVG_ ODE_                 ADC_TRIM_C FE_VOW_PERIODVG_CFG8IC_AUXADC_AVG_AUDPWDBN_PBIAS1TPERIODVG_ ODE_                 e Y_BAT_PLUGIN_PC UDPWDBN_PBIAS1TPERIODVG_ ODE_ PMIC_AUXADC_AVG_n5_BAT_PLUGIN_PCXO_VOW_CK_ENTPERIODVG_ON_CYCLE_                ADC_TRIM_C FE_VOW_PERIODVG_CFG9_BAT_PLUGIN_PCXO_VOW_CK_ENTPERIODVG_ON_CYCLE_                e 3FMFIC_AUXADC_AVG_XO_VOW_CK_ENTPERIODVG_ON_CYCLE_ PMIC_AUXADC_AVG0IC_AUXADC_AVG_XO_VOW_CK_ENTPERIODVG_INVERSE_                 ADC_TRIM_C FE_VOW_PERIODVG_CFG9_BAT_PLUGIN_PCXO_VOW_CK_ENTPERIODVG_INVERSE_                 e Y_BAT_PLUGIN_PCXO_VOW_CK_ENTPERIODVG_INVERSE_ PMIC_AUXADC_AVG_Y4IC_AUXADC_AVG_XO_VOW_CK_ENTPERIODVG_ ODE_                   \ADC_TRIM_C FE_VOW_PERIODVG_CFG9_BAT_PLUGIN_PCXO_VOW_CK_ENTPERIODVG_ ODE_                    e Y_BAT_PLUGIN_PCXO_VOW_CK_ENTPERIODVG_ ODE_ PMIC_AUXADC_AVG_NUMn5_BAT_PLUGIN_PC UDGLB_PWRDNTPERIODVG_ON_CYCLE_                ADC_TRIM_C FE_VOW_PERIODVG_CFGY0IC_AUXADC_AVG_ UDGLB_PWRDNTPERIODVG_ON_CYCLE_                e 3FMFIC_AUXADC_AVG_ UDGLB_PWRDNTPERIODVG_ON_CYCLE_ PMIC_AUXADC_AVG0IC_AUXADC_AVG_AUDGLB_PWRDNTPERIODVG_INVERSE_                 ADC_TRIM_C FE_VOW_PERIODVG_CFGY0IC_AUXADC_AVG_ UDGLB_PWRDNTPERIODVG_INVERSE_                 e Y_BAT_PLUGIN_PC UDGLB_PWRDNTPERIODVG_INVERSE_ PMIC_AUXADC_AVG_Y4IC_AUXADC_AVG_ UDGLB_PWRDNTPERIODVG_ ODE_                   \ADC_TRIM_C FE_VOW_PERIODVG_CFGY0IC_AUXADC_AVG_ UDGLB_PWRDNTPERIODVG_ ODE_                    e Y_BAT_PLUGIN_PC UDGLB_PWRDNTPERIODVG_ ODE_ PMIC_AUXADC_AVG_NUMn5_BAT_PLUGIN_PCVOW_ON_CH1_PERIODVG_ON_CYCLE_                 \ADC_TRIM_C FE_VOW_PERIODVG_CFGYY_BAT_PLUGIN_PCVOW_ON_CH1_PERIODVG_ON_CYCLE_                 Me 3FMFIC_AUXADC_AVG_VOW_ON_CH1_PERIODVG_ON_CYCLE_ PMIC_AUXADC_AVG_N0IC_AUXADC_AVG_VOW_ON_CH1_PERIODVG_INVERSE_                  \ADC_TRIM_C FE_VOW_PERIODVG_CFGYY_BAT_PLUGIN_PCVOW_ON_CH1_PERIODVG_INVERSE_                  Ae Y_BAT_PLUGIN_PCVOW_ON_CH1_PERIODVG_INVERSE_ PMIC_AUXADC_AVG_NUn4IC_AUXADC_AVG_VOW_ON_CH1_PERIODVG_ ODE_                   \
\ADC_TRIM_C FE_VOW_PERIODVG_CFGYY_BAT_PLUGIN_PCVOW_ON_CH1_PERIODVG_ ODE_                     Ae Y_BAT_PLUGIN_PCVOW_ON_CH1_PERIODVG_ ODE_ PMIC_AUXADC_AVG_NUM_Mn5_BAT_PLUGIN_PCDAVG_ON_CH1_PERIODVG_ON_CYCLE_                 ADC_TRIM_C FE_VOW_PERIODVG_CFGY2_BAT_PLUGIN_PCDAVG_ON_CH1_PERIODVG_ON_CYCLE_                 e 3FMFIC_AUXADC_AVG_DAVG_ON_CH1_PERIODVG_ON_CYCLE_ PMIC_AUXADC_AVG_0IC_AUXADC_AVG_DAVG_ON_CH1_PERIODVG_INVERSE_                  ADC_TRIM_C FE_VOW_PERIODVG_CFGY2_BAT_PLUGIN_PCDAVG_ON_CH1_PERIODVG_INVERSE_                  e Y_BAT_PLUGIN_PCDAVG_ON_CH1_PERIODVG_INVERSE_ PMIC_AUXADC_AVG_Nn4IC_AUXADC_AVG_DAVG_ON_CH1_PERIODVG_ ODE_                   \
ADC_TRIM_C FE_VOW_PERIODVG_CFGY2_BAT_PLUGIN_PCDAVG_ON_CH1_PERIODVG_ ODE_                     e Y_BAT_PLUGIN_PCDAVG_ON_CH1_PERIODVG_ ODE_ PMIC_AUXADC_AVG_NUM_n5_BAT_PLUGIN_PC UDPREAMPLONTPERIODVG_OFF_CYCLE_               ADC_TRIM_C FE_VOW_PERIODVG_CFGY3_BAT_PLUGIN_PCAUDPREAMPLONTPERIODVG_OFF_CYCLE_               e 3FMFIC_AUXADC_AVG_ UDPREAMPLONTPERIODVG_OFF_CYCLE_ PMIC_AUXADC_AV0IC_AUXADC_AVG_PD  VOW_F32K_CK_                         \  
  ADC_TRIM_C FE_VOW_PERIODVG_CFGY3_BAT_PLUGIN_PCPD  VOW_F32K_CK_                            xMAe Y_BAT_PLUGIN_PCPD  VOW_F32K_CK_ PMIC_AUXADC_AVG_NUM_LB  _LB   Y5_BAT_PLUGIN_PC UDPREAMPLDCPRECHARGETPERIODVG_OFF_CYCLE_      ADC_TRIM_C FE_VOW_PERIODVG_CFGY4IC_AUXADC_AVG_ UDPREAMPLDCPRECHARGETPERIODVG_OFF_CYCLE_      e 3FMFIC_AUXADC_AVG_ UDPREAMPLDCPRECHARGETPERIODVG_OFF_CYCLE_ PMIC_0IC_AUXADC_AVG_VOW_SNRDET_PERIODVG_CFG_                       ADC_TRIM_C FE_VOW_PERIODVG_CFGY4IC_AUXADC_AVG_VOW_SNRDET_PERIODVG_CFG_                       e Y_BAT_PLUGIN_PCVOW_SNRDET_PERIODVG_CFG_ PMIC_AUXADC_AVG_NUM_LBn5_BAT_PLUGIN_PC UDADCLPWRUPTPERIODVG_OFF_CYCLE_               ADC_TRIM_C FE_VOW_PERIODVG_CFGY5_BAT_PLUGIN_PC UDADCLPWRUPTPERIODVG_OFF_CYCLE_               e 3FMFIC_AUXADC_AVG_ UDADCLPWRUPTPERIODVG_OFF_CYCLE_ PMIC_AUXADC_AV0IC_AUXADC_AVG_ UDGLBVOWLPWENTPERIODVG_OFF_CYCLE_             ADC_TRIM_C FE_VOW_PERIODVG_CFGY6_BAT_PLUGIN_PC UDGLBVOWLPWENTPERIODVG_OFF_CYCLE_             e 3FMFIC_AUXADC_AVG_ UDGLBVOWLPWENTPERIODVG_OFF_CYCLE_ PMIC_AUXADC_0IC_AUXADC_AVG_AUDDIGAVGENTPERIODVG_OFF_CYCLE_                ADC_TRIM_C FE_VOW_PERIODVG_CFGY7IC_AUXADC_AVG_ UDDIGAVGENTPERIODVG_OFF_CYCLE_                e 3FMFIC_AUXADC_AVG_ UDDIGAVGENTPERIODVG_OFF_CYCLE_ PMIC_AUXADC_AVG0IC_AUXADC_AVG_AUDPWDBN_PBIAS0TPERIODVG_OFF_CYCLE_            ADC_TRIM_C FE_VOW_PERIODVG_CFGY8IC_AUXADC_AVG_AUDPWDBN_PBIAS0TPERIODVG_OFF_CYCLE_            e 3FMFIC_AUXADC_AVG_ UDPWDBN_PBIAS0TPERIODVG_OFF_CYCLE_ PMIC_AUXADC0IC_AUXADC_AVG_AUDPWDBN_PBIAS1TPERIODVG_OFF_CYCLE_            ADC_TRIM_C FE_VOW_PERIODVG_CFGY9IC_AUXADC_AVG_AUDPWDBN_PBIAS1TPERIODVG_OFF_CYCLE_            e 3FMFIC_AUXADC_AVG_ UDPWDBN_PBIAS1TPERIODVG_OFF_CYCLE_ PMIC_AUXADC0IC_AUXADC_AVG_XO_VOW_CK_ENTPERIODVG_OFF_CYCLE_               ADC_TRIM_C FE_VOW_PERIODVG_CFG20IC_AUXADC_AVG_XO_VOW_CK_ENTPERIODVG_OFF_CYCLE_               e 3FMFIC_AUXADC_AVG_XO_VOW_CK_ENTPERIODVG_OFF_CYCLE_ PMIC_AUXADC_AV0IC_AUXADC_AVG_CLKSQ_ENTVOW_PERIODVG_ ODE_                   \ADC_TRIM_C FE_VOW_PERIODVG_CFG20IC_AUXADC_AVG_CLKSQ_ENTVOW_PERIODVG_ ODE_                    e Y_BAT_PLUGIN_PCCLKSQ_ENTVOW_PERIODVG_ ODE_ PMIC_AUXADC_AVG_NUMn5_BAT_PLUGIN_PC UDGLB_PWRDNTPERIODVG_OFF_CYCLE_               ADC_TRIM_C FE_VOW_PERIODVG_CFG2Y_BAT_PLUGIN_PC UDGLB_PWRDNTPERIODVG_OFF_CYCLE_               e 3FMFIC_AUXADC_AVG_ UDGLB_PWRDNTPERIODVG_OFF_CYCLE_ PMIC_AUXADC_AV0IC_AUXADC_AVG_VOW_ON_CH1_PERIODVG_OFF_CYCLE_                 ADC_TRIM_C FE_VOW_PERIODVG_CFG22_BAT_PLUGIN_PCVOW_ON_CH1_PERIODVG_OFF_CYCLE_                 e 3FMFIC_AUXADC_AVG_VOW_ON_CH1_PERIODVG_OFF_CYCLE_ PMIC_AUXADC_AVG_0IC_AUXADC_AVG_DAVG_ON_CH1_PERIODVG_OFF_CYCLE_                ADC_TRIM_C FE_VOW_PERIODVG_CFG23IC_AUXADC_AVG_DAVG_ON_CH1_PERIODVG_OFF_CYCLE_                e 3FMFIC_AUXADC_AVG_DAVG_ON_CH1_PERIODVG_OFF_CYCLE_ PMIC_AUXADC_AVG0IC_AUXADC_AVG_AUDPREAMPRONTPERIODVG_ON_CYCLE_                ADC_TRIM_C FE_VOW_PERIODVG_CFG24IC_AUXADC_AVG_ UDPREAMPRONTPERIODVG_ON_CYCLE_                e 3FMFIC_AUXADC_AVG_ UDPREAMPRONTPERIODVG_ON_CYCLE_ PMIC_AUXADC_AVG0IC_AUXADC_AVG_AUDPREAMPRONTPERIODVG_INVERSE_                 ADC_TRIM_C FE_VOW_PERIODVG_CFG24IC_AUXADC_AVG_ UDPREAMPRONTPERIODVG_INVERSE_                 e Y_BAT_PLUGIN_PC UDPREAMPRONTPERIODVG_INVERSE_ PMIC_AUXADC_AVG_Y4IC_AUXADC_AVG_ UDPREAMPRONTPERIODVG_ ODE_                   \ADC_TRIM_C FE_VOW_PERIODVG_CFG24IC_AUXADC_AVG_ UDPREAMPRONTPERIODVG_ ODE_                    e Y_BAT_PLUGIN_PC UDPREAMPRONTPERIODVG_ ODE_ PMIC_AUXADC_AVG_NUMn5_BAT_PLUGIN_PC UDPREAMPRDCPRECHARGETPERIODVG_ON_CYCLE_       ADC_TRIM_C FE_VOW_PERIODVG_CFG25_BAT_PLUGIN_PC UDPREAMPRDCPRECHARGETPERIODVG_ON_CYCLE_       e 3FMFIC_AUXADC_AVG_ UDPREAMPRDCPRECHARGETPERIODVG_ON_CYCLE_ PMIC_A0IC_AUXADC_AVG_AUDPREAMPRDCPRECHARGETPERIODVG_INVERSE_        ADC_TRIM_C FE_VOW_PERIODVG_CFG25_BAT_PLUGIN_PC UDPREAMPRDCPRECHARGETPERIODVG_INVERSE_        e Y_BAT_PLUGIN_PC UDPREAMPRDCPRECHARGETPERIODVG_INVERSE_ PMIC_AUY4IC_AUXADC_AVG_ UDPREAMPRDCPRECHARGETPERIODVG_ ODE_           ADC_TRIM_C FE_VOW_PERIODVG_CFG25_BAT_PLUGIN_PC UDPREAMPRDCPRECHARGETPERIODVG_ ODE_           e Y_BAT_PLUGIN_PC UDPREAMPRDCPRECHARGETPERIODVG_ ODE_ PMIC_AUXADn5_BAT_PLUGIN_PC UDADCRPWRUPTPERIODVG_ON_CYCLE_                ADC_TRIM_C FE_VOW_PERIODVG_CFG26_BAT_PLUGIN_PC UDADCRPWRUPTPERIODVG_ON_CYCLE_                e 3FMFIC_AUXADC_AVG_ UDADCRPWRUPTPERIODVG_ON_CYCLE_ PMIC_AUXADC_AVG0IC_AUXADC_AVG_AUDADCRPWRUPTPERIODVG_INVERSE_                 ADC_TRIM_C FE_VOW_PERIODVG_CFG26_BAT_PLUGIN_PC UDADCRPWRUPTPERIODVG_INVERSE_                 e Y_BAT_PLUGIN_PC UDADCRPWRUPTPERIODVG_INVERSE_ PMIC_AUXADC_AVG_Y4IC_AUXADC_AVG_ UDADCRPWRUPTPERIODVG_ ODE_                   \ADC_TRIM_C FE_VOW_PERIODVG_CFG26_BAT_PLUGIN_PC UDADCRPWRUPTPERIODVG_ ODE_                    e Y_BAT_PLUGIN_PC UDADCRPWRUPTPERIODVG_ ODE_ PMIC_AUXADC_AVG_NUMn5_BAT_PLUGIN_PC UDGLBRVOWLPWENTPERIODVG_ON_CYCLE_             ADC_TRIM_C FE_VOW_PERIODVG_CFG27IC_AUXADC_AVG_ UDGLBRVOWLPWENTPERIODVG_ON_CYCLE_             e 3FMFIC_AUXADC_AVG_ UDGLBRVOWLPWENTPERIODVG_ON_CYCLE_ PMIC_AUXADC_0IC_AUXADC_AVG_AUDGLBRVOWLPWENTPERIODVG_INVERSE_              ADC_TRIM_C FE_VOW_PERIODVG_CFG27IC_AUXADC_AVG_ UDGLBRVOWLPWENTPERIODVG_INVERSE_              e Y_BAT_PLUGIN_PC UDGLBRVOWLPWENTPERIODVG_INVERSE_ PMIC_AUXADC_AY4IC_AUXADC_AVG_ UDGLBRVOWLPWENTPERIODVG_ ODE_                 ADC_TRIM_C FE_VOW_PERIODVG_CFG27IC_AUXADC_AVG_ UDGLBRVOWLPWENTPERIODVG_ ODE_                 e Y_BAT_PLUGIN_PC UDGLBRVOWLPWENTPERIODVG_ ODE_ PMIC_AUXADC_AVG_n5_BAT_PLUGIN_PC UDDIGAVG1ENTPERIODVG_ON_CYCLE_                ADC_TRIM_C FE_VOW_PERIODVG_CFG28IC_AUXADC_AVG_AUDDIGAVG1ENTPERIODVG_ON_CYCLE_                e 3FMFIC_AUXADC_AVG_ UDDIGAVG1ENTPERIODVG_ON_CYCLE_ PMIC_AUXADC_AVG0IC_AUXADC_AVG_AUDDIGAVG1ENTPERIODVG_INVERSE_                 ADC_TRIM_C FE_VOW_PERIODVG_CFG28IC_AUXADC_AVG_AUDDIGAVG1ENTPERIODVG_INVERSE_                 e Y_BAT_PLUGIN_PC UDDIGAVG1ENTPERIODVG_INVERSE_ PMIC_AUXADC_AVG_Y4IC_AUXADC_AVG_ UDDIGAVG1ENTPERIODVG_ ODE_                   \ADC_TRIM_C FE_VOW_PERIODVG_CFG28IC_AUXADC_AVG_AUDDIGAVG1ENTPERIODVG_ ODE_                    e Y_BAT_PLUGIN_PC UDDIGAVG1ENTPERIODVG_ ODE_ PMIC_AUXADC_AVG_NUMn5_BAT_PLUGIN_PC UDPWDBN_PBIAS2TPERIODVG_ON_CYCLE_             ADC_TRIM_C FE_VOW_PERIODVG_CFG29IC_AUXADC_AVG_AUDPWDBN_PBIAS2TPERIODVG_ON_CYCLE_             e 3FMFIC_AUXADC_AVG_ UDPWDBN_PBIAS2TPERIODVG_ON_CYCLE_ PMIC_AUXADC_0IC_AUXADC_AVG_AUDPWDBN_PBIAS2TPERIODVG_INVERSE_              ADC_TRIM_C FE_VOW_PERIODVG_CFG29IC_AUXADC_AVG_AUDPWDBN_PBIAS2TPERIODVG_INVERSE_              e Y_BAT_PLUGIN_PC UDPWDBN_PBIAS2TPERIODVG_INVERSE_ PMIC_AUXADC_AY4IC_AUXADC_AVG_ UDPWDBN_PBIAS2TPERIODVG_ ODE_                 ADC_TRIM_C FE_VOW_PERIODVG_CFG29IC_AUXADC_AVG_AUDPWDBN_PBIAS2TPERIODVG_ ODE_                 e Y_BAT_PLUGIN_PC UDPWDBN_PBIAS2TPERIODVG_ ODE_ PMIC_AUXADC_AVG_n5_BAT_PLUGIN_PCVOW_ON_CH2TPERIODVG_ON_CYCLE_                  ADC_TRIM_C FE_VOW_PERIODVG_CFG30IC_AUXADC_AVG_VOW_ON_CH2TPERIODVG_ON_CYCLE_                  e 3FMFIC_AUXADC_AVG_VOW_ON_CH2TPERIODVG_ON_CYCLE_ PMIC_AUXADC_AVG_N0IC_AUXADC_AVG_VOW_ON_CH2TPERIODVG_INVERSE_                   ADC_TRIM_C FE_VOW_PERIODVG_CFG30IC_AUXADC_AVG_VOW_ON_CH2TPERIODVG_INVERSE_                  Ae Y_BAT_PLUGIN_PCVOW_ON_CH2TPERIODVG_INVERSE_ PMIC_AUXADC_AADC_AY4IC_AUXADC_AVG_VOW_ON_CH2TPERIODVG_ ODE_                   \
\ADC_TRIM_C FE_VOW_PERIODVG_CFG30IC_AUXADC_AVG_VOW_ON_CH2TPERIODVG_ ODE_                     Ae Y_BAT_PLUGIN_PCVOW_ON_CH2TPERIODVG_ ODE_ PMIC_AUXADC_AVG__AVG_n5_BAT_PLUGIN_PCDAVG_ON_CH2TPERIODVG_ON_CYCLE_                 ADC_TRIM_C FE_VOW_PERIODVG_CFG3Y_BAT_PLUGIN_PCDAVG_ON_CH2TPERIODVG_ON_CYCLE_                 e 3FMFIC_AUXADC_AVG_DAVG_ON_CH2TPERIODVG_ON_CYCLE_ PMIC_AUXADC_AVG_0IC_AUXADC_AVG_DAVG_ON_CH2TPERIODVG_INVERSE_                  ADC_TRIM_C FE_VOW_PERIODVG_CFG3Y_BAT_PLUGIN_PCDAVG_ON_CH2TPERIODVG_INVERSE_                  e Y_BAT_PLUGIN_PCDAVG_ON_CH2TPERIODVG_INVERSE_ PMIC_AUXADC_AADC_n4IC_AUXADC_AVG_DAVG_ON_CH2TPERIODVG_ ODE_                   \
ADC_TRIM_C FE_VOW_PERIODVG_CFG3Y_BAT_PLUGIN_PCDAVG_ON_CH2TPERIODVG_ ODE_                     e Y_BAT_PLUGIN_PCDAVG_ON_CH2TPERIODVG_ ODE_ PMIC_AUXADC_AVG__AVGn5_BAT_PLUGIN_PC UDPREAMPRONTPERIODVG_OFF_CYCLE_               ADC_TRIM_C FE_VOW_PERIODVG_CFG32_BAT_PLUGIN_PC UDPREAMPRONTPERIODVG_OFF_CYCLE_               e 3FMFIC_AUXADC_AVG_ UDPREAMPRONTPERIODVG_OFF_CYCLE_ PMIC_AUXADC_AV0IC_AUXADC_AVG_ UDPREAMPRDCPRECHARGETPERIODVG_OFF_CYCLE_      ADC_TRIM_C FE_VOW_PERIODVG_CFG33_BAT_PLUGIN_PCAUDPREAMPRDCPRECHARGETPERIODVG_OFF_CYCLE_      e 3FMFIC_AUXADC_AVG_ UDPREAMPRDCPRECHARGETPERIODVG_OFF_CYCLE_ PMIC_0IC_AUXADC_AVG_ UDADCRPWRUPTPERIODVG_OFF_CYCLE_               ADC_TRIM_C FE_VOW_PERIODVG_CFG34IC_AUXADC_AVG_ UDADCRPWRUPTPERIODVG_OFF_CYCLE_               e 3FMFIC_AUXADC_AVG_ UDADCRPWRUPTPERIODVG_OFF_CYCLE_ PMIC_AUXADC_AV0IC_AUXADC_AVG_ UDGLBRVOWLPWENTPERIODVG_OFF_CYCLE_            ADC_TRIM_C FE_VOW_PERIODVG_CFG35_BAT_PLUGIN_PC UDGLBRVOWLPWENTPERIODVG_OFF_CYCLE_            e 3FMFIC_AUXADC_AVG_ UDGLBRVOWLPWENTPERIODVG_OFF_CYCLE_ PMIC_AUXADC0IC_AUXADC_AVG_AUDDIGAVG1ENTPERIODVG_OFF_CYCLE_               ADC_TRIM_C FE_VOW_PERIODVG_CFG36_BAT_PLUGIN_PC UDDIGAVG1ENTPERIODVG_OFF_CYCLE_               e 3FMFIC_AUXADC_AVG_ UDDIGAVG1ENTPERIODVG_OFF_CYCLE_ PMIC_AUXADC_AV0IC_AUXADC_AVG_ UDPWDBN_PBIAS2TPERIODVG_OFF_CYCLE_            ADC_TRIM_C FE_VOW_PERIODVG_CFG37IC_AUXADC_AVG_ UDPWDBN_PBIAS2TPERIODVG_OFF_CYCLE_            e 3FMFIC_AUXADC_AVG_ UDPWDBN_PBIAS2TPERIODVG_OFF_CYCLE_ PMIC_AUXADC0IC_AUXADC_AVG_VOW_ON_CH2TPERIODVG_OFF_CYCLE_                 ADC_TRIM_C FE_VOW_PERIODVG_CFG38IC_AUXADC_AVG_VOW_ON_CH2TPERIODVG_OFF_CYCLE_                 e 3FMFIC_AUXADC_AVG_VOW_ON_CH2TPERIODVG_OFF_CYCLE_ PMIC_AUXADCUXADC0IC_AUXADC_AVG_DAVG_ON_CH2TPERIODVG_OFF_CYCLE_                ADC_TRIM_C FE_VOW_PERIODVG_CFG39IC_AUXADC_AVG_DAVG_ON_CH2TPERIODVG_OFF_CYCLE_                e 3FMFIC_AUXADC_AVG_DAVG_ON_CH2TPERIODVG_OFF_CYCLE_ PMIC_AUXADCUXAD0IC_AUXADC_AVG_VOW_PERIODVG_ ON0_                         \  
ADC_TRIM_C FE_VOW_PERIODVG_MON0IC_AUXADC_AVG_VOW_PERIODVG_ ON0_                            xe FFMFIC_AUXADC_AVG_VOW_PERIODVG_ ON0_ PMIC_AUXADC_AVG_NUM_LB  _LB 0IC_AUXADC_AVG_VOW_PERIODVG_ ON1_                   \
\
  \  
ADC_TRIM_C FE_VOW_PERIODVG_MONY_BAT_PLUGIN_PCVOW_PERIODVG_ ON1_                            xe FFMFIC_AUXADC_AVG_VOW_PERIODVG_ ON1_ PMIC_AUXADC_AVG_NUM_LB   
VG0IC_AUXADC_AVG_VOW_PERIODVG_COUNT MO                          ADC_TRIM_C FE_VOW_PERIODVG_MO 2_BAT_PLUGIN_PCVOW_PERIODVG_COUNT MO                         xe FFMFIC_AUXADC_AVG_VOW_PERIODVG_COUNT MO   PMIC_AUXADC_AVG_NUM_LB 0IC_AUXADC_AVG_RGTNCP_O                                       ADC_TRIM_C FE_NCP_CFG0IC_AUXADC_AVG_RGTNCP_O                         xMA          xe Y_BAT_PLUGIN_PCRGTNCP_O   PMIC_AUXADC_AVG_NUM_LB   _AxMA     M0IC_AUXADC_AVG_RGTNCP_DITHER_FIXED_CK0_ CK2_2P                ADC_TRIM_C FE_NCP_CFG0IC_AUXADC_AVG_RGTNCP_DITHER_FIXED_CK0_ CK2_2P                e 7IC_AUXADC_AVG_RGTNCP_DITHER_FIXED_CK0_ CK2_2P  PMIC_AUXADC_AVYIC_AUXADC_AVG_RGTNCP_DITHER_FIXED_CK0_ CK1_2P                ADC_TRIM_C FE_NCP_CFG0IC_AUXADC_AVG_RGTNCP_DITHER_FIXED_CK0_ CK1_2P                e 7IC_AUXADC_AVG_RGTNCP_DITHER_FIXED_CK0_ CK1_2P  PMIC_AUXADC_AV4IC_AUXADC_AVG_RGTNCP_DITHER_                    \
 
 \
 
    ADC_TRIM_C FE_NCP_CFG0IC_AUXADC_AVG_RGTNCP_DITHER_                          xMA    e Y_BAT_PLUGIN_PCRGTNCP_DITHER_    PMIC_AUXADC_AVG_NUM_LB   _AxM7IC_AUXADC_AVG_RGTNCP_ADITH                                   ADC_TRIM_C FE_NCP_CFG0IC_AUXADC_AVG_RGTNCP_ADITH                        xMA        e Y_BAT_PLUGIN_PCRGTNCP_ADITH  PMIC_AUXADC_AVG_NUM_LB   _AxMA   8_BAT_PLUGIN_PCRGTNCP_CK1_VALID_CNT_                         \ADC_TRIM_C FE_NCP_CFG0IC_AUXADC_AVG_RGTNCP_CK1_VALID_CNT_                        M e 7FIC_AUXADC_AVG_RGTNCP_CK1_VALID_CNT_ PMIC_AUXADC_AVG_NUM_LB   9IC_AUXADC_AVG_RGTY_VAP_CFG_                                 \ADC_TRIM_C FE_NCP_CFGY_BAT_PLUGIN_PCRGTY_VAP_CFG_                       xMA        e 7FIC_AUXADC_AVG_RGTY_VAP_CFG_ PMIC_AUXADC_AVG_NUM_LB   _AxMA   0IC_AUXADC_AVG_RGTX_VAP_CFG_                                 \ADC_TRIM_C FE_NCP_CFGY_BAT_PLUGIN_PCRGTX_VAP_CFG_                       xMA        e 7FIC_AUXADC_AVG_RGTX_VAP_CFG_ PMIC_AUXADC_AVG_NUM_LB   _AxMA   8_BAT_PLUGIN_PCRGTXY_VAP_CFG_                    \
 
 \
 
    ADC_TRIM_C FE_NCP_CFGY_BAT_PLUGIN_PCRGTXY_VAP_CFG_                          xMA    e Y_BAT_PLUGIN_PCRGTXY_VAP_CFG_    PMIC_AUXADC_AVG_NUM_LB   _AxMY5_BAT_PLUGIN_PCRGTNCP_PDDIS_                    \
 
 \
 
     ADC_TRIM_C FE_NCP_CFG2_BAT_PLUGIN_PCRG_NCP_PDDIS_                               xMAe Y_BAT_PLUGIN_PCRG_NCP_PDDIS_    PMIC_AUXADC_AVG_NUM_LB   _AxMA0IC_AUXADC_AVG_RGTNCP_NONCLK_SET_                         \   ADC_TRIM_C FE_NCP_CFG2_BAT_PLUGIN_PCRG_NCP_NONCLK_SET_                            xe Y_BAT_PLUGIN_PCRG_NCP_NONCLK_SET_ PMIC_AUXADC_AVG_NUM_LB   _AxY_BAT_PLUGIN_PC UDENC  NA_ID                    \
\
  \   \   ADC_TRIM_C UDENC DSN_ID_BAT_PLUGIN_PC UDENC  NA_ID                        xMA   xMA e MFIC_AUXADC_AVG_ UDENC  NA_ID  PMIC_AUXADC_AVG_NUM_LB   
VGMMMM0IC_AUXADC_AVG_ UDENC DIG_ID                    \
\
  \   \   ADC_TRIM_C UDENC DSN_ID_BAT_PLUGIN_PC UDENC DIG_ID                         M    xMA e MFIC_AUXADC_AVG_ UDENC DIG_ID  PMIC_AUXADC_AVG_NUM_LB          8IC_AUXADC_AVG_AUDENC  NA_MINOR REV_                      \   ADC_TRIM_C UDENC DSN_REV0IC_AUXADC_AVG_AUDENC  NA_MINOR REV_                        M e FIC_AUXADC_AVG_AUDENC  NA_MINOR REV_ PMIC_AUXADC_AVG_NUM_LB   0IC_AUXADC_AVG_AUDENC  NA_MAJOR REV_                      \   ADC_TRIM_C UDENC DSN_REV0IC_AUXADC_AVG_AUDENC  NA_MAJOR REV_                        M e FIC_AUXADC_AVG_AUDENC  NA_MAJOR REV_ PMIC_AUXADC_AVG_NUUUUUUUU4IC_AUXADC_AVG_ UDENC DIG_MINOR REV_                      \   ADC_TRIM_C UDENC DSN_REV0IC_AUXADC_AVG_AUDENC DIG_MINOR REV_                        M e FIC_AUXADC_AVG_AUDENC DIG_MINOR REV_ PMIC_AUXADC_AVG_NUUUUUUUU8IC_AUXADC_AVG_AUDENC DIG_MAJOR REV_                      \   ADC_TRIM_C UDENC DSN_REV0IC_AUXADC_AVG_AUDENC DIG_MAJOR REV_                        M e FIC_AUXADC_AVG_AUDENC DIG_MAJOR REV_ PMIC_AUXADC_AVG_NUUUUUUUUn2_BAT_PLUGIN_PC UDENC DSN_CBS_                 \
    
    \   ADC_TRIM_C UDENC DSN_DBI_BAT_PLUGIN_PC UDENC DSN_CBS_                       xMA      e 3_BAT_PLUGIN_PCAUDENC DSN_CBS_ PMIC_AUXADC_AVG_NUM_LB         0IC_AUXADC_AVG_AUDENC DSN_BIX_                 \
    
    \   ADC_TRIM_C UDENC DSN_DBI_BAT_PLUGIN_PC UDENC DSN_BIX_                       xMA      e 3_BAT_PLUGIN_PCAUDENC DSN_BIX_ PMIC_AUXADC_AVG_NUM_LB         2_BAT_PLUGIN_PC UDENC DSN_ESP                  \
    \
    
  ADC_TRIM_C UDENC DSN_DBI_BAT_PLUGIN_PC UDENC DSN_ESP                        xMA      e MFIC_AUXADC_AVG_ UDENC DSN_ESP  PMIC_AUXADC_AVG_NUM_LB         8IC_AUXADC_AVG_AUDENC DSN_FPI_                 \
    
     
  ADC_TRIM_C UDENC DSN_FPIIC_AUXADC_AVG_AUDENC DSN_FPI_                       xMA      e MFIC_AUXADC_AVG_ UDENC DSN_FPI_ PMIC_AUXADC_AVG_NUM_LB  A      e_BAT_PLUGIN_PCRG_ UDPREAMPLO                                 ADC_TRIM_C UDENC  NA_CON0IC_AUXADC_AVG_RG_ UDPREAMPLO                              xMAe Y_BAT_PLUGIN_PCRG_ UDPREAMPLO   PMIC_AUXADC_AVG_NUM_LB   _AxMA0IC_AUXADC_AVG_RGT UDPREAMPLDCC                    \
 
 \
 
  ADC_TRIM_C UDENC  NA_CON0IC_AUXADC_AVG_RG_ UDPREAMPLDCC                               e Y_BAT_PLUGIN_PCRG_ UDPREAMPLDCC    PMIC_AUXADC_AVG_NUM_LB   _AY_BAT_PLUGIN_PCRG_ UDPREAMPLDCPRECHARGET                   \
\ADC_TRIM_C UDENC  NA_CON0IC_AUXADC_AVG_RG_ UDPREAMPLDCPRECHARGET                      e Y_BAT_PLUGIN_PCRGT UDPREAMPLDCPRECHARGET PMIC_AUXADC_AVG_NUM_L2_BAT_PLUGIN_PCRG_ UDPREAMPLPGATEST                       \   ADC_TRIM_C UDENC  NA_CON0IC_AUXADC_AVG_RG_ UDPREAMPLPGATEST                         M e Y_BAT_PLUGIN_PCRGT UDPREAMPLPGATEST  PMIC_AUXADC_AVG_NUM_LB   3_BAT_PLUGIN_PCRGT UDPREAMPLVSCALE_                       \   ADC_TRIM_C UDENC  NA_CON0IC_AUXADC_AVG_RG_ UDPREAMPLVSCALE_                       xMA e 3_BAT_PLUGIN_PCRGT UDPREAMPLVSCALE_ PMIC_AUXADC_AVG_NUM_LB   _4IC_AUXADC_AVG_RGT UDPREAMPLINPUTSEL_                 \
    
 ADC_TRIM_C UDENC  NA_CON0IC_AUXADC_AVG_RG_ UDPREAMPLINPUTSEL_                       xMe 3_BAT_PLUGIN_PCRG_ UDPREAMPLINPUTSEL_ PMIC_AUXADC_AVG_NUM_LB  6_BAT_PLUGIN_PCRG_ UDPREAMPLGAI                               ADC_TRIM_C UDENC  NA_CON0IC_AUXADC_AVG_RG_ UDPREAMPLGAI                              xe 7IC_AUXADC_AVG_RGT UDPREAMPLGAI   PMIC_AUXADC_AVG_NUM_LB   _Ax8_BAT_PLUGIN_PCRGTBULKL_VCM_                    \
 
 \
 
     ADC_TRIM_C UDENC  NA_CON0IC_AUXADC_AVG_RG_BULKL_VCM_                               xMAe Y_BAT_PLUGIN_PCRG_BULKL_VCM_    PMIC_AUXADC_AVG_NUM_LB  _LB   YY_BAT_PLUGIN_PCRGT UDADCLPWRUPT                               ADC_TRIM_C UDENC  NA_CON0IC_AUXADC_AVG_RG_ UDADCLPWRUPT                            xMAe Y_BAT_PLUGIN_PCRG_ UDADCLPWRUPT PMIC_AUXADC_AVG_NUM_LB  _LB   Y2_BAT_PLUGIN_PCRG_ UDADCLINPUTSEL_                 \
    
    ADC_TRIM_C UDENC  NA_CON0IC_AUXADC_AVG_RG_ UDADCLINPUTSEL_                       xM xMe 3_BAT_PLUGIN_PCRG_ UDADCLINPUTSEL_ PMIC_AUXADC_AVG_NUM_LB   _AY3_BAT_PLUGIN_PCRG_ UDPREAMPRO                                 ADC_TRIM_C UDENC  NA_CONY_BAT_PLUGIN_PCRGT UDPREAMPRO                              xMAe Y_BAT_PLUGIN_PCRG_ UDPREAMPRO   PMIC_AUXADC_AVG_NUM_LB   _AxMA0IC_AUXADC_AVG_RGT UDPREAMPRDCC                    \
 
 \
 
  ADC_TRIM_C UDENC  NA_CONY_BAT_PLUGIN_PCRG_ UDPREAMPRDCC                               e Y_BAT_PLUGIN_PCRG_ UDPREAMPRDCC    PMIC_AUXADC_AVG_NUM_LB   _AY_BAT_PLUGIN_PCRG_ UDPREAMPRDCPRECHARGET                   \
\ADC_TRIM_C UDENC  NA_CONY_BAT_PLUGIN_PCRG_ UDPREAMPRDCPRECHARGET                      e Y_BAT_PLUGIN_PCRGT UDPREAMPRDCPRECHARGET PMIC_AUXADC_AVG_NUM_L2_BAT_PLUGIN_PCRG_ UDPREAMPRPGATEST                       \   ADC_TRIM_C UDENC  NA_CONY_BAT_PLUGIN_PCRGT UDPREAMPRPGATEST                         M e Y_BAT_PLUGIN_PCRGT UDPREAMPRPGATEST  PMIC_AUXADC_AVG_NUM_LB   3_BAT_PLUGIN_PCRGT UDPREAMPRVSCALE_                       \   ADC_TRIM_C UDENC  NA_CONY_BAT_PLUGIN_PCRGT UDPREAMPRVSCALE_                       xMA e 3_BAT_PLUGIN_PCRGT UDPREAMPRVSCALE_ PMIC_AUXADC_AVG_NUM_LB   _4IC_AUXADC_AVG_RGT UDPREAMPRINPUTSEL_                 \
    
 ADC_TRIM_C UDENC  NA_CONY_BAT_PLUGIN_PCRGT UDPREAMPRINPUTSEL_                       xMe 3_BAT_PLUGIN_PCRG_ UDPREAMPRINPUTSEL_ PMIC_AUXADC_AVG_NUM_LB  6_BAT_PLUGIN_PCRG_ UDPREAMPRGAI                               ADC_TRIM_C UDENC  NA_CONY_BAT_PLUGIN_PCRGT UDPREAMPRGAI                              xe 7IC_AUXADC_AVG_RGT UDPREAMPRGAI   PMIC_AUXADC_AVG_NUM_LB   _Ax8_BAT_PLUGIN_PCRGTBULKR_VCM_                    \
 
 \
 
     ADC_TRIM_C UDENC  NA_CONY_BAT_PLUGIN_PCRG_BULKR_VCM_                               xMAe Y_BAT_PLUGIN_PCRG_BULKR_VCM_    PMIC_AUXADC_AVG_NUM_LB  _LB   YY_BAT_PLUGIN_PCRGT UDADCRPWRUPT                               ADC_TRIM_C UDENC  NA_CONY_BAT_PLUGIN_PCRGT UDADCRPWRUPT                            xMAe Y_BAT_PLUGIN_PCRG_ UDADCRPWRUPT PMIC_AUXADC_AVG_NUM_LB  _LB   Y2_BAT_PLUGIN_PCRG_ UDADCRINPUTSEL_                 \
    
    ADC_TRIM_C UDENC  NA_CONY_BAT_PLUGIN_PCRGT UDADCRINPUTSEL_                       xM xMe 3_BAT_PLUGIN_PCRG_ UDADCRINPUTSEL_ PMIC_AUXADC_AVG_NUM_LB   _AY3_BAT_PLUGIN_PCRG_ UDPREAMP3O                                 ADC_TRIM_C UDENC  NA_CON2_BAT_PLUGIN_PCRG_ UDPREAMP3O                              xMAe Y_BAT_PLUGIN_PCRG_ UDPREAMP3O   PMIC_AUXADC_AVG_NUM_LB   _AxMA0IC_AUXADC_AVG_RGT UDPREAMP3DCC                    \
 
 \
 
  ADC_TRIM_C UDENC  NA_CON2_BAT_PLUGIN_PCRG_ UDPREAMP3DCC                               e Y_BAT_PLUGIN_PCRG_ UDPREAMP3DCC    PMIC_AUXADC_AVG_NUM_LB   _AY_BAT_PLUGIN_PCRG_ UDPREAMP3DCPRECHARGET                   \
\ADC_TRIM_C UDENC  NA_CON2_BAT_PLUGIN_PCRG_ UDPREAMP3DCPRECHARGET                      e Y_BAT_PLUGIN_PCRGT UDPREAMP3DCPRECHARGET PMIC_AUXADC_AVG_NUM_L2_BAT_PLUGIN_PCRG_ UDPREAMP3PGATEST                       \   ADC_TRIM_C UDENC  NA_CON2_BAT_PLUGIN_PCRG_ UDPREAMP3PGATEST                         M e Y_BAT_PLUGIN_PCRGT UDPREAMP3PGATEST  PMIC_AUXADC_AVG_NUM_LB   3_BAT_PLUGIN_PCRGT UDPREAMP3VSCALE_                       \   ADC_TRIM_C UDENC  NA_CON2_BAT_PLUGIN_PCRG_ UDPREAMP3VSCALE_                       xMA e 3_BAT_PLUGIN_PCRGT UDPREAMP3VSCALE_ PMIC_AUXADC_AVG_NUM_LB   _4IC_AUXADC_AVG_RGT UDPREAMP3INPUTSEL_                 \
    
 ADC_TRIM_C UDENC  NA_CON2_BAT_PLUGIN_PCRG_ UDPREAMP3INPUTSEL_                       xMe 3_BAT_PLUGIN_PCRG_ UDPREAMP3INPUTSEL_ PMIC_AUXADC_AVG_NUM_LB  6_BAT_PLUGIN_PCRG_ UDPREAMP3GAI                               ADC_TRIM_C UDENC  NA_CON2_BAT_PLUGIN_PCRG_ UDPREAMP3GAI                              xe 7IC_AUXADC_AVG_RGT UDPREAMP3GAI   PMIC_AUXADC_AVG_NUM_LB   _Ax8_BAT_PLUGIN_PCRGTBULK3_VCM_                    \
 
 \
 
     ADC_TRIM_C UDENC  NA_CON2_BAT_PLUGIN_PCRG_BULK3_VCM_                               xMAe Y_BAT_PLUGIN_PCRG_BULK3_VCM_    PMIC_AUXADC_AVG_NUM_LB  _LB   YY_BAT_PLUGIN_PCRGT UDADC3PWRUPT                               ADC_TRIM_C UDENC  NA_CON2_BAT_PLUGIN_PCRG_ UDADC3PWRUPT                            xMAe Y_BAT_PLUGIN_PCRG_ UDADC3PWRUPT PMIC_AUXADC_AVG_NUM_LB  _LB   Y2_BAT_PLUGIN_PCRG_ UDADC3INPUTSEL_                 \
    
    ADC_TRIM_C UDENC  NA_CON2_BAT_PLUGIN_PCRG_ UDADC3INPUTSEL_                       xM xMe 3_BAT_PLUGIN_PCRG_ UDADC3INPUTSEL_ PMIC_AUXADC_AVG_NUM_LB   _AY3_BAT_PLUGIN_PCRG_ UDULHALFBIAS                  \
 
 \
 
    ADC_TRIM_C UDENC  NA_CON3_BAT_PLUGIN_PCRG_ UDULHALFBIAS                        xMA    e Y_BAT_PLUGIN_PCRGT UDULHALFBIAS  PMIC_AUXADC_AVG_NUM_LB  _LB  0IC_AUXADC_AVG_RGT UDGLBVOWLPWENT                             ADC_TRIM_C UDENC  NA_CON3_BAT_PLUGIN_PCRG_ UDGLBVOWLPWENT                            xe Y_BAT_PLUGIN_PCRG_ UDGLBVOWLPWENT PMIC_AUXADC_AVG_NUM_LB   _AxY_BAT_PLUGIN_PCRGT UDPREAMPLP                    \
 
 \
 
    ADC_TRIM_C UDENC  NA_CON3_BAT_PLUGIN_PCRG_ UDPREAMPLP                          xMA    e Y_BAT_PLUGIN_PCRGT UDPREAMPLP    PMIC_AUXADC_AVG_NUM_LB  _LB  2_BAT_PLUGIN_PCRG_ UDADC1STSTAGELP                    \
 
 \
 ADC_TRIM_C UDENC  NA_CON3_BAT_PLUGIN_PCRG_ UDADC1STSTAGELP                          xMe Y_BAT_PLUGIN_PCRG_ UDADC1STSTAGELP    PMIC_AUXADC_AVG_NUM_LB  3_BAT_PLUGIN_PCRG_ UDADC2NDSTAGELP                    \
 
 \
 ADC_TRIM_C UDENC  NA_CON3_BAT_PLUGIN_PCRG_ UDADC2NDSTAGELP                          xMe Y_BAT_PLUGIN_PCRG_ UDADC2NDSTAGELP    PMIC_AUXADC_AVG_NUM_LB  4IC_AUXADC_AVG_RGT UDADCFLASHLP                    \
 
 \
 
  ADC_TRIM_C UDENC  NA_CON3_BAT_PLUGIN_PCRG_ UDADCFLASHLP                               e Y_BAT_PLUGIN_PCRG_ UDADCFLASHLP    PMIC_AUXADC_AVG_NUM_LB  _LB5_BAT_PLUGIN_PCRGT UDPREAMPIDDTEST                       \    ADC_TRIM_C UDENC  NA_CON3_BAT_PLUGIN_PCRG_ UDPREAMPIDDTEST                        xMA e 3_BAT_PLUGIN_PCRGT UDPREAMPIDDTEST  PMIC_AUXADC_AVG_NUM_LB  _L6_BAT_PLUGIN_PCRG_ UDADC1STSTAGEIDDTEST                       ADC_TRIM_C UDENC  NA_CON3_BAT_PLUGIN_PCRG_ UDADC1STSTAGEIDDTEST                       e 3_BAT_PLUGIN_PCRG_ UDADC1STSTAGEIDDTEST  PMIC_AUXADC_AVG_NUM_L8_BAT_PLUGIN_PCRGT UDADC2NDSTAGEIDDTEST                       ADC_TRIM_C UDENC  NA_CON3_BAT_PLUGIN_PCRG_ UDADC2NDSTAGEIDDTEST                       e 3_BAT_PLUGIN_PCRG_ UDADC2NDSTAGEIDDTEST  PMIC_AUXADC_AVG__AVG_n0IC_AUXADC_AVG_RG_ UDADCREFBUFIDDTEST                       \ ADC_TRIM_C UDENC  NA_CON3_BAT_PLUGIN_PCRG_ UDADCREFBUFIDDTEST                        xe 3_BAT_PLUGIN_PCRG_ UDADCREFBUFIDDTEST  PMIC_AUXADC_AVG_NUM_LB Y2_BAT_PLUGIN_PCRG_ UDADCFLASHIDDTEST                       \  ADC_TRIM_C UDENC  NA_CON3_BAT_PLUGIN_PCRG_ UDADCFLASHIDDTEST                        xMe 3_BAT_PLUGIN_PCRG_ UDADCFLASHIDDTEST  PMIC_AUXADC_AVG_NUM_LB  Y4IC_AUXADC_AVG_RGT UDRULHALFBIAS                  \
 
 \
 
   ADC_TRIM_C UDENC  NA_CON4IC_AUXADC_AVG_RGT UDRULHALFBIAS                             xe Y_BAT_PLUGIN_PCRG_ UDRULHALFBIAS  PMIC_AUXADC_AVG_NUM_LB  _LB 0IC_AUXADC_AVG_RGT UDGLBRVOWLPWENT                            ADC_TRIM_C UDENC  NA_CON4IC_AUXADC_AVG_RGT UDGLBRVOWLPWENT                            e Y_BAT_PLUGIN_PCRG_ UDGLBRVOWLPWENT PMIC_AUXADC_AVG_NUM_LB   _AY_BAT_PLUGIN_PCRG_ UDRPREAMPLP                    \
 
 \
 
   ADC_TRIM_C UDENC  NA_CON4IC_AUXADC_AVG_RGT UDRPREAMPLP                          xMA   e Y_BAT_PLUGIN_PCRG_ UDRPREAMPLP    PMIC_AUXADC_AVG_NUM_LB  _LB 2_BAT_PLUGIN_PCRG_ UDRADC1STSTAGELP                    \
 
 \
ADC_TRIM_C UDENC  NA_CON4IC_AUXADC_AVG_RGT UDRADC1STSTAGELP                          xe Y_BAT_PLUGIN_PCRG_ UDRADC1STSTAGELP    PMIC_AUXADC_AVG_NUM_LB 3_BAT_PLUGIN_PCRG_ UDRADC2NDSTAGELP                    \
 
 \
ADC_TRIM_C UDENC  NA_CON4IC_AUXADC_AVG_RGT UDRADC2NDSTAGELP                          xe Y_BAT_PLUGIN_PCRG_ UDRADC2NDSTAGELP    PMIC_AUXADC_AVG_NUM_LB 4IC_AUXADC_AVG_RGT UDRADCFLASHLP                    \
 
 \
 
 ADC_TRIM_C UDENC  NA_CON4IC_AUXADC_AVG_RGT UDRADCFLASHLP                              e Y_BAT_PLUGIN_PCRG_ UDRADCFLASHLP    PMIC_AUXADC_AVG_NUM_LB  _L5_BAT_PLUGIN_PCRGT UDRPREAMPIDDTEST                       \   ADC_TRIM_C UDENC  NA_CON4IC_AUXADC_AVG_RGT UDRPREAMPIDDTEST                        xMAe 3_BAT_PLUGIN_PCRG_ UDRPREAMPIDDTEST  PMIC_AUXADC_AVG_NUM_LB  _6_BAT_PLUGIN_PCRG_ UDRADC1STSTAGEIDDTEST                      ADC_TRIM_C UDENC  NA_CON4IC_AUXADC_AVG_RGT UDRADC1STSTAGEIDDTEST                      e 3_BAT_PLUGIN_PCRG_ UDRADC1STSTAGEIDDTEST  PMIC_AUXADC_AVG_NUM_8_BAT_PLUGIN_PCRGT UDRADC2NDSTAGEIDDTEST                      ADC_TRIM_C UDENC  NA_CON4IC_AUXADC_AVG_RGT UDRADC2NDSTAGEIDDTEST                      e 3_BAT_PLUGIN_PCRG_ UDRADC2NDSTAGEIDDTEST  PMIC_AUXADC_AVG__AVGn0IC_AUXADC_AVG_RG_ UDRADCREFBUFIDDTEST                       \ADC_TRIM_C UDENC  NA_CON4IC_AUXADC_AVG_RGT UDRADCREFBUFIDDTEST                        e 3_BAT_PLUGIN_PCRG_ UDRADCREFBUFIDDTEST  PMIC_AUXADC_AVG_NUM_LBY2_BAT_PLUGIN_PCRG_ UDRADCFLASHIDDTEST                       \ ADC_TRIM_C UDENC  NA_CON4IC_AUXADC_AVG_RGT UDRADCFLASHIDDTEST                        xe 3_BAT_PLUGIN_PCRG_ UDRADCFLASHIDDTEST  PMIC_AUXADC_AVG_NUM_LB Y4IC_AUXADC_AVG_RGT UDADCCLKRSTB                  \
 
 \
 
    ADC_TRIM_C UDENC  NA_CON5_BAT_PLUGIN_PCRGT UDADCCLKRSTB                        xMA    e Y_BAT_PLUGIN_PCRGT UDADCCLKRSTB  PMIC_AUXADC_AVG_NUM_LB  _LB  0IC_AUXADC_AVG_RGT UDADCCLKSEL_                 \
    
       ADC_TRIM_C UDENC  NA_CON5_BAT_PLUGIN_PCRGT UDADCCLKSEL_                       xM xM xMe 3_BAT_PLUGIN_PCRG_ UDADCCLKSEL_ PMIC_AUXADC_AVG_NUM_LB  _LB   Y_BAT_PLUGIN_PCRG_ UDADCCLKSOURCE_                       \    ADC_TRIM_C UDENC  NA_CON5_BAT_PLUGIN_PCRGT UDADCCLKSOURCE_                       xM xMe 3_BAT_PLUGIN_PCRG_ UDADCCLKSOURCE_ PMIC_AUXADC_AVG_NUM_LB  _LB3_BAT_PLUGIN_PCRG_ UDADCCLKGEN ODE_                   \
\\    ADC_TRIM_C UDENC  NA_CON5_BAT_PLUGIN_PCRGT UDADCCLKGEN ODE_                       xMA e 3_BAT_PLUGIN_PCRGT UDADCCLKGEN ODE_ PMIC_AUXADC_AVG_NUM_LB  _L5_BAT_PLUGIN_PCRGT UDPREAMP_ACCFS                  \
 
 \
 
  ADC_TRIM_C UDENC  NA_CON5_BAT_PLUGIN_PCRGT UDPREAMP_ACCFS                             e Y_BAT_PLUGIN_PCRG_ UDPREAMP_ACCFS  PMIC_AUXADC_AVG_NUM_LB  _LB7IC_AUXADC_AVG_RGT UDPREAMPAAF                    \
 
 \
 
   ADC_TRIM_C UDENC  NA_CON5_BAT_PLUGIN_PCRGT UDPREAMPAAF                          xMA   e Y_BAT_PLUGIN_PCRG_ UDPREAMPAAF    PMIC_AUXADC_AVG_NUM_LB   _Ax8_BAT_PLUGIN_PCRGTDCCVCMBUFLP ODSEL_                 \
    
  ADC_TRIM_C UDENC  NA_CON5_BAT_PLUGIN_PCRGTDCCVCMBUFLP ODSEL_                        M e Y_BAT_PLUGIN_PCRGTDCCVCMBUFLP ODSEL_ PMIC_AUXADC_AVG_NUM_LB   9IC_AUXADC_AVG_RGTDCCVCMBUFLPSWENT                            ADC_TRIM_C UDENC  NA_CON5_BAT_PLUGIN_PCRGTDCCVCMBUFLPSWENT                            e Y_BAT_PLUGIN_PCRG_DCCVCMBUFLPSWENT PMIC_AUXADC_AVG_NUM_LB   _AY0IC_AUXADC_AVG_RGT UDSPAREPGA_                 \
    
     
  ADC_TRIM_C UDENC  NA_CON5_BAT_PLUGIN_PCRGT UDSPAREPGA_                       xMA      e 1FIC_AUXADC_AVG_RGT UDSPAREPGA_ PMIC_AUXADC_AVG_NUM_LB  A      YY_BAT_PLUGIN_PCRGT UDADC1STSTAGESDENB                  \
 
 \
ADC_TRIM_C UDENC  NA_CON6_BAT_PLUGIN_PCRG_ UDADC1STSTAGESDENB                        xe Y_BAT_PLUGIN_PCRG_ UDADC1STSTAGESDENB  PMIC_AUXADC_AVG_NUM_LB 0IC_AUXADC_AVG_RGT UDADC2NDSTAGERESET_                        ADC_TRIM_C UDENC  NA_CON6_BAT_PLUGIN_PCRG_ UDADC2NDSTAGERESET_                       xe Y_BAT_PLUGIN_PCRG_ UDADC2NDSTAGERESET_ PMIC_AUXADC_AVG_NUM_LB Y_BAT_PLUGIN_PCRG_ UDADC3RDSTAGERESET_                        ADC_TRIM_C UDENC  NA_CON6_BAT_PLUGIN_PCRG_ UDADC3RDSTAGERESET_                       xe Y_BAT_PLUGIN_PCRG_ UDADC3RDSTAGERESET_ PMIC_AUXADC_AVG_NUM_LB 2_BAT_PLUGIN_PCRG_ UDADCFSRESET_                              ADC_TRIM_C UDENC  NA_CON6_BAT_PLUGIN_PCRG_ UDADCFSRESET_                       xMA    e Y_BAT_PLUGIN_PCRGT UDADCFSRESET_ PMIC_AUXADC_AVG_NUM_LB  A    3_BAT_PLUGIN_PCRGT UDADCWIDECM_                 \
    
       ADC_TRIM_C UDENC  NA_CON6_BAT_PLUGIN_PCRG_ UDADCWIDECM_                            xMAe Y_BAT_PLUGIN_PCRG_ UDADCWIDECM_ PMIC_AUXADC_AVG_NUM_LB  A     4IC_AUXADC_AVG_RGT UDADCNOPATEST                       \      ADC_TRIM_C UDENC  NA_CON6_BAT_PLUGIN_PCRG_ UDADCNOPATEST                        xMA   e Y_BAT_PLUGIN_PCRG_ UDADCNOPATEST  PMIC_AUXADC_AVG_NUM_LB  A   5_BAT_PLUGIN_PCRGT UDADCBYPASS_                 \
    
    \  ADC_TRIM_C UDENC  NA_CON6_BAT_PLUGIN_PCRG_ UDADCBYPASS_                            xMAe Y_BAT_PLUGIN_PCRG_ UDADCBYPASS_ PMIC_AUXADC_AVG_NUM_LB  A     6_BAT_PLUGIN_PCRG_ UDADCFFBYPASS_                 \
    
    \ADC_TRIM_C UDENC  NA_CON6_BAT_PLUGIN_PCRG_ UDADCFFBYPASS_                            xe Y_BAT_PLUGIN_PCRGT UDADCFFBYPASS_ PMIC_AUXADC_AVG_NUM_LB  A   7IC_AUXADC_AVG_RGT UDADCDACFBCURRENT_                         ADC_TRIM_C UDENC  NA_CON6_BAT_PLUGIN_PCRG_ UDADCDACFBCURRENT_                       xMe Y_BAT_PLUGIN_PCRG_ UDADCDACFBCURRENT_ PMIC_AUXADC_AVG_NUM_LB  8_BAT_PLUGIN_PCRGT UDADCDACIDDTEST                       \    ADC_TRIM_C UDENC  NA_CON6_BAT_PLUGIN_PCRG_ UDADCDACIDDTEST                        xMA e 3_BAT_PLUGIN_PCRGT UDADCDACIDDTEST  PMIC_AUXADC_AVG_NUM_LB  A 9IC_AUXADC_AVG_RGT UDADCDACNRZ_                 \
    
    \  ADC_TRIM_C UDENC  NA_CON6_BAT_PLUGIN_PCRG_ UDADCDACNRZ_                            xMAe Y_BAT_PLUGIN_PCRG_ UDADCDACNRZ_ PMIC_AUXADC_AVG_NUM_LB  _LB   YY_BAT_PLUGIN_PCRGT UDADCNODEM_                 \
    
        ADC_TRIM_C UDENC  NA_CON6_BAT_PLUGIN_PCRG_ UDADCNODEM_                       xMA      e 1_BAT_PLUGIN_PCRG_ UDADCNODEM_ PMIC_AUXADC_AVG_NUM_LB  A      Y2_BAT_PLUGIN_PCRG_ UDADCDACTEST                       \       ADC_TRIM_C UDENC  NA_CON6_BAT_PLUGIN_PCRG_ UDADCDACTEST                        xMA   Ae Y_BAT_PLUGIN_PCRG_ UDADCDACTEST  PMIC_AUXADC_AVG_NUM_LB  A   AY3_BAT_PLUGIN_PCRG_ UDADCDAC0P25FS                  \
 
 \
 
  ADC_TRIM_C UDENC  NA_CON6_BAT_PLUGIN_PCRG_ UDADCDAC0P25FS                             e Y_BAT_PLUGIN_PCRG_ UDADCDAC0P25FS  PMIC_AUXADC_AVG_NUM_LB   _AY4IC_AUXADC_AVG_RGT UDADCRDAC0P25FS                  \
 
 \
 
 ADC_TRIM_C UDENC  NA_CON6_BAT_PLUGIN_PCRG_ UDADCRDAC0P25FS                            e Y_BAT_PLUGIN_PCRG_ UDADCRDAC0P25FS  PMIC_AUXADC_AVG_NUM_LB   _Y5_BAT_PLUGIN_PCRGT UDADCTESTDATA_                 \
    
     ADC_TRIM_C UDENC  NA_CON7IC_AUXADC_AVG_RGT UDADCTESTDATA_                            xe FFMFIC_AUXADC_AVG_RGT UDADCTESTDATA_ PMIC_AUXADC_AVG_NUM_LB  _LB 0IC_AUXADC_AVG_RGT UDRCTUNEL_                 \
    
         ADC_TRIM_C UDENC  NA_CON8_BAT_PLUGIN_PCRGT UDRCTUNEL_                        M    xMA e 1FIC_AUXADC_AVG_RGT UDRCTUNEL_ PMIC_AUXADC_AVG_NUM_LB   
VGMMMM0IC_AUXADC_AVG_RGT UDRCTUNELSEL_                 \
    
      ADC_TRIM_C UDENC  NA_CON8_BAT_PLUGIN_PCRGT UDRCTUNELSEL_                       xM xM xe Y_BAT_PLUGIN_PCRG_ UDRCTUNELSEL_ PMIC_AUXADC_AVG_NUM_LB   
VGM5_BAT_PLUGIN_PCRGT UDRCTUNER_                 \
    
         ADC_TRIM_C UDENC  NA_CON8_BAT_PLUGIN_PCRGT UDRCTUNER_                        M    xMA e 1FIC_AUXADC_AVG_RGT UDRCTUNER  PMIC_AUXADC_AVG_NUM_LB          8IC_AUXADC_AVG_RGT UDRCTUNERSEL_                 \
    
      ADC_TRIM_C UDENC  NA_CON8_BAT_PLUGIN_PCRGT UDRCTUNERSEL_                       xM xM xe Y_BAT_PLUGIN_PCRG_ UDRCTUNERSEL_ PMIC_AUXADC_AVG_NUM_LB   
VGMY3_BAT_PLUGIN_PCRG_ UD3CTUNEL_                 \
    
         ADC_TRIM_C UDENC  NA_CON9IC_AUXADC_AVG_RGT UD3CTUNEL_                        M    xMA e 1FIC_AUXADC_AVG_RGT UD3CTUNEL_ PMIC_AUXADC_AVG_NUM_LB   
VGMMMM0IC_AUXADC_AVG_RGT UD3CTUNELSEL_                 \
    
      ADC_TRIM_C UDENC  NA_CON9IC_AUXADC_AVG_RGT UD3CTUNELSEL_                       xM xM xe Y_BAT_PLUGIN_PCRG_ UD3CTUNELSEL_ PMIC_AUXADC_AVG_NUM_LB   
VGM5_BAT_PLUGIN_PCRGS_ UDRCTUNE3READ                    \
\
  \  ADC_TRIM_C UDENC  NA_CON9IC_AUXADC_AVG_RGS_ UDRCTUNE3READ                             e YFIC_AUXADC_AVG_RGS_ UDRCTUNE3READ  PMIC_AUXADC_AVG_NUM_LB   
V6_BAT_PLUGIN_PCRG_ UD3SPARE_                                 \ADC_TRIM_C UDENC  NA_CON9IC_AUXADC_AVG_RGT UD3SPARE_                       xMA        e YFIC_AUXADC_AVG_RGT UD3SPARE_ PMIC_AUXADC_AVG_NUM_LB   _AxMA   YY_BAT_PLUGIN_PCRGS_ UDRCTUNELREAD                    \
\
  \  ADC_TRIM_C UDENC  NA_CONY0IC_AUXADC_AVG_RGS_ UDRCTUNELREAD                             e YFIC_AUXADC_AVG_RGS_ UDRCTUNELREAD  PMIC_AUXADC_AVG_NUM_LB   
V0IC_AUXADC_AVG_RGS_ UDRCTUNERREAD                    \
\
  \  ADC_TRIM_C UDENC  NA_CONY0IC_AUXADC_AVG_RGS_ UDRCTUNERREAD                             e YFIC_AUXADC_AVG_RGS_ UDRCTUNERREAD  PMIC_AUXADC_AVG_NUM_LB   
V8_BAT_PLUGIN_PCRGT UDSPAREVA30_                         \  
  ADC_TRIM_C UDENC  NA_CONYY_BAT_PLUGIN_PCRG_ UDSPAREVA30_                            xMAe MFIC_AUXADC_AVG_RGT UDSPAREVA30_ PMIC_AUXADC_AVG_NUM_LB   _AxMA0IC_AUXADC_AVG_RGT UDSPAREVA18_                         \  
  ADC_TRIM_C UDENC  NA_CONYY_BAT_PLUGIN_PCRG_ UDSPAREVA18_                            xMAe MFIC_AUXADC_AVG_RGT UDSPAREVA18_ PMIC_AUXADC_AVG_NUM_LB   _AxMA8_BAT_PLUGIN_PCRGT UDPGA_DECAPT                               ADC_TRIM_C UDENC  NA_CONY2_BAT_PLUGIN_PCRG_ UDPGA_DECAPT                            xMAe Y_BAT_PLUGIN_PCRG_ UDPGA_DECAPT PMIC_AUXADC_AVG_NUM_LB   _AxMA0IC_AUXADC_AVG_RGT UDPGA_CAPRA_                 \
    
     
 ADC_TRIM_C UDENC  NA_CONY2_BAT_PLUGIN_PCRG_ UDPGA_CAPRA_                            xMAe Y_BAT_PLUGIN_PCRG_ UDPGA_CAPRA_ PMIC_AUXADC_AVG_NUM_LB  _LB   Y_BAT_PLUGIN_PCRG_ UDPGA_ CCCMPT                              ADC_TRIM_C UDENC  NA_CONY2_BAT_PLUGIN_PCRG_ UDPGA_ CCCMPT                       xMA    e Y_BAT_PLUGIN_PCRGT UDPGA_ CCCMPT PMIC_AUXADC_AVG_NUM_LB  _LB  2_BAT_PLUGIN_PCRG_ UDENC SPARE2T                              ADC_TRIM_C UDENC  NA_CONY2_BAT_PLUGIN_PCRG_ UDENC SPARE2T                       xMA    e YFMFIC_AUXADC_AVG_RGT UDENC SPARE2T PMIC_AUXADC_AVG_NUM_LB  A    3_BAT_PLUGIN_PCRGT UDDIGAVG                    \
 
 \
 
      ADC_TRIM_C UDENC  NA_CONY3_BAT_PLUGIN_PCRGT UDDIGAVG                          xMA      e 1_BAT_PLUGIN_PCRG_ UDDIGAVG    PMIC_AUXADC_AVG_NUM_LB  A      e_BAT_PLUGIN_PCRG_ UDDIGAVGBIAS                  \
 
 \
 
    ADC_TRIM_C UDENC  NA_CONY3_BAT_PLUGIN_PCRGT UDDIGAVGBIAS                        xMA    e 3_BAT_PLUGIN_PCRGT UDDIGAVGBIAS  PMIC_AUXADC_AVG_NUM_LB   
VGMY_BAT_PLUGIN_PCRG_DN_PHPCLK                    \
 
 \
 
      ADC_TRIM_C UDENC  NA_CONY3_BAT_PLUGIN_PCRGTDN_PHPCLK                          xMA      e 1_BAT_PLUGIN_PCRG_DN_PHPCLK    PMIC_AUXADC_AVG_NUM_LB  A      3_BAT_PLUGIN_PCRGT UDDIGAVGPDUTY                              ADC_TRIM_C UDENC  NA_CONY3_BAT_PLUGIN_PCRGT UDDIGAVGPDUTY                             xe 3_BAT_PLUGIN_PCRGT UDDIGAVGPDUTY  PMIC_AUXADC_AVG_NUM_LB  A   4IC_AUXADC_AVG_RGT UDDIGAVGNDUTY                              ADC_TRIM_C UDENC  NA_CONY3_BAT_PLUGIN_PCRGT UDDIGAVGNDUTY                             xe 3_BAT_PLUGIN_PCRGT UDDIGAVGNDUTY  PMIC_AUXADC_AVG_NUM_LB  A   6_BAT_PLUGIN_PCRG_DN_PMON                    \
 
 \
 
        ADC_TRIM_C UDENC  NA_CONY3_BAT_PLUGIN_PCRGTDN_PMON                          xMA        e Y_BAT_PLUGIN_PCRGTDN_PMON    PMIC_AUXADC_AVG_NUM_LB   _AxMA   8_BAT_PLUGIN_PCRGTDN_PMONSEL_                 \
    
         ADC_TRIM_C UDENC  NA_CONY3_BAT_PLUGIN_PCRGTDN_PMONSEL_                       xM xM xM xe 7IC_AUXADC_AVG_RGTDN_PMONSEL_ PMIC_AUXADC_AVG_NUM_LB   _AxMA  9IC_AUXADC_AVG_RGT UDDIGAVG1ENT                 \
    
     
 ADC_TRIM_C UDENC  NA_CONY4IC_AUXADC_AVG_RGT UDDIGAVG1                               xMAe Y_BAT_PLUGIN_PCRG_ UDDIGAVG1    PMIC_AUXADC_AVG_NUM_LB   _AxMA0IC_AUXADC_AVG_RGT UDDIGAVGBIAS1_                   \
\
  \  
ADC_TRIM_C UDENC  NA_CONY4IC_AUXADC_AVG_RGT UDDIGAVGBIAS1_                            xe 3_BAT_PLUGIN_PCRGT UDDIGAVGBIAS1_ PMIC_AUXADC_AVG_NUM_LB   _AxY_BAT_PLUGIN_PCRGTDN_P1HPCLK                    \
 
 \
 
     ADC_TRIM_C UDENC  NA_CONY4IC_AUXADC_AVG_RGTDN_P1HPCLK                               xMAe Y_BAT_PLUGIN_PCRG_DN_P1HPCLK    PMIC_AUXADC_AVG_NUM_LB   _AxMA3_BAT_PLUGIN_PCRGT UDDIGAVG1PDUTY                             ADC_TRIM_C UDENC  NA_CONY4IC_AUXADC_AVG_RGT UDDIGAVG1PDUTY                             e 3_BAT_PLUGIN_PCRGT UDDIGAVG1PDUTY  PMIC_AUXADC_AVG_NUM_LB  A  4IC_AUXADC_AVG_RGT UDDIGAVG1NDUTY                             ADC_TRIM_C UDENC  NA_CONY4IC_AUXADC_AVG_RGT UDDIGAVG1NDUTY                             e 3_BAT_PLUGIN_PCRGT UDDIGAVG1NDUTY  PMIC_AUXADC_AVG_NUM_LB  A  6_BAT_PLUGIN_PCRG_DN_P1MON                    \
 
 \
 
       ADC_TRIM_C UDENC  NA_CONY4IC_AUXADC_AVG_RGTDN_P1MON                          xMA       e Y_BAT_PLUGIN_PCRG_DN_P1MON    PMIC_AUXADC_AVG_NUM_LB   _AxMA  8_BAT_PLUGIN_PCRGTDN_P1MONSEL_                 \
    
        ADC_TRIM_C UDENC  NA_CONY4IC_AUXADC_AVG_RGTDN_P1MONSEL_                       xM xM xM e 7IC_AUXADC_AVG_RGTDN_P1MONSEL_ PMIC_AUXADC_AVG_NUM_LB   _AxMA 9IC_AUXADC_AVG_RGT UDSPAREVAVG_                 \
    
     
 ADC_TRIM_C UDENC  NA_CONY4IC_AUXADC_AVG_RGT UDSPAREVAVG_                            xMAe MIC_AUXADC_AVG_RGT UDSPAREVAVG_ PMIC_AUXADC_AVG_NUM_LB  _LB   Y2_BAT_PLUGIN_PCRG_ UDPWDBN_PBIAS0_                         \  ADC_TRIM_C UDENC  NA_CONY5_BAT_PLUGIN_PCRGT UDPWDBN_PBIAS0_                            e Y_BAT_PLUGIN_PCRG_ UDPWDBN_PBIAS0_ PMIC_AUXADC_AVG_NUM_LB   
V0IC_AUXADC_AVG_RG_ UDN_PBIAS0BYPASS                    \
 
 \
ADC_TRIM_C UDENC  NA_CONY5_BAT_PLUGIN_PCRGT UDN_PBIAS0BYPASS                          xe Y_BAT_PLUGIN_PCRG_ UDN_PBIAS0BYPASS    PMIC_AUXADC_AVG_NUM_LB Y_BAT_PLUGIN_PCRG_ UDN_PBIAS0LOWP                    \
 
 \
 
ADC_TRIM_C UDENC  NA_CONY5_BAT_PLUGIN_PCRGT UDN_PBIAS0LOWP                           M e Y_BAT_PLUGIN_PCRGT UDN_PBIAS0LOWP    PMIC_AUXADC_AVG_NUM_LB   2_BAT_PLUGIN_PCRG_ UDPWDBN_PBIAS3_                         \  ADC_TRIM_C UDENC  NA_CONY5_BAT_PLUGIN_PCRGT UDPWDBN_PBIAS3_                            e Y_BAT_PLUGIN_PCRG_ UDPWDBN_PBIAS3_ PMIC_AUXADC_AVG_NUM_LB  _LB3_BAT_PLUGIN_PCRG_ UDN_PBIAS0VREF_                         \  ADC_TRIM_C UDENC  NA_CONY5_BAT_PLUGIN_PCRGT UDN_PBIAS0VREF_                            e 7IC_AUXADC_AVG_RGT UDN_PBIAS0VREF_ PMIC_AUXADC_AVG_NUM_LB  A  4IC_AUXADC_AVG_RGT UDN_PBIAS0DCSW0P1ENT                 \
    ADC_TRIM_C UDENC  NA_CONY5_BAT_PLUGIN_PCRGT UDN_PBIAS0DCSW0P1ENT                       e Y_BAT_PLUGIN_PCRGT UDN_PBIAS0DCSW0P1ENT PMIC_AUXADC_AVG_NUM_LB8_BAT_PLUGIN_PCRGT UDN_PBIAS0DCSW0P2ENT                 \
    ADC_TRIM_C UDENC  NA_CONY5_BAT_PLUGIN_PCRGT UDN_PBIAS0DCSW0P2ENT                       e Y_BAT_PLUGIN_PCRGT UDN_PBIAS0DCSW0P2ENT PMIC_AUXADC_AVG_NUM_LB9IC_AUXADC_AVG_RGT UDN_PBIAS0DCSW0N                    \
 
 \
ADC_TRIM_C UDENC  NA_CONY5_BAT_PLUGIN_PCRGT UDN_PBIAS0DCSW0N                          xe Y_BAT_PLUGIN_PCRGT UDN_PBIAS0DCSW0N    PMIC_AUXADC_AVG_NUM_LB Y0IC_AUXADC_AVG_RGT UDN_PBIAS0DCSW2P1ENT                 \
    ADC_TRIM_C UDENC  NA_CONY5_BAT_PLUGIN_PCRGT UDN_PBIAS0DCSW2P1ENT                       e Y_BAT_PLUGIN_PCRGT UDN_PBIAS0DCSW2P1ENT PMIC_AUXADC_AVG_NUM_LBY2_BAT_PLUGIN_PCRG_ UDN_PBIAS0DCSW2P2ENT                 \
    ADC_TRIM_C UDENC  NA_CONY5_BAT_PLUGIN_PCRGT UDN_PBIAS0DCSW2P2ENT                       e Y_BAT_PLUGIN_PCRGT UDN_PBIAS0DCSW2P2ENT PMIC_AUXADC_AVG_NUM_LBY3_BAT_PLUGIN_PCRGT UDN_PBIAS0DCSW2N                    \
 
 \
ADC_TRIM_C UDENC  NA_CONY5_BAT_PLUGIN_PCRGT UDN_PBIAS0DCSW2N                          xe Y_BAT_PLUGIN_PCRGT UDN_PBIAS0DCSW2N    PMIC_AUXADC_AVG_NUM_LB Y4IC_AUXADC_AVG_RGT UDPWDBN_PBIAS1_                   \
\
  \  ADC_TRIM_C UDENC  NA_CONY6_BAT_PLUGIN_PCRG_ UDPWDBN_PBIAS1_                            e Y_BAT_PLUGIN_PCRG_ UDPWDBN_PBIAS1_ PMIC_AUXADC_AVG_NUM_LB   _A0IC_AUXADC_AVG_RGT UDN_PBIAS1BYPASS                    \
 
 \
ADC_TRIM_C UDENC  NA_CONY6_BAT_PLUGIN_PCRG_ UDN_PBIAS1BYPASS                          xe Y_BAT_PLUGIN_PCRGT UDN_PBIAS1BYPASS    PMIC_AUXADC_AVG_NUM_LB Y_BAT_PLUGIN_PCRG_ UDN_PBIAS1LOWP                    \
 
 \
 
ADC_TRIM_C UDENC  NA_CONY6_BAT_PLUGIN_PCRG_ UDN_PBIAS1LOWP                           M e Y_BAT_PLUGIN_PCRGT UDN_PBIAS1LOWP    PMIC_AUXADC_AVG_NUM_LB   2_BAT_PLUGIN_PCRG_ UDN_PBIAS1VREF_                         \  ADC_TRIM_C UDENC  NA_CONY6_BAT_PLUGIN_PCRG_ UDN_PBIAS1VREF_                            e 7IC_AUXADC_AVG_RGT UDN_PBIAS1VREF_ PMIC_AUXADC_AVG_NUM_LB  A  4IC_AUXADC_AVG_RGT UDN_PBIAS1DCSW1P                    \
 
 \
ADC_TRIM_C UDENC  NA_CONY6_BAT_PLUGIN_PCRG_ UDN_PBIAS1DCSW1P                          xe Y_BAT_PLUGIN_PCRGT UDN_PBIAS1DCSW1P    PMIC_AUXADC_AVG_NUM_LB 8_BAT_PLUGIN_PCRGT UDN_PBIAS1DCSW1N                    \
 
 \
ADC_TRIM_C UDENC  NA_CONY6_BAT_PLUGIN_PCRG_ UDN_PBIAS1DCSW1N                          xe Y_BAT_PLUGIN_PCRGT UDN_PBIAS1DCSW1N    PMIC_AUXADC_AVG_NUM_LB 9IC_AUXADC_AVG_RGTBANDGAPG                    \
 
 \
 
       ADC_TRIM_C UDENC  NA_CONY6_BAT_PLUGIN_PCRG_BANDGAPG                          xMA       e Y_BAT_PLUGIN_PCRG_BANDGAPG    PMIC_AUXADC_AVG_NUM_LB   _AxMA  Y0IC_AUXADC_AVG_RGT UDN_PBIAS1HV                    \
 
 \
 
  ADC_TRIM_C UDENC  NA_CONY6_BAT_PLUGIN_PCRG_ UDN_PBIAS1HV                               e Y_BAT_PLUGIN_PCRG_ UDN_PBIAS1HV    PMIC_AUXADC_AVG_NUM_LB   _AY2_BAT_PLUGIN_PCRG_ UDN_PBIAS1HVVREF_                         \ADC_TRIM_C UDENC  NA_CONY6_BAT_PLUGIN_PCRG_ UDN_PBIAS1HVVREF_                          e Y_BAT_PLUGIN_PCRG_ UDN_PBIAS1HVVREF_ PMIC_AUXADC_AVG_NUM_LB  AY3_BAT_PLUGIN_PCRG_ UDPWDBN_PBIAS2T                            ADC_TRIM_C UDENC  NA_CONY7IC_AUXADC_AVG_RGT UDPWDBN_PBIAS2T                            e Y_BAT_PLUGIN_PCRG_ UDPWDBN_PBIAS2T PMIC_AUXADC_AVG_NUM_LB  A  0IC_AUXADC_AVG_RGT UDN_PBIAS2BYPASS                    \
 
 \
ADC_TRIM_C UDENC  NA_CONY7IC_AUXADC_AVG_RGT UDN_PBIAS2BYPASS                          xe Y_BAT_PLUGIN_PCRGT UDN_PBIAS2BYPASS    PMIC_AUXADC_AVG_NUM_LB Y_BAT_PLUGIN_PCRG_ UDN_PBIAS2LOWP                    \
 
 \
 
ADC_TRIM_C UDENC  NA_CONY7IC_AUXADC_AVG_RGT UDN_PBIAS2LOWP                           M e Y_BAT_PLUGIN_PCRGT UDN_PBIAS2LOWP    PMIC_AUXADC_AVG_NUM_LB   2_BAT_PLUGIN_PCRG_ UDN_PBIAS2VREF_                         \  ADC_TRIM_C UDENC  NA_CONY7IC_AUXADC_AVG_RGT UDN_PBIAS2VREF_                            e 7IC_AUXADC_AVG_RGT UDN_PBIAS2VREF_ PMIC_AUXADC_AVG_NUM_LB  A  4IC_AUXADC_AVG_RGT UDN_PBIAS2DCSW3P1ENT                 \
    ADC_TRIM_C UDENC  NA_CONY7IC_AUXADC_AVG_RGT UDN_PBIAS2DCSW3P1ENT                       e Y_BAT_PLUGIN_PCRGT UDN_PBIAS2DCSW3P1ENT PMIC_AUXADC_AVG_NUM_LB8_BAT_PLUGIN_PCRGT UDN_PBIAS2DCSW3P2ENT                 \
    ADC_TRIM_C UDENC  NA_CONY7IC_AUXADC_AVG_RGT UDN_PBIAS2DCSW3P2ENT                       e Y_BAT_PLUGIN_PCRGT UDN_PBIAS2DCSW3P2ENT PMIC_AUXADC_AVG_NUM_LB9IC_AUXADC_AVG_RGT UDN_PBIAS2DCSW3N                    \
 
 \
ADC_TRIM_C UDENC  NA_CONY7IC_AUXADC_AVG_RGT UDN_PBIAS2DCSW3N                          xe Y_BAT_PLUGIN_PCRGT UDN_PBIAS2DCSW3N    PMIC_AUXADC_AVG_NUM_LB Y0IC_AUXADC_AVG_RGT UDN_PBIASSPARE_                            ADC_TRIM_C UDENC  NA_CONY7IC_AUXADC_AVG_RGT UDN_PBIASSPARE_                       xMA  e MIC_AUXADC_AVG_RGT UDN_PBIASSPARE_ PMIC_AUXADC_AVG_NUM_LB   _AY2_BAT_PLUGIN_PCRG_ UDACCDETN_PBIAS0PULLLOW_                   ADC_TRIM_C UDENC  NA_CONY8_BAT_PLUGIN_PCRGT UDACCDETN_PBIAS0PULLLOW_                   e Y_BAT_PLUGIN_PCRG_ UDACCDETN_PBIAS0PULLLOW_ PMIC_AUXADC_AVG_NU0IC_AUXADC_AVG_RGT UDACCDETN_PBIAS1PULLLOW_                   ADC_TRIM_C UDENC  NA_CONY8_BAT_PLUGIN_PCRGT UDACCDETN_PBIAS1PULLLOW_                   e Y_BAT_PLUGIN_PCRG_ UDACCDETN_PBIAS1PULLLOW_ PMIC_AUXADC_AVG_NUY_BAT_PLUGIN_PCRG_ UDACCDETN_PBIAS2PULLLOW_                   ADC_TRIM_C UDENC  NA_CONY8_BAT_PLUGIN_PCRGT UDACCDETN_PBIAS2PULLLOW_                   e Y_BAT_PLUGIN_PCRG_ UDACCDETN_PBIAS2PULLLOW_ PMIC_AUXADC_AVG_NU2_BAT_PLUGIN_PCRG_ UDACCDETVIN1PULLLOW_                       ADC_TRIM_C UDENC  NA_CONY8_BAT_PLUGIN_PCRGT UDACCDETVIN1PULLLOW_                       e Y_BAT_PLUGIN_PCRGT UDACCDETVIN1PULLLOW_ PMIC_AUXADC_AVG_NUM_LB3_BAT_PLUGIN_PCRG_ UDACCDETVTHACAL_                 \
    
   ADC_TRIM_C UDENC  NA_CONY8_BAT_PLUGIN_PCRGT UDACCDETVTHACAL_                           e Y_BAT_PLUGIN_PCRG_ UDACCDETVTHACAL_ PMIC_AUXADC_AVG_NUM_LB   _4IC_AUXADC_AVG_RGT UDACCDETVTHBCAL_                 \
    
   ADC_TRIM_C UDENC  NA_CONY8_BAT_PLUGIN_PCRGT UDACCDETVTHBCAL_                           e Y_BAT_PLUGIN_PCRG_ UDACCDETVTHBCAL_ PMIC_AUXADC_AVG_NUM_LB   _5_BAT_PLUGIN_PCRGT UDACCDETTVDET_                             ADC_TRIM_C UDENC  NA_CONY8_BAT_PLUGIN_PCRGT UDACCDETTVDET_                            xe Y_BAT_PLUGIN_PCRGT UDACCDETTVDET_ PMIC_AUXADC_AVG_NUM_LB  A   6_BAT_PLUGIN_PCRG_ACCDETSEL_                 \
    
          ADC_TRIM_C UDENC  NA_CONY8_BAT_PLUGIN_PCRGT CCDETSEL_                       xMA        e Y_BAT_PLUGIN_PCRGT CCDETSEL_ PMIC_AUXADC_AVG_NUM_LB   _AxMA   7IC_AUXADC_AVG_RGTSWBUF ODSEL_                 \
    
        ADC_TRIM_C UDENC  NA_CONY8_BAT_PLUGIN_PCRGTSWBUF ODSEL_                       xMA      e 1_BAT_PLUGIN_PCRG_SWBUF ODSEL_ PMIC_AUXADC_AVG_NUM_LB   _AxMA 8_BAT_PLUGIN_PCRGTSWBUFSWENT                                  ADC_TRIM_C UDENC  NA_CONY8_BAT_PLUGIN_PCRGTSWBUFSWENT                                  e 1_BAT_PLUGIN_PCRG_SWBUFSWENT PMIC_AUXADC_AVG_NUM_LB   _AAAAAAA9IC_AUXADC_AVG_RGTEINT0NOHYS_                 \
    
    \    ADC_TRIM_C UDENC  NA_CONY8_BAT_PLUGIN_PCRGTEINT0NOHYS_                       xMA       e Y_BAT_PLUGIN_PCRG_EINT0NOHYS_ PMIC_AUXADC_AVG_NUM_LB   _AxMA  Y0IC_AUXADC_AVG_RGTEINT0CONFIG CCDET                  \
 
 \
 
ADC_TRIM_C UDENC  NA_CONY8_BAT_PLUGIN_PCRGTEINT0CONFIG CCDET                         M e Y_BAT_PLUGIN_PCRGTEINT0CONFIG CCDET  PMIC_AUXADC_AVG_NUM_LB  AYY_BAT_PLUGIN_PCRGTEINT0HIRENB                  \
 
 \

 
 \
 
ADC_TRIM_C UDENC  NA_CONY8_BAT_PLUGIN_PCRGTEINT0HIRENB                        xMA      e 1_BAT_PLUGIN_PCRG_EINT0HIRENB  PMIC_AUXADC_AVG_NUM_LB  A      Y2_BAT_PLUGIN_PCRG_ CCDET2AUXRESBYPASS_                 \
    
ADC_TRIM_C UDENC  NA_CONY8_BAT_PLUGIN_PCRGT CCDET2AUXRESBYPASS_                       xe Y_BAT_PLUGIN_PCRGT CCDET2AUXRESBYPASS_ PMIC_AUXADC_AVG_NUM_LB Y3_BAT_PLUGIN_PCRG_ CCDET2AUXSWENT                             ADC_TRIM_C UDENC  NA_CONY8_BAT_PLUGIN_PCRGT CCDET2AUXSWENT                             e Y_BAT_PLUGIN_PCRGT CCDET2AUXSWENT PMIC_AUXADC_AVG_NUM_LB   _AAY4IC_AUXADC_AVG_RGT UDACCDETN_PBIAS3PULLLOW_                   ADC_TRIM_C UDENC  NA_CONY8_BAT_PLUGIN_PCRGT UDACCDETN_PBIAS3PULLLOW_                   e Y_BAT_PLUGIN_PCRG_ UDACCDETN_PBIAS3PULLLOW_ PMIC_AUXADC_AVG_NUY5_BAT_PLUGIN_PCRGTEINT1CONFIG CCDET                  \
 
 \
 
ADC_TRIM_C UDENC  NA_CONY9IC_AUXADC_AVG_RGTEINT1CONFIG CCDET                         M e Y_BAT_PLUGIN_PCRGTEINT1CONFIG CCDET  PMIC_AUXADC_AVG_NUM_LB  A0IC_AUXADC_AVG_RGTEINT1HIRENB                  \
 
 \

 
 \
 
ADC_TRIM_C UDENC  NA_CONY9IC_AUXADC_AVG_RGTEINT1HIRENB                        xMA      e 1_BAT_PLUGIN_PCRG_EINT1HIRENB  PMIC_AUXADC_AVG_NUM_LB  A      Y_BAT_PLUGIN_PCRG_EINT1NOHYS_                 \
    
    \    ADC_TRIM_C UDENC  NA_CONY9IC_AUXADC_AVG_RGTEINT1NOHYS_                       xMA       e Y_BAT_PLUGIN_PCRG_EINT1NOHYS_ PMIC_AUXADC_AVG_NUM_LB   _AxMA  2_BAT_PLUGIN_PCRG_EINTCOMPVTH                  \
 
 \

 
 \
 
ADC_TRIM_C UDENC  NA_CONY9IC_AUXADC_AVG_RGTEINTCOMPVTH                        xMA      e MIC_AUXADC_AVG_RGTEINTCOMPVTH  PMIC_AUXADC_AVG_NUM_LB   _AxMA 4IC_AUXADC_AVG_RGTMTEST ENT                                  
ADC_TRIM_C UDENC  NA_CONY9IC_AUXADC_AVG_RGTMTEST ENT                                   e Y_BAT_PLUGIN_PCRG_MTEST ENT PMIC_AUXADC_AVG_NUM_LB   _AAAAAAA 8_BAT_PLUGIN_PCRGTMTEST SEL_                 \
    
          ADC_TRIM_C UDENC  NA_CONY9IC_AUXADC_AVG_RGTMTEST SEL_                       xMA        e Y_BAT_PLUGIN_PCRGTMTEST SEL_ PMIC_AUXADC_AVG_NUM_LB   _AAAAAAA9IC_AUXADC_AVG_RGTMTEST CURRENT_                              ADC_TRIM_C UDENC  NA_CONY9IC_AUXADC_AVG_RGTMTEST CURRENT_                       xM     e Y_BAT_PLUGIN_PCRGTMTEST CURRENT_ PMIC_AUXADC_AVG_NUM_LB       Y0IC_AUXADC_AVG_RGT NALOGFD                    \
 
 \
 
       ADC_TRIM_C UDENC  NA_CONY9IC_AUXADC_AVG_RGT NALOGFD                          xMA       e Y_BAT_PLUGIN_PCRG_ NALOGFD    PMIC_AUXADC_AVG_NUM_LB   _AxMA  Y2_BAT_PLUGIN_PCRG_FDVIN1PPULLLOW_                             ADC_TRIM_C UDENC  NA_CONY9IC_AUXADC_AVG_RGTFDVIN1PPULLLOW_                             e Y_BAT_PLUGIN_PCRGTFDVIN1PPULLLOW_ PMIC_AUXADC_AVG_NUM_LB   _AAY3_BAT_PLUGIN_PCRG_FD INT0TYPE_                                ADC_TRIM_C UDENC  NA_CONY9IC_AUXADC_AVG_RGTFD INT0TYPE_                       xMA      e 1_BAT_PLUGIN_PCRG_FD INT0TYPE_ PMIC_AUXADC_AVG_NUM_LB  A      Y4IC_AUXADC_AVG_RGTFD INT1TYPE_                                ADC_TRIM_C UDENC  NA_CONY9IC_AUXADC_AVG_RGTFD INT1TYPE_                       xMA      e 1_BAT_PLUGIN_PCRG_FD INT1TYPE_ PMIC_AUXADC_AVG_NUM_LB  A      Y5_BAT_PLUGIN_PCRGTEINT0CMP                    \
 
 \
 
       ADC_TRIM_C UDENC  NA_CON20IC_AUXADC_AVG_RGTEINT0CMP                          xMA       e 1_BAT_PLUGIN_PCRG_EINT0CMP    PMIC_AUXADC_AVG_NUM_LB   
VGMMMM0IC_AUXADC_AVG_RGTEINT0CMPM                    \
 
 \
 
      ADC_TRIM_C UDENC  NA_CON20IC_AUXADC_AVG_RGTEINT0CMPM                          xMA      e 1_BAT_PLUGIN_PCRG_EINT0CMPM    PMIC_AUXADC_AVG_NUM_LB  A      Y_BAT_PLUGIN_PCRG_EINT0ENT                                  
 ADC_TRIM_C UDENC  NA_CON20IC_AUXADC_AVG_RGTEINT0ENT                                    e 1_BAT_PLUGIN_PCRG_EINT0ENT PMIC_AUXADC_AVG_NUM_LB   _AAAAAAA  2_BAT_PLUGIN_PCRG_EINT0G                    \
 
 \
 
       
 ADC_TRIM_C UDENC  NA_CON20IC_AUXADC_AVG_RGTEINT0G                          xMA         e 1_BAT_PLUGIN_PCRG_EINT0G    PMIC_AUXADC_AVG_NUM_LB  A       LB3_BAT_PLUGIN_PCRG_EINT0INV                    \
 
 \
 
     
 ADC_TRIM_C UDENC  NA_CON20IC_AUXADC_AVG_RGTEINT0INV                          xMA       e 1_BAT_PLUGIN_PCRG_EINT0INV    PMIC_AUXADC_AVG_NUM_LB  A       4IC_AUXADC_AVG_RGTEINT0GTURBO                  \
 
 \
 
      ADC_TRIM_C UDENC  NA_CON20IC_AUXADC_AVG_RGTEINT0CTURBO                        xM xM xM e 7IC_AUXADC_AVG_RGTEINT0CTURBO  PMIC_AUXADC_AVG_NUM_LB  A      5_BAT_PLUGIN_PCRGTEINT1CMP                    \
 
 \
 
       ADC_TRIM_C UDENC  NA_CON20IC_AUXADC_AVG_RGTEINT1CMP                          xMA       e 1_BAT_PLUGIN_PCRG_EINT1CMP    PMIC_AUXADC_AVG_NUM_LB   
VGMMMM8_BAT_PLUGIN_PCRGTEINT1CMPM                    \
 
 \
 
      ADC_TRIM_C UDENC  NA_CON20IC_AUXADC_AVG_RGTEINT1CMPM                          xMA      e 1_BAT_PLUGIN_PCRG_EINT1CMPM    PMIC_AUXADC_AVG_NUM_LB  A      9IC_AUXADC_AVG_RGTEINT1ENT                                  
 ADC_TRIM_C UDENC  NA_CON20IC_AUXADC_AVG_RGTEINT1                               xMA     e 1_BAT_PLUGIN_PCRG_EINT1ENT PMIC_AUXADC_AVG_NUM_LB   _AAAAAAA  Y0IC_AUXADC_AVG_RGTEINT1G                    \
 
 \
 
       
 ADC_TRIM_C UDENC  NA_CON20IC_AUXADC_AVG_RGTEINT1G                          xMA         e 1_BAT_PLUGIN_PCRG_EINT1G    PMIC_AUXADC_AVG_NUM_LB  A       LBYY_BAT_PLUGIN_PCRGTEINT1INV                    \
 
 \
 
     
 ADC_TRIM_C UDENC  NA_CON20IC_AUXADC_AVG_RGTEINT1INV                          xMA       e 1_BAT_PLUGIN_PCRG_EINT1INV    PMIC_AUXADC_AVG_NUM_LB  A       Y2_BAT_PLUGIN_PCRG_EINT1GTURBO                  \
 
 \
 
      ADC_TRIM_C UDENC  NA_CON20IC_AUXADC_AVG_RGTEINT1CTURBO                        xM xM xM e 7IC_AUXADC_AVG_RGTEINT1CTURBO  PMIC_AUXADC_AVG_NUM_LB  A      Y3_BAT_PLUGIN_PCRG_ CCDETSPARE_                                ADC_TRIM_C UDENC  NA_CON2Y_BAT_PLUGIN_PCRGT CCDETSPARE_                       xMA      e FFMFIC_AUXADC_AVG_RGT CCDETSPARE_ PMIC_AUXADC_AVG_NUM_LB  A      e_BAT_PLUGIN_PCRG_ UDENCSPAREVA30_                         \  ADC_TRIM_C UDENC  NA_CON22_BAT_PLUGIN_PCRG_ UDENCSPAREVA30_                            e MFIC_AUXADC_AVG_RGT UDENCSPAREVA30_ PMIC_AUXADC_AVG_NUM_LB  A  0IC_AUXADC_AVG_RGT UDENCSPAREVA18_                         \  ADC_TRIM_C UDENC  NA_CON22_BAT_PLUGIN_PCRG_ UDENCSPAREVA18_                            e MFIC_AUXADC_AVG_RGT UDENCSPAREVA18_ PMIC_AUXADC_AVG_NUM_LB   _A8_BAT_PLUGIN_PCRGTCLKSQ ENT                                  
ADC_TRIM_C UDENC  NA_CON23_BAT_PLUGIN_PCRG_CLKSQ ENT                       xMA         e 1_BAT_PLUGIN_PCRG_CLKSQ ENT PMIC_AUXADC_AVG_NUM_LB  A       LB0IC_AUXADC_AVG_RGTCLKSQ I   EL_TEST                       \   ADC_TRIM_C UDENC  NA_CON23_BAT_PLUGIN_PCRG_CLKSQ I   EL_TEST                         M e Y_BAT_PLUGIN_PCRGTCLKSQ I   EL_TEST  PMIC_AUXADC_AVG_NUM_LB  AY_BAT_PLUGIN_PCRGTCM_REFGENSEL_                 \
    
       ADC_TRIM_C UDENC  NA_CON23_BAT_PLUGIN_PCRG_CM_REFGENSEL_                            xMAe Y_BAT_PLUGIN_PCRG_CM_REFGENSEL_ PMIC_AUXADC_AVG_NUM_LB  A     2_BAT_PLUGIN_PCRG_ UDIO_VOW ENT                               ADC_TRIM_C UDENC  NA_CON23_BAT_PLUGIN_PCRG_ UDIO_VOW ENT                            xMAe Y_BAT_PLUGIN_PCRG_ UDIO_VOW ENT PMIC_AUXADC_AVG_NUM_LB   _AxMA3_BAT_PLUGIN_PCRGTCLKSQ ENTVOW_                              
ADC_TRIM_C UDENC  NA_CON23_BAT_PLUGIN_PCRG_CLKSQ ENTVOW_                               e 1_BAT_PLUGIN_PCRG_CLKSQ ENTVOW_ PMIC_AUXADC_AVG_NUM_LB   _AA  4IC_AUXADC_AVG_RGTCLKAND ENTVOW_                              ADC_TRIM_C UDENC  NA_CON23_BAT_PLUGIN_PCRG_CLKAND ENTVOW_                       xM     e Y_BAT_PLUGIN_PCRGTCLKAND ENTVOW_ PMIC_AUXADC_AVG_NUM_LB   
VGM5_BAT_PLUGIN_PCRGTVOWCLK  EL_ENTVOW_                          ADC_TRIM_C UDENC  NA_CON23_BAT_PLUGIN_PCRG_VOWCLK  EL_ENTVOW_                        M e Y_BAT_PLUGIN_PCRGTVOWCLK  EL_ENTVOW_ PMIC_AUXADC_AVG_NUM_LB   6_BAT_PLUGIN_PCRG_SPARE_VOW_                              
   ADC_TRIM_C UDENC  NA_CON23_BAT_PLUGIN_PCRG_SPARE_VOW_                       xMA        e 7IC_AUXADC_AVG_RGTSPARE_VOW_ PMIC_AUXADC_AVG_NUM_LB   _AxMA   7IC_AUXADC_AVG_ UDDEC  NA_ID                    \
\
  \   
   ADC_TRIM_C UDDEC DSN_IDIC_AUXADC_AVG_ UDDEC  NA_ID                        xMA       e MFIC_AUXADC_AVG_ UDDEC  NA_ID  PMIC_AUXADC_AVG_NUM_LB   
VGMMMM0IC_AUXADC_AVG_ UDDEC DIG_ID                    \
\
  \   
   ADC_TRIM_C UDDEC DSN_IDIC_AUXADC_AVG_ UDDEC DIG_ID                        xMA       e MFIC_AUXADC_AVG_ UDDEC DIG_ID  PMIC_AUXADC_AVG_NUM_LB   
VGMMMM8_BAT_PLUGIN_PC UDDEC  NA_MINOR_REV_                          ADC_TRIM_C UDDEC DSN_REV0IC_AUXADC_AVG_ UDDEC  NA_MINOR_REV_                        M e FIC_AUXADC_AVG_ UDDEC  NA_MINOR_REV_ PMIC_AUXADC_AVG_NUM_LB  A0IC_AUXADC_AVG_ UDDEC  NA_MAJOR_REV_                          ADC_TRIM_C UDDEC DSN_REV0IC_AUXADC_AVG_ UDDEC  NA_MAJOR_REV_                        M e FIC_AUXADC_AVG_ UDDEC  NA_MAJOR_REV_ PMIC_AUXADC_AVG_NUM_LB  A4IC_AUXADC_AVG_ UDDEC DIG_MINOR_REV_                          ADC_TRIM_C UDDEC DSN_REV0IC_AUXADC_AVG_ UDDEC DIG_MINOR_REV_                        M e FIC_AUXADC_AVG_ UDDEC DIG_MINOR_REV_ PMIC_AUXADC_AVG_NUM_LB  A8_BAT_PLUGIN_PC UDDEC DIG_MAJOR_REV_                          ADC_TRIM_C UDDEC DSN_REV0IC_AUXADC_AVG_ UDDEC DIG_MAJOR_REV_                        M e FIC_AUXADC_AVG_ UDDEC DIG_MAJOR_REV_ PMIC_AUXADC_AVG_NUM_LB  AY2_BAT_PLUGIN_PC UDDEC DSN_CBS_                 \
    
    \   ADC_TRIM_C UDDEC DSN_DBI_BAT_PLUGIN_PC UDDEC DSN_CBS_                       xMA      e 3_BAT_PLUGIN_PC UDDEC DSN_CBS_ PMIC_AUXADC_AVG_NUM_LB  A      e_BAT_PLUGIN_PC UDDEC DSN_BIX_                 \
    
    \   ADC_TRIM_C UDDEC DSN_DBI_BAT_PLUGIN_PC UDDEC DSN_BIX_                       xMA      e 3_BAT_PLUGIN_PC UDDEC DSN_BIX_ PMIC_AUXADC_AVG_NUM_LB  A      2_BAT_PLUGIN_PC UDDEC DSN_ESPT                                ADC_TRIM_C UDDEC DSN_DBI_BAT_PLUGIN_PC UDDEC DSN_ESPT                       xMA      e FF_BAT_PLUGIN_PC UDDEC DSN_ESPT PMIC_AUXADC_AVG_NUM_LB   _AxMA 8_BAT_PLUGIN_PC UDDEC DSN_FPIT                                ADC_TRIM_C UDDEC DSN_FPI_BAT_PLUGIN_PC UDDEC DSN_FPIT                       xMA      e FF_BAT_PLUGIN_PC UDDEC DSN_FPIT PMIC_AUXADC_AVG_NUM_LB  A      e_BAT_PLUGIN_PCRG_ UDDACLPWRUP_V UDP32T                       ADC_TRIM_C UDDEC  NA_CONe_BAT_PLUGIN_PCRG_ UDDACLPWRUP_V UDP32T                       e Y_BAT_PLUGIN_PCRGT UDDACLPWRUP_V UDP32T PMIC_AUXADC_AVG_NUM_LBe_BAT_PLUGIN_PCRG_ UDDACRPWRUP_V UDP32T                       ADC_TRIM_C UDDEC  NA_CONe_BAT_PLUGIN_PCRG_ UDDACRPWRUP_V UDP32T                       e Y_BAT_PLUGIN_PCRGT UDDACRPWRUP_V UDP32T PMIC_AUXADC_AVG_NUM_LBY_BAT_PLUGIN_PCRGT UD_DAC_PWR_UP_V 32T                        ADC_TRIM_C UDDEC  NA_CONe_BAT_PLUGIN_PCRG_ UD_DAC_PWR_UP_V 32T                       xe Y_BAT_PLUGIN_PCRGT UD_DAC_PWR_UP_V 32T PMIC_AUXADC_AVG_NUM_LB 2_BAT_PLUGIN_PCRG_ UD_DAC_PWL_UP_V 32T                        ADC_TRIM_C UDDEC  NA_CONe_BAT_PLUGIN_PCRG_ UD_DAC_PWL_UP_V 32T                       xe Y_BAT_PLUGIN_PCRGT UD_DAC_PWL_UP_V 32T PMIC_AUXADC_AVG_NUM_LB 3_BAT_PLUGIN_PCRG_ UDHPLPWRUP_V UDP32T                        ADC_TRIM_C UDDEC  NA_CONe_BAT_PLUGIN_PCRG_ UDHPLPWRUP_V UDP32T                       xe Y_BAT_PLUGIN_PCRGT UDHPLPWRUP_V UDP32T PMIC_AUXADC_AVG_NUM_LB 4IC_AUXADC_AVG_RGT UDHPRPWRUP_V UDP32T                        ADC_TRIM_C UDDEC  NA_CONe_BAT_PLUGIN_PCRG_ UDHPRPWRUP_V UDP32T                       xe Y_BAT_PLUGIN_PCRGT UDHPRPWRUP_V UDP32T PMIC_AUXADC_AVG_NUM_LB_5_BAT_PLUGIN_PCRGT UDHPLPWRUP_IBIAS V UDP32T                  ADC_TRIM_C UDDEC  NA_CONe_BAT_PLUGIN_PCRG_ UDHPLPWRUP_IBIAS V UDP32T                  e Y_BAT_PLUGIN_PCRGT UDHPLPWRUP_IBIAS V UDP32T PMIC_AUXADC_AVG_N6_BAT_PLUGIN_PCRG_ UDHPRPWRUP_IBIAS V UDP32T                  ADC_TRIM_C UDDEC  NA_CONe_BAT_PLUGIN_PCRG_ UDHPRPWRUP_IBIAS V UDP32T                  e Y_BAT_PLUGIN_PCRGT UDHPRPWRUP_IBIAS V UDP32T PMIC_AUXADC_AVG_N7IC_AUXADC_AVG_RGT UDHPLMUXINPUTSEL_V UDP32T                  ADC_TRIM_C UDDEC  NA_CONe_BAT_PLUGIN_PCRG_ UDHPLMUXINPUTSEL_V UDP32T                  e 3_BAT_PLUGIN_PCRG_ UDHPLMUXINPUTSEL_V UDP32T PMIC_AUXADC_AVG_N8_BAT_PLUGIN_PCRGT UDHPRMUXINPUTSEL_V UDP32T                  ADC_TRIM_C UDDEC  NA_CONe_BAT_PLUGIN_PCRG_ UDHPRMUXINPUTSEL_V UDP32T                  e 3_BAT_PLUGIN_PCRG_ UDHPRMUXINPUTSEL_V UDP32T PMIC_AUXADC_AVG_NY0IC_AUXADC_AVG_RGT UDHPLSCDISABLE_V UDP32T                    ADC_TRIM_C UDDEC  NA_CONe_BAT_PLUGIN_PCRG_ UDHPLSCDISABLE_V UDP32T                    e Y_BAT_PLUGIN_PCRGT UDHPLSCDISABLE_V UDP32T PMIC_AUXADC_AVG_NUMY2_BAT_PLUGIN_PCRG_ UDHPRSCDISABLE_V UDP32T                    ADC_TRIM_C UDDEC  NA_CONe_BAT_PLUGIN_PCRG_ UDHPRSCDISABLE_V UDP32T                    e Y_BAT_PLUGIN_PCRGT UDHPRSCDISABLE_V UDP32T PMIC_AUXADC_AVG_NUMY3_BAT_PLUGIN_PCRG_ UDHPLBSCCURRENT_V UDP32T                   ADC_TRIM_C UDDEC  NA_CONe_BAT_PLUGIN_PCRG_ UDHPLBSCCURRENT_V UDP32T                   e Y_BAT_PLUGIN_PCRG_ UDHPLBSCCURRENT_V UDP32T PMIC_AUXADC_AVG_NUY4IC_AUXADC_AVG_RGT UDHPRBSCCURRENT_V UDP32T                   ADC_TRIM_C UDDEC  NA_CONe_BAT_PLUGIN_PCRG_ UDHPRBSCCURRENT_V UDP32T                   e Y_BAT_PLUGIN_PCRG_ UDHPRBSCCURRENT_V UDP32T PMIC_AUXADC_AVG_NUY5_BAT_PLUGIN_PCRGT UDHPLOUTPWRUP_V UDP32T                     ADC_TRIM_C UDDEC  NA_CONY_BAT_PLUGIN_PCRG_ UDHPLOUTPWRUP_V UDP32T                     e Y_BAT_PLUGIN_PCRG_ UDHPLOUTPWRUP_V UDP32T PMIC_AUXADC_AVG_NUM_e_BAT_PLUGIN_PCRG_ UDHPROUTPWRUP_V UDP32T                     ADC_TRIM_C UDDEC  NA_CONY_BAT_PLUGIN_PCRG_ UDHPROUTPWRUP_V UDP32T                     e Y_BAT_PLUGIN_PCRG_ UDHPROUTPWRUP_V UDP32T PMIC_AUXADC_AVG_NUM_Y_BAT_PLUGIN_PCRG_ UDHPLOUTAUXPWRUP_V UDP32T                  ADC_TRIM_C UDDEC  NA_CONY_BAT_PLUGIN_PCRG_ UDHPLOUTAUXPWRUP_V UDP32T                  e Y_BAT_PLUGIN_PCRGT UDHPLOUTAUXPWRUP_V UDP32T PMIC_AUXADC_AVG_N2_BAT_PLUGIN_PCRG_ UDHPROUTAUXPWRUP_V UDP32T                  ADC_TRIM_C UDDEC  NA_CONY_BAT_PLUGIN_PCRG_ UDHPROUTAUXPWRUP_V UDP32T                  e Y_BAT_PLUGIN_PCRGT UDHPROUTAUXPWRUP_V UDP32T PMIC_AUXADC_AVG_N3_BAT_PLUGIN_PCRG_HPLAUXFBRSW ENTV UDP32T                     ADC_TRIM_C UDDEC  NA_CONY_BAT_PLUGIN_PCRG_HPLAUXFBRSW ENTV UDP32T                     e Y_BAT_PLUGIN_PCRG_HPLAUXFBRSW ENTV UDP32T PMIC_AUXADC_AVG_NUM_4IC_AUXADC_AVG_RGTHPRAUXFBRSW ENTV UDP32T                     ADC_TRIM_C UDDEC  NA_CONY_BAT_PLUGIN_PCRG_HPRAUXFBRSW ENTV UDP32T                     e Y_BAT_PLUGIN_PCRG_HPRAUXFBRSW ENTV UDP32T PMIC_AUXADC_AVG_NUM_5_BAT_PLUGIN_PCRGTHPLSHORT2HPLAUX ENTV UDP32T                 ADC_TRIM_C UDDEC  NA_CONY_BAT_PLUGIN_PCRG_HPLSHORT2HPLAUX ENTV UDP32T                 e Y_BAT_PLUGIN_PCRG_HPLSHORT2HPLAUX ENTV UDP32T PMIC_AUXADC_AVG_6_BAT_PLUGIN_PCRG_HPRSHORT2HPRAUX ENTV UDP32T                 ADC_TRIM_C UDDEC  NA_CONY_BAT_PLUGIN_PCRG_HPRSHORT2HPRAUX ENTV UDP32T                 e Y_BAT_PLUGIN_PCRG_HPRSHORT2HPRAUX ENTV UDP32T PMIC_AUXADC_AVG_7IC_AUXADC_AVG_RGTHPLOUTSTGCTRL_V UDP32T                      ADC_TRIM_C UDDEC  NA_CONY_BAT_PLUGIN_PCRG_HPLOUTSTGCTRL_V UDP32T                      e 7IC_AUXADC_AVG_RGTHPLOUTSTGCTRL_V UDP32T PMIC_AUXADC_AVG_NUM_L8_BAT_PLUGIN_PCRGTHPROUTSTGCTRL_V UDP32T                      ADC_TRIM_C UDDEC  NA_CONY_BAT_PLUGIN_PCRG_HPROUTSTGCTRL_V UDP32T                      e 7IC_AUXADC_AVG_RGTHPROUTSTGCTRL_V UDP32T PMIC_AUXADC_AVG_NUM_LY2_BAT_PLUGIN_PCRG_HPLOUTPUTSTBENH_V UDP32T                    ADC_TRIM_C UDDEC  NA_CON2_BAT_PLUGIN_PCRG_HPLOUTPUTSTBENH_V UDP32T                    e 7IC_AUXADC_AVG_RGTHPLOUTPUTSTBENH_V UDP32T PMIC_AUXADC_AVG_NUMe_BAT_PLUGIN_PCRG_HPROUTPUTSTBENH_V UDP32T                    ADC_TRIM_C UDDEC  NA_CON2_BAT_PLUGIN_PCRG_HPROUTPUTSTBENH_V UDP32T                    e 7IC_AUXADC_AVG_RGTHPROUTPUTSTBENH_V UDP32T PMIC_AUXADC_AVG_NUM4IC_AUXADC_AVG_RGT UDHPSTARTUP_V UDP32T                       ADC_TRIM_C UDDEC  NA_CON2_BAT_PLUGIN_PCRG_ UDHPSTARTUP_V UDP32T                       e Y_BAT_PLUGIN_PCRGT UDHPSTARTUP_V UDP32T PMIC_AUXADC_AVG_NUM_LB7IC_AUXADC_AVG_RGT UDREFN_DERES ENTV UDP32T                   ADC_TRIM_C UDDEC  NA_CON2_BAT_PLUGIN_PCRG_ UDREFN_DERES ENTV UDP32T                   e Y_BAT_PLUGIN_PCRG_ UDREFN_DERES ENTV UDP32T PMIC_AUXADC_AVG_NU8_BAT_PLUGIN_PCRGTHPINPUTSTBENH_V UDP32T                      ADC_TRIM_C UDDEC  NA_CON2_BAT_PLUGIN_PCRG_HPINPUTSTBENH_V UDP32T                      e Y_BAT_PLUGIN_PCRG_HPINPUTSTBENH_V UDP32T PMIC_AUXADC_AVG_NUM_L9IC_AUXADC_AVG_RGTHPINPUTRESET0_V UDP32T                      ADC_TRIM_C UDDEC  NA_CON2_BAT_PLUGIN_PCRG_HPINPUTRESET0_V UDP32T                      e Y_BAT_PLUGIN_PCRG_HPINPUTRESET0_V UDP32T PMIC_AUXADC_AVG_NUM_LYe_BAT_PLUGIN_PCRG_HPOUTPUTRESET0_V UDP32T                     ADC_TRIM_C UDDEC  NA_CON2_BAT_PLUGIN_PCRG_HPOUTPUTRESET0_V UDP32T                     e Y_BAT_PLUGIN_PCRG_HPOUTPUTRESET0_V UDP32T PMIC_AUXADC_AVG_NUM_YY_BAT_PLUGIN_PCRG_HPPSHORT2VCM_V UDP32T                       ADC_TRIM_C UDDEC  NA_CON2_BAT_PLUGIN_PCRG_HPPSHORT2VCM_V UDP32T                       e 7IC_AUXADC_AVG_RGTHPPSHORT2VCM_V UDP32T PMIC_AUXADC_AVG_NUM_LBY2_BAT_PLUGIN_PCRG_ UDHPTRIM ENTV UDP32T                       ADC_TRIM_C UDDEC  NA_CON2_BAT_PLUGIN_PCRG_ UDHPTRIM ENTV UDP32T                       e Y_BAT_PLUGIN_PCRGT UDHPTRIM ENTV UDP32T PMIC_AUXADC_AVG_NUM_LBY5_BAT_PLUGIN_PCRGT UDHPLTRIM V UDP32T                         ADC_TRIM_C UDDEC  NA_CON3_BAT_PLUGIN_PCRG_ UDHPLTRIM V UDP32T                       xMe YFIC_AUXADC_AVG_RGT UDHPLTRIM V UDP32T PMIC_AUXADC_AVG_NUM_LB  e_BAT_PLUGIN_PCRG_ UDHPLFINETRIM V UDP32T                     ADC_TRIM_C UDDEC  NA_CON3_BAT_PLUGIN_PCRG_ UDHPLFINETRIM V UDP32T                     e 7IC_AUXADC_AVG_RGT UDHPLFINETRIM V UDP32T PMIC_AUXADC_AVG_NUM_5_BAT_PLUGIN_PCRGT UDHPRTRIM V UDP32T                         ADC_TRIM_C UDDEC  NA_CON3_BAT_PLUGIN_PCRG_ UDHPRTRIM V UDP32T                       xMe YFIC_AUXADC_AVG_RGT UDHPRTRIM V UDP32T PMIC_AUXADC_AVG_NUM_LB  8_BAT_PLUGIN_PCRGT UDHPRFINETRIM V UDP32T                     ADC_TRIM_C UDDEC  NA_CON3_BAT_PLUGIN_PCRG_ UDHPRFINETRIM V UDP32T                     e 7IC_AUXADC_AVG_RGT UDHPRFINETRIM V UDP32T PMIC_AUXADC_AVG_NUM_Y3_BAT_PLUGIN_PCRG_ UDHPDIFFINPBIASADJ V UDP32T                ADC_TRIM_C UDDEC  NA_CON4IC_AUXADC_AVG_RGT UDHPDIFFINPBIASADJ V UDP32T                e 7IC_AUXADC_AVG_RGT UDHPDIFFINPBIASADJ V UDP32T PMIC_AUXADC_AVGe_BAT_PLUGIN_PCRG_ UDHPLFCOMPRESSEL_V UDP32T                  ADC_TRIM_C UDDEC  NA_CON4IC_AUXADC_AVG_RGT UDHPLFCOMPRESSEL_V UDP32T                  e 7IC_AUXADC_AVG_RGT UDHPLFCOMPRESSEL_V UDP32T PMIC_AUXADC_AVG_N4IC_AUXADC_AVG_RGT UDHPHFCOMPRESSEL_V UDP32T                  ADC_TRIM_C UDDEC  NA_CON4IC_AUXADC_AVG_RGT UDHPHFCOMPRESSEL_V UDP32T                  e 7IC_AUXADC_AVG_RGT UDHPHFCOMPRESSEL_V UDP32T PMIC_AUXADC_AVG_N8_BAT_PLUGIN_PCRGT UDHPHFCOMPBUFGAINSEL_V UDP32T              ADC_TRIM_C UDDEC  NA_CON4IC_AUXADC_AVG_RGT UDHPHFCOMPBUFGAINSEL_V UDP32T              e 3_BAT_PLUGIN_PCRG_ UDHPHFCOMPBUFGAINSEL_V UDP32T PMIC_AUXADC_AY2_BAT_PLUGIN_PCRG_ UDHPCOMP ENTV UDP32T                       ADC_TRIM_C UDDEC  NA_CON4IC_AUXADC_AVG_RGT UDHPCOMP ENTV UDP32T                       e Y_BAT_PLUGIN_PCRGT UDHPCOMP ENTV UDP32T PMIC_AUXADC_AVG_NUM_LBY5_BAT_PLUGIN_PCRGT UDHPDECMGAINADJ V UDP32T                   ADC_TRIM_C UDDEC  NA_CON5_BAT_PLUGIN_PCRGT UDHPDECMGAINADJ V UDP32T                   e 7IC_AUXADC_AVG_RGT UDHPDECMGAINADJ V UDP32T PMIC_AUXADC_AVG_NU0IC_AUXADC_AVG_RGT UDHPDEDMGAINADJ V UDP32T                   ADC_TRIM_C UDDEC  NA_CON5_BAT_PLUGIN_PCRGT UDHPDEDMGAINADJ V UDP32T                   e 7IC_AUXADC_AVG_RGT UDHPDEDMGAINADJ V UDP32T PMIC_AUXADC_AVG_NU4IC_AUXADC_AVG_RGT UDHSPWRUP_V UDP32T                         ADC_TRIM_C UDDEC  NA_CON6_BAT_PLUGIN_PCRG_ UDHSPWRUP_V UDP32T                       x e Y_BAT_PLUGIN_PCRGT UDHSPWRUP_V UDP32T PMIC_AUXADC_AVG_NUM_LB_U0IC_AUXADC_AVG_RGT UDHSPWRUP_IBIAS V UDP32T                   ADC_TRIM_C UDDEC  NA_CON6_BAT_PLUGIN_PCRG_ UDHSPWRUP_IBIAS V UDP32T                   e Y_BAT_PLUGIN_PCRGT UDHSPWRUP_IBIAS V UDP32T PMIC_AUXADC_AVG_N_Y_BAT_PLUGIN_PCRG_ UDHSMUXINPUTSEL_V UDP32T                   ADC_TRIM_C UDDEC  NA_CON6_BAT_PLUGIN_PCRG_ UDHSMUXINPUTSEL_V UDP32T                   e 3_BAT_PLUGIN_PCRG_ UDHSMUXINPUTSEL_V UDP32T PMIC_AUXADC_AVG_NU2_BAT_PLUGIN_PCRG_ UDHSSCDISABLE_V UDP32T                     ADC_TRIM_C UDDEC  NA_CON6_BAT_PLUGIN_PCRG_ UDHSSCDISABLE_V UDP32T                     e Y_BAT_PLUGIN_PCRGT UDHSSCDISABLE_V UDP32T PMIC_AUXADC_AVG_NUMU4IC_AUXADC_AVG_RGT UDHSBSCCURRENT_V UDP32T                    ADC_TRIM_C UDDEC  NA_CON6_BAT_PLUGIN_PCRG_ UDHSBSCCURRENT_V UDP32T                    e Y_BAT_PLUGIN_PCRGT UDHSBSCCURRENT_V UDP32T PMIC_AUXADC_AVG_NU_5_BAT_PLUGIN_PCRGT UDHSSTARTUP_V UDP32T                       ADC_TRIM_C UDDEC  NA_CON6_BAT_PLUGIN_PCRG_ UDHSSTARTUP_V UDP32T                       e Y_BAT_PLUGIN_PCRGT UDHSSTARTUP_V UDP32T PMIC_AUXADC_AVG_NUM_LB6_BAT_PLUGIN_PCRG_HSOUTPUTSTBENH_V UDP32T                     ADC_TRIM_C UDDEC  NA_CON6_BAT_PLUGIN_PCRG_HSOUTPUTSTBENH_V UDP32T                     e Y_BAT_PLUGIN_PCRG_HSOUTPUTSTBENH_V UDP32T PMIC_AUXADC_AVG_NUM_7IC_AUXADC_AVG_RGTHSINPUTSTBENH_V UDP32T                      ADC_TRIM_C UDDEC  NA_CON6_BAT_PLUGIN_PCRG_HSINPUTSTBENH_V UDP32T                      e Y_BAT_PLUGIN_PCRG_HSINPUTSTBENH_V UDP32T PMIC_AUXADC_AVG_NUM_L8_BAT_PLUGIN_PCRGTHSINPUTRESET0_V UDP32T                      ADC_TRIM_C UDDEC  NA_CON6_BAT_PLUGIN_PCRG_HSINPUTRESET0_V UDP32T                      e Y_BAT_PLUGIN_PCRG_HSINPUTRESET0_V UDP32T PMIC_AUXADC_AVG_NUM_L9IC_AUXADC_AVG_RGTHSOUTPUTRESET0_V UDP32T                     ADC_TRIM_C UDDEC  NA_CON6_BAT_PLUGIN_PCRG_HSOUTPUTRESET0_V UDP32T                     e Y_BAT_PLUGIN_PCRG_HSOUTPUTRESET0_V UDP32T PMIC_AUXADC_AVG_NUM_Ye_BAT_PLUGIN_PCRG_HSOUT_SHORTVCM_V UDP32T                     ADC_TRIM_C UDDEC  NA_CON6_BAT_PLUGIN_PCRG_HSOUT_SHORTVCM_V UDP32T                     e Y_BAT_PLUGIN_PCRG_HSOUT_SHORTVCM_V UDP32T PMIC_AUXADC_AVG_NUM_YY_BAT_PLUGIN_PCRG_ UDLOLPWRUP_V UDP32T                        ADC_TRIM_C UDDEC  NA_CON7IC_AUXADC_AVG_RGT UDLOLPWRUP_V UDP32T                       xe Y_BAT_PLUGIN_PCRGT UDLOLPWRUP_V UDP32T PMIC_AUXADC_AVG_NUM_LB_0IC_AUXADC_AVG_RGT UDLOLPWRUP_IBIAS V UDP32T                  ADC_TRIM_C UDDEC  NA_CON7IC_AUXADC_AVG_RGT UDLOLPWRUP_IBIAS V UDP32T                  e Y_BAT_PLUGIN_PCRGT UDLOLPWRUP_IBIAS V UDP32T PMIC_AUXADC_AVG_NY_BAT_PLUGIN_PCRGT UDLOLMUXINPUTSEL_V UDP32T                  ADC_TRIM_C UDDEC  NA_CON7IC_AUXADC_AVG_RGT UDLOLMUXINPUTSEL_V UDP32T                  e 3_BAT_PLUGIN_PCRG_ UDLOLMUXINPUTSEL_V UDP32T PMIC_AUXADC_AVG_N2_BAT_PLUGIN_PCRG_ UDLOLSCDISABLE_V UDP32T                    ADC_TRIM_C UDDEC  NA_CON7IC_AUXADC_AVG_RGT UDLOLSCDISABLE_V UDP32T                    e Y_BAT_PLUGIN_PCRGT UDLOLSCDISABLE_V UDP32T PMIC_AUXADC_AVG_NUM4IC_AUXADC_AVG_RGT UDLOLBSCCURRENT_V UDP32T                   ADC_TRIM_C UDDEC  NA_CON7IC_AUXADC_AVG_RGT UDLOLBSCCURRENT_V UDP32T                   e Y_BAT_PLUGIN_PCRG_ UDLOLBSCCURRENT_V UDP32T PMIC_AUXADC_AVG_NU5_BAT_PLUGIN_PCRGT UDLOSTARTUP_V UDP32T                       ADC_TRIM_C UDDEC  NA_CON7IC_AUXADC_AVG_RGT UDLOSTARTUP_V UDP32T                       e Y_BAT_PLUGIN_PCRGT UDLOSTARTUP_V UDP32T PMIC_AUXADC_AVG_NUM_LB6_BAT_PLUGIN_PCRG_LOINPUTSTBENH_V UDP32T                      ADC_TRIM_C UDDEC  NA_CON7IC_AUXADC_AVG_RGTLOINPUTSTBENH_V UDP32T                      e Y_BAT_PLUGIN_PCRG_LOINPUTSTBENH_V UDP32T PMIC_AUXADC_AVG_NUM_L7IC_AUXADC_AVG_RGTLOOUTPUTSTBENH_V UDP32T                     ADC_TRIM_C UDDEC  NA_CON7IC_AUXADC_AVG_RGTLOOUTPUTSTBENH_V UDP32T                     e Y_BAT_PLUGIN_PCRG_LOOUTPUTSTBENH_V UDP32T PMIC_AUXADC_AVG_NUM_8_BAT_PLUGIN_PCRGTLOINPUTRESET0_V UDP32T                      ADC_TRIM_C UDDEC  NA_CON7IC_AUXADC_AVG_RGTLOINPUTRESET0_V UDP32T                      e Y_BAT_PLUGIN_PCRG_LOINPUTRESET0_V UDP32T PMIC_AUXADC_AVG_NUM_L9IC_AUXADC_AVG_RGTLOOUTPUTRESET0_V UDP32T                     ADC_TRIM_C UDDEC  NA_CON7IC_AUXADC_AVG_RGTLOOUTPUTRESET0_V UDP32T                     e Y_BAT_PLUGIN_PCRG_LOOUTPUTRESET0_V UDP32T PMIC_AUXADC_AVG_NUM_Ye_BAT_PLUGIN_PCRG_LOOUT_SHORTVCM_V UDP32T                     ADC_TRIM_C UDDEC  NA_CON7IC_AUXADC_AVG_RGTLOOUT_SHORTVCM_V UDP32T                     e Y_BAT_PLUGIN_PCRG_LOOUT_SHORTVCM_V UDP32T PMIC_AUXADC_AVG_NUM_YY_BAT_PLUGIN_PCRG_ UDDACTPWRUP_V UDP32T                       ADC_TRIM_C UDDEC  NA_CON7IC_AUXADC_AVG_RGT UDDACTPWRUP_V UDP32T                       e Y_BAT_PLUGIN_PCRGT UDDACTPWRUP_V UDP32T PMIC_AUXADC_AVG_NUM__AY2_BAT_PLUGIN_PCRG_ UD_DAC_PWT_UP_V 32T                        ADC_TRIM_C UDDEC  NA_CON7IC_AUXADC_AVG_RGT UD_DAC_PWT_UP_V 32T                       xe Y_BAT_PLUGIN_PCRGT UD_DAC_PWT_UP_V 32T PMIC_AUXADC_AVG_NUM_LB Y3_BAT_PLUGIN_PCRG_ UDTRIMBUF_INPUTMUXSEL_V UDP32T             ADC_TRIM_C UDDEC  NA_CON8_BAT_PLUGIN_PCRGT UDTRIMBUF_INPUTMUXSEL_V UDP32T             e MIC_AUXADC_AVG_RGT UDTRIMBUF_INPUTMUXSEL_V UDP32T PMIC_AUXADC_0IC_AUXADC_AVG_RGT UDTRIMBUF_GAINSEL_V UDP32T                 ADC_TRIM_C UDDEC  NA_CON8_BAT_PLUGIN_PCRGT UDTRIMBUF_GAINSEL_V UDP32T                 e 3_BAT_PLUGIN_PCRG_ UDTRIMBUF_GAINSEL_V UDP32T PMIC_AUXADC_AVG_4IC_AUXADC_AVG_RGT UDTRIMBUF_ENTV UDP32T                      ADC_TRIM_C UDDEC  NA_CON8_BAT_PLUGIN_PCRGT UDTRIMBUF_ENTV UDP32T                      e Y_BAT_PLUGIN_PCRGT UDTRIMBUF_ENTV UDP32T PMIC_AUXADC_AVG_NUM_L6_BAT_PLUGIN_PCRG_ UDHPSPKDET INPUTMUXSEL_V UDP32T            ADC_TRIM_C UDDEC  NA_CON8_BAT_PLUGIN_PCRGT UDHPSPKDET INPUTMUXSEL_V UDP32T            e 3_BAT_PLUGIN_PCRG_ UDHPSPKDET INPUTMUXSEL_V UDP32T PMIC_AUXADC8_BAT_PLUGIN_PCRGT UDHPSPKDET OUTPUTMUXSEL_V UDP32T           ADC_TRIM_C UDDEC  NA_CON8_BAT_PLUGIN_PCRGT UDHPSPKDET OUTPUTMUXSEL_V UDP32T           e 3_BAT_PLUGIN_PCRG_ UDHPSPKDET OUTPUTMUXSEL_V UDP32T PMIC_AUXADY0IC_AUXADC_AVG_RGT UDHPSPKDET ENTV UDP32T                     ADC_TRIM_C UDDEC  NA_CON8_BAT_PLUGIN_PCRGT UDHPSPKDET ENTV UDP32T                     e Y_BAT_PLUGIN_PCRG_ UDHPSPKDET ENTV UDP32T PMIC_AUXADC_AVG_NUM_Y2_BAT_PLUGIN_PCRG_ BIDEC RSVD0_V 32T                          ADC_TRIM_C UDDEC  NA_CON9IC_AUXADC_AVG_RGT BIDEC RSVD0_V 32T                        M e FMIC_AUXADC_AVG_RGT BIDEC RSVD0_V 32T PMIC_AUXADC_AVG_NUM_LB  A0IC_AUXADC_AVG_RGT BIDEC RSVD0_V UDP32T                       ADC_TRIM_C UDDEC  NA_CON9IC_AUXADC_AVG_RGT BIDEC RSVD0_V UDP32T                       e FMIC_AUXADC_AVG_RGT BIDEC RSVD0_V UDP32T PMIC_AUXADC_AVG_NUM__A8_BAT_PLUGIN_PCRGT BIDEC RSVD1_V UDP32T                       ADC_TRIM_C UDDEC  NA_CONY0IC_AUXADC_AVG_RGT BIDEC RSVD1_V UDP32T                       e FMIC_AUXADC_AVG_RGT BIDEC RSVD1_V UDP32T PMIC_AUXADC_AVG_NUM__A0IC_AUXADC_AVG_RGT BIDEC RSVD2_V UDP32T                       ADC_TRIM_C UDDEC  NA_CONY0IC_AUXADC_AVG_RGT BIDEC RSVD2_V UDP32T                       e FMIC_AUXADC_AVG_RGT BIDEC RSVD2_V UDP32T PMIC_AUXADC_AVG_NUM__A8_BAT_PLUGIN_PCRGT UDZCDMUXSEL_V UDP32T                       ADC_TRIM_C UDDEC  NA_CONYY_BAT_PLUGIN_PCRG_ UDZCDMUXSEL_V UDP32T                       e 7IC_AUXADC_AVG_RGT UDZCDMUXSEL_V UDP32T PMIC_AUXADC_AVG_NUM_LBe_BAT_PLUGIN_PCRG_ UDZCDCLKSEL_V UDP32T                       ADC_TRIM_C UDDEC  NA_CONYY_BAT_PLUGIN_PCRG_ UDZCDCLKSEL_V UDP32T                       e Y_BAT_PLUGIN_PCRGT UDZCDCLKSEL_V UDP32T PMIC_AUXADC_AVG_NUM_LB3_BAT_PLUGIN_PCRG_ UDBIASADJ 0_V UDP32T                       ADC_TRIM_C UDDEC  NA_CONYY_BAT_PLUGIN_PCRG_ UDBIASADJ 0_V UDP32T                       e YMFIC_AUXADC_AVG_RGT UDBIASADJ 0_V UDP32T PMIC_AUXADC_AVG_NUM_LB7IC_AUXADC_AVG_RGT UDBIASADJ 1_V UDP32T                       ADC_TRIM_C UDDEC  NA_CONY2_BAT_PLUGIN_PCRG_ UDBIASADJ 1_V UDP32T                       e FMIC_AUXADC_AVG_RGT UDBIASADJ 1_V UDP32T PMIC_AUXADC_AVG_NUM_LBe_BAT_PLUGIN_PCRG_ UDIBIASPWRDNTV UDP32T                      ADC_TRIM_C UDDEC  NA_CONY2_BAT_PLUGIN_PCRG_ UDIBIASPWRDNTV UDP32T                      e Y_BAT_PLUGIN_PCRGT UDIBIASPWRDNTV UDP32T PMIC_AUXADC_AVG_NUM_L8_BAT_PLUGIN_PCRGTRSTB_DECODER_V 32T                          ADC_TRIM_C UDDEC  NA_CONY3_BAT_PLUGIN_PCRG_RSTB_DECODER_V 32T                        M e Y_BAT_PLUGIN_PCRGTRSTB_DECODER_V 32T PMIC_AUXADC_AVG_NUM_LB  A0IC_AUXADC_AVG_RGTSEL_DECODER_96K_V 32T                       ADC_TRIM_C UDDEC  NA_CONY3_BAT_PLUGIN_PCRG_SEL_DECODER_96K_V 32T                       e Y_BAT_PLUGIN_PCRGTSEL_DECODER_96K_V 32T PMIC_AUXADC_AVG_NUM_LBY_BAT_PLUGIN_PCRGTSEL_DELAY_VCORE_                            ADC_TRIM_C UDDEC  NA_CONY3_BAT_PLUGIN_PCRG_SEL_DELAY_VCORE_                            e Y_BAT_PLUGIN_PCRGTSEL_DELAY_VCORE_ PMIC_AUXADC_AVG_NUM_LB  A  2_BAT_PLUGIN_PCRG_ UDGLB_PWRDNTV 32T                          ADC_TRIM_C UDDEC  NA_CONY3_BAT_PLUGIN_PCRG_ UDGLB_PWRDNTV 32T                        M e Y_BAT_PLUGIN_PCRGT UDGLB_PWRDNTV 32T PMIC_AUXADC_AVG_NUM_LB  A4IC_AUXADC_AVG_RGT UDGLB_LP_VOW ENTV 32T                      ADC_TRIM_C UDDEC  NA_CONY3_BAT_PLUGIN_PCRG_ UDGLB_LP_VOW ENTV 32T                      e Y_BAT_PLUGIN_PCRGT UDGLB_LP_VOW ENTV 32T PMIC_AUXADC_AVG_NUM_L5_BAT_PLUGIN_PCRGT UDGLB_LP2_VOW ENTV 32T                     ADC_TRIM_C UDDEC  NA_CONY3_BAT_PLUGIN_PCRG_ UDGLB_LP2_VOW ENTV 32T                     e Y_BAT_PLUGIN_PCRGT UDGLB_LP2_VOW ENTV 32T PMIC_AUXADC_AVG_NUM_6_BAT_PLUGIN_PCRG_LCLDO_DEC ENTV 32T                          ADC_TRIM_C UDDEC  NA_CONY4IC_AUXADC_AVG_RGTLCLDO_DEC ENTV 32T                        M e Y_BAT_PLUGIN_PCRGTLCLDO_DEC ENTV 32T PMIC_AUXADC_AVG_NUM_LB  A0IC_AUXADC_AVG_RGTLCLDO_DEC PDDIS ENTV 18_                    ADC_TRIM_C UDDEC  NA_CONY4IC_AUXADC_AVG_RGTLCLDO_DEC PDDIS ENTV 18_                    e Y_BAT_PLUGIN_PCRGTLCLDO_DEC PDDIS ENTV 18_ PMIC_AUXADC_AVG_NUMY_BAT_PLUGIN_PCRGTLCLDO_DEC REMOTE_ ENSETV 18_                ADC_TRIM_C UDDEC  NA_CONY4IC_AUXADC_AVG_RGTLCLDO_DEC REMOTE_ ENSETV 18_                e Y_BAT_PLUGIN_PCRGTLCLDO_DEC REMOTE_ ENSETV 18_ PMIC_AUXADC_AVG2_BAT_PLUGIN_PCRG_NVREG ENTV UDP32T                           ADC_TRIM_C UDDEC  NA_CONY4IC_AUXADC_AVG_RGTNVREG ENTV UDP32T                           e Y_BAT_PLUGIN_PCRGTNVREG ENTV UDP32T PMIC_AUXADC_AVG_NUM_LB  A 4IC_AUXADC_AVG_RGTNVREG PULL0V_V UDP32T                       ADC_TRIM_C UDDEC  NA_CONY4IC_AUXADC_AVG_RGTNVREG PULL0V_V UDP32T                       e Y_BAT_PLUGIN_PCRGTNVREG PULL0V_V UDP32T PMIC_AUXADC_AVG_NUM_LB5_BAT_PLUGIN_PCRGT UDPMU RSVDTV 18_                           ADC_TRIM_C UDDEC  NA_CONY4IC_AUXADC_AVG_RGT UDPMU RSVDTV 18_                           e FMIC_AUXADC_AVG_RGT UDPMU RSVDTV 18_ PMIC_AUXADC_AVG_NUM_LB  A 8_BAT_PLUGIN_PC UDZCD  NA_ID                    \
\
  \   
   ADC_TRIM_C UDZCD DSN_IDIC_AUXADC_AVG_ UDZCD  NA_ID                        xMA       e MFIC_AUXADC_AVG_ UDZCD  NA_ID  PMIC_AUXADC_AVG_NUM_LB   
VGMMMM0IC_AUXADC_AVG_ UDZCD DIG_ID                    \
\
  \   
   ADC_TRIM_C UDZCD DSN_IDIC_AUXADC_AVG_ UDZCD DIG_ID                        xMA       e MFIC_AUXADC_AVG_ UDZCD DIG_ID  PMIC_AUXADC_AVG_NUM_LB   
VGMMMM8_BAT_PLUGIN_PC UDZCD  NA_MINOR_REV_                          ADC_TRIM_C UDZCD DSN_REV0IC_AUXADC_AVG_ UDZCD  NA_MINOR_REV_                        M e FIC_AUXADC_AVG_ UDZCD  NA_MINOR_REV_ PMIC_AUXADC_AVG_NUM_LB  A0IC_AUXADC_AVG_ UDZCD  NA_MAJOR_REV_                          ADC_TRIM_C UDZCD DSN_REV0IC_AUXADC_AVG_ UDZCD  NA_MAJOR_REV_                        M e FIC_AUXADC_AVG_ UDZCD  NA_MAJOR_REV_ PMIC_AUXADC_AVG_NUM_LB  A4IC_AUXADC_AVG_ UDZCD DIG_MINOR_REV_                          ADC_TRIM_C UDZCD DSN_REV0IC_AUXADC_AVG_ UDZCD DIG_MINOR_REV_                        M e FIC_AUXADC_AVG_ UDZCD DIG_MINOR_REV_ PMIC_AUXADC_AVG_NUM_LB  A8_BAT_PLUGIN_PC UDZCD DIG_MAJOR_REV_                          ADC_TRIM_C UDZCD DSN_REV0IC_AUXADC_AVG_ UDZCD DIG_MAJOR_REV_                        M e FIC_AUXADC_AVG_ UDZCD DIG_MAJOR_REV_ PMIC_AUXADC_AVG_NUM_LB  AY2_BAT_PLUGIN_PC UDZCD DSN_CBS_                 \
    
    \   ADC_TRIM_C UDZCD DSN_DBI_BAT_PLUGIN_PC UDZCD DSN_CBS_                       xMA      e 3_BAT_PLUGIN_PC UDZCD DSN_CBS_ PMIC_AUXADC_AVG_NUM_LB  A      e_BAT_PLUGIN_PC UDZCD DSN_BIX_                 \
    
    \   ADC_TRIM_C UDZCD DSN_DBI_BAT_PLUGIN_PC UDZCD DSN_BIX_                       xMA      e 3_BAT_PLUGIN_PC UDZCD DSN_BIX_ PMIC_AUXADC_AVG_NUM_LB  A      2_BAT_PLUGIN_PC UDZCD DSN_ESPT                                ADC_TRIM_C UDZCD DSN_DBI_BAT_PLUGIN_PC UDZCD DSN_ESPT                       xMA      e FF_BAT_PLUGIN_PC UDZCD DSN_ESPT PMIC_AUXADC_AVG_NUM_LB   _AxMA 8_BAT_PLUGIN_PC UDZCD DSN_FPIT                                ADC_TRIM_C UDZCD DSN_FPI_BAT_PLUGIN_PC UDZCD DSN_FPIT                       xMA      e FF_BAT_PLUGIN_PC UDZCD DSN_FPIT PMIC_AUXADC_AVG_NUM_LB  A      e_BAT_PLUGIN_PCRG_ UDZCDENABLE_                              
ADC_TRIM_CZCD CONe_BAT_PLUGIN_PCRG_ UDZCDENABLE_                            xMAe Y_BAT_PLUGIN_PCRG_ UDZCDENABLE_ PMIC_AUXADC_AVG_NUM_LB  A     e_BAT_PLUGIN_PCRG_ UDZCDGAINSTEPTIME_                         ADC_TRIM_CZCD CONe_BAT_PLUGIN_PCRG_ UDZCDGAINSTEPTIME_                       x e 7IC_AUXADC_AVG_RGT UDZCDGAINSTEPTIME_ PMIC_AUXADC_AVG_NUM_LB  Y_BAT_PLUGIN_PCRG_ UDZCDGAINSTEPSIZE_                         ADC_TRIM_CZCD CONe_BAT_PLUGIN_PCRG_ UDZCDGAINSTEPSIZE_                       x e 3_BAT_PLUGIN_PCRG_ UDZCDGAINSTEPSIZE_ PMIC_AUXADC_AVG_NUM_LB  4IC_AUXADC_AVG_RGT UDZCDTIMEOUTMODESEL_                 \
    ADC_TRIM_CZCD CONe_BAT_PLUGIN_PCRG_ UDZCDTIMEOUTMODESEL_                       e Y_BAT_PLUGIN_PCRGT UDZCDTIMEOUTMODESEL_ PMIC_AUXADC_AVG_NUM_LB6_BAT_PLUGIN_PCRG_AUDLOLGAIN                    \
\
  \   
   ADC_TRIM_CZCD CONY_BAT_PLUGIN_PCRG_ UDLOLGAIN                        xMA       e YFIC_AUXADC_AVG_RGT UDLOLGAIN  PMIC_AUXADC_AVG_NUM_LB   
VGMMMM0IC_AUXADC_AVG_RGT UDLORGAIN                    \
\
  \   
   ADC_TRIM_CZCD CONY_BAT_PLUGIN_PCRG_ UDLORGAIN                        xMA       e YFIC_AUXADC_AVG_RGT UDLORGAIN  PMIC_AUXADC_AVG_NUM_LB   
VGMMMM7IC_AUXADC_AVG_RGT UDHPLGAIN                    \
\
  \   
   ADC_TRIM_CZCD CON2_BAT_PLUGIN_PCRG_ UDHPLGAIN                        xMA       e YFIC_AUXADC_AVG_RGT UDHPLGAIN  PMIC_AUXADC_AVG_NUM_LB   
VGMMMM0IC_AUXADC_AVG_RGT UDHPRGAIN                    \
\
  \   
   ADC_TRIM_CZCD CON2_BAT_PLUGIN_PCRG_ UDHPRGAIN                        xMA       e YFIC_AUXADC_AVG_RGT UDHPRGAIN  PMIC_AUXADC_AVG_NUM_LB   
VGMMMM7IC_AUXADC_AVG_RGT UDHSGAIN                    \
\
  \   
    ADC_TRIM_CZCD CON3_BAT_PLUGIN_PCRG_ UDHSGAIN                        xMA        e YFIC_AUXADC_AVG_RGT UDHSGAIN  PMIC_AUXADC_AVG_NUM_LB   
VGMMMMBe_BAT_PLUGIN_PCRG_ UDIVLGAIN                    \
\
  \   
   ADC_TRIM_CZCD CON4IC_AUXADC_AVG_RGT UDIVLGAIN                        xMA       e 7IC_AUXADC_AVG_RGT UDIVLGAIN  PMIC_AUXADC_AVG_NUM_LB   
VGMMMM0IC_AUXADC_AVG_RGT UDIVRGAIN                    \
\
  \   
   ADC_TRIM_CZCD CON4IC_AUXADC_AVG_RGT UDIVRGAIN                        xMA       e 7IC_AUXADC_AVG_RGT UDIVRGAIN  PMIC_AUXADC_AVG_NUM_LB   
VGMMMM8_BAT_PLUGIN_PCRGT UDINTGAIN1T                                ADC_TRIM_CZCD CON5_BAT_PLUGIN_PCRGT UDINTGAIN1T                       xMA      e 3FIC_AUXADC_AVG_RGT UDINTGAIN1T PMIC_AUXADC_AVG_NUM_LB  A      e_BAT_PLUGIN_PCRG_ UDINTGAIN2T                                ADC_TRIM_CZCD CON5_BAT_PLUGIN_PCRGT UDINTGAIN2T                                e 3FIC_AUXADC_AVG_RGT UDINTGAIN2T PMIC_AUXADC_AVG_NUM_LB  A      8_BAT_PLUGIN_PC CCDET  NA_ID                    \
\
  \   
   ADC_TRIM_C CCDET DSN_DIG_ID_BAT_PLUGIN_PC CCDET  NA_ID                        xMA       e MFIC_AUXADC_AVG_ CCDET  NA_ID  PMIC_AUXADC_AVG_NUM_LB   
VGMMMM0IC_AUXADC_AVG_ CCDET DIG_ID                    \
\
  \   
   ADC_TRIM_C CCDET DSN_DIG_ID_BAT_PLUGIN_PC CCDET DIG_ID                        xMA       e MFIC_AUXADC_AVG_ CCDET DIG_ID  PMIC_AUXADC_AVG_NUM_LB   
VGMMMM8_BAT_PLUGIN_PC CCDET  NA_MINOR_REV_                          ADC_TRIM_C CCDET DSN_DIG_REV0IC_AUXADC_AVG_ CCDET  NA_MINOR_REV_                        M e FIC_AUXADC_AVG_ CCDET  NA_MINOR_REV_ PMIC_AUXADC_AVG_NUM_LB  A0IC_AUXADC_AVG_ CCDET  NA_MAJOR_REV_                          ADC_TRIM_C CCDET DSN_DIG_REV0IC_AUXADC_AVG_ CCDET  NA_MAJOR_REV_                        M e FIC_AUXADC_AVG_ CCDET  NA_MAJOR_REV_ PMIC_AUXADC_AVG_NUM_LB  A4IC_AUXADC_AVG_ CCDET DIG_MINOR_REV_                          ADC_TRIM_C CCDET DSN_DIG_REV0IC_AUXADC_AVG_ CCDET DIG_MINOR_REV_                        M e FIC_AUXADC_AVG_ CCDET DIG_MINOR_REV_ PMIC_AUXADC_AVG_NUM_LB  A8_BAT_PLUGIN_PC CCDET DIG_MAJOR_REV_                          ADC_TRIM_C CCDET DSN_DIG_REV0IC_AUXADC_AVG_ CCDET DIG_MAJOR_REV_                        M e FIC_AUXADC_AVG_ CCDET DIG_MAJOR_REV_ PMIC_AUXADC_AVG_NUM_LB  AY2_BAT_PLUGIN_PC CCDET DSN_CBS_                 \
    
    \   ADC_TRIM_C CCDET DSN_DBI_BAT_PLUGIN_PC CCDET DSN_CBS_                       xMA      e 3_BAT_PLUGIN_PC CCDET DSN_CBS_ PMIC_AUXADC_AVG_NUM_LB  A      e_BAT_PLUGIN_PC CCDET DSN_BIX_                 \
    
    \   ADC_TRIM_C CCDET DSN_DBI_BAT_PLUGIN_PC CCDET DSN_BIX_                       xMA      e 3_BAT_PLUGIN_PC CCDET DSN_BIX_ PMIC_AUXADC_AVG_NUM_LB  A      2_BAT_PLUGIN_PC CCDET ESPT                                \   ADC_TRIM_C CCDET DSN_DBI_BAT_PLUGIN_PC CCDET ESPT                       xMA          e MFIC_AUXADC_AVG_ CCDET ESPT PMIC_AUXADC_AVG_NUM_LB   _AxMA     8_BAT_PLUGIN_PC CCDET DSN_FPIT                                ADC_TRIM_C CCDET DSN_FPI_BAT_PLUGIN_PC CCDET DSN_FPIT                       xMA      e FF_BAT_PLUGIN_PC CCDET DSN_FPIT PMIC_AUXADC_AVG_NUM_LB  A      e_BAT_PLUGIN_PC CCDET AUXADC_SEL_                 \
    
     ADC_TRIM_C CCDET CONe_BAT_PLUGIN_PC CCDET AUXADC_SEL_                       xMA   e Y_BAT_PLUGIN_PC CCDET AUXADC_SEL_ PMIC_AUXADC_AVG_NUM_LB  A   e_BAT_PLUGIN_PC CCDET AUXADC_SW_                              ADC_TRIM_C CCDET CONe_BAT_PLUGIN_PC CCDET AUXADC_SW_                       xM     e Y_BAT_PLUGIN_PC CCDET AUXADC_SW_ PMIC_AUXADC_AVG_NUM_LB  A    Y_BAT_PLUGIN_PC CCDET TEST  UXADC_                            ADC_TRIM_C CCDET CONe_BAT_PLUGIN_PC CCDET TEST  UXADC_                            e Y_BAT_PLUGIN_PC CCDET TEST  UXADC_ PMIC_AUXADC_AVG_NUM_LB  A  2_BAT_PLUGIN_PC CCDET AUXADC_ NASWCTRL_SEL_                 \
ADC_TRIM_C CCDET CONe_BAT_PLUGIN_PC CCDET AUXADC_ NASWCTRL_SEL_                   e Y_BAT_PLUGIN_PC CCDET AUXADC_ NASWCTRL_SEL_ PMIC_AUXADC_AVG_NU8_BAT_PLUGIN_PC UD CCDETAUXADCSWCTRL_SEL_                 \
\
ADC_TRIM_C CCDET CONe_BAT_PLUGIN_PC UD CCDETAUXADCSWCTRL_SEL_                     e Y_BAT_PLUGIN_PC UD CCDETAUXADCSWCTRL_SEL_ PMIC_AUXADC_AVG_NUM_9_BAT_PLUGIN_PC UD CCDETAUXADCSWCTRL_SW_                      ADC_TRIM_C CCDET CONe_BAT_PLUGIN_PC UD CCDETAUXADCSWCTRL_SW_                      e Y_BAT_PLUGIN_PC UD CCDETAUXADCSWCTRL_SW_ PMIC_AUXADC_AVG_NUM_LY0IC_AUXADC_AVG_ CCDET TEST  NA_                              
ADC_TRIM_C CCDET CONe_BAT_PLUGIN_PC CCDET TEST  NA_MA                          xMAe Y_BAT_PLUGIN_PC CCDET TEST  NA_ PMIC_AUXADC_AVG_NUM_LB  A     YY_BAT_PLUGIN_PCRG_ UD CCDETRSV_                              
ADC_TRIM_C CCDET CONe_BAT_PLUGIN_PCRG_ UD CCDETRSV_MA                          xMAe 3_BAT_PLUGIN_PCRG_ UD CCDETRSV_ PMIC_AUXADC_AVG_NUM_LB  A     Y3_BAT_PLUGIN_PC CCDET SW ENT                                 
ADC_TRIM_C CCDET CONY_BAT_PLUGIN_PC CCDET SW ENT                            xMA MAe Y_BAT_PLUGIN_PC CCDET SW ENT PMIC_AUXADC_AVG_NUM_LB   _AxMA   e_BAT_PLUGIN_PC CCDET SEQ I IT_                              
ADC_TRIM_C CCDET CONY_BAT_PLUGIN_PC CCDET SEQ I IT_MA                          xMAe Y_BAT_PLUGIN_PC CCDET SEQ I IT_ PMIC_AUXADC_AVG_NUM_LB  A     YIC_AUXADC_AVG_ CCDET EINT0 SW ENT                            ADC_TRIM_C CCDET CONY_BAT_PLUGIN_PC CCDET EINT0 SW ENT                            e Y_BAT_PLUGIN_PC CCDET EINT0 SW ENT PMIC_AUXADC_AVG_NUM_LB  A  2_BAT_PLUGIN_PC CCDET EINT0 SEQ I IT_                         ADC_TRIM_C CCDET CONY_BAT_PLUGIN_PC CCDET EINT0 SEQ I IT_MA                       e Y_BAT_PLUGIN_PC CCDET EINT0 SEQ I IT_ PMIC_AUXADC_AVG_NUM_LB  3_BAT_PLUGIN_PC CCDET EINT1 SW ENT                            ADC_TRIM_C CCDET CONY_BAT_PLUGIN_PC CCDET EINT1 SW ENT                            e Y_BAT_PLUGIN_PC CCDET EINT1 SW ENT PMIC_AUXADC_AVG_NUM_LB  A  4IC_AUXADC_AVG_ CCDET EINT1 SEQ I IT_                         ADC_TRIM_C CCDET CONY_BAT_PLUGIN_PC CCDET EINT1 SEQ I IT_MA                       e Y_BAT_PLUGIN_PC CCDET EINT1 SEQ I IT_ PMIC_AUXADC_AVG_NUM_LB  5_BAT_PLUGIN_PC CCDET EINT0 INVERTER SW ENT                   ADC_TRIM_C CCDET CONY_BAT_PLUGIN_PC CCDET EINT0 INVERTER SW ENT                   e Y_BAT_PLUGIN_PC CCDET EINT0 INVERTER SW ENT PMIC_AUXADC_AVG_NU6_BAT_PLUGIN_PC CCDET EINT0 INVERTER SEQ I IT_                ADC_TRIM_C CCDET CONY_BAT_PLUGIN_PC CCDET EINT0 INVERTER SEQ I IT_MA              e Y_BAT_PLUGIN_PC CCDET EINT0 INVERTER SEQ I IT_ PMIC_AUXADC_AVG7_BAT_PLUGIN_PC CCDET EINT1 INVERTER SW ENT                   ADC_TRIM_C CCDET CONY_BAT_PLUGIN_PC CCDET EINT1 INVERTER SW ENT                   e Y_BAT_PLUGIN_PC CCDET EINT1 INVERTER SW ENT PMIC_AUXADC_AVG_NU8_BAT_PLUGIN_PC CCDET EINT1 INVERTER SEQ I IT_                ADC_TRIM_C CCDET CONY_BAT_PLUGIN_PC CCDET EINT1 INVERTER SEQ I IT_MA              e Y_BAT_PLUGIN_PC CCDET EINT1 INVERTER SEQ I IT_ PMIC_AUXADC_AVG9_BAT_PLUGIN_PC CCDET EINT0 M SW ENT                          ADC_TRIM_C CCDET CONY_BAT_PLUGIN_PC CCDET EINT0 M SW ENT                          e Y_BAT_PLUGIN_PC CCDET EINT0 M SW ENT PMIC_AUXADC_AVG_NUM_LB  AY0IC_AUXADC_AVG_ CCDET EINT1 M SW ENT                          ADC_TRIM_C CCDET CONY_BAT_PLUGIN_PC CCDET EINT1 M SW ENT                          e Y_BAT_PLUGIN_PC CCDET EINT1 M SW ENT PMIC_AUXADC_AVG_NUM_LB  AYY_BAT_PLUGIN_PC CCDET EINT M DETECT ENT                       ADC_TRIM_C CCDET CONY_BAT_PLUGIN_PC CCDET EINT M DETECT ENT                       e Y_BAT_PLUGIN_PC CCDET EINT M DETECT ENT PMIC_AUXADC_AVG_NUM__AY2_BAT_PLUGIN_PC CCDET CMP_PWM ENT                             ADC_TRIM_C CCDET CON2_BAT_PLUGIN_PC CCDET CMP_PWM ENT                       xMA   e Y_BAT_PLUGIN_PC CCDET CMP_PWM ENT PMIC_AUXADC_AVG_NUM_LB  A   e_BAT_PLUGIN_PC CCDET VTH_PWM ENT                             ADC_TRIM_C CCDET CON2_BAT_PLUGIN_PC CCDET VTH_PWM ENT                       xMA   e Y_BAT_PLUGIN_PC CCDET VTH_PWM ENT PMIC_AUXADC_AVG_NUM_LB  A   Y_BAT_PLUGIN_PC CCDET MBIAS PWM ENT                           ADC_TRIM_C CCDET CON2_BAT_PLUGIN_PC CCDET MBIAS PWM ENT                           e Y_BAT_PLUGIN_PC CCDET MBIAS PWM ENT PMIC_AUXADC_AVG_NUM_LB  A 2_BAT_PLUGIN_PC CCDET EINT ENTPWM ENT                         ADC_TRIM_C CCDET CON2_BAT_PLUGIN_PC CCDET EINT ENTPWM ENTMA                       e Y_BAT_PLUGIN_PC CCDET EINT ENTPWM ENT PMIC_AUXADC_AVG_NUM_LB  3_BAT_PLUGIN_PC CCDET EINT CMPENTPWM ENT                      ADC_TRIM_C CCDET CON2_BAT_PLUGIN_PC CCDET EINT CMPENTPWM ENT                      e Y_BAT_PLUGIN_PC CCDET EINT CMPENTPWM ENT PMIC_AUXADC_AVG_NUM_L4IC_AUXADC_AVG_ CCDET EINT CMPMENTPWM ENT                     ADC_TRIM_C CCDET CON2_BAT_PLUGIN_PC CCDET EINT CMPMENTPWM ENT                     e Y_BAT_PLUGIN_PC CCDET EINT CMPMENTPWM ENT PMIC_AUXADC_AVG_NUM_5_BAT_PLUGIN_PC CCDET EINT_CTURBOTPWM ENT                     ADC_TRIM_C CCDET CON2_BAT_PLUGIN_PC CCDET EINT CTURBOTPWM ENT                     e Y_BAT_PLUGIN_PC CCDET EINT CTURBOTPWM ENT PMIC_AUXADC_AVG_NUM_6_BAT_PLUGIN_PC CCDET CMP_PWM IDLE_                           ADC_TRIM_C CCDET CON2_BAT_PLUGIN_PC CCDET CMP_PWM IDLE_                           e Y_BAT_PLUGIN_PC CCDET CMP_PWM IDLE_ PMIC_AUXADC_AVG_NUM_LB  A 8_BAT_PLUGIN_PC CCDET VTH_PWM IDLE_                           ADC_TRIM_C CCDET CON2_BAT_PLUGIN_PC CCDET VTH_PWM IDLE_                           e Y_BAT_PLUGIN_PC CCDET VTH_PWM IDLE_ PMIC_AUXADC_AVG_NUM_LB  A 9_BAT_PLUGIN_PC CCDET MBIAS PWM IDLE_                         ADC_TRIM_C CCDET CON2_BAT_PLUGIN_PC CCDET MBIAS PWM IDLE_                         e Y_BAT_PLUGIN_PC CCDET MBIAS PWM IDLE_ PMIC_AUXADC_AVG_NUM_LB  Y0IC_AUXADC_AVG_ CCDET EINT0 CMPENTPWM IDLE_                   ADC_TRIM_C CCDET CON2_BAT_PLUGIN_PC CCDET EINT0 CMPENTPWM IDLE_                   e Y_BAT_PLUGIN_PC CCDET EINT0 CMPENTPWM IDLE_ PMIC_AUXADC_AVG_N_YY_BAT_PLUGIN_PC CCDET EINT1 CMPENTPWM IDLE_                   ADC_TRIM_C CCDET CON2_BAT_PLUGIN_PC CCDET EINT1 CMPENTPWM IDLE_                   e Y_BAT_PLUGIN_PC CCDET EINT1 CMPENTPWM IDLE_ PMIC_AUXADC_AVG_N_Y2_BAT_PLUGIN_PC CCDET PWM ENT W_                              ADC_TRIM_C CCDET CON2_BAT_PLUGIN_PC CCDET PWM ENT W_                       xM     e Y_BAT_PLUGIN_PC CCDET PWM ENT W_ PMIC_AUXADC_AVG_NUM_LB  A    Y3_BAT_PLUGIN_PC CCDET PWM ENT EL_                 \
    
     ADC_TRIM_C CCDET CON2_BAT_PLUGIN_PC CCDET PWM ENT EL_                       xMA   e 3_BAT_PLUGIN_PC CCDET PWM ENT EL_ PMIC_AUXADC_AVG_NUM_LB  A   Y4IC_AUXADC_AVG_ CCDET PWM WIDTH_                              ADC_TRIM_C CCDET CON3_BAT_PLUGIN_PC CCDET PWM WIDTH_                       xM     e FFFF_BAT_PLUGIN_PC CCDET PWM WIDTH_ PMIC_AUXADC_AVG_NUM_LB  A    0IC_AUXADC_AVG_ CCDET PWM THRESH_                             ADC_TRIM_C CCDET CON4IC_AUXADC_AVG_ CCDET PWM THRESH_                       xMA   e FFFF_BAT_PLUGIN_PC CCDET PWM THRESH_ PMIC_AUXADC_AVG_NUM_LB  A   e_BAT_PLUGIN_PC CCDET RISE_DELAY_                             ADC_TRIM_C CCDET CON5_BAT_PLUGIN_PC CCDET RISE_DELAY_                       xMA   e 7FFF_BAT_PLUGIN_PC CCDET RISE_DELAY_ PMIC_AUXADC_AVG_NUM_LB  A   e_BAT_PLUGIN_PC CCDET FALL_DELAY_                             ADC_TRIM_C CCDET CON5_BAT_PLUGIN_PC CCDET FALL_DELAY_                       xMA   e Y_BAT_PLUGIN_PC CCDET FALL_DELAY_ PMIC_AUXADC_AVG_NUM_LB  A   Y5_BAT_PLUGIN_PC CCDET EINT_CMPMENTPWM THRESH_                 ADC_TRIM_C CCDET CON6_BAT_PLUGIN_PC CCDET EINT_CMPMENTPWM THRESH_                 e 7_BAT_PLUGIN_PC CCDET EINT_CMPMENTPWM THRESH_ PMIC_AUXADC_AVG_0IC_AUXADC_AVG_ CCDET EINT_CMPMENTPWM WIDTH_                  ADC_TRIM_C CCDET CON6_BAT_PLUGIN_PC CCDET EINT_CMPMENTPWM WIDTH_                  e 7_BAT_PLUGIN_PC CCDET EINT_CMPMENTPWM WIDTH_ PMIC_AUXADC_AVG_N4IC_AUXADC_AVG_ CCDET EINT ENTPWM THRESH_                     ADC_TRIM_C CCDET CON7_BAT_PLUGIN_PC CCDET EINT_ENTPWM THRESH_                     e 7_BAT_PLUGIN_PC CCDET EINT_ENTPWM THRESH_ PMIC_AUXADC_AVG_AVG_0IC_AUXADC_AVG_ CCDET EINT_ENTPWM WIDTH_                      ADC_TRIM_C CCDET CON7_BAT_PLUGIN_PC CCDET EINT_ENTPWM WIDTH_                      e 3_BAT_PLUGIN_PC CCDET EINT_ENTPWM WIDTH_ PMIC_AUXADC_AVG_NUM_L4IC_AUXADC_AVG_ CCDET EINT CMPENTPWM THRESH_                  ADC_TRIM_C CCDET CON7_BAT_PLUGIN_PC CCDET EINT_CMPENTPWM THRESH_                  e 7_BAT_PLUGIN_PC CCDET EINT_CMPENTPWM THRESH_ PMIC_AUXADC_AVG_A8_BAT_PLUGIN_PC CCDET EINT_CMPENTPWM WIDTH_                   ADC_TRIM_C CCDET CON7_BAT_PLUGIN_PC CCDET EINT_CMPENTPWM WIDTH_                   e 3_BAT_PLUGIN_PC CCDET EINT_CMPENTPWM WIDTH_ PMIC_AUXADC_AVG_N_Y2_BAT_PLUGIN_PC CCDET DEBOUNCE0_                              ADC_TRIM_C CCDET CON8_BAT_PLUGIN_PC CCDET DEBOUNCE0_                       xM     e FFFF_BAT_PLUGIN_PC CCDET DEBOUNCE0_ PMIC_AUXADC_AVG_NUM_LB  A    0IC_AUXADC_AVG_ CCDET DEBOUNCE1T                              ADC_TRIM_C CCDET CON9_BAT_PLUGIN_PC CCDET DEBOUNCE1T                       xM     e FFFF_BAT_PLUGIN_PC CCDET DEBOUNCE1T PMIC_AUXADC_AVG_NUM_LB  A    0IC_AUXADC_AVG_ CCDET DEBOUNCE2T                              ADC_TRIM_C CCDET CONY0IC_AUXADC_AVG_ CCDET DEBOUNCE2T                       xM     e FFFF_BAT_PLUGIN_PC CCDET DEBOUNCE2T PMIC_AUXADC_AVG_NUM_LB  A    0IC_AUXADC_AVG_ CCDET DEBOUNCE3T                              ADC_TRIM_C CCDET CONYY_BAT_PLUGIN_PC CCDET DEBOUNCE3T                       xM     e FFFF_BAT_PLUGIN_PC CCDET DEBOUNCE3T PMIC_AUXADC_AVG_NUM_LB  A    0IC_AUXADC_AVG_ CCDET CONNECT AUXADC_TIME_DIG_                ADC_TRIM_C CCDET CONY2_BAT_PLUGIN_PC CCDET CONNECT AUXADC_TIME_DIG_MA              e FFFF_BAT_PLUGIN_PC CCDET CONNECT AUXADC_TIME_DIG_ PMIC_AUXADC_AVG0IC_AUXADC_AVG_ CCDET CONNECT AUXADC_TIME_ NA_                ADC_TRIM_C CCDET CONY3_BAT_PLUGIN_PC CCDET CONNECT AUXADC_TIME_ NA_MA              e FFFF_BAT_PLUGIN_PC CCDET CONNECT AUXADC_TIME_ NA_ PMIC_AUXADC_AVG0IC_AUXADC_AVG_ CCDET EINT_DEBOUNCE0_                         ADC_TRIM_C CCDET CONY4IC_AUXADC_AVG_ CCDET EINT DEBOUNCE0_                       xMe FIC_AUXADC_AVG_ CCDET EINT DEBOUNCE0_ PMIC_AUXADC_AVG_NUM_LB  0IC_AUXADC_AVG_ CCDET EINT_DEBOUNCE1T                         ADC_TRIM_C CCDET CONY4IC_AUXADC_AVG_ CCDET EINT DEBOUNCE1T                       xMe FIC_AUXADC_AVG_ CCDET EINT DEBOUNCE1T PMIC_AUXADC_AVG_NUM_LB  4IC_AUXADC_AVG_ CCDET EINT DEBOUNCE2T                         ADC_TRIM_C CCDET CONY4IC_AUXADC_AVG_ CCDET EINT DEBOUNCE2T                       x e FIC_AUXADC_AVG_ CCDET EINT DEBOUNCE2T PMIC_AUXADC_AVG_NUM_LB  8_BAT_PLUGIN_PC CCDET EINT DEBOUNCE3T                         ADC_TRIM_C CCDET CONY4IC_AUXADC_AVG_ CCDET EINT DEBOUNCE3T                       xMe FIC_AUXADC_AVG_ CCDET EINT DEBOUNCE3T PMIC_AUXADC_AVG_NUM_LB  Y2_BAT_PLUGIN_PC CCDET EINT INVERTER DEBOUNCE_                 ADC_TRIM_C CCDET CONY5_BAT_PLUGIN_PC CCDET EINT_INVERTER DEBOUNCE_                 e FIC_AUXADC_AVG_ CCDET EINT INVERTER DEBOUNCE_ PMIC_AUXADC_AVG_0IC_AUXADC_AVG_ CCDET IVAL_CUR_IN                    \
\
  \  ADC_TRIM_C CCDET CONY6_BAT_PLUGIN_PC CCDET IVAL_CUR_IN                             e 3_BAT_PLUGIN_PC CCDET IVAL_CUR_IN  PMIC_AUXADC_AVG_NUM_LB  A  0IC_AUXADC_AVG_ CCDET IVAL_SAM_IN                    \
\
  \  ADC_TRIM_C CCDET CONY6_BAT_PLUGIN_PC CCDET IVAL_SAM_IN                             e 3_BAT_PLUGIN_PC CCDET IVAL_SAM_IN  PMIC_AUXADC_AVG_NUM_LB  A  2_BAT_PLUGIN_PC CCDET IVAL_MEM_IN                    \
\
  \  ADC_TRIM_C CCDET CONY6_BAT_PLUGIN_PC CCDET IVAL_MEM_IN                             e 3_BAT_PLUGIN_PC CCDET IVAL_MEM_IN  PMIC_AUXADC_AVG_NUM_LB  A  4IC_AUXADC_AVG_ CCDET EINT IVAL_CUR_IN                    \
\
ADC_TRIM_C CCDET CONY6_BAT_PLUGIN_PC CCDET EINT IVAL_CUR_IN                        e 3_BAT_PLUGIN_PC CCDET EINT_IVAL_CUR_IN  PMIC_AUXADC_AVG_NUM_LB6_BAT_PLUGIN_PC CCDET EINT IVAL_SAM_IN                    \
\
ADC_TRIM_C CCDET CONY6_BAT_PLUGIN_PC CCDET EINT IVAL_SAM_IN                        e 3_BAT_PLUGIN_PC CCDET EINT_IVAL_SAM_IN  PMIC_AUXADC_AVG_NUM_LB8_BAT_PLUGIN_PC CCDET EINT IVAL_MEM_IN                    \
\
ADC_TRIM_C CCDET CONY6_BAT_PLUGIN_PC CCDET EINT IVAL_MEM_IN                        e 3_BAT_PLUGIN_PC CCDET EINT_IVAL_MEM_IN  PMIC_AUXADC_AVG_NUM_LBY0IC_AUXADC_AVG_ CCDET IVAL_SEL_                 \
    
       ADC_TRIM_C CCDET CONY6_BAT_PLUGIN_PC CCDET IVAL_SEL_                       xMA     e Y_BAT_PLUGIN_PC CCDET IVAL_SEL_ PMIC_AUXADC_AVG_NUM_LB  A     Y2_BAT_PLUGIN_PC CCDET EINT IVAL_SEL_                 \
    
  ADC_TRIM_C CCDET CONY6_BAT_PLUGIN_PC CCDET EINT IVAL_SEL_                       xMAe Y_BAT_PLUGIN_PC CCDET EINT IVAL_SEL_ PMIC_AUXADC_AVG_NUM_LB  AY3_BAT_PLUGIN_PC CCDET EINT INVERTER IVAL_CUR_IN               ADC_TRIM_C CCDET CONY7_BAT_PLUGIN_PC CCDET EINT_INVERTER IVAL_CUR_IN               e Y_BAT_PLUGIN_PC CCDET EINT INVERTER IVAL_CUR_IN  PMIC_AUXADC_A0IC_AUXADC_AVG_ CCDET EINT_INVERTER IVAL_SAM_IN               ADC_TRIM_C CCDET CONY7_BAT_PLUGIN_PC CCDET EINT_INVERTER IVAL_SAM_IN               e Y_BAT_PLUGIN_PC CCDET EINT INVERTER IVAL_SAM_IN  PMIC_AUXADC_AY_BAT_PLUGIN_PC CCDET EINT INVERTER IVAL_MEM_IN               ADC_TRIM_C CCDET CONY7_BAT_PLUGIN_PC CCDET EINT_INVERTER IVAL_MEM_IN               e Y_BAT_PLUGIN_PC CCDET EINT INVERTER IVAL_MEM_IN  PMIC_AUXADC_A2_BAT_PLUGIN_PC CCDET EINT INVERTER IVAL_SEL_                 ADC_TRIM_C CCDET CONY7_BAT_PLUGIN_PC CCDET EINT_INVERTER IVAL_SEL_                 e Y_BAT_PLUGIN_PC CCDET EINT INVERTER IVAL_SEL_ PMIC_AUXADC_AVG_3_BAT_PLUGIN_PC CCDET IRQT                                \   ADC_TRIM_C CCDET CONY8_BAT_PLUGIN_PC CCDET IRQT                       xMA          e Y_BAT_PLUGIN_PC CCDET IRQT PMIC_AUXADC_AVG_NUM_LB   _AxMA     0IC_AUXADC_AVG_ CCDET EINT0 IRQT                              ADC_TRIM_C CCDET CONY8_BAT_PLUGIN_PC CCDET EINT0 IRQT                       xM     e Y_BAT_PLUGIN_PC CCDET EINT0 IRQT PMIC_AUXADC_AVG_NUM_LB   _AxM2_BAT_PLUGIN_PC CCDET EINT1 IRQT                              ADC_TRIM_C CCDET CONY8_BAT_PLUGIN_PC CCDET EINT1 IRQT                       xM     e Y_BAT_PLUGIN_PC CCDET EINT1 IRQT PMIC_AUXADC_AVG_NUM_LB   _AxM3_BAT_PLUGIN_PC CCDET EINT IN INVERSE_                        ADC_TRIM_C CCDET CONY8_BAT_PLUGIN_PC CCDET EINT IN INVERSE_                       xe Y_BAT_PLUGIN_PC CCDET EINT IN INVERSE_ PMIC_AUXADC_AVG_NUM_LB 4IC_AUXADC_AVG_ CCDET IRQTCLRT                                ADC_TRIM_C CCDET CONY8_BAT_PLUGIN_PC CCDET IRQTCLRT                       xMA      e Y_BAT_PLUGIN_PC CCDET IRQTCLRT PMIC_AUXADC_AVG_NUM_LB  A      8_BAT_PLUGIN_PC CCDET EINT0 IRQTCLRT                          ADC_TRIM_C CCDET CONY8_BAT_PLUGIN_PC CCDET EINT0 IRQTCLRT                       xMAe Y_BAT_PLUGIN_PC CCDET EINT0 IRQTCLRT PMIC_AUXADC_AVG_NUM_LB  AY0IC_AUXADC_AVG_ CCDET EINT1 IRQTCLRT                          ADC_TRIM_C CCDET CONY8_BAT_PLUGIN_PC CCDET EINT1 IRQTCLRT                       xMAe Y_BAT_PLUGIN_PC CCDET EINT1 IRQTCLRT PMIC_AUXADC_AVG_NUM_LB  AYY_BAT_PLUGIN_PC CCDET EINT M PLUG IN NUM_                     ADC_TRIM_C CCDET CONY8_BAT_PLUGIN_PC CCDET EINT M PLUG IN NUM_                     e 7_BAT_PLUGIN_PC CCDET EINT_M PLUG IN NUM_ PMIC_AUXADC_AVG_NUM_Y2_BAT_PLUGIN_PC CCDET DA_STABLE_                              ADC_TRIM_C CCDET CONY9_BAT_PLUGIN_PC CCDET DA_STABLE_                       xM     e Y_BAT_PLUGIN_PC CCDET DA_STABLE_ PMIC_AUXADC_AVG_NUM_LB  A    0IC_AUXADC_AVG_ CCDET EINT0 ENT TABLE_                        ADC_TRIM_C CCDET CONY9_BAT_PLUGIN_PC CCDET EINT0 ENT TABLE_                       xe Y_BAT_PLUGIN_PC CCDET EINT0 ENT TABLE_ PMIC_AUXADC_AVG_NUM_LB Y_BAT_PLUGIN_PC CCDET EINT0 CMPENT TABLE_                     ADC_TRIM_C CCDET CONY9_BAT_PLUGIN_PC CCDET EINT0 CMPENT TABLE_                     e Y_BAT_PLUGIN_PC CCDET EINT0 CMPENT TABLE_ PMIC_AUXADC_AVG_NUM_2_BAT_PLUGIN_PC CCDET EINT0 CMPMENT TABLE_                    ADC_TRIM_C CCDET CONY9_BAT_PLUGIN_PC CCDET EINT0 CMPMENT TABLE_                    e Y_BAT_PLUGIN_PC CCDET EINT0 CMPMENT TABLE_ PMIC_AUXADC_AVG_NUM3_BAT_PLUGIN_PC CCDET EINT0 CTURBOT TABLE_                    ADC_TRIM_C CCDET CONY9_BAT_PLUGIN_PC CCDET EINT0 CTURBOT TABLE_                    e Y_BAT_PLUGIN_PC CCDET EINT0 CTURBOT TABLE_ PMIC_AUXADC_AVG_NUM4IC_AUXADC_AVG_ CCDET EINT0 CENT TABLE_                       ADC_TRIM_C CCDET CONY9_BAT_PLUGIN_PC CCDET EINT0 CENT TABLE_                       e Y_BAT_PLUGIN_PC CCDET EINT0 CENT TABLE_ PMIC_AUXADC_AVG_NUM_LB5_BAT_PLUGIN_PC CCDET EINT1 ENT TABLE_                        ADC_TRIM_C CCDET CONY9_BAT_PLUGIN_PC CCDET EINT1 ENT TABLE_                       xe Y_BAT_PLUGIN_PC CCDET EINT1 ENT TABLE_ PMIC_AUXADC_AVG_NUM_LB 6_BAT_PLUGIN_PC CCDET EINT1 CMPENT TABLE_                     ADC_TRIM_C CCDET CONY9_BAT_PLUGIN_PC CCDET EINT1 CMPENT TABLE_                     e Y_BAT_PLUGIN_PC CCDET EINT1 CMPENT TABLE_ PMIC_AUXADC_AVG_NUM_7_BAT_PLUGIN_PC CCDET EINT1 CMPMENT TABLE_                    ADC_TRIM_C CCDET CONY9_BAT_PLUGIN_PC CCDET EINT1 CMPMENT TABLE_                    e Y_BAT_PLUGIN_PC CCDET EINT1 CMPMENT TABLE_ PMIC_AUXADC_AVG_NUM8_BAT_PLUGIN_PC CCDET EINT1 CTURBOT TABLE_                    ADC_TRIM_C CCDET CONY9_BAT_PLUGIN_PC CCDET EINT1 CTURBOT TABLE_                    e Y_BAT_PLUGIN_PC CCDET EINT1 CTURBOT TABLE_ PMIC_AUXADC_AVG_NUM9_BAT_PLUGIN_PC CCDET EINT1 CENT TABLE_                       ADC_TRIM_C CCDET CONY9_BAT_PLUGIN_PC CCDET EINT1 CENT TABLE_                       e Y_BAT_PLUGIN_PC CCDET EINT1 CENT TABLE_ PMIC_AUXADC_AVG_NUM_LBY0IC_AUXADC_AVG_ CCDET HWMODE ENT                              ADC_TRIM_C CCDET CON20IC_AUXADC_AVG_ CCDET HWMODE ENT                       xM     e Y_BAT_PLUGIN_PC CCDET HWMODE ENT PMIC_AUXADC_AVG_NUM_LB  A    0IC_AUXADC_AVG_ CCDET HWMODE  EL_                 \
    
     ADC_TRIM_C CCDET CON20IC_AUXADC_AVG_ CCDET HWMODE  EL_                       xMA   e 3_BAT_PLUGIN_PC CCDET HWMODE  EL_ PMIC_AUXADC_AVG_NUM_LB  A   Y_BAT_PLUGIN_PC CCDET PLUG OUT_DETECT                         ADC_TRIM_C CCDET CON20IC_AUXADC_AVG_ CCDET PLUG OUT_DETECT                        xe Y_BAT_PLUGIN_PC CCDET PLUG OUT_DETECT  PMIC_AUXADC_AVG_NUM_LB 3_BAT_PLUGIN_PC CCDET EINT0 REVERSE_                          ADC_TRIM_C CCDET CON20IC_AUXADC_AVG_ CCDET EINT0 REVERSE_                       xMAe Y_BAT_PLUGIN_PC CCDET EINT0 REVERSE_ PMIC_AUXADC_AVG_NUM_LB  A4IC_AUXADC_AVG_ CCDET EINT1 REVERSE_                          ADC_TRIM_C CCDET CON20IC_AUXADC_AVG_ CCDET EINT1 REVERSE_                       xMAe Y_BAT_PLUGIN_PC CCDET EINT1 REVERSE_ PMIC_AUXADC_AVG_NUM_LB  A5_BAT_PLUGIN_PC CCDET EINT_HWMODE ENT                         ADC_TRIM_C CCDET CON20IC_AUXADC_AVG_ CCDET EINT HWMODE ENT                       xMe Y_BAT_PLUGIN_PC CCDET EINT HWMODE ENT PMIC_AUXADC_AVG_NUM_LB  8_BAT_PLUGIN_PC CCDET EINT PLUG OUT_BYPASS DEBT               ADC_TRIM_C CCDET CON20IC_AUXADC_AVG_ CCDET EINT PLUG OUT_BYPASS DEBT               e Y_BAT_PLUGIN_PC CCDET EINT PLUG OUT_BYPASS DEBT PMIC_AUXADC_AV9_BAT_PLUGIN_PC CCDET EINT_M PLUG IN ENT                      ADC_TRIM_C CCDET CON20IC_AUXADC_AVG_ CCDET EINT M PLUG IN ENT                      e Y_BAT_PLUGIN_PC CCDET EINT M PLUG IN ENT PMIC_AUXADC_AVG_NUM_LY0IC_AUXADC_AVG_ CCDET EINT M HWMODE ENT                       ADC_TRIM_C CCDET CON20IC_AUXADC_AVG_ CCDET EINT M HWMODE ENT                       e Y_BAT_PLUGIN_PC CCDET EINT M HWMODE ENT PMIC_AUXADC_AVG_NUM_LBYY_BAT_PLUGIN_PC CCDET TEST CMPENT                 \
    
     ADC_TRIM_C CCDET CON2Y_BAT_PLUGIN_PC CCDET TEST CMPENT                       xMA   e Y_BAT_PLUGIN_PC CCDET TEST CMPENT PMIC_AUXADC_AVG_NUM_LB  A   e_BAT_PLUGIN_PC CCDET TEST VTHENT                 \
    
     ADC_TRIM_C CCDET CON2Y_BAT_PLUGIN_PC CCDET TEST VTHENT                       xMA   e Y_BAT_PLUGIN_PC CCDET TEST VTHENT PMIC_AUXADC_AVG_NUM_LB  A   Y_BAT_PLUGIN_PC CCDET TEST MBIASENT                           ADC_TRIM_C CCDET CON2Y_BAT_PLUGIN_PC CCDET TEST MBIASENT                           e Y_BAT_PLUGIN_PC CCDET TEST MBIASENT PMIC_AUXADC_AVG_NUM_LB  A 2_BAT_PLUGIN_PC CCDET EINT TEST ENT                           ADC_TRIM_C CCDET CON2Y_BAT_PLUGIN_PC CCDET EINT TEST ENT                           e Y_BAT_PLUGIN_PC CCDET EINT TEST ENT PMIC_AUXADC_AVG_NUM_LB  A 3_BAT_PLUGIN_PC CCDET EINT TEST INVENT                        ADC_TRIM_C CCDET CON2Y_BAT_PLUGIN_PC CCDET EINT TEST INVENT                       xe Y_BAT_PLUGIN_PC CCDET EINT TEST INVENT PMIC_AUXADC_AVG_NUM_LB 4IC_AUXADC_AVG_ CCDET EINT TEST CMPENT                 \
    
ADC_TRIM_C CCDET CON2Y_BAT_PLUGIN_PC CCDET EINT TEST CMPENT                       xe Y_BAT_PLUGIN_PC CCDET EINT TEST CMPENT PMIC_AUXADC_AVG_NUM_LB 5_BAT_PLUGIN_PC CCDET EINT_TEST CMPMENT                       ADC_TRIM_C CCDET CON2Y_BAT_PLUGIN_PC CCDET EINT TEST CMPMENT                       e Y_BAT_PLUGIN_PC CCDET EINT TEST CMPMENT PMIC_AUXADC_AVG_NUM_LB6_BAT_PLUGIN_PC CCDET EINT TEST CTURBOT                       ADC_TRIM_C CCDET CON2Y_BAT_PLUGIN_PC CCDET EINT TEST CTURBOT                       e Y_BAT_PLUGIN_PC CCDET EINT TEST CTURBOT PMIC_AUXADC_AVG_NUM_LB7_BAT_PLUGIN_PC CCDET EINT_TEST CENT                          ADC_TRIM_C CCDET CON2Y_BAT_PLUGIN_PC CCDET EINT TEST CENT                          e Y_BAT_PLUGIN_PC CCDET EINT TEST CENT PMIC_AUXADC_AVG_NUM_LB  A8_BAT_PLUGIN_PC CCDET TEST BT                                 ADC_TRIM_C CCDET CON2Y_BAT_PLUGIN_PC CCDET TEST BT                       xMA       e Y_BAT_PLUGIN_PC CCDET TEST BT PMIC_AUXADC_AVG_NUM_LB   _AxMA  9_BAT_PLUGIN_PC CCDET TEST  T                                 ADC_TRIM_C CCDET CON2Y_BAT_PLUGIN_PC CCDET TEST A_MA                          xMAMAe Y_BAT_PLUGIN_PC CCDET TEST  T PMIC_AUXADC_AVG_NUM_LB   _AxMA  Y0IC_AUXADC_AVG_ CCDET EINT TEST CMPOUT_                       ADC_TRIM_C CCDET CON2Y_BAT_PLUGIN_PC CCDET EINT TEST CMPOUT_                       e Y_BAT_PLUGIN_PC CCDET EINT TEST CMPOUT_ PMIC_AUXADC_AVG_NUM_LBYY_BAT_PLUGIN_PC CCDET EINT TEST CMPMOUT_                      ADC_TRIM_C CCDET CON2Y_BAT_PLUGIN_PC CCDET EINT TEST CMPMOUT_                      e Y_BAT_PLUGIN_PC CCDET EINT TEST CMPMOUT_ PMIC_AUXADC_AVG_NUM_LY2_BAT_PLUGIN_PC CCDET EINT TEST INVOUT_                       ADC_TRIM_C CCDET CON2Y_BAT_PLUGIN_PC CCDET EINT TEST INVOUT_                       e Y_BAT_PLUGIN_PC CCDET EINT TEST INVOUT_ PMIC_AUXADC_AVG_NUM_LBY3_BAT_PLUGIN_PC CCDET CMPENT EL_                 \
    
      ADC_TRIM_C CCDET CON22_BAT_PLUGIN_PC CCDET CMPENT EL_                       xMA    e Y_BAT_PLUGIN_PC CCDET CMPENT EL_ PMIC_AUXADC_AVG_NUM_LB  A    e_BAT_PLUGIN_PC CCDET VTHENT EL_                 \
    
      ADC_TRIM_C CCDET CON22_BAT_PLUGIN_PC CCDET VTHENT EL_                       xMA    e Y_BAT_PLUGIN_PC CCDET VTHENT EL_ PMIC_AUXADC_AVG_NUM_LB  A    Y_BAT_PLUGIN_PC CCDET MBIASENT EL_                 \
    
    ADC_TRIM_C CCDET CON22_BAT_PLUGIN_PC CCDET MBIASENT EL_                            e Y_BAT_PLUGIN_PC CCDET MBIASENT EL_ PMIC_AUXADC_AVG_NUM_LB  A  2_BAT_PLUGIN_PC CCDET EINT ENT EL_                 \
    
    ADC_TRIM_C CCDET CON22_BAT_PLUGIN_PC CCDET EINT ENT EL_                            e Y_BAT_PLUGIN_PC CCDET EINT ENT EL_ PMIC_AUXADC_AVG_NUM_LB  A  3_BAT_PLUGIN_PC CCDET EINT INVENT EL_                 \
    
 ADC_TRIM_C CCDET CON22_BAT_PLUGIN_PC CCDET EINT INVENT EL_                       xMe Y_BAT_PLUGIN_PC CCDET EINT INVENT EL_ PMIC_AUXADC_AVG_NUM_LB  4IC_AUXADC_AVG_ CCDET EINT CMPENT EL_                 \
    
 ADC_TRIM_C CCDET CON22_BAT_PLUGIN_PC CCDET EINT CMPENT EL_                       xMe Y_BAT_PLUGIN_PC CCDET EINT CMPENT EL_ PMIC_AUXADC_AVG_NUM_LB  5_BAT_PLUGIN_PC CCDET EINT_CMPMENT EL_                 \
    
ADC_TRIM_C CCDET CON22_BAT_PLUGIN_PC CCDET EINT CMPMENT EL_                       xe Y_BAT_PLUGIN_PC CCDET EINT CMPMENT EL_ PMIC_AUXADC_AVG_NUM_LB 6_BAT_PLUGIN_PC CCDET EINT_CTURBOT EL_                 \
    
ADC_TRIM_C CCDET CON22_BAT_PLUGIN_PC CCDET EINT CTURBOT EL_                       xe Y_BAT_PLUGIN_PC CCDET EINT CTURBOT EL_ PMIC_AUXADC_AVG_NUM_LB 7_BAT_PLUGIN_PC CCDET B_SEL_                 \
    
         
ADC_TRIM_C CCDET CON22_BAT_PLUGIN_PC CCDET B_SEL_                       xMA       xe Y_BAT_PLUGIN_PC CCDET B_SEL_ PMIC_AUXADC_AVG_NUM_LB  A        9_BAT_PLUGIN_PC CCDET A_SEL_                 \
    
         
ADC_TRIM_C CCDET CON22_BAT_PLUGIN_PC CCDET A_SEL_                       xMA       xe Y_BAT_PLUGIN_PC CCDET A_SEL_ PMIC_AUXADC_AVG_NUM_LB  A        Y0IC_AUXADC_AVG_ CCDET EINT CMPOUT_ EL_                 \
    
ADC_TRIM_C CCDET CON22_BAT_PLUGIN_PC CCDET EINT CMPOUT_ EL_                       xe Y_BAT_PLUGIN_PC CCDET EINT CMPOUT_ EL_ PMIC_AUXADC_AVG_NUM_LB YY_BAT_PLUGIN_PC CCDET EINT CMPMOUT_ EL_                 \
    ADC_TRIM_C CCDET CON22_BAT_PLUGIN_PC CCDET EINT CMPMOUT_ EL_                       e Y_BAT_PLUGIN_PC CCDET EINT CMPMOUT_ EL_ PMIC_AUXADC_AVG_NUM_LBY2_BAT_PLUGIN_PC CCDET EINT INVOUT_ EL_                 \
    
ADC_TRIM_C CCDET CON22_BAT_PLUGIN_PC CCDET EINT INVOUT_ EL_                       xe Y_BAT_PLUGIN_PC CCDET EINT INVOUT_ EL_ PMIC_AUXADC_AVG_NUM_LB Y3_BAT_PLUGIN_PC CCDET CMPENT W_                              
ADC_TRIM_C CCDET CON23_BAT_PLUGIN_PC CCDET CMPENT W_                       xMA     e Y_BAT_PLUGIN_PC CCDET CMPENT W_ PMIC_AUXADC_AVG_NUM_LB  A     e_BAT_PLUGIN_PC CCDET VTHENT W_                              
ADC_TRIM_C CCDET CON23_BAT_PLUGIN_PC CCDET VTHENT W_                       xMA     e Y_BAT_PLUGIN_PC CCDET VTHENT W_ PMIC_AUXADC_AVG_NUM_LB  A     YIC_AUXADC_AVG_ CCDET MBIASENT W_                             ADC_TRIM_C CCDET CON23_BAT_PLUGIN_PC CCDET MBIASENT W_                       xMA   e Y_BAT_PLUGIN_PC CCDET MBIASENT W_ PMIC_AUXADC_AVG_NUM_LB  A   2_BAT_PLUGIN_PC CCDET EINT0 ENT W_                            ADC_TRIM_C CCDET CON23_BAT_PLUGIN_PC CCDET EINT0 ENT W_                            e Y_BAT_PLUGIN_PC CCDET EINT0 ENT W_ PMIC_AUXADC_AVG_NUM_LB  A  3_BAT_PLUGIN_PC CCDET EINT0 INVENT W_                         ADC_TRIM_C CCDET CON23_BAT_PLUGIN_PC CCDET EINT0 INVENT W_MA                       e Y_BAT_PLUGIN_PC CCDET EINT0 INVENT W_ PMIC_AUXADC_AVG_NUM_LB  4IC_AUXADC_AVG_ CCDET EINT0 CMPENT W_                         ADC_TRIM_C CCDET CON23_BAT_PLUGIN_PC CCDET EINT0 CMPENT W_                       xMe Y_BAT_PLUGIN_PC CCDET EINT0 CMPENT W_ PMIC_AUXADC_AVG_NUM_LB  5_BAT_PLUGIN_PC CCDET EINT0 CMPMENT W_                        ADC_TRIM_C CCDET CON23_BAT_PLUGIN_PC CCDET EINT0 CMPMENT W_                       xe Y_BAT_PLUGIN_PC CCDET EINT0 CMPMENT W_ PMIC_AUXADC_AVG_NUM_LB 6_BAT_PLUGIN_PC CCDET EINT0 CTURBOT W_                        ADC_TRIM_C CCDET CON23_BAT_PLUGIN_PC CCDET EINT0 CTURBOT W_                       xe Y_BAT_PLUGIN_PC CCDET EINT0 CTURBOT W_ PMIC_AUXADC_AVG_NUM_LB 7_BAT_PLUGIN_PC CCDET EINT1 ENT W_                            ADC_TRIM_C CCDET CON23_BAT_PLUGIN_PC CCDET EINT1 ENT W_                            e Y_BAT_PLUGIN_PC CCDET EINT1 ENT W_ PMIC_AUXADC_AVG_NUM_LB  A  8_BAT_PLUGIN_PC CCDET EINT1 INVENT W_                         ADC_TRIM_C CCDET CON23_BAT_PLUGIN_PC CCDET EINT1 INVENT W_MA                       e Y_BAT_PLUGIN_PC CCDET EINT1 INVENT W_ PMIC_AUXADC_AVG_NUM_LB  9_BAT_PLUGIN_PC CCDET EINT1 CMPENT W_                         ADC_TRIM_C CCDET CON23_BAT_PLUGIN_PC CCDET EINT1 CMPENT W_                       xMe Y_BAT_PLUGIN_PC CCDET EINT1 CMPENT W_ PMIC_AUXADC_AVG_NUM_LB  Y0IC_AUXADC_AVG_ CCDET EINT1 CMPMENT W_                        ADC_TRIM_C CCDET CON23_BAT_PLUGIN_PC CCDET EINT1 CMPMENT W_                       xe Y_BAT_PLUGIN_PC CCDET EINT1 CMPMENT W_ PMIC_AUXADC_AVG_NUM_LB YY_BAT_PLUGIN_PC CCDET EINT1 CTURBOT W_                        ADC_TRIM_C CCDET CON23_BAT_PLUGIN_PC CCDET EINT1 CTURBOT W_                       xe Y_BAT_PLUGIN_PC CCDET EINT1 CTURBOT W_ PMIC_AUXADC_AVG_NUM_LB Y2_BAT_PLUGIN_PC CCDET BT W_                              
    ADC_TRIM_C CCDET CON24IC_AUXADC_AVG_ CCDET BT W_                       xMA        xe Y_BAT_PLUGIN_PC CCDET BT W_ PMIC_AUXADC_AVG_NUM_LB  A        xe_BAT_PLUGIN_PC CCDET A_SW_                              
    ADC_TRIM_C CCDET CON24IC_AUXADC_AVG_ CCDET AT W_                       xMA        xe Y_BAT_PLUGIN_PC CCDET AT W_ PMIC_AUXADC_AVG_NUM_LB  A        xY_BAT_PLUGIN_PC CCDET EINT0 CMPOUT_ W_                        ADC_TRIM_C CCDET CON24IC_AUXADC_AVG_ CCDET EINT0 CMPOUT_ W_                       xe Y_BAT_PLUGIN_PC CCDET EINT0 CMPOUT_ W_ PMIC_AUXADC_AVG_NUM_LB 2_BAT_PLUGIN_PC CCDET EINT0 CMPMOUT_ W_                       ADC_TRIM_C CCDET CON24IC_AUXADC_AVG_ CCDET EINT0 CMPMOUT_ W_                       e Y_BAT_PLUGIN_PC CCDET EINT0 CMPMOUT_ W_ PMIC_AUXADC_AVG_NUM_LB3_BAT_PLUGIN_PC CCDET EINT0 INVOUT_ W_                        ADC_TRIM_C CCDET CON24IC_AUXADC_AVG_ CCDET EINT0 INVOUT_ W_                       xe Y_BAT_PLUGIN_PC CCDET EINT0 INVOUT_ W_ PMIC_AUXADC_AVG_NUM_LB 4IC_AUXADC_AVG_ CCDET EINT1 CMPOUT_ W_                        ADC_TRIM_C CCDET CON24IC_AUXADC_AVG_ CCDET EINT1 CMPOUT_ W_                       xe Y_BAT_PLUGIN_PC CCDET EINT1 CMPOUT_ W_ PMIC_AUXADC_AVG_NUM_LB 5_BAT_PLUGIN_PC CCDET EINT1 CMPMOUT_ W_                       ADC_TRIM_C CCDET CON24IC_AUXADC_AVG_ CCDET EINT1 CMPMOUT_ W_                       e Y_BAT_PLUGIN_PC CCDET EINT1 CMPMOUT_ W_ PMIC_AUXADC_AVG_NUM_LB6_BAT_PLUGIN_PC CCDET EINT1 INVOUT_ W_                        ADC_TRIM_C CCDET CON24IC_AUXADC_AVG_ CCDET EINT1 INVOUT_ W_                       xe Y_BAT_PLUGIN_PC CCDET EINT1 INVOUT_ W_ PMIC_AUXADC_AVG_NUM_LB 7_BAT_PLUGIN_PC D_ UD CCDETCMPOBT                             ADC_TRIM_C CCDET CON25_BAT_PLUGIN_PC D_ UD CCDETCMPOBT                       xMA   e Y_BAT_PLUGIN_PC D_ UD CCDETCMPOBT PMIC_AUXADC_AVG_NUM_LB  A   e_BAT_PLUGIN_PC D_ UD CCDETCMPO T                             ADC_TRIM_C CCDET CON25_BAT_PLUGIN_PC D_ UD CCDETCMPOA_MA                          xe Y_BAT_PLUGIN_PC D_ UD CCDETCMPO T PMIC_AUXADC_AVG_NUM_LB   _AxY_BAT_PLUGIN_PC CCDET CUR_IN                    \
\
  \       ADC_TRIM_C CCDET CON25_BAT_PLUGIN_PC CCDET CUR_IN MA                          xMAMAe 3_BAT_PLUGIN_PC CCDET CUR_IN  PMIC_AUXADC_AVG_NUM_LB  A       2_BAT_PLUGIN_PC CCDET SAM_IN                    \
\
  \       ADC_TRIM_C CCDET CON25_BAT_PLUGIN_PC CCDET SAM_IN                             xMAMAe 3_BAT_PLUGIN_PC CCDET SAM_IN  PMIC_AUXADC_AVG_NUM_LB  A       4IC_AUXADC_AVG_ CCDET MEM_IN                    \
\
  \       ADC_TRIM_C CCDET CON25_BAT_PLUGIN_PC CCDET MEM_IN                             xMAMAe 3_BAT_PLUGIN_PC CCDET MEM_IN  PMIC_AUXADC_AVG_NUM_LB  A       6_BAT_PLUGIN_PC CCDET STATE_                                  ADC_TRIM_C CCDET CON25_BAT_PLUGIN_PC CCDET STATE_                       xMA       xe 7_BAT_PLUGIN_PC CCDET STATE_ PMIC_AUXADC_AVG_NUM_LB  A        8_BAT_PLUGIN_PCDA_ UD CCDETMBIASCLKT                          ADC_TRIM_C CCDET CON25_BAT_PLUGIN_PCDA_ UD CCDETMBIASCLKT                          e Y_BAT_PLUGIN_PCDA_ UD CCDETMBIASCLKT PMIC_AUXADC_AVG_NUM_LB  AY2_BAT_PLUGIN_PCDA_ UD CCDETVTHCLKT                            ADC_TRIM_C CCDET CON25_BAT_PLUGIN_PCDA_ UD CCDETVTHCLKT                            e Y_BAT_PLUGIN_PCDA_ UD CCDETVTHCLKT PMIC_AUXADC_AVG_NUM_LB  A  Y3_BAT_PLUGIN_PCDA_ UD CCDETCMPCLKT                            ADC_TRIM_C CCDET CON25_BAT_PLUGIN_PCDA_ UD CCDETCMPCLKT                            e Y_BAT_PLUGIN_PCDA_ UD CCDETCMPCLKT PMIC_AUXADC_AVG_NUM_LB  A  Y4_BAT_PLUGIN_PCDA_ UD CCDETAUXADCSWCTRL_                      ADC_TRIM_C CCDET CON25_BAT_PLUGIN_PCDA_ UD CCDETAUXADCSWCTRL_                      e Y_BAT_PLUGIN_PCDA_ UD CCDETAUXADCSWCTRL_ PMIC_AUXADC_AVG_NUM_LY5_BAT_PLUGIN_PC D_EINT0CMPMOUT_                               ADC_TRIM_C CCDET CON26_BAT_PLUGIN_PC D_EINT0CMPMOUT_                       xMA     e Y_BAT_PLUGIN_PC D_EINT0CMPMOUT_ PMIC_AUXADC_AVG_NUM_LB  A     e_BAT_PLUGIN_PC D_EINT0CMPOUT_                                ADC_TRIM_C CCDET CON26_BAT_PLUGIN_PC D_EINT0CMPOUT_                       xMA      e Y_BAT_PLUGIN_PC D_EINT0CMPOUT_ PMIC_AUXADC_AVG_NUM_LB  A     xY_BAT_PLUGIN_PC CCDET EINT0 CUR_IN                    \
\
  \ ADC_TRIM_C CCDET CON26_BAT_PLUGIN_PC CCDET EINT0 CUR_IN                            e 3_BAT_PLUGIN_PC CCDET EINT0 CUR_IN  PMIC_AUXADC_AVG_NUM_LB  A 2_BAT_PLUGIN_PC CCDET EINT0 SAM_IN                    \
\
  \ ADC_TRIM_C CCDET CON26_BAT_PLUGIN_PC CCDET EINT0 SAM_IN                            e 3_BAT_PLUGIN_PC CCDET EINT0 SAM_IN  PMIC_AUXADC_AVG_NUM_LB  A 4IC_AUXADC_AVG_ CCDET EINT0 MEM_IN                    \
\
  \ ADC_TRIM_C CCDET CON26_BAT_PLUGIN_PC CCDET EINT0 MEM_IN                            e 3_BAT_PLUGIN_PC CCDET EINT0 MEM_IN  PMIC_AUXADC_AVG_NUM_LB  A 6_BAT_PLUGIN_PC CCDET EINT0 STATE_                            ADC_TRIM_C CCDET CON26_BAT_PLUGIN_PC CCDET EINT0 STATE_                       xMA  e 7_BAT_PLUGIN_PC CCDET EINT0 STATE_ PMIC_AUXADC_AVG_NUM_LB  A  8_BAT_PLUGIN_PCDA_EINT0CMPENT                                 ADC_TRIM_C CCDET CON26_BAT_PLUGIN_PCDA_EINT0CMPENTMA                          xMAMAe Y_BAT_PLUGIN_PCDA_EINT0CMPENT PMIC_AUXADC_AVG_NUM_LB   _AxMA  Y3_BAT_PLUGIN_PCDA_EINT0CMPMENT                                ADC_TRIM_C CCDET CON26_BAT_PLUGIN_PCDA_EINT0CMPMENT                           xMAMAe Y_BAT_PLUGIN_PCDA_EINT0CMPMENT PMIC_AUXADC_AVG_NUM_LB  _AxMA  Y4_BAT_PLUGIN_PCDA_EINT0CTURBOT                                ADC_TRIM_C CCDET CON26_BAT_PLUGIN_PCDA_EINT0CTURBOT                           xMAMAe Y_BAT_PLUGIN_PCDA_EINT0CTURBOT PMIC_AUXADC_AVG_NUM_LB  _AxMA  Y5_BAT_PLUGIN_PC D_EINT1CMPMOUT_                               ADC_TRIM_C CCDET CON27_BAT_PLUGIN_PC D_EINT1CMPMOUT_                       xMA     e Y_BAT_PLUGIN_PC D_EINT1CMPMOUT_ PMIC_AUXADC_AVG_NUM_LB  A     e_BAT_PLUGIN_PC D_EINT1CMPOUT_                                ADC_TRIM_C CCDET CON27_BAT_PLUGIN_PC D_EINT1CMPOUT_                       xMA      e Y_BAT_PLUGIN_PC D_EINT1CMPOUT_ PMIC_AUXADC_AVG_NUM_LB  A     xY_BAT_PLUGIN_PC CCDET EINT1 CUR_IN                    \
\
  \ ADC_TRIM_C CCDET CON27_BAT_PLUGIN_PC CCDET EINT1 CUR_IN                            e 3_BAT_PLUGIN_PC CCDET EINT1 CUR_IN  PMIC_AUXADC_AVG_NUM_LB  A 2_BAT_PLUGIN_PC CCDET EINT1 SAM_IN                    \
\
  \ ADC_TRIM_C CCDET CON27_BAT_PLUGIN_PC CCDET EINT1 SAM_IN                            e 3_BAT_PLUGIN_PC CCDET EINT1 SAM_IN  PMIC_AUXADC_AVG_NUM_LB  A 4IC_AUXADC_AVG_ CCDET EINT1 MEM_IN                    \
\
  \ ADC_TRIM_C CCDET CON27_BAT_PLUGIN_PC CCDET EINT1 MEM_IN                            e 3_BAT_PLUGIN_PC CCDET EINT1 MEM_IN  PMIC_AUXADC_AVG_NUM_LB  A 6_BAT_PLUGIN_PC CCDET EINT1 STATE_                            ADC_TRIM_C CCDET CON27_BAT_PLUGIN_PC CCDET EINT1 STATE_                       xMA  e 7_BAT_PLUGIN_PC CCDET EINT1 STATE_ PMIC_AUXADC_AVG_NUM_LB  A  8_BAT_PLUGIN_PCDA_EINT1CMPENT                                 ADC_TRIM_C CCDET CON27_BAT_PLUGIN_PCDA_EINT1CMPENTMA                          xMAMAe Y_BAT_PLUGIN_PCDA_EINT1CMPENT PMIC_AUXADC_AVG_NUM_LB   _AxMA  Y3_BAT_PLUGIN_PCDA_EINT1CMPMENT                                ADC_TRIM_C CCDET CON27_BAT_PLUGIN_PCDA_EINT1CMPMENT                           xMAMAe Y_BAT_PLUGIN_PCDA_EINT1CMPMENT PMIC_AUXADC_AVG_NUM_LB  _AxMA  Y4_BAT_PLUGIN_PCDA_EINT1CTURBOT                                ADC_TRIM_C CCDET CON27_BAT_PLUGIN_PCDA_EINT1CTURBOT                           xMAMAe Y_BAT_PLUGIN_PCDA_EINT1CTURBOT PMIC_AUXADC_AVG_NUM_LB  _AxMA  Y5_BAT_PLUGIN_PC D_EINT0INVOUT_                                ADC_TRIM_C CCDET CON28_BAT_PLUGIN_PC D_EINT0INVOUT_                       xMA      e Y_BAT_PLUGIN_PC D_EINT0INVOUT_ PMIC_AUXADC_AVG_NUM_LBxMA      e_BAT_PLUGIN_PC CCDET EINT0 INVERTER CUR_IN                   ADC_TRIM_C CCDET CON28_BAT_PLUGIN_PC CCDET EINT0 INVERTER CUR_IN                   e Y_BAT_PLUGIN_PC CCDET EINT0 INVERTER CUR_IN  PMIC_AUXADC_AVG_NY_BAT_PLUGIN_PC CCDET EINT0 INVERTER SAM_IN                   ADC_TRIM_C CCDET CON28_BAT_PLUGIN_PC CCDET EINT0 INVERTER SAM_IN                   e Y_BAT_PLUGIN_PC CCDET EINT0 INVERTER SAM_IN  PMIC_AUXADC_AVG_N2_BAT_PLUGIN_PC CCDET EINT0 INVERTER MEM_IN                   ADC_TRIM_C CCDET CON28_BAT_PLUGIN_PC CCDET EINT0 INVERTER MEM_IN                   e Y_BAT_PLUGIN_PC CCDET EINT0 INVERTER MEM_IN  PMIC_AUXADC_AVG_N3_BAT_PLUGIN_PC CCDET EINT0 INVERTER STATE_                   ADC_TRIM_C CCDET CON28_BAT_PLUGIN_PC CCDET EINT0 INVERTER STATE_                   e 7_BAT_PLUGIN_PC CCDET EINT0 INVERTER STATE_ PMIC_AUXADC_AVG_NU8_BAT_PLUGIN_PCDA_EINT0ENT                                    ADC_TRIM_C CCDET CON28_BAT_PLUGIN_PCDA_EINT0ENT                       xMA          e Y_BAT_PLUGIN_PCDA_EINT0ENT PMIC_AUXADC_AVG_NUM_LB   _AxMA     Y2_BAT_PLUGIN_PCDA_EINT0INVENT                                 ADC_TRIM_C CCDET CON28_BAT_PLUGIN_PCDA_EINT0INVENT                       x         e Y_BAT_PLUGIN_PCDA_EINT0INVENT PMIC_AUXADC_AVG_NUM_LB AxMA     Y3_BAT_PLUGIN_PCDA_EINT0CENT                                   ADC_TRIM_C CCDET CON28_BAT_PLUGIN_PCDA_EINT0CENT                                   e Y_BAT_PLUGIN_PCDA_EINT0CENT PMIC_AUXADC_AVG_NUM_LB  AAxMA     Y4IC_AUXADC_AVG_ D_EINT1INVOUT_                                ADC_TRIM_C CCDET CON29_BAT_PLUGIN_PC D_EINT1INVOUT_                       xMA      e Y_BAT_PLUGIN_PC D_EINT1INVOUT_ PMIC_AUXADC_AVG_NUM_LBxMA      e_BAT_PLUGIN_PC CCDET EINT1 INVERTER CUR_IN                   ADC_TRIM_C CCDET CON29_BAT_PLUGIN_PC CCDET EINT1 INVERTER CUR_IN                   e Y_BAT_PLUGIN_PC CCDET EINT1 INVERTER CUR_IN  PMIC_AUXADC_AVG_NY_BAT_PLUGIN_PC CCDET EINT1 INVERTER SAM_IN                   ADC_TRIM_C CCDET CON29_BAT_PLUGIN_PC CCDET EINT1 INVERTER SAM_IN                   e Y_BAT_PLUGIN_PC CCDET EINT1 INVERTER SAM_IN  PMIC_AUXADC_AVG_N2_BAT_PLUGIN_PC CCDET EINT1 INVERTER MEM_IN                   ADC_TRIM_C CCDET CON29_BAT_PLUGIN_PC CCDET EINT1 INVERTER MEM_IN                   e Y_BAT_PLUGIN_PC CCDET EINT1 INVERTER MEM_IN  PMIC_AUXADC_AVG_N3_BAT_PLUGIN_PC CCDET EINT1 INVERTER STATE_                   ADC_TRIM_C CCDET CON29_BAT_PLUGIN_PC CCDET EINT1 INVERTER STATE_                   e 7_BAT_PLUGIN_PC CCDET EINT1 INVERTER STATE_ PMIC_AUXADC_AVG_NU8_BAT_PLUGIN_PCDA_EINT1ENT                                    ADC_TRIM_C CCDET CON29_BAT_PLUGIN_PCDA_EINT1ENT                       xMA          e Y_BAT_PLUGIN_PCDA_EINT1ENT PMIC_AUXADC_AVG_NUM_LB   _AxMA     Y2_BAT_PLUGIN_PCDA_EINT1INVENT                                 ADC_TRIM_C CCDET CON29_BAT_PLUGIN_PCDA_EINT1INVENT                       x         e Y_BAT_PLUGIN_PCDA_EINT1INVENT PMIC_AUXADC_AVG_NUM_LB AxMA     Y3_BAT_PLUGIN_PCDA_EINT1CENT                                   ADC_TRIM_C CCDET CON29_BAT_PLUGIN_PCDA_EINT1CENT                                   e Y_BAT_PLUGIN_PCDA_EINT1CENT PMIC_AUXADC_AVG_NUM_LB  AAxMA     Y4IC_AUXADC_AVG_ CCDET ENT                                     ADC_TRIM_C CCDET CON3e_BAT_PLUGIN_PC CCDET ENT                       xMA           e Y_BAT_PLUGIN_PC CCDET ENT PMIC_AUXADC_AVG_NUM_LB   _AxMA      0IC_AUXADC_AVG_ CCDET EINT0 ENT                               ADC_TRIM_C CCDET CON3e_BAT_PLUGIN_PC CCDET EINT0 ENT                       xMA     e Y_BAT_PLUGIN_PC CCDET EINT0 ENT PMIC_AUXADC_AVG_NUM_LB  A     YIC_AUXADC_AVG_ CCDET EINT1 ENT                               ADC_TRIM_C CCDET CON3e_BAT_PLUGIN_PC CCDET EINT1 ENT                       xMA     e Y_BAT_PLUGIN_PC CCDET EINT1 ENT PMIC_AUXADC_AVG_NUM_LB  A     2_BAT_PLUGIN_PC CCDET EINT0 M ENT                             ADC_TRIM_C CCDET CON3e_BAT_PLUGIN_PC CCDET EINT0 M ENT                       xMA   e Y_BAT_PLUGIN_PC CCDET EINT0 M ENT PMIC_AUXADC_AVG_NUM_LB  A   3_BAT_PLUGIN_PC CCDET EINT0 DETECT  OISTURE_                  ADC_TRIM_C CCDET CON3e_BAT_PLUGIN_PC CCDET EINT0 DETECT  OISTURE_                  e Y_BAT_PLUGIN_PC CCDET EINT0 DETECT  OISTURE_ PMIC_AUXADC_AVG_N4IC_AUXADC_AVG_ CCDET EINT0 PLUG IN                           ADC_TRIM_C CCDET CON3e_BAT_PLUGIN_PC CCDET EINT0 PLUG IN                        xMAe Y_BAT_PLUGIN_PC CCDET EINT0 PLUG IN  PMIC_AUXADC_AVG_NUM_LB  A5_BAT_PLUGIN_PC CCDET EINT0 M PLUG IN                         ADC_TRIM_C CCDET CON3e_BAT_PLUGIN_PC CCDET EINT0 M PLUG IN                        xe Y_BAT_PLUGIN_PC CCDET EINT0 M PLUG IN  PMIC_AUXADC_AVG_NUM_LB 6_BAT_PLUGIN_PC CCDET EINT1 M ENT                             ADC_TRIM_C CCDET CON3e_BAT_PLUGIN_PC CCDET EINT1 M ENT                       xMA   e Y_BAT_PLUGIN_PC CCDET EINT1 M ENT PMIC_AUXADC_AVG_NUM_LB  A   7_BAT_PLUGIN_PC CCDET EINT1 DETECT  OISTURE_                  ADC_TRIM_C CCDET CON3e_BAT_PLUGIN_PC CCDET EINT1 DETECT  OISTURE_                  e Y_BAT_PLUGIN_PC CCDET EINT1 DETECT  OISTURE_ PMIC_AUXADC_AVG_N8_BAT_PLUGIN_PC CCDET EINT1 PLUG IN                           ADC_TRIM_C CCDET CON3e_BAT_PLUGIN_PC CCDET EINT1 PLUG IN                        xMAe Y_BAT_PLUGIN_PC CCDET EINT1 PLUG IN  PMIC_AUXADC_AVG_NUM_LB  A9_BAT_PLUGIN_PC CCDET EINT1 M PLUG IN                         ADC_TRIM_C CCDET CON3e_BAT_PLUGIN_PC CCDET EINT1 M PLUG IN                        xe Y_BAT_PLUGIN_PC CCDET EINT1 M PLUG IN  PMIC_AUXADC_AVG_NUM_LB Y0IC_AUXADC_AVG_ CCDET CUR_DEBT                                ADC_TRIM_C CCDET CON3Y_BAT_PLUGIN_PC CCDET CUR_DEBT                               xe FFFF_BAT_PLUGIN_PC CCDET CUR_DEBT PMIC_AUXADC_AVG_NUM_LBxMA      e_BAT_PLUGIN_PC CCDET EINT0 CUR_DEBT                          ADC_TRIM_C CCDET CON32_BAT_PLUGIN_PC CCDET EINT0 CUR_DEBT                          e 7FFF_BAT_PLUGIN_PC CCDET EINT0 CUR_DEBT PMIC_AUXADC_AVG_NUM_LBxMA0IC_AUXADC_AVG_ CCDET EINT1 CUR_DEBT                          ADC_TRIM_C CCDET CON33_BAT_PLUGIN_PC CCDET EINT1 CUR_DEBT                          e 7FFF_BAT_PLUGIN_PC CCDET EINT1 CUR_DEBT PMIC_AUXADC_AVG_NUM_LBxMA0IC_AUXADC_AVG_ CCDET EINT0 INVERTER CUR_DEBT                 ADC_TRIM_C CCDET CON34IC_AUXADC_AVG_ CCDET EINT0 INVERTER CUR_DEBT                 e 7FFF_BAT_PLUGIN_PC CCDET EINT0 INVERTER CUR_DEBT PMIC_AUXADC_AVG_e_BAT_PLUGIN_PC CCDET EINT1 INVERTER CUR_DEBT                 ADC_TRIM_C CCDET CON35_BAT_PLUGIN_PC CCDET EINT1 INVERTER CUR_DEBT                 e 7FFF_BAT_PLUGIN_PC CCDET EINT1 INVERTER CUR_DEBT PMIC_AUXADC_AVG_e_BAT_PLUGIN_PC D_ UD CCDETCMPOBT ONT                         ADC_TRIM_C CCDET CON36_BAT_PLUGIN_PC D_ UD CCDETCMPOBT ONT                       xMe Y_BAT_PLUGIN_PC D_ UD CCDETCMPOBT ONT PMIC_AUXADC_AVG_NUM_LBxMe_BAT_PLUGIN_PC D_ UD CCDETCMPO T ONT                         ADC_TRIM_C CCDET CON36_BAT_PLUGIN_PC D_ UD CCDETCMPOAT ONT                       xMe Y_BAT_PLUGIN_PC D_ UD CCDETCMPOAT ONT PMIC_AUXADC_AVG_NUM_LBxMY_BAT_PLUGIN_PC D_EINT0CMPMOUT_ ONT                           ADC_TRIM_C CCDET CON36_BAT_PLUGIN_PC D_EINT0CMPMOUT_ ONT                           e Y_BAT_PLUGIN_PC D_EINT0CMPMOUT_ ONT PMIC_AUXADC_AVG_NUM_LB  A 2_BAT_PLUGIN_PC D_EINT0CMPOUT_ ONT                            ADC_TRIM_C CCDET CON36_BAT_PLUGIN_PC D_EINT0CMPOUT_ ONT                            e Y_BAT_PLUGIN_PC D_EINT0CMPOUT_ ONT PMIC_AUXADC_AVG_NUM_LB  A  3_BAT_PLUGIN_PC D_EINT0INVOUT_ ONT                            ADC_TRIM_C CCDET CON36_BAT_PLUGIN_PC D_EINT0INVOUT_ ONT                            e Y_BAT_PLUGIN_PC D_EINT0INVOUT_ ONT PMIC_AUXADC_AVG_NUM_LB  A  4IC_AUXADC_AVG_ D_EINT1CMPMOUT_ ONT                           ADC_TRIM_C CCDET CON36_BAT_PLUGIN_PC D_EINT1CMPMOUT_ ONT                           e Y_BAT_PLUGIN_PC D_EINT1CMPMOUT_ ONT PMIC_AUXADC_AVG_NUM_LB  A 5_BAT_PLUGIN_PC D_EINT1CMPOUT_ ONT                            ADC_TRIM_C CCDET CON36_BAT_PLUGIN_PC D_EINT1CMPOUT_ ONT                            e Y_BAT_PLUGIN_PC D_EINT1CMPOUT_ ONT PMIC_AUXADC_AVG_NUM_LB  A  6_BAT_PLUGIN_PC D_EINT1INVOUT_ ONT                            ADC_TRIM_C CCDET CON36_BAT_PLUGIN_PC D_EINT1INVOUT_ ONT                            e Y_BAT_PLUGIN_PC D_EINT1INVOUT_ ONT PMIC_AUXADC_AVG_NUM_LB  A  7_BAT_PLUGIN_PCDA_ UD CCDETCMPCLKT ONT                        ADC_TRIM_C CCDET CON37_BAT_PLUGIN_PCDA_ UD CCDETCMPCLKT ONT                       xe Y_BAT_PLUGIN_PCDA_ UD CCDETCMPCLKT ONT PMIC_AUXADC_AVG_NUM_LB 0_BAT_PLUGIN_PCDA_ UD CCDETVTHCLKT ONT                        ADC_TRIM_C CCDET CON37_BAT_PLUGIN_PCDA_ UD CCDETVTHCLKT ONT                       xe Y_BAT_PLUGIN_PCDA_ UD CCDETVTHCLKT ONT PMIC_AUXADC_AVG_NUM_LB Y_BAT_PLUGIN_PCDA_ UD CCDETMBIASCLKT ONT                      ADC_TRIM_C CCDET CON37_BAT_PLUGIN_PCDA_ UD CCDETMBIASCLKT ONT                      e Y_BAT_PLUGIN_PCDA_ UD CCDETMBIASCLKT ONT PMIC_AUXADC_AVG_NUM_L2_BAT_PLUGIN_PCDA_ UD CCDETAUXADCSWCTRL_ ONT                  ADC_TRIM_C CCDET CON37_BAT_PLUGIN_PCDA_ UD CCDETAUXADCSWCTRL_ ONT                  e Y_BAT_PLUGIN_PCDA_ UD CCDETAUXADCSWCTRL_ ONT PMIC_AUXADC_AVG_N3_BAT_PLUGIN_PCDA_EINT0CTURBOT ONT                            ADC_TRIM_C CCDET CON38_BAT_PLUGIN_PCDA_EINT0CTURBOT ONT                            e Y_BAT_PLUGIN_PCDA_EINT0CTURBOT ONT PMIC_AUXADC_AVG_NUM_LB  A  0_BAT_PLUGIN_PCDA_EINT0CMPMENT ONT                            ADC_TRIM_C CCDET CON38_BAT_PLUGIN_PCDA_EINT0CMPMENT ONT                            e Y_BAT_PLUGIN_PCDA_EINT0CMPMENT ONT PMIC_AUXADC_AVG_NUM_LB  A  Y_BAT_PLUGIN_PCDA_EINT0CMPENT ONT                             ADC_TRIM_C CCDET CON38_BAT_PLUGIN_PCDA_EINT0CMPENT ONT                            Ae Y_BAT_PLUGIN_PCDA_EINT0CMPENT ONT PMIC_AUXADC_AVG_NUM_LB  A  L2_BAT_PLUGIN_PCDA_EINT0INVENT ONT                             ADC_TRIM_C CCDET CON38_BAT_PLUGIN_PCDA_EINT0INVENT ONT                            Ae Y_BAT_PLUGIN_PCDA_EINT0INVENT ONT PMIC_AUXADC_AVG_NUM_LB  A   3_BAT_PLUGIN_PCDA_EINT0CENT ONT                               ADC_TRIM_C CCDET CON38_BAT_PLUGIN_PCDA_EINT0CENT ONT                            A  e Y_BAT_PLUGIN_PCDA_EINT0CENT ONT PMIC_AUXADC_AVG_NUM_LB  A     4IC_AUXADC_AVG_DA_EINT0ENT ONT                                ADC_TRIM_C CCDET CON38_BAT_PLUGIN_PCDA_EINT0ENT ONT                            A   e Y_BAT_PLUGIN_PCDA_EINT0ENT ONT PMIC_AUXADC_AVG_NUM_LB  A      5_BAT_PLUGIN_PCDA_EINT1CTURBOT ONT                            ADC_TRIM_C CCDET CON38_BAT_PLUGIN_PCDA_EINT1CTURBOT ONT                            e Y_BAT_PLUGIN_PCDA_EINT1CTURBOT ONT PMIC_AUXADC_AVG_NUM_LB  A  8_BAT_PLUGIN_PCDA_EINT1CMPMENT ONT                            ADC_TRIM_C CCDET CON38_BAT_PLUGIN_PCDA_EINT1CMPMENT ONT                            e Y_BAT_PLUGIN_PCDA_EINT1CMPMENT ONT PMIC_AUXADC_AVG_NUM_LB  A  9_BAT_PLUGIN_PCDA_EINT1CMPENT ONT                             ADC_TRIM_C CCDET CON38_BAT_PLUGIN_PCDA_EINT1CMPENT ONT                            Ae Y_BAT_PLUGIN_PCDA_EINT1CMPENT ONT PMIC_AUXADC_AVG_NUM_LB  A  LY0IC_AUXADC_AVG_DA_EINT1INVENT ONT                             ADC_TRIM_C CCDET CON38_BAT_PLUGIN_PCDA_EINT1INVENT ONT                            Ae Y_BAT_PLUGIN_PCDA_EINT1INVENT ONT PMIC_AUXADC_AVG_NUM_LB  A   YY_BAT_PLUGIN_PCDA_EINT1CENT ONT                               ADC_TRIM_C CCDET CON38_BAT_PLUGIN_PCDA_EINT1CENT ONT                            A  e Y_BAT_PLUGIN_PCDA_EINT1CENT ONT PMIC_AUXADC_AVG_NUM_LB  A     Y2_BAT_PLUGIN_PCDA_EINT1ENT ONT                                ADC_TRIM_C CCDET CON38_BAT_PLUGIN_PCDA_EINT1ENT ONT                            A   e Y_BAT_PLUGIN_PCDA_EINT1ENT ONT PMIC_AUXADC_AVG_NUM_LB  A      Y3_BAT_PLUGIN_PC CCDET EINT0 M PLUG IN COUNT_                  ADC_TRIM_C CCDET CON39_BAT_PLUGIN_PC CCDET EINT0 M PLUG IN COUNT_                  e 7_BAT_PLUGIN_PC CCDET EINT0 M PLUG IN COUNT_ PMIC_AUXADC_AVG_Ne_BAT_PLUGIN_PC CCDET EINT1 M PLUG IN COUNT_                  ADC_TRIM_C CCDET CON39_BAT_PLUGIN_PC CCDET EINT1 M PLUG IN COUNT_                  e 7_BAT_PLUGIN_PC CCDET EINT1 M PLUG IN COUNT_ PMIC_AUXADC_AVG_N4IC_AUXADC_AVG_ CCDET  ONTFLAG ENT                            ADC_TRIM_C CCDET CON4e_BAT_PLUGIN_PC CCDET  ONTFLAG ENT                            e Y_BAT_PLUGIN_PC CCDET MONTFLAG ENT PMIC_AUXADC_AVG_NUM_LB  A  0_BAT_PLUGIN_PC CCDET MONTFLAG SEL_                 \
    
   ADC_TRIM_C CCDET CON4e_BAT_PLUGIN_PC CCDET  ONTFLAG SEL_                       xMA 0xF_BAT_PLUGIN_PC CCDET  ONTFLAG SEL_ PMIC_AUXADC_AVG_NUM_LB  A 4I
enumGINUTFLAGS_LIST {
	IN_PCTOP0_ANA_ID,
	IN_PCTOP0_DIG_ID,
	IN_PCTOP0_ANA_MINOR REV,
	IN_PCTOP0_ANA_MAJOR REV,
	IN_PCTOP0_DIG_MINOR REV,
	IN_PCTOP0_DIG_MAJOR REV,
	IN_PCTOP0_DSN CBS,
	IN_PCTOP0_DSN BIX,
	IN_PCTOP0_DSN ESP,
	IN_PCTOP0_DSN FPI,
	IN_PCHWCID,
	IN_PCSWCID,
	IN_PCSTS_PWRKEY,
	IN_PCSTS_RTCA,
	IN_PCSTS_CHRIN,
	IN_PCSTS_SPAR,
	IN_PCSTS_RBOOT,
	IN_PCSTS_UVLO,
	IN_PCSTS_PGFAIL,
	IN_PCSTS_PSOC,
	IN_PCSTS_THRDN,
	IN_PCSTS_WRST,
	IN_PCSTS_CRST,
	IN_PCSTS_PKEYLP,
	IN_PCSTS_NORMOFF,
	IN_PCSTS_BWDT,
	IN_PCSTS_DDLO,
	IN_PCSTS_WDT,
	IN_PCSTS_PUPSRC,
	IN_PCSTS_KEYPWR,
	IN_PCSTS_PKSP,
	IN_PCSTS_OVLO,
	IN_PCRG_POFFSTS_CLR,
	IN_PCRG_PONSTS_CLR,
	IN_PCVM18_PG_DEB,
	IN_PCVIO18_PG_DEB,
	IN_PCVUFS_PG_DEB,
	IN_PCVBBCK_PG_DEB,
	IN_PCVRFCK_PG_DEB,
	IN_PCVS1_PG_DEB,
	IN_PCVA12_PG_DEB,
	IN_PCVA09_PG_DEB,
	IN_PCVS2_PG_DEB,
	IN_PCVMODEM_PG_DEB,
	IN_PCVPU_PG_DEB,
	IN_PCVGPU12_PG_DEB,
	IN_PCVGPU11_PG_DEB,
	IN_PCVCORE_PG_DEB,
	IN_PCVAUX18_PG_DEB,
	IN_PCVXO22_PG_DEB,
	IN_PCRSV_PG_DEB,
	IN_PCVRF12_PG_DEB,
	IN_PCVRF18_PG_DEB,
	IN_PCVUSB_PG_DEB,
	IN_PCVAUD18_PG_DEB,
	IN_PCVSRAM_PROC1_PG_DEB,
	IN_PCVPROC1_PG_DEB,
	IN_PCVSRAM_PROC2_PG_DEB,
	IN_PCVPROC2_PG_DEB,
	IN_PCVSRAM_MD_PG_DEB,
	IN_PCVSRAM_OTHERS_PG_DEB,
	IN_PCVEMC_PG_DEB,
	IN_PCEXT_IN_PCPG_DEB,
	IN_PCSTRUPCVM18_PG_STATUS,
	IN_PCSTRUPCVIO18_PG_STATUS,
	IN_PCSTRUPCVUFS_PG_STATUS,
	IN_PCSTRUPCVBBCK_PG_STATUS,
	IN_PCSTRUPCVRFCK_PG_STATUS,
	IN_PCSTRUPCVS1_PG_STATUS,
	IN_PCSTRUPCVA12_PG_STATUS,
	IN_PCSTRUPCVA09_PG_STATUS,
	IN_PCSTRUPCVS2_PG_STATUS,
	IN_PCSTRUPCVMODEM_PG_STATUS,
	IN_PCSTRUPCVPU_PG_STATUS,
	IN_PCSTRUPCVGPU12_PG_STATUS,
	IN_PCSTRUPCVGPU11_PG_STATUS,
	IN_PCSTRUPCVCORE_PG_STATUS,
	IN_PCSTRUPCVAUX18_PG_STATUS,
	IN_PCSTRUPCVXO22_PG_STATUS,
	IN_PCSTRUPCRSV_PG_STATUS,
	IN_PCSTRUPCVRF12_PG_STATUS,
	IN_PCSTRUPCVRF18_PG_STATUS,
	IN_PCSTRUPCVUSB_PG_STATUS,
	IN_PCSTRUPCVAUD18_PG_STATUS,
	IN_PCSTRUPCVSRAM_PROC1_PG_STATUS,
	IN_PCSTRUPCVPROC1_PG_STATUS,
	IN_PCSTRUPCVSRAM_PROC2_PG_STATUS,
	IN_PCSTRUPCVPROC2_PG_STATUS,
	IN_PCSTRUPCVSRAM_MD_PG_STATUS,
	IN_PCSTRUPCVSRAM_OTHERS_PG_STATUS,
	IN_PCSTRUPCVEMC_PG_STATUS,
	IN_PCSTRUPCEXT_IN_PCPG_STATUS,
	IN_PCSTRUPCVM18_OC_STATUS,
	IN_PCSTRUPCVIO18_OC_STATUS,
	IN_PCSTRUPCVUFS_OC_STATUS,
	IN_PCSTRUPCVBBCK_OC_STATUS,
	IN_PCSTRUPCVRFCK_OC_STATUS,
	IN_PCSTRUPCVS1_OC_STATUS,
	IN_PCSTRUPCVA12_OC_STATUS,
	IN_PCSTRUPCVA09_OC_STATUS,
	IN_PCSTRUPCVS2_OC_STATUS,
	IN_PCSTRUPCVMODEM_OC_STATUS,
	IN_PCSTRUPCVPU_OC_STATUS,
	IN_PCSTRUPCVGPU12_OC_STATUS,
	IN_PCSTRUPCVGPU11_OC_STATUS,
	IN_PCSTRUPCVCORE_OC_STATUS,
	IN_PCSTRUPCVAUX18_OC_STATUS,
	IN_PCSTRUPCVXO22_OC_STATUS,
	IN_PCSTRUPCRSV_OC_STATUS,
	IN_PCSTRUPCVRF12_OC_STATUS,
	IN_PCSTRUPCVRF18_OC_STATUS,
	IN_PCSTRUPCVUSB_OC_STATUS,
	IN_PCSTRUPCVAUD18_OC_STATUS,
	IN_PCSTRUPCVSRAM_PROC1_OC_STATUS,
	IN_PCSTRUPCVPROC1_OC_STATUS,
	IN_PCSTRUPCVSRAM_PROC2_OC_STATUS,
	IN_PCSTRUPCVPROC2_OC_STATUS,
	IN_PCSTRUPCVSRAM_MD_OC_STATUS,
	IN_PCSTRUPCVSRAM_OTHERS_OC_STATUS,
	IN_PCSTRUPCVEMC_OC_STATUS,
	IN_PCINUTTHERMAL_DEB,
	IN_PCSTRUPCTHERMAL_STATUS,
	IN_PCRG_SRCLKENTIN0 EN,
	IN_PCRG_SRCLKENTIN0 HW_MODE,
	IN_PCRG_SRCLKENTIN1 EN,
	IN_PCRG_SRCLKENTIN1 HW_MODE,
	IN_PCRG_SRCLKENTIN_SYNC EN,
	IN_PCRG_OSC ENT UTO_OFF,
	IN_PCTEST OUT,
	IN_PCRG_ ONTFLAG SEL,
	IN_PCRG_ ONTGRP SEL,
	IN_PCRG_NANDTREE_MODE,
	IN_PCRG_TEST  UXADC,
	IN_PCRG_EFUSE_MODE,
	IN_PCRG_TEST STRUP,
	IN_PCTESTMODE SW,
	IN_PCINUTTEST MODE SCAN,
	IN_PCPWRKEY_DEB,
	IN_PCCHRDET DEB,
	IN_PCHOMEKEY_DEB,
	IN_PCRG_PNUTTDSEL,
	IN_PCRG_SPITTDSEL,
	IN_PCRG_AUDTTDSEL,
	IN_PCRG_E32CAL_TDSEL,
	IN_PCRG_PNUTRDSEL,
	IN_PCRG_SPITRDSEL,
	IN_PCRG_AUDTRDSEL,
	IN_PCRG_E32CAL_RDSEL,
	IN_PCRG_SMT_WDTRSTB_IN,
	IN_PCRG_SMT_SRCLKENTIN0,
	IN_PCRG_SMT_SRCLKENTIN1,
	IN_PCRG_SMT_RTC_32K1V8_0,
	IN_PCRG_SMT_RTC_32K1V8_1,
	IN_PCRG_SMT_HOMEKEY,
	IN_PCRG_SMT_SCPCVREQCVAO,
	IN_PCRG_SMT_SPITCLK,
	IN_PCRG_SMT_SPITCSN,
	IN_PCRG_SMT_SPITMOSI,
	IN_PCRG_SMT_SPITMISO,
	IN_PCRG_SMT_AUDTCLKT OSI,
	IN_PCRG_SMT_AUDTDATT OSI0,
	IN_PCRG_SMT_AUDTDATT OSI1,
	IN_PCRG_SMT_AUDTDATT OSI2,
	IN_PCRG_SMT_AUDTSYNC  OSI,
	IN_PCRG_SMT_AUDTNLET OSI0,
	IN_PCRG_SMT_AUDTNLET OSI1,
	IN_PCRG_SMT_AUDTDATT ISO0,
	IN_PCRG_SMT_AUDTDATT ISO1,
	IN_PCRG_SMT_AUDTDATT ISO2,
	IN_PCRG_TOPCRSV0,
	IN_PCRG_TOPCRSV1,
	IN_PCRG_OCTL_SRCLKENTIN0,
	IN_PCRG_OCTL_SRCLKENTIN1,
	IN_PCRG_OCTL_RTC_32K1V8_0,
	IN_PCRG_OCTL_RTC_32K1V8_1,
	IN_PCRG_OCTL_SPITCLK,
	IN_PCRG_OCTL_SPITCSN,
	IN_PCRG_OCTL_SPIT OSI,
	IN_PCRG_OCTL_SPIT ISO,
	IN_PCRG_OCTL_AUDTCLKT OSI,
	IN_PCRG_OCTL_AUDTDATT OSI0,
	IN_PCRG_OCTL_AUDTDATT OSI1,
	IN_PCRG_OCTL_AUDTDATT OSI2,
	IN_PCRG_OCTL_AUDTSYNC  OSI,
	IN_PCRG_OCTL_AUDTNLET OSI0,
	IN_PCRG_OCTL_AUDTNLET OSI1,
	IN_PCRG_OCTL_AUDTDATT ISO0,
	IN_PCRG_OCTL_AUDTDATT ISO1,
	IN_PCRG_OCTL_AUDTDATT ISO2,
	IN_PCRG_OCTL_HOMEKEY,
	IN_PCRG_OCTL_SCPCVREQCVAO,
	IN_PCRG_SRCLKENTIN0 FILTER EN,
	IN_PCRG_SRCLKENTIN1 FILTER EN,
	IN_PCRG_RTC32K_1V8_0 FILTER EN,
	IN_PCRG_RTC32K_1V8_1 FILTER EN,
	IN_PCRG_SPITCLK FILTER EN,
	IN_PCRG_SPITCSN FILTER EN,
	IN_PCRG_SPIT OSI FILTER EN,
	IN_PCRG_SPIT ISO FILTER EN,
	IN_PCRG_AUDTCLKT OSI FILTER EN,
	IN_PCRG_AUDTDATT OSI0 FILTER EN,
	IN_PCRG_AUDTDATT OSI1 FILTER EN,
	IN_PCRG_AUDTDATT OSI2 FILTER EN,
	IN_PCRG_AUDTSYNC  OSI FILTER EN,
	IN_PCRG_AUDTDATT ISO0 FILTER EN,
	IN_PCRG_AUDTDATT ISO1 FILTER EN,
	IN_PCRG_AUDTDATT ISO2 FILTER EN,
	IN_PCRG_WDTRSTB_IN FILTER EN,
	IN_PCRG_HOMEKEY_FILTER EN,
	IN_PCRG_SCPCVREQCVAO FILTER EN,
	IN_PCRG_AUDTNLET OSI0 FILTER EN,
	IN_PCRG_AUDTNLET OSI1 FILTER EN,
	IN_PCRG_SRCLKENTIN0 RCSEL,
	IN_PCRG_SRCLKENTIN1 RCSEL,
	IN_PCRG_RTC32K_1V8_0 RCSEL,
	IN_PCRG_RTC32K_1V8_1 RCSEL,
	IN_PCRG_SPITCLK RCSEL,
	IN_PCRG_SPITCSN RCSEL,
	IN_PCRG_SPIT OSI RCSEL,
	IN_PCRG_SPIT ISO RCSEL,
	IN_PCRG_AUDTCLKT OSI RCSEL,
	IN_PCRG_AUDTDATT OSI0 RCSEL,
	IN_PCRG_AUDTDATT OSI1 RCSEL,
	IN_PCRG_AUDTDATT OSI2 RCSEL,
	IN_PCRG_AUDTSYNC  OSI RCSEL,
	IN_PCRG_AUDTDATT ISO0 RCSEL,
	IN_PCRG_AUDTDATT ISO1 RCSEL,
	IN_PCRG_AUDTDATT ISO2 RCSEL,
	IN_PCRG_WDTRSTB_IN RCSEL,
	IN_PCRG_HOMEKEY_RCSEL,
	IN_PCRG_SCPCVREQCVAO RCSEL,
	IN_PCRG_AUDTNLET OSI0 RCSEL,
	IN_PCRG_AUDTNLET OSI1 RCSEL,
	IN_PCTOPCSTATUS,
	IN_PCTOPCSTATUS SET,
	IN_PCTOPCSTATUS CLR,
	IN_PCVM_MODE,
	IN_PCTOP1_ANA_ID,
	IN_PCTOP1_DIG_ID,
	IN_PCTOP1_ANA_MINOR REV,
	IN_PCTOP1_ANA_MAJOR REV,
	IN_PCTOP1_DIG_MINOR REV,
	IN_PCTOP1_DIG_MAJOR REV,
	IN_PCTOP1_DSN CBS,
	IN_PCTOP1_DSN BIX,
	IN_PCTOP1_DSN ESP,
	IN_PCTOP1_DSN FPI,
	IN_PCGPIO_DIR0,
	IN_PCGPIO_DIR0 SET,
	IN_PCGPIO_DIR0 CLR,
	IN_PCGPIO_DIR1,
	IN_PCGPIO_DIR1 SET,
	IN_PCGPIO_DIR1 CLR,
	IN_PCGPIO_PULLEN0,
	IN_PCGPIO_PULLEN0 SET,
	IN_PCGPIO_PULLEN0 CLR,
	IN_PCGPIO_PULLEN1,
	IN_PCGPIO_PULLEN1 SET,
	IN_PCGPIO_PULLEN1 CLR,
	IN_PCGPIO_PULLSEL0,
	IN_PCGPIO_PULLSEL0 SET,
	IN_PCGPIO_PULLSEL0 CLR,
	IN_PCGPIO_PULLSEL1,
	IN_PCGPIO_PULLSEL1 SET,
	IN_PCGPIO_PULLSEL1 CLR,
	IN_PCGPIO_DINV0,
	IN_PCGPIO_DINV0 SET,
	IN_PCGPIO_DINV0 CLR,
	IN_PCGPIO_DINV1,
	IN_PCGPIO_DINV1 SET,
	IN_PCGPIO_DINV1 CLR,
	IN_PCGPIO_DOUT0,
	IN_PCGPIO_DOUT0 SET,
	IN_PCGPIO_DOUT0 CLR,
	IN_PCGPIO_DOUT1,
	IN_PCGPIO_DOUT1 SET,
	IN_PCGPIO_DOUT1 CLR,
	IN_PCGPIO_PI0,
	IN_PCGPIO_PI1,
	IN_PCGPIO_POE0,
	IN_PCGPIO_POE1,
	IN_PCGPIO0_MODE,
	IN_PCGPIO1_MODE,
	IN_PCGPIO2_MODE,
	IN_PCGPIO3_MODE,
	IN_PCGPIO_MODE0 SET,
	IN_PCGPIO_MODE0 CLR,
	IN_PCGPIO4_MODE,
	IN_PCGPIO5_MODE,
	IN_PCGPIO6_MODE,
	IN_PCGPIO7_MODE,
	IN_PCGPIO_MODE1 SET,
	IN_PCGPIO_MODE1 CLR,
	IN_PCGPIO8_MODE,
	IN_PCGPIO9_MODE,
	IN_PCGPIO10_MODE,
	IN_PCGPIO11_MODE,
	IN_PCGPIO_MODE2 SET,
	IN_PCGPIO_MODE2 CLR,
	IN_PCGPIO12_MODE,
	IN_PCGPIO13_MODE,
	IN_PCGPIO14_MODE,
	IN_PCGPIO15_MODE,
	IN_PCGPIO_MODE3 SET,
	IN_PCGPIO_MODE3 CLR,
	IN_PCGPIO16_MODE,
	IN_PCGPIO17_MODE,
	IN_PCGPIO18_MODE,
	IN_PCGPIO19_MODE,
	IN_PCGPIO_MODE4 SET,
	IN_PCGPIO_MODE4 CLR,
	IN_PCGPIO_RSV,
	IN_PCTOP2_ANA_ID,
	IN_PCTOP2_DIG_ID,
	IN_PCTOP2_ANA_MINOR REV,
	IN_PCTOP2_ANA_MAJOR REV,
	IN_PCTOP2_DIG_MINOR REV,
	IN_PCTOP2_DIG_MAJOR REV,
	IN_PCTOP2_DSN CBS,
	IN_PCTOP2_DSN BIX,
	IN_PCTOP2_DSN ESP,
	IN_PCTOP2_DSN FPI,
	IN_PCTOPCCLKTOFFSET,
	IN_PCTOPCRST OFFSET,
	IN_PCTOPCINT OFFSET,
	IN_PCTOPCINT LEN,
	IN_PCRG_SCK32K_CK_PDN,
	IN_PCRG_INTRP_CK_PDN,
	IN_PCRG_EFUSE_CK_PDN,
	IN_PCRG_CK_PDNCRSV0,
	IN_PCRG_CK_PDNCRSV1,
	IN_PCRG_SPITCK_PDN,
	IN_PCRG_CK_PDNCRSV2,
	IN_PCRG_PMU32K_CK_PDN,
	IN_PCRG_FQMTR_32K_CK_PDN,
	IN_PCRG_FQMTR_CK_PDN,
	IN_PCRG_PMU128K_CK_PDN,
	IN_PCRG_RTC26M_CK_PDN,
	IN_PCRG_RTC32K_CK_PDN,
	IN_PCTOPCCKPDNCCON0 SET,
	IN_PCTOPCCKPDNCCON0 CLR,
	IN_PCRG_RTC32K_1V8_0 PDN,
	IN_PCRG_RTC32K_1V8_1 PDN,
	IN_PCRG_TRIM_128K_CK_PDN,
	IN_PCRG_BGRTTEST CK_PDN,
	IN_PCRG_PCHRTTEST CK_PDN,
	IN_PCTOPCCKPDNCCON1 SET,
	IN_PCTOPCCKPDNCCON1 CLR,
	IN_PCRG_FQMTR_CK_CKSEL,
	IN_PCRG_RTC_32K1V8_SEL,
	IN_PCRG_PNU32K_CK_CKSEL,
	IN_PCRG_TOPCCKSEL_CON0 RSV,
	IN_PCTOPCCKSEL_CON0 SET,
	IN_PCTOPCCKSEL_CON0 CLR,
	IN_PCRG_SRCVOLTEN SW,
	IN_PCRG_VOWEN SW,
	IN_PCRG_SRCVOLTEN MODE,
	IN_PCRG_VOWEN MODE,
	IN_PCRG_TOPCCKSEL_CON2 RSV,
	IN_PCTOPCCKSEL_CON1 SET,
	IN_PCTOPCCKSEL_CON1 CLR,
	IN_PCRG_REG_CK_DIVSEL,
	IN_PCTOPCCKDIVSEL_CON0 RSV,
	IN_PCTOPCCKDIVSEL_CON0 SET,
	IN_PCTOPCCKDIVSEL_CON0 CLR,
	IN_PCRG_EFUSE_CK_PDN_HWEN,
	IN_PCRG_EINT_32K_CK_PDN_HWEN,
	IN_PCRG_RTC26M_CK_PDN_HWEN,
	IN_PCTOPCCKHWEN_CON0 RSV,
	IN_PCTOPCCKHWEN_CON0 SET,
	IN_PCTOPCCKHWEN_CON0 CLR,
	IN_PCRG_PMU128K_CK_TST DIS,
	IN_PCRG_DCXO_1M_CK_TST DIS,
	IN_PCRG_DCXO_26M_CK_TST DIS,
	IN_PCRG_XO_CLKT26M_DIG_TST DIS,
	IN_PCRG_RTC_26M_CK_TST DIS,
	IN_PCRG_RTC_32K_CK_TST DIS,
	IN_PCRG_SCK_32K_CK_TST DIS,
	IN_PCTOPCCKTST CON0 RSV,
	IN_PCRG_PMU128K_CK_TSTSEL,
	IN_PCRG_DCXO_1M_CK_TSTSEL,
	IN_PCRG_DCXO_26M_CK_TSTSEL,
	IN_PCRG_XO_CLKT26M_DIG_TSTSEL,
	IN_PCRG_RTC_26M_CK_TSTSEL,
	IN_PCRG_RTC_32K_CK_TSTSEL,
	IN_PCRG_SCK_32K_CK_TSTSEL,
	IN_PCRG_EFUSE_CK_TSTSEL,
	IN_PCRG_BGRTTEST CK_TSTSEL,
	IN_PCRG_PCHRTTEST CK_TSTSEL,
	IN_PCRG_FQMTR_CK_TSTSEL,
	IN_PCRG_DCXO1M_TSTCK_SEL,
	IN_PCRG_DCXO26M_CKEN_BUCK_SW_SEL,
	IN_PCRG_DCXO26M_CKEN_BUCK_SW,
	IN_PCRG_DCXO26M_CKEN_BM_SW_SEL,
	IN_PCRG_DCXO26M_CKEN_BM_SW,
	IN_PCRG_DCXO26M_CKEN_HK_SW_SEL,
	IN_PCRG_DCXO26M_CKEN_HK_SW,
	IN_PCRG_DCXO26M_CKEN_LDO_SW_SEL,
	IN_PCRG_DCXO26M_CKEN_LDO_SW,
	IN_PCRG_DCXO26M_CKEN_SCK_SW_SEL,
	IN_PCRG_DCXO26M_CKEN_SCK_SW,
	IN_PCRG_DCXO26M_CKEN_MDB_SW_SEL,
	IN_PCRG_DCXO26M_CKEN_MDB_SW,
	IN_PCRG_DCXO1M_CKEN_BUCK_SW_SEL,
	IN_PCRG_DCXO1M_CKEN_BUCK_SW,
	IN_PCRG_DCXO1M_CKEN_LDO_SW_SEL,
	IN_PCRG_DCXO1M_CKEN_LDO_SW,
	IN_PCRG_DCXO1M_CKEN_HK_SW_SEL,
	IN_PCRG_DCXO1M_CKEN_HK_SW,
	IN_PCRG_TOPCMDB_DCM_SW_MODE,
	IN_PCRG_TOPCMDB_DCM_SW_EN,
	IN_PCRG_SCKCMDB_DCM_SW_MODE,
	IN_PCRG_SCKCMDB_DCM_SW_EN,
	IN_PCRG_LDO_MDB_DCM_SW_MODE,
	IN_PCRG_LDO_MDB_DCM_SW_EN,
	IN_PCRG_BUCK_MDB_DCM_SW_MODE,
	IN_PCRG_BUCK_MDB_DCM_SW_EN,
	IN_PCRG_MDB_DCXO26M_DCM_LP_EN,
	IN_PCRG_EFUSE_MANCRST,
	IN_PCRG_DRIVERCRST,
	IN_PCRG_FQMTR_RST,
	IN_PCRG_RTC_RST,
	IN_PCRG_TYPE_C_CC_RST,
	IN_PCRG_CLKTTRIM_RST,
	IN_PCRG_BUCK_SRCLKENTRST,
	IN_PCTOPCRST CON0 SET,
	IN_PCTOPCRST CON0 CLR,
	IN_PCRG_BUCK_PROT_INPP_RST,
	IN_PCRG_SPKCRST,
	IN_PCRG_FT_VR_SYSRSTB,
	IN_PCRG_LDO_CALITRST,
	IN_PCTOPCRST CON1 RSV,
	IN_PCTOPCRST CON1 SET,
	IN_PCTOPCRST CON1 CLR,
	IN_PCRG_CHRTLDO_DET  ODE,
	IN_PCRG_CHRTLDO_DET SW,
	IN_PCRG_CHRWDTTFLAG  ODE,
	IN_PCRG_CHRWDTTFLAG SW,
	IN_PCTOPCRST CON2 RSV,
	IN_PCRG_GPIO_RST_SEL,
	IN_PCRG_WDTRSTB_EN,
	IN_PCRG_WDTRSTB_ ODE,
	IN_PCWDTRSTB_STATUS,
	IN_PCWDTRSTB_STATUS CLR,
	IN_PCRG_WDTRSTB_FB_EN,
	IN_PCRG_WDTRSTB_DEB,
	IN_PCRG_PWRKEY_KEY_MODE RSV,
	IN_PCRG_PWRKEY_RST_ENTRSV,
	IN_PCRG_PWRRST_TMR DIS RSV,
	IN_PCRG_PWRKEY_RST_TD RSV,
	IN_PCTOPCRST MISC RSV,
	IN_PCTOPCRST MISC SET,
	IN_PCTOPCRST MISC CLR,
	IN_PCVPWRINTRSTB_STATUS,
	IN_PCDDLOTRSTB_STATUS,
	IN_PCUVLOTRSTB_STATUS,
	IN_PCRTC_DDLOTRSTB_STATUS,
	IN_PCCHRWDTTREG_RSTB_STATUS,
	IN_PCCHRDET REG_RSTB_STATUS,
	IN_PCBWDT_DDLOTRSTB_STATUS,
	IN_PCTOPCRST STATUS RSV,
	IN_PCTOPCRST STATUS SET,
	IN_PCTOPCRST STATUS CLR,
	IN_PCDCXO1M_CKEN_BUCK,
	IN_PCDCXO1M_CKEN_LDO,
	IN_PCDCXO1M_CKEN_HK,
	IN_PCDCXO26M_CKEN_BUCK,
	IN_PCDCXO26M_CKEN_LDO,
	IN_PCDCXO26M_CKEN_HK,
	IN_PCDCXO26M_CKEN_BM,
	IN_PCDCXO26M_CKEN_SCK,
	IN_PCDCXO26M_CKEN_MDB,
	IN_PCDCXO1M_CKEN,
	IN_PCDCXO26M_CKEN,
	IN_PCTOP2_ELR LEN,
	IN_PCRG_TOP2_RSV0,
	IN_PCRG_TOP2CRSV1,
	IN_PCTOP3_ANA_ID,
	IN_PCTOP3_DIG_ID,
	IN_PCTOP3_ANA_MINOR REV,
	IN_PCTOP3_ANA_MAJOR REV,
	IN_PCTOP3_DIG_MINOR REV,
	IN_PCTOP3_DIG_MAJOR REV,
	IN_PCTOP3_DSN CBS,
	IN_PCTOP3_DSN BIX,
	IN_PCTOP3_DSN ESP,
	IN_PCTOP3_DSN FPI,
	IN_PCRG_INT ENT PITCMD_ALERT,
	IN_PCMISC TOPCINT CON0 SET,
	IN_PCMISC TOPCINT CON0 CLR,
	IN_PCRG_INT_    T PITCMD_ALERT,
	IN_PCMISC TOPCINT     TCON0 SET,
	IN_PCMISC TOPCINT     TCON0 CLR,
	IN_PCRG_INT_STATUS SPITCMD_ALERT,
	IN_PCRG_INT_RAW_STATUS SPITCMD_ALERT,
	IN_PCRG_INT_    TBUCK_TOP,
	IN_PCRG_INT_    TLDO_TOP,
	IN_PCRG_INT_    TPSC TOP,
	IN_PCRG_INT_    T CK_TOP,
	IN_PCRG_INT_    TBM_TOP,
	IN_PCRG_INT_    THK_TOP,
	IN_PCRG_INT_    TXPP_TOP,
	IN_PCRG_INT_    TAUDTTOP,
	IN_PCRG_INT_    TMISC TOP,
	IN_PCTOPCINT     TCON0 SET,
	IN_PCTOPCINT     TCON0 CLR,
	IN_PCINT_STATUS BUCK_TOP,
	IN_PCINT_STATUS LDO_TOP,
	IN_PCINT_STATUS PSC TOP,
	IN_PCINT_STATUS SCK_TOP,
	IN_PCINT_STATUS BM_TOP,
	IN_PCINT_STATUS HK_TOP,
	IN_PCINT_STATUS XPP_TOP,
	IN_PCINT_STATUS AUDTTOP,
	IN_PCINT_STATUS MISC TOP,
	IN_PCINT_STATUS TOPCRSV,
	IN_PCINT_RAW_STATUS BUCK_TOP,
	IN_PCINT_RAW_STATUS LDO_TOP,
	IN_PCINT_RAW_STATUS PSC TOP,
	IN_PCINT_RAW_STATUS SCK_TOP,
	IN_PCINT_RAW_STATUS BM_TOP,
	IN_PCINT_RAW_STATUS HK_TOP,
	IN_PCINT_RAW_STATUS XPP_TOP,
	IN_PCINT_RAW_STATUS AUDTTOP,
	IN_PCINT_RAW_STATUS MISC TOP,
	IN_PCINT_RAW_STATUS TOPCRSV,
	IN_PCRG_INT_POLARITY,
	IN_PCRG_DCXO26M_CKEN_SW_SEL,
	IN_PCRG_DCXO26M_CKEN_SW,
	IN_PCRG_DCXO1M_CKEN_SW_SEL,
	IN_PCRG_DCXO1M_CKEN_SW,
	IN_PCINRC EN,
	IN_PCINRC EN SET,
	IN_PCINRC EN CLR,
	IN_PCRG_VR_SPM MODE,
	IN_PCRG_VR_MD_MODE,
	IN_PCRG_VR_SSHUB_ ODE,
	IN_PCINRC CON1 SET,
	IN_PCINRC CON1 CLR,
	IN_PCRG_SRCLKEN2_MODE,
	IN_PCRG_SRCLKEN3_MODE,
	IN_PCPLT0_ANA_ID,
	IN_PCPLT0_DIG_ID,
	IN_PCPLT0_ANA_MINOR REV,
	IN_PCPLT0_ANA_MAJOR REV,
	IN_PCPLT0_DIG_MINOR REV,
	IN_PCPLT0_DIG_MAJOR REV,
	IN_PCPLT0_DSN CBS,
	IN_PCPLT0_DSN BIX,
	IN_PCPLT0_DSN ESP,
	IN_PCPLT0_DSN FPI,
	IN_PCRG_OSC 128K_TRIM_EN,
	IN_PCRG_OSC 128K_TRIM_RATE,
	IN_PCDA_OSC 128K_TRIM,
	IN_PCRG_OTP_PA,
	IN_PCRG_OTP_PDIN,
	IN_PCRG_OTP_PTM,
	IN_PCRG_OTP_PWE,
	IN_PCRG_OTP_PPROG,
	IN_PCRG_OTP_PWE_SRC,
	IN_PCRG_OTP_PROG_PKEY,
	IN_PCRG_OTP_RD_PKEY,
	IN_PCRG_OTP_RD_TRIG,
	IN_PCRG_RDTRDY_BYPASS,
	IN_PCRG_SKIP_OTP_OUT,
	IN_PCRG_OTP_RD_SW,
	IN_PCRG_OTP_DOUT_ W,
	IN_PCRG_OTP_RD_BUSY,
	IN_PCRG_OTP_RD_ACK,
	IN_PCRG_OTP_PA SW,
	IN_PCTMA_KEY,
	IN_PCTOPCMDB_RSV0,
	IN_PCTOPCMDB_RSV1,
	IN_PCRG_MDB_DM1_DS EN,
	IN_PCRG_AUTO_LOAD_FORCE,
	IN_PCRG_OTP_WRITE_ EL,
	IN_PCRG_TOPCMDB_BRIDGE_BYPASS_EN,
	IN_PCRG_SCKCMDB_BRIDGE_BYPASS_EN,
	IN_PCRG_LDO_MDB_BRIDGE_BYPASS_EN,
	IN_PCRG_BUCK_MDB_BRIDGE_BYPASS_EN,
	IN_PCRG_MDB_BRDG_ACS SUSPEND,
	IN_PCRG_MDB_BRDG_ACS DEEPIDLE,
	IN_PCPLT0_ELR LEN,
	IN_PCRG_OSC 128K_TRIM,
	IN_PCSPISLV_ANA_ID,
	IN_PCSPISLV_DIG_ID,
	IN_PCSPISLV_ANA_MINOR REV,
	IN_PCSPISLV_ANA_MAJOR REV,
	IN_PCSPISLV_DIG_MINOR REV,
	IN_PCSPISLV_DIG_MAJOR REV,
	IN_PCSPISLV_DSN CBS,
	IN_PCSPISLV_DSN BIX,
	IN_PCSPISLV_DSN ESP,
	IN_PCSPISLV_DSN FPI,
	IN_PCRG_SPIT ISO MODE SEL,
	IN_PCRG_ENTRECORD,
	IN_PCRG_RDTRECORD EN,
	IN_PCRG_SPITRSV,
	IN_PCDEW_DIO EN,
	IN_PCDEW_READ_TEST,
	IN_PCDEW_WRITE_TEST,
	IN_PCDEW_CRPCSWRST,
	IN_PCDEW_CRPCEN,
	IN_PCDEW_CRPCVAL,
	IN_PCDEW_CIPHER_KEY_SEL,
	IN_PCDEW_CIPHER_IV_SEL,
	IN_PCDEW_CIPHER_EN,
	IN_PCDEW_CIPHER_RDY,
	IN_PCDEW_CIPHER_MODE,
	IN_PCDEW_CIPHER_SWRST,
	IN_PCDEW_RDDMY_NO,
	IN_PCRG_SPITDLY_SEL,
	IN_PCRECORD CMD0,
	IN_PCRECORD CMD1,
	IN_PCRECORD CMD2,
	IN_PCRECORD CMD3,
	IN_PCRECORD CMD4,
	IN_PCRECORD CMD5,
	IN_PCRECORD WDATA0,
	IN_PCRECORD WDATA1,
	IN_PCRECORD WDATA2,
	IN_PCRECORD WDATA3,
	IN_PCRECORD WDATA4,
	IN_PCRECORD WDATA5,
	IN_PCRG_    _TARGET,
	IN_PCRG_    _    ,
	IN_PCRG_WDATA_TARGET,
	IN_PCRG_WDATA_    ,
	IN_PCRG_SPITRECORD CLR,
	IN_PCRG_CMD_ALERT CLR,
	IN_PCSPISLV_KEY,
	IN_PCINT_TYPE_CON0,
	IN_PCINT_TYPE_CON0 SET,
	IN_PCINT_TYPE_CON0 CLR,
	IN_PCCPUCINT_STA,
	IN_PCMD32CINT_STA,
	IN_PCRG_SRCLKENTIN3_SMPSTCLKT ODE,
	IN_PCRG_SRCLKENTIN3 EN SMPSTTEST,
	IN_PCRG_SRCLKENTIN2_SMPSTCLKT ODE,
	IN_PCRG_SRCLKENTIN2 EN SMPSTTEST,
	IN_PCRG_SRCLKENTIN2_EN,
	IN_PCRG_SRCLKENTIN3_EN,
	IN_PCSCK_TOP_ANA_ID,
	IN_PCSCK_TOP_DIG_ID,
	IN_PCSCK_TOP_ANA_MINOR REV,
	IN_PCSCK_TOP_ANA_MAJOR REV,
	IN_PCSCK_TOP_DIG_MINOR REV,
	IN_PCSCK_TOP_DIG_MAJOR REV,
	IN_PCSCK_TOP_CBS,
	IN_PCSCK_TOP_BIX,
	IN_PCSCK_TOP_ESP,
	IN_PCSCK_TOP_FPI,
	IN_PCSCK_TOP_CLKTOFFSET,
	IN_PCSCK_TOP_RST OFFSET,
	IN_PCSCK_TOP_INT OFFSET,
	IN_PCSCK_TOP_INT LEN,
	IN_PCSCK_TOP_XTAL_SEL,
	IN_PCSCK_TOP_RESERVED,
	IN_PCXOSC32_ENB_DET,
	IN_PCSCK_TOP_TEST OUT,
	IN_PCSCK_TOP_ ONTFLAG SEL,
	IN_PCSCK_TOP_ ONTGRP SEL,
	IN_PCRG_RTC_SEPCMCLKTPDN,
	IN_PCRG_EOSC CALITTEST CK_PDN,
	IN_PCRG_RTC_EOSC32_CK_PDN,
	IN_PCRG_RTC_SEPC32K_CK_PDN,
	IN_PCRG_RTC_MCLKTPDN,
	IN_PCRG_RTC_32K_CK_PDN,
	IN_PCRG_RTC_26M_CK_PDN,
	IN_PCRG_RTC_2SEPCOFF_DET PDN,
	IN_PCRG_RTC_INTRP_CK_PDN,
	IN_PCSCK_TOP_CKPDNCCON0 SET,
	IN_PCSCK_TOP_CKPDNCCON0 CLR,
	IN_PCRG_RTC_26M_CK_PDN_HWEN,
	IN_PCRG_RTC_MCLKTPDN_HWEN,
	IN_PCRG_RTC_SEPC32K_CK_PDN_HWEN,
	IN_PCRG_RTC_SEPCMCLKTPDN_HWEN,
	IN_PCRG_RTC_INTRP_CK_PDN_HWEN,
	IN_PCRG_RTC_CLKTPDN_HWENCRSV_1,
	IN_PCRG_RTC_CLKTPDN_HWENCRSV_0,
	IN_PCSCK_TOP_CKHWEN_CON SET,
	IN_PCSCK_TOP_CKHWEN_CON CLR,
	IN_PCRG_RTC_CK_TSTSELCRSV,
	IN_PCRG_RTCDET CK_TSTSEL,
	IN_PCRG_EOSC CALITTEST CK_TSTSEL,
	IN_PCRG_RTC_EOSC32_CK_TSTSEL,
	IN_PCRG_RTC_SWRST,
	IN_PCRG_RTC_SEPCSWRST,
	IN_PCRG_BANK_RTC_SWRST,
	IN_PCRG_BANK_RTC_SEPCSWRST,
	IN_PCRG_BANK_EOSC CALITSWRST,
	IN_PCRG_BANK_SCK_TOP_SWRST,
	IN_PCRG_BANK_FQMTR_RST,
	IN_PCSCK_TOP_RST CON0 SET,
	IN_PCSCK_TOP_RST CON0 CLR,
	IN_PCRG_INT ENTRTC,
	IN_PCSCK_TOP_INT CON0 SET,
	IN_PCSCK_TOP_INT CON0 CLR,
	IN_PCRG_INT_    TRTC,
	IN_PCSCK_TOP_INT     TCON0 SET,
	IN_PCSCK_TOP_INT     TCON0 CLR,
	IN_PCRG_INT_STATUS RTC,
	IN_PCRG_INT_RAW_STATUS RTC,
	IN_PCSCK_TOP_POLARITY,
	IN_PCEOSC CALITSTART,
	IN_PCEOSC CALITTD,
	IN_PCEOSC CALITTEST,
	IN_PCEOSC CALITDCXO_RDY_TD,
	IN_PCFRPCVTCXO0_ON,
	IN_PCEOSC CALITRSV,
	IN_PCMIX_EOSC32_STP_LPDTB,
	IN_PCMIX_EOSC32_STP_LPDEN,
	IN_PCMIX_XOSC32_STP_PWDB,
	IN_PCMIX_XOSC32_STP_LPDTB,
	IN_PCMIX_XOSC32_STP_LPDEN,
	IN_PCMIX_XOSC32_STP_LPDRST,
	IN_PCMIX_XOSC32_STP_CALI,
	IN_PCSTMPT ODE,
	IN_PCMIX_EOSC32_STP_CHOP_EN,
	IN_PCMIX_DCXO_STP_LVSH_EN,
	IN_PCMIX_PNUTSTP_DDLOTVRTC,
	IN_PCMIX_PNUTSTP_DDLOTVRTC_EN,
	IN_PCMIX_RTC_STP_XOSC32_ENB,
	IN_PCMIX_DCXO_STP_TEST DEGLITCHT ODE,
	IN_PCMIX_EOSC32_STP_RSV,
	IN_PCMIX_EOSC32_VCT_EN,
	IN_PCMIX_EOSC32_OPT,
	IN_PCMIX_DCXO_STP_LVSH_EN_INT,
	IN_PCMIX_RTC_GPIO_COREDETB,
	IN_PCMIX_RTC_GPIO_F32KOB,
	IN_PCMIX_RTC_GPIO_GPO,
	IN_PCMIX_RTC_GPIO_OE,
	IN_PCMIX_RTC_STP_DEBUG OUT,
	IN_PCMIX_RTC_STP_DEBUG SEL,
	IN_PCMIX_RTC_STP_K_EOSC32_EN,
	IN_PCMIX_RTC_STP_EMBCK_SEL,
	IN_PCMIX_STP_BBWAKEUP,
	IN_PCMIX_STP_RTC_DDLO,
	IN_PCMIX_RTC_XOSC32_ENB,
	IN_PCMIX_EFUSE_XOSC32_ENB_OPT,
	IN_PCRG_RTC_TEST OUT,
	IN_PCRG_RTC_DIG_TEST IN,
	IN_PCRG_RTC_DIG_TEST  ODE,
	IN_PCFQMTR_TCKSEL,
	IN_PCFQMTR_BUSY,
	IN_PCFQMTR_DCXO26M_EN,
	IN_PCFQMTR_EN,
	IN_PCFQMTR_WINSET,
	IN_PCFQMTR_DATA,
	IN_PCXO_SOPCVOTE,
	IN_PCXO_WCNCVOTE,
	IN_PCXO_NFPCVOTE,
	IN_PCXO_CELCVOTE,
	IN_PCXO_EXT_VOTE,
	IN_PCXO_MODE CONN BT_    ,
	IN_PCXO_BUF CONN BT_    ,
	IN_PCRTC_ANA_ID,
	IN_PCRTC_DIG_ID,
	IN_PCRTC_ANA_MINOR REV,
	IN_PCRTC_ANA_MAJOR REV,
	IN_PCRTC_DIG_MINOR REV,
	IN_PCRTC_DIG_MAJOR REV,
	IN_PCRTC_DSN CBS,
	IN_PCRTC_DSN BIX,
	IN_PCRTC_DSN ESP,
	IN_PCRTC_DSN FPI,
	IN_PCBBPU,
	IN_PCCLRPKY,
	IN_PCRELOAD,
	IN_PCCBUSY,
	IN_PCALARM_STATUS,
	IN_PCKEY_BBPU,
	IN_PCALSTA,
	IN_PCTCSTA,
	IN_PCLPSTA,
	IN_PCAL_EN,
	IN_PCTC_EN,
	IN_PCONESHOT,
	IN_PCLP_EN,
	IN_PCSEPCII,
	IN_PCMINCII,
	IN_PCHOUCII,
	IN_PCDOMCII,
	IN_PCDOWCII,
	IN_PCMTHCII,
	IN_PCYEACII,
	IN_PCSEPCII_1_2,
	IN_PCSEPCII_1_4,
	IN_PCSEPCII_1_8,
	IN_PCSEP_M  ,
	IN_PCMIN    ,
	IN_PCHOU    ,
	IN_PCDOM    ,
	IN_PCDOW_M  ,
	IN_PCMTH_M  ,
	IN_PCYEA_M  ,
	IN_PCTC_SEPOND,
	IN_PCTPCMINUTE,
	IN_PCTPCHOUR,
	IN_PCTPCDOM,
	IN_PCTPCDOW,
	IN_PCTPCMONTH,
	IN_PCRTC_MACRO_ID,
	IN_PCTPCYEAR,
	IN_PCAL_SEPOND,
	IN_PCBBPU_AUTO_PDN_SEL,
	IN_PCBBPU_2SEPCCK_SEL,
	IN_PCBBPU_2SEPCEN,
	IN_PCBBPU_2SEPC ODE,
	IN_PCBBPU_2SEPCSTATCCLEAR,
	IN_PCBBPU_2SEPCSTATCSTA,
	IN_PCRTPCLPD_OPT,
	IN_PCK_EOSC32_VTCXO_ON_SEL,
	IN_PCAL_MINUTE,
	IN_PCALCHOUR,
	IN_PCNEW_SPARE0,
	IN_PCAL_DOM,
	IN_PCNEW_SPARE1,
	IN_PCAL_DOW,
	IN_PCRG_EOSC CALITTD,
	IN_PCNEW_SPARE2,
	IN_PCAL_MONTH,
	IN_PCNEW_SPARE3,
	IN_PCAL_YEAR,
	IN_PCRTPCK_EOSC RSV,
	IN_PCXOSCCALI,
	IN_PCRTC_XOSC32_ENB,
	IN_PCRTC_EMBCK_SELT ODE,
	IN_PCRTC_EMBCK_SRPCSEL,
	IN_PCRTC_EMBCK_SELTOPTION,
	IN_PCRTC_GPSCCKOUT_EN,
	IN_PCRTC_EOSC32_VCT_EN,
	IN_PCRTC_EOSC32_CHOP_EN,
	IN_PCRTC_GP_OSC32_CON,
	IN_PCRTC_REG_XOSC32_ENB,
	IN_PCRTC_POWERKEY1,
	IN_PCRTC_POWERKEY2,
	IN_PCRTC_PDN1,
	IN_PCRTC_PDN2,
	IN_PCRTC_SPAR0,
	IN_PCRTC_SPAR1,
	IN_PCRTC_PROT,
	IN_PCRTC_DIFF,
	IN_PCPOWER DETECTED,
	IN_PCK_EOSC32_RSV,
	IN_PCCALITRDCSEL,
	IN_PCRTC_CALI,
	IN_PCCALITWRCSEL,
	IN_PCK_EOSC32_OVERFLOW,
	IN_PCWRTGR,
	IN_PCVBATCLPSTA_RAW,
	IN_PCEOSC32_LPEN,
	IN_PCXOSC32_LPEN,
	IN_PCLPRST,
	IN_PCCDBO,
	IN_PCF32KOB,
	IN_PCGPO,
	IN_PCGOE,
	IN_PCGSR,
	IN_PCGSMT,
	IN_PCGPEN,
	IN_PCGPU,
	IN_PCGE4,
	IN_PCGE8,
	IN_PCGPI,
	IN_PCLPSTA_RAW,
	IN_PCDAT0_LOCK,
	IN_PCDAT1_LOCK,
	IN_PCDAT2_LOCK,
	IN_PCRTC_INT_CNT,
	IN_PCRTC_SEPCDAT0,
	IN_PCRTC_SEPCDAT1,
	IN_PCRTC_SEPCDAT2,
	IN_PCRTC_SEPCANA_ID,
	IN_PCRTC_SEPCDIG_ID,
	IN_PCRTC_SEPCANA_MINOR REV,
	IN_PCRTC_SEPCANA_MAJOR REV,
	IN_PCRTC_SEPCDIG_MINOR REV,
	IN_PCRTC_SEPCDIG_MAJOR REV,
	IN_PCRTC_SEPCDSN CBS,
	IN_PCRTC_SEPCDSN BIX,
	IN_PCRTC_SEPCDSN ESP,
	IN_PCRTC_SEPCDSN FPI,
	IN_PCTC_SEPOND_SEP,
	IN_PCTPCMINUTE_SEP,
	IN_PCTPCHOUR_SEP,
	IN_PCTPCDOM SEP,
	IN_PCTPCDOW_SEP,
	IN_PCTPCMONTH_SEP,
	IN_PCTPCYEAR_SEP,
	IN_PCRTC_SEPCCK_PDN,
	IN_PCRTC_SEPCWRTGR,
	IN_PCDCXO_ANA_ID,
	IN_PCDCXO_DIG_ID,
	IN_PCDCXO_ANA_MINOR REV,
	IN_PCDCXO_ANA_MAJOR REV,
	IN_PCDCXO_DIG_MINOR REV,
	IN_PCDCXO_DIG_MAJOR REV,
	IN_PCDCXO_DSN CBS,
	IN_PCDCXO_DSN BIX,
	IN_PCDCXO_DSN ESP,
	IN_PCDCXO_DSN FPI,
	IN_PCXO_EXTBUF1_MODE,
	IN_PCXO_EXTBUF1_EN_M,
	IN_PCXO_EXTBUF2_MODE,
	IN_PCXO_EXTBUF2_EN_M,
	IN_PCXO_EXTBUF3_MODE,
	IN_PCXO_EXTBUF3_EN_M,
	IN_PCXO_EXTBUF4_MODE,
	IN_PCXO_EXTBUF4_EN_M,
	IN_PCXO_BBCLPM_EN_M,
	IN_PCXO_ENBBT  N,
	IN_PCXO_ENBBTEN_M,
	IN_PCXO_CLKSEL_  N,
	IN_PCDCXO_CW00 SET,
	IN_PCDCXO_CW00 CLR,
	IN_PCXO_CLKSEL_EN_M,
	IN_PCXO_EXTBUF1CCKGT  N,
	IN_PCXO_EXTBUF1CCKGTEN_M,
	IN_PCXO_EXTBUF2_CKGT  N,
	IN_PCXO_EXTBUF2CCKGTEN_M,
	IN_PCXO_EXTBUF3_CKGT  N,
	IN_PCXO_EXTBUF3CCKGTEN_M,
	IN_PCXO_EXTBUF4_CKGT  N,
	IN_PCXO_EXTBUF4CCKGTEN_M,
	IN_PCXO_HV_PBUF   N,
	IN_PCXO_HV_PBUF EN_SYNC M,
	IN_PCXO_HV_PBUFBIASTEN_M,
	IN_PCXO_LV_PBUF   N,
	IN_PCXO_LV_PBUFBIASTEN_M,
	IN_PCXO_LV_PBUF EN_M,
	IN_PCXO_BBLPM_CKSEL_M,
	IN_PCXO_EN32K_  N,
	IN_PCXO_EN32K_ ,
	IN_PCRG_XO_CBANK_POL,
	IN_PCXO_XMODE M,
	IN_PCXO_STRUPC ODE,
	IN_PCRG_XO_PCTATCCCOMP,
	IN_PCRG_XO_VTEST SEL_MUX,
	IN_PCXO_SWRST,
	IN_PCXO_CBANK_SYNC DYN,
	IN_PCXO_PCTATCENT  N,
	IN_PCXO_PCTATCENT ,
	IN_PCXO_PMU_CKEN_M,
	IN_PCXO_PMU_CKEN_M N,
	IN_PCXO_EXTBUF6_CKGT  N,
	IN_PCXO_EXTBUF6CCKGTEN_M,
	IN_PCXO_EXTBUF7_CKGT  N,
	IN_PCXO_EXTBUF7CCKGTEN_M,
	IN_PCRG_XO_CORE_LPM_ISEL,
	IN_PCXO_FPM_ISEL_M,
	IN_PCXO_CDAC_FPM,
	IN_PCXO_CDAC_LPM,
	IN_PCXO_32KDIV_NFRAC_FPM,
	IN_PCXO_COFST FPM,
	IN_PCXO_32KDIV_NFRAC_LPM,
	IN_PCXO_COFST LPM,
	IN_PCXO_CORE_  N,
	IN_PCXO_CORE_EN_M,
	IN_PCXO_CORE_TURBOTEN_SYNC M,
	IN_PCRG_XO_PCTATCIS_EN,
	IN_PCXO_STARTUPCEN_M,
	IN_PCRG_XO_CMPCGSEL,
	IN_PCXO_CORE_VBSEL_ YNC M,
	IN_PCXO_CORE_FPMBIASTEN_M,
	IN_PCXO_CORE_LPMCF_ YNC FPM,
	IN_PCXO_CORE_LPMCF_ YNC LPM,
	IN_PCRG_XO_CORE_LPM_ISEL_  N,
	IN_PCRG_XO_CORE_LPM_IDAC,
	IN_PCXO_AAC_CMPC  N,
	IN_PCXO_AAC_EN_M,
	IN_PCXO_PMIC_TOP_DIG_SW,
	IN_PCXO_CMPCEN_M,
	IN_PCXO_AAC_VSEL_M,
	IN_PCRG_XO_AAC_X1EN,
	IN_PCRG_XO_LVBUF CKSEL,
	IN_PCRG_XO_RFCK_EXTBUF_LP,
	IN_PCRG_XO_BBCK_EXTBUF_LP,
	IN_PCXO_AAC_FPM_TIME,
	IN_PCXO_AAC_ISEL_  N,
	IN_PCXO_AAC_FPM_SWEN,
	IN_PCXO_32KDIV_SWRST,
	IN_PCXO_32KDIV_RATIO_MAN,
	IN_PCXO_32KDIV_TEST EN,
	IN_PCXO_CTL_SYNC BUF   N,
	IN_PCXO_CTL_SYNC BUF EN_M,
	IN_PCRG_XO_HV_PBUF VSET,
	IN_PCXO_EXTBUF6CMODE,
	IN_PCXO_EXTBUF6TEN_M,
	IN_PCXO_EXTBUF7_MODE,
	IN_PCXO_EXTBUF7TEN_M,
	IN_PCDCXO_CW09 SET,
	IN_PCDCXO_CW09 CLR,
	IN_PCXO_MDB_TBOTEN_SEL,
	IN_PCXO_EXTBUF4CCLKSEL_  N,
	IN_PCXO_VIO18PG_BUFEN,
	IN_PCXO_CALCENT  N,
	IN_PCXO_CALCENT ,
	IN_PCRG_XO_CORE_OSCTD,
	IN_PCXO_THADC EN,
	IN_PCRG_XO_SYNC CKPOL,
	IN_PCRG_XO_CORE_FPM_IDAC,
	IN_PCRG_XO_CTL_POL,
	IN_PCRG_XO_CTL_SYNC BYP,
	IN_PCRG_XO_VXO22PG_  N,
	IN_PCRG_XO_HV_PBUF BYP,
	IN_PCRG_XO_HV_PBUF ENCL,
	IN_PCRG_XO_CORE_VGBIASTVSET,
	IN_PCXO_CORE_TURBOTEN_SYNC M N,
	IN_PCRG_XO_HV_PBUF ISET,
	IN_PCRG_XO_HEATER SEL,
	IN_PCRG_XO_RESERVED6,
	IN_PCRG_XO_VOW EN,
	IN_PCRG_XO_LV_PBUF ISET,
	IN_PCRG_XO_LV_PBUF FPMISET,
	IN_PCXO_BBCLPM_EN_SEL,
	IN_PCXO_EXTBUF1_BBLPM_ENT    ,
	IN_PCXO_EXTBUF2CBBLPM_ENT    ,
	IN_PCXO_EXTBUF3CBBLPM_ENT    ,
	IN_PCXO_EXTBUF4CBBLPM_ENT    ,
	IN_PCXO_EXTBUF6CBBLPM_ENT    ,
	IN_PCXO_EXTBUF7CBBLPM_ENT    ,
	IN_PCRG_XO_DIG26M_DIV4_32KDIV,
	IN_PCRG_XO_BBLPM_FREQCFPM,
	IN_PCRG_XO_EXTBUF2CINV,
	IN_PCRG_XO_EXTBUF3CINV,
	IN_PCXO_THADC ENT  N,
	IN_PCXO_EXTBUF2CCLKSEL_  N,
	IN_PCRG_XO_AUDIO EN,
	IN_PCRG_XO_AUDIO ATTEN,
	IN_PCRG_XO_EXTBUF2CSRSEL,
	IN_PCRG_XO_DIG26M_DEGLITCH,
	IN_PCRG_XO_EXTBUF4CSRSEL,
	IN_PCRG_XO_DIG26M_DIV2_SW_M N,
	IN_PCRG_XO_EXTBUF1_HD,
	IN_PCRG_XO_EXTBUF3CHD,
	IN_PCRG_XO_EXTBUF6CHD,
	IN_PCRG_XO_EXTBUF7CHD,
	IN_PCXO_STA_CTL_  N,
	IN_PCXO_STA_CTL_ ,
	IN_PCXO_VBBCK_ENT  N,
	IN_PCXO_VBBCK_ENT ,
	IN_PCXO_VRFCK_ENT  N,
	IN_PCXO_VRFCK_ENT ,
	IN_PCXO_RESERVED2,
	IN_PCRG_XO_RESERVED1,
	IN_PCRG_XO_RESERVED2,
	IN_PCXO_STAT_PCAUXOUT_ EL,
	IN_PCXO_AUXOUT_ EL,
	IN_PCXO_STAT_PCAUXOUT,
	IN_PCRG_XO_PCTATCBG EN,
	IN_PCRG_XO_PCTATCRPTATCSEL,
	IN_PCRG_XO_PCTATCIPTATCSEL,
	IN_PCRG_XO_PCTATCRCTATCSEL,
	IN_PCRG_XO_PCTATCICTATCSEL,
	IN_PCRG_XO_CBANK_SYNC BYP,
	IN_PCRG_XO_PCTATCVCTATCSEL,
	IN_PCRG_XO_PCTATCVTEMP,
	IN_PCRG_XO_CORE_LPM_IN_PBIAS,
	IN_PCRG_XO_EXTBUF1_RSEL,
	IN_PCRG_XO_EXTBUF2CRSEL,
	IN_PCRG_XO_EXTBUF3CRSEL,
	IN_PCRG_XO_EXTBUF4CRSEL,
	IN_PCRG_XO_EXTBUF7CRSEL,
	IN_PCDCXO_ELR LEN,
	IN_PCRG_XO_DIG26M_DIV2,
	IN_PCXO_PWRKEY_RSTB_SEL,
	IN_PCXO_ELR_RESERVED,
	IN_PCPSC TOP_ANA_ID,
	IN_PCPSC_TOP_DIG_ID,
	IN_PCPSC TOP_ANA_MINOR REV,
	IN_PCPSC TOP_ANA_MAJOR REV,
	IN_PCPSC_TOP_DIG_MINOR REV,
	IN_PCPSC TOP_DIG_MAJOR REV,
	IN_PCPSC TOP_CBS,
	IN_PCPSC TOP_BIX,
	IN_PCPSC TOP_ESP,
	IN_PCPSC TOP_FPI,
	IN_PCPSC TOP_CLKTOFFSET,
	IN_PCPSC TOP_RST OFFSET,
	IN_PCPSC TOP_INT OFFSET,
	IN_PCPSC TOP_INT LEN,
	IN_PCRG_CHRDET 32K_CK_PDN,
	IN_PCRG_STRUPCLONG_PRESSCRST,
	IN_PCRG_PSEQCPWRMSK_RST_SEL,
	IN_PCBANK_STRUPCSWRST,
	IN_PCBANK_PSEQCSWRST,
	IN_PCBANK_CHRDET SWRST,
	IN_PCRG_CHRDET RST,
	IN_PCRG_INT ENTPWRKEY,
	IN_PCRG_INT ENTHOMEKEY,
	IN_PCRG_INT ENTPWRKEY_R,
	IN_PCRG_INT ENTHOMEKEY_R,
	IN_PCRG_INT ENTNI_LBATCINT,
	IN_PCRG_INT ENTCHRDET EDGE,
	IN_PCPSC INT CON0 SET,
	IN_PCPSC INT CON0 CLR,
	IN_PCRG_INT_    TPWRKEY,
	IN_PCRG_INT     THOMEKEY,
	IN_PCRG_INT     TPWRKEY_R,
	IN_PCRG_INT     THOMEKEY_R,
	IN_PCRG_INT     TNI_LBATCINT,
	IN_PCRG_INT     TCHRDET EDGE,
	IN_PCPSC INT     TCON0 SET,
	IN_PCPSC INT     TCON0 CLR,
	IN_PCRG_INT_STATUS PWRKEY,
	IN_PCRG_INT STATUS HOMEKEY,
	IN_PCRG_INT STATUS PWRKEY_R,
	IN_PCRG_INT STATUS HOMEKEY_R,
	IN_PCRG_INT STATUS NI_LBATCINT,
	IN_PCRG_INT STATUS CHRDET EDGE,
	IN_PCRG_INT_RAW_STATUS PWRKEY,
	IN_PCRG_INT RAW_STATUS HOMEKEY,
	IN_PCRG_INT RAW_STATUS PWRKEY_R,
	IN_PCRG_INT RAW_STATUS HOMEKEY_R,
	IN_PCRG_INT RAW_STATUS NI_LBATCINT,
	IN_PCRG_INT RAW_STATUS CHRDET EDGE,
	IN_PCRG_PSC INT POLARITY,
	IN_PCRG_HOMEKEY_INT SEL,
	IN_PCRG_PWRKEY_INT SEL,
	IN_PCINT  ISC CON SET,
	IN_PCINT  ISC CON CLR,
	IN_PCRG_PSC_ ONTGRP SEL,
	IN_PCSTRUPCANA_ID,
	IN_PCSTRUPCDIG_ID,
	IN_PCSTRUPCANA_MINOR REV,
	IN_PCSTRUPCANA_MAJOR REV,
	IN_PCSTRUPCDIG_MINOR REV,
	IN_PCSTRUPCDIG_MAJOR REV,
	IN_PCSTRUPCCBS,
	IN_PCSTRUPCBIX,
	IN_PCSTRUPCDSN ESP,
	IN_PCSTRUPCDSN FPI,
	IN_PCRG_TM OUT,
	IN_PCRG_THRDET SEL,
	IN_PCRG_STRUPCTHR SEL,
	IN_PCRG_THR TMODE,
	IN_PCRG_VREF BG,
	IN_PCRGSCANA_CHIP_ID,
	IN_PCRG_PNUTRSV,
	IN_PCRG_RST DRVSEL,
	IN_PCRG_EN1 DRVSEL,
	IN_PCRG_EN2 DRVSEL,
	IN_PCRGSCVUSB_PG_STATUS,
	IN_PCRGSCVAUX18_PG_STATUS,
	IN_PCRGSCVAUD18_PG_STATUS,
	IN_PCRGSCVXO22_PG_STATUS,
	IN_PCRGSCVEMC_PG_STATUS,
	IN_PCRGSCVIO18_PG_STATUS,
	IN_PCRGSCVUFS_PG_STATUS,
	IN_PCRGSCVSRAM_MD_PG_STATUS,
	IN_PCRGSCVSRAM_OTHERS_PG_STATUS,
	IN_PCRGSCVSRAM_PROC1_PG_STATUS,
	IN_PCRGSCVSRAM_PROC2_PG_STATUS,
	IN_PCRGSCVA12_PG_STATUS,
	IN_PCRGSCVA09_PG_STATUS,
	IN_PCRGSCVM18_PG_STATUS,
	IN_PCRGSCVRFCK_1_PG_STATUS,
	IN_PCRGSCVRFCK_PG_STATUS,
	IN_PCRGSCVBBCK_PG_STATUS,
	IN_PCRGSCVRF18_PG_STATUS,
	IN_PCRGSCVS1_PG_STATUS,
	IN_PCRGSCVMODEM_PG_STATUS,
	IN_PCRGSCVPROC1_PG_STATUS,
	IN_PCRGSCVPROC2_PG_STATUS,
	IN_PCRGSCVCORE_PG_STATUS,
	IN_PCRGSCVPU_PG_STATUS,
	IN_PCRGSCVGPU11_PG_STATUS,
	IN_PCRGSCVGPU12_PG_STATUS,
	IN_PCRGSCVS2_PG_STATUS,
	IN_PCRGSCVRF12_PG_STATUS,
	IN_PCSTRUPCELR LEN,
	IN_PCRG_STRUPCIREF TRIM,
	IN_PCRG_THR LOPCSEL,
	IN_PCPSEQCANA_ID,
	IN_PCPSEQCDIG_ID,
	IN_PCPSEQCANA_MINOR REV,
	IN_PCPSEQCANA_MAJOR REV,
	IN_PCPSEQCDIG_MINOR REV,
	IN_PCPSEQCDIG_MAJOR REV,
	IN_PCPSEQCCBS,
	IN_PCPSEQCBIX,
	IN_PCPSEQCESP,
	IN_PCPSEQCFPI,
	IN_PCRG_PWRHOLD,
	IN_PCRG_USBDLC ODE,
	IN_PCRG_WDTRST_ACT,
	IN_PCRG_CRST,
	IN_PCRG_WRST,
	IN_PCRG_CRST INTV,
	IN_PCRG_WRST INTV,
	IN_PCRG_WDTRST_EN,
	IN_PCRG_KEYPWRCVCORE_OPT,
	IN_PCRG_KEYPWRCVCORE_SEL,
	IN_PCRG_RSV_SWREG,
	IN_PCRG_STRUPCTHR CLR,
	IN_PCRG_UVLOTDEC EN,
	IN_PCRG_STRUPCLONG_PRESSCEXT_SEL,
	IN_PCRG_STRUPCLONG_PRESSCEXT_TD,
	IN_PCRG_STRUPCLONG_PRESSCEXT_EN,
	IN_PCRG_STRUPCLONG_PRESSCEXT_CHRTCTRL,
	IN_PCRG_STRUPCLONG_PRESSCEXT_PWRKEY_CTRL,
	IN_PCRG_STRUPCLONG_PRESSCEXT_SPAR_CTRL,
	IN_PCRG_STRUPCLONG_PRESSCEXT_RTCA_CTRL,
	IN_PCRG_SMART_RST_SDN_EN,
	IN_PCRG_SMART_RST_ ODE,
	IN_PCRG_PWRRST_TMR DIS,
	IN_PCRG_PWRKEY_KEY_MODE,
	IN_PCRG_PWRKEY_RST_EN,
	IN_PCRG_PWRKEY_RST_TD,
	IN_PCRG_STRUPCPWRKEY_COUNT_RESET,
	IN_PCPUPCPKEY_RELEASE,
	IN_PCPWRKEY_LONG_PRESSCCOUNT,
	IN_PCRG_POR FLAG,
	IN_PCUSBDL,
	IN_PCJUST_SMART_RST,
	IN_PCJUST_PWRKEY_RST,
	IN_PCRG_CLR JUST_SMART_RST,
	IN_PCCLR JUST_RST,
	IN_PCRG_STRUPCTHER_DEB_RTD,
	IN_PCRG_STRUPCTHER_DEB_FTD,
	IN_PCRG_STRUPCEXT_IN_PCEN,
	IN_PCRG_STRUPCEXT_IN_PCSEL,
	IN_PCRGSCEXT_IN_PCPG,
	IN_PCDA_EXT_IN_PCEN1,
	IN_PCDA_EXT_IN_PCEN2,
	IN_PCRG_EXT_IN_PCPG_DEBTD,
	IN_PCRG_RTC_SPAR_DEB_EN,
	IN_PCRG_RTC_ALARM_DEB_EN,
	IN_PCRG_STRUPCEXT_IN_PCPG_H2L_EN,
	IN_PCRG_STRUPCVM18_PG_H2L_EN,
	IN_PCRG_STRUPCVIO18_PG_H2L_EN,
	IN_PCRG_STRUPCVUFS_PG_H2L_EN,
	IN_PCRG_STRUPCVBBCK_PG_H2L_EN,
	IN_PCRG_STRUPCVRFCK_PG_H2L_EN,
	IN_PCRG_STRUPCVS1_PG_H2L_EN,
	IN_PCRG_STRUPCVA12_PG_H2L_EN,
	IN_PCRG_STRUPCVA09_PG_H2L_EN,
	IN_PCRG_STRUPCVS2_PG_H2L_EN,
	IN_PCRG_STRUPCVMODEM_PG_H2L_EN,
	IN_PCRG_STRUPCVPU_PG_H2L_EN,
	IN_PCRG_STRUPCVGPU12_PG_H2L_EN,
	IN_PCRG_STRUPCVGPU11_PG_H2L_EN,
	IN_PCRG_STRUPCVCORE_PG_H2L_EN,
	IN_PCRG_STRUPCVAUX18_PG_H2L_EN,
	IN_PCRG_STRUPCRSV_PG_H2L_EN,
	IN_PCRG_STRUPCVRF12_PG_H2L_EN,
	IN_PCRG_STRUPCVRF18_PG_H2L_EN,
	IN_PCRG_STRUPCVUSB_PG_H2L_EN,
	IN_PCRG_STRUPCVAUD18_PG_H2L_EN,
	IN_PCRG_STRUPCVSRAM_PROC1_PG_H2L_EN,
	IN_PCRG_STRUPCVPROC1_PG_H2L_EN,
	IN_PCRG_STRUPCVSRAM_PROC2_PG_H2L_EN,
	IN_PCRG_STRUPCVPROC2_PG_H2L_EN,
	IN_PCRG_STRUPCVSRAM_MD_PG_H2L_EN,
	IN_PCRG_STRUPCVSRAM_OTHERS_PG_H2L_EN,
	IN_PCRG_STRUPCVEMC_PG_H2L_EN,
	IN_PCRG_STRUPCVM18_PG_ENB,
	IN_PCRG_STRUPCVIO18_PG_ENB,
	IN_PCRG_STRUPCVUFS_PG_ENB,
	IN_PCRG_STRUPCVBBCK_PG_ENB,
	IN_PCRG_STRUPCVRFCK_PG_ENB,
	IN_PCRG_STRUPCVS1_PG_ENB,
	IN_PCRG_STRUPCVA12_PG_ENB,
	IN_PCRG_STRUPCVA09_PG_ENB,
	IN_PCRG_STRUPCVS2_PG_ENB,
	IN_PCRG_STRUPCVMODEM_PG_ENB,
	IN_PCRG_STRUPCVPU_PG_ENB,
	IN_PCRG_STRUPCVGPU12_PG_ENB,
	IN_PCRG_STRUPCVGPU11_PG_ENB,
	IN_PCRG_STRUPCVCORE_PG_ENB,
	IN_PCRG_STRUPCVAUX18_PG_ENB,
	IN_PCRG_STRUPCVXO22_PG_ENB,
	IN_PCRG_STRUPCRSV_PG_ENB,
	IN_PCRG_STRUPCVRF12_PG_ENB,
	IN_PCRG_STRUPCVRF18_PG_ENB,
	IN_PCRG_STRUPCVUSB_PG_ENB,
	IN_PCRG_STRUPCVAUD18_PG_ENB,
	IN_PCRG_STRUPCVSRAM_PROC1_PG_ENB,
	IN_PCRG_STRUPCVPROC1_PG_ENB,
	IN_PCRG_STRUPCVSRAM_PROC2_PG_ENB,
	IN_PCRG_STRUPCVPROC2_PG_ENB,
	IN_PCRG_STRUPCVSRAM_MD_PG_ENB,
	IN_PCRG_STRUPCVSRAM_OTHERS_PG_ENB,
	IN_PCRG_STRUPCVEMC_PG_ENB,
	IN_PCRG_STRUPCEXT_IN_PCPG_ENB_RSV,
	IN_PCRG_STRUPCVM18_OC_ENB,
	IN_PCRG_STRUPCVIO18_OC_ENB,
	IN_PCRG_STRUPCVUFS_OC_ENB,
	IN_PCRG_STRUPCVBBCK_OC_ENB,
	IN_PCRG_STRUPCVRFCK_OC_ENB,
	IN_PCRG_STRUPCVS1_OC_ENB,
	IN_PCRG_STRUPCVA12_OC_ENB,
	IN_PCRG_STRUPCVA09_OC_ENB,
	IN_PCRG_STRUPCVS2_OC_ENB,
	IN_PCRG_STRUPCVMODEM_OC_ENB,
	IN_PCRG_STRUPCVPU_OC_ENB,
	IN_PCRG_STRUPCVGPU12_OC_ENB,
	IN_PCRG_STRUPCVGPU11_OC_ENB,
	IN_PCRG_STRUPCVCORE_OC_ENB,
	IN_PCRG_STRUPCVAUX18_OC_ENB,
	IN_PCRG_STRUPCVXO22_OC_ENB,
	IN_PCRG_STRUPCRSV_OC_ENB,
	IN_PCRG_STRUPCVRF12_OC_ENB,
	IN_PCRG_STRUPCVRF18_OC_ENB,
	IN_PCRG_STRUPCVUSB_OC_ENB,
	IN_PCRG_STRUPCVAUD18_OC_ENB,
	IN_PCRG_STRUPCVSRAM_PROC1_OC_ENB,
	IN_PCRG_STRUPCVPROC1_OC_ENB,
	IN_PCRG_STRUPCVSRAM_PROC2_OC_ENB,
	IN_PCRG_STRUPCVPROC2_OC_ENB,
	IN_PCRG_STRUPCVSRAM_MD_OC_ENB,
	IN_PCRG_STRUPCVSRAM_OTHERS_OC_ENB,
	IN_PCRG_STRUPCVEMC_OC_ENB,
	IN_PCRG_PSEQCFORCE_ON,
	IN_PCRG_PSEQCFORCE_TEST EN,
	IN_PCRG_PSEQCBYPASS_DEB,
	IN_PCRG_PSEQCBYPASS_SEQ,
	IN_PCRG_PSEQCLPBWDT_ACC,
	IN_PCRG_PSEQCFORCE_ALL_DOFF,
	IN_PCRG_PSEQCPGCCK_SEL,
	IN_PCRG_PSEQCSPAR_XCPTT    ,
	IN_PCRG_PSEQCRTCA_XCPTT    ,
	IN_PCRG_THM_SHDN_EN,
	IN_PCRG_STRUPCUVLOTU1U2_SEL,
	IN_PCRG_STRUPCUVLOTU1U2_SEL_SWCTRL,
	IN_PCRG_OVLOTRDB_TD,
	IN_PCRG_OVLOTRDB_EN,
	IN_PCRG_THRTTEST,
	IN_PCRG_STRUPCENVTEM,
	IN_PCRG_STRUPCENVTEM_CTRL,
	IN_PCDDUVLOTDEB_EN,
	IN_PCRG_STRUPCFT_CTRL,
	IN_PCRG_BIASGEN_FORCE,
	IN_PCRG_STRUPCPWRON,
	IN_PCRG_STRUPCPWRON_SEL,
	IN_PCRG_BIASGEN,
	IN_PCRG_BIASGEN_SEL,
	IN_PCRG_DCXO_PMU_CKEN,
	IN_PCRG_DCXO_PMU_CKEN SEL,
	IN_PCSTRUPCDIG_IOCPGCFORCE,
	IN_PCRG_ATST PGCCHK,
	IN_PCRG_STRUPCPG_DEB_MODE,
	IN_PCRG_OVLOTFCMPL_SW_SEL,
	IN_PCRG_OVLOTFCMPL_SW,
	IN_PCRG_UVLOTVSYS_VTH_SW_SEL,
	IN_PCRG_UVLOTVSYS_VTH_SW,
	IN_PCRG_CPS_W_KEY,
	IN_PCRG_SLOT INTVCDOWN,
	IN_PCRG_DSEQCLEN,
	IN_PCRG_VXO22_DSA,
	IN_PCRG_VAUX18_DSA,
	IN_PCRG_VCORE_DSA,
	IN_PCRG_VGPU11_DSA,
	IN_PCRG_VGPU12_DSA,
	IN_PCRG_VPU_DSA,
	IN_PCRG_EXT_IN_PCEN2_DSA,
	IN_PCRG_VMODEM_DSA,
	IN_PCRG_VS2_DSA,
	IN_PCRG_VA09_DSA,
	IN_PCRG_VA12_DSA,
	IN_PCRG_VS1_DSA,
	IN_PCRG_VRFCK_DSA,
	IN_PCRG_VBBCK_DSA,
	IN_PCRG_VUFS_DSA,
	IN_PCRG_VIO18_DSA,
	IN_PCRG_VM18_DSA,
	IN_PCRG_EXT_IN_PCEN1_DSA,
	IN_PCRG_VEMC_DSA,
	IN_PCRG_VSRAM_OTHERS_DSA,
	IN_PCRG_VSRAM_MD_DSA,
	IN_PCRG_VPROC2_DSA,
	IN_PCRG_VSRAM_PROC2_DSA,
	IN_PCRG_VPROC1_DSA,
	IN_PCRG_VSRAM_PROC1_DSA,
	IN_PCRG_VAUD18_DSA,
	IN_PCRG_VUSB_DSA,
	IN_PCRG_VRF18_DSA,
	IN_PCRG_VRF12_DSA,
	IN_PCRG_RSV_DSA,
	IN_PCPSEQCELR LEN,
	IN_PCRG_BWDT_EN,
	IN_PCRG_BWDT_TSEL,
	IN_PCRG_BWDT_CSEL,
	IN_PCRG_BWDT_TD,
	IN_PCRG_BWDT_CHRTD,
	IN_PCRG_BWDT_DDLOTTD,
	IN_PCRG_SLOT INTVCUP,
	IN_PCRG_SEQCLEN,
	IN_PCRG_PSEQCELR RSV0,
	IN_PCRG_PSPG_SHDN_ENB,
	IN_PCRG_PSEQCF32K_FORCE,
	IN_PCRG_EXT_IN_PCPG_CHK_SEL,
	IN_PCRG_STRUPCLONG_PRESSCRESET_EXTEND,
	IN_PCRG_CPS_S0EXT_ENB,
	IN_PCRG_CPS_S0EXT_TD,
	IN_PCRG_SDN_DLY_ENB,
	IN_PCRG_CHRDET DEB_TD,
	IN_PCRG_PWRKEY_EVENT_ ODE,
	IN_PCRG_PWRKEY_EVENT_ ODE_HW,
	IN_PCRG_LDO_PG_STB_MODE,
	IN_PCRG_BUCK_PG_STB_MODE,
	IN_PCRG_STRUPCEXT_IN_PCPG_ENB,
	IN_PCRG_PSCCELR1_RSV1,
	IN_PCRG_PSCCELR RSV0,
	IN_PCRG_PSCCELR RSV1,
	IN_PCRG_VXO22_USA,
	IN_PCRG_VAUX18_USA,
	IN_PCRG_VCORE_USA,
	IN_PCRG_VGPU11_USA,
	IN_PCRG_VGPU12_USA,
	IN_PCRG_VPU_USA,
	IN_PCRG_EXT_IN_PCEN2_USA,
	IN_PCRG_VMODEM_USA,
	IN_PCRG_VS2_USA,
	IN_PCRG_VA09_USA,
	IN_PCRG_VA12_USA,
	IN_PCRG_VS1_USA,
	IN_PCRG_VRFCK_USA,
	IN_PCRG_VBBCK_USA,
	IN_PCRG_VUFS_USA,
	IN_PCRG_VIO18_USA,
	IN_PCRG_VM18_USA,
	IN_PCRG_EXT_IN_PCEN1_USA,
	IN_PCRG_VEMC_USA,
	IN_PCRG_VSRAM_OTHERS_USA,
	IN_PCRG_VSRAM_MD_USA,
	IN_PCRG_VPROC2_USA,
	IN_PCRG_VSRAM_PROC2_USA,
	IN_PCRG_VPROC1_USA,
	IN_PCRG_VSRAM_PROC1_USA,
	IN_PCRG_VAUD18_USA,
	IN_PCRG_VUSB_USA,
	IN_PCRG_VRF18_USA,
	IN_PCRG_VRF12_USA,
	IN_PCRG_RSV_USA,
	IN_PCCHRDET ANA_ID,
	IN_PCCHRDET DIG_ID,
	IN_PCCHRDET ANA_MINOR REV,
	IN_PCCHRDET ANA_MAJOR REV,
	IN_PCCHRDET DIG_MINOR REV,
	IN_PCCHRDET DIG_MAJOR REV,
	IN_PCCHRDET CBS,
	IN_PCCHRDET BIX,
	IN_PCCHRDET ESP,
	IN_PCCHRDET FPI,
	IN_PCRGS CHRDET,
	IN_PCAD CHRDETB,
	IN_PCRG_CHRDET DEB_BYPASS,
	IN_PCRG_ENVTEM_D,
	IN_PCRG_ENVTEM_EN,
	IN_PCDA_QI_BGRTEXT_BUF EN,
	IN_PCRG_BGRTTEST RSTB,
	IN_PCRG_BGRTTEST EN,
	IN_PCRG_BGRTUNCHOP,
	IN_PCRG_BGRTUNCHOP_PH,
	IN_PCRG_UVLOTVTHL,
	IN_PCRG_LBATCINTTVTH,
	IN_PCRG_OVLOTVTH_SEL,
	IN_PCRG_PCHRTRV,
	IN_PCCHRDET ELR LEN,
	IN_PCRG_BGRTTRIM,
	IN_PCRG_BGRTTRIM EN,
	IN_PCRG_BGRTRSEL,
	IN_PCRG_OVLOTEN,
	IN_PCRG_FGD_BGRTPCASTEN,
	IN_PCRG_FGD_BGRTNCASTEN,
	IN_PCRG_FGD_BGRTEN,
	IN_PCRG_FGD_BGRTBIASTSELECT,
	IN_PCRG_FGD_BGRTSIZETSELECT,
	IN_PCRG_FGD_BGRTRSV,
	IN_PCRG_FGD_BGRTCURRENT_TRIM,
	IN_PCBM_TOP ANA_ID,
	IN_PCBM_TOP DIG_ID,
	IN_PCBM_TOP ANA_MINOR REV,
	IN_PCBM_TOP ANA_MAJOR REV,
	IN_PCBM_TOP DIG_MINOR REV,
	IN_PCBM_TOP DIG_MAJOR REV,
	IN_PCBM_TOP CBS,
	IN_PCBM_TOP BIX,
	IN_PCBM_TOP ESP,
	IN_PCBM_TOP FPI,
	IN_PCBM TOP_CLKTOFFSET,
	IN_PCBM TOP_RST OFFSET,
	IN_PCBM TOP_INT OFFSET,
	IN_PCBM TOP_INT LEN,
	IN_PCRG_BATON_32K_CK_PDN,
	IN_PCRG_FGADC FT CK_PDN,
	IN_PCRG_FGADC DIG_CK_PDN,
	IN_PCRG_FGADC ANA_CK_PDN,
	IN_PCRG_G_BIF_1M_CK_PDN,
	IN_PCRG_BIF_X1_CK_PDN,
	IN_PCRG_BIF_X4_CK_PDN,
	IN_PCRG_BIF_X104_CK_PDN,
	IN_PCRG_BM_INTRP_CK_PDN,
	IN_PCRG_BM TOP_CKPDNCCON0 RSV,
	IN_PCBM TOP_CKPDNCCON0 SET,
	IN_PCBM TOP_CKPDNCCON0 CLR,
	IN_PCRG_FGADC ANA_CK_CKSEL,
	IN_PCBM TOP_CKSEL_CON0 SET,
	IN_PCBM TOP_CKSEL_CON0 CLR,
	IN_PCRG_BIF_X4_CK_DIVSEL,
	IN_PCBM TOP_CKDIVSEL_CON0 RSV,
	IN_PCBM TOP_CKDIVSEL_CON0 SET,
	IN_PCBM TOP_CKDIVSEL_CON0 CLR,
	IN_PCRG_BIF_X4_CK_PDN_HWEN,
	IN_PCRG_BIF_X104_CK_PDN_HWEN,
	IN_PCBM TOP_CKHWEN_CON0 RSV,
	IN_PCBM TOP_CKHWEN_CON0 SET,
	IN_PCBM TOP_CKHWEN_CON0 CLR,
	IN_PCRG_FG CK_TSTSEL,
	IN_PCRG_FGADC ANA_CK_TSTSEL,
	IN_PCRG_FG_CK_TST DIS,
	IN_PCRG_FGADC SWRST,
	IN_PCRG_BATON_SWRST,
	IN_PCRG_BIF_SWRST,
	IN_PCRG_BATON_BATDEB_SWRST,
	IN_PCRG_BANK_FGADC ANA_SWRST,
	IN_PCRG_BANK_FGADC0_SWRST,
	IN_PCRG_BANK_FGADC1_SWRST,
	IN_PCRG_BANK_BATON_ANA_SWRST,
	IN_PCRG_BANK_BATON_SWRST,
	IN_PCRG_BANK_BIF_SWRST,
	IN_PCBM TOP_RST CON0 SET,
	IN_PCBM TOP_RST CON0 CLR,
	IN_PCRG_FGADC RST_SRPCSEL,
	IN_PCBM TOP_RST CON1 RSV,
	IN_PCBM TOP_RST CON1 SET,
	IN_PCBM TOP_RST CON1 CLR,
	IN_PCRG_INT ENTFG_BAT_H,
	IN_PCRG_INT ENTFG_BAT_L,
	IN_PCRG_INT ENTFG_CUR_H,
	IN_PCRG_INT ENTFG_CUR_L,
	IN_PCRG_INT ENTFG_ZCV,
	IN_PCRG_INT_ENTFG_NTCHARGE_L,
	IN_PCRG_INT ENTFG_IAVG_H,
	IN_PCRG_INT ENTFG_IAVG_L,
	IN_PCRG_INT ENTFG_DISCHARGE,
	IN_PCRG_INT ENTFG_CHARGE,
	IN_PCRG_BM_INT_EN_CON0 RSV,
	IN_PCBM TOP_INT CON0 SET,
	IN_PCBM TOP_INT CON0 CLR,
	IN_PCRG_INT ENTBATON_LV,
	IN_PCRG_INT_ENTBATON_BAT IN,
	IN_PCRG_INT_ENTBATON_BAT OUT,
	IN_PCRG_INT_ENTBIF,
	IN_PCBM TOP_INT CON1 SET,
	IN_PCBM TOP_INT CON1 CLR,
	IN_PCRG_INT_    TFG_BAT_H,
	IN_PCRG_INT     TFG_BAT_L,
	IN_PCRG_INT     TFG_CUR_H,
	IN_PCRG_INT     TFG_CUR_L,
	IN_PCRG_INT     TFG_ZCV,
	IN_PCRG_INT_    TFG_NTCHARGE_L,
	IN_PCRG_INT     TFG_IAVG_H,
	IN_PCRG_INT     TFG_IAVG_L,
	IN_PCRG_INT     TFG_DISCHARGE,
	IN_PCRG_INT     TFG_CHARGE,
	IN_PCRG_BM_INT_    TCON0 RSV,
	IN_PCBM TOP_INT     TCON0 SET,
	IN_PCBM TOP_INT     TCON0 CLR,
	IN_PCRG_INT_    TBATON_LV,
	IN_PCRG_INT_    TBATON_BAT IN,
	IN_PCRG_INT_    TBATON_BAT OUT,
	IN_PCRG_INT_    TBIF,
	IN_PCBM TOP_INT     TCON1 SET,
	IN_PCBM TOP_INT     TCON1 CLR,
	IN_PCRG_INT_STATUS FG_BAT_H,
	IN_PCRG_INT STATUS FG_BAT_L,
	IN_PCRG_INT STATUS FG_CUR_H,
	IN_PCRG_INT STATUS FG_CUR_L,
	IN_PCRG_INT STATUS FG_ZCV,
	IN_PCRG_INT_STATUS FG_NTCHARGE_L,
	IN_PCRG_INT STATUS FG_IAVG_H,
	IN_PCRG_INT STATUS FG_IAVG_L,
	IN_PCRG_INT STATUS FG_DISCHARGE,
	IN_PCRG_INT STATUS FG_CHARGE,
	IN_PCRG_BM_INT_STATUS0 RSV,
	IN_PCRG_INT STATUS BATON_LV,
	IN_PCRG_INT_STATUS BATON_BAT IN,
	IN_PCRG_INT_STATUS BATON_BAT OUT,
	IN_PCRG_INT_STATUS BIF,
	IN_PCRG_INT_RAW_STATUS FG_BAT_H,
	IN_PCRG_INT RAW_STATUS FG_BAT_L,
	IN_PCRG_INT RAW_STATUS FG_CUR_H,
	IN_PCRG_INT RAW_STATUS FG_CUR_L,
	IN_PCRG_INT RAW_STATUS FG_ZCV,
	IN_PCRG_INT_RAW_STATUS FG_NTCHARGE_L,
	IN_PCRG_INT RAW_STATUS FG_IAVG_H,
	IN_PCRG_INT RAW_STATUS FG_IAVG_L,
	IN_PCRG_INT RAW_STATUS FG_DISCHARGE,
	IN_PCRG_INT RAW_STATUS FG_CHARGE,
	IN_PCRG_BM_INT_RAW_STATUS RSV,
	IN_PCRG_INT RAW_STATUS BATON_LV,
	IN_PCRG_INT_RAW_STATUS BATON_BAT IN,
	IN_PCRG_INT_RAW_STATUS BATON_BAT OUT,
	IN_PCRG_INT_RAW_STATUS BIF,
	IN_PCPOLARITY,
	IN_PCRG_BM_ ONTFLAG SEL,
	IN_PCRG_BM_ ONTGRP SEL,
	IN_PCRG_BM TOP_RSV0,
	IN_PCBM FGADC KEY,
	IN_PCBM BATON_KEY,
	IN_PCBM BIF_KEY,
	IN_PCFGADC ANA_ANA_ID,
	IN_PCFGADC ANA_DIG_ID,
	IN_PCFGADC ANA_ANA_MINOR REV,
	IN_PCFGADC ANA_ANA_MAJOR REV,
	IN_PCFGADC ANA_DIG_MINOR REV,
	IN_PCFGADC ANA_DIG_MAJOR REV,
	IN_PCFGADC ANA_DSN CBS,
	IN_PCFGADC ANA_DSN BIX,
	IN_PCFGADC ANA_DSN ESP,
	IN_PCFGADC ANA_DSN FPI,
	IN_PCRG_FGANALOGTEST,
	IN_PCRG_FGINTMODE,
	IN_PCRG_SPARE,
	IN_PCRG_CHOP_EN,
	IN_PCFG_RNG_BIT  ODE,
	IN_PCFG_RNG_BIT SW,
	IN_PCFG_RNG_EN MODE,
	IN_PCFG_RNG_EN SW,
	IN_PCDACFG_RNG_EN,
	IN_PCDACFG_RNG_BIT,
	IN_PCDACFGCAL_EN,
	IN_PCDACFGADC EN,
	IN_PCFG_DWA_T0,
	IN_PCFG_DWA_T1,
	IN_PCFG_DWA_RST_ ODE,
	IN_PCFG_DWA_RST_SW,
	IN_PCDACDWA_RST,
	IN_PCDACFG_RST,
	IN_PCFGADC ANA_ELR LEN,
	IN_PCRG_FGADC GAINERR_CAL,
	IN_PCRG_FG_OFFSET_SWAP,
	IN_PCFGADC0_ANA_ID,
	IN_PCFGADC0_DIG_ID,
	IN_PCFGADC0_ANA_MINOR REV,
	IN_PCFGADC0_ANA_MAJOR REV,
	IN_PCFGADC0_DIG_MINOR REV,
	IN_PCFGADC0_DIG_MAJOR REV,
	IN_PCFGADC0_DSN CBS,
	IN_PCFGADC0_DSN BIX,
	IN_PCFGADC0_DSN ESP,
	IN_PCFGADC0_DSN FPI,
	IN_PCFG_ON,
	IN_PCFG_CAL,
	IN_PCFG_AUTOCALRATE,
	IN_PCFG_SON_SLP_EN,
	IN_PCFG_SOFF_SLP_EN,
	IN_PCFG_ZCV_DET EN,
	IN_PCFG_AUXADC R,
	IN_PCFG_IAVG_ ODE,
	IN_PCFG_SW_READ_PRE,
	IN_PCFG_SW_RSTCLR,
	IN_PCFG_SW_CR,
	IN_PCFG_SW_CLEAR,
	IN_PCFG_SON_FP_EN,
	IN_PCFG_SON_SLP_HS,
	IN_PCFG_OFFSET_RST,
	IN_PCFG_TIME_RST,
	IN_PCFG_CHARGE_RST,
	IN_PCFG_N_CHARGE_RST,
	IN_PCFG_SOFF_RST,
	IN_PCFG_VA_ERR_RST,
	IN_PCFG_LATCHDATA_ST,
	IN_PCEVENT_FG_BAT_H,
	IN_PCEVENT_FG_BAT_L,
	IN_PCEVENT_FG_CUR_H,
	IN_PCEVENT_FG_CUR_L,
	IN_PCEVENT_FG_ZCV,
	IN_PCEVENT_FG_NTCHARGE_L,
	IN_PCEVENT_FG_IAVG_H,
	IN_PCEVENT_FG_IAVG_L,
	IN_PCEVENT_FG_DISCHARGE,
	IN_PCEVENT_FG_CHARGE,
	IN_PCFG_OSR1,
	IN_PCFG_OSR2,
	IN_PCFG_FP_RECAL_EN,
	IN_PCFG_CUR_OV_MULT,
	IN_PCFG_ADJ_OFFSET_EN,
	IN_PCFG_ADC AUTORST,
	IN_PCFG_ADC RSTDETECT,
	IN_PCFG_VA_ERR,
	IN_PCFG_VA_AON,
	IN_PCFG_VA_AOFF,
	IN_PCFG_SON_SW,
	IN_PCFG_SON_SW_MODE,
	IN_PCPWRCFG_VA_ACK,
	IN_PCPWRCFG_VA_REQ,
	IN_PCFG_VA_ACK_SW,
	IN_PCFG_VA_ACK_SW_ ODE,
	IN_PCFG_VA_REQ_SW,
	IN_PCFG_VA_REQ_SW_ ODE,
	IN_PCFGADC CON5 RSV,
	IN_PCFG_RSTB_STATUS,
	IN_PCFG_CAR_15_00,
	IN_PCFG_CAR_31_16,
	IN_PCFG_BAT_LTH_15_00,
	IN_PCFG_BAT_LTH_31_16,
	IN_PCFG_BAT_HTH_15_00,
	IN_PCFG_BAT_HTH_31_16,
	IN_PCFG_NCAR_15_00,
	IN_PCFG_NCAR_31_16,
	IN_PCFG_NTCHARGE_LTH_15_00,
	IN_PCFG_NTCHARGE_LTH_31_16,
	IN_PCFG_IAVG_15_00,
	IN_PCFG_IAVG_27_16,
	IN_PCFG_IAVG_VLD,
	IN_PCFG_IAVG_LTH_15_00,
	IN_PCFG_IAVG_LTH_28_16,
	IN_PCFG_IAVG_HTH_15_00,
	IN_PCFG_IAVG_HTH_28_16,
	IN_PCFG_NTER 15_00,
	IN_PCFG_NTER 29_16,
	IN_PCFG_SON_SLP_CUR_TH,
	IN_PCFG_SON_SLP_TIME,
	IN_PCFG_SON_DET TIME,
	IN_PCFG_SOFF_SLP_CUR_TH,
	IN_PCFG_SOFF_SLP_TIME,
	IN_PCFG_SOFF_DET TIME,
	IN_PCFG_SOFF_TIME_15_00,
	IN_PCFG_SOFF_TIME_29_16,
	IN_PCFG_SOFF,
	IN_PCFG_ZCV_DET IV,
	IN_PCFGADC ZCV_CON0 RSV,
	IN_PCFG_ZCV_CURR,
	IN_PCFG_ZCV_CAR_15_00,
	IN_PCFG_ZCV_CAR_31_16,
	IN_PCFG_ZCV_CAR_TH_15_00,
	IN_PCFG_ZCV_CAR_TH_30_16,
	IN_PCFGADC1_ANA_ID,
	IN_PCFGADC1_DIG_ID,
	IN_PCFGADC1_ANA_MINOR REV,
	IN_PCFGADC1_ANA_MAJOR REV,
	IN_PCFGADC1_DIG_MINOR REV,
	IN_PCFGADC1_DIG_MAJOR REV,
	IN_PCFGADC1_DSN CBS,
	IN_PCFGADC1_DSN BIX,
	IN_PCFGADC1_DSN ESP,
	IN_PCFGADC1_DSN FPI,
	IN_PCFG_R_CURR,
	IN_PCFG_CURRENT_OUT,
	IN_PCFG_CUR_LTH,
	IN_PCFG_CUR_HTH,
	IN_PCFG_CIC2,
	IN_PCFG_OFFSET,
	IN_PCFG_ADJUST OFFSETCVALUE,
	IN_PCFG_GAIN,
	IN_PCFG_MODE,
	IN_PCFG_RST SW,
	IN_PCFG_FGCAL_EN SW,
	IN_PCFG_FGADC ENTSW,
	IN_PCRG_SYSTEM_INFO_CON0,
	IN_PCRG_SYSTEM_INFO_CON1,
	IN_PCRG_SYSTEM_INFO_CON2,
	IN_PCBATON_ANA_ANA_ID,
	IN_PCBATON_ANA_DIG_ID,
	IN_PCBATON_ANA_ANA_MINOR REV,
	IN_PCBATON_ANA_ANA_MAJOR REV,
	IN_PCBATON_ANA_DIG_MINOR REV,
	IN_PCBATON_ANA_DIG_MAJOR REV,
	IN_PCBATON_ANA_DSN CBS,
	IN_PCBATON_ANA_DSN BIX,
	IN_PCBATON_ANA_DSN ESP,
	IN_PCBATON_ANA_DSN FPI,
	IN_PCRG_BATON_EN,
	IN_PCRG_BIF_BATID_SW_EN,
	IN_PCRG_QI_BATON_LT EN,
	IN_PCRG_BATON_HT_EN,
	IN_PCDACBATON_HT_EN,
	IN_PCAD_BATON_UNDET,
	IN_PCAD BATON_UNDET_RAW,
	IN_PCDA_BIF_TX_EN,
	IN_PCDACBIF_TX_DATA,
	IN_PCDACBIF_RX_EN,
	IN_PCAD_BIF_RX_DATA,
	IN_PCBATON_ANA_ID,
	IN_PCBATON_DIG_ID,
	IN_PCBATON_ANA_MINOR REV,
	IN_PCBATON_ANA_MAJOR REV,
	IN_PCBATON_DIG_MINOR REV,
	IN_PCBATON_DIG_MAJOR REV,
	IN_PCBATON_DSN CBS,
	IN_PCBATON_DSN BIX,
	IN_PCBATON_DSN ESP,
	IN_PCBATON_DSN FPI,
	IN_PCRG_BATON_DEBOUNCE_WND,
	IN_PCRG_BATON_DEBOUNCE_THD,
	IN_PCRG_BATON_CHRDET TESTMODE,
	IN_PCRG_BATON_UNDET_TESTMODE,
	IN_PCRG_BATON_AUXADC TESTMODE,
	IN_PCRG_BATON_FGADC TESTMODE,
	IN_PCRG_BATON_RTC_TESTMODE,
	IN_PCRG_BATON_BIF_TESTMODE,
	IN_PCRG_BATON_VBIF28_REQ_TESTMODE,
	IN_PCRG_BATON_VBIF28_ACK_TESTMODE,
	IN_PCRG_BATON_CHRDET SW,
	IN_PCRG_BATON_UNDET_SW,
	IN_PCRG_BATON_AUXADC SW,
	IN_PCRG_BATON_FGADC SW,
	IN_PCRG_BATON_RTC_SW,
	IN_PCRG_BATON_BIF_SW,
	IN_PCRG_BATON_VBIF28_REQ_SW,
	IN_PCRG_BATON_VBIF28_ACK_SW,
	IN_PCBATON_DEB,
	IN_PCBATON_AUXADC SET,
	IN_PCBATON_DEB_VLD,
	IN_PCBATON_BIF_STATUS,
	IN_PCBATON_RTC_STATUS,
	IN_PCBATON_FGADC STATUS,
	IN_PCBATON_AUXADC TRIG,
	IN_PCBATON_CHRDET DEB,
	IN_PCPWRCBATON_VBIF28_ACK,
	IN_PCPWRCBATON_VBIF28_REQ,
	IN_PCBATON_RSV_0,
	IN_PCBIF_ANA_ID,
	IN_PCBIF_DIG_ID,
	IN_PCBIF_ANA_MINOR REV,
	IN_PCBIF_ANA_MAJOR REV,
	IN_PCBIF_DIG_MINOR REV,
	IN_PCBIF_DIG_MAJOR REV,
	IN_PCBIF_DSN CBS,
	IN_PCBIF_DSN BIX,
	IN_PCBIF_ESP,
	IN_PCBIF_DSN FPI,
	IN_PCBIF COMMAND_0,
	IN_PCBIF_COMMAND_1,
	IN_PCBIF_COMMAND_2,
	IN_PCBIF_COMMAND_3,
	IN_PCBIF_COMMAND_4,
	IN_PCBIF_COMMAND_5,
	IN_PCBIF_COMMAND_6,
	IN_PCBIF_COMMAND_7,
	IN_PCBIF_COMMAND_8,
	IN_PCBIF_COMMAND_9,
	IN_PCBIF_COMMAND_10,
	IN_PCBIF_COMMAND_11,
	IN_PCBIF_COMMAND_12,
	IN_PCBIF_COMMAND_13,
	IN_PCBIF_COMMAND_14,
	IN_PCBIF_RSV,
	IN_PCBIF_COMMAND_TYPE,
	IN_PCBIF_LOG_PC0 SET,
	IN_PCBIF_LOG_PC1 SET,
	IN_PCBIF_STOP_SET,
	IN_PCBIF_DEBOUNCE_EN,
	IN_PCBIF_READ_EXPECT_NUM,
	IN_PCBIF_TRASACT_TRIGGER,
	IN_PCBIF_DATA_NUM,
	IN_PCBIF_RESPONSE,
	IN_PCBIF_DATA_0,
	IN_PCBIF_ACK_0,
	IN_PCBIF_ERR_0,
	IN_PCBIF_DATA_1,
	IN_PCBIF_ACK_1,
	IN_PCBIF_ERR_1,
	IN_PCBIF_DATA_2,
	IN_PCBIF_ACK_2,
	IN_PCBIF_ERR_2,
	IN_PCBIF_DATA_3,
	IN_PCBIF_ACK_3,
	IN_PCBIF_ERR_3,
	IN_PCBIF_DATA_4,
	IN_PCBIF_ACK_4,
	IN_PCBIF_ERR_4,
	IN_PCBIF_DATA_5,
	IN_PCBIF_ACK_5,
	IN_PCBIF_ERR_5,
	IN_PCBIF_DATA_6,
	IN_PCBIF_ACK_6,
	IN_PCBIF_ERR_6,
	IN_PCBIF_DATA_7,
	IN_PCBIF_ACK_7,
	IN_PCBIF_ERR_7,
	IN_PCBIF_DATA_8,
	IN_PCBIF_ACK_8,
	IN_PCBIF_ERR_8,
	IN_PCBIF_DATA_9,
	IN_PCBIF_ACK_9,
	IN_PCBIF_ERR_9,
	IN_PCBIF_TEST  ODE0,
	IN_PCBIF_TEST  ODE1,
	IN_PCBIF_TEST  ODE2,
	IN_PCBIF_TEST  ODE3,
	IN_PCBIF_TEST  ODE4,
	IN_PCBIF_TEST  ODE5,
	IN_PCBIF_TEST  ODE6,
	IN_PCBIF_TEST  ODE7,
	IN_PCBIF_TEST  ODE8,
	IN_PCBIF_BAT_LOST SW,
	IN_PCBIF_RX_DATA SW,
	IN_PCBIF_TX_DATA SW,
	IN_PCBIF_RX_EN SW,
	IN_PCBIF_TX_EN SW,
	IN_PCBIF_BACK_NORMAL,
	IN_PCBIF_IRQ CLR,
	IN_PCBIF_IRQ,
	IN_PCBIF_TIMEOUT,
	IN_PCBIF_BAT_UNDET,
	IN_PCBIF_TOTAL_VALID,
	IN_PCBIF_BUS STATUS,
	IN_PCBIF_POWER UPCCOUNT,
	IN_PCBIF_POWER UP,
	IN_PCBIF_RX_ERRTUNKNOWN,
	IN_PCBIF_RX_ERRTINSUFF,
	IN_PCBIF_RX_ERRTLOWPHASE,
	IN_PCBIF_RX STATE,
	IN_PCBIF_FLOW_CTL_STATE,
	IN_PCBIF_TX STATE,
	IN_PCBIF_TX_DATA FIANL,
	IN_PCBIF_RX_DATA SAMPLING,
	IN_PCBIF_RX_DATA RECOVERY,
	IN_PCRG_BATON_HT_EN_PRE,
	IN_PCRG_BATON_HT_EN_DLY_TIME,
	IN_PCBIF_TIMEOUT_SET,
	IN_PCBIF_RX_DEG_WND,
	IN_PCBIF_RX_DEG_EN,
	IN_PCBIF_RSV1,
	IN_PCBIF_RSV0,
	IN_PCHK_TOP_ANA_ID,
	IN_PCHK_TOP_DIG_ID,
	IN_PCHK_TOP_ANA_MINOR REV,
	IN_PCHK_TOP_ANA_MAJOR REV,
	IN_PCHK_TOP_DIG_MINOR REV,
	IN_PCHK_TOP_DIG_MAJOR REV,
	IN_PCHK_TOP_CBS,
	IN_PCHK_TOP_BIX,
	IN_PCHK_TOP_ESP,
	IN_PCHK_TOP_FPI,
	IN_PCHK_CLKTOFFSET,
	IN_PCHK_RST OFFSET,
	IN_PCHK_INT OFFSET,
	IN_PCHK_INT LEN,
	IN_PCRG_AUXADC 26M_CK_PDN_HWEN,
	IN_PCRG_AUXADC 26M_CK_PDN,
	IN_PCRG_AUXADC CK_PDN_HWEN,
	IN_PCRG_AUXADC CK_PDN,
	IN_PCRG_AUXADC RNG_CK_PDN_HWEN,
	IN_PCRG_AUXADC RNG_CK_PDN,
	IN_PCRG_AUXADC 1M_CK_PDN,
	IN_PCRG_AUXADC 32K_CK_PDN,
	IN_PCRG_HK_INTRP_CK_PDN_HWEN,
	IN_PCRG_HK_INTRP_CK_PDN,
	IN_PCRG_AUXADC 26M_CK_TSTSEL,
	IN_PCRG_AUXADC CK_TSTSEL,
	IN_PCRG_AUXADC RNG_CK_TSTSEL,
	IN_PCRG_AUXADC 1M_CK_TSTSEL,
	IN_PCRG_AUXADC 32K_CK_TSTSEL,
	IN_PCRG_HK_INTRP_CK_TSTSEL,
	IN_PCRG_AUXADC RST,
	IN_PCRG_AUXADC REG_RST,
	IN_PCBANK_HK_TOP_SWRST,
	IN_PCBANK_AUXADC SWRST,
	IN_PCBANK_AUXADC DIG_1 SWRST,
	IN_PCBANK_AUXADC DIG_2 SWRST,
	IN_PCBANK_AUXADC DIG_3 SWRST,
	IN_PCBANK_AUXADC DIG_4_SWRST,
	IN_PCRG_INT_ENTBAT_H,
	IN_PCRG_INT ENTBAT_L,
	IN_PCRG_INT ENTBAT2_H,
	IN_PCRG_INT ENTBAT2_L,
	IN_PCRG_INT ENTBAT_TEMP_H,
	IN_PCRG_INT ENTBAT_TEMP_L,
	IN_PCRG_INT ENTTHRTH,
	IN_PCRG_INT ENTTHR L,
	IN_PCRG_INT ENTAUXADC IMP,
	IN_PCRG_INT ENTNAG_C_DLTV,
	IN_PCHK_INT CON0 SET,
	IN_PCHK_INT CON0 CLR,
	IN_PCRG_INT_    TBAT_H,
	IN_PCRG_INT     TBAT_L,
	IN_PCRG_INT     TBAT2_H,
	IN_PCRG_INT     TBAT2_L,
	IN_PCRG_INT     TBAT_TEMP_H,
	IN_PCRG_INT     TBAT_TEMP_L,
	IN_PCRG_INT     TTHRTH,
	IN_PCRG_INT     TTHRTL,
	IN_PCRG_INT     TAUXADC IMP,
	IN_PCRG_INT     TNAG_C_DLTV,
	IN_PCHK_INT     TCON0 SET,
	IN_PCHK_INT     TCON0 CLR,
	IN_PCRG_INT_STATUS BAT_H,
	IN_PCRG_INT STATUS BAT_L,
	IN_PCRG_INT STATUS BAT2_H,
	IN_PCRG_INT STATUS BAT2_L,
	IN_PCRG_INT STATUS BAT_TEMP_H,
	IN_PCRG_INT STATUS BAT_TEMP_L,
	IN_PCRG_INT STATUS THRTH,
	IN_PCRG_INT STATUS THRTL,
	IN_PCRG_INT STATUS AUXADC IMP,
	IN_PCRG_INT STATUS NAG_C_DLTV,
	IN_PCRG_INT_RAW_STATUS BAT_H,
	IN_PCRG_INT RAW_STATUS BAT_L,
	IN_PCRG_INT RAW_STATUS BAT2_H,
	IN_PCRG_INT RAW_STATUS BAT2_L,
	IN_PCRG_INT RAW_STATUS BAT_TEMP_H,
	IN_PCRG_INT RAW_STATUS BAT_TEMP_L,
	IN_PCRG_INT RAW_STATUS THRTH,
	IN_PCRG_INT RAW_STATUS THRTL,
	IN_PCRG_INT RAW_STATUS AUXADC IMP,
	IN_PCRG_INT RAW_STATUS NAG_C_DLTV,
	IN_PCRG_CLKT ONTFLAG EN,
	IN_PCRG_CLKT ONTFLAG SEL,
	IN_PCRG_INT  ONTFLAG EN,
	IN_PCRG_INT  ONTFLAG SEL,
	IN_PCRG_HK_ ONTFLAG SEL,
	IN_PCRG_ ONTFLAG SEL AUXADC,
	IN_PCRG_ADCINTVSEN_MUX EN,
	IN_PCRG_BATON_TDET EN,
	IN_PCRG_ADCINTVSEN_EXT_BATON_EN,
	IN_PCRG_ADCINTVBAT EN,
	IN_PCRG_ADCINTVSEN_EN,
	IN_PCRG_ADCINTCHRTEN,
	IN_PCRG_AUXADC DIFFBUF SWEN,
	IN_PCRG_AUXADC DIFFBUF EN,
	IN_PCDACADCINTVBAT EN,
	IN_PCDACAUXADC VBAT EN,
	IN_PCDACADCINTVSEN_MUX EN,
	IN_PCDACADCINTVSEN_EN,
	IN_PCDACADCINTCHRTEN,
	IN_PCDACBATON_TDET EN,
	IN_PCDACADCINTBATID_SW_EN,
	IN_PCDACAUXADC DIFFBUF EN,
	IN_PCRG_HK_STRUPCAUXADC START_SW,
	IN_PCRG_HK_STRUPCAUXADC RSTB_SW,
	IN_PCRG_HK_STRUPCAUXADC START_SEL,
	IN_PCRG_HK_STRUPCAUXADC RSTB_SEL,
	IN_PCRG_HK_STRUPCAUXADC RPCNT   X,
	IN_PCRG_VAUX18_AUXADC STB SWEN,
	IN_PCRG_VAUX18_AUXADC STB EN,
	IN_PCRG_VAUX18_AUXADC ACK_SWEN,
	IN_PCRG_VAUX18_AUXADC ACK_EN,
	IN_PCRG_VBIF28_AUXADC STB SWEN,
	IN_PCRG_VBIF28_AUXADC STB EN,
	IN_PCRG_VBIF28_AUXADC ACK_SWEN,
	IN_PCRG_VBIF28_AUXADC ACK_EN,
	IN_PCDDCAUXADC VAUX18_REQ,
	IN_PCDDCVAUX18_AUXADC STB,
	IN_PCDDCAUXADC VAUX18_PWDB,
	IN_PCDDCVAUX18_AUXADC ACK,
	IN_PCDDCAUXADC VBIF28_REQ,
	IN_PCDDCVBIF28_AUXADC STB,
	IN_PCDDCAUXADC VBIF28_PWDB,
	IN_PCDDCVBIF28_AUXADC ACK,
	IN_PCHK_AUXADC KEY,
	IN_PCAUXADC ANA_ID,
	IN_PCAUXADC DIG_ID,
	IN_PCAUXADC ANA_MINOR REV,
	IN_PCAUXADC ANA_MAJOR REV,
	IN_PCAUXADC DIG_MINOR REV,
	IN_PCAUXADC DIG_MAJOR REV,
	IN_PCAUXADC DSN CBS,
	IN_PCAUXADC DSN BIX,
	IN_PCAUXADC DSN ESP,
	IN_PCAUXADC DSN FPI,
	IN_PCRG_AUX RSV,
	IN_PCRG_AUXADC CALI,
	IN_PCRG_VBUF BYP,
	IN_PCRG_VBUF CALEN,
	IN_PCRG_VBUF EXTEN,
	IN_PCRG_AUXADC RNG_EN,
	IN_PCRG_AUXADC NOISE_RES,
	IN_PCRG_AUXADC PULLH_EN,
	IN_PCAUXADC ELR LEN,
	IN_PCRG_EFUSE_AUXADC NDIF_EN,
	IN_PCAUXADC DIG_1 ANA_ID,
	IN_PCAUXADC DIG_1_DIG_ID,
	IN_PCAUXADC DIG_1 ANA_MINOR REV,
	IN_PCAUXADC DIG_1_ANA_MAJOR REV,
	IN_PCAUXADC DIG_1_DIG_MINOR REV,
	IN_PCAUXADC DIG_1_DIG_MAJOR REV,
	IN_PCAUXADC DIG_1_DSN CBS,
	IN_PCAUXADC DIG_1_DSN BIX,
	IN_PCAUXADC DIG_1_DSN ESP,
	IN_PCAUXADC DIG_1_DSN FPI,
	IN_PCAUXADC ADC OUT_CH0,
	IN_PCAUXADC ADC RDY_CH0,
	IN_PCAUXADC ADC OUT_CH1,
	IN_PCAUXADC ADC RDY_CH1,
	IN_PCAUXADC ADC OUT_CH2,
	IN_PCAUXADC ADC RDY_CH2,
	IN_PCAUXADC ADC OUT_CH3,
	IN_PCAUXADC ADC RDY_CH3,
	IN_PCAUXADC ADC OUT_CH4,
	IN_PCAUXADC ADC RDY_CH4,
	IN_PCAUXADC ADC OUT_CH5,
	IN_PCAUXADC ADC RDY_CH5,
	IN_PCAUXADC ADC OUT_CH6,
	IN_PCAUXADC ADC RDY_CH6,
	IN_PCAUXADC ADC OUT_CH7,
	IN_PCAUXADC ADC RDY_CH7,
	IN_PCAUXADC ADC OUT_CH8,
	IN_PCAUXADC ADC RDY_CH8,
	IN_PCAUXADC ADC OUT_CH9,
	IN_PCAUXADC ADC RDY_CH9,
	IN_PCAUXADC ADC OUT_CH10,
	IN_PCAUXADC ADC RDY_CH10,
	IN_PCAUXADC ADC OUT_CH11,
	IN_PCAUXADC ADC RDY_CH11,
	IN_PCAUXADC ADC OUT_CH12_15,
	IN_PCAUXADC ADC RDY_CH12_15,
	IN_PCAUXADC ADC OUT_CH7 BY_GPS,
	IN_PCAUXADC ADC RDY_CH7 BY_GPS,
	IN_PCAUXADC ADC OUT_CH7 BY_MD,
	IN_PCAUXADC ADC RDY_CH7 BY_MD,
	IN_PCAUXADC ADC OUT_CH7 BY_AP,
	IN_PCAUXADC ADC RDY_CH7 BY_AP,
	IN_PCAUXADC ADC OUT_CH4 BY_MD,
	IN_PCAUXADC ADC RDY_CH4 BY_MD,
	IN_PCAUXADC ADC OUT_PWRON_PCHR,
	IN_PCAUXADC ADC RDY_PWRON_PCHR,
	IN_PCAUXADC ADC OUT_WAKEUPCPCHR,
	IN_PCAUXADC ADC RDY_WAKEUPCPCHR,
	IN_PCAUXADC ADC OUT_CH0 BY_MD,
	IN_PCAUXADC ADC RDY_CH0 BY_MD,
	IN_PCAUXADC ADC OUT_CH0 BY_AP,
	IN_PCAUXADC ADC RDY_CH0 BY_AP,
	IN_PCAUXADC ADC OUT_CH1 BY_MD,
	IN_PCAUXADC ADC RDY_CH1 BY_MD,
	IN_PCAUXADC ADC OUT_CH1 BY_AP,
	IN_PCAUXADC ADC RDY_CH1 BY_AP,
	IN_PCAUXADC ADC OUT_FGADC PCHR,
	IN_PCAUXADC ADC RDY_FGADC PCHR,
	IN_PCAUXADC ADC OUT_BAT PLUGIN_PCHR,
	IN_PCAUXADC ADC RDY_BAT PLUGIN_PCHR,
	IN_PCAUXADC ADC OUT_RAW,
	IN_PCAUXADC ADC OUT_DCXO_BY_GPS,
	IN_PCAUXADC ADC RDY_DCXO_BY_GPS,
	IN_PCAUXADC ADC OUT_DCXO_BY_MD,
	IN_PCAUXADC ADC RDY_DCXO_BY_MD,
	IN_PCAUXADC ADC OUT_DCXO_BY_AP,
	IN_PCAUXADC ADC RDY_DCXO_BY_AP,
	IN_PCAUXADC ADC OUT_BATID,
	IN_PCAUXADC ADC RDY_BATID,
	IN_PCAUXADC ADC OUT_CH4 BY_THR1,
	IN_PCAUXADC ADC RDY_CH4 BY_THR1,
	IN_PCAUXADC ADC OUT_CH4 BY_THR2,
	IN_PCAUXADC ADC RDY_CH4 BY_THR2,
	IN_PCAUXADC ADC OUT_CH4 BY_THR3,
	IN_PCAUXADC ADC RDY_CH4 BY_THR3,
	IN_PCAUXADC ADC BUSY IN,
	IN_PCAUXADC ADC BUSY IN_WAKEUP,
	IN_PCAUXADC ADC BUSY IN_DCXO_GPS_AP,
	IN_PCAUXADC ADC BUSY IN_DCXO_GPS_MD,
	IN_PCAUXADC ADC BUSY IN_DCXO_GPS,
	IN_PCAUXADC ADC BUSY IN_SHARE,
	IN_PCAUXADC ADC BUSY IN_FGADC PCHR,
	IN_PCAUXADC ADC BUSY IN_GPS_AP,
	IN_PCAUXADC ADC BUSY IN_GPS_MD,
	IN_PCAUXADC ADC BUSY IN_GPS,
	IN_PCAUXADC ADC BUSY IN_THRTMD,
	IN_PCAUXADC ADC BUSY IN_BAT PLUGIN_PCHR,
	IN_PCAUXADC ADC BUSY IN_BATID,
	IN_PCAUXADC ADC BUSY IN_PWRON,
	IN_PCAUXADC ADC BUSY IN_THR1,
	IN_PCAUXADC ADC BUSY IN_THR2,
	IN_PCAUXADC ADC BUSY IN_THR3,
	IN_PCAUXADC DIG_2 ANA_ID,
	IN_PCAUXADC DIG_2_DIG_ID,
	IN_PCAUXADC DIG_2 ANA_MINOR REV,
	IN_PCAUXADC DIG_2_ANA_MAJOR REV,
	IN_PCAUXADC DIG_2_DIG_MINOR REV,
	IN_PCAUXADC DIG_2_DIG_MAJOR REV,
	IN_PCAUXADC DIG_2_DSN CBS,
	IN_PCAUXADC DIG_2_DSN BIX,
	IN_PCAUXADC DIG_2_DSN ESP,
	IN_PCAUXADC DIG_2_DSN FPI,
	IN_PCAUXADC RQST_CH0,
	IN_PCAUXADC RQST_CH1,
	IN_PCAUXADC RQST_CH2,
	IN_PCAUXADC RQST_CH3,
	IN_PCAUXADC RQST_CH4,
	IN_PCAUXADC RQST_CH5,
	IN_PCAUXADC RQST_CH6,
	IN_PCAUXADC RQST_CH7,
	IN_PCAUXADC RQST_CH8,
	IN_PCAUXADC RQST_CH9,
	IN_PCAUXADC RQST_CH10,
	IN_PCAUXADC RQST_CH11,
	IN_PCAUXADC RQST_CH12,
	IN_PCAUXADC RQST_CH13,
	IN_PCAUXADC RQST_CH14,
	IN_PCAUXADC RQST_CH15,
	IN_PCAUXADC RQST_CH0_BY_MD,
	IN_PCAUXADC RQST_CH1_BY_MD,
	IN_PCAUXADC RQST_CH4 BY_MD,
	IN_PCAUXADC RQST_CH7 BY_MD,
	IN_PCAUXADC RQST_CH7 BY_GPS,
	IN_PCAUXADC RQST_DCXO_BY_MD,
	IN_PCAUXADC RQST_DCXO_BY_GPS,
	IN_PCAUXADC RQST_BATID,
	IN_PCAUXADC RQST_CH4 BY_THR1,
	IN_PCAUXADC RQST_CH4 BY_THR2,
	IN_PCAUXADC RQST_CH4 BY_THR3,
	IN_PCAUXADC RQST_RSV1,
	IN_PCAUXADC DIG_3 ANA_ID,
	IN_PCAUXADC DIG_3_DIG_ID,
	IN_PCAUXADC DIG_3 ANA_MINOR REV,
	IN_PCAUXADC DIG_3_ANA_MAJOR REV,
	IN_PCAUXADC DIG_3_DIG_MINOR REV,
	IN_PCAUXADC DIG_3_DIG_MAJOR REV,
	IN_PCAUXADC DIG_3_DSN CBS,
	IN_PCAUXADC DIG_3_DSN BIX,
	IN_PCAUXADC DIG_3_DSN ESP,
	IN_PCAUXADC DIG_3_DSN FPI,
	IN_PCAUXADC CK_ON_EXTD,
	IN_PCAUXADC SRCLKEN SRPCSEL,
	IN_PCAUXADC ADC PWDB,
	IN_PCAUXADC ADC PWDB_SWCTRL,
	IN_PCAUXADC STRUPCCK_ON_ENB,
	IN_PCAUXADC SRCLKEN CK_EN,
	IN_PCAUXADC CK_AON_GPS,
	IN_PCAUXADC CK_AON_MD,
	IN_PCAUXADC CK_AON,
	IN_PCAUXADC CON0 SET,
	IN_PCAUXADC CON0 CLR,
	IN_PCAUXADC AVG_NUM_SMALL,
	IN_PCAUXADC AVG_NUM_LARGE,
	IN_PCAUXADC SPL_NUM,
	IN_PCAUXADC AVG_NUM_SEL,
	IN_PCAUXADC AVG_NUM_SEL_SHARE,
	IN_PCAUXADC AVG_NUM_SEL_LBAT,
	IN_PCAUXADC AVG_NUM_SEL_BAT_TEMP,
	IN_PCAUXADC AVG_NUM_SEL_WAKEUP,
	IN_PCAUXADC SPL_NUM_LARGE,
	IN_PCAUXADC SPL_NUM_SLEEP,
	IN_PCAUXADC SPL_NUM_SLEEP_SEL,
	IN_PCAUXADC SPL_NUM_SEL,
	IN_PCAUXADC SPL_NUM_SEL_SHARE,
	IN_PCAUXADC SPL_NUM_SEL_LBAT,
	IN_PCAUXADC SPL_NUM_SEL_BAT_TEMP,
	IN_PCAUXADC SPL_NUM_SEL_WAKEUP,
	IN_PCAUXADC SPL_NUM_CH0,
	IN_PCAUXADC SPL_NUM_CH3,
	IN_PCAUXADC SPL_NUM_CH7,
	IN_PCAUXADC AVG_NUM_LBAT,
	IN_PCAUXADC AVG_NUM_CH7,
	IN_PCAUXADC AVG_NUM_CH3,
	IN_PCAUXADC AVG_NUM_CH0,
	IN_PCAUXADC AVG_NUM_HPC,
	IN_PCAUXADC AVG_NUM_DCXO,
	IN_PCAUXADC AVG_NUM_CH7_WAKEUP,
	IN_PCAUXADC AVG_NUM_BTMP,
	IN_PCAUXADC TRIM CH0_SEL,
	IN_PCAUXADC TRIM CH1_SEL,
	IN_PCAUXADC TRIM CH2_SEL,
	IN_PCAUXADC TRIM CH3_SEL,
	IN_PCAUXADC TRIM CH4_SEL,
	IN_PCAUXADC TRIM CH5_SEL,
	IN_PCAUXADC TRIM CH6_SEL,
	IN_PCAUXADC TRIM CH7_SEL,
	IN_PCAUXADC TRIM CH8_SEL,
	IN_PCAUXADC TRIM CH9_SEL,
	IN_PCAUXADC TRIM CH10_SEL,
	IN_PCAUXADC TRIM CH11_SEL,
	IN_PCAUXADC ADC 2SCCOMP_ENB,
	IN_PCAUXADC ADC TRIM COMP,
	IN_PCAUXADC RNG_EN,
	IN_PCAUXADC TEST  ODE,
	IN_PCAUXADC BIT SEL,
	IN_PCAUXADC START_SW,
	IN_PCAUXADC START_SWCTRL,
	IN_PCAUXADC TSCVBE_SEL,
	IN_PCAUXADC TSCVBE_SEL_SWCTRL,
	IN_PCAUXADC VBUF EN,
	IN_PCAUXADC VBUF EN_SWCTRL,
	IN_PCAUXADC OUT_ EL,
	IN_PCAUXADC DA DAC,
	IN_PCAUXADC DA DAC_SWCTRL,
	IN_PCADCAUXADC COMP,
	IN_PCAUXADC ADCINTVSEN_EN,
	IN_PCAUXADC ADCINTVBAT EN,
	IN_PCAUXADC ADCINTVSEN_MUX EN,
	IN_PCAUXADC ADCINTVSEN_EXT_BATON_EN,
	IN_PCAUXADC ADCINTCHRTEN,
	IN_PCAUXADC ADCINTBATON_TDET EN,
	IN_PCAUXADC ACCDET ANASWCTRL EN,
	IN_PCAUXADC XO_THADC EN,
	IN_PCAUXADC ADCINTBATID_SW_EN,
	IN_PCAUXADC VXO22_EN,
	IN_PCAUXADC DIG0_RSV0,
	IN_PCAUXADC CHSEL,
	IN_PCAUXADC SWCTRL EN,
	IN_PCAUXADC SOURCE_LBATCSEL,
	IN_PCAUXADC SOURCE_LBAT2_SEL,
	IN_PCAUXADC START_EXTD,
	IN_PCAUXADC DAC_EXTD,
	IN_PCAUXADC DAC_EXTD_EN,
	IN_PCAUXADC DIG0_RSV1,
	IN_PCAUXADC START_SHADE_NUM,
	IN_PCAUXADC START_SHADE_EN,
	IN_PCAUXADC START_SHADE_SEL,
	IN_PCAUXADC ADC RDY_WAKEUPCCLR,
	IN_PCAUXADC ADC RDY_FGADC CLR,
	IN_PCAUXADC ADC RDY_BAT PLUGIN_CLR,
	IN_PCAUXADC ADC RDY_PWRON_CLR,
	IN_PCAUXADC DATA REUSE_SEL,
	IN_PCAUXADC CH0_DATA REUSE_SEL,
	IN_PCAUXADC CH1_DATA REUSE_SEL,
	IN_PCAUXADC DCXO_DATA REUSE_SEL,
	IN_PCAUXADC DATA REUSE_EN,
	IN_PCAUXADC CH0_DATA REUSE_EN,
	IN_PCAUXADC CH1_DATA REUSE_EN,
	IN_PCAUXADC DCXO_DATA REUSE_EN,
	IN_PCAUXADC STATE_CS_S,
	IN_PCAUXADC AUTORPT PRD,
	IN_PCAUXADC AUTORPT EN,
	IN_PCAUXADC ACCDET AUTO SPL,
	IN_PCAUXADC ACCDET AUTO RQST_CLR,
	IN_PCAUXADC ACCDET DIG1_RSV0,
	IN_PCAUXADC ACCDET DIG0_RSV0,
	IN_PCAUXADC FGADC START_SW,
	IN_PCAUXADC FGADC START_SEL,
	IN_PCAUXADC IMP_FGADC R_SW,
	IN_PCAUXADC IMP_FGADC R_SEL,
	IN_PCAUXADC BAT PLUGIN_START_SW,
	IN_PCAUXADC BAT PLUGIN_START_SEL,
	IN_PCAUXADC DBG DIG0_RSV2,
	IN_PCAUXADC DBG DIG1_RSV2,
	IN_PCAUXADC NAG_EN,
	IN_PCAUXADC NAG_CLR,
	IN_PCAUXADC NAG_VBAT1_SEL,
	IN_PCAUXADC NAG_PRD_SEL,
	IN_PCAUXADC NAG_IRQ EN,
	IN_PCAUXADC NAG_C_DLTV_IRQ,
	IN_PCAUXADC NAG_ZCV,
	IN_PCAUXADC NAG_C_DLTV_TH_15_0,
	IN_PCAUXADC NAG_C_DLTV_TH_26_16,
	IN_PCAUXADC NAG_CNT_15_0,
	IN_PCAUXADC NAG_CNT_25_16,
	IN_PCAUXADC NAG_DLTV,
	IN_PCAUXADC NAG_C_DLTV_15_0,
	IN_PCAUXADC NAG_C_DLTV_26_16,
	IN_PCAUXADC NAG_AUXADC START,
	IN_PCAUXADC NAG_STATE,
	IN_PCAUXADC ADC OUT_NAG,
	IN_PCAUXADC ADC RDY_NAG,
	IN_PCAUXADC NAG_CK_SW_EN,
	IN_PCAUXADC NAG_CK_SW_ ODE,
	IN_PCAUXADC ADC BUSY IN_NAG,
	IN_PCAUXADC DIG_3_ELR LEN,
	IN_PCEFUSE_GAIN CH7_TRIM,
	IN_PCEFUSE_OFFSETCCH7_TRIM,
	IN_PCEFUSE_GAIN CH4_TRIM,
	IN_PCEFUSE_OFFSETCCH4_TRIM,
	IN_PCEFUSE_GAIN CH0_TRIM,
	IN_PCEFUSE_OFFSETCCH0_TRIM,
	IN_PCAUXADC SW_GAIN TRIM,
	IN_PCAUXADC SW_OFFSETCTRIM,
	IN_PCAUXADC EFUSE_ID,
	IN_PCAUXADC EFUSE_O_SLOPE,
	IN_PCAUXADC EFUSE_O_SLOPE_SIGN,
	IN_PCAUXADC EFUSE_DEGC CALI,
	IN_PCAUXADC EFUSE_ADC CALI_EN,
	IN_PCAUXADC EFUSE_RSV0,
	IN_PCAUXADC EFUSE_O_VTS,
	IN_PCAUXADC EFUSE_RSV1,
	IN_PCAUXADC EFUSE_O_VTS_2,
	IN_PCAUXADC EFUSE_RSV2,
	IN_PCAUXADC EFUSE_O_VTS_3,
	IN_PCAUXADC EFUSE_RSV3,
	IN_PCAUXADC EFUSE_O_VTS_4,
	IN_PCAUXADC EFUSE_RSV4,
	IN_PCAUXADC EFUSE_GAIN AUX,
	IN_PCAUXADC EFUSE_RSV5,
	IN_PCAUXADC EFUSE_GAIN BGRL,
	IN_PCAUXADC EFUSE_GAIN BGRH,
	IN_PCAUXADC EFUSE_RSV6,
	IN_PCAUXADC EFUSE_CALI_FROM EFUSE_EN,
	IN_PCAUXADC EFUSE_ADC BGRCALI_EN,
	IN_PCAUXADC EFUSE_ADC AUXCALI_EN,
	IN_PCAUXADC EFUSE_TRMPL_CALI,
	IN_PCAUXADC EFUSE_TRMPH_CALI,
	IN_PCAUXADC EFUSE_SIGN BGRL,
	IN_PCAUXADC EFUSE_SIGN BGRH,
	IN_PCAUXADC EFUSE_SIGN AUX,
	IN_PCAUXADC EFUSE_RSV7,
	IN_PCAUXADC EFUSE_VBG12,
	IN_PCAUXADC EFUSE_VAUX18,
	IN_PCAUXADC DIG_4 ANA_ID,
	IN_PCAUXADC DIG_4_DIG_ID,
	IN_PCAUXADC DIG_4 ANA_MINOR REV,
	IN_PCAUXADC DIG_4_ANA_MAJOR REV,
	IN_PCAUXADC DIG_4_DIG_MINOR REV,
	IN_PCAUXADC DIG_4_DIG_MAJOR REV,
	IN_PCAUXADC DIG_4_DSN CBS,
	IN_PCAUXADC DIG_4_DSN BIX,
	IN_PCAUXADC DIG_4_DSN ESP,
	IN_PCAUXADC DIG_4_DSN FPI,
	IN_PCAUXADC IMP_EN,
	IN_PCAUXADC IMP_PRD_SEL,
	IN_PCAUXADC IMP_CNT_SEL,
	IN_PCAUXADC IMPEDANCE_CHSEL,
	IN_PCAUXADC IMPEDANCE_IRQ STATUS,
	IN_PCAUXADC IMP_START,
	IN_PCAUXADC IMP_STATE,
	IN_PCAUXADC IMP_COUNT,
	IN_PCAUXADC IMP_FGADC R_S,
	IN_PCFGADC AUXADC IMP_R_DONE_S,
	IN_PCAUXADC ADC OUT_IMP,
	IN_PCAUXADC ADC RDY_IMP,
	IN_PCAUXADC ADC OUT_IMP AVG,
	IN_PCAUXADC ADC RDY_IMP AVG,
	IN_PCAUXADC IMP_CK_SW_EN,
	IN_PCAUXADC IMP_CK_SW_ ODE,
	IN_PCAUXADC ADC BUSY IN_IMP,
	IN_PCAUXADC LBAT EN,
	IN_PCAUXADC LBAT DET PRD_SEL,
	IN_PCAUXADC LBAT DEBT   X_SEL,
	IN_PCAUXADC LBAT DEBT  IN_SEL,
	IN_PCAUXADC LBAT VOLT   X,
	IN_PCAUXADC LBAT IRQ EN   X,
	IN_PCAUXADC LBAT DET   X,
	IN_PCAUXADC LBAT   X_IRQ B,
	IN_PCAUXADC LBAT VOLT  IN,
	IN_PCAUXADC LBAT IRQ EN  IN,
	IN_PCAUXADC LBAT DET  IN,
	IN_PCAUXADC LBAT  IN_IRQ B,
	IN_PCAUXADC LBAT DEBOUNCE_COUNT_  X,
	IN_PCAUXADC LBAT DEBOUNCE_COUNT_ IN,
	IN_PCAUXADC LBAT STATE,
	IN_PCAUXADC LBAT AUXADC START,
	IN_PCAUXADC ADC OUT_LBAT,
	IN_PCAUXADC ADC RDY_LBAT,
	IN_PCAUXADC LBAT CK_SW_EN,
	IN_PCAUXADC LBAT CK_SW_ ODE,
	IN_PCAUXADC ADC BUSY IN_LBAT,
	IN_PCAUXADC BAT_TEMP_EN,
	IN_PCAUXADC BAT_TEMP_FROZE_EN,
	IN_PCAUXADC BAT_TEMP_DET PRD_SEL,
	IN_PCAUXADC BAT_TEMP_DEBT   X_SEL,
	IN_PCAUXADC BAT_TEMP_DEBT  IN_SEL,
	IN_PCAUXADC BAT_TEMP_VOLT   X,
	IN_PCAUXADC BAT_TEMP_IRQ EN   X,
	IN_PCAUXADC BAT_TEMP_DET   X,
	IN_PCAUXADC BAT_TEMP_  X_IRQ B,
	IN_PCAUXADC BAT_TEMP_VOLT  IN,
	IN_PCAUXADC BAT_TEMP_IRQ EN  IN,
	IN_PCAUXADC BAT_TEMP_DET  IN,
	IN_PCAUXADC BAT_TEMP_ IN_IRQ B,
	IN_PCAUXADC BAT_TEMP_DEBOUNCE_COUNT_  X,
	IN_PCAUXADC BAT_TEMP_DEBOUNCE_COUNT_ IN,
	IN_PCAUXADC BAT_TEMP_STATE,
	IN_PCAUXADC BAT_TEMP_AUXADC START,
	IN_PCAUXADC ADC OUT_BAT_TEMP,
	IN_PCAUXADC ADC RDY_BAT TEMP,
	IN_PCAUXADC BAT_TEMP_CK_SW_EN,
	IN_PCAUXADC BAT_TEMP_CK_SW_ ODE,
	IN_PCAUXADC ADC BUSY IN_BAT TEMP,
	IN_PCAUXADC LBAT2_EN,
	IN_PCAUXADC LBAT2 DET PRD_SEL,
	IN_PCAUXADC LBAT2 DEBT   X_SEL,
	IN_PCAUXADC LBAT2 DEBT  IN_SEL,
	IN_PCAUXADC LBAT2 VOLT   X,
	IN_PCAUXADC LBAT2 IRQ EN   X,
	IN_PCAUXADC LBAT2 DET   X,
	IN_PCAUXADC LBAT2   X_IRQ B,
	IN_PCAUXADC LBAT2 VOLT  IN,
	IN_PCAUXADC LBAT2 IRQ EN  IN,
	IN_PCAUXADC LBAT2 DET  IN,
	IN_PCAUXADC LBAT2  IN_IRQ B,
	IN_PCAUXADC LBAT2 DEBOUNCE_COUNT_  X,
	IN_PCAUXADC LBAT2 DEBOUNCE_COUNT_ IN,
	IN_PCAUXADC LBAT2 STATE,
	IN_PCAUXADC LBAT2 AUXADC START,
	IN_PCAUXADC ADC OUT_LBAT2,
	IN_PCAUXADC ADC RDY_LBAT2,
	IN_PCAUXADC LBAT2 CK_SW_EN,
	IN_PCAUXADC LBAT2 CK_SW_ ODE,
	IN_PCAUXADC ADC BUSY IN_LBAT2,
	IN_PCAUXADC THRTEN,
	IN_PCAUXADC THRTDET PRD_SEL,
	IN_PCAUXADC THRTDEBT   X_SEL,
	IN_PCAUXADC THRTDEBT  IN_SEL,
	IN_PCAUXADC THRTVOLT   X,
	IN_PCAUXADC THRTIRQ EN   X,
	IN_PCAUXADC THRTDET   X,
	IN_PCAUXADC THRT  X_IRQ B,
	IN_PCAUXADC THRTVOLT  IN,
	IN_PCAUXADC THRTIRQ EN  IN,
	IN_PCAUXADC THRTDET  IN,
	IN_PCAUXADC THRT IN_IRQ B,
	IN_PCAUXADC THRTDEBOUNCE_COUNT_  X,
	IN_PCAUXADC THRTDEBOUNCE_COUNT_ IN,
	IN_PCAUXADC THRTSTATE,
	IN_PCAUXADC THRTAUXADC START,
	IN_PCAUXADC ADC OUT_THRTHW,
	IN_PCAUXADC ADC RDY_THRTHW,
	IN_PCAUXADC THRTCK_SW_EN,
	IN_PCAUXADC THRTCK_SW_ ODE,
	IN_PCAUXADC ADC BUSY IN_THRTHW,
	IN_PCAUXADC MDRT DET PRD_SEL,
	IN_PCAUXADC MDRT DET EN,
	IN_PCAUXADC MDRT DET WKUP_START_CNT,
	IN_PCAUXADC MDRT DET WKUP_START_CLR,
	IN_PCAUXADC MDRT DET WKUP_START,
	IN_PCAUXADC MDRT DET WKUP_START_SEL,
	IN_PCAUXADC MDRT DET WKUP_EN,
	IN_PCAUXADC MDRT DET SRCLKEN IND,
	IN_PCAUXADC MDRT STATE,
	IN_PCAUXADC MDRT START,
	IN_PCAUXADC ADC OUT_MDRT,
	IN_PCAUXADC ADC RDY_MDRT,
	IN_PCAUXADC MDRT CK_SW_EN,
	IN_PCAUXADC MDRT CK_SW_ ODE,
	IN_PCAUXADC ADC BUSY IN_MDRT,
	IN_PCAUXADC DCXO_MDRT DET WKUP_START_CNT,
	IN_PCAUXADC DCXO_MDRT DET WKUP_START_CLR,
	IN_PCAUXADC DCXO_MDRT DET WKUP_EN,
	IN_PCAUXADC DCXO_MDRT DET WKUP_START_SEL,
	IN_PCAUXADC DCXO_MDRT DET WKUP_START,
	IN_PCAUXADC ADC OUT_DCXO_MDRT,
	IN_PCAUXADC ADC RDY_DCXO_MDRT,
	IN_PCAUXADC ADC BUSY IN_DCXO_MDRT,
	IN_PCAUXADC RSV_1RSV0,
	IN_PCAUXADC NEW PRIORITY_LISTCSEL,
	IN_PCAUXADC SAMPLE_LISTC15_0,
	IN_PCAUXADC SAMPLE_LISTC31_16,
	IN_PCAUXADC SAMPLE_LISTC33_32,
	IN_PCBUCK_TOP ANA_ID,
	IN_PCBUCK_TOP DIG_ID,
	IN_PCBUCK_TOP ANA_MINOR REV,
	IN_PCBUCK_TOP ANA_MAJOR REV,
	IN_PCBUCK_TOP DIG_MINOR REV,
	IN_PCBUCK_TOP DIG_MAJOR REV,
	IN_PCBUCK_TOP CBS,
	IN_PCBUCK_TOP BIX,
	IN_PCBUCK_TOP ESP,
	IN_PCBUCK_TOP FPI,
	IN_PCBUCK_TOP CLKTOFFSET,
	IN_PCBUCK_TOP RST OFFSET,
	IN_PCBUCK_TOP INT OFFSET,
	IN_PCBUCK_TOP INT LEN,
	IN_PCRG_BUCK32K_CK_PDN,
	IN_PCRG_BUCK1M_CK_PDN,
	IN_PCRG_BUCK26M_CK_PDN,
	IN_PCRG_BUCK_VPA_ANA_2M_CK_PDN,
	IN_PCRG_BUCK_TOP CLKTCON0 SET,
	IN_PCRG_BUCK_TOP CLKTCON0 CLR,
	IN_PCRG_BUCK32K_CK_PDN_HWEN,
	IN_PCRG_BUCK1M_CK_PDN_HWEN,
	IN_PCRG_BUCK26M_CK_PDN_HWEN,
	IN_PCRG_BUCK_SLEEP_CTRL MODE,
	IN_PCRG_BUCK_TOP CLKTHWEN_CON0 SET,
	IN_PCRG_BUCK_TOP CLKTHWEN_CON0 CLR,
	IN_PCRG_INT ENTVPU_OC,
	IN_PCRG_INT ENTVCORE_OC,
	IN_PCRG_INT ENTVGPU11_OC,
	IN_PCRG_INT ENTVGPU12_OC,
	IN_PCRG_INT ENTVMODEM_OC,
	IN_PCRG_INT ENTVPROC1_OC,
	IN_PCRG_INT ENTVPROC2_OC,
	IN_PCRG_INT ENTVS1_OC,
	IN_PCRG_INT ENTVS2_OC,
	IN_PCRG_INT ENTVPA_OC,
	IN_PCRG_BUCK_TOP INT EN_CON0 SET,
	IN_PCRG_BUCK_TOP INT EN_CON0 CLR,
	IN_PCRG_INT_    TVPU_OC,
	IN_PCRG_INT     TVCORE_OC,
	IN_PCRG_INT     TVGPU11_OC,
	IN_PCRG_INT     TVGPU12_OC,
	IN_PCRG_INT     TVMODEM_OC,
	IN_PCRG_INT     TVPROC1_OC,
	IN_PCRG_INT     TVPROC2_OC,
	IN_PCRG_INT     TVS1_OC,
	IN_PCRG_INT     TVS2_OC,
	IN_PCRG_INT     TVPA_OC,
	IN_PCRG_BUCK_TOP INT     TCON0 SET,
	IN_PCRG_BUCK_TOP INT     TCON0 CLR,
	IN_PCRG_INT_STATUS VPU_OC,
	IN_PCRG_INT STATUS VCORE_OC,
	IN_PCRG_INT STATUS VGPU11_OC,
	IN_PCRG_INT STATUS VGPU12_OC,
	IN_PCRG_INT STATUS VMODEM_OC,
	IN_PCRG_INT STATUS VPROC1_OC,
	IN_PCRG_INT STATUS VPROC2_OC,
	IN_PCRG_INT STATUS VS1_OC,
	IN_PCRG_INT STATUS VS2_OC,
	IN_PCRG_INT STATUS VPA_OC,
	IN_PCRG_INT RAW_STATUS VPU_OC,
	IN_PCRG_INT RAW_STATUS VCORE_OC,
	IN_PCRG_INT RAW_STATUS VGPU11_OC,
	IN_PCRG_INT RAW_STATUS VGPU12_OC,
	IN_PCRG_INT RAW_STATUS VMODEM_OC,
	IN_PCRG_INT RAW_STATUS VPROC1_OC,
	IN_PCRG_INT RAW_STATUS VPROC2_OC,
	IN_PCRG_INT RAW_STATUS VS1_OC,
	IN_PCRG_INT RAW_STATUS VS2_OC,
	IN_PCRG_INT RAW_STATUS VPA_OC,
	IN_PCRG_VOW_BUCK_VCORE_DVS_DONE,
	IN_PCRG_VOW_BUCK_VCORE_DVS_SW_ ODE,
	IN_PCRG_BUCK_STB_M X,
	IN_PCRG_BUCK_VGP2  INFREQ_LATENCY_M X,
	IN_PCRG_BUCK_VGP2  INFREQ_DURATION_M X,
	IN_PCRG_BUCK_VPA  INFREQ_LATENCY_M X,
	IN_PCRG_BUCK_VPA  INFREQ_DURATION_M X,
	IN_PCRG_BUCK_VPU_OC_SDN_STATUS,
	IN_PCRG_BUCK_VCORE_OC_SDN_STATUS,
	IN_PCRG_BUCK_VGPU11_OC_SDN_STATUS,
	IN_PCRG_BUCK_VGPU12_OC_SDN_STATUS,
	IN_PCRG_BUCK_VMODEM_OC_SDN_STATUS,
	IN_PCRG_BUCK_VPROC1_OC_SDN_STATUS,
	IN_PCRG_BUCK_VPROC2_OC_SDN_STATUS,
	IN_PCRG_BUCK_VS1_OC_SDN_STATUS,
	IN_PCRG_BUCK_VS2_OC_SDN_STATUS,
	IN_PCRG_BUCK_VPA_OC_SDN_STATUS,
	IN_PCBUCK_TOP WRITE_KEY,
	IN_PCBUCK_VPU_WDTDBG VOSEL,
	IN_PCBUCK_VCORE_WDTDBG VOSEL,
	IN_PCBUCK_VGPU11_WDTDBG VOSEL,
	IN_PCBUCK_VGPU12_WDTDBG VOSEL,
	IN_PCBUCK_VMODEM_WDTDBG VOSEL,
	IN_PCBUCK_VPROC1_WDTDBG VOSEL,
	IN_PCBUCK_VPROC2_WDTDBG VOSEL,
	IN_PCBUCK_VS1_WDTDBG VOSEL,
	IN_PCBUCK_VS2_WDTDBG VOSEL,
	IN_PCBUCK_VPA_WDTDBG VOSEL,
	IN_PCBUCK_TOP ELR LEN,
	IN_PCRG_BUCK_VPU_OC_SDN_EN,
	IN_PCRG_BUCK_VCORE_OC_SDN_EN,
	IN_PCRG_BUCK_VGPU11_OC_SDN_EN,
	IN_PCRG_BUCK_VGPU12_OC_SDN_EN,
	IN_PCRG_BUCK_VMODEM_OC_SDN_EN,
	IN_PCRG_BUCK_VPROC1_OC_SDN_EN,
	IN_PCRG_BUCK_VPROC2_OC_SDN_EN,
	IN_PCRG_BUCK_VS1_OC_SDN_EN,
	IN_PCRG_BUCK_VS2_OC_SDN_EN,
	IN_PCRG_BUCK_VPA_OC_SDN_EN,
	IN_PCRG_BUCK_DCM_ ODE,
	IN_PCRG_BUCK_VPU_VOSEL_LIMIT_SEL,
	IN_PCRG_BUCK_VCORE_VOSEL_LIMIT_SEL,
	IN_PCRG_BUCK_VGPU11_VOSEL_LIMIT_SEL,
	IN_PCRG_BUCK_VGPU12_VOSEL_LIMIT_SEL,
	IN_PCRG_BUCK_VMODEM_VOSEL_LIMIT_SEL,
	IN_PCRG_BUCK_VPROC1_VOSEL_LIMIT_SEL,
	IN_PCRG_BUCK_VPROC2_VOSEL_LIMIT_SEL,
	IN_PCRG_BUCK_VS1_VOSEL_LIMIT_SEL,
	IN_PCRG_BUCK_VS2_VOSEL_LIMIT_SEL,
	IN_PCRG_BUCK_VPA_VOSEL_LIMIT_SEL,
	IN_PCBUCK_VPU_ANA_ID,
	IN_PCBUCK_VPU_DIG_ID,
	IN_PCBUCK_VPU_ANA_MINOR REV,
	IN_PCBUCK_VPU_ANA_MAJOR REV,
	IN_PCBUCK_VPU_DIG_MINOR REV,
	IN_PCBUCK_VPU_DIG_MAJOR REV,
	IN_PCBUCK_VPU_DSN CBS,
	IN_PCBUCK_VPU_DSN BIX,
	IN_PCBUCK_VPU_DSN ESP,
	IN_PCBUCK_VPU_DSN FPI_SSHUB,
	IN_PCBUCK_VPU_DSN FPI_TRACKING,
	IN_PCBUCK_VPU_DSN FPI_PREOC,
	IN_PCBUCK_VPU_DSN FPI_VOTER,
	IN_PCBUCK_VPU_DSN FPI_ULTRASONIC,
	IN_PCBUCK_VPU_DSN FPI_DLC,
	IN_PCBUCK_VPU_DSN FPI_TRAP,
	IN_PCRG_BUCK_VPU_EN,
	IN_PCRG_BUCK_VPU_LP,
	IN_PCRG_BUCK_VPU_CON0 SET,
	IN_PCRG_BUCK_VPU_CON0 CLR,
	IN_PCRG_BUCK_VPU_VOSEL_SLEEP,
	IN_PCRG_BUCK_VPU_SELR2R_CTRL,
	IN_PCRG_BUCK_VPU_SFCHG_FRATE,
	IN_PCRG_BUCK_VPU_SFCHG_FEN,
	IN_PCRG_BUCK_VPU_SFCHG_RRATE,
	IN_PCRG_BUCK_VPU_SFCHG_REN,
	IN_PCRG_BUCK_VPU_HW0_OP_EN,
	IN_PCRG_BUCK_VPU_HW1_OP_EN,
	IN_PCRG_BUCK_VPU_HW2_OP_EN,
	IN_PCRG_BUCK_VPU_HW3_OP_EN,
	IN_PCRG_BUCK_VPU_HW4_OP_EN,
	IN_PCRG_BUCK_VPU_HW5_OP_EN,
	IN_PCRG_BUCK_VPU_HW6_OP_EN,
	IN_PCRG_BUCK_VPU_HW7_OP_EN,
	IN_PCRG_BUCK_VPU_HW8_OP_EN,
	IN_PCRG_BUCK_VPU_HW9_OP_EN,
	IN_PCRG_BUCK_VPU_HW10_OP_EN,
	IN_PCRG_BUCK_VPU_HW11_OP_EN,
	IN_PCRG_BUCK_VPU_HW12_OP_EN,
	IN_PCRG_BUCK_VPU_HW13_OP_EN,
	IN_PCRG_BUCK_VPU_HW14_OP_EN,
	IN_PCRG_BUCK_VPU_SW_OP_EN,
	IN_PCRG_BUCK_VPU_OP_EN SET,
	IN_PCRG_BUCK_VPU_OP_EN CLR,
	IN_PCRG_BUCK_VPU_HW0_OP_CFG,
	IN_PCRG_BUCK_VPU_HW1_OP_CFG,
	IN_PCRG_BUCK_VPU_HW2_OP_CFG,
	IN_PCRG_BUCK_VPU_HW3_OP_CFG,
	IN_PCRG_BUCK_VPU_HW4_OP_CFG,
	IN_PCRG_BUCK_VPU_HW5_OP_CFG,
	IN_PCRG_BUCK_VPU_HW6_OP_CFG,
	IN_PCRG_BUCK_VPU_HW7_OP_CFG,
	IN_PCRG_BUCK_VPU_HW8_OP_CFG,
	IN_PCRG_BUCK_VPU_HW9_OP_CFG,
	IN_PCRG_BUCK_VPU_HW10_OP_CFG,
	IN_PCRG_BUCK_VPU_HW11_OP_CFG,
	IN_PCRG_BUCK_VPU_HW12_OP_CFG,
	IN_PCRG_BUCK_VPU_HW13_OP_CFG,
	IN_PCRG_BUCK_VPU_HW14_OP_CFG,
	IN_PCRG_BUCK_VPU_OP_CFG SET,
	IN_PCRG_BUCK_VPU_OP_CFG CLR,
	IN_PCRG_BUCK_VPU_HW0_OP_ ODE,
	IN_PCRG_BUCK_VPU_HW1_OP_ ODE,
	IN_PCRG_BUCK_VPU_HW2_OP_ ODE,
	IN_PCRG_BUCK_VPU_HW3_OP_ ODE,
	IN_PCRG_BUCK_VPU_HW4_OP_ ODE,
	IN_PCRG_BUCK_VPU_HW5_OP_ ODE,
	IN_PCRG_BUCK_VPU_HW6_OP_ ODE,
	IN_PCRG_BUCK_VPU_HW7_OP_ ODE,
	IN_PCRG_BUCK_VPU_HW8_OP_ ODE,
	IN_PCRG_BUCK_VPU_HW9_OP_ ODE,
	IN_PCRG_BUCK_VPU_HW10_OP_ ODE,
	IN_PCRG_BUCK_VPU_HW11_OP_ ODE,
	IN_PCRG_BUCK_VPU_HW12_OP_ ODE,
	IN_PCRG_BUCK_VPU_HW13_OP_ ODE,
	IN_PCRG_BUCK_VPU_HW14_OP_ ODE,
	IN_PCRG_BUCK_VPU_OP_ ODE SET,
	IN_PCRG_BUCK_VPU_OP_ ODE CLR,
	IN_PCDA_VPU_VOSEL,
	IN_PCDA_VPU_VOSEL_GRAY,
	IN_PCDA_VPU_EN,
	IN_PCDACVPU_STB,
	IN_PCDACVPU_LOOP_SEL,
	IN_PCDACVPU_R2R_PDN,
	IN_PCDACVPU_DVS_EN,
	IN_PCDACVPU_DVS_DOWN,
	IN_PCDACVPU_SSH,
	IN_PCDACVPU_ INFREQ_DISCHARGE,
	IN_PCRG_BUCK_VPU_CK_SW_ ODE,
	IN_PCRG_BUCK_VPU_CK_SW_EN,
	IN_PCBUCK_VPU_ELR LEN,
	IN_PCRG_BUCK_VPU_VOSEL,
	IN_PCBUCK_VCORE_ANA_ID,
	IN_PCBUCK_VCORE_DIG_ID,
	IN_PCBUCK_VCORE_ANA_MINOR REV,
	IN_PCBUCK_VCORE_ANA_MAJOR REV,
	IN_PCBUCK_VCORE_DIG_MINOR REV,
	IN_PCBUCK_VCORE_DIG_MAJOR REV,
	IN_PCBUCK_VCORE_DSN CBS,
	IN_PCBUCK_VCORE_DSN BIX,
	IN_PCBUCK_VCORE_DSN ESP,
	IN_PCBUCK_VCORE_DSN FPI_SSHUB,
	IN_PCBUCK_VCORE_DSN FPI_TRACKING,
	IN_PCBUCK_VCORE_DSN FPI_PREOC,
	IN_PCBUCK_VCORE_DSN FPI_VOTER,
	IN_PCBUCK_VCORE_DSN FPI_ULTRASONIC,
	IN_PCBUCK_VCORE_DSN FPI_DLC,
	IN_PCBUCK_VCORE_DSN FPI_TRAP,
	IN_PCRG_BUCK_VCORE_EN,
	IN_PCRG_BUCK_VCORE_LP,
	IN_PCRG_BUCK_VCORE_CON0 SET,
	IN_PCRG_BUCK_VCORE_CON0 CLR,
	IN_PCRG_BUCK_VCORE_VOSEL_SLEEP,
	IN_PCRG_BUCK_VCORE_SELR2R_CTRL,
	IN_PCRG_BUCK_VCORE_SFCHG_FRATE,
	IN_PCRG_BUCK_VCORE_SFCHG_FEN,
	IN_PCRG_BUCK_VCORE_SFCHG_RRATE,
	IN_PCRG_BUCK_VCORE_SFCHG_REN,
	IN_PCRG_BUCK_VCORE_HW0_OP_EN,
	IN_PCRG_BUCK_VCORE_HW1_OP_EN,
	IN_PCRG_BUCK_VCORE_HW2_OP_EN,
	IN_PCRG_BUCK_VCORE_HW3_OP_EN,
	IN_PCRG_BUCK_VCORE_HW4_OP_EN,
	IN_PCRG_BUCK_VCORE_HW5_OP_EN,
	IN_PCRG_BUCK_VCORE_HW6_OP_EN,
	IN_PCRG_BUCK_VCORE_HW7_OP_EN,
	IN_PCRG_BUCK_VCORE_HW8_OP_EN,
	IN_PCRG_BUCK_VCORE_HW9_OP_EN,
	IN_PCRG_BUCK_VCORE_HW10_OP_EN,
	IN_PCRG_BUCK_VCORE_HW11_OP_EN,
	IN_PCRG_BUCK_VCORE_HW12_OP_EN,
	IN_PCRG_BUCK_VCORE_HW13_OP_EN,
	IN_PCRG_BUCK_VCORE_HW14_OP_EN,
	IN_PCRG_BUCK_VCORE_SW_OP_EN,
	IN_PCRG_BUCK_VCORE_OP_EN SET,
	IN_PCRG_BUCK_VCORE_OP_EN CLR,
	IN_PCRG_BUCK_VCORE_HW0_OP_CFG,
	IN_PCRG_BUCK_VCORE_HW1_OP_CFG,
	IN_PCRG_BUCK_VCORE_HW2_OP_CFG,
	IN_PCRG_BUCK_VCORE_HW3_OP_CFG,
	IN_PCRG_BUCK_VCORE_HW4_OP_CFG,
	IN_PCRG_BUCK_VCORE_HW5_OP_CFG,
	IN_PCRG_BUCK_VCORE_HW6_OP_CFG,
	IN_PCRG_BUCK_VCORE_HW7_OP_CFG,
	IN_PCRG_BUCK_VCORE_HW8_OP_CFG,
	IN_PCRG_BUCK_VCORE_HW9_OP_CFG,
	IN_PCRG_BUCK_VCORE_HW10_OP_CFG,
	IN_PCRG_BUCK_VCORE_HW11_OP_CFG,
	IN_PCRG_BUCK_VCORE_HW12_OP_CFG,
	IN_PCRG_BUCK_VCORE_HW13_OP_CFG,
	IN_PCRG_BUCK_VCORE_HW14_OP_CFG,
	IN_PCRG_BUCK_VCORE_OP_CFG SET,
	IN_PCRG_BUCK_VCORE_OP_CFG CLR,
	IN_PCRG_BUCK_VCORE_HW0_OP_ ODE,
	IN_PCRG_BUCK_VCORE_HW1_OP_ ODE,
	IN_PCRG_BUCK_VCORE_HW2_OP_ ODE,
	IN_PCRG_BUCK_VCORE_HW3_OP_ ODE,
	IN_PCRG_BUCK_VCORE_HW4_OP_ ODE,
	IN_PCRG_BUCK_VCORE_HW5_OP_ ODE,
	IN_PCRG_BUCK_VCORE_HW6_OP_ ODE,
	IN_PCRG_BUCK_VCORE_HW7_OP_ ODE,
	IN_PCRG_BUCK_VCORE_HW8_OP_ ODE,
	IN_PCRG_BUCK_VCORE_HW9_OP_ ODE,
	IN_PCRG_BUCK_VCORE_HW10_OP_ ODE,
	IN_PCRG_BUCK_VCORE_HW11_OP_ ODE,
	IN_PCRG_BUCK_VCORE_HW12_OP_ ODE,
	IN_PCRG_BUCK_VCORE_HW13_OP_ ODE,
	IN_PCRG_BUCK_VCORE_HW14_OP_ ODE,
	IN_PCRG_BUCK_VCORE_OP_ ODE SET,
	IN_PCRG_BUCK_VCORE_OP_ ODE CLR,
	IN_PCDA_VCORE_VOSEL,
	IN_PCDA_VCORE_VOSEL_GRAY,
	IN_PCDA_VCORE_EN,
	IN_PCDA_VCORE_STB,
	IN_PCDACVCORE_LOOP_SEL,
	IN_PCDACVCORE_R2R_PDN,
	IN_PCDACVCORE_DVS_EN,
	IN_PCDA_VCORE_DVS_DOWN,
	IN_PCDACVCORE_SSH,
	IN_PCDACVCORE_ INFREQ_DISCHARGE,
	IN_PCRG_BUCK_VCORE_CK_SW_ ODE,
	IN_PCRG_BUCK_VCORE_CK_SW_EN,
	IN_PCBUCK_VCORE_ELR LEN,
	IN_PCRG_BUCK_VCORE_VOSEL,
	IN_PCBUCK_VGPU11_ANA_ID,
	IN_PCBUCK_VGPU11_DIG_ID,
	IN_PCBUCK_VGPU11_ANA_MINOR REV,
	IN_PCBUCK_VGPU11_ANA_MAJOR REV,
	IN_PCBUCK_VGPU11_DIG_MINOR REV,
	IN_PCBUCK_VGPU11_DIG_MAJOR REV,
	IN_PCBUCK_VGPU11_DSN CBS,
	IN_PCBUCK_VGPU11_DSN BIX,
	IN_PCBUCK_VGPU11_DSN ESP,
	IN_PCBUCK_VGPU11_DSN FPI_SSHUB,
	IN_PCBUCK_VGPU11_DSN FPI_TRACKING,
	IN_PCBUCK_VGPU11_DSN FPI_PREOC,
	IN_PCBUCK_VGPU11_DSN FPI_VOTER,
	IN_PCBUCK_VGPU11_DSN FPI_ULTRASONIC,
	IN_PCBUCK_VGPU11_DSN FPI_DLC,
	IN_PCBUCK_VGPU11_DSN FPI_TRAP,
	IN_PCRG_BUCK_VGPU11_EN,
	IN_PCRG_BUCK_VGPU11_LP,
	IN_PCRG_BUCK_VGPU11_CON0 SET,
	IN_PCRG_BUCK_VGPU11_CON0 CLR,
	IN_PCRG_BUCK_VGPU11_VOSEL_SLEEP,
	IN_PCRG_BUCK_VGPU11_SELR2R_CTRL,
	IN_PCRG_BUCK_VGPU11_SFCHG_FRATE,
	IN_PCRG_BUCK_VGPU11_SFCHG_FEN,
	IN_PCRG_BUCK_VGPU11_SFCHG_RRATE,
	IN_PCRG_BUCK_VGPU11_SFCHG_REN,
	IN_PCRG_BUCK_VGPU11_HW0_OP_EN,
	IN_PCRG_BUCK_VGPU11_HW1_OP_EN,
	IN_PCRG_BUCK_VGPU11_HW2_OP_EN,
	IN_PCRG_BUCK_VGPU11_HW3_OP_EN,
	IN_PCRG_BUCK_VGPU11_HW4_OP_EN,
	IN_PCRG_BUCK_VGPU11_HW5_OP_EN,
	IN_PCRG_BUCK_VGPU11_HW6_OP_EN,
	IN_PCRG_BUCK_VGPU11_HW7_OP_EN,
	IN_PCRG_BUCK_VGPU11_HW8_OP_EN,
	IN_PCRG_BUCK_VGPU11_HW9_OP_EN,
	IN_PCRG_BUCK_VGPU11_HW10_OP_EN,
	IN_PCRG_BUCK_VGPU11_HW11_OP_EN,
	IN_PCRG_BUCK_VGPU11_HW12_OP_EN,
	IN_PCRG_BUCK_VGPU11_HW13_OP_EN,
	IN_PCRG_BUCK_VGPU11_HW14_OP_EN,
	IN_PCRG_BUCK_VGPU11_SW_OP_EN,
	IN_PCRG_BUCK_VGPU11_OP_EN SET,
	IN_PCRG_BUCK_VGPU11_OP_EN CLR,
	IN_PCRG_BUCK_VGPU11_HW0_OP_CFG,
	IN_PCRG_BUCK_VGPU11_HW1_OP_CFG,
	IN_PCRG_BUCK_VGPU11_HW2_OP_CFG,
	IN_PCRG_BUCK_VGPU11_HW3_OP_CFG,
	IN_PCRG_BUCK_VGPU11_HW4_OP_CFG,
	IN_PCRG_BUCK_VGPU11_HW5_OP_CFG,
	IN_PCRG_BUCK_VGPU11_HW6_OP_CFG,
	IN_PCRG_BUCK_VGPU11_HW7_OP_CFG,
	IN_PCRG_BUCK_VGPU11_HW8_OP_CFG,
	IN_PCRG_BUCK_VGPU11_HW9_OP_CFG,
	IN_PCRG_BUCK_VGPU11_HW10_OP_CFG,
	IN_PCRG_BUCK_VGPU11_HW11_OP_CFG,
	IN_PCRG_BUCK_VGPU11_HW12_OP_CFG,
	IN_PCRG_BUCK_VGPU11_HW13_OP_CFG,
	IN_PCRG_BUCK_VGPU11_HW14_OP_CFG,
	IN_PCRG_BUCK_VGPU11_OP_CFG SET,
	IN_PCRG_BUCK_VGPU11_OP_CFG CLR,
	IN_PCRG_BUCK_VGPU11_HW0_OP_ ODE,
	IN_PCRG_BUCK_VGPU11_HW1_OP_ ODE,
	IN_PCRG_BUCK_VGPU11_HW2_OP_ ODE,
	IN_PCRG_BUCK_VGPU11_HW3_OP_ ODE,
	IN_PCRG_BUCK_VGPU11_HW4_OP_ ODE,
	IN_PCRG_BUCK_VGPU11_HW5_OP_ ODE,
	IN_PCRG_BUCK_VGPU11_HW6_OP_ ODE,
	IN_PCRG_BUCK_VGPU11_HW7_OP_ ODE,
	IN_PCRG_BUCK_VGPU11_HW8_OP_ ODE,
	IN_PCRG_BUCK_VGPU11_HW9_OP_ ODE,
	IN_PCRG_BUCK_VGPU11_HW10_OP_ ODE,
	IN_PCRG_BUCK_VGPU11_HW11_OP_ ODE,
	IN_PCRG_BUCK_VGPU11_HW12_OP_ ODE,
	IN_PCRG_BUCK_VGPU11_HW13_OP_ ODE,
	IN_PCRG_BUCK_VGPU11_HW14_OP_ ODE,
	IN_PCRG_BUCK_VGPU11_OP_ ODE SET,
	IN_PCRG_BUCK_VGPU11_OP_ ODE CLR,
	IN_PCDA_VGPU11_VOSEL,
	IN_PCDA_VGPU11_VOSEL_GRAY,
	IN_PCDA_VGPU11_EN,
	IN_PCDA_VGPU11_STB,
	IN_PCDACVGPU11_LOOP_SEL,
	IN_PCDACVGPU11_R2R_PDN,
	IN_PCDACVGPU11_DVS_EN,
	IN_PCDA_VGPU11_DVS_DOWN,
	IN_PCDACVGPU11_SSH,
	IN_PCDACVGPU11_ INFREQ_DISCHARGE,
	IN_PCRG_BUCK_VGPU11_CK_SW_ ODE,
	IN_PCRG_BUCK_VGPU11_CK_SW_EN,
	IN_PCRG_BUCK_VGPU11_SSHUB_EN,
	IN_PCRG_BUCK_VGPU11_SSHUB_VOSEL,
	IN_PCRG_BUCK_VGPU11_SPI_EN,
	IN_PCRG_BUCK_VGPU11_SPI_VOSEL,
	IN_PCRG_BUCK_VGPU11_BT_LP_EN,
	IN_PCRG_BUCK_VGPU11_BT_LP_VOSEL,
	IN_PCRG_BUCK_VGPU11_TRACK_STALL BYPASS,
	IN_PCBUCK_VGPU11_ELR LEN,
	IN_PCRG_BUCK_VGPU11_VOSEL,
	IN_PCBUCK_VGPU12 ANA_ID,
	IN_PCBUCK_VGPU12 DIG_ID,
	IN_PCBUCK_VGPU12 ANA_MINOR REV,
	IN_PCBUCK_VGPU12 ANA_MAJOR REV,
	IN_PCBUCK_VGPU12_DIG_MINOR REV,
	IN_PCBUCK_VGPU12_DIG_MAJOR REV,
	IN_PCBUCK_VGPU12_DSN CBS,
	IN_PCBUCK_VGPU12_DSN BIX,
	IN_PCBUCK_VGPU12_DSN ESP,
	IN_PCBUCK_VGPU12_DSN FPI_SSHUB,
	IN_PCBUCK_VGPU12_DSN FPI_TRACKING,
	IN_PCBUCK_VGPU12_DSN FPI_PREOC,
	IN_PCBUCK_VGPU12_DSN FPI_VOTER,
	IN_PCBUCK_VGPU12_DSN FPI_ULTRASONIC,
	IN_PCBUCK_VGPU12_DSN FPI_DLC,
	IN_PCBUCK_VGPU12_DSN FPI_TRAP,
	IN_PCRG_BUCK_VGPU12_EN,
	IN_PCRG_BUCK_VGPU12_LP,
	IN_PCRG_BUCK_VGPU12_CON0 SET,
	IN_PCRG_BUCK_VGPU12_CON0 CLR,
	IN_PCRG_BUCK_VGPU12_VOSEL_SLEEP,
	IN_PCRG_BUCK_VGPU12_SELR2R_CTRL,
	IN_PCRG_BUCK_VGPU12_SFCHG_FRATE,
	IN_PCRG_BUCK_VGPU12_SFCHG_FEN,
	IN_PCRG_BUCK_VGPU12_SFCHG_RRATE,
	IN_PCRG_BUCK_VGPU12_SFCHG_REN,
	IN_PCRG_BUCK_VGPU12_HW0_OP_EN,
	IN_PCRG_BUCK_VGPU12_HW1_OP_EN,
	IN_PCRG_BUCK_VGPU12_HW2_OP_EN,
	IN_PCRG_BUCK_VGPU12_HW3_OP_EN,
	IN_PCRG_BUCK_VGPU12_HW4_OP_EN,
	IN_PCRG_BUCK_VGPU12_HW5_OP_EN,
	IN_PCRG_BUCK_VGPU12_HW6_OP_EN,
	IN_PCRG_BUCK_VGPU12_HW7_OP_EN,
	IN_PCRG_BUCK_VGPU12_HW8_OP_EN,
	IN_PCRG_BUCK_VGPU12_HW9_OP_EN,
	IN_PCRG_BUCK_VGPU12_HW10_OP_EN,
	IN_PCRG_BUCK_VGPU12_HW11_OP_EN,
	IN_PCRG_BUCK_VGPU12_HW12_OP_EN,
	IN_PCRG_BUCK_VGPU12_HW13_OP_EN,
	IN_PCRG_BUCK_VGPU12_HW14_OP_EN,
	IN_PCRG_BUCK_VGPU12_SW_OP_EN,
	IN_PCRG_BUCK_VGPU12_OP_EN SET,
	IN_PCRG_BUCK_VGPU12_OP_EN CLR,
	IN_PCRG_BUCK_VGPU12_HW0_OP_CFG,
	IN_PCRG_BUCK_VGPU12_HW1_OP_CFG,
	IN_PCRG_BUCK_VGPU12_HW2_OP_CFG,
	IN_PCRG_BUCK_VGPU12_HW3_OP_CFG,
	IN_PCRG_BUCK_VGPU12_HW4_OP_CFG,
	IN_PCRG_BUCK_VGPU12_HW5_OP_CFG,
	IN_PCRG_BUCK_VGPU12_HW6_OP_CFG,
	IN_PCRG_BUCK_VGPU12_HW7_OP_CFG,
	IN_PCRG_BUCK_VGPU12_HW8_OP_CFG,
	IN_PCRG_BUCK_VGPU12_HW9_OP_CFG,
	IN_PCRG_BUCK_VGPU12_HW10_OP_CFG,
	IN_PCRG_BUCK_VGPU12_HW11_OP_CFG,
	IN_PCRG_BUCK_VGPU12_HW12_OP_CFG,
	IN_PCRG_BUCK_VGPU12_HW13_OP_CFG,
	IN_PCRG_BUCK_VGPU12_HW14_OP_CFG,
	IN_PCRG_BUCK_VGPU12_OP_CFG SET,
	IN_PCRG_BUCK_VGPU12_OP_CFG CLR,
	IN_PCRG_BUCK_VGPU12_HW0_OP_ ODE,
	IN_PCRG_BUCK_VGPU12_HW1_OP_ ODE,
	IN_PCRG_BUCK_VGPU12_HW2_OP_ ODE,
	IN_PCRG_BUCK_VGPU12_HW3_OP_ ODE,
	IN_PCRG_BUCK_VGPU12_HW4_OP_ ODE,
	IN_PCRG_BUCK_VGPU12_HW5_OP_ ODE,
	IN_PCRG_BUCK_VGPU12_HW6_OP_ ODE,
	IN_PCRG_BUCK_VGPU12_HW7_OP_ ODE,
	IN_PCRG_BUCK_VGPU12_HW8_OP_ ODE,
	IN_PCRG_BUCK_VGPU12_HW9_OP_ ODE,
	IN_PCRG_BUCK_VGPU12_HW10_OP_ ODE,
	IN_PCRG_BUCK_VGPU12_HW11_OP_ ODE,
	IN_PCRG_BUCK_VGPU12_HW12_OP_ ODE,
	IN_PCRG_BUCK_VGPU12_HW13_OP_ ODE,
	IN_PCRG_BUCK_VGPU12_HW14_OP_ ODE,
	IN_PCRG_BUCK_VGPU12_OP_ ODE SET,
	IN_PCRG_BUCK_VGPU12_OP_ ODE CLR,
	IN_PCDA_VGPU12_VOSEL,
	IN_PCDA_VGPU12_VOSEL_GRAY,
	IN_PCDA_VGPU12_EN,
	IN_PCDA_VGPU12_STB,
	IN_PCDACVGPU12_LOOP_SEL,
	IN_PCDACVGPU12_R2R_PDN,
	IN_PCDACVGPU12_DVS_EN,
	IN_PCDA_VGPU12_DVS_DOWN,
	IN_PCDACVGPU12_SSH,
	IN_PCDACVGPU12_ INFREQ_DISCHARGE,
	IN_PCRG_BUCK_VGPU12 CK_SW_ ODE,
	IN_PCRG_BUCK_VGPU12 CK_SW_EN,
	IN_PCBUCK_VGPU12_ELR LEN,
	IN_PCRG_BUCK_VGPU12_VOSEL,
	IN_PCBUCK_VMODEM_ANA_ID,
	IN_PCBUCK_VMODEM_DIG_ID,
	IN_PCBUCK_VMODEM_ANA_MINOR REV,
	IN_PCBUCK_VMODEM_ANA_MAJOR REV,
	IN_PCBUCK_VMODEM_DIG_MINOR REV,
	IN_PCBUCK_VMODEM_DIG_MAJOR REV,
	IN_PCBUCK_VMODEM_DSN CBS,
	IN_PCBUCK_VMODEM_DSN BIX,
	IN_PCBUCK_VMODEM_DSN ESP,
	IN_PCBUCK_VMODEM_DSN FPI_SSHUB,
	IN_PCBUCK_VMODEM_DSN FPI_TRACKING,
	IN_PCBUCK_VMODEM_DSN FPI_PREOC,
	IN_PCBUCK_VMODEM_DSN FPI_VOTER,
	IN_PCBUCK_VMODEM_DSN FPI_ULTRASONIC,
	IN_PCBUCK_VMODEM_DSN FPI_DLC,
	IN_PCBUCK_VMODEM_DSN FPI_TRAP,
	IN_PCRG_BUCK_VMODEM_EN,
	IN_PCRG_BUCK_VMODEM_LP,
	IN_PCRG_BUCK_VMODEM_CON0 SET,
	IN_PCRG_BUCK_VMODEM_CON0 CLR,
	IN_PCRG_BUCK_VMODEM_VOSEL_SLEEP,
	IN_PCRG_BUCK_VMODEM_SELR2R_CTRL,
	IN_PCRG_BUCK_VMODEM_SFCHG_FRATE,
	IN_PCRG_BUCK_VMODEM_SFCHG_FEN,
	IN_PCRG_BUCK_VMODEM_SFCHG_RRATE,
	IN_PCRG_BUCK_VMODEM_SFCHG_REN,
	IN_PCRG_BUCK_VMODEM_HW0_OP_EN,
	IN_PCRG_BUCK_VMODEM_HW1_OP_EN,
	IN_PCRG_BUCK_VMODEM_HW2_OP_EN,
	IN_PCRG_BUCK_VMODEM_HW3_OP_EN,
	IN_PCRG_BUCK_VMODEM_HW4_OP_EN,
	IN_PCRG_BUCK_VMODEM_HW5_OP_EN,
	IN_PCRG_BUCK_VMODEM_HW6_OP_EN,
	IN_PCRG_BUCK_VMODEM_HW7_OP_EN,
	IN_PCRG_BUCK_VMODEM_HW8_OP_EN,
	IN_PCRG_BUCK_VMODEM_HW9_OP_EN,
	IN_PCRG_BUCK_VMODEM_HW10_OP_EN,
	IN_PCRG_BUCK_VMODEM_HW11_OP_EN,
	IN_PCRG_BUCK_VMODEM_HW12_OP_EN,
	IN_PCRG_BUCK_VMODEM_HW13_OP_EN,
	IN_PCRG_BUCK_VMODEM_HW14_OP_EN,
	IN_PCRG_BUCK_VMODEM_SW_OP_EN,
	IN_PCRG_BUCK_VMODEM_OP_EN SET,
	IN_PCRG_BUCK_VMODEM_OP_EN CLR,
	IN_PCRG_BUCK_VMODEM_HW0_OP_CFG,
	IN_PCRG_BUCK_VMODEM_HW1_OP_CFG,
	IN_PCRG_BUCK_VMODEM_HW2_OP_CFG,
	IN_PCRG_BUCK_VMODEM_HW3_OP_CFG,
	IN_PCRG_BUCK_VMODEM_HW4_OP_CFG,
	IN_PCRG_BUCK_VMODEM_HW5_OP_CFG,
	IN_PCRG_BUCK_VMODEM_HW6_OP_CFG,
	IN_PCRG_BUCK_VMODEM_HW7_OP_CFG,
	IN_PCRG_BUCK_VMODEM_HW8_OP_CFG,
	IN_PCRG_BUCK_VMODEM_HW9_OP_CFG,
	IN_PCRG_BUCK_VMODEM_HW10_OP_CFG,
	IN_PCRG_BUCK_VMODEM_HW11_OP_CFG,
	IN_PCRG_BUCK_VMODEM_HW12_OP_CFG,
	IN_PCRG_BUCK_VMODEM_HW13_OP_CFG,
	IN_PCRG_BUCK_VMODEM_HW14_OP_CFG,
	IN_PCRG_BUCK_VMODEM_OP_CFG SET,
	IN_PCRG_BUCK_VMODEM_OP_CFG CLR,
	IN_PCRG_BUCK_VMODEM_HW0_OP_ ODE,
	IN_PCRG_BUCK_VMODEM_HW1_OP_ ODE,
	IN_PCRG_BUCK_VMODEM_HW2_OP_ ODE,
	IN_PCRG_BUCK_VMODEM_HW3_OP_ ODE,
	IN_PCRG_BUCK_VMODEM_HW4_OP_ ODE,
	IN_PCRG_BUCK_VMODEM_HW5_OP_ ODE,
	IN_PCRG_BUCK_VMODEM_HW6_OP_ ODE,
	IN_PCRG_BUCK_VMODEM_HW7_OP_ ODE,
	IN_PCRG_BUCK_VMODEM_HW8_OP_ ODE,
	IN_PCRG_BUCK_VMODEM_HW9_OP_ ODE,
	IN_PCRG_BUCK_VMODEM_HW10_OP_ ODE,
	IN_PCRG_BUCK_VMODEM_HW11_OP_ ODE,
	IN_PCRG_BUCK_VMODEM_HW12_OP_ ODE,
	IN_PCRG_BUCK_VMODEM_HW13_OP_ ODE,
	IN_PCRG_BUCK_VMODEM_HW14_OP_ ODE,
	IN_PCRG_BUCK_VMODEM_OP_ ODE SET,
	IN_PCRG_BUCK_VMODEM_OP_ ODE CLR,
	IN_PCDA_VMODEM_VOSEL,
	IN_PCDA_VMODEM_VOSEL_GRAY,
	IN_PCDA_VMODEM_EN,
	IN_PCDA_VMODEM_STB,
	IN_PCDACVMODEM_LOOP_SEL,
	IN_PCDACVMODEM_R2R_PDN,
	IN_PCDACVMODEM_DVS_EN,
	IN_PCDA_VMODEM_DVS_DOWN,
	IN_PCDACVMODEM_SSH,
	IN_PCDACVMODEM_ INFREQ_DISCHARGE,
	IN_PCRG_BUCK_VMODEM_CK_SW_ ODE,
	IN_PCRG_BUCK_VMODEM_CK_SW_EN,
	IN_PCRG_BUCK_VMODEM_TRACK_STALL BYPASS,
	IN_PCBUCK_VMODEM_ELR LEN,
	IN_PCRG_BUCK_VMODEM_VOSEL,
	IN_PCBUCK_VPROC1_ANA_ID,
	IN_PCBUCK_VPROC1_DIG_ID,
	IN_PCBUCK_VPROC1_ANA_MINOR REV,
	IN_PCBUCK_VPROC1_ANA_MAJOR REV,
	IN_PCBUCK_VPROC1_DIG_MINOR REV,
	IN_PCBUCK_VPROC1_DIG_MAJOR REV,
	IN_PCBUCK_VPROC1_DSN CBS,
	IN_PCBUCK_VPROC1_DSN BIX,
	IN_PCBUCK_VPROC1_DSN ESP,
	IN_PCBUCK_VPROC1_DSN FPI_SSHUB,
	IN_PCBUCK_VPROC1_DSN FPI_TRACKING,
	IN_PCBUCK_VPROC1_DSN FPI_PREOC,
	IN_PCBUCK_VPROC1_DSN FPI_VOTER,
	IN_PCBUCK_VPROC1_DSN FPI_ULTRASONIC,
	IN_PCBUCK_VPROC1_DSN FPI_DLC,
	IN_PCBUCK_VPROC1_DSN FPI_TRAP,
	IN_PCRG_BUCK_VPROC1_EN,
	IN_PCRG_BUCK_VPROC1_LP,
	IN_PCRG_BUCK_VPROC1_CON0 SET,
	IN_PCRG_BUCK_VPROC1_CON0 CLR,
	IN_PCRG_BUCK_VPROC1_VOSEL_SLEEP,
	IN_PCRG_BUCK_VPROC1_SELR2R_CTRL,
	IN_PCRG_BUCK_VPROC1_SFCHG_FRATE,
	IN_PCRG_BUCK_VPROC1_SFCHG_FEN,
	IN_PCRG_BUCK_VPROC1_SFCHG_RRATE,
	IN_PCRG_BUCK_VPROC1_SFCHG_REN,
	IN_PCRG_BUCK_VPROC1_HW0_OP_EN,
	IN_PCRG_BUCK_VPROC1_HW1_OP_EN,
	IN_PCRG_BUCK_VPROC1_HW2_OP_EN,
	IN_PCRG_BUCK_VPROC1_HW3_OP_EN,
	IN_PCRG_BUCK_VPROC1_HW4_OP_EN,
	IN_PCRG_BUCK_VPROC1_HW5_OP_EN,
	IN_PCRG_BUCK_VPROC1_HW6_OP_EN,
	IN_PCRG_BUCK_VPROC1_HW7_OP_EN,
	IN_PCRG_BUCK_VPROC1_HW8_OP_EN,
	IN_PCRG_BUCK_VPROC1_HW9_OP_EN,
	IN_PCRG_BUCK_VPROC1_HW10_OP_EN,
	IN_PCRG_BUCK_VPROC1_HW11_OP_EN,
	IN_PCRG_BUCK_VPROC1_HW12_OP_EN,
	IN_PCRG_BUCK_VPROC1_HW13_OP_EN,
	IN_PCRG_BUCK_VPROC1_HW14_OP_EN,
	IN_PCRG_BUCK_VPROC1_SW_OP_EN,
	IN_PCRG_BUCK_VPROC1_OP_EN SET,
	IN_PCRG_BUCK_VPROC1_OP_EN CLR,
	IN_PCRG_BUCK_VPROC1_HW0_OP_CFG,
	IN_PCRG_BUCK_VPROC1_HW1_OP_CFG,
	IN_PCRG_BUCK_VPROC1_HW2_OP_CFG,
	IN_PCRG_BUCK_VPROC1_HW3_OP_CFG,
	IN_PCRG_BUCK_VPROC1_HW4_OP_CFG,
	IN_PCRG_BUCK_VPROC1_HW5_OP_CFG,
	IN_PCRG_BUCK_VPROC1_HW6_OP_CFG,
	IN_PCRG_BUCK_VPROC1_HW7_OP_CFG,
	IN_PCRG_BUCK_VPROC1_HW8_OP_CFG,
	IN_PCRG_BUCK_VPROC1_HW9_OP_CFG,
	IN_PCRG_BUCK_VPROC1_HW10_OP_CFG,
	IN_PCRG_BUCK_VPROC1_HW11_OP_CFG,
	IN_PCRG_BUCK_VPROC1_HW12_OP_CFG,
	IN_PCRG_BUCK_VPROC1_HW13_OP_CFG,
	IN_PCRG_BUCK_VPROC1_HW14_OP_CFG,
	IN_PCRG_BUCK_VPROC1_OP_CFG SET,
	IN_PCRG_BUCK_VPROC1_OP_CFG CLR,
	IN_PCRG_BUCK_VPROC1_HW0_OP_ ODE,
	IN_PCRG_BUCK_VPROC1_HW1_OP_ ODE,
	IN_PCRG_BUCK_VPROC1_HW2_OP_ ODE,
	IN_PCRG_BUCK_VPROC1_HW3_OP_ ODE,
	IN_PCRG_BUCK_VPROC1_HW4_OP_ ODE,
	IN_PCRG_BUCK_VPROC1_HW5_OP_ ODE,
	IN_PCRG_BUCK_VPROC1_HW6_OP_ ODE,
	IN_PCRG_BUCK_VPROC1_HW7_OP_ ODE,
	IN_PCRG_BUCK_VPROC1_HW8_OP_ ODE,
	IN_PCRG_BUCK_VPROC1_HW9_OP_ ODE,
	IN_PCRG_BUCK_VPROC1_HW10_OP_ ODE,
	IN_PCRG_BUCK_VPROC1_HW11_OP_ ODE,
	IN_PCRG_BUCK_VPROC1_HW12_OP_ ODE,
	IN_PCRG_BUCK_VPROC1_HW13_OP_ ODE,
	IN_PCRG_BUCK_VPROC1_HW14_OP_ ODE,
	IN_PCRG_BUCK_VPROC1_OP_ ODE SET,
	IN_PCRG_BUCK_VPROC1_OP_ ODE CLR,
	IN_PCDA_VPROC1_VOSEL,
	IN_PCDA_VPROC1_VOSEL_GRAY,
	IN_PCDA_VPROC1_EN,
	IN_PCDA_VPROC1_STB,
	IN_PCDACVPROC1_LOOP_SEL,
	IN_PCDACVPROC1_R2R_PDN,
	IN_PCDACVPROC1_DVS_EN,
	IN_PCDACVPROC1_DVS_DOWN,
	IN_PCDACVPROC1_SSH,
	IN_PCDACVPROC1_ INFREQ_DISCHARGE,
	IN_PCRG_BUCK_VPROC1_CK_SW_ ODE,
	IN_PCRG_BUCK_VPROC1_CK_SW_EN,
	IN_PCRG_BUCK_VPROC1_TRACK_STALL BYPASS,
	IN_PCBUCK_VPROC1_ELR LEN,
	IN_PCRG_BUCK_VPROC1_VOSEL,
	IN_PCBUCK_VPROC2 ANA_ID,
	IN_PCBUCK_VPROC2 DIG_ID,
	IN_PCBUCK_VPROC2 ANA_MINOR REV,
	IN_PCBUCK_VPROC2 ANA_MAJOR REV,
	IN_PCBUCK_VPROC2_DIG_MINOR REV,
	IN_PCBUCK_VPROC2_DIG_MAJOR REV,
	IN_PCBUCK_VPROC2_DSN CBS,
	IN_PCBUCK_VPROC2_DSN BIX,
	IN_PCBUCK_VPROC2_DSN ESP,
	IN_PCBUCK_VPROC2_DSN FPI_SSHUB,
	IN_PCBUCK_VPROC2_DSN FPI_TRACKING,
	IN_PCBUCK_VPROC2_DSN FPI_PREOC,
	IN_PCBUCK_VPROC2_DSN FPI_VOTER,
	IN_PCBUCK_VPROC2_DSN FPI_ULTRASONIC,
	IN_PCBUCK_VPROC2_DSN FPI_DLC,
	IN_PCBUCK_VPROC2_DSN FPI_TRAP,
	IN_PCRG_BUCK_VPROC2_EN,
	IN_PCRG_BUCK_VPROC2_LP,
	IN_PCRG_BUCK_VPROC2_CON0 SET,
	IN_PCRG_BUCK_VPROC2_CON0 CLR,
	IN_PCRG_BUCK_VPROC2_VOSEL_SLEEP,
	IN_PCRG_BUCK_VPROC2_SELR2R_CTRL,
	IN_PCRG_BUCK_VPROC2_SFCHG_FRATE,
	IN_PCRG_BUCK_VPROC2_SFCHG_FEN,
	IN_PCRG_BUCK_VPROC2_SFCHG_RRATE,
	IN_PCRG_BUCK_VPROC2_SFCHG_REN,
	IN_PCRG_BUCK_VPROC2_HW0_OP_EN,
	IN_PCRG_BUCK_VPROC2_HW1_OP_EN,
	IN_PCRG_BUCK_VPROC2_HW2_OP_EN,
	IN_PCRG_BUCK_VPROC2_HW3_OP_EN,
	IN_PCRG_BUCK_VPROC2_HW4_OP_EN,
	IN_PCRG_BUCK_VPROC2_HW5_OP_EN,
	IN_PCRG_BUCK_VPROC2_HW6_OP_EN,
	IN_PCRG_BUCK_VPROC2_HW7_OP_EN,
	IN_PCRG_BUCK_VPROC2_HW8_OP_EN,
	IN_PCRG_BUCK_VPROC2_HW9_OP_EN,
	IN_PCRG_BUCK_VPROC2_HW10_OP_EN,
	IN_PCRG_BUCK_VPROC2_HW11_OP_EN,
	IN_PCRG_BUCK_VPROC2_HW12_OP_EN,
	IN_PCRG_BUCK_VPROC2_HW13_OP_EN,
	IN_PCRG_BUCK_VPROC2_HW14_OP_EN,
	IN_PCRG_BUCK_VPROC2_SW_OP_EN,
	IN_PCRG_BUCK_VPROC2_OP_EN SET,
	IN_PCRG_BUCK_VPROC2_OP_EN CLR,
	IN_PCRG_BUCK_VPROC2_HW0_OP_CFG,
	IN_PCRG_BUCK_VPROC2_HW1_OP_CFG,
	IN_PCRG_BUCK_VPROC2_HW2_OP_CFG,
	IN_PCRG_BUCK_VPROC2_HW3_OP_CFG,
	IN_PCRG_BUCK_VPROC2_HW4_OP_CFG,
	IN_PCRG_BUCK_VPROC2_HW5_OP_CFG,
	IN_PCRG_BUCK_VPROC2_HW6_OP_CFG,
	IN_PCRG_BUCK_VPROC2_HW7_OP_CFG,
	IN_PCRG_BUCK_VPROC2_HW8_OP_CFG,
	IN_PCRG_BUCK_VPROC2_HW9_OP_CFG,
	IN_PCRG_BUCK_VPROC2_HW10_OP_CFG,
	IN_PCRG_BUCK_VPROC2_HW11_OP_CFG,
	IN_PCRG_BUCK_VPROC2_HW12_OP_CFG,
	IN_PCRG_BUCK_VPROC2_HW13_OP_CFG,
	IN_PCRG_BUCK_VPROC2_HW14_OP_CFG,
	IN_PCRG_BUCK_VPROC2_OP_CFG SET,
	IN_PCRG_BUCK_VPROC2_OP_CFG CLR,
	IN_PCRG_BUCK_VPROC2_HW0_OP_ ODE,
	IN_PCRG_BUCK_VPROC2_HW1_OP_ ODE,
	IN_PCRG_BUCK_VPROC2_HW2_OP_ ODE,
	IN_PCRG_BUCK_VPROC2_HW3_OP_ ODE,
	IN_PCRG_BUCK_VPROC2_HW4_OP_ ODE,
	IN_PCRG_BUCK_VPROC2_HW5_OP_ ODE,
	IN_PCRG_BUCK_VPROC2_HW6_OP_ ODE,
	IN_PCRG_BUCK_VPROC2_HW7_OP_ ODE,
	IN_PCRG_BUCK_VPROC2_HW8_OP_ ODE,
	IN_PCRG_BUCK_VPROC2_HW9_OP_ ODE,
	IN_PCRG_BUCK_VPROC2_HW10_OP_ ODE,
	IN_PCRG_BUCK_VPROC2_HW11_OP_ ODE,
	IN_PCRG_BUCK_VPROC2_HW12_OP_ ODE,
	IN_PCRG_BUCK_VPROC2_HW13_OP_ ODE,
	IN_PCRG_BUCK_VPROC2_HW14_OP_ ODE,
	IN_PCRG_BUCK_VPROC2_OP_ ODE SET,
	IN_PCRG_BUCK_VPROC2_OP_ ODE CLR,
	IN_PCDA_VPROC2_VOSEL,
	IN_PCDA_VPROC2_VOSEL_GRAY,
	IN_PCDA_VPROC2_EN,
	IN_PCDA_VPROC2_STB,
	IN_PCDACVPROC2_LOOP_SEL,
	IN_PCDACVPROC2_R2R_PDN,
	IN_PCDACVPROC2_DVS_EN,
	IN_PCDA_VPROC2_DVS_DOWN,
	IN_PCDACVPROC2_SSH,
	IN_PCDACVPROC2_ INFREQ_DISCHARGE,
	IN_PCRG_BUCK_VPROC2 CK_SW_ ODE,
	IN_PCRG_BUCK_VPROC2 CK_SW_EN,
	IN_PCRG_BUCK_VPROC2_TRACK_EN,
	IN_PCRG_BUCK_VPROC2_TRACK_ ODE,
	IN_PCRG_BUCK_VPROC2 VOSEL_DELTA,
	IN_PCRG_BUCK_VPROC2 VOSEL_OFFSET,
	IN_PCRG_BUCK_VPROC2 VOSEL_LB,
	IN_PCRG_BUCK_VPROC2 VOSEL_HB,
	IN_PCRG_BUCK_VPROC2 TRACK_STALL BYPASS,
	IN_PCBUCK_VPROC2_ELR LEN,
	IN_PCRG_BUCK_VPROC2_VOSEL,
	IN_PCBUCK_VS1_ANA_ID,
	IN_PCBUCK_VS1_DIG_ID,
	IN_PCBUCK_VS1_ANA_MINOR REV,
	IN_PCBUCK_VS1_ANA_MAJOR REV,
	IN_PCBUCK_VS1_DIG_MINOR REV,
	IN_PCBUCK_VS1_DIG_MAJOR REV,
	IN_PCBUCK_VS1_DSN CBS,
	IN_PCBUCK_VS1_DSN BIX,
	IN_PCBUCK_VS1_DSN ESP,
	IN_PCBUCK_VS1_DSN FPI_SSHUB,
	IN_PCBUCK_VS1_DSN FPI_TRACKING,
	IN_PCBUCK_VS1_DSN FPI_PREOC,
	IN_PCBUCK_VS1_DSN FPI_VOTER,
	IN_PCBUCK_VS1_DSN FPI_ULTRASONIC,
	IN_PCBUCK_VS1_DSN FPI_DLC,
	IN_PCBUCK_VS1_DSN FPI_TRAP,
	IN_PCRG_BUCK_VS1_EN,
	IN_PCRG_BUCK_VS1_LP,
	IN_PCRG_BUCK_VS1_CON0 SET,
	IN_PCRG_BUCK_VS1_CON0 CLR,
	IN_PCRG_BUCK_VS1_VOSEL_SLEEP,
	IN_PCRG_BUCK_VS1_SELR2R_CTRL,
	IN_PCRG_BUCK_VS1_SFCHG_FRATE,
	IN_PCRG_BUCK_VS1_SFCHG_FEN,
	IN_PCRG_BUCK_VS1_SFCHG_RRATE,
	IN_PCRG_BUCK_VS1_SFCHG_REN,
	IN_PCRG_BUCK_VS1_HW0_OP_EN,
	IN_PCRG_BUCK_VS1_HW1_OP_EN,
	IN_PCRG_BUCK_VS1_HW2_OP_EN,
	IN_PCRG_BUCK_VS1_HW3_OP_EN,
	IN_PCRG_BUCK_VS1_HW4_OP_EN,
	IN_PCRG_BUCK_VS1_HW5_OP_EN,
	IN_PCRG_BUCK_VS1_HW6_OP_EN,
	IN_PCRG_BUCK_VS1_HW7_OP_EN,
	IN_PCRG_BUCK_VS1_HW8_OP_EN,
	IN_PCRG_BUCK_VS1_HW9_OP_EN,
	IN_PCRG_BUCK_VS1_HW10_OP_EN,
	IN_PCRG_BUCK_VS1_HW11_OP_EN,
	IN_PCRG_BUCK_VS1_HW12_OP_EN,
	IN_PCRG_BUCK_VS1_HW13_OP_EN,
	IN_PCRG_BUCK_VS1_HW14_OP_EN,
	IN_PCRG_BUCK_VS1_SW_OP_EN,
	IN_PCRG_BUCK_VS1_OP_EN SET,
	IN_PCRG_BUCK_VS1_OP_EN CLR,
	IN_PCRG_BUCK_VS1_HW0_OP_CFG,
	IN_PCRG_BUCK_VS1_HW1_OP_CFG,
	IN_PCRG_BUCK_VS1_HW2_OP_CFG,
	IN_PCRG_BUCK_VS1_HW3_OP_CFG,
	IN_PCRG_BUCK_VS1_HW4_OP_CFG,
	IN_PCRG_BUCK_VS1_HW5_OP_CFG,
	IN_PCRG_BUCK_VS1_HW6_OP_CFG,
	IN_PCRG_BUCK_VS1_HW7_OP_CFG,
	IN_PCRG_BUCK_VS1_HW8_OP_CFG,
	IN_PCRG_BUCK_VS1_HW9_OP_CFG,
	IN_PCRG_BUCK_VS1_HW10_OP_CFG,
	IN_PCRG_BUCK_VS1_HW11_OP_CFG,
	IN_PCRG_BUCK_VS1_HW12_OP_CFG,
	IN_PCRG_BUCK_VS1_HW13_OP_CFG,
	IN_PCRG_BUCK_VS1_HW14_OP_CFG,
	IN_PCRG_BUCK_VS1_OP_CFG SET,
	IN_PCRG_BUCK_VS1_OP_CFG CLR,
	IN_PCRG_BUCK_VS1_HW0_OP_ ODE,
	IN_PCRG_BUCK_VS1_HW1_OP_ ODE,
	IN_PCRG_BUCK_VS1_HW2_OP_ ODE,
	IN_PCRG_BUCK_VS1_HW3_OP_ ODE,
	IN_PCRG_BUCK_VS1_HW4_OP_ ODE,
	IN_PCRG_BUCK_VS1_HW5_OP_ ODE,
	IN_PCRG_BUCK_VS1_HW6_OP_ ODE,
	IN_PCRG_BUCK_VS1_HW7_OP_ ODE,
	IN_PCRG_BUCK_VS1_HW8_OP_ ODE,
	IN_PCRG_BUCK_VS1_HW9_OP_ ODE,
	IN_PCRG_BUCK_VS1_HW10_OP_ ODE,
	IN_PCRG_BUCK_VS1_HW11_OP_ ODE,
	IN_PCRG_BUCK_VS1_HW12_OP_ ODE,
	IN_PCRG_BUCK_VS1_HW13_OP_ ODE,
	IN_PCRG_BUCK_VS1_HW14_OP_ ODE,
	IN_PCRG_BUCK_VS1_OP_ ODE SET,
	IN_PCRG_BUCK_VS1_OP_ ODE CLR,
	IN_PCDA_VS1_VOSEL,
	IN_PCDA_VS1_VOSEL_GRAY,
	IN_PCDA_VS1_EN,
	IN_PCDA_VS1_STB,
	IN_PCDACVS1_LOOP_SEL,
	IN_PCDACVS1_R2R_PDN,
	IN_PCDACVS1_DVS_EN,
	IN_PCDACVS1_DVS_DOWN,
	IN_PCDACVS1_SSH,
	IN_PCDACVS1_ INFREQ_DISCHARGE,
	IN_PCRG_BUCK_VS1_CK_SW_ ODE,
	IN_PCRG_BUCK_VS1_CK_SW_EN,
	IN_PCRG_BUCK_VS1_VOTER_EN,
	IN_PCRG_BUCK_VS1_VOTER_EN SET,
	IN_PCRG_BUCK_VS1_VOTER_EN CLR,
	IN_PCRG_BUCK_VS1_VOTER_VOSEL,
	IN_PCBUCK_VS1_ELR LEN,
	IN_PCRG_BUCK_VS1_VOSEL,
	IN_PCBUCK_VS2 ANA_ID,
	IN_PCBUCK_VS2 DIG_ID,
	IN_PCBUCK_VS2 ANA_MINOR REV,
	IN_PCBUCK_VS2 ANA_MAJOR REV,
	IN_PCBUCK_VS2_DIG_MINOR REV,
	IN_PCBUCK_VS2_DIG_MAJOR REV,
	IN_PCBUCK_VS2_DSN CBS,
	IN_PCBUCK_VS2_DSN BIX,
	IN_PCBUCK_VS2_DSN ESP,
	IN_PCBUCK_VS2_DSN FPI_SSHUB,
	IN_PCBUCK_VS2_DSN FPI_TRACKING,
	IN_PCBUCK_VS2_DSN FPI_PREOC,
	IN_PCBUCK_VS2_DSN FPI_VOTER,
	IN_PCBUCK_VS2_DSN FPI_ULTRASONIC,
	IN_PCBUCK_VS2_DSN FPI_DLC,
	IN_PCBUCK_VS2_DSN FPI_TRAP,
	IN_PCRG_BUCK_VS2_EN,
	IN_PCRG_BUCK_VS2_LP,
	IN_PCRG_BUCK_VS2_CON0 SET,
	IN_PCRG_BUCK_VS2_CON0 CLR,
	IN_PCRG_BUCK_VS2_VOSEL_SLEEP,
	IN_PCRG_BUCK_VS2_SELR2R_CTRL,
	IN_PCRG_BUCK_VS2_SFCHG_FRATE,
	IN_PCRG_BUCK_VS2_SFCHG_FEN,
	IN_PCRG_BUCK_VS2_SFCHG_RRATE,
	IN_PCRG_BUCK_VS2_SFCHG_REN,
	IN_PCRG_BUCK_VS2_HW0_OP_EN,
	IN_PCRG_BUCK_VS2_HW1_OP_EN,
	IN_PCRG_BUCK_VS2_HW2_OP_EN,
	IN_PCRG_BUCK_VS2_HW3_OP_EN,
	IN_PCRG_BUCK_VS2_HW4_OP_EN,
	IN_PCRG_BUCK_VS2_HW5_OP_EN,
	IN_PCRG_BUCK_VS2_HW6_OP_EN,
	IN_PCRG_BUCK_VS2_HW7_OP_EN,
	IN_PCRG_BUCK_VS2_HW8_OP_EN,
	IN_PCRG_BUCK_VS2_HW9_OP_EN,
	IN_PCRG_BUCK_VS2_HW10_OP_EN,
	IN_PCRG_BUCK_VS2_HW11_OP_EN,
	IN_PCRG_BUCK_VS2_HW12_OP_EN,
	IN_PCRG_BUCK_VS2_HW13_OP_EN,
	IN_PCRG_BUCK_VS2_HW14_OP_EN,
	IN_PCRG_BUCK_VS2_SW_OP_EN,
	IN_PCRG_BUCK_VS2_OP_EN SET,
	IN_PCRG_BUCK_VS2_OP_EN CLR,
	IN_PCRG_BUCK_VS2_HW0_OP_CFG,
	IN_PCRG_BUCK_VS2_HW1_OP_CFG,
	IN_PCRG_BUCK_VS2_HW2_OP_CFG,
	IN_PCRG_BUCK_VS2_HW3_OP_CFG,
	IN_PCRG_BUCK_VS2_HW4_OP_CFG,
	IN_PCRG_BUCK_VS2_HW5_OP_CFG,
	IN_PCRG_BUCK_VS2_HW6_OP_CFG,
	IN_PCRG_BUCK_VS2_HW7_OP_CFG,
	IN_PCRG_BUCK_VS2_HW8_OP_CFG,
	IN_PCRG_BUCK_VS2_HW9_OP_CFG,
	IN_PCRG_BUCK_VS2_HW10_OP_CFG,
	IN_PCRG_BUCK_VS2_HW11_OP_CFG,
	IN_PCRG_BUCK_VS2_HW12_OP_CFG,
	IN_PCRG_BUCK_VS2_HW13_OP_CFG,
	IN_PCRG_BUCK_VS2_HW14_OP_CFG,
	IN_PCRG_BUCK_VS2_OP_CFG SET,
	IN_PCRG_BUCK_VS2_OP_CFG CLR,
	IN_PCRG_BUCK_VS2_HW0_OP_ ODE,
	IN_PCRG_BUCK_VS2_HW1_OP_ ODE,
	IN_PCRG_BUCK_VS2_HW2_OP_ ODE,
	IN_PCRG_BUCK_VS2_HW3_OP_ ODE,
	IN_PCRG_BUCK_VS2_HW4_OP_ ODE,
	IN_PCRG_BUCK_VS2_HW5_OP_ ODE,
	IN_PCRG_BUCK_VS2_HW6_OP_ ODE,
	IN_PCRG_BUCK_VS2_HW7_OP_ ODE,
	IN_PCRG_BUCK_VS2_HW8_OP_ ODE,
	IN_PCRG_BUCK_VS2_HW9_OP_ ODE,
	IN_PCRG_BUCK_VS2_HW10_OP_ ODE,
	IN_PCRG_BUCK_VS2_HW11_OP_ ODE,
	IN_PCRG_BUCK_VS2_HW12_OP_ ODE,
	IN_PCRG_BUCK_VS2_HW13_OP_ ODE,
	IN_PCRG_BUCK_VS2_HW14_OP_ ODE,
	IN_PCRG_BUCK_VS2_OP_ ODE SET,
	IN_PCRG_BUCK_VS2_OP_ ODE CLR,
	IN_PCDA_VS2_VOSEL,
	IN_PCDA_VS2_VOSEL_GRAY,
	IN_PCDA_VS2_EN,
	IN_PCDA_VS2_STB,
	IN_PCDACVS2_LOOP_SEL,
	IN_PCDACVS2_R2R_PDN,
	IN_PCDACVS2_DVS_EN,
	IN_PCDA_VS2_DVS_DOWN,
	IN_PCDACVS2_SSH,
	IN_PCDACVS2_ INFREQ_DISCHARGE,
	IN_PCRG_BUCK_VS2 CK_SW_ ODE,
	IN_PCRG_BUCK_VS2 CK_SW_EN,
	IN_PCRG_BUCK_VS2_VOTER_EN,
	IN_PCRG_BUCK_VS2_VOTER_EN SET,
	IN_PCRG_BUCK_VS2_VOTER_EN CLR,
	IN_PCRG_BUCK_VS2_VOTER_VOSEL,
	IN_PCBUCK_VS2_ELR LEN,
	IN_PCRG_BUCK_VS2_VOSEL,
	IN_PCBUCK_VPA_ANA_ID,
	IN_PCBUCK_VPA DIG_ID,
	IN_PCBUCK_VPA ANA_MINOR REV,
	IN_PCBUCK_VPA ANA_MAJOR REV,
	IN_PCBUCK_VPA_DIG_MINOR REV,
	IN_PCBUCK_VPA_DIG_MAJOR REV,
	IN_PCBUCK_VPA_DSN CBS,
	IN_PCBUCK_VPA_DSN BIX,
	IN_PCBUCK_VPA_DSN ESP,
	IN_PCBUCK_VPA_DSN FPI_SSHUB,
	IN_PCBUCK_VPA_DSN FPI_TRACKING,
	IN_PCBUCK_VPA_DSN FPI_PREOC,
	IN_PCBUCK_VPA_DSN FPI_VOTER,
	IN_PCBUCK_VPA_DSN FPI_ULTRASONIC,
	IN_PCBUCK_VPA_DSN FPI_DLC,
	IN_PCBUCK_VPA_DSN FPI_TRAP,
	IN_PCRG_BUCK_VPA_EN,
	IN_PCRG_BUCK_VPA_LP,
	IN_PCRG_BUCK_VPA_CON0 SET,
	IN_PCRG_BUCK_VPA_CON0 CLR,
	IN_PCRG_BUCK_VPA_VOSEL,
	IN_PCRG_BUCK_VPA_SFCHG_FRATE,
	IN_PCRG_BUCK_VPA_SFCHG_FEN,
	IN_PCRG_BUCK_VPA_SFCHG_RRATE,
	IN_PCRG_BUCK_VPA_SFCHG_REN,
	IN_PCRG_BUCK_VPA_DVS_DOWN_CTRL,
	IN_PCDACVPA_VOSEL,
	IN_PCDA_VPA_VOSEL_GRAY,
	IN_PCDA_VPA_EN,
	IN_PCDA_VPA_STB,
	IN_PCDACVPA_DVS_TRANST,
	IN_PCDACVPA_DVS_BW,
	IN_PCDACVPA_DVS_DOWN,
	IN_PCDACVPA_ INFREQ_DISCHARGE,
	IN_PCRG_BUCK_VPA CK_SW_ ODE,
	IN_PCRG_BUCK_VPA CK_SW_EN,
	IN_PCRG_BUCK_VPA_VOSEL_DLC011,
	IN_PCRG_BUCK_VPA_VOSEL_DLC111,
	IN_PCRG_BUCK_VPA_VOSEL_DLC001,
	IN_PCRG_BUCK_VPA_DLC_MAP_EN,
	IN_PCRG_BUCK_VPA_DLC,
	IN_PCDACVPA_DLC,
	IN_PCRG_BUCK_VPA_MSFG EN,
	IN_PCRG_BUCK_VPA_MSFG RDELTA2GO,
	IN_PCRG_BUCK_VPA_MSFG FDELTA2GO,
	IN_PCRG_BUCK_VPA_MSFG RRATE0,
	IN_PCRG_BUCK_VPA_MSFG RRATE1,
	IN_PCRG_BUCK_VPA_MSFG RRATE2,
	IN_PCRG_BUCK_VPA_MSFG RRATE3,
	IN_PCRG_BUCK_VPA_MSFG RRATE4,
	IN_PCRG_BUCK_VPA_MSFG RRATE5,
	IN_PCRG_BUCK_VPA_MSFG RTHD0,
	IN_PCRG_BUCK_VPA_MSFG RTHD1,
	IN_PCRG_BUCK_VPA_MSFG RTHD2,
	IN_PCRG_BUCK_VPA_MSFG RTHD3,
	IN_PCRG_BUCK_VPA_MSFG RTHD4,
	IN_PCRG_BUCK_VPA_MSFG FRATE0,
	IN_PCRG_BUCK_VPA_MSFG FRATE1,
	IN_PCRG_BUCK_VPA_MSFG FRATE2,
	IN_PCRG_BUCK_VPA_MSFG FRATE3,
	IN_PCRG_BUCK_VPA_MSFG FRATE4,
	IN_PCRG_BUCK_VPA_MSFG FRATE5,
	IN_PCRG_BUCK_VPA_MSFG FTHD0,
	IN_PCRG_BUCK_VPA_MSFG FTHD1,
	IN_PCRG_BUCK_VPA_MSFG FTHD2,
	IN_PCRG_BUCK_VPA_MSFG FTHD3,
	IN_PCRG_BUCK_VPA_MSFG FTHD4,
	IN_PCBUCK_ANA0_ANA_ID,
	IN_PCBUCK_ANA0_DIG_ID,
	IN_PCBUCK_ANA0_ANA_MINOR REV,
	IN_PCBUCK_ANA0_ANA_MAJOR REV,
	IN_PCBUCK_ANA0_DIG_MINOR REV,
	IN_PCBUCK_ANA0_DIG_MAJOR REV,
	IN_PCBUCK_ANA0_DSN CBS,
	IN_PCBUCK_ANA0_DSN BIX,
	IN_PCBUCK_ANA0_DSN ESP,
	IN_PCBUCK_ANA0_DSN FPI,
	IN_PCRG_SMPS_TEST ODE B,
	IN_PCRG_AUTOK RST,
	IN_PCRG_SMPS_DISAUTOK,
	IN_PCRG_VGPU11_NDIS EN,
	IN_PCRG_VGPU11_PWM RSTRAMP EN,
	IN_PCRG_VGPU11_SLEEP_TIME,
	IN_PCRG_VGPU11_LOOPSEL_DIS,
	IN_PCRG_VGPU11_TB_DIS,
	IN_PCRG_VGPU11_TB_PFM_OFF,
	IN_PCRG_VGPU11_DUMMY_LOAD EN,
	IN_PCRG_VGPU11_TB_VREFSEL,
	IN_PCRG_VGPU11_TON EXTEND EN,
	IN_PCRG_VGPU11_URT EN,
	IN_PCRG_VGPU11_OVP EN,
	IN_PCRG_VGPU11_OVP VREFSEL,
	IN_PCRG_VGPU11_RAMP AC,
	IN_PCRG_VGPU11_OCP,
	IN_PCRG_VGPU11_OCN,
	IN_PCRG_VGPU11_FUGON,
	IN_PCRG_VGPU11_FLGON,
	IN_PCRG_VGPU11_PFM_PEAK,
	IN_PCRG_VGPU11_SONIC_PFM_PEAK,
	IN_PCRG_VGPU11_VDIFF_GROUNDSEL,
	IN_PCRG_VGPU11_UG_SR,
	IN_PCRG_VGPU11_LG_SR,
	IN_PCRG_VGPU11_FCCM,
	IN_PCRG_VGPU11_RETENTION_EN,
	IN_PCRG_VGPU11_NONAUDIBLE_EN,
	IN_PCRG_VGPU11_RSVH,
	IN_PCRG_VGPU11_RSVL,
	IN_PCRGS VGPU11_OC_STATUS,
	IN_PCRGS VGPU11_DIG_MON,
	IN_PCRG_VGPU11_DIGMON_SEL,
	IN_PCRG_VGPU11_VBAT_LOW_DIS,
	IN_PCRG_VGPU11_VBAT_HI_DIS,
	IN_PCRG_VGPU11_VOUT_HI_DIS,
	IN_PCRG_VGPU11_RCB,
	IN_PCRG_VGPU11_VDIFF_OFF,
	IN_PCRG_VGPU11_VDIFFCAP_EN,
	IN_PCRG_VGPU11_DAC VREF_1P1V_EN,
	IN_PCRG_VGPU11_DAC VREF_1P2V_EN,
	IN_PCRG_VGPU12_NDIS EN,
	IN_PCRG_VGPU12_PWM RSTRAMP EN,
	IN_PCRG_VGPU12_SLEEP_TIME,
	IN_PCRG_VGPU12_LOOPSEL_DIS,
	IN_PCRG_VGPU12_TB_DIS,
	IN_PCRG_VGPU12_TB_PFM_OFF,
	IN_PCRG_VGPU12_TB_VREFSEL,
	IN_PCRG_VGPU12_TON EXTEND EN,
	IN_PCRG_VGPU12_URT EN,
	IN_PCRG_VGPU12_DUMMY_LOAD EN,
	IN_PCRG_VGPU12_OVP EN,
	IN_PCRG_VGPU12_OVP VREFSEL,
	IN_PCRG_VGPU12_RAMP AC,
	IN_PCRG_VGPU12_OCP,
	IN_PCRG_VGPU12_OCN,
	IN_PCRG_VGPU12_PFM_PEAK,
	IN_PCRG_VGPU12_SONIC_PFM_PEAK,
	IN_PCRG_VGPU12_FLGON,
	IN_PCRG_VGPU12_FUGON,
	IN_PCRG_VGPU12_VDIFF_GROUNDSEL,
	IN_PCRG_VGPU12_UG_SR,
	IN_PCRG_VGPU12_LG_SR,
	IN_PCRG_VGPU12_FCCM,
	IN_PCRG_VGPU12_RSVH,
	IN_PCRG_VGPU12_RSVL,
	IN_PCRG_VGPU12_NONAUDIBLE_EN,
	IN_PCRG_VGPU12_RETENTION_EN,
	IN_PCRGS VGPU12_OC_STATUS,
	IN_PCRGS VGPU12_DIG_MON,
	IN_PCRG_VGPU12_DIGMON_SEL,
	IN_PCRG_VGPU12_RCB,
	IN_PCRG_VGPU12_VBAT_HI_DIS,
	IN_PCRG_VGPU12_VBAT_LOW_DIS,
	IN_PCRG_VGPU12_VOUT_HI_DIS,
	IN_PCRG_VGPU12_VDIFF_OFF,
	IN_PCRG_VGPU12_VDIFFCAP_EN,
	IN_PCRG_VGPU12_DAC VREF_1P1V_EN,
	IN_PCRG_VGPU12_DAC VREF_1P2V_EN,
	IN_PCRG_VCORE_TB_DIS,
	IN_PCRG_VCORE_NDIS EN,
	IN_PCRG_VCORE_LOOPSEL_DIS,
	IN_PCRG_VCORE_PWM RSTRAMP EN,
	IN_PCRG_VCORE_SLEEP_TIME,
	IN_PCRG_VCORE_TB_VREFSEL,
	IN_PCRG_VCORE_TB_PFM_OFF,
	IN_PCRG_VCORE_TON EXTEND EN,
	IN_PCRG_VCORE_URT EN,
	IN_PCRG_VCORE_DUMMY_LOAD EN,
	IN_PCRG_VCORE_OVP EN,
	IN_PCRG_VCORE_OVP VREFSEL,
	IN_PCRG_VCORE_RAMP AC,
	IN_PCRG_VCORE_OCP,
	IN_PCRG_VCORE_OCN,
	IN_PCRG_VCORE_FUGON,
	IN_PCRG_VCORE_FLGON,
	IN_PCRG_VCORE_PFM_PEAK,
	IN_PCRG_VCORE_SONIC_PFM_PEAK,
	IN_PCRG_VCORE_UG_SR,
	IN_PCRG_VCORE_LG_SR,
	IN_PCRG_VCORE_VDIFF_GROUNDSEL,
	IN_PCRG_VCORE_FCCM,
	IN_PCRG_VCORE_NONAUDIBLE_EN,
	IN_PCRG_VCORE_RETENTION_EN,
	IN_PCRG_VCORE_RSVH,
	IN_PCRG_VCORE_RSVL,
	IN_PCRGS VCORE_OC_STATUS,
	IN_PCRGS VCORE_DIG_MON,
	IN_PCRG_VCORE_DIGMON_SEL,
	IN_PCRG_VGPUVCORE_TMDL,
	IN_PCRG_VCORE_RCB,
	IN_PCRG_VCORE_VBAT_LOW_DIS,
	IN_PCRG_VCORE_VBAT_HI_DIS,
	IN_PCRG_VCORE_VOUT_HI_DIS,
	IN_PCRG_VCORE_VDIFF_OFF,
	IN_PCRG_VCORE_VDIFFCAP_EN,
	IN_PCRG_VCORE_DAC VREF_1P1V_EN,
	IN_PCRG_VCORE_DAC VREF_1P2V_EN,
	IN_PCRG_VGPUVCORE_DIFF_L,
	IN_PCRG_VGPUVCORE_SR_VBAT,
	IN_PCRG_VGPUVCORE_CONFIG_LAT_RSVH,
	IN_PCRG_VGPUVCORE_RECONFIG_RSVH,
	IN_PCRG_VGPUVCORE_RECONFIG_EN,
	IN_PCRGS 3PH1_VGPU11_DIGCFG_EN,
	IN_PCRGS 3PH2_VCORE_DIGCFG_EN,
	IN_PCRGS 3PH3_VGPU12_DIGCFG_EN,
	IN_PCRG_VPROC1_SR_VBAT,
	IN_PCRG_VPROC1_NDIS EN,
	IN_PCRG_VPROC1_PWM RSTRAMP EN,
	IN_PCRG_VPROC1_SLEEP_TIME,
	IN_PCRG_VPROC1_LOOPSEL_DIS,
	IN_PCRG_VPROC1_RAMP AC,
	IN_PCRG_VPROC1_TB_DIS,
	IN_PCRG_VPROC1_TB_PFM_OFF,
	IN_PCRG_VPROC1_TB_VREFSEL,
	IN_PCRG_VPROC1_TON EXTEND EN,
	IN_PCRG_VPROC1_URT EN,
	IN_PCRG_VPROC1_DUMMY_LOAD EN,
	IN_PCRG_VPROC1_OVP EN,
	IN_PCRG_VPROC1_OVP VREFSEL,
	IN_PCRG_VPROC1_OCN,
	IN_PCRG_VPROC1_OCP,
	IN_PCRG_VPROC1_PFM_PEAK,
	IN_PCRG_VPROC1_SONIC_PFM_PEAK,
	IN_PCRGS_VPROC1_OC_STATUS,
	IN_PCRGS VPROC1_DIG_MON,
	IN_PCRG_VPROC1_UG_SR,
	IN_PCRG_VPROC1_LG_SR,
	IN_PCRG_VPROC1_TMDL,
	IN_PCRG_VPROC1_FUGON,
	IN_PCRG_VPROC1_FLGON,
	IN_PCRG_VPROC1_FCCM,
	IN_PCRG_VPROC1_NONAUDIBLE_EN,
	IN_PCRG_VPROC1_RETENTION_EN,
	IN_PCRG_VPROC1_VDIFF_GROUNDSEL,
	IN_PCRG_VPROC1_DIGMON_SEL,
	IN_PCRG_VPROC1_RSVH,
	IN_PCRG_VPROC1_RSVL,
	IN_PCRG_VPROC1_RCB,
	IN_PCRG_VPROC1_VDIFFCAP_EN,
	IN_PCRG_VPROC1_VBAT_HI_DIS,
	IN_PCRG_VPROC1_VBAT_LOW_DIS,
	IN_PCRG_VPROC1_VOUT_HI_DIS,
	IN_PCRG_VPROC1_DAC VREF_1P1V_EN,
	IN_PCRG_VPROC1_DAC VREF_1P2V_EN,
	IN_PCRG_VPROC1_VDIFF_OFF,
	IN_PCBUCK_ANA0_ELR LEN,
	IN_PCRG_VGPU11_DRIVER_SR_TRIM,
	IN_PCRG_VGPU11_CCOMP,
	IN_PCRG_VGPU11_RCOMP,
	IN_PCRG_VGPU11_RAMP SLP,
	IN_PCRG_VGPU11_NLIM_TRIM,
	IN_PCRG_VGPU12_DRIVER_SR_TRIM,
	IN_PCRG_VGPU12_CCOMP,
	IN_PCRG_VGPU12_RCOMP,
	IN_PCRG_VGPU12_RAMP SLP,
	IN_PCRG_VGPU12_NLIM_TRIM,
	IN_PCRG_VCORE_DRIVER_SR_TRIM,
	IN_PCRG_VCORE_CCOMP,
	IN_PCRG_VCORE_RCOMP,
	IN_PCRG_VCORE_RAMP SLP,
	IN_PCRG_VCORE_NLIM_TRIM,
	IN_PCRG_VGPU11_CSNSLP_TRIM,
	IN_PCRG_VGPU11_ZC_TRIM,
	IN_PCRG_VGPU12_CSNSLP_TRIM,
	IN_PCRG_VGPU12_ZC_TRIM,
	IN_PCRG_VCORE_CSNSLP_TRIM,
	IN_PCRG_VCORE_ZC_TRIM,
	IN_PCRG_VGPU11_CSPSLP_TRIM,
	IN_PCRG_VGPU12_CSPSLP_TRIM,
	IN_PCRG_VCORE_CSPSLP_TRIM,
	IN_PCRG_VGPUVCORE_PHIN_TRIM,
	IN_PCRG_VPROC1_DRIVER_SR_TRIM,
	IN_PCRG_VPROC1_CCOMP,
	IN_PCRG_VPROC1_RCOMP,
	IN_PCRG_VPROC1_RAMP SLP,
	IN_PCRG_VPROC1_NLIM_TRIM,
	IN_PCRG_VPROC1_CSNSLP_TRIM,
	IN_PCRG_VPROC1_ZC_TRIM,
	IN_PCRG_VPROC1_CSPSLP_TRIM,
	IN_PCRG_VS1_TRIMH,
	IN_PCRG_VS2_TRIMH,
	IN_PCRG_VGPU11_TRIMH,
	IN_PCRG_VGPU12_TRIMH,
	IN_PCRG_VPROC2 TRIMH,
	IN_PCRG_VPROC1_TRIMH,
	IN_PCRG_VCORE_TRIMH,
	IN_PCRG_VMODEM_TRIMH,
	IN_PCRG_VPA_TRIMH,
	IN_PCRG_VPU_TRIMH,
	IN_PCRG_VSRAM_PROC1_TRIMH,
	IN_PCRG_VSRAM_PROC2 TRIMH,
	IN_PCRG_VSRAM_MD TRIMH,
	IN_PCRG_VSRAM_OTHERS_TRIMH,
	IN_PCRG_VGPU11_TON_TRIM,
	IN_PCRG_VGPU12_TON TRIM,
	IN_PCRG_VCORE_TON_TRIM,
	IN_PCRG_VGPUVCORE_PH2_OFF,
	IN_PCRG_VGPUVCORE_PH3_OFF,
	IN_PCRG_VGPUVCORE_PG_FB3,
	IN_PCRG_VGPUVCORE_DAC SEL,
	IN_PCRG_VPROC1_TON TRIM,
	IN_PCBUCK_ANA1_ANA_ID,
	IN_PCBUCK_ANA1_DIG_ID,
	IN_PCBUCK_ANA1_ANA_MINOR REV,
	IN_PCBUCK_ANA1_ANA_MAJOR REV,
	IN_PCBUCK_ANA1_DIG_MINOR REV,
	IN_PCBUCK_ANA1_DIG_MAJOR REV,
	IN_PCBUCK_ANA1_DSN CBS,
	IN_PCBUCK_ANA1_DSN BIX,
	IN_PCBUCK_ANA1_DSN ESP,
	IN_PCBUCK_ANA1_DSN FPI,
	IN_PCRG_VPROC2 SR_VBAT,
	IN_PCRG_VPROC2_NDIS EN,
	IN_PCRG_VPROC2_PWM RSTRAMP EN,
	IN_PCRG_VPROC2_SLEEP_TIME,
	IN_PCRG_VPROC2_LOOPSEL_DIS,
	IN_PCRG_VPROC2_RAMP AC,
	IN_PCRG_VPROC2 TB_DIS,
	IN_PCRG_VPROC2_TB_PFM_OFF,
	IN_PCRG_VPROC2_TB_VREFSEL,
	IN_PCRG_VPROC2_TON EXTEND EN,
	IN_PCRG_VPROC2_URT EN,
	IN_PCRG_VPROC2_DUMMY_LOAD EN,
	IN_PCRG_VPROC2_OVP EN,
	IN_PCRG_VPROC2_OVP VREFSEL,
	IN_PCRG_VPROC2_OCN,
	IN_PCRG_VPROC2_OCP,
	IN_PCRG_VPROC2_PFM_PEAK,
	IN_PCRG_VPROC2_SONIC_PFM_PEAK,
	IN_PCRGS_VPROC2_OC_STATUS,
	IN_PCRGS VPROC2_DIG_MON,
	IN_PCRG_VPROC2_UG_SR,
	IN_PCRG_VPROC2_LG_SR,
	IN_PCRG_VPROC2_TMDL,
	IN_PCRG_VPROC2_FUGON,
	IN_PCRG_VPROC2_FLGON,
	IN_PCRG_VPROC2_FCCM,
	IN_PCRG_VPROC2_NONAUDIBLE_EN,
	IN_PCRG_VPROC2_RETENTION_EN,
	IN_PCRG_VPROC2_VDIFF_GROUNDSEL,
	IN_PCRG_VPROC2_DIGMON_SEL,
	IN_PCRG_VPROC2_RSVH,
	IN_PCRG_VPROC2_RSVL,
	IN_PCRG_VPROC2_RCB,
	IN_PCRG_VPROC2_VDIFFCAP_EN,
	IN_PCRG_VPROC2_VBAT_HI_DIS,
	IN_PCRG_VPROC2_VBAT_LOW_DIS,
	IN_PCRG_VPROC2_VOUT_HI_DIS,
	IN_PCRG_VPROC2_DAC VREF_1P1V_EN,
	IN_PCRG_VPROC2_DAC VREF_1P2V_EN,
	IN_PCRG_VPROC2_VDIFF_OFF,
	IN_PCRG_VMODEM_SR_VBAT,
	IN_PCRG_VMODEM_NDIS EN,
	IN_PCRG_VMODEM_PWM RSTRAMP EN,
	IN_PCRG_VMODEM_SLEEP_TIME,
	IN_PCRG_VMODEM_LOOPSEL_DIS,
	IN_PCRG_VMODEM_RAMP AC,
	IN_PCRG_VMODEM_TB_DIS,
	IN_PCRG_VMODEM_TB_PFM_OFF,
	IN_PCRG_VMODEM_TB_VREFSEL,
	IN_PCRG_VMODEM_TON EXTEND EN,
	IN_PCRG_VMODEM_URT EN,
	IN_PCRG_VMODEM_DUMMY_LOAD EN,
	IN_PCRG_VMODEM_OVP EN,
	IN_PCRG_VMODEM_OVP VREFSEL,
	IN_PCRG_VMODEM_OCN,
	IN_PCRG_VMODEM_OCP,
	IN_PCRG_VMODEM_PFM_PEAK,
	IN_PCRG_VMODEM_SONIC_PFM_PEAK,
	IN_PCRGS_VMODEM_OC_STATUS,
	IN_PCRGS VMODEM_DIG_MON,
	IN_PCRG_VMODEM_UG_SR,
	IN_PCRG_VMODEM_LG_SR,
	IN_PCRG_VMODEM_TMDL,
	IN_PCRG_VMODEM_FUGON,
	IN_PCRG_VMODEM_FLGON,
	IN_PCRG_VMODEM_FCCM,
	IN_PCRG_VMODEM_NONAUDIBLE_EN,
	IN_PCRG_VMODEM_RETENTION_EN,
	IN_PCRG_VMODEM_VDIFF_GROUNDSEL,
	IN_PCRG_VMODEM_DIGMON_SEL,
	IN_PCRG_VMODEM_RSVH,
	IN_PCRG_VMODEM_RSVL,
	IN_PCRG_VMODEM_RCB,
	IN_PCRG_VMODEM_VDIFFCAP_EN,
	IN_PCRG_VMODEM_VBAT_HI_DIS,
	IN_PCRG_VMODEM_VBAT_LOW_DIS,
	IN_PCRG_VMODEM_VOUT_HI_DIS,
	IN_PCRG_VMODEM_DAC VREF_1P1V_EN,
	IN_PCRG_VMODEM_DAC VREF_1P2V_EN,
	IN_PCRG_VMODEM_VDIFF_OFF,
	IN_PCRG_VPU SR_VBAT,
	IN_PCRG_VPU_NDIS EN,
	IN_PCRG_VPU_PWM RSTRAMP EN,
	IN_PCRG_VPU_SLEEP_TIME,
	IN_PCRG_VPU_LOOPSEL_DIS,
	IN_PCRG_VPU_RAMP AC,
	IN_PCRG_VPU TB_DIS,
	IN_PCRG_VPU_TB_PFM_OFF,
	IN_PCRG_VPU_TB_VREFSEL,
	IN_PCRG_VPU_TON EXTEND EN,
	IN_PCRG_VPU_URT EN,
	IN_PCRG_VPU_DUMMY_LOAD EN,
	IN_PCRG_VPU_OVP EN,
	IN_PCRG_VPU_OVP VREFSEL,
	IN_PCRG_VPU_OCN,
	IN_PCRG_VPU_OCP,
	IN_PCRG_VPU_PFM_PEAK,
	IN_PCRG_VPU_SONIC_PFM_PEAK,
	IN_PCRGS_VPU_OC_STATUS,
	IN_PCRGS VPU_DIG_MON,
	IN_PCRG_VPU_UG_SR,
	IN_PCRG_VPU_LG_SR,
	IN_PCRG_VPU_TMDL,
	IN_PCRG_VPU_FUGON,
	IN_PCRG_VPU_FLGON,
	IN_PCRG_VPU_FCCM,
	IN_PCRG_VPU_NONAUDIBLE_EN,
	IN_PCRG_VPU_RETENTION_EN,
	IN_PCRG_VPU_VDIFF_GROUNDSEL,
	IN_PCRG_VPU_DIGMON_SEL,
	IN_PCRG_VPU_RSVH,
	IN_PCRG_VPU_RSVL,
	IN_PCRG_VPU_RCB,
	IN_PCRG_VPU_VDIFFCAP_EN,
	IN_PCRG_VPU_VBAT_HI_DIS,
	IN_PCRG_VPU_VBAT_LOW_DIS,
	IN_PCRG_VPU_VOUT_HI_DIS,
	IN_PCRG_VPU_DAC VREF_1P1V_EN,
	IN_PCRG_VPU_DAC VREF_1P2V_EN,
	IN_PCRG_VPU_VDIFF_OFF,
	IN_PCRG_VS1_TON TRIM_EN,
	IN_PCRG_VS1_TB_DIS,
	IN_PCRG_VS1_FPWM,
	IN_PCRG_VS1_PFM_TON,
	IN_PCRG_VS1_VREF_TRIM_EN,
	IN_PCRG_VS1_SLEEP_TIME,
	IN_PCRG_VS1_NLIM_GATING,
	IN_PCRG_VS1_VREFUP,
	IN_PCRG_VS1_TB_WIDTH,
	IN_PCRG_VS1_VDIFFPFMOFF,
	IN_PCRG_VS1_VDIFF_OFF,
	IN_PCRG_VS1_UG_SR,
	IN_PCRG_VS1_LG_SR,
	IN_PCRG_VS1_NDIS EN,
	IN_PCRG_VS1_TMDL,
	IN_PCRG_VS1_CMPV_FCOT,
	IN_PCRG_VS1_RSV1,
	IN_PCRG_VS1_RSV2,
	IN_PCRG_VS1_FUGON,
	IN_PCRG_VS1_FLGON,
	IN_PCRGS_VS1_OC_STATUS,
	IN_PCRGS VS1_DIG_MON,
	IN_PCRG_VS1_NONAUDIBLE_EN,
	IN_PCRG_VS1_OCP,
	IN_PCRG_VS1_OCN,
	IN_PCRG_VS1_SONIC_PFM_TON,
	IN_PCRG_VS1_RETENTION_EN,
	IN_PCRG_VS1_DIGMON_SEL,
	IN_PCRG_VS2_TON TRIM_EN,
	IN_PCRG_VS2 TB_DIS,
	IN_PCRG_VS2 FPWM,
	IN_PCRG_VS2_PFM_TON,
	IN_PCRG_VS2_VREF_TRIM_EN,
	IN_PCRG_VS2_SLEEP_TIME,
	IN_PCRG_VS2_NLIM_GATING,
	IN_PCRG_VS2_VREFUP,
	IN_PCRG_VS2_TB_WIDTH,
	IN_PCRG_VS2_VDIFFPFMOFF,
	IN_PCRG_VS2_VDIFF_OFF,
	IN_PCRG_VS2_UG_SR,
	IN_PCRG_VS2_LG_SR,
	IN_PCRG_VS2_NDIS EN,
	IN_PCRG_VS2_TMDL,
	IN_PCRG_VS2 CMPV_FCOT,
	IN_PCRG_VS2_RSV1,
	IN_PCRG_VS2_RSV2,
	IN_PCRG_VS2_FUGON,
	IN_PCRG_VS2_FLGON,
	IN_PCRGS_VS2_OC_STATUS,
	IN_PCRGS VS2_DIG_MON,
	IN_PCRG_VS2_NONAUDIBLE_EN,
	IN_PCRG_VS2_OCP,
	IN_PCRG_VS2_OCN,
	IN_PCRG_VS2_SONIC_PFM_TON,
	IN_PCRG_VS2_RETENTION_EN,
	IN_PCRG_VS2_DIGMON_SEL,
	IN_PCRG_VPA_NDIS EN,
	IN_PCRG_VPA_ ODESET,
	IN_PCRG_VPA CC,
	IN_PCRG_VPA CSR,
	IN_PCRG_VPA CSMIR,
	IN_PCRG_VPA CSL,
	IN_PCRG_VPA_SLP,
	IN_PCRG_VPA_ZXFT_L,
	IN_PCRG_VPA_CP_FWUPOFF,
	IN_PCRG_VPA_NONAUDIBLE_EN,
	IN_PCRG_VPA_RZSEL,
	IN_PCRG_VPA_SLEW,
	IN_PCRG_VPA_SLEW_NMOS,
	IN_PCRG_VPA_ IN_ON,
	IN_PCRG_VPA_BURST_SEL,
	IN_PCRG_VPA_ZC,
	IN_PCRG_VPA RSV1,
	IN_PCRG_VPA RSV2,
	IN_PCRGS VPA OC_STATUS,
	IN_PCRGS VPA_AZC_ZX,
	IN_PCRGS VPA_DIG_MON,
	IN_PCRG_VPA_PFM_DLC1_VTH,
	IN_PCRG_VPA_PFM_DLC2_VTH,
	IN_PCRG_VPA_PFM_DLC3_VTH,
	IN_PCRG_VPA_PFM_DLC4_VTH,
	IN_PCRG_VPA_ZXFT_H,
	IN_PCRG_VPA_DECODE TMB,
	IN_PCRG_VPA RSV3,
	IN_PCBUCK_ANA1_ELR LEN,
	IN_PCRG_VPROC2_DRIVER_SR_TRIM,
	IN_PCRG_VPROC2_CCOMP,
	IN_PCRG_VPROC2_RCOMP,
	IN_PCRG_VPROC2_RAMP SLP,
	IN_PCRG_VPROC2_NLIM_TRIM,
	IN_PCRG_VPROC2_CSNSLP_TRIM,
	IN_PCRG_VPROC2_ZC_TRIM,
	IN_PCRG_VPROC2_CSPSLP_TRIM,
	IN_PCRG_VMODEM_DRIVER_SR_TRIM,
	IN_PCRG_VMODEM_CCOMP,
	IN_PCRG_VMODEM_RCOMP,
	IN_PCRG_VMODEM_RAMP SLP,
	IN_PCRG_VMODEM_NLIM_TRIM,
	IN_PCRG_VMODEM_CSNSLP_TRIM,
	IN_PCRG_VMODEM_ZC_TRIM,
	IN_PCRG_VMODEM_CSPSLP_TRIM,
	IN_PCRG_VPU_DRIVER_SR_TRIM,
	IN_PCRG_VPU_CCOMP,
	IN_PCRG_VPU_RCOMP,
	IN_PCRG_VPU_RAMP SLP,
	IN_PCRG_VPU_NLIM_TRIM,
	IN_PCRG_VPU_CSNSLP_TRIM,
	IN_PCRG_VPU_ZC_TRIM,
	IN_PCRG_VPU_CSPSLP_TRIM,
	IN_PCRG_VS1_CSNSLP_TRIM,
	IN_PCRG_VS1_CCOMP,
	IN_PCRG_VS1_RCOMP,
	IN_PCRG_VS1_COTRAMP SLP,
	IN_PCRG_VS1_ZC_TRIM,
	IN_PCRG_VS1_LDO_SENSE,
	IN_PCRG_VS1_CSPSLP_TRIM,
	IN_PCRG_VS1_NLIM_TRIM,
	IN_PCRG_VS2_CSNSLP_TRIM,
	IN_PCRG_VS2_CCOMP,
	IN_PCRG_VS2_RCOMP,
	IN_PCRG_VS2_COTRAMP SLP,
	IN_PCRG_VS2_ZC_TRIM,
	IN_PCRG_VS2_LDO_SENSE,
	IN_PCRG_VS2_CSPSLP_TRIM,
	IN_PCRG_VS2_NLIM_TRIM,
	IN_PCRG_VPROC2_TON_TRIM,
	IN_PCRG_VMODEM_TON TRIM,
	IN_PCRG_VPU_TON TRIM,
	IN_PCRG_VS1_TON_TRIM,
	IN_PCRG_VS2_TON_TRIM,
	IN_PCRG_VPA_NLIM_SEL,
	IN_PCLDO_TOP_ANA_ID,
	IN_PCLDO_TOP_DIG_ID,
	IN_PCLDO_TOP_ANA_MINOR REV,
	IN_PCLDO_TOP_ANA_MAJOR REV,
	IN_PCLDO_TOP_DIG_MINOR REV,
	IN_PCLDO_TOP_DIG_MAJOR REV,
	IN_PCLDO_TOP_CBS,
	IN_PCLDO_TOP_BIX,
	IN_PCLDO_TOP_ESP,
	IN_PCLDO_TOP_FPI,
	IN_PCLDO_TOP_CLK_OFFSET,
	IN_PCLDO_TOP_RST_OFFSET,
	IN_PCLDO_TOP_INT_OFFSET,
	IN_PCLDO_TOP_INT_LEN,
	IN_PCRG_LDO_32K CK_PDN,
	IN_PCRG_LDO_INTRP CK_PDN,
	IN_PCRG_LDO_1M CK_PDN,
	IN_PCRG_LDO_26M CK_PDN,
	IN_PCRG_LDO_32K CK_PDN_HWEN,
	IN_PCRG_LDO_INTRP CK_PDN_HWEN,
	IN_PCRG_LDO_1M CK_PDN_HWEN,
	IN_PCRG_LDO_26M CK_PDN_HWEN,
	IN_PCRG_LDO_DCM_ ODE,
	IN_PCRG_LDO_VSRAM_PROC1_OSC SEL_DIS,
	IN_PCRG_LDO_VSRAM_PROC2_OSC SEL_DIS,
	IN_PCRG_LDO_VSRAM_OTHERS_OSC SEL_DIS,
	IN_PCRG_LDO_VSRAM_MD_OSC SEL_DIS,
	IN_PCRG_INT_EN_VFE28_OC,
	IN_PCRG_INT_EN_VXO22_OC,
	IN_PCRG_INT_EN_VRF18_OC,
	IN_PCRG_INT_EN_VRF12_OC,
	IN_PCRG_INT_EN_VEFUSE_OC,
	IN_PCRG_INT_EN_VCN33_1_OC,
	IN_PCRG_INT_EN_VCN33_2_OC,
	IN_PCRG_INT_EN_VCN13_OC,
	IN_PCRG_INT_EN_VCN18_OC,
	IN_PCRG_INT_EN_VA09_OC,
	IN_PCRG_INT_EN_VCAMIO_OC,
	IN_PCRG_INT_EN_VA12_OC,
	IN_PCRG_INT_EN_VAUX18_OC,
	IN_PCRG_INT_EN_VAUD18_OC,
	IN_PCRG_INT_EN_VIO18_OC,
	IN_PCRG_INT_EN_VSRAM_PROC1_OC,
	IN_PCLDO_INT_CON0 SET,
	IN_PCLDO_INT_CON0 CLR,
	IN_PCRG_INT_EN_VSRAM_PROC2_OC,
	IN_PCRG_INT_EN_VSRAM_OTHERS_OC,
	IN_PCRG_INT_EN_VSRAM_MD_OC,
	IN_PCRG_INT_EN_VEMC_OC,
	IN_PCRG_INT_EN_VSIM1_OC,
	IN_PCRG_INT_EN_VSIM2_OC,
	IN_PCRG_INT_EN_VUSB_OC,
	IN_PCRG_INT_EN_VRFCK_OC,
	IN_PCRG_INT_EN_VBBCK_OC,
	IN_PCRG_INT_EN_VBIF28_OC,
	IN_PCRG_INT_EN_VIBR_OC,
	IN_PCRG_INT_EN_VIO28_OC,
	IN_PCRG_INT_EN_VM18_OC,
	IN_PCRG_INT_EN_VUFS_OC,
	IN_PCRG_INT_MASK_VFE28_OC,
	IN_PCRG_INT_MASK_VXO22_OC,
	IN_PCRG_INT_MASK_VRF18_OC,
	IN_PCRG_INT_MASK_VRF12_OC,
	IN_PCRG_INT_MASK_VEFUSE_OC,
	IN_PCRG_INT_MASK_VCN33_1_OC,
	IN_PCRG_INT_MASK_VCN33_2_OC,
	IN_PCRG_INT_MASK_VCN13_OC,
	IN_PCRG_INT_MASK_VCN18_OC,
	IN_PCRG_INT_MASK_VA09_OC,
	IN_PCRG_INT_MASK_VCAMIO_OC,
	IN_PCRG_INT_MASK_VA12_OC,
	IN_PCRG_INT_MASK_VAUX18_OC,
	IN_PCRG_INT_MASK_VAUD18_OC,
	IN_PCRG_INT_MASK_VIO18_OC,
	IN_PCRG_INT_MASK_VSRAM_PROC1_OC,
	IN_PCLDO_INT_MASK_CON0 SET,
	IN_PCLDO_INT_MASK_CON0 CLR,
	IN_PCRG_INT_MASK_VSRAM_PROC2_OC,
	IN_PCRG_INT_MASK_VSRAM_OTHERS_OC,
	IN_PCRG_INT_MASK_VSRAM_MD_OC,
	IN_PCRG_INT_MASK_VEMC_OC,
	IN_PCRG_INT_MASK_VSIM1_OC,
	IN_PCRG_INT_MASK_VSIM2_OC,
	IN_PCRG_INT_MASK_VUSB_OC,
	IN_PCRG_INT_MASK_VRFCK_OC,
	IN_PCRG_INT_MASK_VBBCK_OC,
	IN_PCRG_INT_MASK_VBIF28_OC,
	IN_PCRG_INT_MASK_VIBR_OC,
	IN_PCRG_INT_MASK_VIO28_OC,
	IN_PCRG_INT_MASK_VM18_OC,
	IN_PCRG_INT_MASK_VUFS_OC,
	IN_PCLDO_INT_MASK_CON1 SET,
	IN_PCLDO_INT_MASK_CON1 CLR,
	IN_PCRG_INT_STATUS_VFE28_OC,
	IN_PCRG_INT_STATUS_VXO22_OC,
	IN_PCRG_INT_STATUS_VRF18_OC,
	IN_PCRG_INT_STATUS_VRF12_OC,
	IN_PCRG_INT_STATUS_VEFUSE_OC,
	IN_PCRG_INT_STATUS_VCN33_1_OC,
	IN_PCRG_INT_STATUS_VCN33_2_OC,
	IN_PCRG_INT_STATUS_VCN13_OC,
	IN_PCRG_INT_STATUS_VCN18_OC,
	IN_PCRG_INT_STATUS_VA09_OC,
	IN_PCRG_INT_STATUS_VCAMIO_OC,
	IN_PCRG_INT_STATUS_VA12_OC,
	IN_PCRG_INT_STATUS_VAUX18_OC,
	IN_PCRG_INT_STATUS_VAUD18_OC,
	IN_PCRG_INT_STATUS_VIO18_OC,
	IN_PCRG_INT_STATUS_VSRAM_PROC1_OC,
	IN_PCRG_INT_STATUS_VSRAM_PROC2_OC,
	IN_PCRG_INT_STATUS_VSRAM_OTHERS_OC,
	IN_PCRG_INT_STATUS_VSRAM_MD_OC,
	IN_PCRG_INT_STATUS_VEMC_OC,
	IN_PCRG_INT_STATUS_VSIM1_OC,
	IN_PCRG_INT_STATUS_VSIM2_OC,
	IN_PCRG_INT_STATUS_VUSB_OC,
	IN_PCRG_INT_STATUS_VRFCK_OC,
	IN_PCRG_INT_STATUS_VBBCK_OC,
	IN_PCRG_INT_STATUS_VBIF28_OC,
	IN_PCRG_INT_STATUS_VIBR_OC,
	IN_PCRG_INT_STATUS_VIO28_OC,
	IN_PCRG_INT_STATUS_VM18_OC,
	IN_PCRG_INT_STATUS_VUFS_OC,
	IN_PCRG_INT_RAW_STATUS_VFE28_OC,
	IN_PCRG_INT_RAW_STATUS_VXO22_OC,
	IN_PCRG_INT_RAW_STATUS_VRF18_OC,
	IN_PCRG_INT_RAW_STATUS_VRF12_OC,
	IN_PCRG_INT_RAW_STATUS_VEFUSE_OC,
	IN_PCRG_INT_RAW_STATUS_VCN33_1_OC,
	IN_PCRG_INT_RAW_STATUS_VCN33_2_OC,
	IN_PCRG_INT_RAW_STATUS_VCN13_OC,
	IN_PCRG_INT_RAW_STATUS_VCN18_OC,
	IN_PCRG_INT_RAW_STATUS_VA09_OC,
	IN_PCRG_INT_RAW_STATUS_VCAMIO_OC,
	IN_PCRG_INT_RAW_STATUS_VA12_OC,
	IN_PCRG_INT_RAW_STATUS_VAUX18_OC,
	IN_PCRG_INT_RAW_STATUS_VAUD18_OC,
	IN_PCRG_INT_RAW_STATUS_VIO18_OC,
	IN_PCRG_INT_RAW_STATUS_VSRAM_PROC1_OC,
	IN_PCRG_INT_RAW_STATUS_VSRAM_PROC2_OC,
	IN_PCRG_INT_RAW_STATUS_VSRAM_OTHERS_OC,
	IN_PCRG_INT_RAW_STATUS_VSRAM_MD_OC,
	IN_PCRG_INT_RAW_STATUS_VEMC_OC,
	IN_PCRG_INT_RAW_STATUS_VSIM1_OC,
	IN_PCRG_INT_RAW_STATUS_VSIM2_OC,
	IN_PCRG_INT_RAW_STATUS_VUSB_OC,
	IN_PCRG_INT_RAW_STATUS_VRFCK_OC,
	IN_PCRG_INT_RAW_STATUS_VBBCK_OC,
	IN_PCRG_INT_RAW_STATUS_VBIF28_OC,
	IN_PCRG_INT_RAW_STATUS_VIBR_OC,
	IN_PCRG_INT_RAW_STATUS_VIO28_OC,
	IN_PCRG_INT_RAW_STATUS_VM18_OC,
	IN_PCRG_INT_RAW_STATUS_VUFS_OC,
	IN_PCRG_LDO_MON_FLAG_SEL,
	IN_PCRG_LDO_INT_FLAG_EN,
	IN_PCRG_LDO_MON_GRP_SEL,
	IN_PCRG_LDO_WDT_ ODE,
	IN_PCRG_LDO_DUMMY_LOAD GATED_DIS,
	IN_PCRG_LDO_LP_PROT_DISABLE,
	IN_PCRG_LDO_SLEEP_CTRL_ ODE,
	IN_PCRG_LDO_TOP_RSV1,
	IN_PCRG_LDO_TOP_RSV0,
	IN_PCRG_VRTC28_EN,
	IN_PCDA_VRTC28_EN,
	IN_PCRG_VAUX18_OFF_ACKTIME_SEL,
	IN_PCRG_VAUX18_LP_ACKTIME_SEL,
	IN_PCRG_VBIF28_OFF_ACKTIME_SEL,
	IN_PCRG_VBIF28_LP_ACKTIME_SEL,
	IN_PCRG_VOW_LDO_VSRAM_CORE_DVS_DONE,
	IN_PCRG_VOW_LDO_VSRAM_CORE_DVS_SW_ ODE,
	IN_PCRG_LDO_VXO22_EN SW_ ODE,
	IN_PCRG_LDO_VXO22_EN TEST,
	IN_PCLDO_TOP_ELR LEN,
	IN_PCRG_LDO_VRFCK_ANA_SEL,
	IN_PCRG_LDO_VSRAM_PROC1_VOSEL_LIMIT_SEL,
	IN_PCRG_LDO_VSRAM_PROC2_VOSEL_LIMIT_SEL,
	IN_PCRG_LDO_VSRAM_OTHERS_VOSEL_LIMIT_SEL,
	IN_PCRG_LDO_VSRAM_MD_VOSEL_LIMIT_SEL,
	IN_PCRG_LDO_VSRAM_PROC1_VOSEL,
	IN_PCRG_LDO_VSRAM_PROC2_VOSEL,
	IN_PCRG_LDO_VSRAM_OTHERS_VOSEL,
	IN_PCRG_LDO_VSRAM_MD_VOSEL,
	IN_PCRG_VEMC_VOSEL_0,
	IN_PCRG_VEMC_VOCAL_0,
	IN_PCRG_VEMC_VOTRIM_0,
	IN_PCRG_VEMC_VOSEL_1,
	IN_PCRG_VEMC_VOCAL_1,
	IN_PCRG_VEMC_VOTRIM_1,
	IN_PCLDO_GNR0_ANA_ID,
	IN_PCLDO_GNR0_DIG_ID,
	IN_PCLDO_GNR0_ANA_MINOR REV,
	IN_PCLDO_GNR0_ANA_MAJOR REV,
	IN_PCLDO_GNR0_DIG_MINOR REV,
	IN_PCLDO_GNR0_DIG_MAJOR REV,
	IN_PCLDO_GNR0_DSN CBS,
	IN_PCLDO_GNR0_DSN BIX,
	IN_PCLDO_GNR0_DSN ESP,
	IN_PCLDO_GNR0_DSN FPI,
	IN_PCRG_LDO_VFE28_EN,
	IN_PCRG_LDO_VFE28_LP,
	IN_PCRG_LDO_VFE28_STBTD,
	IN_PCRG_LDO_VFE28_ULP,
	IN_PCRG_LDO_VFE28_OCFB_EN,
	IN_PCRG_LDO_VFE28_OC_ ODE,
	IN_PCRG_LDO_VFE28_OC_TSEL,
	IN_PCRG_LDO_VFE28_DUMMY_LOAD,
	IN_PCRG_LDO_VFE28_OP_ ODE,
	IN_PCRG_LDO_VFE28_CK_SW_ ODE,
	IN_PCDA_VFE28_B_EN,
	IN_PCDA_VFE28_B_STB,
	IN_PCDACVFE28_B_LP,
	IN_PCDACVFE28_L_EN,
	IN_PCDA_VFE28_L_STB,
	IN_PCDACVFE28_OCFB_EN,
	IN_PCDACVFE28_DUMMY_LOAD,
	IN_PCRG_LDO_VFE28_HW0_OP_EN,
	IN_PCRG_LDO_VFE28_HW1_OP_EN,
	IN_PCRG_LDO_VFE28_HW2_OP_EN,
	IN_PCRG_LDO_VFE28_HW3_OP_EN,
	IN_PCRG_LDO_VFE28_HW4_OP_EN,
	IN_PCRG_LDO_VFE28_HW5_OP_EN,
	IN_PCRG_LDO_VFE28_HW6_OP_EN,
	IN_PCRG_LDO_VFE28_HW7_OP_EN,
	IN_PCRG_LDO_VFE28_HW8_OP_EN,
	IN_PCRG_LDO_VFE28_HW9_OP_EN,
	IN_PCRG_LDO_VFE28_HW10_OP_EN,
	IN_PCRG_LDO_VFE28_HW11_OP_EN,
	IN_PCRG_LDO_VFE28_HW12_OP_EN,
	IN_PCRG_LDO_VFE28_HW13_OP_EN,
	IN_PCRG_LDO_VFE28_HW14_OP_EN,
	IN_PCRG_LDO_VFE28_SW_OP_EN,
	IN_PCRG_LDO_VFE28_OP_EN SET,
	IN_PCRG_LDO_VFE28_OP_EN CLR,
	IN_PCRG_LDO_VFE28_HW0_OP_CFG,
	IN_PCRG_LDO_VFE28_HW1_OP_CFG,
	IN_PCRG_LDO_VFE28_HW2_OP_CFG,
	IN_PCRG_LDO_VFE28_HW3_OP_CFG,
	IN_PCRG_LDO_VFE28_HW4_OP_CFG,
	IN_PCRG_LDO_VFE28_HW5_OP_CFG,
	IN_PCRG_LDO_VFE28_HW6_OP_CFG,
	IN_PCRG_LDO_VFE28_HW7_OP_CFG,
	IN_PCRG_LDO_VFE28_HW8_OP_CFG,
	IN_PCRG_LDO_VFE28_HW9_OP_CFG,
	IN_PCRG_LDO_VFE28_HW10_OP_CFG,
	IN_PCRG_LDO_VFE28_HW11_OP_CFG,
	IN_PCRG_LDO_VFE28_HW12_OP_CFG,
	IN_PCRG_LDO_VFE28_HW13_OP_CFG,
	IN_PCRG_LDO_VFE28_HW14_OP_CFG,
	IN_PCRG_LDO_VFE28_SW_OP_CFG,
	IN_PCRG_LDO_VFE28_OP_CFG SET,
	IN_PCRG_LDO_VFE28_OP_CFG CLR,
	IN_PCRG_LDO_VXO22_EN,
	IN_PCRG_LDO_VXO22_LP,
	IN_PCRG_LDO_VXO22_STBTD,
	IN_PCRG_LDO_VXO22_ULP,
	IN_PCRG_LDO_VXO22_OCFB_EN,
	IN_PCRG_LDO_VXO22_OC_ ODE,
	IN_PCRG_LDO_VXO22_OC_TSEL,
	IN_PCRG_LDO_VXO22_DUMMY_LOAD,
	IN_PCRG_LDO_VXO22_OP_ ODE,
	IN_PCRG_LDO_VXO22_CK_SW_ ODE,
	IN_PCDA_VXO22_B_EN,
	IN_PCDACVXO22_B_STB,
	IN_PCDACVXO22_B_LP,
	IN_PCDACVXO22_L_EN,
	IN_PCDACVXO22_L_STB,
	IN_PCDACVXO22_OCFB_EN,
	IN_PCDACVXO22_DUMMY_LOAD,
	IN_PCRG_LDO_VXO22_HW0_OP_EN,
	IN_PCRG_LDO_VXO22_HW1_OP_EN,
	IN_PCRG_LDO_VXO22_HW2_OP_EN,
	IN_PCRG_LDO_VXO22_HW3_OP_EN,
	IN_PCRG_LDO_VXO22_HW4_OP_EN,
	IN_PCRG_LDO_VXO22_HW5_OP_EN,
	IN_PCRG_LDO_VXO22_HW6_OP_EN,
	IN_PCRG_LDO_VXO22_HW7_OP_EN,
	IN_PCRG_LDO_VXO22_HW8_OP_EN,
	IN_PCRG_LDO_VXO22_HW9_OP_EN,
	IN_PCRG_LDO_VXO22_HW10_OP_EN,
	IN_PCRG_LDO_VXO22_HW11_OP_EN,
	IN_PCRG_LDO_VXO22_HW12_OP_EN,
	IN_PCRG_LDO_VXO22_HW13_OP_EN,
	IN_PCRG_LDO_VXO22_HW14_OP_EN,
	IN_PCRG_LDO_VXO22_SW_OP_EN,
	IN_PCRG_LDO_VXO22_OP_EN SET,
	IN_PCRG_LDO_VXO22_OP_EN CLR,
	IN_PCRG_LDO_VXO22_HW0_OP_CFG,
	IN_PCRG_LDO_VXO22_HW1_OP_CFG,
	IN_PCRG_LDO_VXO22_HW2_OP_CFG,
	IN_PCRG_LDO_VXO22_HW3_OP_CFG,
	IN_PCRG_LDO_VXO22_HW4_OP_CFG,
	IN_PCRG_LDO_VXO22_HW5_OP_CFG,
	IN_PCRG_LDO_VXO22_HW6_OP_CFG,
	IN_PCRG_LDO_VXO22_HW7_OP_CFG,
	IN_PCRG_LDO_VXO22_HW8_OP_CFG,
	IN_PCRG_LDO_VXO22_HW9_OP_CFG,
	IN_PCRG_LDO_VXO22_HW10_OP_CFG,
	IN_PCRG_LDO_VXO22_HW11_OP_CFG,
	IN_PCRG_LDO_VXO22_HW12_OP_CFG,
	IN_PCRG_LDO_VXO22_HW13_OP_CFG,
	IN_PCRG_LDO_VXO22_HW14_OP_CFG,
	IN_PCRG_LDO_VXO22_SW_OP_CFG,
	IN_PCRG_LDO_VXO22_OP_CFG SET,
	IN_PCRG_LDO_VXO22_OP_CFG CLR,
	IN_PCRG_LDO_VRF18_EN,
	IN_PCRG_LDO_VRF18_LP,
	IN_PCRG_LDO_VRF18_STBTD,
	IN_PCRG_LDO_VRF18_ULP,
	IN_PCRG_LDO_VRF18_OCFB_EN,
	IN_PCRG_LDO_VRF18_OC_ ODE,
	IN_PCRG_LDO_VRF18_OC_TSEL,
	IN_PCRG_LDO_VRF18_DUMMY_LOAD,
	IN_PCRG_LDO_VRF18_OP_ ODE,
	IN_PCRG_LDO_VRF18_CK_SW_ ODE,
	IN_PCDA_VRF18_B_EN,
	IN_PCDACVRF18_B_STB,
	IN_PCDACVRF18_B_LP,
	IN_PCDACVRF18_L_EN,
	IN_PCDACVRF18_L_STB,
	IN_PCDACVRF18_OCFB_EN,
	IN_PCDACVRF18_DUMMY_LOAD,
	IN_PCRG_LDO_VRF18_HW0_OP_EN,
	IN_PCRG_LDO_VRF18_HW1_OP_EN,
	IN_PCRG_LDO_VRF18_HW2_OP_EN,
	IN_PCRG_LDO_VRF18_HW3_OP_EN,
	IN_PCRG_LDO_VRF18_HW4_OP_EN,
	IN_PCRG_LDO_VRF18_HW5_OP_EN,
	IN_PCRG_LDO_VRF18_HW6_OP_EN,
	IN_PCRG_LDO_VRF18_HW7_OP_EN,
	IN_PCRG_LDO_VRF18_HW8_OP_EN,
	IN_PCRG_LDO_VRF18_HW9_OP_EN,
	IN_PCRG_LDO_VRF18_HW10_OP_EN,
	IN_PCRG_LDO_VRF18_HW11_OP_EN,
	IN_PCRG_LDO_VRF18_HW12_OP_EN,
	IN_PCRG_LDO_VRF18_HW13_OP_EN,
	IN_PCRG_LDO_VRF18_HW14_OP_EN,
	IN_PCRG_LDO_VRF18_SW_OP_EN,
	IN_PCRG_LDO_VRF18_OP_EN SET,
	IN_PCRG_LDO_VRF18_OP_EN CLR,
	IN_PCRG_LDO_VRF18_HW0_OP_CFG,
	IN_PCRG_LDO_VRF18_HW1_OP_CFG,
	IN_PCRG_LDO_VRF18_HW2_OP_CFG,
	IN_PCRG_LDO_VRF18_HW3_OP_CFG,
	IN_PCRG_LDO_VRF18_HW4_OP_CFG,
	IN_PCRG_LDO_VRF18_HW5_OP_CFG,
	IN_PCRG_LDO_VRF18_HW6_OP_CFG,
	IN_PCRG_LDO_VRF18_HW7_OP_CFG,
	IN_PCRG_LDO_VRF18_HW8_OP_CFG,
	IN_PCRG_LDO_VRF18_HW9_OP_CFG,
	IN_PCRG_LDO_VRF18_HW10_OP_CFG,
	IN_PCRG_LDO_VRF18_HW11_OP_CFG,
	IN_PCRG_LDO_VRF18_HW12_OP_CFG,
	IN_PCRG_LDO_VRF18_HW13_OP_CFG,
	IN_PCRG_LDO_VRF18_HW14_OP_CFG,
	IN_PCRG_LDO_VRF18_SW_OP_CFG,
	IN_PCRG_LDO_VRF18_OP_CFG SET,
	IN_PCRG_LDO_VRF18_OP_CFG CLR,
	IN_PCRG_LDO_VRF12_EN,
	IN_PCRG_LDO_VRF12_LP,
	IN_PCRG_LDO_VRF12_STBTD,
	IN_PCRG_LDO_VRF12_ULP,
	IN_PCRG_LDO_VRF12_OCFB_EN,
	IN_PCRG_LDO_VRF12_OC_ ODE,
	IN_PCRG_LDO_VRF12_OC_TSEL,
	IN_PCRG_LDO_VRF12_DUMMY_LOAD,
	IN_PCRG_LDO_VRF12_OP_ ODE,
	IN_PCRG_LDO_VRF12_CK_SW_ ODE,
	IN_PCDA_VRF12_B_EN,
	IN_PCDACVRF12_B_STB,
	IN_PCDACVRF12_B_LP,
	IN_PCDACVRF12_L_EN,
	IN_PCDACVRF12_L_STB,
	IN_PCDACVRF12_OCFB_EN,
	IN_PCDACVRF12_DUMMY_LOAD,
	IN_PCRG_LDO_VRF12_HW0_OP_EN,
	IN_PCRG_LDO_VRF12_HW1_OP_EN,
	IN_PCRG_LDO_VRF12_HW2_OP_EN,
	IN_PCRG_LDO_VRF12_HW3_OP_EN,
	IN_PCRG_LDO_VRF12_HW4_OP_EN,
	IN_PCRG_LDO_VRF12_HW5_OP_EN,
	IN_PCRG_LDO_VRF12_HW6_OP_EN,
	IN_PCRG_LDO_VRF12_HW7_OP_EN,
	IN_PCRG_LDO_VRF12_HW8_OP_EN,
	IN_PCRG_LDO_VRF12_HW9_OP_EN,
	IN_PCRG_LDO_VRF12_HW10_OP_EN,
	IN_PCRG_LDO_VRF12_HW11_OP_EN,
	IN_PCRG_LDO_VRF12_HW12_OP_EN,
	IN_PCRG_LDO_VRF12_HW13_OP_EN,
	IN_PCRG_LDO_VRF12_HW14_OP_EN,
	IN_PCRG_LDO_VRF12_SW_OP_EN,
	IN_PCRG_LDO_VRF12_OP_EN SET,
	IN_PCRG_LDO_VRF12_OP_EN CLR,
	IN_PCRG_LDO_VRF12_HW0_OP_CFG,
	IN_PCRG_LDO_VRF12_HW1_OP_CFG,
	IN_PCRG_LDO_VRF12_HW2_OP_CFG,
	IN_PCRG_LDO_VRF12_HW3_OP_CFG,
	IN_PCRG_LDO_VRF12_HW4_OP_CFG,
	IN_PCRG_LDO_VRF12_HW5_OP_CFG,
	IN_PCRG_LDO_VRF12_HW6_OP_CFG,
	IN_PCRG_LDO_VRF12_HW7_OP_CFG,
	IN_PCRG_LDO_VRF12_HW8_OP_CFG,
	IN_PCRG_LDO_VRF12_HW9_OP_CFG,
	IN_PCRG_LDO_VRF12_HW10_OP_CFG,
	IN_PCRG_LDO_VRF12_HW11_OP_CFG,
	IN_PCRG_LDO_VRF12_HW12_OP_CFG,
	IN_PCRG_LDO_VRF12_HW13_OP_CFG,
	IN_PCRG_LDO_VRF12_HW14_OP_CFG,
	IN_PCRG_LDO_VRF12_SW_OP_CFG,
	IN_PCRG_LDO_VRF12_OP_CFG SET,
	IN_PCRG_LDO_VRF12_OP_CFG CLR,
	IN_PCRG_LDO_VEFUSE_EN,
	IN_PCRG_LDO_VEFUSE_LP,
	IN_PCRG_LDO_VEFUSE_STBTD,
	IN_PCRG_LDO_VEFUSE_ULP,
	IN_PCRG_LDO_VEFUSE_OCFB_EN,
	IN_PCRG_LDO_VEFUSE_OC_ ODE,
	IN_PCRG_LDO_VEFUSE_OC_TSEL,
	IN_PCRG_LDO_VEFUSE_DUMMY_LOAD,
	IN_PCRG_LDO_VEFUSE_OP_ ODE,
	IN_PCRG_LDO_VEFUSE_CK_SW_ ODE,
	IN_PCDA_VEFUSE_B_EN,
	IN_PCDACVEFUSE_B_STB,
	IN_PCDACVEFUSE_B_LP,
	IN_PCDACVEFUSE_L_EN,
	IN_PCDACVEFUSE_L_STB,
	IN_PCDACVEFUSE_OCFB_EN,
	IN_PCDACVEFUSE_DUMMY_LOAD,
	IN_PCRG_LDO_VEFUSE_HW0_OP_EN,
	IN_PCRG_LDO_VEFUSE_HW1_OP_EN,
	IN_PCRG_LDO_VEFUSE_HW2_OP_EN,
	IN_PCRG_LDO_VEFUSE_HW3_OP_EN,
	IN_PCRG_LDO_VEFUSE_HW4_OP_EN,
	IN_PCRG_LDO_VEFUSE_HW5_OP_EN,
	IN_PCRG_LDO_VEFUSE_HW6_OP_EN,
	IN_PCRG_LDO_VEFUSE_HW7_OP_EN,
	IN_PCRG_LDO_VEFUSE_HW8_OP_EN,
	IN_PCRG_LDO_VEFUSE_HW9_OP_EN,
	IN_PCRG_LDO_VEFUSE_HW10_OP_EN,
	IN_PCRG_LDO_VEFUSE_HW11_OP_EN,
	IN_PCRG_LDO_VEFUSE_HW12_OP_EN,
	IN_PCRG_LDO_VEFUSE_HW13_OP_EN,
	IN_PCRG_LDO_VEFUSE_HW14_OP_EN,
	IN_PCRG_LDO_VEFUSE_SW_OP_EN,
	IN_PCRG_LDO_VEFUSE_OP_EN SET,
	IN_PCRG_LDO_VEFUSE_OP_EN CLR,
	IN_PCRG_LDO_VEFUSE_HW0_OP_CFG,
	IN_PCRG_LDO_VEFUSE_HW1_OP_CFG,
	IN_PCRG_LDO_VEFUSE_HW2_OP_CFG,
	IN_PCRG_LDO_VEFUSE_HW3_OP_CFG,
	IN_PCRG_LDO_VEFUSE_HW4_OP_CFG,
	IN_PCRG_LDO_VEFUSE_HW5_OP_CFG,
	IN_PCRG_LDO_VEFUSE_HW6_OP_CFG,
	IN_PCRG_LDO_VEFUSE_HW7_OP_CFG,
	IN_PCRG_LDO_VEFUSE_HW8_OP_CFG,
	IN_PCRG_LDO_VEFUSE_HW9_OP_CFG,
	IN_PCRG_LDO_VEFUSE_HW10_OP_CFG,
	IN_PCRG_LDO_VEFUSE_HW11_OP_CFG,
	IN_PCRG_LDO_VEFUSE_HW12_OP_CFG,
	IN_PCRG_LDO_VEFUSE_HW13_OP_CFG,
	IN_PCRG_LDO_VEFUSE_HW14_OP_CFG,
	IN_PCRG_LDO_VEFUSE_SW_OP_CFG,
	IN_PCRG_LDO_VEFUSE_OP_CFG SET,
	IN_PCRG_LDO_VEFUSE_OP_CFG CLR,
	IN_PCRG_LDO_VCN33_1_EN 0,
	IN_PCRG_LDO_VCN33_1_LP,
	IN_PCRG_LDO_VCN33_1_STBTD,
	IN_PCRG_LDO_VCN33_1_ULP,
	IN_PCRG_LDO_VCN33_1_OCFB_EN,
	IN_PCRG_LDO_VCN33_1_OC_ ODE,
	IN_PCRG_LDO_VCN33_1_OC_TSEL,
	IN_PCRG_LDO_VCN33_1_DUMMY_LOAD,
	IN_PCRG_LDO_VCN33_1_OP_ ODE,
	IN_PCRG_LDO_VCN33_1_CK_SW_ ODE,
	IN_PCDA_VCN33_1_B_EN,
	IN_PCDACVCN33_1_B_STB,
	IN_PCDACVCN33_1_B_LP,
	IN_PCDACVCN33_1_L_EN,
	IN_PCDACVCN33_1_L_STB,
	IN_PCDACVCN33_1_OCFB_EN,
	IN_PCDACVCN33_1_DUMMY_LOAD,
	IN_PCRG_LDO_VCN33_1_HW0_OP_EN,
	IN_PCRG_LDO_VCN33_1_HW1_OP_EN,
	IN_PCRG_LDO_VCN33_1_HW2_OP_EN,
	IN_PCRG_LDO_VCN33_1_HW3_OP_EN,
	IN_PCRG_LDO_VCN33_1_HW4_OP_EN,
	IN_PCRG_LDO_VCN33_1_HW5_OP_EN,
	IN_PCRG_LDO_VCN33_1_HW6_OP_EN,
	IN_PCRG_LDO_VCN33_1_HW7_OP_EN,
	IN_PCRG_LDO_VCN33_1_HW8_OP_EN,
	IN_PCRG_LDO_VCN33_1_HW9_OP_EN,
	IN_PCRG_LDO_VCN33_1_HW10_OP_EN,
	IN_PCRG_LDO_VCN33_1_HW11_OP_EN,
	IN_PCRG_LDO_VCN33_1_HW12_OP_EN,
	IN_PCRG_LDO_VCN33_1_HW13_OP_EN,
	IN_PCRG_LDO_VCN33_1_HW14_OP_EN,
	IN_PCRG_LDO_VCN33_1_SW_OP_EN,
	IN_PCRG_LDO_VCN33_1_OP_EN SET,
	IN_PCRG_LDO_VCN33_1_OP_EN CLR,
	IN_PCRG_LDO_VCN33_1_HW0_OP_CFG,
	IN_PCRG_LDO_VCN33_1_HW1_OP_CFG,
	IN_PCRG_LDO_VCN33_1_HW2_OP_CFG,
	IN_PCRG_LDO_VCN33_1_HW3_OP_CFG,
	IN_PCRG_LDO_VCN33_1_HW4_OP_CFG,
	IN_PCRG_LDO_VCN33_1_HW5_OP_CFG,
	IN_PCRG_LDO_VCN33_1_HW6_OP_CFG,
	IN_PCRG_LDO_VCN33_1_HW7_OP_CFG,
	IN_PCRG_LDO_VCN33_1_HW8_OP_CFG,
	IN_PCRG_LDO_VCN33_1_HW9_OP_CFG,
	IN_PCRG_LDO_VCN33_1_HW10_OP_CFG,
	IN_PCRG_LDO_VCN33_1_HW11_OP_CFG,
	IN_PCRG_LDO_VCN33_1_HW12_OP_CFG,
	IN_PCRG_LDO_VCN33_1_HW13_OP_CFG,
	IN_PCRG_LDO_VCN33_1_HW14_OP_CFG,
	IN_PCRG_LDO_VCN33_1_SW_OP_CFG,
	IN_PCRG_LDO_VCN33_1_OP_CFG SET,
	IN_PCRG_LDO_VCN33_1_OP_CFG CLR,
	IN_PCRG_LDO_VCN33_1_EN 1,
	IN_PCLDO_GNR1_ANA_ID,
	IN_PCLDO_GNR1_DIG_ID,
	IN_PCLDO_GNR1_ANA_MINOR REV,
	IN_PCLDO_GNR1_ANA_MAJOR REV,
	IN_PCLDO_GNR1_DIG_MINOR REV,
	IN_PCLDO_GNR1_DIG_MAJOR REV,
	IN_PCLDO_GNR1_DSN CBS,
	IN_PCLDO_GNR1_DSN BIX,
	IN_PCLDO_GNR1_DSN ESP,
	IN_PCLDO_GNR1_DSN FPI,
	IN_PCRG_LDO_VCN33_2_EN 0,
	IN_PCRG_LDO_VCN33_2_LP,
	IN_PCRG_LDO_VCN33_2_STBTD,
	IN_PCRG_LDO_VCN33_2_ULP,
	IN_PCRG_LDO_VCN33_2_OCFB_EN,
	IN_PCRG_LDO_VCN33_2_OC_ ODE,
	IN_PCRG_LDO_VCN33_2_OC_TSEL,
	IN_PCRG_LDO_VCN33_2_DUMMY_LOAD,
	IN_PCRG_LDO_VCN33_2_OP_ ODE,
	IN_PCRG_LDO_VCN33_2_CK_SW_ ODE,
	IN_PCDA_VCN33_2_B_EN,
	IN_PCDACVCN33_2_B_STB,
	IN_PCDACVCN33_2_B_LP,
	IN_PCDACVCN33_2_L_EN,
	IN_PCDACVCN33_2_L_STB,
	IN_PCDACVCN33_2_OCFB_EN,
	IN_PCDACVCN33_2_DUMMY_LOAD,
	IN_PCRG_LDO_VCN33_2_HW0_OP_EN,
	IN_PCRG_LDO_VCN33_2_HW1_OP_EN,
	IN_PCRG_LDO_VCN33_2_HW2_OP_EN,
	IN_PCRG_LDO_VCN33_2_HW3_OP_EN,
	IN_PCRG_LDO_VCN33_2_HW4_OP_EN,
	IN_PCRG_LDO_VCN33_2_HW5_OP_EN,
	IN_PCRG_LDO_VCN33_2_HW6_OP_EN,
	IN_PCRG_LDO_VCN33_2_HW7_OP_EN,
	IN_PCRG_LDO_VCN33_2_HW8_OP_EN,
	IN_PCRG_LDO_VCN33_2_HW9_OP_EN,
	IN_PCRG_LDO_VCN33_2_HW10_OP_EN,
	IN_PCRG_LDO_VCN33_2_HW11_OP_EN,
	IN_PCRG_LDO_VCN33_2_HW12_OP_EN,
	IN_PCRG_LDO_VCN33_2_HW13_OP_EN,
	IN_PCRG_LDO_VCN33_2_HW14_OP_EN,
	IN_PCRG_LDO_VCN33_2_SW_OP_EN,
	IN_PCRG_LDO_VCN33_2_OP_EN SET,
	IN_PCRG_LDO_VCN33_2_OP_EN CLR,
	IN_PCRG_LDO_VCN33_2_HW0_OP_CFG,
	IN_PCRG_LDO_VCN33_2_HW1_OP_CFG,
	IN_PCRG_LDO_VCN33_2_HW2_OP_CFG,
	IN_PCRG_LDO_VCN33_2_HW3_OP_CFG,
	IN_PCRG_LDO_VCN33_2_HW4_OP_CFG,
	IN_PCRG_LDO_VCN33_2_HW5_OP_CFG,
	IN_PCRG_LDO_VCN33_2_HW6_OP_CFG,
	IN_PCRG_LDO_VCN33_2_HW7_OP_CFG,
	IN_PCRG_LDO_VCN33_2_HW8_OP_CFG,
	IN_PCRG_LDO_VCN33_2_HW9_OP_CFG,
	IN_PCRG_LDO_VCN33_2_HW10_OP_CFG,
	IN_PCRG_LDO_VCN33_2_HW11_OP_CFG,
	IN_PCRG_LDO_VCN33_2_HW12_OP_CFG,
	IN_PCRG_LDO_VCN33_2_HW13_OP_CFG,
	IN_PCRG_LDO_VCN33_2_HW14_OP_CFG,
	IN_PCRG_LDO_VCN33_2_SW_OP_CFG,
	IN_PCRG_LDO_VCN33_2_OP_CFG SET,
	IN_PCRG_LDO_VCN33_2_OP_CFG CLR,
	IN_PCRG_LDO_VCN33_2_EN 1,
	IN_PCRG_LDO_VCN13_EN,
	IN_PCRG_LDO_VCN13_LP,
	IN_PCRG_LDO_VCN13_STBTD,
	IN_PCRG_LDO_VCN13_ULP,
	IN_PCRG_LDO_VCN13_OCFB_EN,
	IN_PCRG_LDO_VCN13_OC_ ODE,
	IN_PCRG_LDO_VCN13_OC_TSEL,
	IN_PCRG_LDO_VCN13_DUMMY_LOAD,
	IN_PCRG_LDO_VCN13_OP_ ODE,
	IN_PCRG_LDO_VCN13_CK_SW_ ODE,
	IN_PCDA_VCN13_B_EN,
	IN_PCDACVCN13_B_STB,
	IN_PCDACVCN13_B_LP,
	IN_PCDACVCN13_L_EN,
	IN_PCDACVCN13_L_STB,
	IN_PCDACVCN13_OCFB_EN,
	IN_PCDACVCN13_DUMMY_LOAD,
	IN_PCRG_LDO_VCN13_HW0_OP_EN,
	IN_PCRG_LDO_VCN13_HW1_OP_EN,
	IN_PCRG_LDO_VCN13_HW2_OP_EN,
	IN_PCRG_LDO_VCN13_HW3_OP_EN,
	IN_PCRG_LDO_VCN13_HW4_OP_EN,
	IN_PCRG_LDO_VCN13_HW5_OP_EN,
	IN_PCRG_LDO_VCN13_HW6_OP_EN,
	IN_PCRG_LDO_VCN13_HW7_OP_EN,
	IN_PCRG_LDO_VCN13_HW8_OP_EN,
	IN_PCRG_LDO_VCN13_HW9_OP_EN,
	IN_PCRG_LDO_VCN13_HW10_OP_EN,
	IN_PCRG_LDO_VCN13_HW11_OP_EN,
	IN_PCRG_LDO_VCN13_HW12_OP_EN,
	IN_PCRG_LDO_VCN13_HW13_OP_EN,
	IN_PCRG_LDO_VCN13_HW14_OP_EN,
	IN_PCRG_LDO_VCN13_SW_OP_EN,
	IN_PCRG_LDO_VCN13_OP_EN SET,
	IN_PCRG_LDO_VCN13_OP_EN CLR,
	IN_PCRG_LDO_VCN13_HW0_OP_CFG,
	IN_PCRG_LDO_VCN13_HW1_OP_CFG,
	IN_PCRG_LDO_VCN13_HW2_OP_CFG,
	IN_PCRG_LDO_VCN13_HW3_OP_CFG,
	IN_PCRG_LDO_VCN13_HW4_OP_CFG,
	IN_PCRG_LDO_VCN13_HW5_OP_CFG,
	IN_PCRG_LDO_VCN13_HW6_OP_CFG,
	IN_PCRG_LDO_VCN13_HW7_OP_CFG,
	IN_PCRG_LDO_VCN13_HW8_OP_CFG,
	IN_PCRG_LDO_VCN13_HW9_OP_CFG,
	IN_PCRG_LDO_VCN13_HW10_OP_CFG,
	IN_PCRG_LDO_VCN13_HW11_OP_CFG,
	IN_PCRG_LDO_VCN13_HW12_OP_CFG,
	IN_PCRG_LDO_VCN13_HW13_OP_CFG,
	IN_PCRG_LDO_VCN13_HW14_OP_CFG,
	IN_PCRG_LDO_VCN13_SW_OP_CFG,
	IN_PCRG_LDO_VCN13_OP_CFG SET,
	IN_PCRG_LDO_VCN13_OP_CFG CLR,
	IN_PCRG_LDO_VCN18_EN,
	IN_PCRG_LDO_VCN18_LP,
	IN_PCRG_LDO_VCN18_STBTD,
	IN_PCRG_LDO_VCN18_ULP,
	IN_PCRG_LDO_VCN18_OCFB_EN,
	IN_PCRG_LDO_VCN18_OC_ ODE,
	IN_PCRG_LDO_VCN18_OC_TSEL,
	IN_PCRG_LDO_VCN18_DUMMY_LOAD,
	IN_PCRG_LDO_VCN18_OP_ ODE,
	IN_PCRG_LDO_VCN18_CK_SW_ ODE,
	IN_PCDA_VCN18_B_EN,
	IN_PCDACVCN18_B_STB,
	IN_PCDACVCN18_B_LP,
	IN_PCDACVCN18_L_EN,
	IN_PCDACVCN18_L_STB,
	IN_PCDACVCN18_OCFB_EN,
	IN_PCDACVCN18_DUMMY_LOAD,
	IN_PCRG_LDO_VCN18_HW0_OP_EN,
	IN_PCRG_LDO_VCN18_HW1_OP_EN,
	IN_PCRG_LDO_VCN18_HW2_OP_EN,
	IN_PCRG_LDO_VCN18_HW3_OP_EN,
	IN_PCRG_LDO_VCN18_HW4_OP_EN,
	IN_PCRG_LDO_VCN18_HW5_OP_EN,
	IN_PCRG_LDO_VCN18_HW6_OP_EN,
	IN_PCRG_LDO_VCN18_HW7_OP_EN,
	IN_PCRG_LDO_VCN18_HW8_OP_EN,
	IN_PCRG_LDO_VCN18_HW9_OP_EN,
	IN_PCRG_LDO_VCN18_HW10_OP_EN,
	IN_PCRG_LDO_VCN18_HW11_OP_EN,
	IN_PCRG_LDO_VCN18_HW12_OP_EN,
	IN_PCRG_LDO_VCN18_HW13_OP_EN,
	IN_PCRG_LDO_VCN18_HW14_OP_EN,
	IN_PCRG_LDO_VCN18_SW_OP_EN,
	IN_PCRG_LDO_VCN18_OP_EN SET,
	IN_PCRG_LDO_VCN18_OP_EN CLR,
	IN_PCRG_LDO_VCN18_HW0_OP_CFG,
	IN_PCRG_LDO_VCN18_HW1_OP_CFG,
	IN_PCRG_LDO_VCN18_HW2_OP_CFG,
	IN_PCRG_LDO_VCN18_HW3_OP_CFG,
	IN_PCRG_LDO_VCN18_HW4_OP_CFG,
	IN_PCRG_LDO_VCN18_HW5_OP_CFG,
	IN_PCRG_LDO_VCN18_HW6_OP_CFG,
	IN_PCRG_LDO_VCN18_HW7_OP_CFG,
	IN_PCRG_LDO_VCN18_HW8_OP_CFG,
	IN_PCRG_LDO_VCN18_HW9_OP_CFG,
	IN_PCRG_LDO_VCN18_HW10_OP_CFG,
	IN_PCRG_LDO_VCN18_HW11_OP_CFG,
	IN_PCRG_LDO_VCN18_HW12_OP_CFG,
	IN_PCRG_LDO_VCN18_HW13_OP_CFG,
	IN_PCRG_LDO_VCN18_HW14_OP_CFG,
	IN_PCRG_LDO_VCN18_SW_OP_CFG,
	IN_PCRG_LDO_VCN18_OP_CFG SET,
	IN_PCRG_LDO_VCN18_OP_CFG CLR,
	IN_PCRG_LDO_VA09_EN,
	IN_PCRG_LDO_VA09_LP,
	IN_PCRG_LDO_VA09_STBTD,
	IN_PCRG_LDO_VA09_ULP,
	IN_PCRG_LDO_VA09_OCFB_EN,
	IN_PCRG_LDO_VA09_OC_ ODE,
	IN_PCRG_LDO_VA09_OC_TSEL,
	IN_PCRG_LDO_VA09_DUMMY_LOAD,
	IN_PCRG_LDO_VA09_OP_ ODE,
	IN_PCRG_LDO_VA09_CK_SW_ ODE,
	IN_PCDA_VA09_B_EN,
	IN_PCDACVA09_B_STB,
	IN_PCDACVA09_B_LP,
	IN_PCDACVA09_L_EN,
	IN_PCDACVA09_L_STB,
	IN_PCDACVA09_OCFB_EN,
	IN_PCDACVA09_DUMMY_LOAD,
	IN_PCRG_LDO_VA09_HW0_OP_EN,
	IN_PCRG_LDO_VA09_HW1_OP_EN,
	IN_PCRG_LDO_VA09_HW2_OP_EN,
	IN_PCRG_LDO_VA09_HW3_OP_EN,
	IN_PCRG_LDO_VA09_HW4_OP_EN,
	IN_PCRG_LDO_VA09_HW5_OP_EN,
	IN_PCRG_LDO_VA09_HW6_OP_EN,
	IN_PCRG_LDO_VA09_HW7_OP_EN,
	IN_PCRG_LDO_VA09_HW8_OP_EN,
	IN_PCRG_LDO_VA09_HW9_OP_EN,
	IN_PCRG_LDO_VA09_HW10_OP_EN,
	IN_PCRG_LDO_VA09_HW11_OP_EN,
	IN_PCRG_LDO_VA09_HW12_OP_EN,
	IN_PCRG_LDO_VA09_HW13_OP_EN,
	IN_PCRG_LDO_VA09_HW14_OP_EN,
	IN_PCRG_LDO_VA09_SW_OP_EN,
	IN_PCRG_LDO_VA09_OP_EN SET,
	IN_PCRG_LDO_VA09_OP_EN CLR,
	IN_PCRG_LDO_VA09_HW0_OP_CFG,
	IN_PCRG_LDO_VA09_HW1_OP_CFG,
	IN_PCRG_LDO_VA09_HW2_OP_CFG,
	IN_PCRG_LDO_VA09_HW3_OP_CFG,
	IN_PCRG_LDO_VA09_HW4_OP_CFG,
	IN_PCRG_LDO_VA09_HW5_OP_CFG,
	IN_PCRG_LDO_VA09_HW6_OP_CFG,
	IN_PCRG_LDO_VA09_HW7_OP_CFG,
	IN_PCRG_LDO_VA09_HW8_OP_CFG,
	IN_PCRG_LDO_VA09_HW9_OP_CFG,
	IN_PCRG_LDO_VA09_HW10_OP_CFG,
	IN_PCRG_LDO_VA09_HW11_OP_CFG,
	IN_PCRG_LDO_VA09_HW12_OP_CFG,
	IN_PCRG_LDO_VA09_HW13_OP_CFG,
	IN_PCRG_LDO_VA09_HW14_OP_CFG,
	IN_PCRG_LDO_VA09_SW_OP_CFG,
	IN_PCRG_LDO_VA09_OP_CFG SET,
	IN_PCRG_LDO_VA09_OP_CFG CLR,
	IN_PCRG_LDO_VCAMIO_EN,
	IN_PCRG_LDO_VCAMIO_LP,
	IN_PCRG_LDO_VCAMIO_STBTD,
	IN_PCRG_LDO_VCAMIO_ULP,
	IN_PCRG_LDO_VCAMIO_OCFB_EN,
	IN_PCRG_LDO_VCAMIO_OC_ ODE,
	IN_PCRG_LDO_VCAMIO_OC_TSEL,
	IN_PCRG_LDO_VCAMIO_DUMMY_LOAD,
	IN_PCRG_LDO_VCAMIO_OP_ ODE,
	IN_PCRG_LDO_VCAMIO_CK_SW_ ODE,
	IN_PCDA_VCAMIO_B_EN,
	IN_PCDACVCAMIO_B_STB,
	IN_PCDACVCAMIO_B_LP,
	IN_PCDACVCAMIO_L_EN,
	IN_PCDACVCAMIO_L_STB,
	IN_PCDACVCAMIO_OCFB_EN,
	IN_PCDACVCAMIO_DUMMY_LOAD,
	IN_PCRG_LDO_VCAMIO_HW0_OP_EN,
	IN_PCRG_LDO_VCAMIO_HW1_OP_EN,
	IN_PCRG_LDO_VCAMIO_HW2_OP_EN,
	IN_PCRG_LDO_VCAMIO_HW3_OP_EN,
	IN_PCRG_LDO_VCAMIO_HW4_OP_EN,
	IN_PCRG_LDO_VCAMIO_HW5_OP_EN,
	IN_PCRG_LDO_VCAMIO_HW6_OP_EN,
	IN_PCRG_LDO_VCAMIO_HW7_OP_EN,
	IN_PCRG_LDO_VCAMIO_HW8_OP_EN,
	IN_PCRG_LDO_VCAMIO_HW9_OP_EN,
	IN_PCRG_LDO_VCAMIO_HW10_OP_EN,
	IN_PCRG_LDO_VCAMIO_HW11_OP_EN,
	IN_PCRG_LDO_VCAMIO_HW12_OP_EN,
	IN_PCRG_LDO_VCAMIO_HW13_OP_EN,
	IN_PCRG_LDO_VCAMIO_HW14_OP_EN,
	IN_PCRG_LDO_VCAMIO_SW_OP_EN,
	IN_PCRG_LDO_VCAMIO_OP_EN SET,
	IN_PCRG_LDO_VCAMIO_OP_EN CLR,
	IN_PCRG_LDO_VCAMIO_HW0_OP_CFG,
	IN_PCRG_LDO_VCAMIO_HW1_OP_CFG,
	IN_PCRG_LDO_VCAMIO_HW2_OP_CFG,
	IN_PCRG_LDO_VCAMIO_HW3_OP_CFG,
	IN_PCRG_LDO_VCAMIO_HW4_OP_CFG,
	IN_PCRG_LDO_VCAMIO_HW5_OP_CFG,
	IN_PCRG_LDO_VCAMIO_HW6_OP_CFG,
	IN_PCRG_LDO_VCAMIO_HW7_OP_CFG,
	IN_PCRG_LDO_VCAMIO_HW8_OP_CFG,
	IN_PCRG_LDO_VCAMIO_HW9_OP_CFG,
	IN_PCRG_LDO_VCAMIO_HW10_OP_CFG,
	IN_PCRG_LDO_VCAMIO_HW11_OP_CFG,
	IN_PCRG_LDO_VCAMIO_HW12_OP_CFG,
	IN_PCRG_LDO_VCAMIO_HW13_OP_CFG,
	IN_PCRG_LDO_VCAMIO_HW14_OP_CFG,
	IN_PCRG_LDO_VCAMIO_SW_OP_CFG,
	IN_PCRG_LDO_VCAMIO_OP_CFG SET,
	IN_PCRG_LDO_VCAMIO_OP_CFG CLR,
	IN_PCRG_LDO_VA12_EN,
	IN_PCRG_LDO_VA12_LP,
	IN_PCRG_LDO_VA12_STBTD,
	IN_PCRG_LDO_VA12_ULP,
	IN_PCRG_LDO_VA12_OCFB_EN,
	IN_PCRG_LDO_VA12_OC_ ODE,
	IN_PCRG_LDO_VA12_OC_TSEL,
	IN_PCRG_LDO_VA12_DUMMY_LOAD,
	IN_PCRG_LDO_VA12_OP_ ODE,
	IN_PCRG_LDO_VA12_CK_SW_ ODE,
	IN_PCDA_VA12_B_EN,
	IN_PCDACVA12_B_STB,
	IN_PCDACVA12_B_LP,
	IN_PCDACVA12_L_EN,
	IN_PCDACVA12_L_STB,
	IN_PCDACVA12_OCFB_EN,
	IN_PCDACVA12_DUMMY_LOAD,
	IN_PCRG_LDO_VA12_HW0_OP_EN,
	IN_PCRG_LDO_VA12_HW1_OP_EN,
	IN_PCRG_LDO_VA12_HW2_OP_EN,
	IN_PCRG_LDO_VA12_HW3_OP_EN,
	IN_PCRG_LDO_VA12_HW4_OP_EN,
	IN_PCRG_LDO_VA12_HW5_OP_EN,
	IN_PCRG_LDO_VA12_HW6_OP_EN,
	IN_PCRG_LDO_VA12_HW7_OP_EN,
	IN_PCRG_LDO_VA12_HW8_OP_EN,
	IN_PCRG_LDO_VA12_HW9_OP_EN,
	IN_PCRG_LDO_VA12_HW10_OP_EN,
	IN_PCRG_LDO_VA12_HW11_OP_EN,
	IN_PCRG_LDO_VA12_HW12_OP_EN,
	IN_PCRG_LDO_VA12_HW13_OP_EN,
	IN_PCRG_LDO_VA12_HW14_OP_EN,
	IN_PCRG_LDO_VA12_SW_OP_EN,
	IN_PCRG_LDO_VA12_OP_EN SET,
	IN_PCRG_LDO_VA12_OP_EN CLR,
	IN_PCRG_LDO_VA12_HW0_OP_CFG,
	IN_PCRG_LDO_VA12_HW1_OP_CFG,
	IN_PCRG_LDO_VA12_HW2_OP_CFG,
	IN_PCRG_LDO_VA12_HW3_OP_CFG,
	IN_PCRG_LDO_VA12_HW4_OP_CFG,
	IN_PCRG_LDO_VA12_HW5_OP_CFG,
	IN_PCRG_LDO_VA12_HW6_OP_CFG,
	IN_PCRG_LDO_VA12_HW7_OP_CFG,
	IN_PCRG_LDO_VA12_HW8_OP_CFG,
	IN_PCRG_LDO_VA12_HW9_OP_CFG,
	IN_PCRG_LDO_VA12_HW10_OP_CFG,
	IN_PCRG_LDO_VA12_HW11_OP_CFG,
	IN_PCRG_LDO_VA12_HW12_OP_CFG,
	IN_PCRG_LDO_VA12_HW13_OP_CFG,
	IN_PCRG_LDO_VA12_HW14_OP_CFG,
	IN_PCRG_LDO_VA12_SW_OP_CFG,
	IN_PCRG_LDO_VA12_OP_CFG SET,
	IN_PCRG_LDO_VA12_OP_CFG CLR,
	IN_PCLDO_GNR2_ANA_ID,
	IN_PCLDO_GNR2_DIG_ID,
	IN_PCLDO_GNR2_ANA_MINOR REV,
	IN_PCLDO_GNR2_ANA_MAJOR REV,
	IN_PCLDO_GNR2_DIG_MINOR REV,
	IN_PCLDO_GNR2_DIG_MAJOR REV,
	IN_PCLDO_GNR2_DSN CBS,
	IN_PCLDO_GNR2_DSN BIX,
	IN_PCLDO_GNR2_DSN ESP,
	IN_PCLDO_GNR2_DSN FPI,
	IN_PCRG_LDO_VAUX18_EN,
	IN_PCRG_LDO_VAUX18_LP,
	IN_PCRG_LDO_VAUX18_STBTD,
	IN_PCRG_LDO_VAUX18_ULP,
	IN_PCRG_LDO_VAUX18_OCFB_EN,
	IN_PCRG_LDO_VAUX18_OC_ ODE,
	IN_PCRG_LDO_VAUX18_OC_TSEL,
	IN_PCRG_LDO_VAUX18_DUMMY_LOAD,
	IN_PCRG_LDO_VAUX18_OP_ ODE,
	IN_PCRG_LDO_VAUX18_CK_SW_ ODE,
	IN_PCDA_VAUX18_B_EN,
	IN_PCDACVAUX18_B_STB,
	IN_PCDACVAUX18_B_LP,
	IN_PCDACVAUX18_L_EN,
	IN_PCDACVAUX18_L_STB,
	IN_PCDACVAUX18_OCFB_EN,
	IN_PCDACVAUX18_DUMMY_LOAD,
	IN_PCRG_LDO_VAUX18_HW0_OP_EN,
	IN_PCRG_LDO_VAUX18_HW1_OP_EN,
	IN_PCRG_LDO_VAUX18_HW2_OP_EN,
	IN_PCRG_LDO_VAUX18_HW3_OP_EN,
	IN_PCRG_LDO_VAUX18_HW4_OP_EN,
	IN_PCRG_LDO_VAUX18_HW5_OP_EN,
	IN_PCRG_LDO_VAUX18_HW6_OP_EN,
	IN_PCRG_LDO_VAUX18_HW7_OP_EN,
	IN_PCRG_LDO_VAUX18_HW8_OP_EN,
	IN_PCRG_LDO_VAUX18_HW9_OP_EN,
	IN_PCRG_LDO_VAUX18_HW10_OP_EN,
	IN_PCRG_LDO_VAUX18_HW11_OP_EN,
	IN_PCRG_LDO_VAUX18_HW12_OP_EN,
	IN_PCRG_LDO_VAUX18_HW13_OP_EN,
	IN_PCRG_LDO_VAUX18_HW14_OP_EN,
	IN_PCRG_LDO_VAUX18_SW_OP_EN,
	IN_PCRG_LDO_VAUX18_OP_EN SET,
	IN_PCRG_LDO_VAUX18_OP_EN CLR,
	IN_PCRG_LDO_VAUX18_HW0_OP_CFG,
	IN_PCRG_LDO_VAUX18_HW1_OP_CFG,
	IN_PCRG_LDO_VAUX18_HW2_OP_CFG,
	IN_PCRG_LDO_VAUX18_HW3_OP_CFG,
	IN_PCRG_LDO_VAUX18_HW4_OP_CFG,
	IN_PCRG_LDO_VAUX18_HW5_OP_CFG,
	IN_PCRG_LDO_VAUX18_HW6_OP_CFG,
	IN_PCRG_LDO_VAUX18_HW7_OP_CFG,
	IN_PCRG_LDO_VAUX18_HW8_OP_CFG,
	IN_PCRG_LDO_VAUX18_HW9_OP_CFG,
	IN_PCRG_LDO_VAUX18_HW10_OP_CFG,
	IN_PCRG_LDO_VAUX18_HW11_OP_CFG,
	IN_PCRG_LDO_VAUX18_HW12_OP_CFG,
	IN_PCRG_LDO_VAUX18_HW13_OP_CFG,
	IN_PCRG_LDO_VAUX18_HW14_OP_CFG,
	IN_PCRG_LDO_VAUX18_SW_OP_CFG,
	IN_PCRG_LDO_VAUX18_OP_CFG SET,
	IN_PCRG_LDO_VAUX18_OP_CFG CLR,
	IN_PCRG_LDO_VAUD18_EN,
	IN_PCRG_LDO_VAUD18_LP,
	IN_PCRG_LDO_VAUD18_STBTD,
	IN_PCRG_LDO_VAUD18_ULP,
	IN_PCRG_LDO_VAUD18_OCFB_EN,
	IN_PCRG_LDO_VAUD18_OC_ ODE,
	IN_PCRG_LDO_VAUD18_OC_TSEL,
	IN_PCRG_LDO_VAUD18_DUMMY_LOAD,
	IN_PCRG_LDO_VAUD18_OP_ ODE,
	IN_PCRG_LDO_VAUD18_CK_SW_ ODE,
	IN_PCDA_VAUD18_B_EN,
	IN_PCDACVAUD18_B_STB,
	IN_PCDACVAUD18_B_LP,
	IN_PCDACVAUD18_L_EN,
	IN_PCDACVAUD18_L_STB,
	IN_PCDACVAUD18_OCFB_EN,
	IN_PCDACVAUD18_DUMMY_LOAD,
	IN_PCRG_LDO_VAUD18_HW0_OP_EN,
	IN_PCRG_LDO_VAUD18_HW1_OP_EN,
	IN_PCRG_LDO_VAUD18_HW2_OP_EN,
	IN_PCRG_LDO_VAUD18_HW3_OP_EN,
	IN_PCRG_LDO_VAUD18_HW4_OP_EN,
	IN_PCRG_LDO_VAUD18_HW5_OP_EN,
	IN_PCRG_LDO_VAUD18_HW6_OP_EN,
	IN_PCRG_LDO_VAUD18_HW7_OP_EN,
	IN_PCRG_LDO_VAUD18_HW8_OP_EN,
	IN_PCRG_LDO_VAUD18_HW9_OP_EN,
	IN_PCRG_LDO_VAUD18_HW10_OP_EN,
	IN_PCRG_LDO_VAUD18_HW11_OP_EN,
	IN_PCRG_LDO_VAUD18_HW12_OP_EN,
	IN_PCRG_LDO_VAUD18_HW13_OP_EN,
	IN_PCRG_LDO_VAUD18_HW14_OP_EN,
	IN_PCRG_LDO_VAUD18_SW_OP_EN,
	IN_PCRG_LDO_VAUD18_OP_EN SET,
	IN_PCRG_LDO_VAUD18_OP_EN CLR,
	IN_PCRG_LDO_VAUD18_HW0_OP_CFG,
	IN_PCRG_LDO_VAUD18_HW1_OP_CFG,
	IN_PCRG_LDO_VAUD18_HW2_OP_CFG,
	IN_PCRG_LDO_VAUD18_HW3_OP_CFG,
	IN_PCRG_LDO_VAUD18_HW4_OP_CFG,
	IN_PCRG_LDO_VAUD18_HW5_OP_CFG,
	IN_PCRG_LDO_VAUD18_HW6_OP_CFG,
	IN_PCRG_LDO_VAUD18_HW7_OP_CFG,
	IN_PCRG_LDO_VAUD18_HW8_OP_CFG,
	IN_PCRG_LDO_VAUD18_HW9_OP_CFG,
	IN_PCRG_LDO_VAUD18_HW10_OP_CFG,
	IN_PCRG_LDO_VAUD18_HW11_OP_CFG,
	IN_PCRG_LDO_VAUD18_HW12_OP_CFG,
	IN_PCRG_LDO_VAUD18_HW13_OP_CFG,
	IN_PCRG_LDO_VAUD18_HW14_OP_CFG,
	IN_PCRG_LDO_VAUD18_SW_OP_CFG,
	IN_PCRG_LDO_VAUD18_OP_CFG SET,
	IN_PCRG_LDO_VAUD18_OP_CFG CLR,
	IN_PCRG_LDO_VIO18_EN,
	IN_PCRG_LDO_VIO18_LP,
	IN_PCRG_LDO_VIO18_STBTD,
	IN_PCRG_LDO_VIO18_ULP,
	IN_PCRG_LDO_VIO18_OCFB_EN,
	IN_PCRG_LDO_VIO18_OC_ ODE,
	IN_PCRG_LDO_VIO18_OC_TSEL,
	IN_PCRG_LDO_VIO18_DUMMY_LOAD,
	IN_PCRG_LDO_VIO18_OP_ ODE,
	IN_PCRG_LDO_VIO18_CK_SW_ ODE,
	IN_PCDA_VIO18_B_EN,
	IN_PCDACVIO18_B_STB,
	IN_PCDACVIO18_B_LP,
	IN_PCDACVIO18_L_EN,
	IN_PCDACVIO18_L_STB,
	IN_PCDACVIO18_OCFB_EN,
	IN_PCDACVIO18_DUMMY_LOAD,
	IN_PCRG_LDO_VIO18_HW0_OP_EN,
	IN_PCRG_LDO_VIO18_HW1_OP_EN,
	IN_PCRG_LDO_VIO18_HW2_OP_EN,
	IN_PCRG_LDO_VIO18_HW3_OP_EN,
	IN_PCRG_LDO_VIO18_HW4_OP_EN,
	IN_PCRG_LDO_VIO18_HW5_OP_EN,
	IN_PCRG_LDO_VIO18_HW6_OP_EN,
	IN_PCRG_LDO_VIO18_HW7_OP_EN,
	IN_PCRG_LDO_VIO18_HW8_OP_EN,
	IN_PCRG_LDO_VIO18_HW9_OP_EN,
	IN_PCRG_LDO_VIO18_HW10_OP_EN,
	IN_PCRG_LDO_VIO18_HW11_OP_EN,
	IN_PCRG_LDO_VIO18_HW12_OP_EN,
	IN_PCRG_LDO_VIO18_HW13_OP_EN,
	IN_PCRG_LDO_VIO18_HW14_OP_EN,
	IN_PCRG_LDO_VIO18_SW_OP_EN,
	IN_PCRG_LDO_VIO18_OP_EN SET,
	IN_PCRG_LDO_VIO18_OP_EN CLR,
	IN_PCRG_LDO_VIO18_HW0_OP_CFG,
	IN_PCRG_LDO_VIO18_HW1_OP_CFG,
	IN_PCRG_LDO_VIO18_HW2_OP_CFG,
	IN_PCRG_LDO_VIO18_HW3_OP_CFG,
	IN_PCRG_LDO_VIO18_HW4_OP_CFG,
	IN_PCRG_LDO_VIO18_HW5_OP_CFG,
	IN_PCRG_LDO_VIO18_HW6_OP_CFG,
	IN_PCRG_LDO_VIO18_HW7_OP_CFG,
	IN_PCRG_LDO_VIO18_HW8_OP_CFG,
	IN_PCRG_LDO_VIO18_HW9_OP_CFG,
	IN_PCRG_LDO_VIO18_HW10_OP_CFG,
	IN_PCRG_LDO_VIO18_HW11_OP_CFG,
	IN_PCRG_LDO_VIO18_HW12_OP_CFG,
	IN_PCRG_LDO_VIO18_HW13_OP_CFG,
	IN_PCRG_LDO_VIO18_HW14_OP_CFG,
	IN_PCRG_LDO_VIO18_SW_OP_CFG,
	IN_PCRG_LDO_VIO18_OP_CFG SET,
	IN_PCRG_LDO_VIO18_OP_CFG CLR,
	IN_PCRG_LDO_VEMC_EN,
	IN_PCRG_LDO_VEMC_LP,
	IN_PCRG_LDO_VEMC_STBTD,
	IN_PCRG_LDO_VEMC_ULP,
	IN_PCRG_LDO_VEMC_OCFB_EN,
	IN_PCRG_LDO_VEMC_OC_ ODE,
	IN_PCRG_LDO_VEMC_OC_TSEL,
	IN_PCRG_LDO_VEMC_DUMMY_LOAD,
	IN_PCRG_LDO_VEMC_OP_ ODE,
	IN_PCRG_LDO_VEMC_CK_SW_ ODE,
	IN_PCDA_VEMC_B_EN,
	IN_PCDACVEMC_B_STB,
	IN_PCDACVEMC_B_LP,
	IN_PCDACVEMC_L_EN,
	IN_PCDACVEMC_L_STB,
	IN_PCDACVEMC_OCFB_EN,
	IN_PCDACVEMC_DUMMY_LOAD,
	IN_PCRG_LDO_VEMC_HW0_OP_EN,
	IN_PCRG_LDO_VEMC_HW1_OP_EN,
	IN_PCRG_LDO_VEMC_HW2_OP_EN,
	IN_PCRG_LDO_VEMC_HW3_OP_EN,
	IN_PCRG_LDO_VEMC_HW4_OP_EN,
	IN_PCRG_LDO_VEMC_HW5_OP_EN,
	IN_PCRG_LDO_VEMC_HW6_OP_EN,
	IN_PCRG_LDO_VEMC_HW7_OP_EN,
	IN_PCRG_LDO_VEMC_HW8_OP_EN,
	IN_PCRG_LDO_VEMC_HW9_OP_EN,
	IN_PCRG_LDO_VEMC_HW10_OP_EN,
	IN_PCRG_LDO_VEMC_HW11_OP_EN,
	IN_PCRG_LDO_VEMC_HW12_OP_EN,
	IN_PCRG_LDO_VEMC_HW13_OP_EN,
	IN_PCRG_LDO_VEMC_HW14_OP_EN,
	IN_PCRG_LDO_VEMC_SW_OP_EN,
	IN_PCRG_LDO_VEMC_OP_EN SET,
	IN_PCRG_LDO_VEMC_OP_EN CLR,
	IN_PCRG_LDO_VEMC_HW0_OP_CFG,
	IN_PCRG_LDO_VEMC_HW1_OP_CFG,
	IN_PCRG_LDO_VEMC_HW2_OP_CFG,
	IN_PCRG_LDO_VEMC_HW3_OP_CFG,
	IN_PCRG_LDO_VEMC_HW4_OP_CFG,
	IN_PCRG_LDO_VEMC_HW5_OP_CFG,
	IN_PCRG_LDO_VEMC_HW6_OP_CFG,
	IN_PCRG_LDO_VEMC_HW7_OP_CFG,
	IN_PCRG_LDO_VEMC_HW8_OP_CFG,
	IN_PCRG_LDO_VEMC_HW9_OP_CFG,
	IN_PCRG_LDO_VEMC_HW10_OP_CFG,
	IN_PCRG_LDO_VEMC_HW11_OP_CFG,
	IN_PCRG_LDO_VEMC_HW12_OP_CFG,
	IN_PCRG_LDO_VEMC_HW13_OP_CFG,
	IN_PCRG_LDO_VEMC_HW14_OP_CFG,
	IN_PCRG_LDO_VEMC_SW_OP_CFG,
	IN_PCRG_LDO_VEMC_OP_CFG SET,
	IN_PCRG_LDO_VEMC_OP_CFG CLR,
	IN_PCRG_LDO_VSIM1_EN,
	IN_PCRG_LDO_VSIM1_LP,
	IN_PCRG_LDO_VSIM1_STBTD,
	IN_PCRG_LDO_VSIM1_ULP,
	IN_PCRG_LDO_VSIM1_OCFB_EN,
	IN_PCRG_LDO_VSIM1_OC_ ODE,
	IN_PCRG_LDO_VSIM1_OC_TSEL,
	IN_PCRG_LDO_VSIM1_DUMMY_LOAD,
	IN_PCRG_LDO_VSIM1_OP_ ODE,
	IN_PCRG_LDO_VSIM1_CK_SW_ ODE,
	IN_PCDA_VSIM1_B_EN,
	IN_PCDACVSIM1_B_STB,
	IN_PCDACVSIM1_B_LP,
	IN_PCDACVSIM1_L_EN,
	IN_PCDACVSIM1_L_STB,
	IN_PCDACVSIM1_OCFB_EN,
	IN_PCDACVSIM1_DUMMY_LOAD,
	IN_PCRG_LDO_VSIM1_HW0_OP_EN,
	IN_PCRG_LDO_VSIM1_HW1_OP_EN,
	IN_PCRG_LDO_VSIM1_HW2_OP_EN,
	IN_PCRG_LDO_VSIM1_HW3_OP_EN,
	IN_PCRG_LDO_VSIM1_HW4_OP_EN,
	IN_PCRG_LDO_VSIM1_HW5_OP_EN,
	IN_PCRG_LDO_VSIM1_HW6_OP_EN,
	IN_PCRG_LDO_VSIM1_HW7_OP_EN,
	IN_PCRG_LDO_VSIM1_HW8_OP_EN,
	IN_PCRG_LDO_VSIM1_HW9_OP_EN,
	IN_PCRG_LDO_VSIM1_HW10_OP_EN,
	IN_PCRG_LDO_VSIM1_HW11_OP_EN,
	IN_PCRG_LDO_VSIM1_HW12_OP_EN,
	IN_PCRG_LDO_VSIM1_HW13_OP_EN,
	IN_PCRG_LDO_VSIM1_HW14_OP_EN,
	IN_PCRG_LDO_VSIM1_SW_OP_EN,
	IN_PCRG_LDO_VSIM1_OP_EN SET,
	IN_PCRG_LDO_VSIM1_OP_EN CLR,
	IN_PCRG_LDO_VSIM1_HW0_OP_CFG,
	IN_PCRG_LDO_VSIM1_HW1_OP_CFG,
	IN_PCRG_LDO_VSIM1_HW2_OP_CFG,
	IN_PCRG_LDO_VSIM1_HW3_OP_CFG,
	IN_PCRG_LDO_VSIM1_HW4_OP_CFG,
	IN_PCRG_LDO_VSIM1_HW5_OP_CFG,
	IN_PCRG_LDO_VSIM1_HW6_OP_CFG,
	IN_PCRG_LDO_VSIM1_HW7_OP_CFG,
	IN_PCRG_LDO_VSIM1_HW8_OP_CFG,
	IN_PCRG_LDO_VSIM1_HW9_OP_CFG,
	IN_PCRG_LDO_VSIM1_HW10_OP_CFG,
	IN_PCRG_LDO_VSIM1_HW11_OP_CFG,
	IN_PCRG_LDO_VSIM1_HW12_OP_CFG,
	IN_PCRG_LDO_VSIM1_HW13_OP_CFG,
	IN_PCRG_LDO_VSIM1_HW14_OP_CFG,
	IN_PCRG_LDO_VSIM1_SW_OP_CFG,
	IN_PCRG_LDO_VSIM1_OP_CFG SET,
	IN_PCRG_LDO_VSIM1_OP_CFG CLR,
	IN_PCRG_LDO_VSIM2_EN,
	IN_PCRG_LDO_VSIM2_LP,
	IN_PCRG_LDO_VSIM2_STBTD,
	IN_PCRG_LDO_VSIM2_ULP,
	IN_PCRG_LDO_VSIM2_OCFB_EN,
	IN_PCRG_LDO_VSIM2_OC_ ODE,
	IN_PCRG_LDO_VSIM2_OC_TSEL,
	IN_PCRG_LDO_VSIM2_DUMMY_LOAD,
	IN_PCRG_LDO_VSIM2_OP_ ODE,
	IN_PCRG_LDO_VSIM2_CK_SW_ ODE,
	IN_PCDA_VSIM2_B_EN,
	IN_PCDACVSIM2_B_STB,
	IN_PCDACVSIM2_B_LP,
	IN_PCDACVSIM2_L_EN,
	IN_PCDACVSIM2_L_STB,
	IN_PCDACVSIM2_OCFB_EN,
	IN_PCDACVSIM2_DUMMY_LOAD,
	IN_PCRG_LDO_VSIM2_HW0_OP_EN,
	IN_PCRG_LDO_VSIM2_HW1_OP_EN,
	IN_PCRG_LDO_VSIM2_HW2_OP_EN,
	IN_PCRG_LDO_VSIM2_HW3_OP_EN,
	IN_PCRG_LDO_VSIM2_HW4_OP_EN,
	IN_PCRG_LDO_VSIM2_HW5_OP_EN,
	IN_PCRG_LDO_VSIM2_HW6_OP_EN,
	IN_PCRG_LDO_VSIM2_HW7_OP_EN,
	IN_PCRG_LDO_VSIM2_HW8_OP_EN,
	IN_PCRG_LDO_VSIM2_HW9_OP_EN,
	IN_PCRG_LDO_VSIM2_HW10_OP_EN,
	IN_PCRG_LDO_VSIM2_HW11_OP_EN,
	IN_PCRG_LDO_VSIM2_HW12_OP_EN,
	IN_PCRG_LDO_VSIM2_HW13_OP_EN,
	IN_PCRG_LDO_VSIM2_HW14_OP_EN,
	IN_PCRG_LDO_VSIM2_SW_OP_EN,
	IN_PCRG_LDO_VSIM2_OP_EN SET,
	IN_PCRG_LDO_VSIM2_OP_EN CLR,
	IN_PCRG_LDO_VSIM2_HW0_OP_CFG,
	IN_PCRG_LDO_VSIM2_HW1_OP_CFG,
	IN_PCRG_LDO_VSIM2_HW2_OP_CFG,
	IN_PCRG_LDO_VSIM2_HW3_OP_CFG,
	IN_PCRG_LDO_VSIM2_HW4_OP_CFG,
	IN_PCRG_LDO_VSIM2_HW5_OP_CFG,
	IN_PCRG_LDO_VSIM2_HW6_OP_CFG,
	IN_PCRG_LDO_VSIM2_HW7_OP_CFG,
	IN_PCRG_LDO_VSIM2_HW8_OP_CFG,
	IN_PCRG_LDO_VSIM2_HW9_OP_CFG,
	IN_PCRG_LDO_VSIM2_HW10_OP_CFG,
	IN_PCRG_LDO_VSIM2_HW11_OP_CFG,
	IN_PCRG_LDO_VSIM2_HW12_OP_CFG,
	IN_PCRG_LDO_VSIM2_HW13_OP_CFG,
	IN_PCRG_LDO_VSIM2_HW14_OP_CFG,
	IN_PCRG_LDO_VSIM2_SW_OP_CFG,
	IN_PCRG_LDO_VSIM2_OP_CFG SET,
	IN_PCRG_LDO_VSIM2_OP_CFG CLR,
	IN_PCLDO_GNR3_ANA_ID,
	IN_PCLDO_GNR3_DIG_ID,
	IN_PCLDO_GNR3_ANA_MINOR REV,
	IN_PCLDO_GNR3_ANA_MAJOR REV,
	IN_PCLDO_GNR3_DIG_MINOR REV,
	IN_PCLDO_GNR3_DIG_MAJOR REV,
	IN_PCLDO_GNR3_DSN CBS,
	IN_PCLDO_GNR3_DSN BIX,
	IN_PCLDO_GNR3_DSN ESP,
	IN_PCLDO_GNR3_DSN FPI,
	IN_PCRG_LDO_VUSB_EN 0,
	IN_PCRG_LDO_VUSB_LP,
	IN_PCRG_LDO_VUSB_STBTD,
	IN_PCRG_LDO_VUSB_ULP,
	IN_PCRG_LDO_VUSB_OCFB_EN,
	IN_PCRG_LDO_VUSB_OC_ ODE,
	IN_PCRG_LDO_VUSB_OC_TSEL,
	IN_PCRG_LDO_VUSB_DUMMY_LOAD,
	IN_PCRG_LDO_VUSB_OP_ ODE,
	IN_PCRG_LDO_VUSB_CK_SW_ ODE,
	IN_PCDA_VUSB_B_EN,
	IN_PCDACVUSB_B_STB,
	IN_PCDACVUSB_B_LP,
	IN_PCDACVUSB_L_EN,
	IN_PCDACVUSB_L_STB,
	IN_PCDACVUSB_OCFB_EN,
	IN_PCDACVUSB_DUMMY_LOAD,
	IN_PCRG_LDO_VUSB_HW0_OP_EN,
	IN_PCRG_LDO_VUSB_HW1_OP_EN,
	IN_PCRG_LDO_VUSB_HW2_OP_EN,
	IN_PCRG_LDO_VUSB_HW3_OP_EN,
	IN_PCRG_LDO_VUSB_HW4_OP_EN,
	IN_PCRG_LDO_VUSB_HW5_OP_EN,
	IN_PCRG_LDO_VUSB_HW6_OP_EN,
	IN_PCRG_LDO_VUSB_HW7_OP_EN,
	IN_PCRG_LDO_VUSB_HW8_OP_EN,
	IN_PCRG_LDO_VUSB_HW9_OP_EN,
	IN_PCRG_LDO_VUSB_HW10_OP_EN,
	IN_PCRG_LDO_VUSB_HW11_OP_EN,
	IN_PCRG_LDO_VUSB_HW12_OP_EN,
	IN_PCRG_LDO_VUSB_HW13_OP_EN,
	IN_PCRG_LDO_VUSB_HW14_OP_EN,
	IN_PCRG_LDO_VUSB_SW_OP_EN,
	IN_PCRG_LDO_VUSB_OP_EN SET,
	IN_PCRG_LDO_VUSB_OP_EN CLR,
	IN_PCRG_LDO_VUSB_HW0_OP_CFG,
	IN_PCRG_LDO_VUSB_HW1_OP_CFG,
	IN_PCRG_LDO_VUSB_HW2_OP_CFG,
	IN_PCRG_LDO_VUSB_HW3_OP_CFG,
	IN_PCRG_LDO_VUSB_HW4_OP_CFG,
	IN_PCRG_LDO_VUSB_HW5_OP_CFG,
	IN_PCRG_LDO_VUSB_HW6_OP_CFG,
	IN_PCRG_LDO_VUSB_HW7_OP_CFG,
	IN_PCRG_LDO_VUSB_HW8_OP_CFG,
	IN_PCRG_LDO_VUSB_HW9_OP_CFG,
	IN_PCRG_LDO_VUSB_HW10_OP_CFG,
	IN_PCRG_LDO_VUSB_HW11_OP_CFG,
	IN_PCRG_LDO_VUSB_HW12_OP_CFG,
	IN_PCRG_LDO_VUSB_HW13_OP_CFG,
	IN_PCRG_LDO_VUSB_HW14_OP_CFG,
	IN_PCRG_LDO_VUSB_SW_OP_CFG,
	IN_PCRG_LDO_VUSB_OP_CFG SET,
	IN_PCRG_LDO_VUSB_OP_CFG CLR,
	IN_PCRG_LDO_VUSB_EN 1,
	IN_PCRG_LDO_VRFCK_EN,
	IN_PCRG_LDO_VRFCK_LP,
	IN_PCRG_LDO_VRFCK_STBTD,
	IN_PCRG_LDO_VRFCK_ULP,
	IN_PCRG_LDO_VRFCK_OCFB_EN,
	IN_PCRG_LDO_VRFCK_OC_ ODE,
	IN_PCRG_LDO_VRFCK_OC_TSEL,
	IN_PCRG_LDO_VRFCK_DUMMY_LOAD,
	IN_PCRG_LDO_VRFCK_OP_ ODE,
	IN_PCRG_LDO_VRFCK_CK_SW_ ODE,
	IN_PCDA_VRFCK_B_EN,
	IN_PCDACVRFCK_B_STB,
	IN_PCDACVRFCK_B_LP,
	IN_PCDACVRFCK_L_EN,
	IN_PCDACVRFCK_L_STB,
	IN_PCDACVRFCK_OCFB_EN,
	IN_PCDACVRFCK_DUMMY_LOAD,
	IN_PCRG_LDO_VRFCK_HW0_OP_EN,
	IN_PCRG_LDO_VRFCK_HW1_OP_EN,
	IN_PCRG_LDO_VRFCK_HW2_OP_EN,
	IN_PCRG_LDO_VRFCK_HW3_OP_EN,
	IN_PCRG_LDO_VRFCK_HW4_OP_EN,
	IN_PCRG_LDO_VRFCK_HW5_OP_EN,
	IN_PCRG_LDO_VRFCK_HW6_OP_EN,
	IN_PCRG_LDO_VRFCK_HW7_OP_EN,
	IN_PCRG_LDO_VRFCK_HW8_OP_EN,
	IN_PCRG_LDO_VRFCK_HW9_OP_EN,
	IN_PCRG_LDO_VRFCK_HW10_OP_EN,
	IN_PCRG_LDO_VRFCK_HW11_OP_EN,
	IN_PCRG_LDO_VRFCK_HW12_OP_EN,
	IN_PCRG_LDO_VRFCK_HW13_OP_EN,
	IN_PCRG_LDO_VRFCK_HW14_OP_EN,
	IN_PCRG_LDO_VRFCK_SW_OP_EN,
	IN_PCRG_LDO_VRFCK_OP_EN SET,
	IN_PCRG_LDO_VRFCK_OP_EN CLR,
	IN_PCRG_LDO_VRFCK_HW0_OP_CFG,
	IN_PCRG_LDO_VRFCK_HW1_OP_CFG,
	IN_PCRG_LDO_VRFCK_HW2_OP_CFG,
	IN_PCRG_LDO_VRFCK_HW3_OP_CFG,
	IN_PCRG_LDO_VRFCK_HW4_OP_CFG,
	IN_PCRG_LDO_VRFCK_HW5_OP_CFG,
	IN_PCRG_LDO_VRFCK_HW6_OP_CFG,
	IN_PCRG_LDO_VRFCK_HW7_OP_CFG,
	IN_PCRG_LDO_VRFCK_HW8_OP_CFG,
	IN_PCRG_LDO_VRFCK_HW9_OP_CFG,
	IN_PCRG_LDO_VRFCK_HW10_OP_CFG,
	IN_PCRG_LDO_VRFCK_HW11_OP_CFG,
	IN_PCRG_LDO_VRFCK_HW12_OP_CFG,
	IN_PCRG_LDO_VRFCK_HW13_OP_CFG,
	IN_PCRG_LDO_VRFCK_HW14_OP_CFG,
	IN_PCRG_LDO_VRFCK_SW_OP_CFG,
	IN_PCRG_LDO_VRFCK_OP_CFG SET,
	IN_PCRG_LDO_VRFCK_OP_CFG CLR,
	IN_PCRG_LDO_VBBCK_EN,
	IN_PCRG_LDO_VBBCK_LP,
	IN_PCRG_LDO_VBBCK_STBTD,
	IN_PCRG_LDO_VBBCK_ULP,
	IN_PCRG_LDO_VBBCK_OCFB_EN,
	IN_PCRG_LDO_VBBCK_OC_ ODE,
	IN_PCRG_LDO_VBBCK_OC_TSEL,
	IN_PCRG_LDO_VBBCK_DUMMY_LOAD,
	IN_PCRG_LDO_VBBCK_OP_ ODE,
	IN_PCRG_LDO_VBBCK_CK_SW_ ODE,
	IN_PCDA_VBBCK_B_EN,
	IN_PCDACVBBCK_B_STB,
	IN_PCDACVBBCK_B_LP,
	IN_PCDACVBBCK_L_EN,
	IN_PCDACVBBCK_L_STB,
	IN_PCDACVBBCK_OCFB_EN,
	IN_PCDACVBBCK_DUMMY_LOAD,
	IN_PCRG_LDO_VBBCK_HW0_OP_EN,
	IN_PCRG_LDO_VBBCK_HW1_OP_EN,
	IN_PCRG_LDO_VBBCK_HW2_OP_EN,
	IN_PCRG_LDO_VBBCK_HW3_OP_EN,
	IN_PCRG_LDO_VBBCK_HW4_OP_EN,
	IN_PCRG_LDO_VBBCK_HW5_OP_EN,
	IN_PCRG_LDO_VBBCK_HW6_OP_EN,
	IN_PCRG_LDO_VBBCK_HW7_OP_EN,
	IN_PCRG_LDO_VBBCK_HW8_OP_EN,
	IN_PCRG_LDO_VBBCK_HW9_OP_EN,
	IN_PCRG_LDO_VBBCK_HW10_OP_EN,
	IN_PCRG_LDO_VBBCK_HW11_OP_EN,
	IN_PCRG_LDO_VBBCK_HW12_OP_EN,
	IN_PCRG_LDO_VBBCK_HW13_OP_EN,
	IN_PCRG_LDO_VBBCK_HW14_OP_EN,
	IN_PCRG_LDO_VBBCK_SW_OP_EN,
	IN_PCRG_LDO_VBBCK_OP_EN SET,
	IN_PCRG_LDO_VBBCK_OP_EN CLR,
	IN_PCRG_LDO_VBBCK_HW0_OP_CFG,
	IN_PCRG_LDO_VBBCK_HW1_OP_CFG,
	IN_PCRG_LDO_VBBCK_HW2_OP_CFG,
	IN_PCRG_LDO_VBBCK_HW3_OP_CFG,
	IN_PCRG_LDO_VBBCK_HW4_OP_CFG,
	IN_PCRG_LDO_VBBCK_HW5_OP_CFG,
	IN_PCRG_LDO_VBBCK_HW6_OP_CFG,
	IN_PCRG_LDO_VBBCK_HW7_OP_CFG,
	IN_PCRG_LDO_VBBCK_HW8_OP_CFG,
	IN_PCRG_LDO_VBBCK_HW9_OP_CFG,
	IN_PCRG_LDO_VBBCK_HW10_OP_CFG,
	IN_PCRG_LDO_VBBCK_HW11_OP_CFG,
	IN_PCRG_LDO_VBBCK_HW12_OP_CFG,
	IN_PCRG_LDO_VBBCK_HW13_OP_CFG,
	IN_PCRG_LDO_VBBCK_HW14_OP_CFG,
	IN_PCRG_LDO_VBBCK_SW_OP_CFG,
	IN_PCRG_LDO_VBBCK_OP_CFG SET,
	IN_PCRG_LDO_VBBCK_OP_CFG CLR,
	IN_PCRG_LDO_VBIF28_EN,
	IN_PCRG_LDO_VBIF28_LP,
	IN_PCRG_LDO_VBIF28_STBTD,
	IN_PCRG_LDO_VBIF28_ULP,
	IN_PCRG_LDO_VBIF28_OCFB_EN,
	IN_PCRG_LDO_VBIF28_OC_ ODE,
	IN_PCRG_LDO_VBIF28_OC_TSEL,
	IN_PCRG_LDO_VBIF28_DUMMY_LOAD,
	IN_PCRG_LDO_VBIF28_OP_ ODE,
	IN_PCRG_LDO_VBIF28_CK_SW_ ODE,
	IN_PCDA_VBIF28_B_EN,
	IN_PCDACVBIF28_B_STB,
	IN_PCDACVBIF28_B_LP,
	IN_PCDACVBIF28_L_EN,
	IN_PCDACVBIF28_L_STB,
	IN_PCDACVBIF28_OCFB_EN,
	IN_PCDACVBIF28_DUMMY_LOAD,
	IN_PCRG_LDO_VBIF28_HW0_OP_EN,
	IN_PCRG_LDO_VBIF28_HW1_OP_EN,
	IN_PCRG_LDO_VBIF28_HW2_OP_EN,
	IN_PCRG_LDO_VBIF28_HW3_OP_EN,
	IN_PCRG_LDO_VBIF28_HW4_OP_EN,
	IN_PCRG_LDO_VBIF28_HW5_OP_EN,
	IN_PCRG_LDO_VBIF28_HW6_OP_EN,
	IN_PCRG_LDO_VBIF28_HW7_OP_EN,
	IN_PCRG_LDO_VBIF28_HW8_OP_EN,
	IN_PCRG_LDO_VBIF28_HW9_OP_EN,
	IN_PCRG_LDO_VBIF28_HW10_OP_EN,
	IN_PCRG_LDO_VBIF28_HW11_OP_EN,
	IN_PCRG_LDO_VBIF28_HW12_OP_EN,
	IN_PCRG_LDO_VBIF28_HW13_OP_EN,
	IN_PCRG_LDO_VBIF28_HW14_OP_EN,
	IN_PCRG_LDO_VBIF28_SW_OP_EN,
	IN_PCRG_LDO_VBIF28_OP_EN SET,
	IN_PCRG_LDO_VBIF28_OP_EN CLR,
	IN_PCRG_LDO_VBIF28_HW0_OP_CFG,
	IN_PCRG_LDO_VBIF28_HW1_OP_CFG,
	IN_PCRG_LDO_VBIF28_HW2_OP_CFG,
	IN_PCRG_LDO_VBIF28_HW3_OP_CFG,
	IN_PCRG_LDO_VBIF28_HW4_OP_CFG,
	IN_PCRG_LDO_VBIF28_HW5_OP_CFG,
	IN_PCRG_LDO_VBIF28_HW6_OP_CFG,
	IN_PCRG_LDO_VBIF28_HW7_OP_CFG,
	IN_PCRG_LDO_VBIF28_HW8_OP_CFG,
	IN_PCRG_LDO_VBIF28_HW9_OP_CFG,
	IN_PCRG_LDO_VBIF28_HW10_OP_CFG,
	IN_PCRG_LDO_VBIF28_HW11_OP_CFG,
	IN_PCRG_LDO_VBIF28_HW12_OP_CFG,
	IN_PCRG_LDO_VBIF28_HW13_OP_CFG,
	IN_PCRG_LDO_VBIF28_HW14_OP_CFG,
	IN_PCRG_LDO_VBIF28_SW_OP_CFG,
	IN_PCRG_LDO_VBIF28_OP_CFG SET,
	IN_PCRG_LDO_VBIF28_OP_CFG CLR,
	IN_PCRG_LDO_VIBR_EN,
	IN_PCRG_LDO_VIBR_LP,
	IN_PCRG_LDO_VIBR_STBTD,
	IN_PCRG_LDO_VIBR_ULP,
	IN_PCRG_LDO_VIBR_OCFB_EN,
	IN_PCRG_LDO_VIBR_OC_ ODE,
	IN_PCRG_LDO_VIBR_OC_TSEL,
	IN_PCRG_LDO_VIBR_DUMMY_LOAD,
	IN_PCRG_LDO_VIBR_OP_ ODE,
	IN_PCRG_LDO_VIBR_CK_SW_ ODE,
	IN_PCDA_VIBR_B_EN,
	IN_PCDACVIBR_B_STB,
	IN_PCDACVIBR_B_LP,
	IN_PCDACVIBR_L_EN,
	IN_PCDACVIBR_L_STB,
	IN_PCDACVIBR_OCFB_EN,
	IN_PCDACVIBR_DUMMY_LOAD,
	IN_PCRG_LDO_VIBR_HW0_OP_EN,
	IN_PCRG_LDO_VIBR_HW1_OP_EN,
	IN_PCRG_LDO_VIBR_HW2_OP_EN,
	IN_PCRG_LDO_VIBR_HW3_OP_EN,
	IN_PCRG_LDO_VIBR_HW4_OP_EN,
	IN_PCRG_LDO_VIBR_HW5_OP_EN,
	IN_PCRG_LDO_VIBR_HW6_OP_EN,
	IN_PCRG_LDO_VIBR_HW7_OP_EN,
	IN_PCRG_LDO_VIBR_HW8_OP_EN,
	IN_PCRG_LDO_VIBR_HW9_OP_EN,
	IN_PCRG_LDO_VIBR_HW10_OP_EN,
	IN_PCRG_LDO_VIBR_HW11_OP_EN,
	IN_PCRG_LDO_VIBR_HW12_OP_EN,
	IN_PCRG_LDO_VIBR_HW13_OP_EN,
	IN_PCRG_LDO_VIBR_HW14_OP_EN,
	IN_PCRG_LDO_VIBR_SW_OP_EN,
	IN_PCRG_LDO_VIBR_OP_EN SET,
	IN_PCRG_LDO_VIBR_OP_EN CLR,
	IN_PCRG_LDO_VIBR_HW0_OP_CFG,
	IN_PCRG_LDO_VIBR_HW1_OP_CFG,
	IN_PCRG_LDO_VIBR_HW2_OP_CFG,
	IN_PCRG_LDO_VIBR_HW3_OP_CFG,
	IN_PCRG_LDO_VIBR_HW4_OP_CFG,
	IN_PCRG_LDO_VIBR_HW5_OP_CFG,
	IN_PCRG_LDO_VIBR_HW6_OP_CFG,
	IN_PCRG_LDO_VIBR_HW7_OP_CFG,
	IN_PCRG_LDO_VIBR_HW8_OP_CFG,
	IN_PCRG_LDO_VIBR_HW9_OP_CFG,
	IN_PCRG_LDO_VIBR_HW10_OP_CFG,
	IN_PCRG_LDO_VIBR_HW11_OP_CFG,
	IN_PCRG_LDO_VIBR_HW12_OP_CFG,
	IN_PCRG_LDO_VIBR_HW13_OP_CFG,
	IN_PCRG_LDO_VIBR_HW14_OP_CFG,
	IN_PCRG_LDO_VIBR_SW_OP_CFG,
	IN_PCRG_LDO_VIBR_OP_CFG SET,
	IN_PCRG_LDO_VIBR_OP_CFG CLR,
	IN_PCRG_LDO_VIO28_EN,
	IN_PCRG_LDO_VIO28_LP,
	IN_PCRG_LDO_VIO28_STBTD,
	IN_PCRG_LDO_VIO28_ULP,
	IN_PCRG_LDO_VIO28_OCFB_EN,
	IN_PCRG_LDO_VIO28_OC_ ODE,
	IN_PCRG_LDO_VIO28_OC_TSEL,
	IN_PCRG_LDO_VIO28_DUMMY_LOAD,
	IN_PCRG_LDO_VIO28_OP_ ODE,
	IN_PCRG_LDO_VIO28_CK_SW_ ODE,
	IN_PCDA_VIO28_B_EN,
	IN_PCDACVIO28_B_STB,
	IN_PCDACVIO28_B_LP,
	IN_PCDACVIO28_L_EN,
	IN_PCDACVIO28_L_STB,
	IN_PCDACVIO28_OCFB_EN,
	IN_PCDACVIO28_DUMMY_LOAD,
	IN_PCRG_LDO_VIO28_HW0_OP_EN,
	IN_PCRG_LDO_VIO28_HW1_OP_EN,
	IN_PCRG_LDO_VIO28_HW2_OP_EN,
	IN_PCRG_LDO_VIO28_HW3_OP_EN,
	IN_PCRG_LDO_VIO28_HW4_OP_EN,
	IN_PCRG_LDO_VIO28_HW5_OP_EN,
	IN_PCRG_LDO_VIO28_HW6_OP_EN,
	IN_PCRG_LDO_VIO28_HW7_OP_EN,
	IN_PCRG_LDO_VIO28_HW8_OP_EN,
	IN_PCRG_LDO_VIO28_HW9_OP_EN,
	IN_PCRG_LDO_VIO28_HW10_OP_EN,
	IN_PCRG_LDO_VIO28_HW11_OP_EN,
	IN_PCRG_LDO_VIO28_HW12_OP_EN,
	IN_PCRG_LDO_VIO28_HW13_OP_EN,
	IN_PCRG_LDO_VIO28_HW14_OP_EN,
	IN_PCRG_LDO_VIO28_SW_OP_EN,
	IN_PCRG_LDO_VIO28_OP_EN SET,
	IN_PCRG_LDO_VIO28_OP_EN CLR,
	IN_PCRG_LDO_VIO28_HW0_OP_CFG,
	IN_PCRG_LDO_VIO28_HW1_OP_CFG,
	IN_PCRG_LDO_VIO28_HW2_OP_CFG,
	IN_PCRG_LDO_VIO28_HW3_OP_CFG,
	IN_PCRG_LDO_VIO28_HW4_OP_CFG,
	IN_PCRG_LDO_VIO28_HW5_OP_CFG,
	IN_PCRG_LDO_VIO28_HW6_OP_CFG,
	IN_PCRG_LDO_VIO28_HW7_OP_CFG,
	IN_PCRG_LDO_VIO28_HW8_OP_CFG,
	IN_PCRG_LDO_VIO28_HW9_OP_CFG,
	IN_PCRG_LDO_VIO28_HW10_OP_CFG,
	IN_PCRG_LDO_VIO28_HW11_OP_CFG,
	IN_PCRG_LDO_VIO28_HW12_OP_CFG,
	IN_PCRG_LDO_VIO28_HW13_OP_CFG,
	IN_PCRG_LDO_VIO28_HW14_OP_CFG,
	IN_PCRG_LDO_VIO28_SW_OP_CFG,
	IN_PCRG_LDO_VIO28_OP_CFG SET,
	IN_PCRG_LDO_VIO28_OP_CFG CLR,
	IN_PCLDO_GNR4_ANA_ID,
	IN_PCLDO_GNR4_DIG_ID,
	IN_PCLDO_GNR4_ANA_MINOR REV,
	IN_PCLDO_GNR4_ANA_MAJOR REV,
	IN_PCLDO_GNR4_DIG_MINOR REV,
	IN_PCLDO_GNR4_DIG_MAJOR REV,
	IN_PCLDO_GNR4_DSN CBS,
	IN_PCLDO_GNR4_DSN BIX,
	IN_PCLDO_GNR4_DSN ESP,
	IN_PCLDO_GNR4_DSN FPI,
	IN_PCRG_LDO_VM18_EN,
	IN_PCRG_LDO_VM18_LP,
	IN_PCRG_LDO_VM18_STBTD,
	IN_PCRG_LDO_VM18_ULP,
	IN_PCRG_LDO_VM18_OCFB_EN,
	IN_PCRG_LDO_VM18_OC_ ODE,
	IN_PCRG_LDO_VM18_OC_TSEL,
	IN_PCRG_LDO_VM18_DUMMY_LOAD,
	IN_PCRG_LDO_VM18_OP_ ODE,
	IN_PCRG_LDO_VM18_CK_SW_ ODE,
	IN_PCDA_VM18_B_EN,
	IN_PCDACVM18_B_STB,
	IN_PCDACVM18_B_LP,
	IN_PCDACVM18_L_EN,
	IN_PCDACVM18_L_STB,
	IN_PCDACVM18_OCFB_EN,
	IN_PCDACVM18_DUMMY_LOAD,
	IN_PCRG_LDO_VM18_HW0_OP_EN,
	IN_PCRG_LDO_VM18_HW1_OP_EN,
	IN_PCRG_LDO_VM18_HW2_OP_EN,
	IN_PCRG_LDO_VM18_HW3_OP_EN,
	IN_PCRG_LDO_VM18_HW4_OP_EN,
	IN_PCRG_LDO_VM18_HW5_OP_EN,
	IN_PCRG_LDO_VM18_HW6_OP_EN,
	IN_PCRG_LDO_VM18_HW7_OP_EN,
	IN_PCRG_LDO_VM18_HW8_OP_EN,
	IN_PCRG_LDO_VM18_HW9_OP_EN,
	IN_PCRG_LDO_VM18_HW10_OP_EN,
	IN_PCRG_LDO_VM18_HW11_OP_EN,
	IN_PCRG_LDO_VM18_HW12_OP_EN,
	IN_PCRG_LDO_VM18_HW13_OP_EN,
	IN_PCRG_LDO_VM18_HW14_OP_EN,
	IN_PCRG_LDO_VM18_SW_OP_EN,
	IN_PCRG_LDO_VM18_OP_EN SET,
	IN_PCRG_LDO_VM18_OP_EN CLR,
	IN_PCRG_LDO_VM18_HW0_OP_CFG,
	IN_PCRG_LDO_VM18_HW1_OP_CFG,
	IN_PCRG_LDO_VM18_HW2_OP_CFG,
	IN_PCRG_LDO_VM18_HW3_OP_CFG,
	IN_PCRG_LDO_VM18_HW4_OP_CFG,
	IN_PCRG_LDO_VM18_HW5_OP_CFG,
	IN_PCRG_LDO_VM18_HW6_OP_CFG,
	IN_PCRG_LDO_VM18_HW7_OP_CFG,
	IN_PCRG_LDO_VM18_HW8_OP_CFG,
	IN_PCRG_LDO_VM18_HW9_OP_CFG,
	IN_PCRG_LDO_VM18_HW10_OP_CFG,
	IN_PCRG_LDO_VM18_HW11_OP_CFG,
	IN_PCRG_LDO_VM18_HW12_OP_CFG,
	IN_PCRG_LDO_VM18_HW13_OP_CFG,
	IN_PCRG_LDO_VM18_HW14_OP_CFG,
	IN_PCRG_LDO_VM18_SW_OP_CFG,
	IN_PCRG_LDO_VM18_OP_CFG SET,
	IN_PCRG_LDO_VM18_OP_CFG CLR,
	IN_PCRG_LDO_VUFS_EN,
	IN_PCRG_LDO_VUFS_LP,
	IN_PCRG_LDO_VUFS_STBTD,
	IN_PCRG_LDO_VUFS_ULP,
	IN_PCRG_LDO_VUFS_OCFB_EN,
	IN_PCRG_LDO_VUFS_OC_ ODE,
	IN_PCRG_LDO_VUFS_OC_TSEL,
	IN_PCRG_LDO_VUFS_DUMMY_LOAD,
	IN_PCRG_LDO_VUFS_OP_ ODE,
	IN_PCRG_LDO_VUFS_CK_SW_ ODE,
	IN_PCDA_VUFS_B_EN,
	IN_PCDACVUFS_B_STB,
	IN_PCDACVUFS_B_LP,
	IN_PCDACVUFS_L_EN,
	IN_PCDACVUFS_L_STB,
	IN_PCDACVUFS_OCFB_EN,
	IN_PCDACVUFS_DUMMY_LOAD,
	IN_PCRG_LDO_VUFS_HW0_OP_EN,
	IN_PCRG_LDO_VUFS_HW1_OP_EN,
	IN_PCRG_LDO_VUFS_HW2_OP_EN,
	IN_PCRG_LDO_VUFS_HW3_OP_EN,
	IN_PCRG_LDO_VUFS_HW4_OP_EN,
	IN_PCRG_LDO_VUFS_HW5_OP_EN,
	IN_PCRG_LDO_VUFS_HW6_OP_EN,
	IN_PCRG_LDO_VUFS_HW7_OP_EN,
	IN_PCRG_LDO_VUFS_HW8_OP_EN,
	IN_PCRG_LDO_VUFS_HW9_OP_EN,
	IN_PCRG_LDO_VUFS_HW10_OP_EN,
	IN_PCRG_LDO_VUFS_HW11_OP_EN,
	IN_PCRG_LDO_VUFS_HW12_OP_EN,
	IN_PCRG_LDO_VUFS_HW13_OP_EN,
	IN_PCRG_LDO_VUFS_HW14_OP_EN,
	IN_PCRG_LDO_VUFS_SW_OP_EN,
	IN_PCRG_LDO_VUFS_OP_EN SET,
	IN_PCRG_LDO_VUFS_OP_EN CLR,
	IN_PCRG_LDO_VUFS_HW0_OP_CFG,
	IN_PCRG_LDO_VUFS_HW1_OP_CFG,
	IN_PCRG_LDO_VUFS_HW2_OP_CFG,
	IN_PCRG_LDO_VUFS_HW3_OP_CFG,
	IN_PCRG_LDO_VUFS_HW4_OP_CFG,
	IN_PCRG_LDO_VUFS_HW5_OP_CFG,
	IN_PCRG_LDO_VUFS_HW6_OP_CFG,
	IN_PCRG_LDO_VUFS_HW7_OP_CFG,
	IN_PCRG_LDO_VUFS_HW8_OP_CFG,
	IN_PCRG_LDO_VUFS_HW9_OP_CFG,
	IN_PCRG_LDO_VUFS_HW10_OP_CFG,
	IN_PCRG_LDO_VUFS_HW11_OP_CFG,
	IN_PCRG_LDO_VUFS_HW12_OP_CFG,
	IN_PCRG_LDO_VUFS_HW13_OP_CFG,
	IN_PCRG_LDO_VUFS_HW14_OP_CFG,
	IN_PCRG_LDO_VUFS_SW_OP_CFG,
	IN_PCRG_LDO_VUFS_OP_CFG SET,
	IN_PCRG_LDO_VUFS_OP_CFG CLR,
	IN_PCLDO_GNR5_ANA_ID,
	IN_PCLDO_GNR5_DIG_ID,
	IN_PCLDO_GNR5_ANA_MINOR REV,
	IN_PCLDO_GNR5_ANA_MAJOR REV,
	IN_PCLDO_GNR5_DIG_MINOR REV,
	IN_PCLDO_GNR5_DIG_MAJOR REV,
	IN_PCLDO_GNR5_DSN CBS,
	IN_PCLDO_GNR5_DSN BIX,
	IN_PCLDO_GNR5_DSN ESP,
	IN_PCLDO_GNR5_DSN FPI,
	IN_PCLDO_VSRAM0_ANA_ID,
	IN_PCLDO_VSRAM0_DIG_ID,
	IN_PCLDO_VSRAM0_ANA_MINOR REV,
	IN_PCLDO_VSRAM0_ANA_MAJOR REV,
	IN_PCLDO_VSRAM0_DIG_MINOR REV,
	IN_PCLDO_VSRAM0_DIG_MAJOR REV,
	IN_PCLDO_VSRAM0_DSN CBS,
	IN_PCLDO_VSRAM0_DSN BIX,
	IN_PCLDO_VSRAM0_DSN ESP,
	IN_PCLDO_VSRAM0_DSN FPI,
	IN_PCRG_LDO_VSRAM_PROC1_EN,
	IN_PCRG_LDO_VSRAM_PROC1_LP,
	IN_PCRG_LDO_VSRAM_PROC1_STBTD,
	IN_PCRG_LDO_VSRAM_PROC1_ULP,
	IN_PCRG_LDO_VSRAM_PROC1_OCFB_EN,
	IN_PCRG_LDO_VSRAM_PROC1_OC_ ODE,
	IN_PCRG_LDO_VSRAM_PROC1_OC_TSEL,
	IN_PCRG_LDO_VSRAM_PROC1_DUMMY_LOAD,
	IN_PCRG_LDO_VSRAM_PROC1_OP_ ODE,
	IN_PCRG_LDO_VSRAM_PROC1_R2R_PDN_DIS,
	IN_PCRG_LDO_VSRAM_PROC1_CK_SW_ ODE,
	IN_PCDA_VSRAM_PROC1_B_EN,
	IN_PCDACVSRAM_PROC1_B_STB,
	IN_PCDACVSRAM_PROC1_B_LP,
	IN_PCDACVSRAM_PROC1_L_EN,
	IN_PCDACVSRAM_PROC1_L_STB,
	IN_PCDACVSRAM_PROC1_OCFB_EN,
	IN_PCDACVSRAM_PROC1_DUMMY_LOAD,
	IN_PCDACVSRAM_PROC1_VSLEEP_SEL,
	IN_PCDACVSRAM_PROC1_R2R_PDN,
	IN_PCDACVSRAM_PROC1_TRACK_NDIS_EN,
	IN_PCRG_LDO_VSRAM_PROC1_VOSEL_SLEEP,
	IN_PCLDO_VSRAM_PROC1_WDTDBG_VOSEL,
	IN_PCDACVSRAM_PROC1_VOSEL_GRAY,
	IN_PCDACVSRAM_PROC1_VOSEL,
	IN_PCRG_LDO_VSRAM_PROC1_SFCHG_FRATE,
	IN_PCRG_LDO_VSRAM_PROC1_SFCHG_FEN,
	IN_PCRG_LDO_VSRAM_PROC1_SFCHG_RRATE,
	IN_PCRG_LDO_VSRAM_PROC1_SFCHG_REN,
	IN_PCRG_LDO_VSRAM_PROC1_DVS_TRANS_TD,
	IN_PCRG_LDO_VSRAM_PROC1_DVS_TRANS_CTRL,
	IN_PCRG_LDO_VSRAM_PROC1_DVS_TRANS_ONCE,
	IN_PCRG_LDO_VSRAM_PROC1_HW0_OP_EN,
	IN_PCRG_LDO_VSRAM_PROC1_HW1_OP_EN,
	IN_PCRG_LDO_VSRAM_PROC1_HW2_OP_EN,
	IN_PCRG_LDO_VSRAM_PROC1_HW3_OP_EN,
	IN_PCRG_LDO_VSRAM_PROC1_HW4_OP_EN,
	IN_PCRG_LDO_VSRAM_PROC1_HW5_OP_EN,
	IN_PCRG_LDO_VSRAM_PROC1_HW6_OP_EN,
	IN_PCRG_LDO_VSRAM_PROC1_HW7_OP_EN,
	IN_PCRG_LDO_VSRAM_PROC1_HW8_OP_EN,
	IN_PCRG_LDO_VSRAM_PROC1_HW9_OP_EN,
	IN_PCRG_LDO_VSRAM_PROC1_HW10_OP_EN,
	IN_PCRG_LDO_VSRAM_PROC1_HW11_OP_EN,
	IN_PCRG_LDO_VSRAM_PROC1_HW12_OP_EN,
	IN_PCRG_LDO_VSRAM_PROC1_HW13_OP_EN,
	IN_PCRG_LDO_VSRAM_PROC1_HW14_OP_EN,
	IN_PCRG_LDO_VSRAM_PROC1_SW_OP_EN,
	IN_PCRG_LDO_VSRAM_PROC1_OP_EN SET,
	IN_PCRG_LDO_VSRAM_PROC1_OP_EN CLR,
	IN_PCRG_LDO_VSRAM_PROC1_HW0_OP_CFG,
	IN_PCRG_LDO_VSRAM_PROC1_HW1_OP_CFG,
	IN_PCRG_LDO_VSRAM_PROC1_HW2_OP_CFG,
	IN_PCRG_LDO_VSRAM_PROC1_HW3_OP_CFG,
	IN_PCRG_LDO_VSRAM_PROC1_HW4_OP_CFG,
	IN_PCRG_LDO_VSRAM_PROC1_HW5_OP_CFG,
	IN_PCRG_LDO_VSRAM_PROC1_HW6_OP_CFG,
	IN_PCRG_LDO_VSRAM_PROC1_HW7_OP_CFG,
	IN_PCRG_LDO_VSRAM_PROC1_HW8_OP_CFG,
	IN_PCRG_LDO_VSRAM_PROC1_HW9_OP_CFG,
	IN_PCRG_LDO_VSRAM_PROC1_HW10_OP_CFG,
	IN_PCRG_LDO_VSRAM_PROC1_HW11_OP_CFG,
	IN_PCRG_LDO_VSRAM_PROC1_HW12_OP_CFG,
	IN_PCRG_LDO_VSRAM_PROC1_HW13_OP_CFG,
	IN_PCRG_LDO_VSRAM_PROC1_HW14_OP_CFG,
	IN_PCRG_LDO_VSRAM_PROC1_SW_OP_CFG,
	IN_PCRG_LDO_VSRAM_PROC1_OP_CFG SET,
	IN_PCRG_LDO_VSRAM_PROC1_OP_CFG CLR,
	IN_PCRG_LDO_VSRAM_PROC1_TRACK_EN,
	IN_PCRG_LDO_VSRAM_PROC1_TRACK_ ODE,
	IN_PCRG_LDO_VSRAM_PROC1_VOSEL_DELTA,
	IN_PCRG_LDO_VSRAM_PROC1_VOSEL_OFFSET,
	IN_PCRG_LDO_VSRAM_PROC1_VOSEL_LB,
	IN_PCRG_LDO_VSRAM_PROC1_VOSEL_HB,
	IN_PCRG_LDO_VSRAM_PROC2_EN,
	IN_PCRG_LDO_VSRAM_PROC2_LP,
	IN_PCRG_LDO_VSRAM_PROC2_STBTD,
	IN_PCRG_LDO_VSRAM_PROC2_ULP,
	IN_PCRG_LDO_VSRAM_PROC2_OCFB_EN,
	IN_PCRG_LDO_VSRAM_PROC2_OC_ ODE,
	IN_PCRG_LDO_VSRAM_PROC2_OC_TSEL,
	IN_PCRG_LDO_VSRAM_PROC2_DUMMY_LOAD,
	IN_PCRG_LDO_VSRAM_PROC2_OP_ ODE,
	IN_PCRG_LDO_VSRAM_PROC2_R2R_PDN_DIS,
	IN_PCRG_LDO_VSRAM_PROC2_CK_SW_ ODE,
	IN_PCDA_VSRAM_PROC2_B_EN,
	IN_PCDACVSRAM_PROC2_B_STB,
	IN_PCDACVSRAM_PROC2_B_LP,
	IN_PCDACVSRAM_PROC2_L_EN,
	IN_PCDACVSRAM_PROC2_L_STB,
	IN_PCDACVSRAM_PROC2_OCFB_EN,
	IN_PCDACVSRAM_PROC2_DUMMY_LOAD,
	IN_PCDACVSRAM_PROC2_VSLEEP_SEL,
	IN_PCDACVSRAM_PROC2_R2R_PDN,
	IN_PCDACVSRAM_PROC2_TRACK_NDIS_EN,
	IN_PCRG_LDO_VSRAM_PROC2_VOSEL_SLEEP,
	IN_PCLDO_VSRAM_PROC2_WDTDBG_VOSEL,
	IN_PCDACVSRAM_PROC2_VOSEL_GRAY,
	IN_PCDACVSRAM_PROC2_VOSEL,
	IN_PCRG_LDO_VSRAM_PROC2_SFCHG_FRATE,
	IN_PCRG_LDO_VSRAM_PROC2_SFCHG_FEN,
	IN_PCRG_LDO_VSRAM_PROC2_SFCHG_RRATE,
	IN_PCRG_LDO_VSRAM_PROC2_SFCHG_REN,
	IN_PCRG_LDO_VSRAM_PROC2_DVS_TRANS_TD,
	IN_PCRG_LDO_VSRAM_PROC2_DVS_TRANS_CTRL,
	IN_PCRG_LDO_VSRAM_PROC2_DVS_TRANS_ONCE,
	IN_PCRG_LDO_VSRAM_PROC2_HW0_OP_EN,
	IN_PCRG_LDO_VSRAM_PROC2_HW1_OP_EN,
	IN_PCRG_LDO_VSRAM_PROC2_HW2_OP_EN,
	IN_PCRG_LDO_VSRAM_PROC2_HW3_OP_EN,
	IN_PCRG_LDO_VSRAM_PROC2_HW4_OP_EN,
	IN_PCRG_LDO_VSRAM_PROC2_HW5_OP_EN,
	IN_PCRG_LDO_VSRAM_PROC2_HW6_OP_EN,
	IN_PCRG_LDO_VSRAM_PROC2_HW7_OP_EN,
	IN_PCRG_LDO_VSRAM_PROC2_HW8_OP_EN,
	IN_PCRG_LDO_VSRAM_PROC2_HW9_OP_EN,
	IN_PCRG_LDO_VSRAM_PROC2_HW10_OP_EN,
	IN_PCRG_LDO_VSRAM_PROC2_HW11_OP_EN,
	IN_PCRG_LDO_VSRAM_PROC2_HW12_OP_EN,
	IN_PCRG_LDO_VSRAM_PROC2_HW13_OP_EN,
	IN_PCRG_LDO_VSRAM_PROC2_HW14_OP_EN,
	IN_PCRG_LDO_VSRAM_PROC2_SW_OP_EN,
	IN_PCRG_LDO_VSRAM_PROC2_OP_EN SET,
	IN_PCRG_LDO_VSRAM_PROC2_OP_EN CLR,
	IN_PCRG_LDO_VSRAM_PROC2_HW0_OP_CFG,
	IN_PCRG_LDO_VSRAM_PROC2_HW1_OP_CFG,
	IN_PCRG_LDO_VSRAM_PROC2_HW2_OP_CFG,
	IN_PCRG_LDO_VSRAM_PROC2_HW3_OP_CFG,
	IN_PCRG_LDO_VSRAM_PROC2_HW4_OP_CFG,
	IN_PCRG_LDO_VSRAM_PROC2_HW5_OP_CFG,
	IN_PCRG_LDO_VSRAM_PROC2_HW6_OP_CFG,
	IN_PCRG_LDO_VSRAM_PROC2_HW7_OP_CFG,
	IN_PCRG_LDO_VSRAM_PROC2_HW8_OP_CFG,
	IN_PCRG_LDO_VSRAM_PROC2_HW9_OP_CFG,
	IN_PCRG_LDO_VSRAM_PROC2_HW10_OP_CFG,
	IN_PCRG_LDO_VSRAM_PROC2_HW11_OP_CFG,
	IN_PCRG_LDO_VSRAM_PROC2_HW12_OP_CFG,
	IN_PCRG_LDO_VSRAM_PROC2_HW13_OP_CFG,
	IN_PCRG_LDO_VSRAM_PROC2_HW14_OP_CFG,
	IN_PCRG_LDO_VSRAM_PROC2_SW_OP_CFG,
	IN_PCRG_LDO_VSRAM_PROC2_OP_CFG SET,
	IN_PCRG_LDO_VSRAM_PROC2_OP_CFG CLR,
	IN_PCRG_LDO_VSRAM_PROC2_TRACK_EN,
	IN_PCRG_LDO_VSRAM_PROC2_TRACK_ ODE,
	IN_PCRG_LDO_VSRAM_PROC2_VOSEL_DELTA,
	IN_PCRG_LDO_VSRAM_PROC2_VOSEL_OFFSET,
	IN_PCRG_LDO_VSRAM_PROC2_VOSEL_LB,
	IN_PCRG_LDO_VSRAM_PROC2_VOSEL_HB,
	IN_PCLDO_VSRAM1_ANA_ID,
	IN_PCLDO_VSRAM1_DIG_ID,
	IN_PCLDO_VSRAM1_ANA_MINOR REV,
	IN_PCLDO_VSRAM1_ANA_MAJOR REV,
	IN_PCLDO_VSRAM1_DIG_MINOR REV,
	IN_PCLDO_VSRAM1_DIG_MAJOR REV,
	IN_PCLDO_VSRAM1_DSN CBS,
	IN_PCLDO_VSRAM1_DSN BIX,
	IN_PCLDO_VSRAM1_DSN ESP,
	IN_PCLDO_VSRAM1_DSN FPI,
	IN_PCRG_LDO_VSRAM_OTHERS_EN,
	IN_PCRG_LDO_VSRAM_OTHERS_LP,
	IN_PCRG_LDO_VSRAM_OTHERS_STBTD,
	IN_PCRG_LDO_VSRAM_OTHERS_ULP,
	IN_PCRG_LDO_VSRAM_OTHERS_OCFB_EN,
	IN_PCRG_LDO_VSRAM_OTHERS_OC_ ODE,
	IN_PCRG_LDO_VSRAM_OTHERS_OC_TSEL,
	IN_PCRG_LDO_VSRAM_OTHERS_DUMMY_LOAD,
	IN_PCRG_LDO_VSRAM_OTHERS_OP_ ODE,
	IN_PCRG_LDO_VSRAM_OTHERS_R2R_PDN_DIS,
	IN_PCRG_LDO_VSRAM_OTHERS_CK_SW_ ODE,
	IN_PCDA_VSRAM_OTHERS_B_EN,
	IN_PCDACVSRAM_OTHERS_B_STB,
	IN_PCDACVSRAM_OTHERS_B_LP,
	IN_PCDACVSRAM_OTHERS_L_EN,
	IN_PCDACVSRAM_OTHERS_L_STB,
	IN_PCDACVSRAM_OTHERS_OCFB_EN,
	IN_PCDACVSRAM_OTHERS_DUMMY_LOAD,
	IN_PCDACVSRAM_OTHERS_VSLEEP_SEL,
	IN_PCDACVSRAM_OTHERS_R2R_PDN,
	IN_PCDACVSRAM_OTHERS_TRACK_NDIS_EN,
	IN_PCRG_LDO_VSRAM_OTHERS_VOSEL_SLEEP,
	IN_PCLDO_VSRAM_OTHERS_WDTDBG_VOSEL,
	IN_PCDACVSRAM_OTHERS_VOSEL_GRAY,
	IN_PCDACVSRAM_OTHERS_VOSEL,
	IN_PCRG_LDO_VSRAM_OTHERS_SFCHG_FRATE,
	IN_PCRG_LDO_VSRAM_OTHERS_SFCHG_FEN,
	IN_PCRG_LDO_VSRAM_OTHERS_SFCHG_RRATE,
	IN_PCRG_LDO_VSRAM_OTHERS_SFCHG_REN,
	IN_PCRG_LDO_VSRAM_OTHERS_DVS_TRANS_TD,
	IN_PCRG_LDO_VSRAM_OTHERS_DVS_TRANS_CTRL,
	IN_PCRG_LDO_VSRAM_OTHERS_DVS_TRANS_ONCE,
	IN_PCRG_LDO_VSRAM_OTHERS_HW0_OP_EN,
	IN_PCRG_LDO_VSRAM_OTHERS_HW1_OP_EN,
	IN_PCRG_LDO_VSRAM_OTHERS_HW2_OP_EN,
	IN_PCRG_LDO_VSRAM_OTHERS_HW3_OP_EN,
	IN_PCRG_LDO_VSRAM_OTHERS_HW4_OP_EN,
	IN_PCRG_LDO_VSRAM_OTHERS_HW5_OP_EN,
	IN_PCRG_LDO_VSRAM_OTHERS_HW6_OP_EN,
	IN_PCRG_LDO_VSRAM_OTHERS_HW7_OP_EN,
	IN_PCRG_LDO_VSRAM_OTHERS_HW8_OP_EN,
	IN_PCRG_LDO_VSRAM_OTHERS_HW9_OP_EN,
	IN_PCRG_LDO_VSRAM_OTHERS_HW10_OP_EN,
	IN_PCRG_LDO_VSRAM_OTHERS_HW11_OP_EN,
	IN_PCRG_LDO_VSRAM_OTHERS_HW12_OP_EN,
	IN_PCRG_LDO_VSRAM_OTHERS_HW13_OP_EN,
	IN_PCRG_LDO_VSRAM_OTHERS_HW14_OP_EN,
	IN_PCRG_LDO_VSRAM_OTHERS_SW_OP_EN,
	IN_PCRG_LDO_VSRAM_OTHERS_OP_EN SET,
	IN_PCRG_LDO_VSRAM_OTHERS_OP_EN CLR,
	IN_PCRG_LDO_VSRAM_OTHERS_HW0_OP_CFG,
	IN_PCRG_LDO_VSRAM_OTHERS_HW1_OP_CFG,
	IN_PCRG_LDO_VSRAM_OTHERS_HW2_OP_CFG,
	IN_PCRG_LDO_VSRAM_OTHERS_HW3_OP_CFG,
	IN_PCRG_LDO_VSRAM_OTHERS_HW4_OP_CFG,
	IN_PCRG_LDO_VSRAM_OTHERS_HW5_OP_CFG,
	IN_PCRG_LDO_VSRAM_OTHERS_HW6_OP_CFG,
	IN_PCRG_LDO_VSRAM_OTHERS_HW7_OP_CFG,
	IN_PCRG_LDO_VSRAM_OTHERS_HW8_OP_CFG,
	IN_PCRG_LDO_VSRAM_OTHERS_HW9_OP_CFG,
	IN_PCRG_LDO_VSRAM_OTHERS_HW10_OP_CFG,
	IN_PCRG_LDO_VSRAM_OTHERS_HW11_OP_CFG,
	IN_PCRG_LDO_VSRAM_OTHERS_HW12_OP_CFG,
	IN_PCRG_LDO_VSRAM_OTHERS_HW13_OP_CFG,
	IN_PCRG_LDO_VSRAM_OTHERS_HW14_OP_CFG,
	IN_PCRG_LDO_VSRAM_OTHERS_SW_OP_CFG,
	IN_PCRG_LDO_VSRAM_OTHERS_OP_CFG SET,
	IN_PCRG_LDO_VSRAM_OTHERS_OP_CFG CLR,
	IN_PCRG_LDO_VSRAM_OTHERS_TRACK_EN,
	IN_PCRG_LDO_VSRAM_OTHERS_TRACK_ ODE,
	IN_PCRG_LDO_VSRAM_OTHERS_VOSEL_DELTA,
	IN_PCRG_LDO_VSRAM_OTHERS_VOSEL_OFFSET,
	IN_PCRG_LDO_VSRAM_OTHERS_VOSEL_LB,
	IN_PCRG_LDO_VSRAM_OTHERS_VOSEL_HB,
	IN_PCRG_LDO_VSRAM_OTHERS_SSHUB_EN,
	IN_PCRG_LDO_VSRAM_OTHERS_SSHUB_VOSEL,
	IN_PCRG_LDO_VSRAM_OTHERS_SSHUB_SLEEP_VOSEL_EN,
	IN_PCRG_LDO_VSRAM_OTHERS_SSHUB_VOSEL_SLEEP,
	IN_PCRG_LDO_VSRAM_OTHERS_BT_LP_EN,
	IN_PCRG_LDO_VSRAM_OTHERS_BT_LP_VOSEL,
	IN_PCRG_LDO_VSRAM_OTHERS_SPI_EN,
	IN_PCRG_LDO_VSRAM_OTHERS_SPI_VOSEL,
	IN_PCRG_LDO_VSRAM_MD_EN,
	IN_PCRG_LDO_VSRAM_MD_LP,
	IN_PCRG_LDO_VSRAM_MD_STBTD,
	IN_PCRG_LDO_VSRAM_MD_ULP,
	IN_PCRG_LDO_VSRAM_MD_OCFB_EN,
	IN_PCRG_LDO_VSRAM_MD_OC_ ODE,
	IN_PCRG_LDO_VSRAM_MD_OC_TSEL,
	IN_PCRG_LDO_VSRAM_MD_DUMMY_LOAD,
	IN_PCRG_LDO_VSRAM_MD_OP_ ODE,
	IN_PCRG_LDO_VSRAM_MD_R2R_PDN_DIS,
	IN_PCRG_LDO_VSRAM_MD_CK_SW_ ODE,
	IN_PCDA_VSRAM_MD_B_EN,
	IN_PCDACVSRAM_MD_B_STB,
	IN_PCDACVSRAM_MD_B_LP,
	IN_PCDACVSRAM_MD_L_EN,
	IN_PCDACVSRAM_MD_L_STB,
	IN_PCDACVSRAM_MD_OCFB_EN,
	IN_PCDACVSRAM_MD_DUMMY_LOAD,
	IN_PCDACVSRAM_MD_VSLEEP_SEL,
	IN_PCDACVSRAM_MD_R2R_PDN,
	IN_PCDACVSRAM_MD_TRACK_NDIS_EN,
	IN_PCRG_LDO_VSRAM_MD_VOSEL_SLEEP,
	IN_PCLDO_VSRAM_MD_WDTDBG_VOSEL,
	IN_PCDACVSRAM_MD_VOSEL_GRAY,
	IN_PCDACVSRAM_MD_VOSEL,
	IN_PCRG_LDO_VSRAM_MD_SFCHG_FRATE,
	IN_PCRG_LDO_VSRAM_MD_SFCHG_FEN,
	IN_PCRG_LDO_VSRAM_MD_SFCHG_RRATE,
	IN_PCRG_LDO_VSRAM_MD_SFCHG_REN,
	IN_PCRG_LDO_VSRAM_MD_DVS_TRANS_TD,
	IN_PCRG_LDO_VSRAM_MD_DVS_TRANS_CTRL,
	IN_PCRG_LDO_VSRAM_MD_DVS_TRANS_ONCE,
	IN_PCRG_LDO_VSRAM_MD_HW0_OP_EN,
	IN_PCRG_LDO_VSRAM_MD_HW1_OP_EN,
	IN_PCRG_LDO_VSRAM_MD_HW2_OP_EN,
	IN_PCRG_LDO_VSRAM_MD_HW3_OP_EN,
	IN_PCRG_LDO_VSRAM_MD_HW4_OP_EN,
	IN_PCRG_LDO_VSRAM_MD_HW5_OP_EN,
	IN_PCRG_LDO_VSRAM_MD_HW6_OP_EN,
	IN_PCRG_LDO_VSRAM_MD_HW7_OP_EN,
	IN_PCRG_LDO_VSRAM_MD_HW8_OP_EN,
	IN_PCRG_LDO_VSRAM_MD_HW9_OP_EN,
	IN_PCRG_LDO_VSRAM_MD_HW10_OP_EN,
	IN_PCRG_LDO_VSRAM_MD_HW11_OP_EN,
	IN_PCRG_LDO_VSRAM_MD_HW12_OP_EN,
	IN_PCRG_LDO_VSRAM_MD_HW13_OP_EN,
	IN_PCRG_LDO_VSRAM_MD_HW14_OP_EN,
	IN_PCRG_LDO_VSRAM_MD_SW_OP_EN,
	IN_PCRG_LDO_VSRAM_MD_OP_EN SET,
	IN_PCRG_LDO_VSRAM_MD_OP_EN CLR,
	IN_PCRG_LDO_VSRAM_MD_HW0_OP_CFG,
	IN_PCRG_LDO_VSRAM_MD_HW1_OP_CFG,
	IN_PCRG_LDO_VSRAM_MD_HW2_OP_CFG,
	IN_PCRG_LDO_VSRAM_MD_HW3_OP_CFG,
	IN_PCRG_LDO_VSRAM_MD_HW4_OP_CFG,
	IN_PCRG_LDO_VSRAM_MD_HW5_OP_CFG,
	IN_PCRG_LDO_VSRAM_MD_HW6_OP_CFG,
	IN_PCRG_LDO_VSRAM_MD_HW7_OP_CFG,
	IN_PCRG_LDO_VSRAM_MD_HW8_OP_CFG,
	IN_PCRG_LDO_VSRAM_MD_HW9_OP_CFG,
	IN_PCRG_LDO_VSRAM_MD_HW10_OP_CFG,
	IN_PCRG_LDO_VSRAM_MD_HW11_OP_CFG,
	IN_PCRG_LDO_VSRAM_MD_HW12_OP_CFG,
	IN_PCRG_LDO_VSRAM_MD_HW13_OP_CFG,
	IN_PCRG_LDO_VSRAM_MD_HW14_OP_CFG,
	IN_PCRG_LDO_VSRAM_MD_SW_OP_CFG,
	IN_PCRG_LDO_VSRAM_MD_OP_CFG SET,
	IN_PCRG_LDO_VSRAM_MD_OP_CFG CLR,
	IN_PCRG_LDO_VSRAM_MD_TRACK_EN,
	IN_PCRG_LDO_VSRAM_MD_TRACK_ ODE,
	IN_PCRG_LDO_VSRAM_MD_VOSEL_DELTA,
	IN_PCRG_LDO_VSRAM_MD_VOSEL_OFFSET,
	IN_PCRG_LDO_VSRAM_MD_VOSEL_LB,
	IN_PCRG_LDO_VSRAM_MD_VOSEL_HB,
	IN_PCLDO_ANA0_ANA_ID,
	IN_PCLDO_ANA0_DIG_ID,
	IN_PCLDO_ANA0_ANA_MINOR REV,
	IN_PCLDO_ANA0_ANA_MAJOR REV,
	IN_PCLDO_ANA0_DIG_MINOR REV,
	IN_PCLDO_ANA0_DIG_MAJOR REV,
	IN_PCLDO_ANA0_DSN CBS,
	IN_PCLDO_ANA0_DSN BIX,
	IN_PCLDO_ANA0_DSN ESP,
	IN_PCLDO_ANA0_DSN FPI,
	IN_PCRG_VFE28_VOCAL,
	IN_PCRG_VFE28_VOSEL,
	IN_PCRG_VFE28_NDIS_EN,
	IN_PCRG_VFE28_RSV 1,
	IN_PCRG_VFE28_OC_LP_EN,
	IN_PCRG_VFE28_ULP_IQ CLAMP_EN,
	IN_PCRG_VFE28_ULP_BIASX2_EN,
	IN_PCRG_VFE28_MEASURE_FT_EN,
	IN_PCRGS_VFE28_OC_STATUS,
	IN_PCRG_VAUX18_VOCAL,
	IN_PCRG_VAUX18_VOSEL,
	IN_PCRG_VAUX18_NDIS_EN,
	IN_PCRG_VAUX18_RSV 1,
	IN_PCRG_VAUX18_OC_LP_EN,
	IN_PCRG_VAUX18_ULP_IQ CLAMP_EN,
	IN_PCRG_VAUX18_ULP_BIASX2_EN,
	IN_PCRG_VAUX18_MEASURE_FT_EN,
	IN_PCRGS_VAUX18_OC_STATUS,
	IN_PCRG_VUSB_VOCAL,
	IN_PCRG_VUSB_VOSEL,
	IN_PCRG_VUSB_NDIS_EN,
	IN_PCRG_VUSB_RSV 1,
	IN_PCRG_VUSB_OC_LP_EN,
	IN_PCRG_VUSB_ULP_IQ CLAMP_EN,
	IN_PCRG_VUSB_ULP_BIASX2_EN,
	IN_PCRG_VUSB_MEASURE_FT_EN,
	IN_PCRGS_VUSB_OC_STATUS,
	IN_PCRG_VBIF28_VOCAL,
	IN_PCRG_VBIF28_VOSEL,
	IN_PCRG_VBIF28_NDIS_EN,
	IN_PCRG_VBIF28_RSV 1,
	IN_PCRG_VBIF28_OC_LP_EN,
	IN_PCRG_VBIF28_ULP_IQ CLAMP_EN,
	IN_PCRG_VBIF28_ULP_BIASX2_EN,
	IN_PCRG_VBIF28_MEASURE_FT_EN,
	IN_PCRGS_VBIF28_OC_STATUS,
	IN_PCRG_VCN33_1_VOCAL,
	IN_PCRG_VCN33_1_VOSEL,
	IN_PCRG_VCN33_1_NDIS_EN,
	IN_PCRG_VCN33_1_RSV 0,
	IN_PCRG_VCN33_1_RSV 1,
	IN_PCRG_VCN33_1_OC_LP_EN,
	IN_PCRG_VCN33_1_ULP_IQ CLAMP_EN,
	IN_PCRG_VCN33_1_ULP_BIASX2_EN,
	IN_PCRG_VCN33_1_MEASURE_FT_EN,
	IN_PCRGS_VCN33_1_OC_STATUS,
	IN_PCRG_VCN33_2_VOCAL,
	IN_PCRG_VCN33_2_VOSEL,
	IN_PCRG_VCN33_2_NDIS_EN,
	IN_PCRG_VCN33_2_RSV 0,
	IN_PCRG_VCN33_2_RSV 1,
	IN_PCRG_VCN33_2_OC_LP_EN,
	IN_PCRG_VCN33_2_ULP_IQ CLAMP_EN,
	IN_PCRG_VCN33_2_ULP_BIASX2_EN,
	IN_PCRG_VCN33_2_MEASURE_FT_EN,
	IN_PCRGS_VCN33_2_OC_STATUS,
	IN_PCRG_VEMC_NDIS_EN,
	IN_PCRG_VEMC_RSV 0,
	IN_PCRG_VEMC_RSV 1,
	IN_PCRG_VEMC_OC_LP_EN,
	IN_PCRG_VEMC_ULP_IQ CLAMP_EN,
	IN_PCRG_VEMC_ULP_BIASX2_EN,
	IN_PCRG_VEMC_MEASURE_FT_EN,
	IN_PCRGS_VEMC_OC_STATUS,
	IN_PCRG_VSIM1_VOCAL,
	IN_PCRG_VSIM1_VOSEL,
	IN_PCRG_VSIM1_NDIS_EN,
	IN_PCRG_VSIM1_RSV 1,
	IN_PCRG_VSIM1_OC_LP_EN,
	IN_PCRG_VSIM1_ULP_IQ CLAMP_EN,
	IN_PCRG_VSIM1_ULP_BIASX2_EN,
	IN_PCRG_VSIM1_MEASURE_FT_EN,
	IN_PCRGS_VSIM1_OC_STATUS,
	IN_PCRG_VSIM2_VOCAL,
	IN_PCRG_VSIM2_VOSEL,
	IN_PCRG_VSIM2_NDIS_EN,
	IN_PCRG_VSIM2_RSV 1,
	IN_PCRG_VSIM2_OC_LP_EN,
	IN_PCRG_VSIM2_ULP_IQ CLAMP_EN,
	IN_PCRG_VSIM2_ULP_BIASX2_EN,
	IN_PCRG_VSIM2_MEASURE_FT_EN,
	IN_PCRGS_VSIM2_OC_STATUS,
	IN_PCRG_VIO28_VOCAL,
	IN_PCRG_VIO28_VOSEL,
	IN_PCRG_VIO28_NDIS_EN,
	IN_PCRG_VIO28_RSV 1,
	IN_PCRG_VIO28_OC_LP_EN,
	IN_PCRG_VIO28_ULP_IQ CLAMP_EN,
	IN_PCRG_VIO28_ULP_BIASX2_EN,
	IN_PCRG_VIO28_MEASURE_FT_EN,
	IN_PCRGS_VIO28_OC_STATUS,
	IN_PCRG_VIBR_VOCAL,
	IN_PCRG_VIBR_VOSEL,
	IN_PCRG_VIBR_NDIS_EN,
	IN_PCRG_VIBR_RSV 1,
	IN_PCRG_VIBR_OC_LP_EN,
	IN_PCRG_VIBR_ULP_IQ CLAMP_EN,
	IN_PCRG_VIBR_ULP_BIASX2_EN,
	IN_PCRG_VIBR_MEASURE_FT_EN,
	IN_PCRGS_VIBR_OC_STATUS,
	IN_PCRG_ADLDO_RSV,
	IN_PCRG_VA12_NDIS_EN,
	IN_PCRG_VA12_RSV 1,
	IN_PCRG_VA12_OC_LP_EN,
	IN_PCRG_VA12_ULP_IQ CLAMP_EN,
	IN_PCRG_VA12_ULP_BIASX2_EN,
	IN_PCRG_VA12_MEASURE_FT_EN,
	IN_PCRGS_VA12_OC_STATUS,
	IN_PCLDO_ANA0_ELR_LEN,
	IN_PCRG_VFE28_VOTRIM,
	IN_PCRG_VAUX18_VOTRIM,
	IN_PCRG_VUSB_VOTRIM,
	IN_PCRG_VBIF28_VOTRIM,
	IN_PCRG_VCN33_1_VOTRIM,
	IN_PCRG_VCN33_1_OC_TRIM,
	IN_PCRG_VCN33_2_VOTRIM,
	IN_PCRG_VCN33_2_OC_TRIM,
	IN_PCRG_VEMC_OC_TRIM,
	IN_PCRG_VSIM1_VOTRIM,
	IN_PCRG_VSIM1_OC_TRIM,
	IN_PCRG_VSIM2_VOTRIM,
	IN_PCRG_VSIM2_OC_TRIM,
	IN_PCRG_VIO28_VOTRIM,
	IN_PCRG_VIBR_VOTRIM,
	IN_PCRG_VIBR_OC_TRIM,
	IN_PCRG_VRTC28_BIAS_SEL,
	IN_PCRG_VA12_VOTRIM,
	IN_PCRG_VA12_VOCAL,
	IN_PCRG_VA12_VOSEL,
	IN_PCLDO_ANA1_ANA_ID,
	IN_PCLDO_ANA1_DIG_ID,
	IN_PCLDO_ANA1_ANA_MINOR REV,
	IN_PCLDO_ANA1_ANA_MAJOR REV,
	IN_PCLDO_ANA1_DIG_MINOR REV,
	IN_PCLDO_ANA1_DIG_MAJOR REV,
	IN_PCLDO_ANA1_DSN CBS,
	IN_PCLDO_ANA1_DSN BIX,
	IN_PCLDO_ANA1_DSN ESP,
	IN_PCLDO_ANA1_DSN FPI,
	IN_PCRG_VRF18_VOCAL,
	IN_PCRG_VRF18_VOSEL,
	IN_PCRG_VRF18_NDIS_EN,
	IN_PCRG_VRF18_RSV 0,
	IN_PCRG_VRF18_RSV 1,
	IN_PCRG_VRF18_OC_LP_EN,
	IN_PCRG_VRF18_ULP_IQ CLAMP_EN,
	IN_PCRG_VRF18_ULP_BIASX2_EN,
	IN_PCRG_VRF18_MEASURE_FT_EN,
	IN_PCRGS_VRF18_OC_STATUS,
	IN_PCRG_VEFUSE_VOCAL,
	IN_PCRG_VEFUSE_VOSEL,
	IN_PCRG_VEFUSE_NDIS_EN,
	IN_PCRG_VEFUSE_RSV 1,
	IN_PCRG_VEFUSE_OC_LP_EN,
	IN_PCRG_VEFUSE_ULP_IQ CLAMP_EN,
	IN_PCRG_VEFUSE_ULP_BIASX2_EN,
	IN_PCRG_VEFUSE_MEASURE_FT_EN,
	IN_PCRGS_VEFUSE_OC_STATUS,
	IN_PCRG_VCN18_VOCAL,
	IN_PCRG_VCN18_VOSEL,
	IN_PCRG_VCN18_NDIS_EN,
	IN_PCRG_VCN18_RSV 1,
	IN_PCRG_VCN18_OC_LP_EN,
	IN_PCRG_VCN18_ULP_IQ CLAMP_EN,
	IN_PCRG_VCN18_ULP_BIASX2_EN,
	IN_PCRG_VCN18_MEASURE_FT_EN,
	IN_PCRGS_VCN18_OC_STATUS,
	IN_PCRG_VCAMIO_VOCAL,
	IN_PCRG_VCAMIO_VOSEL,
	IN_PCRG_VCAMIO_NDIS_EN,
	IN_PCRG_VCAMIO_RSV 1,
	IN_PCRG_VCAMIO_OC_LP_EN,
	IN_PCRG_VCAMIO_ULP_IQ CLAMP_EN,
	IN_PCRG_VCAMIO_ULP_BIASX2_EN,
	IN_PCRG_VCAMIO_MEASURE_FT_EN,
	IN_PCRGS_VCAMIO_OC_STATUS,
	IN_PCRG_VAUD18_VOCAL,
	IN_PCRG_VAUD18_VOSEL,
	IN_PCRG_VAUD18_NDIS_EN,
	IN_PCRG_VAUD18_RSV 1,
	IN_PCRG_VAUD18_OC_LP_EN,
	IN_PCRG_VAUD18_ULP_IQ CLAMP_EN,
	IN_PCRG_VAUD18_ULP_BIASX2_EN,
	IN_PCRG_VAUD18_MEASURE_FT_EN,
	IN_PCRGS_VAUD18_OC_STATUS,
	IN_PCRG_VIO18_VOCAL,
	IN_PCRG_VIO18_VOSEL,
	IN_PCRG_VIO18_NDIS_EN,
	IN_PCRG_VIO18_RSV 1,
	IN_PCRG_VIO18_OC_LP_EN,
	IN_PCRG_VIO18_ULP_IQ CLAMP_EN,
	IN_PCRG_VIO18_ULP_BIASX2_EN,
	IN_PCRG_VIO18_MEASURE_FT_EN,
	IN_PCRGS_VIO18_OC_STATUS,
	IN_PCRG_VM18_VOCAL,
	IN_PCRG_VM18_VOSEL,
	IN_PCRG_VM18_NDIS_EN,
	IN_PCRG_VM18_RSV 1,
	IN_PCRG_VM18_OC_LP_EN,
	IN_PCRG_VM18_ULP_IQ CLAMP_EN,
	IN_PCRG_VM18_ULP_BIASX2_EN,
	IN_PCRG_VM18_MEASURE_FT_EN,
	IN_PCRGS_VM18_OC_STATUS,
	IN_PCRG_VUFS_VOCAL,
	IN_PCRG_VUFS_VOSEL,
	IN_PCRG_VUFS_NDIS_EN,
	IN_PCRG_VUFS_RSV 1,
	IN_PCRG_VUFS_OC_LP_EN,
	IN_PCRG_VUFS_ULP_IQ CLAMP_EN,
	IN_PCRG_VUFS_ULP_BIASX2_EN,
	IN_PCRG_VUFS_MEASURE_FT_EN,
	IN_PCRGS_VUFS_OC_STATUS,
	IN_PCRG_SLDO20_RSV,
	IN_PCRG_VRF12_VOCAL,
	IN_PCRG_VRF12_VOSEL,
	IN_PCRG_VRF12_NDIS_EN,
	IN_PCRG_VRF12_RSV 0,
	IN_PCRG_VRF12_RSV 1,
	IN_PCRG_VRF12_OC_LP_EN,
	IN_PCRG_VRF12_ULP_IQ CLAMP_EN,
	IN_PCRG_VRF12_ULP_BIASX2_EN,
	IN_PCRG_VRF12_MEASURE_FT_EN,
	IN_PCRGS_VRF12_OC_STATUS,
	IN_PCRG_VCN13_VOCAL,
	IN_PCRG_VCN13_VOSEL,
	IN_PCRG_VCN13_NDIS_EN,
	IN_PCRG_VCN13_RSV 0,
	IN_PCRG_VCN13_RSV 1,
	IN_PCRG_VCN13_OC_LP_EN,
	IN_PCRG_VCN13_ULP_IQ CLAMP_EN,
	IN_PCRG_VCN13_ULP_BIASX2_EN,
	IN_PCRG_VCN13_MEASURE_FT_EN,
	IN_PCRGS_VCN13_OC_STATUS,
	IN_PCRG_VA09_NDIS_EN,
	IN_PCRG_VA09_RSV 1,
	IN_PCRG_VA09_OC_LP_EN,
	IN_PCRG_VA09_ULP_IQ CLAMP_EN,
	IN_PCRG_VA09_ULP_BIASX2_EN,
	IN_PCRG_VA09_MEASURE_FT_EN,
	IN_PCRGS_VA09_OC_STATUS,
	IN_PCRG_VSRAM_PROC1_NDIS_EN,
	IN_PCRG_VSRAM_PROC1_NDIS_PLCUR,
	IN_PCRG_VSRAM_PROC1_OC_LP_EN,
	IN_PCRG_VSRAM_PROC1_RSV H,
	IN_PCRG_VSRAM_PROC1_RSV L,
	IN_PCRG_VSRAM_PROC1_ULP_IQ CLAMP_EN,
	IN_PCRG_VSRAM_PROC1_ULP_BIASX2_EN,
	IN_PCRG_VSRAM_PROC1_MEASURE_FT_EN,
	IN_PCRGS_VSRAM_PROC1_OC_STATUS,
	IN_PCRG_VSRAM_PROC2_NDIS_EN,
	IN_PCRG_VSRAM_PROC2_NDIS_PLCUR,
	IN_PCRG_VSRAM_PROC2_OC_LP_EN,
	IN_PCRG_VSRAM_PROC2_RSV H,
	IN_PCRG_VSRAM_PROC2_RSV L,
	IN_PCRG_VSRAM_PROC2_ULP_IQ CLAMP_EN,
	IN_PCRG_VSRAM_PROC2_ULP_BIASX2_EN,
	IN_PCRG_VSRAM_PROC2_MEASURE_FT_EN,
	IN_PCRGS_VSRAM_PROC2_OC_STATUS,
	IN_PCRG_VSRAM_OTHERS_NDIS_EN,
	IN_PCRG_VSRAM_OTHERS_NDIS_PLCUR,
	IN_PCRG_VSRAM_OTHERS_OC_LP_EN,
	IN_PCRG_VSRAM_OTHERS_RSV H,
	IN_PCRG_VSRAM_OTHERS_RSV L,
	IN_PCRG_VSRAM_OTHERS_ULP_IQ CLAMP_EN,
	IN_PCRG_VSRAM_OTHERS_ULP_BIASX2_EN,
	IN_PCRG_VSRAM_OTHERS_MEASURE_FT_EN,
	IN_PCRGS_VSRAM_OTHERS_OC_STATUS,
	IN_PCRG_VSRAM_MD_NDIS_EN,
	IN_PCRG_VSRAM_MD_NDIS_PLCUR,
	IN_PCRG_VSRAM_MD_OC_LP_EN,
	IN_PCRG_VSRAM_MD_RSV H,
	IN_PCRG_VSRAM_MD_RSV L,
	IN_PCRG_VSRAM_MD_ULP_IQ CLAMP_EN,
	IN_PCRG_VSRAM_MD_ULP_BIASX2_EN,
	IN_PCRG_VSRAM_MD_MEASURE_FT_EN,
	IN_PCRGS_VSRAM_MD_OC_STATUS,
	IN_PCRG_SLDO14_RSV,
	IN_PCLDO_ANA1_ELR_LEN,
	IN_PCRG_VRF18_VOTRIM,
	IN_PCRG_VEFUSE_VOTRIM,
	IN_PCRG_VCN18_VOTRIM,
	IN_PCRG_VCN18_OC_TRIM,
	IN_PCRG_VCAMIO_VOTRIM,
	IN_PCRG_VAUD18_VOTRIM,
	IN_PCRG_VIO18_VOTRIM,
	IN_PCRG_VM18_VOTRIM,
	IN_PCRG_VUFS_VOTRIM,
	IN_PCRG_VUFS_OC_TRIM,
	IN_PCRG_VRF12_VOTRIM,
	IN_PCRG_VCN13_VOTRIM,
	IN_PCRG_VA09_VOTRIM,
	IN_PCRG_VA09_VOCAL,
	IN_PCRG_VA09_VOSEL,
	IN_PCLDO_ANA2_ANA_ID,
	IN_PCLDO_ANA2_DIG_ID,
	IN_PCLDO_ANA2_ANA_MINOR REV,
	IN_PCLDO_ANA2_ANA_MAJOR REV,
	IN_PCLDO_ANA2_DIG_MINOR REV,
	IN_PCLDO_ANA2_DIG_MAJOR REV,
	IN_PCLDO_ANA2_DSN CBS,
	IN_PCLDO_ANA2_DSN BIX,
	IN_PCLDO_ANA2_DSN ESP,
	IN_PCLDO_ANA2_DSN FPI,
	IN_PCRG_VXO22_VOCAL,
	IN_PCRG_VXO22_VOSEL,
	IN_PCRG_VXO22_RSV 1,
	IN_PCRG_VXO22_OC_LP_EN,
	IN_PCRG_VXO22_ULP_IQ CLAMP_EN,
	IN_PCRG_VXO22_ULP_BIASX2_EN,
	IN_PCRG_VXO22_MEASURE_FT_EN,
	IN_PCRGS_VXO22_OC_STATUS,
	IN_PCRG_VRFCK_VOCAL,
	IN_PCRG_VRFCK_VOSEL,
	IN_PCRG_VRFCK_OP_CUR_EN,
	IN_PCRG_VRFCK_RSV 1,
	IN_PCRG_VRFCK_OC_LP_EN,
	IN_PCRG_VRFCK_ULP_IQ CLAMP_EN,
	IN_PCRG_VRFCK_ULP_BIASX2_EN,
	IN_PCRG_VRFCK_ EASURE_FT_EN,
	IN_PCRG_VRFCK_CAS_CSEL,
	IN_PCRG_VRFCK_CAS_ISEL,
	IN_PCRG_VRFCK_CAS_RSEL,
	IN_PCRG_VRFCK_CAS_STB,
	IN_PCRGS_VRFCK_OC_STATUS,
	IN_PCRG_VRFCK_1_VOCAL,
	IN_PCRG_VRFCK_1_VOSEL,
	IN_PCRG_VRFCK_1_RSV 1,
	IN_PCRG_VRFCK_1_OC_LP_EN,
	IN_PCRG_VRFCK_1_ULP_IQ CLAMP_EN,
	IN_PCRG_VRFCK_1_ULP_BIASX2_EN,
	IN_PCRG_VRFCK_1_MEASURE_FT_EN,
	IN_PCRGS_VRFCK_1_OC_STATUS,
	IN_PCRG_VBBCK_VOSEL,
	IN_PCRG_VBBCK_OP_CUR_EN,
	IN_PCRG_VBBCK_RSV 1,
	IN_PCRG_VBBCK_OC_LP_EN,
	IN_PCRG_VBBCK_MEASURE_FT_EN,
	IN_PCRGS_VBBCK_OC_STATUS,
	IN_PCLDO_ANA2_ELR_LEN,
	IN_PCRG_VXO22_VOTRIM,
	IN_PCRG_VXO22_NDIS_EN,
	IN_PCRG_VRFCK_VOTRIM,
	IN_PCRG_VRFCK_HV_EN,
	IN_PCRG_VRFCK_CAS_EN,
	IN_PCRG_VRFCK_NDIS_EN,
	IN_PCRG_VRFCK_1_VOTRIM,
	IN_PCRG_VRFCK_1_NDIS_EN,
	IN_PCRG_VBBCK_HV_EN,
	IN_PCRG_VBBCK_NDIS_EN,
	IN_PCDUMMYLOAD_ANA_ID,
	IN_PCDUMMYLOAD_DIG_ID,
	IN_PCDUMMYLOAD_ANA_MINOR REV,
	IN_PCDUMMYLOAD_ANA_MAJOR REV,
	IN_PCDUMMYLOAD_DIG_MINOR REV,
	IN_PCDUMMYLOAD_DIG_MAJOR REV,
	IN_PCDUMMYLOAD_DSN CBS,
	IN_PCDUMMYLOAD_DSN BIX,
	IN_PCDUMMYLOAD_DSN ESP,
	IN_PCDUMMYLOAD_DSN FPI,
	IN_PCRG_ISINK_TRIM_EN,
	IN_PCRG_ISINK_TRIM_SEL,
	IN_PCRG_ISINK_RSV,
	IN_PCRG_ISINK0_CHOP_EN,
	IN_PCRG_ISINK1_CHOP_EN,
	IN_PCRG_ISINK0_DOUBLE,
	IN_PCRG_ISINK1_DOUBLE,
	IN_PCISINK0_RSV1,
	IN_PCISINK0_RSV0,
	IN_PCISINK_CH0_STEP,
	IN_PCISINK1_RSV1,
	IN_PCISINK1_RSV0,
	IN_PCISINK_CH1_STEP,
	IN_PCAD_ISINK0_STATUS,
	IN_PCAD_ISINK1_STATUS,
	IN_PCISINK_CH1_EN,
	IN_PCISINK_CH0_EN,
	IN_PCISINK_CHOP1_EN,
	IN_PCISINK_CHOP0_EN,
	IN_PCISINK_CH1_BIAS_EN,
	IN_PCISINK_CH0_BIAS_EN,
	IN_PCDUMMYLOAD_ELR_LEN,
	IN_PCRG_ISINK_TRIM_BIAS,
	IN_PCAUD_TOP_ANA_ID,
	IN_PCAUD_TOP_DIG_ID,
	IN_PCAUD_TOP_ANA_MINOR REV,
	IN_PCAUD_TOP_ANA_MAJOR REV,
	IN_PCAUD_TOP_DIG_MINOR REV,
	IN_PCAUD_TOP_DIG_MAJOR REV,
	IN_PCAUD_TOP_CBS,
	IN_PCAUD_TOP_BIX,
	IN_PCAUD_TOP_ESP,
	IN_PCAUD_TOP_FPI,
	IN_PCAUD_TOP_CLK_OFFSET,
	IN_PCAUD_TOP_RST_OFFSET,
	IN_PCAUD_TOP_INT_OFFSET,
	IN_PCAUD_TOP_INT_LEN,
	IN_PCRG_ACCDET_CK_PDN,
	IN_PCRG_AUD_CK_PDN,
	IN_PCRG_AUDIF_CK_PDN,
	IN_PCRG_ZCD13M_CK_PDN,
	IN_PCRG_AUDNCP_CK_PDN,
	IN_PCRG_PAD_AUD_CLK_MISO_CK_PDN,
	IN_PCRG_AUD_INTRP_CK_PDN,
	IN_PCRG_VOW32K_CK_PDN,
	IN_PCRG_VOW13M_CK_PDN,
	IN_PCRG_AUD_TOP_CKPDN_CON0 SET,
	IN_PCRG_AUD_TOP_CKPDN_CON0 CLR,
	IN_PCRG_AUD_CK_CKSEL,
	IN_PCRG_AUDIF_CK_CKSEL,
	IN_PCRG_AUD_TOP_CKSEL_CON0 SET,
	IN_PCRG_AUD_TOP_CKSEL_CON0 CLR,
	IN_PCRG_AUD26M_CK_TST_DIS,
	IN_PCRG_AUD_CK_TSTSEL,
	IN_PCRG_AUDIF_CK_TSTSEL,
	IN_PCRG_AUD26M_CK_TSTSEL,
	IN_PCRG_VOW13M_CK_TST_DIS,
	IN_PCRG_VOW13M_CK_TSTSEL,
	IN_PCRG_AUD_INTRP_CK_PDN_HWEN,
	IN_PCRG_AUD_INTRP_CK_PND_HWEN_CON0 SET,
	IN_PCRG_AUD_INTRP_CLK_PDN_HWEN_CON0 CLR,
	IN_PCRG_AUDIO_RST,
	IN_PCRG_ACCDET_RST,
	IN_PCRG_ZCD_RST,
	IN_PCRG_AUDNCP_RST,
	IN_PCRG_AUD_TOP_RST_CON0 SET,
	IN_PCRG_AUD_TOP_RST_CON0 CLR,
	IN_PCBANK_ACCDET_SWRST,
	IN_PCBANK_AUDIO_SWRST,
	IN_PCBANK_AUDZCD_SWRST,
	IN_PCRG_INT_EN_AUDIO,
	IN_PCRG_INT_EN_ACCDET,
	IN_PCRG_INT_EN_ACCDET_EINT0,
	IN_PCRG_INT_EN_ACCDET_EINT1,
	IN_PCRG_AUD_INT_CON0 SET,
	IN_PCRG_AUD_INT_CON0 CLR,
	IN_PCRG_INT_MASK_AUDIO,
	IN_PCRG_INT_MASK_ACCDET,
	IN_PCRG_INT_MASK_ACCDET_EINT0,
	IN_PCRG_INT_MASK_ACCDET_EINT1,
	IN_PCRG_AUD_INT_MASK_CON0 SET,
	IN_PCRG_AUD_INT_MASK_CON0 CLR,
	IN_PCRG_INT_STATUS_AUDIO,
	IN_PCRG_INT_STATUS_ACCDET,
	IN_PCRG_INT_STATUS_ACCDET_EINT0,
	IN_PCRG_INT_STATUS_ACCDET_EINT1,
	IN_PCRG_INT_RAW_STATUS_AUDIO,
	IN_PCRG_INT_RAW_STATUS_ACCDET,
	IN_PCRG_INT_RAW_STATUS_ACCDET_EINT0,
	IN_PCRG_INT_RAW_STATUS_ACCDET_EINT1,
	IN_PCRG_AUD_TOP_INT_POLARITY,
	IN_PCRG_AUD_TOP_MON_SEL,
	IN_PCRG_AUD_CLK_INT_MON_FLAG_SEL,
	IN_PCRG_AUD_CLK_INT_MON_FLAG_EN,
	IN_PCAUDIO_DIG_ANA_ID,
	IN_PCAUDIO_DIG_DIG_ID,
	IN_PCAUDIO_DIG_ANA_MINOR REV,
	IN_PCAUDIO_DIG_ANA_MAJOR REV,
	IN_PCAUDIO_DIG_DIG_MINOR REV,
	IN_PCAUDIO_DIG_DIG_MAJOR REV,
	IN_PCAUDIO_DIG_DSN CBS,
	IN_PCAUDIO_DIG_DSN BIX,
	IN_PCAUDIO_DIG_1_ESP,
	IN_PCAUDIO_DIG_DSN FPI,
	IN_PCAFE_ON,
	IN_PCAFE_DL_LR_SWAP,
	IN_PCAFE_UL_LR_SWAP,
	IN_PCDL_2_SRC_ON_TMP_CTL_PRE,
	IN_PCC_TWO_DIGITAL_N_PCCTL,
	IN_PCC_DIGN_PCPHASE_SEL_CH2CCTL,
	IN_PCC_DIGN_PCPHASE_SEL_CH1CCTL,
	IN_PCUL_SRC_ON_TMP_CTL,
	IN_PCUL_SDM_3_LEVEL_CTL,
	IN_PCUL_LOOP_BACK_ ODE_CTL,
	IN_PCDIGN_PC3P25M_1P625M_SEL_CTL,
	IN_PCDIGN_PC4P33M_SEL_CTL,
	IN_PCDN_PCLOW_POWER_ ODE_CTL,
	IN_PCADDA6CC_TWO_DIGITAL_N_PCCTL,
	IN_PCADDA6CC_DIGN_PCPHASE_SEL_CH2CCTL,
	IN_PCADDA6CC_DIGN_PCPHASE_SEL_CH1CCTL,
	IN_PCADDA6CUL_SRC_ON_TMP_CTL,
	IN_PCADDA6CUL_SDM_3_LEVEL_CTL,
	IN_PCADDA6CUL_LOOP_BACK_ ODE_CTL,
	IN_PCADDA6CDIGN_PC3P25M_1P625M_SEL_CTL,
	IN_PCADDA6CDIGN_PC4P33M_SEL_CTL,
	IN_PCADDA6CDN_PCLOW_POWER_ ODE_CTL,
	IN_PCDL_SINE_ON,
	IN_PCUL_SINE_ON,
	IN_PCMTKAIF_SINE_ON,
	IN_PCADDA6CUL_SINE_ON,
	IN_PCADDA6CMTKAIF_SINE_ON,
	IN_PCPDN_RESERVED,
	IN_PCPDN_AFE_TEST ODEL_CTL,
	IN_PCPWR_CLK_DIS_CTL,
	IN_PCPDN_I2SCDL_CTL,
	IN_PCPDN_ADDA6CADC_CTL,
	IN_PCPDN_ADC_CTL,
	IN_PCPDN_DAC_CTL,
	IN_PCPDN_AFE_CTL,
	IN_PCAFE_MON_SEL,
	IN_PCAUDIO_SYS_TOP_MON_SEL,
	IN_PCAUDIO_SYS_TOP_MON_SWAP,
	IN_PCCCI_SCRAMBLER_EN,
	IN_PCCCI_AUD_SDM_7BIT_SEL,
	IN_PCCCI_AUD_SDM_MUTER,
	IN_PCCCI_AUD_SDM_MUTEL,
	IN_PCCCI_AUD_SPLIT_TEST_EN,
	IN_PCCCI_ZERO_PAD_DISABLE,
	IN_PCCCI_AUD_IDAC_TEST_EN,
	IN_PCCCI_SPLT_SCRMB_ON,
	IN_PCCCI_SPLT_SCRMB_CLK_ON,
	IN_PCCCI_RAND_EN,
	IN_PCCCI_LCH_INV,
	IN_PCCCI_SCRAMBLER_CG_EN,
	IN_PCCCI_AUDIO_FIFO_WPTR,
	IN_PCCCI_AUD_ANACK_SEL,
	IN_PCAUD_SDM_TEST_R,
	IN_PCAUD_SDM_TEST_L,
	IN_PCCCI_ACD_FUNC_RSTB,
	IN_PCCCI_AFIFO_CLK_PWDB,
	IN_PCCCI_ACD_ ODE,
	IN_PCCCI_AUDIO_FIFO_ENABLE,
	IN_PCCCI_AUDIO_FIFO_CLKIN_INV,
	IN_PCCCI_AUD_DAC_ANA_RSTB_SEL,
	IN_PCCCI_AUD_DAC_ANA_MUTE,
	IN_PCR_SPLITTER_TRUNC_RND,
	IN_PCDIGN_PCTESTCK_SEL,
	IN_PCDIGN_PCTESTCK_SRC_SEL,
	IN_PCSDM_TESTCK_SRC_SEL,
	IN_PCSDM_ANA13M_TESTCK_SRC_SEL,
	IN_PCSDM_ANA13M_TESTCK_SEL,
	IN_PCUL_FIFO_WCLK_6P5M_TESTCK_SRC_SEL,
	IN_PCUL_FIFO_WCLK_6P5M_TESTCK_SEL,
	IN_PCUL_FIFO_WDATA_TESTSRC_SEL,
	IN_PCUL_FIFO_WDATA_TESTEN,
	IN_PCUL_FIFO_DIGN_PCWDATA_TESTSRC_SEL,
	IN_PCUL_FIFO_WCLK_INV,
	IN_PCR_AUD_DAC_NEG_LARGE_MONO,
	IN_PCR_AUD_DAC_POS_LARGE_MONO,
	IN_PCR_AUD_DAC_SW_RSTB,
	IN_PCR_AUD_DAC_3TH_SEL,
	IN_PCR_AUD_DAC_MONO_SEL,
	IN_PCR_AUD_DAC_NEG_TINY_MONO,
	IN_PCR_AUD_DAC_POS_TINY_MONO,
	IN_PCR_AUD_DAC_NEG_SMALL_MONO,
	IN_PCR_AUD_DAC_POS_SMALL_MONO,
	IN_PCUL2_FIFO_WCLK_6P5M_TESTCK_SRC_SEL,
	IN_PCUL2_FIFO_WCLK_6P5M_TESTCK_SEL,
	IN_PCUL2_FIFO_WDATA_TESTSRC_SEL,
	IN_PCUL2_FIFO_WDATA_TESTEN,
	IN_PCUL2_FIFO_DIGN_PCWDATA_TESTSRC_SEL,
	IN_PCUL2_FIFO_WCLK_INV,
	IN_PCUL2_DIGN_PCTESTCK_SEL,
	IN_PCUL2_DIGN_PCTESTCK_SRC_SEL,
	IN_PCSPLITTER1_DITHER_GAIN,
	IN_PCSPLITTER2_DITHER_GAIN,
	IN_PCSPLITTER1_DITHER_EN,
	IN_PCSPLITTER2_DITHER_EN,
	IN_PCCCI_SCRAMBLER_EN_2ND,
	IN_PCCCI_AUD_SDM_7BIT_SEL_2ND,
	IN_PCCCI_AUD_SDM_MUTER_2ND,
	IN_PCCCI_AUD_SDM_MUTEL_2ND,
	IN_PCCCI_AUD_SPLIT_TEST_EN_2ND,
	IN_PCCCI_ZERO_PAD_DISABLE_2ND,
	IN_PCCCI_AUD_IDAC_TEST_EN_2ND,
	IN_PCCCI_SPLT_SCRMB_ON_2ND,
	IN_PCCCI_SPLT_SCRMB_CLK_ON_2ND,
	IN_PCCCI_RAND_EN_2ND,
	IN_PCCCI_LCH_INV_2ND,
	IN_PCCCI_SCRAMBLER_CG_EN_2ND,
	IN_PCCCI_AUDIO_FIFO_WPTR_2ND,
	IN_PCCCI_AUD_ANACK_SEL_2ND,
	IN_PCAUD_SDM_TEST_R_2ND,
	IN_PCAUD_SDM_TEST_L_2ND,
	IN_PCCCI_ACD_FUNC_RSTB_2ND,
	IN_PCCCI_AFIFO_CLK_PWDB_2ND,
	IN_PCCCI_ACD_ ODE_2ND,
	IN_PCCCI_AUDIO_FIFO_ENABLE_2ND,
	IN_PCCCI_AUDIO_FIFO_CLKIN_INV_2ND,
	IN_PCCCI_AUD_DAC_ANA_RSTB_SEL_2ND,
	IN_PCCCI_AUD_DAC_ANA_MUTE_2ND,
	IN_PCR_SPLITTER_TRUNC_RND_2ND,
	IN_PCSPLITTER1_DITHER_GAIN_2ND,
	IN_PCSPLITTER2_DITHER_GAIN_2ND,
	IN_PCSPLITTER1_DITHER_EN_2ND,
	IN_PCSPLITTER2_DITHER_EN_2ND,
	IN_PCAUD_SCR_OUT_R,
	IN_PCAUD_SCR_OUT_L,
	IN_PCAUD_SCR_OUT_R_2ND,
	IN_PCAUD_SCR_OUT_L_2ND,
	IN_PCRGS_AUDRCTUNE0READ,
	IN_PCRGS_AUDRCTUNE1READ,
	IN_PCASYNC_TEST_OUT_BCK,
	IN_PCRGCMTKAIF_RXIF_FIFO_INTEN,
	IN_PCAFE_RESERVED,
	IN_PCMTKAIF_RXIF_RD_EMPTY_STATUS,
	IN_PCMTKAIF_RXIF_WR_FULL_STATUS,
	IN_PCMTKAIF_RXIF_FIFO_STATUS,
	IN_PCMTKAIFTX_V3_SDATA_OUT1,
	IN_PCMTKAIFTX_V3_SDATA_OUT2,
	IN_PCMTKAIFTX_V3_SDATA_OUT3,
	IN_PCMTKAIFTX_V3_SYNC_OUT,
	IN_PCMTKAIF_RXIF_INVALID_CYCLE,
	IN_PCMTKAIF_RXIF_INVALID_FLAG,
	IN_PCMTKAIF_RXIF_SEARCH_FAIL_FLAG,
	IN_PCMTKAIFRX_V3_SDATA_IN1,
	IN_PCMTKAIFRX_V3_SDATA_IN2,
	IN_PCMTKAIFRX_V3_SDATA_IN3,
	IN_PCMTKAIFRX_V3_SYNC_IN,
	IN_PCMTKAIF_TXIF_IN_CH1,
	IN_PCMTKAIF_TXIF_IN_CH2,
	IN_PCADDA6CMTKAIF_TXIF_IN_CH1,
	IN_PCADDA6CMTKAIF_TXIF_IN_CH2,
	IN_PCMTKAIF_RXIF_OUT_CH1,
	IN_PCMTKAIF_RXIF_OUT_CH2,
	IN_PCMTKAIF_RXIF_OUT_CH3,
	IN_PCRGCMTKAIF_LOOPBACK_TEST1,
	IN_PCRGCMTKAIF_LOOPBACK_TEST2,
	IN_PCRGCMTKAIF_IN_PCTXIF_8TO5,
	IN_PCRGCADDA6CMTKAIF_IN_PCTXIF_8TO5,
	IN_PCRGCMTKAIF_TXIF_PROTOCOL2,
	IN_PCRGCMTKAIF_BYPASS_SRC_TEST,
	IN_PCRGCMTKAIF_BYPASS_SRC_ ODE,
	IN_PCRG_MTKAIF_RXIF_PROTOCOL2,
	IN_PCRGCADDA6CMTKAIF_TXIF_PROTOCOL2,
	IN_PCRGCMTKAIF_RXIF_CLKINV,
	IN_PCRGCMTKAIF_RXIF_DATA_ ODE,
	IN_PCRG_MTKAIF_RXIF_DETECT_ON,
	IN_PCRGCMTKAIF_RXIF_FIFO_RSP,
	IN_PCRGCMTKAIF_RXIF_DATA_BIT,
	IN_PCRGCMTKAIF_RXIF_VOICE_ ODE,
	IN_PCRG_MTKAIF_RXIF_VOICE_ ODE_PROTOCOL2,
	IN_PCRGCMTKAIF_RXIF_SYNC_CHECK_ROUND,
	IN_PCRGCMTKAIF_RXIF_INVALID_SYNC_CHECK_ROUND,
	IN_PCRGCMTKAIF_RXIF_SYNC_SEARCH_TABLE,
	IN_PCRG_MTKAIF_RXIF_SYNC_CNT_TABLE,
	IN_PCRG_MTKAIF_RXIF_CLEAR_SYNC_FAIL,
	IN_PCRG_MTKAIF_RXIF_SYNC_WORD1_DISABLE,
	IN_PCRG_MTKAIF_RXIF_SYNC_WORD2_DISABLE,
	IN_PCRG_MTKAIF_RXIF_P2_INPUT_SEL,
	IN_PCRG_MTKAIF_RXIF_DETECT_ON_PROTOCOL2,
	IN_PCRGCMTKAIF_RXIF_FIFO_RSP_PROTOCOL2,
	IN_PCRGCMTKAIF_RXIF_LOOPBACK_USE_NLE,
	IN_PCRG_MTKAIF_RX_SYNC_WORD1,
	IN_PCRG_MTKAIF_RX_SYNC_WORD2,
	IN_PCRGCADDACMTKAIF_TX_SYNC_WORD1,
	IN_PCRG_ADDACMTKAIF_TX_SYNC_WORD2,
	IN_PCRGCADDA6CMTKAIF_TX_SYNC_WORD1,
	IN_PCRG_ADDA6CMTKAIF_TX_SYNC_WORD2,
	IN_PCR_AUD_SDM_MUTE_R_2ND,
	IN_PCR_AUD_SDM_MUTE_L_2ND,
	IN_PCR_AUD_SDM_MUTE_R,
	IN_PCR_AUD_SDM_MUTE_L,
	IN_PCC_MUTE_SW_CTL,
	IN_PCC_DAC_EN_CTL,
	IN_PCC_AMP_DIV_CH1CCTL,
	IN_PCC_FREQ_DIV_CH1CCTL,
	IN_PCC_SGEN_RCH_INV_8BIT,
	IN_PCC_SGEN_RCH_INV_5BIT,
	IN_PCRGCAN_PCUL_ADC_CLK_SEL,
	IN_PCRG_UL_ASYNC_FIFO_SOFT_RST,
	IN_PCRG_UL_ASYNC_FIFO_SOFT_RST_EN,
	IN_PCRG_UL2_ASYNC_FIFO_SOFT_RST,
	IN_PCRG_UL2_ASYNC_FIFO_SOFT_RST_EN,
	IN_PCDCCLK_GEN_ON,
	IN_PCDCCLK_PDN,
	IN_PCDCCLK_REF_CK_SEL,
	IN_PCDCCLK_INV,
	IN_PCDCCLK_DIV,
	IN_PCDCCLK_PHASE_SEL,
	IN_PCDCCLK_RESYNC_BYPASS,
	IN_PCRESYNC_SRC_CK_INV,
	IN_PCRESYNC_SRC_SEL,
	IN_PCRG_AUD_PAD_TOP_PHASE_ ODE,
	IN_PCRG_AUD_PAD_TOP_DAT_MISO_LOOPBACK,
	IN_PCRG_AUD_PAD_TOP_PHASE_ ODE2,
	IN_PCRG_AUD_PAD_TOP_DAT_MISO2_LOOPBACK,
	IN_PCRG_AUD_PAD_TOP_PHASE_ ODE3,
	IN_PCRG_AUD_PAD_TOP_DAT_MISO3_LOOPBACK,
	IN_PCRG_AUD_PAD_TOP_TX_FIFO_ON,
	IN_PCRG_AUD_PAD_TOP_MTKAIF_CLK_PROTOCOL2,
	IN_PCRGCAUD_PAD_TOP_TX_FIFO_RSP,
	IN_PCADDACAUD_PAD_TOP_MON,
	IN_PCADDACAUD_PAD_TOP_MON1,
	IN_PCADDACAUD_PAD_TOP_MON2,
	IN_PCNLE_LCH_ON,
	IN_PCNLE_LCH_CH_SEL,
	IN_PCNLE_LCH_HPGAIN_SEL,
	IN_PCNLE_RCH_ON,
	IN_PCNLE_RCH_CH_SEL,
	IN_PCNLE_RCH_HPGAIN_SEL,
	IN_PCNLE_MONITOR,
	IN_PCCK_CG_EN_MON,
	IN_PCRG_DN_PCADC3_SOURCE_SEL,
	IN_PCRG_DN_PCADC2_SOURCE_SEL,
	IN_PCRG_DN_PCADC1_SOURCE_SEL,
	IN_PCRG_AN_PCADC3_SOURCE_SEL,
	IN_PCRG_AN_PCADC2_SOURCE_SEL,
	IN_PCRG_AN_PCADC1_SOURCE_SEL,
	IN_PCRG_CHOP_DIV_EN,
	IN_PCRG_CHOP_DIV_SEL,
	IN_PCRG_ADDACCH1_SEL,
	IN_PCRG_ADDACCH2_SEL,
	IN_PCRG_ADDACEN_SEL,
	IN_PCRG_ADDA6CCH1_SEL,
	IN_PCRG_ADDA6CCH2_SEL,
	IN_PCRG_ADDA6CEN_SEL,
	IN_PCAUDIO_DIG_2ND_ANA_ID,
	IN_PCAUDIO_DIG_2ND_DIG_ID,
	IN_PCAUDIO_DIG_2ND_ANA_MINOR REV,
	IN_PCAUDIO_DIG_2ND_ANA_MAJOR REV,
	IN_PCAUDIO_DIG_2ND_DIG_MINOR REV,
	IN_PCAUDIO_DIG_2ND_DIG_MAJOR REV,
	IN_PCAUDIO_DIG_2ND_DSN CBS,
	IN_PCAUDIO_DIG_2ND_DSN BIX,
	IN_PCAUDIO_DIG_2_ESP,
	IN_PCAUDIO_DIG_2ND_DSN FPI,
	IN_PCRG_UP8X_SYNC_WORD,
	IN_PCRG_VOW_INTR_ ODE_SEL,
	IN_PCVOW_INTR_SW_VAL,
	IN_PCVOW_INTR_SW_ ODE,
	IN_PCVOW_LOOP_BACK_ ODE,
	IN_PCVOW_SDM_3_LEVEL,
	IN_PCVOW_CIC_ ODE_SEL,
	IN_PCMAIN_DN_PCCK_VOW_SEL,
	IN_PCVOW_DN_PCCK_SEL,
	IN_PCPDN_VOW,
	IN_PCVOW_ON_CH1,
	IN_PCSAMPLE_BASE_ ODE_CH1,
	IN_PCS_N_VALUE_RST_CH1,
	IN_PCVOW_INTR_CLR_CH1,
	IN_PCVOW_INTR_SOURCE_SEL_CH1,
	IN_PCVOW_ADC_CLK_INV_CH1,
	IN_PCVOW_DIGN_PCCKCPHASE_SEL_CH1,
	IN_PCVOW_CK_PDN_CH1,
	IN_PCVOW_ADC_CK_PDN_CH1,
	IN_PCVOW_CK_DIV_RST_CH1,
	IN_PCVOW_DIGN_PCON_CH1,
	IN_PCVOW_DN_P0_CK_PDN,
	IN_PCVOW_ON_CH2,
	IN_PCSAMPLE_BASE_ ODE_CH2,
	IN_PCS_N_VALUE_RST_CH2,
	IN_PCVOW_INTR_CLR_CH2,
	IN_PCVOW_INTR_SOURCE_SEL_CH2,
	IN_PCVOW_ADC_CLK_INV_CH2,
	IN_PCVOW_DIGN_PCCKCPHASE_SEL_CH2,
	IN_PCVOW_CK_PDN_CH2,
	IN_PCVOW_ADC_CK_PDN_CH2,
	IN_PCVOW_CK_DIV_RST_CH2,
	IN_PCVOW_DIGN_PCON_CH2,
	IN_PCVOW_DN_P1_CK_PDN,
	IN_PCVOW_P2_SNRDET_AUTO_PDN,
	IN_PCVOW_TXIF_SCK_DIV,
	IN_PCVOW_TXIF_MONO,
	IN_PCVOW_ADC_TESTCK_SEL,
	IN_PCVOW_ADC_TESTCK_SRC_SEL,
	IN_PCVOW_TXIF_SCK_INV,
	IN_PCRGCVOW_AN_PCADC2_SOURCE_SEL,
	IN_PCRG_VOW_AN_PCADC1_SOURCE_SEL,
	IN_PCVOW_INTR_FLAG_CH2,
	IN_PCVOW_INTR_FLAG_CH1,
	IN_PCVOW_INTR,
	IN_PCBUCK_DVFS_DONE,
	IN_PCAMPREF_CH1,
	IN_PCAMPREF_CH2,
	IN_PCTIMERINI_CH1,
	IN_PCTIMERINI_CH2,
	IN_PCA_INI_CH1,
	IN_PCB_INI_CH1,
	IN_PCA_DEFAULT_CH1,
	IN_PCB_DEFAULT_CH1,
	IN_PCVOW_IRQ_LATCH_SNR_EN_CH1,
	IN_PCA_INI_CH2,
	IN_PCB_INI_CH2,
	IN_PCA_DEFAULT_CH2,
	IN_PCB_DEFAULT_CH2,
	IN_PCVOW_IRQ_LATCH_SNR_EN_CH2,
	IN_PCK_ALPHA_FALL_CH1,
	IN_PCK_ALPHA_RISE_CH1,
	IN_PCK_BETA_FALL_CH1,
	IN_PCK_BETA_RISE_CH1,
	IN_PCK_ALPHA_FALL_CH2,
	IN_PCK_ALPHA_RISE_CH2,
	IN_PCK_BETA_FALL_CH2,
	IN_PCK_BETA_RISE_CH2,
	IN_PCN_MIN_CH1,
	IN_PCN_MIN_CH2,
	IN_PCVOW_SN_INI_CFG_VAL_CH1,
	IN_PCVOW_SN_INI_CFG_EN_CH1,
	IN_PCVOW_SN_INI_CFG_VAL_CH2,
	IN_PCVOW_SN_INI_CFG_EN_CH2,
	IN_PCK_GAMMA_CH2,
	IN_PCK_GAMMA_CH1,
	IN_PCVOW_DOWNCNT_CH1,
	IN_PCVOW_DOWNCNT_CH2,
	IN_PCSECOND_CNT_START_CH1,
	IN_PCVOW_A_CH1,
	IN_PCVOW_B_CH1,
	IN_PCSLT_COUNTER_ ON_CH1,
	IN_PCK_TMP_ ON_CH1,
	IN_PCSECOND_CNT_START_CH2,
	IN_PCVOW_A_CH2,
	IN_PCVOW_B_CH2,
	IN_PCSLT_COUNTER_ ON_CH2,
	IN_PCK_TMP_ ON_CH2,
	IN_PCVOW_S_L_CH1,
	IN_PCVOW_S_L_CH2,
	IN_PCVOW_S_H_CH1,
	IN_PCVOW_S_H_CH2,
	IN_PCVOW_N_L_CH1,
	IN_PCVOW_N_L_CH2,
	IN_PCVOW_N_H_CH1,
	IN_PCVOW_N_H_CH2,
	IN_PCVOW_TGEN_FREQ_DIV_CH1,
	IN_PCVOW_TGEN_MUTE_SW_CH1,
	IN_PCVOW_TGEN_EN_CH1,
	IN_PCVOW_TGEN_FREQ_DIV_CH2,
	IN_PCVOW_TGEN_MUTE_SW_CH2,
	IN_PCVOW_TGEN_EN_CH2,
	IN_PCRG_HPFCON_CH1,
	IN_PCRG_SNRDET_HPFCBYPASS_CH1,
	IN_PCRG_MTKAIF_HPFCBYPASS_CH1,
	IN_PCRG_BASELINE_ALPHA_ORDER_CH1,
	IN_PCVOW_HPFCDC_TEST_CH1,
	IN_PCRG_HPFCON_CH2,
	IN_PCRG_SNRDET_HPFCBYPASS_CH2,
	IN_PCRGCMTKAIF_HPFCBYPASS_CH2,
	IN_PCRGCBASELINE_ALPHA_ORDER_CH2,
	IN_PCVOW_HPFCDC_TEST_CH2,
	IN_PCAUDIO_DIG_3RD_ANA_ID,
	IN_PCAUDIO_DIG_3RD_DIG_ID,
	IN_PCAUDIO_DIG_3RD_ANA_MINOR REV,
	IN_PCAUDIO_DIG_3RD_ANA_MAJOR REV,
	IN_PCAUDIO_DIG_3RD_DIG_MINOR REV,
	IN_PCAUDIO_DIG_3RD_DIG_MAJOR REV,
	IN_PCAUDIO_DIG_3RD_DSN CBS,
	IN_PCAUDIO_DIG_3RD_DSN BIX,
	IN_PCAUDIO_DIG_3_ESP,
	IN_PCAUDIO_DIG_3RD_DSN FPI,
	IN_PCRG_PERIODIC_CNT_PERIOD,
	IN_PCRG_PERIODIC_CNT_CLR,
	IN_PCRG_PERIODIC_EN,
	IN_PCRG_PERIODIC_CNT_SET_VALUE,
	IN_PCRG_PERIODIC_CNT_PAUSE,
	IN_PCRG_PERIODIC_CNT_SET,
	IN_PCAUDPREAMPLON_PERIODIC_ON_CYCLE,
	IN_PCAUDPREAMPLON_PERIODIC_INVERSE,
	IN_PCAUDPREAMPLON_PERIODIC_ ODE,
	IN_PCAUDPREAMPLDCPRECHARGE_PERIODIC_ON_CYCLE,
	IN_PCAUDPREAMPLDCPRECHARGE_PERIODIC_INVERSE,
	IN_PCAUDPREAMPLDCPRECHARGE_PERIODIC_ ODE,
	IN_PCAUDADCLPWRUP_PERIODIC_ON_CYCLE,
	IN_PCAUDADCLPWRUP_PERIODIC_INVERSE,
	IN_PCAUDADCLPWRUP_PERIODIC_ ODE,
	IN_PCAUDGLBVOWLPWEN_PERIODIC_ON_CYCLE,
	IN_PCAUDGLBVOWLPWEN_PERIODIC_INVERSE,
	IN_PCAUDGLBVOWLPWEN_PERIODIC_ ODE,
	IN_PCAUDDIGN_PEN_PERIODIC_ON_CYCLE,
	IN_PCAUDDIGN_PEN_PERIODIC_INVERSE,
	IN_PCAUDDIGN_PEN_PERIODIC_ ODE,
	IN_PCAUDPWDBN_PBIAS0_PERIODIC_ON_CYCLE,
	IN_PCAUDPWDBN_PBIAS0_PERIODIC_INVERSE,
	IN_PCAUDPWDBN_PBIAS0_PERIODIC_ ODE,
	IN_PCAUDPWDBN_PBIAS1_PERIODIC_ON_CYCLE,
	IN_PCAUDPWDBN_PBIAS1_PERIODIC_INVERSE,
	IN_PCAUDPWDBN_PBIAS1_PERIODIC_ ODE,
	IN_PCXOCVOW_CK_EN_PERIODIC_ON_CYCLE,
	IN_PCXOCVOW_CK_EN_PERIODIC_INVERSE,
	IN_PCXOCVOW_CK_EN_PERIODIC_ ODE,
	IN_PCAUDGLBCPWRDN_PERIODIC_ON_CYCLE,
	IN_PCAUDGLBCPWRDN_PERIODIC_INVERSE,
	IN_PCAUDGLBCPWRDN_PERIODIC_ ODE,
	IN_PCVOW_ON_CH1_PERIODIC_ON_CYCLE,
	IN_PCVOW_ON_CH1_PERIODIC_INVERSE,
	IN_PCVOW_ON_CH1_PERIODIC_ ODE,
	IN_PCDMIC_ON_CH1_PERIODIC_ON_CYCLE,
	IN_PCDMIC_ON_CH1_PERIODIC_INVERSE,
	IN_PCDMIC_ON_CH1_PERIODIC_ ODE,
	IN_PCAUDPREAMPLON_PERIODIC_OFF_CYCLE,
	IN_PCPDN_VOW_F32K_CK,
	IN_PCAUDPREAMPLDCPRECHARGE_PERIODIC_OFF_CYCLE,
	IN_PCVOW_SNRDET_PERIODIC_CFG,
	IN_PCAUDADCLPWRUP_PERIODIC_OFF_CYCLE,
	IN_PCAUDGLBVOWLPWEN_PERIODIC_OFF_CYCLE,
	IN_PCAUDDIGN_PEN_PERIODIC_OFF_CYCLE,
	IN_PCAUDPWDBN_PBIAS0_PERIODIC_OFF_CYCLE,
	IN_PCAUDPWDBN_PBIAS1_PERIODIC_OFF_CYCLE,
	IN_PCXOCVOW_CK_EN_PERIODIC_OFF_CYCLE,
	IN_PCCLKSQ_EN_VOW_PERIODIC_ ODE,
	IN_PCAUDGLBCPWRDN_PERIODIC_OFF_CYCLE,
	IN_PCVOW_ON_CH1_PERIODIC_OFF_CYCLE,
	IN_PCDMIC_ON_CH1_PERIODIC_OFF_CYCLE,
	IN_PCAUDPREAMPRON_PERIODIC_ON_CYCLE,
	IN_PCAUDPREAMPRON_PERIODIC_INVERSE,
	IN_PCAUDPREAMPRON_PERIODIC_ ODE,
	IN_PCAUDPREAMPRDCPRECHARGE_PERIODIC_ON_CYCLE,
	IN_PCAUDPREAMPRDCPRECHARGE_PERIODIC_INVERSE,
	IN_PCAUDPREAMPRDCPRECHARGE_PERIODIC_ ODE,
	IN_PCAUDADCRPWRUP_PERIODIC_ON_CYCLE,
	IN_PCAUDADCRPWRUP_PERIODIC_INVERSE,
	IN_PCAUDADCRPWRUP_PERIODIC_ ODE,
	IN_PCAUDGLBRVOWLPWEN_PERIODIC_ON_CYCLE,
	IN_PCAUDGLBRVOWLPWEN_PERIODIC_INVERSE,
	IN_PCAUDGLBRVOWLPWEN_PERIODIC_ ODE,
	IN_PCAUDDIGN_P1EN_PERIODIC_ON_CYCLE,
	IN_PCAUDDIGN_P1EN_PERIODIC_INVERSE,
	IN_PCAUDDIGN_P1EN_PERIODIC_ ODE,
	IN_PCAUDPWDBN_PBIAS2_PERIODIC_ON_CYCLE,
	IN_PCAUDPWDBN_PBIAS2_PERIODIC_INVERSE,
	IN_PCAUDPWDBN_PBIAS2_PERIODIC_ ODE,
	IN_PCVOW_ON_CH2_PERIODIC_ON_CYCLE,
	IN_PCVOW_ON_CH2_PERIODIC_INVERSE,
	IN_PCVOW_ON_CH2_PERIODIC_ ODE,
	IN_PCDMIC_ON_CH2_PERIODIC_ON_CYCLE,
	IN_PCDMIC_ON_CH2_PERIODIC_INVERSE,
	IN_PCDMIC_ON_CH2_PERIODIC_ ODE,
	IN_PCAUDPREAMPRON_PERIODIC_OFF_CYCLE,
	IN_PCAUDPREAMPRDCPRECHARGE_PERIODIC_OFF_CYCLE,
	IN_PCAUDADCRPWRUP_PERIODIC_OFF_CYCLE,
	IN_PCAUDGLBRVOWLPWEN_PERIODIC_OFF_CYCLE,
	IN_PCAUDDIGN_P1EN_PERIODIC_OFF_CYCLE,
	IN_PCAUDPWDBN_PBIAS2_PERIODIC_OFF_CYCLE,
	IN_PCVOW_ON_CH2_PERIODIC_OFF_CYCLE,
	IN_PCDMIC_ON_CH2_PERIODIC_OFF_CYCLE,
	IN_PCVOW_PERIODIC_ ON0,
	IN_PCVOW_PERIODIC_ ON1,
	IN_PCVOW_PERIODIC_COUNT_MON,
	IN_PCRG_NCP_ON,
	IN_PCRG_NCP_DITHER_FIXED_CK0_ACK2_2P,
	IN_PCRG_NCP_DITHER_FIXED_CK0_ACK1_2P,
	IN_PCRG_NCP_DITHER_EN,
	IN_PCRG_NCP_ADITH,
	IN_PCRG_NCP_CK1_VALID_CNT,
	IN_PCRG_Y_VAL_CFG,
	IN_PCRG_X_VAL_CFG,
	IN_PCRG_XY_VAL_CFG_EN,
	IN_PCRG_NCP_PDDIS_EN,
	IN_PCRG_NCP_NONCLK_SET,
	IN_PCAUDENC_ANA_ID,
	IN_PCAUDENC_DIG_ID,
	IN_PCAUDENC_ANA_MINOR REV,
	IN_PCAUDENC_ANA_MAJOR REV,
	IN_PCAUDENC_DIG_MINOR REV,
	IN_PCAUDENC_DIG_MAJOR REV,
	IN_PCAUDENC_DSN CBS,
	IN_PCAUDENC_DSN BIX,
	IN_PCAUDENC_DSN ESP,
	IN_PCAUDENC_DSN FPI,
	IN_PCRG_AUDPREAMPLON,
	IN_PCRG_AUDPREAMPLDCCEN,
	IN_PCRG_AUDPREAMPLDCPRECHARGE,
	IN_PCRG_AUDPREAMPLPGATEST,
	IN_PCRGCAUDPREAMPLVSCALE,
	IN_PCRG_AUDPREAMPLINPUTSEL,
	IN_PCRG_AUDPREAMPLGAIN,
	IN_PCRGCBULKL_VCM_EN,
	IN_PCRG_AUDADCLPWRUP,
	IN_PCRG_AUDADCLINPUTSEL,
	IN_PCRG_AUDPREAMPRON,
	IN_PCRG_AUDPREAMPRDCCEN,
	IN_PCRG_AUDPREAMPRDCPRECHARGE,
	IN_PCRG_AUDPREAMPRPGATEST,
	IN_PCRGCAUDPREAMPRVSCALE,
	IN_PCRG_AUDPREAMPRINPUTSEL,
	IN_PCRG_AUDPREAMPRGAIN,
	IN_PCRGCBULKR_VCM_EN,
	IN_PCRG_AUDADCRPWRUP,
	IN_PCRG_AUDADCRINPUTSEL,
	IN_PCRG_AUDPREAMP3ON,
	IN_PCRG_AUDPREAMP3DCCEN,
	IN_PCRG_AUDPREAMP3DCPRECHARGE,
	IN_PCRG_AUDPREAMP3PGATEST,
	IN_PCRGCAUDPREAMP3VSCALE,
	IN_PCRG_AUDPREAMP3INPUTSEL,
	IN_PCRG_AUDPREAMP3GAIN,
	IN_PCRGCBULK3_VCM_EN,
	IN_PCRG_AUDADC3PWRUP,
	IN_PCRG_AUDADC3INPUTSEL,
	IN_PCRG_AUDULHALFBIAS,
	IN_PCRG_AUDGLBVOWLPWEN,
	IN_PCRG_AUDPREAMPLPEN,
	IN_PCRG_AUDADC1STSTAGELPEN,
	IN_PCRG_AUDADC2NDSTAGELPEN,
	IN_PCRG_AUDADCFLASHLPEN,
	IN_PCRG_AUDPREAMPIDDTEST,
	IN_PCRGCAUDADC1STSTAGEIDDTEST,
	IN_PCRGCAUDADC2NDSTAGEIDDTEST,
	IN_PCRGCAUDADCREFBUFIDDTEST,
	IN_PCRGCAUDADCFLASHIDDTEST,
	IN_PCRGCAUDRULHALFBIAS,
	IN_PCRG_AUDGLBRVOWLPWEN,
	IN_PCRG_AUDRPREAMPLPEN,
	IN_PCRG_AUDRADC1STSTAGELPEN,
	IN_PCRG_AUDRADC2NDSTAGELPEN,
	IN_PCRG_AUDRADCFLASHLPEN,
	IN_PCRG_AUDRPREAMPIDDTEST,
	IN_PCRGCAUDRADC1STSTAGEIDDTEST,
	IN_PCRGCAUDRADC2NDSTAGEIDDTEST,
	IN_PCRGCAUDRADCREFBUFIDDTEST,
	IN_PCRGCAUDRADCFLASHIDDTEST,
	IN_PCRGCAUDADCCLKRSTB,
	IN_PCRGCAUDADCCLKSEL,
	IN_PCRG_AUDADCCLKSOURCE,
	IN_PCRG_AUDADCCLKGEN ODE,
	IN_PCRG_AUDPREAMP_ACCFS,
	IN_PCRG_AUDPREAMPAAFEN,
	IN_PCRG_DCCVCMBUFLP ODSEL,
	IN_PCRG_DCCVCMBUFLPSWEN,
	IN_PCRG_AUDSPAREPGA,
	IN_PCRGCAUDADC1STSTAGESDENB,
	IN_PCRGCAUDADC2NDSTAGERESET,
	IN_PCRGCAUDADC3RDSTAGERESET,
	IN_PCRGCAUDADCFSRESET,
	IN_PCRGCAUDADCWIDECM,
	IN_PCRGCAUDADCNOPATEST,
	IN_PCRGCAUDADCBYPASS,
	IN_PCRGCAUDADCFFBYPASS,
	IN_PCRGCAUDADCDACFBCURRENT,
	IN_PCRGCAUDADCDACIDDTEST,
	IN_PCRGCAUDADCDACNRZ,
	IN_PCRGCAUDADCNODEM,
	IN_PCRGCAUDADCDACTEST,
	IN_PCRGCAUDADCDAC0P25FS,
	IN_PCRG_AUDADCRDAC0P25FS,
	IN_PCRG_AUDADCTESTDATA,
	IN_PCRGCAUDRCTUNEL,
	IN_PCRGCAUDRCTUNELSEL,
	IN_PCRG_AUDRCTUNER,
	IN_PCRG_AUDRCTUNERSEL,
	IN_PCRG_AUD3CTUNEL,
	IN_PCRGCAUD3CTUNELSEL,
	IN_PCRGS_AUDRCTUNE3READ,
	IN_PCRGCAUD3SPARE,
	IN_PCRGS_AUDRCTUNELREAD,
	IN_PCRGS_AUDRCTUNERREAD,
	IN_PCRGCAUDSPAREVA30,
	IN_PCRGCAUDSPAREVA18,
	IN_PCRG_AUDPGA_DECAP,
	IN_PCRG_AUDPGA_CAPRA,
	IN_PCRG_AUDPGA_ACCCMP,
	IN_PCRG_AUDENC_SPARE2,
	IN_PCRGCAUDDIGN_PEN,
	IN_PCRGCAUDDIGN_PBIAS,
	IN_PCRG_DMICHPCLKEN,
	IN_PCRGCAUDDIGN_PPDUTY,
	IN_PCRG_AUDDIGN_PNDUTY,
	IN_PCRG_DMICMONEN,
	IN_PCRG_DMICMONSEL,
	IN_PCRG_AUDDIGN_P1EN,
	IN_PCRGCAUDDIGN_PBIAS1,
	IN_PCRG_DMIC1HPCLKEN,
	IN_PCRGCAUDDIGN_P1PDUTY,
	IN_PCRG_AUDDIGN_P1NDUTY,
	IN_PCRG_DMIC1MONEN,
	IN_PCRG_DMIC1MONSEL,
	IN_PCRG_AUDSPAREVN_P,
	IN_PCRG_AUDPWDBN_PBIAS0,
	IN_PCRG_AUDN_PBIAS0BYPASSEN,
	IN_PCRGCAUDN_PBIAS0LOWPEN,
	IN_PCRG_AUDPWDBN_PBIAS3,
	IN_PCRGCAUDN_PBIAS0VREF,
	IN_PCRGCAUDN_PBIAS0DCSW0P1EN,
	IN_PCRGCAUDN_PBIAS0DCSW0P2EN,
	IN_PCRGCAUDN_PBIAS0DCSW0NEN,
	IN_PCRGCAUDN_PBIAS0DCSW2P1EN,
	IN_PCRGCAUDN_PBIAS0DCSW2P2EN,
	IN_PCRGCAUDN_PBIAS0DCSW2NEN,
	IN_PCRGCAUDPWDBN_PBIAS1,
	IN_PCRGCAUDN_PBIAS1BYPASSEN,
	IN_PCRGCAUDN_PBIAS1LOWPEN,
	IN_PCRG_AUDN_PBIAS1VREF,
	IN_PCRGCAUDN_PBIAS1DCSW1PEN,
	IN_PCRG_AUDN_PBIAS1DCSW1NEN,
	IN_PCRGCBANDGAPGEN,
	IN_PCRG_AUDN_PBIAS1HVEN,
	IN_PCRG_AUDN_PBIAS1HVVREF,
	IN_PCRGCAUDPWDBN_PBIAS2,
	IN_PCRG_AUDN_PBIAS2BYPASSEN,
	IN_PCRGCAUDN_PBIAS2LOWPEN,
	IN_PCRG_AUDN_PBIAS2VREF,
	IN_PCRGCAUDN_PBIAS2DCSW3P1EN,
	IN_PCRGCAUDN_PBIAS2DCSW3P2EN,
	IN_PCRGCAUDN_PBIAS2DCSW3NEN,
	IN_PCRGCAUDN_PBIASSPARE,
	IN_PCRG_AUDACCDETN_PBIAS0PULLLOW,
	IN_PCRG_AUDACCDETN_PBIAS1PULLLOW,
	IN_PCRG_AUDACCDETN_PBIAS2PULLLOW,
	IN_PCRG_AUDACCDETVIN1PULLLOW,
	IN_PCRG_AUDACCDETVTHACAL,
	IN_PCRG_AUDACCDETVTHBCAL,
	IN_PCRG_AUDACCDETTVDET,
	IN_PCRG_ACCDETSEL,
	IN_PCRG_SWBUF ODSEL,
	IN_PCRG_SWBUFSWEN,
	IN_PCRG_EINT0NOHYS,
	IN_PCRG_EINT0CONFIGACCDET,
	IN_PCRG_EINT0HIRENB,
	IN_PCRGCACCDET2AUXRESBYPASS,
	IN_PCRGCACCDET2AUXSWEN,
	IN_PCRG_AUDACCDETN_PBIAS3PULLLOW,
	IN_PCRG_EINT1CONFIGACCDET,
	IN_PCRG_EINT1HIRENB,
	IN_PCRGCEINT1NOHYS,
	IN_PCRG_EINTCOMPVTH,
	IN_PCRG_MTEST_EN,
	IN_PCRG_MTEST_SEL,
	IN_PCRG_MTEST_CURRENT,
	IN_PCRGCANALOGFDEN,
	IN_PCRG_FDVIN1PPULLLOW,
	IN_PCRG_FDEINT0TYPE,
	IN_PCRG_FDEINT1TYPE,
	IN_PCRG_EINT0CMPEN,
	IN_PCRG_EINT0CMPMEN,
	IN_PCRG_EINT0EN,
	IN_PCRG_EINT0CEN,
	IN_PCRG_EINT0INVEN,
	IN_PCRG_EINT0CTURBO,
	IN_PCRG_EINT1CMPEN,
	IN_PCRG_EINT1CMPMEN,
	IN_PCRG_EINT1EN,
	IN_PCRG_EINT1CEN,
	IN_PCRG_EINT1INVEN,
	IN_PCRG_EINT1CTURBO,
	IN_PCRG_ACCDETSPARE,
	IN_PCRG_AUDENCSPAREVA30,
	IN_PCRGCAUDENCSPAREVA18,
	IN_PCRG_CLKSQ_EN,
	IN_PCRG_CLKSQ_IN_SEL_TEST,
	IN_PCRGCCM_REFGENSEL,
	IN_PCRG_AUDIOCVOW_EN,
	IN_PCRG_CLKSQ_EN_VOW,
	IN_PCRG_CLKAND_EN_VOW,
	IN_PCRG_VOWCLK_SEL_EN_VOW,
	IN_PCRG_SPARE_VOW,
	IN_PCAUDDEC_ANA_ID,
	IN_PCAUDDEC_DIG_ID,
	IN_PCAUDDEC_ANA_MINOR REV,
	IN_PCAUDDEC_ANA_MAJOR REV,
	IN_PCAUDDEC_DIG_MINOR REV,
	IN_PCAUDDEC_DIG_MAJOR REV,
	IN_PCAUDDEC_DSN CBS,
	IN_PCAUDDEC_DSN BIX,
	IN_PCAUDDEC_DSN ESP,
	IN_PCAUDDEC_DSN FPI,
	IN_PCRG_AUDDACLPWRUP_VAUDP32,
	IN_PCRGCAUDDACRPWRUP_VAUDP32,
	IN_PCRGCAUD_DAC_PWR_UP_VA32,
	IN_PCRGCAUD_DAC_PWL_UP_VA32,
	IN_PCRGCAUDHPLPWRUP_VAUDP32,
	IN_PCRGCAUDHPRPWRUP_VAUDP32,
	IN_PCRGCAUDHPLPWRUP_IBIAS_VAUDP32,
	IN_PCRGCAUDHPRPWRUP_IBIAS_VAUDP32,
	IN_PCRGCAUDHPLMUXINPUTSEL_VAUDP32,
	IN_PCRGCAUDHPRMUXINPUTSEL_VAUDP32,
	IN_PCRGCAUDHPLSCDISABLE_VAUDP32,
	IN_PCRGCAUDHPRSCDISABLE_VAUDP32,
	IN_PCRGCAUDHPLBSCCURRENT_VAUDP32,
	IN_PCRGCAUDHPRBSCCURRENT_VAUDP32,
	IN_PCRGCAUDHPLOUTPWRUP_VAUDP32,
	IN_PCRGCAUDHPROUTPWRUP_VAUDP32,
	IN_PCRGCAUDHPLOUTAUXPWRUP_VAUDP32,
	IN_PCRGCAUDHPROUTAUXPWRUP_VAUDP32,
	IN_PCRGCHPLAUXFBRSW_EN_VAUDP32,
	IN_PCRGCHPRAUXFBRSW_EN_VAUDP32,
	IN_PCRGCHPLSHORT2HPLAUX_EN_VAUDP32,
	IN_PCRGCHPRSHORT2HPRAUX_EN_VAUDP32,
	IN_PCRGCHPLOUTSTGCTRL_VAUDP32,
	IN_PCRGCHPROUTSTGCTRL_VAUDP32,
	IN_PCRGCHPLOUTPUTSTBENH_VAUDP32,
	IN_PCRGCHPROUTPUTSTBENH_VAUDP32,
	IN_PCRGCAUDHPSTARTUP_VAUDP32,
	IN_PCRGCAUDREFN_DERES_EN_VAUDP32,
	IN_PCRGCHPINPUTSTBENH_VAUDP32,
	IN_PCRGCHPINPUTRESET0_VAUDP32,
	IN_PCRGCHPOUTPUTRESET0_VAUDP32,
	IN_PCRGCHPPSHORT2VCM_VAUDP32,
	IN_PCRGCAUDHPTRIM_EN_VAUDP32,
	IN_PCRGCAUDHPLTRIM_VAUDP32,
	IN_PCRGCAUDHPLFINETRIM_VAUDP32,
	IN_PCRGCAUDHPRTRIM_VAUDP32,
	IN_PCRGCAUDHPRFINETRIM_VAUDP32,
	IN_PCRGCAUDHPDIFFINPBIASADJ_VAUDP32,
	IN_PCRGCAUDHPLFCOMPRESSEL_VAUDP32,
	IN_PCRGCAUDHPHFCOMPRESSEL_VAUDP32,
	IN_PCRGCAUDHPHFCOMPBUFGAINSEL_VAUDP32,
	IN_PCRGCAUDHPCOMP_EN_VAUDP32,
	IN_PCRGCAUDHPDECMGAINADJ_VAUDP32,
	IN_PCRGCAUDHPDEDMGAINADJ_VAUDP32,
	IN_PCRGCAUDHSPWRUP_VAUDP32,
	IN_PCRGCAUDHSPWRUP_IBIAS_VAUDP32,
	IN_PCRGCAUDHSMUXINPUTSEL_VAUDP32,
	IN_PCRGCAUDHSSCDISABLE_VAUDP32,
	IN_PCRGCAUDHSBSCCURRENT_VAUDP32,
	IN_PCRGCAUDHSSTARTUP_VAUDP32,
	IN_PCRGCHSOUTPUTSTBENH_VAUDP32,
	IN_PCRGCHSINPUTSTBENH_VAUDP32,
	IN_PCRGCHSINPUTRESET0_VAUDP32,
	IN_PCRGCHSOUTPUTRESET0_VAUDP32,
	IN_PCRGCHSOUT_SHORTVCM_VAUDP32,
	IN_PCRGCAUDLOLPWRUP_VAUDP32,
	IN_PCRGCAUDLOLPWRUP_IBIAS_VAUDP32,
	IN_PCRGCAUDLOLMUXINPUTSEL_VAUDP32,
	IN_PCRGCAUDLOLSCDISABLE_VAUDP32,
	IN_PCRGCAUDLOLBSCCURRENT_VAUDP32,
	IN_PCRGCAUDLOSTARTUP_VAUDP32,
	IN_PCRGCLOINPUTSTBENH_VAUDP32,
	IN_PCRGCLOOUTPUTSTBENH_VAUDP32,
	IN_PCRGCLOINPUTRESET0_VAUDP32,
	IN_PCRGCLOOUTPUTRESET0_VAUDP32,
	IN_PCRGCLOOUT_SHORTVCM_VAUDP32,
	IN_PCRGCAUDDACTPWRUP_VAUDP32,
	IN_PCRGCAUD_DAC_PWT_UP_VA32,
	IN_PCRGCAUDTRIMBUF_INPUTMUXSEL_VAUDP32,
	IN_PCRGCAUDTRIMBUF_GAINSEL_VAUDP32,
	IN_PCRGCAUDTRIMBUF_EN_VAUDP32,
	IN_PCRGCAUDHPSPKDET_INPUTMUXSEL_VAUDP32,
	IN_PCRGCAUDHPSPKDET_OUTPUTMUXSEL_VAUDP32,
	IN_PCRGCAUDHPSPKDET_EN_VAUDP32,
	IN_PCRGCABIDEC_RSVD0_VA32,
	IN_PCRGCABIDEC_RSVD0_VAUDP32,
	IN_PCRGCABIDEC_RSVD1_VAUDP32,
	IN_PCRGCABIDEC_RSVD2_VAUDP32,
	IN_PCRGCAUDZCDMUXSEL_VAUDP32,
	IN_PCRGCAUDZCDCLKSEL_VAUDP32,
	IN_PCRGCAUDBIASADJ_0_VAUDP32,
	IN_PCRGCAUDBIASADJ_1_VAUDP32,
	IN_PCRGCAUDIBIASPWRDN_VAUDP32,
	IN_PCRGCRSTB_DECODER_VA32,
	IN_PCRGCSEL_DECODER_96K_VA32,
	IN_PCRGCSEL_DELAY_VCORE,
	IN_PCRG_AUDGLBCPWRDN_VA32,
	IN_PCRGCAUDGLBCLPCVOW_EN_VA32,
	IN_PCRGCAUDGLBCLP2CVOW_EN_VA32,
	IN_PCRGCLCLDO_DEC_EN_VA32,
	IN_PCRGCLCLDO_DEC_PDDIS_EN_VA18,
	IN_PCRG_LCLDO_DEC_REMOTE_SENSE_VA18,
	IN_PCRG_NVREG_EN_VAUDP32,
	IN_PCRGCNVREG_PULL0V_VAUDP32,
	IN_PCRGCAUDPMU_RSVD_VA18,
	IN_PCAUDZCD_ANA_ID,
	IN_PCAUDZCD_DIG_ID,
	IN_PCAUDZCD_ANA_MINOR REV,
	IN_PCAUDZCD_ANA_MAJOR REV,
	IN_PCAUDZCD_DIG_MINOR REV,
	IN_PCAUDZCD_DIG_MAJOR REV,
	IN_PCAUDZCD_DSN CBS,
	IN_PCAUDZCD_DSN BIX,
	IN_PCAUDZCD_DSN ESP,
	IN_PCAUDZCD_DSN FPI,
	IN_PCRG_AUDZCDENABLE,
	IN_PCRG_AUDZCDGAINSTEPTIME,
	IN_PCRG_AUDZCDGAINSTEPSIZE,
	IN_PCRG_AUDZCDTIMEOUT ODESEL,
	IN_PCRG_AUDLOLGAIN,
	IN_PCRGCAUDLORGAIN,
	IN_PCRGCAUDHPLGAIN,
	IN_PCRGCAUDHPRGAIN,
	IN_PCRGCAUDHSGAIN,
	IN_PCRGCAUDIVLGAIN,
	IN_PCRGCAUDIVRGAIN,
	IN_PCRGCAUDINTGAIN1,
	IN_PCRGCAUDINTGAIN2,
	IN_PCACCDET_ANA_ID,
	IN_PCACCDET_DIG_ID,
	IN_PCACCDET_ANA_MINOR REV,
	IN_PCACCDET_ANA_MAJOR REV,
	IN_PCACCDET_DIG_MINOR REV,
	IN_PCACCDET_DIG_MAJOR REV,
	IN_PCACCDET_DSN CBS,
	IN_PCACCDET_DSN BIX,
	IN_PCACCDET_ESP,
	IN_PCACCDET_DSN FPI,
	IN_PCACCDET_AUXADC_SEL,
	IN_PCACCDET_AUXADC_SW,
	IN_PCACCDET_TEST_AUXADC,
	IN_PCACCDET_AUXADC_ANASWCTRL_SEL,
	IN_PCAUDACCDETAUXADCSWCTRL_SEL,
	IN_PCAUDACCDETAUXADCSWCTRL_SW,
	IN_PCACCDET_TEST_ANA,
	IN_PCRGCAUDACCDETRSV,
	IN_PCACCDET_SW_EN,
	IN_PCACCDET_SEQ_INIT,
	IN_PCACCDET_EINT0_SW_EN,
	IN_PCACCDET_EINT0_SEQ_INIT,
	IN_PCACCDET_EINT1_SW_EN,
	IN_PCACCDET_EINT1_SEQ_INIT,
	IN_PCACCDET_EINT0_INVERTER_SW_EN,
	IN_PCACCDET_EINT0_INVERTER_SEQ_INIT,
	IN_PCACCDET_EINT1_INVERTER_SW_EN,
	IN_PCACCDET_EINT1_INVERTER_SEQ_INIT,
	IN_PCACCDET_EINT0_M_SW_EN,
	IN_PCACCDET_EINT1_M_SW_EN,
	IN_PCACCDET_EINT_M_DETECT_EN,
	IN_PCACCDET_CMP_PWM_EN,
	IN_PCACCDET_VTH_PWM_EN,
	IN_PCACCDET_MBIAS_PWM_EN,
	IN_PCACCDET_EINT_EN_PWM_EN,
	IN_PCACCDET_EINT_CMPEN_PWM_EN,
	IN_PCACCDET_EINT_CMPMEN_PWM_EN,
	IN_PCACCDET_EINT_CTURBO_PWM_EN,
	IN_PCACCDET_CMP_PWM_IDLE,
	IN_PCACCDET_VTH_PWM_IDLE,
	IN_PCACCDET_MBIAS_PWM_IDLE,
	IN_PCACCDET_EINT0_CMPEN_PWM_IDLE,
	IN_PCACCDET_EINT1_CMPEN_PWM_IDLE,
	IN_PCACCDET_PWM_EN_SW,
	IN_PCACCDET_PWM_EN_SEL,
	IN_PCACCDET_PWM_WIDTH,
	IN_PCACCDET_PWM_THRESH,
	IN_PCACCDET_RISE_DELAY,
	IN_PCACCDET_FALL_DELAY,
	IN_PCACCDET_EINT_CMPMEN_PWM_THRESH,
	IN_PCACCDET_EINT_CMPMEN_PWM_WIDTH,
	IN_PCACCDET_EINT_EN_PWM_THRESH,
	IN_PCACCDET_EINT_EN_PWM_WIDTH,
	IN_PCACCDET_EINT_CMPEN_PWM_THRESH,
	IN_PCACCDET_EINT_CMPEN_PWM_WIDTH,
	IN_PCACCDET_DEBOUNCE0,
	IN_PCACCDET_DEBOUNCE1,
	IN_PCACCDET_DEBOUNCE2,
	IN_PCACCDET_DEBOUNCE3,
	IN_PCACCDET_CONNECT_AUXADC_TIME_DIG,
	IN_PCACCDET_CONNECT_AUXADC_TIME_ANA,
	IN_PCACCDET_EINT_DEBOUNCE0,
	IN_PCACCDET_EINT_DEBOUNCE1,
	IN_PCACCDET_EINT_DEBOUNCE2,
	IN_PCACCDET_EINT_DEBOUNCE3,
	IN_PCACCDET_EINT_INVERTER_DEBOUNCE,
	IN_PCACCDET_IVAL_CUR_IN,
	IN_PCACCDET_IVAL_SAM_IN,
	IN_PCACCDET_IVAL_MEM_IN,
	IN_PCACCDET_EINT_IVAL_CUR_IN,
	IN_PCACCDET_EINT_IVAL_SAM_IN,
	IN_PCACCDET_EINT_IVAL_MEM_IN,
	IN_PCACCDET_IVAL_SEL,
	IN_PCACCDET_EINT_IVAL_SEL,
	IN_PCACCDET_EINT_INVERTER_IVAL_CUR_IN,
	IN_PCACCDET_EINT_INVERTER_IVAL_SAM_IN,
	IN_PCACCDET_EINT_INVERTER_IVAL_MEM_IN,
	IN_PCACCDET_EINT_INVERTER_IVAL_SEL,
	IN_PCACCDET_IRQ,
	IN_PCACCDET_EINT0_IRQ,
	IN_PCACCDET_EINT1_IRQ,
	IN_PCACCDET_EINT_IN_INVERSE,
	IN_PCACCDET_IRQ_CLR,
	IN_PCACCDET_EINT0_IRQ_CLR,
	IN_PCACCDET_EINT1_IRQ_CLR,
	IN_PCACCDET_EINT_M_PLUG_IN_NUM,
	IN_PCACCDET_DA_STABLE,
	IN_PCACCDET_EINT0_EN_STABLE,
	IN_PCACCDET_EINT0_CMPEN_STABLE,
	IN_PCACCDET_EINT0_CMPMEN_STABLE,
	IN_PCACCDET_EINT0_CTURBO_STABLE,
	IN_PCACCDET_EINT0_CEN_STABLE,
	IN_PCACCDET_EINT1_EN_STABLE,
	IN_PCACCDET_EINT1_CMPEN_STABLE,
	IN_PCACCDET_EINT1_CMPMEN_STABLE,
	IN_PCACCDET_EINT1_CTURBO_STABLE,
	IN_PCACCDET_EINT1_CEN_STABLE,
	IN_PCACCDET_HW ODE_EN,
	IN_PCACCDET_HW ODE_SEL,
	IN_PCACCDET_PLUG_OUT_DETECT,
	IN_PCACCDET_EINT0_REVERSE,
	IN_PCACCDET_EINT1_REVERSE,
	IN_PCACCDET_EINT_HW ODE_EN,
	IN_PCACCDET_EINT_PLUG_OUT_BYPASS_DEB,
	IN_PCACCDET_EINT_M_PLUG_IN_EN,
	IN_PCACCDET_EINT_M_HW ODE_EN,
	IN_PCACCDET_TEST_CMPEN,
	IN_PCACCDET_TEST_VTHEN,
	IN_PCACCDET_TEST_MBIASEN,
	IN_PCACCDET_EINT_TEST_EN,
	IN_PCACCDET_EINT_TEST_INVEN,
	IN_PCACCDET_EINT_TEST_CMPEN,
	IN_PCACCDET_EINT_TEST_CMPMEN,
	IN_PCACCDET_EINT_TEST_CTURBO,
	IN_PCACCDET_EINT_TEST_CEN,
	IN_PCACCDET_TEST_B,
	IN_PCACCDET_TEST_A,
	IN_PCACCDET_EINT_TEST_CMPOUT,
	IN_PCACCDET_EINT_TEST_CMPMOUT,
	IN_PCACCDET_EINT_TEST_INVOUT,
	IN_PCACCDET_CMPEN_SEL,
	IN_PCACCDET_VTHEN_SEL,
	IN_PCACCDET_MBIASEN_SEL,
	IN_PCACCDET_EINT_EN_SEL,
	IN_PCACCDET_EINT_INVEN_SEL,
	IN_PCACCDET_EINT_CMPEN_SEL,
	IN_PCACCDET_EINT_CMPMEN_SEL,
	IN_PCACCDET_EINT_CTURBO_SEL,
	IN_PCACCDET_B_SEL,
	IN_PCACCDET_A_SEL,
	IN_PCACCDET_EINT_CMPOUT_SEL,
	IN_PCACCDET_EINT_CMPMOUT_SEL,
	IN_PCACCDET_EINT_INVOUT_SEL,
	IN_PCACCDET_CMPEN_SW,
	IN_PCACCDET_VTHEN_SW,
	IN_PCACCDET_MBIASEN_SW,
	IN_PCACCDET_EINT0_EN_SW,
	IN_PCACCDET_EINT0_INVEN_SW,
	IN_PCACCDET_EINT0_CMPEN_SW,
	IN_PCACCDET_EINT0_CMPMEN_SW,
	IN_PCACCDET_EINT0_CTURBO_SW,
	IN_PCACCDET_EINT1_EN_SW,
	IN_PCACCDET_EINT1_INVEN_SW,
	IN_PCACCDET_EINT1_CMPEN_SW,
	IN_PCACCDET_EINT1_CMPMEN_SW,
	IN_PCACCDET_EINT1_CTURBO_SW,
	IN_PCACCDET_B_SW,
	IN_PCACCDET_A_SW,
	IN_PCACCDET_EINT0_CMPOUT_SW,
	IN_PCACCDET_EINT0_CMPMOUT_SW,
	IN_PCACCDET_EINT0_INVOUT_SW,
	IN_PCACCDET_EINT1_CMPOUT_SW,
	IN_PCACCDET_EINT1_CMPMOUT_SW,
	IN_PCACCDET_EINT1_INVOUT_SW,
	IN_PCADCAUDACCDETCMPOB,
	IN_PCADCAUDACCDETCMPOA,
	IN_PCACCDET_CUR_IN,
	IN_PCACCDET_SAM_IN,
	IN_PCACCDET_MEM_IN,
	IN_PCACCDET_STATE,
	IN_PCDA_AUDACCDETNBIASCLK,
	IN_PCDA_AUDACCDETVTHCLK,
	IN_PCDA_AUDACCDETCMPCLK,
	IN_PCDA_AUDACCDETAUXADCSWCTRL,
	IN_PCADCEINT0CMPMOUT,
	IN_PCADCEINT0CMPOUT,
	IN_PCACCDET_EINT0_CUR_IN,
	IN_PCACCDET_EINT0_SAM_IN,
	IN_PCACCDET_EINT0_MEM_IN,
	IN_PCACCDET_EINT0_STATE,
	IN_PCDA_EINT0CMPEN,
	IN_PCDA_EINT0CMPMEN,
	IN_PCDA_EINT0CTURBO,
	IN_PCAD_EINT1CMPMOUT,
	IN_PCADCEINT1CMPOUT,
	IN_PCACCDET_EINT1_CUR_IN,
	IN_PCACCDET_EINT1_SAM_IN,
	IN_PCACCDET_EINT1_MEM_IN,
	IN_PCACCDET_EINT1_STATE,
	IN_PCDA_EINT1CMPEN,
	IN_PCDA_EINT1CMPMEN,
	IN_PCDA_EINT1CTURBO,
	IN_PCAD_EINT0INVOUT,
	IN_PCACCDET_EINT0_INVERTER_CUR_IN,
	IN_PCACCDET_EINT0_INVERTER_SAM_IN,
	IN_PCACCDET_EINT0_INVERTER_MEM_IN,
	IN_PCACCDET_EINT0_INVERTER_STATE,
	IN_PCDA_EINT0EN,
	IN_PCDA_EINT0INVEN,
	IN_PCDA_EINT0CEN,
	IN_PCAD_EINT1INVOUT,
	IN_PCACCDET_EINT1_INVERTER_CUR_IN,
	IN_PCACCDET_EINT1_INVERTER_SAM_IN,
	IN_PCACCDET_EINT1_INVERTER_MEM_IN,
	IN_PCACCDET_EINT1_INVERTER_STATE,
	IN_PCDA_EINT1EN,
	IN_PCDA_EINT1INVEN,
	IN_PCDA_EINT1CEN,
	IN_PCACCDET_EN,
	IN_PCACCDET_EINT0_EN,
	IN_PCACCDET_EINT1_EN,
	IN_PCACCDET_EINT0_M_EN,
	IN_PCACCDET_EINT0_DETECT_MOISTURE,
	IN_PCACCDET_EINT0_PLUG_IN,
	IN_PCACCDET_EINT0_M_PLUG_IN,
	IN_PCACCDET_EINT1_M_EN,
	IN_PCACCDET_EINT1_DETECT_MOISTURE,
	IN_PCACCDET_EINT1_PLUG_IN,
	IN_PCACCDET_EINT1_M_PLUG_IN,
	IN_PCACCDET_CUR_DEB,
	IN_PCACCDET_EINT0_CUR_DEB,
	IN_PCACCDET_EINT1_CUR_DEB,
	IN_PCACCDET_EINT0_INVERTER_CUR_DEB,
	IN_PCACCDET_EINT1_INVERTER_CUR_DEB,
	IN_PCADCAUDACCDETCMPOB_MON,
	IN_PCADCAUDACCDETCMPOA_MON,
	IN_PCADCEINT0CMPMOUT_MON,
	IN_PCADCEINT0CMPOUT_MON,
	IN_PCADCEINT0INVOUT_MON,
	IN_PCADCEINT1CMPMOUT_MON,
	IN_PCADCEINT1CMPOUT_MON,
	IN_PCADCEINT1INVOUT_MON,
	IN_PCDA_AUDACCDETCMPCLK_MON,
	IN_PCDA_AUDACCDETVTHCLK_MON,
	IN_PCDA_AUDACCDETNBIASCLK_MON,
	IN_PCDA_AUDACCD