Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Jan 21 11:52:52 2020
| Host         : TIC19-BOEGLIL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file nanoControleur_timing_summary_routed.rpt -pb nanoControleur_timing_summary_routed.pb -rpx nanoControleur_timing_summary_routed.rpx -warn_on_violation
| Design       : nanoControleur
| Device       : 7a35t-fgg484
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.326       -2.369                     11                  575        0.169        0.000                      0                  575        3.750        0.000                       0                   282  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_i  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i              -0.326       -2.369                     11                  575        0.169        0.000                      0                  575        3.750        0.000                       0                   282  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :           11  Failing Endpoints,  Worst Slack       -0.326ns,  Total Violation       -2.369ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.326ns  (required time - arrival time)
  Source:                 IPMultMat_inst/RegB3/data_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nPr_inst/Oper1_Reg_Inst/operande_o_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        10.382ns  (logic 4.169ns (40.155%)  route 6.213ns (59.845%))
  Logic Levels:           15  (CARRY4=6 LUT2=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.264ns = ( 15.264 - 10.000 ) 
    Source Clock Delay      (SCD):    5.628ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.495     3.974    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.070 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.558     5.628    IPMultMat_inst/RegB3/clk_i_IBUF_BUFG
    SLICE_X10Y99         FDCE                                         r  IPMultMat_inst/RegB3/data_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDCE (Prop_fdce_C_Q)         0.518     6.146 r  IPMultMat_inst/RegB3/data_o_reg[0]/Q
                         net (fo=30, routed)          1.322     7.468    IPMultMat_inst/RegA4/data_o_reg[7]_0[0]
    SLICE_X9Y103         LUT6 (Prop_lut6_I1_O)        0.124     7.592 r  IPMultMat_inst/RegA4/C3_o0__0_carry_i_1/O
                         net (fo=1, routed)           0.760     8.352    IPMultMat_inst/multiplacter/data_o_reg[3]_4[2]
    SLICE_X11Y103        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.737 r  IPMultMat_inst/multiplacter/C3_o0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.737    IPMultMat_inst/multiplacter/C3_o0__0_carry_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.851 r  IPMultMat_inst/multiplacter/C3_o0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.851    IPMultMat_inst/multiplacter/C3_o0__0_carry__0_n_0
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.073 r  IPMultMat_inst/multiplacter/C3_o0__0_carry__1/O[0]
                         net (fo=2, routed)           0.658     9.730    IPMultMat_inst/multiplacter/C3_o0__0_carry__1_n_7
    SLICE_X15Y108        LUT4 (Prop_lut4_I1_O)        0.299    10.029 f  IPMultMat_inst/multiplacter/C3_o0__60_carry__0_i_9/O
                         net (fo=2, routed)           0.576    10.606    IPMultMat_inst/multiplacter/C3_o0__60_carry__0_i_9_n_0
    SLICE_X13Y108        LUT4 (Prop_lut4_I0_O)        0.124    10.730 r  IPMultMat_inst/multiplacter/C3_o0__60_carry__0_i_1/O
                         net (fo=2, routed)           0.672    11.402    IPMultMat_inst/multiplacter/C3_o0__60_carry__0_i_1_n_0
    SLICE_X11Y108        LUT5 (Prop_lut5_I0_O)        0.124    11.526 r  IPMultMat_inst/multiplacter/C3_o0__60_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.526    IPMultMat_inst/multiplacter/C3_o0__60_carry__0_i_5_n_0
    SLICE_X11Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.927 r  IPMultMat_inst/multiplacter/C3_o0__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.927    IPMultMat_inst/multiplacter/C3_o0__60_carry__0_n_0
    SLICE_X11Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.261 r  IPMultMat_inst/multiplacter/C3_o0__60_carry__1/O[1]
                         net (fo=1, routed)           0.693    12.954    IPMultMat_inst/multiplacter/C3_o0[12]
    SLICE_X5Y110         LUT2 (Prop_lut2_I1_O)        0.303    13.257 r  IPMultMat_inst/multiplacter/C3_o_carry__2_i_4/O
                         net (fo=1, routed)           0.000    13.257    IPMultMat_inst/multiplacter/C3_o_carry__2_i_4_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.804 r  IPMultMat_inst/multiplacter/C3_o_carry__2/O[2]
                         net (fo=1, routed)           0.709    14.512    nPr_inst/IR_Inst/data4[6]
    SLICE_X15Y110        LUT6 (Prop_lut6_I5_O)        0.302    14.814 r  nPr_inst/IR_Inst/operande_o[6]_i_13/O
                         net (fo=1, routed)           0.395    15.210    nPr_inst/IR_Inst/operande_o[6]_i_13_n_0
    SLICE_X13Y110        LUT6 (Prop_lut6_I4_O)        0.124    15.334 r  nPr_inst/IR_Inst/operande_o[6]_i_6/O
                         net (fo=1, routed)           0.263    15.597    nPr_inst/IR_Inst/operande_o[6]_i_6_n_0
    SLICE_X13Y110        LUT6 (Prop_lut6_I4_O)        0.124    15.721 r  nPr_inst/IR_Inst/operande_o[6]_i_2/O
                         net (fo=2, routed)           0.166    15.886    nPr_inst/IR_Inst/operande_o[6]_i_2_n_0
    SLICE_X13Y110        LUT6 (Prop_lut6_I5_O)        0.124    16.010 r  nPr_inst/IR_Inst/operande_o[6]_i_1__0/O
                         net (fo=1, routed)           0.000    16.010    nPr_inst/Oper1_Reg_Inst/D[6]
    SLICE_X13Y110        FDCE                                         r  nPr_inst/Oper1_Reg_Inst/operande_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.151    13.560    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.651 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.613    15.264    nPr_inst/Oper1_Reg_Inst/clk_i_IBUF_BUFG
    SLICE_X13Y110        FDCE                                         r  nPr_inst/Oper1_Reg_Inst/operande_o_reg[6]/C
                         clock pessimism              0.427    15.690    
                         clock uncertainty           -0.035    15.655    
    SLICE_X13Y110        FDCE (Setup_fdce_C_D)        0.029    15.684    nPr_inst/Oper1_Reg_Inst/operande_o_reg[6]
  -------------------------------------------------------------------
                         required time                         15.684    
                         arrival time                         -16.010    
  -------------------------------------------------------------------
                         slack                                 -0.326    

Slack (VIOLATED) :        -0.321ns  (required time - arrival time)
  Source:                 IPMultMat_inst/RegB3/data_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nPr_inst/Oper2_Reg_Inst/operande_o_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        10.379ns  (logic 4.169ns (40.167%)  route 6.210ns (59.833%))
  Logic Levels:           15  (CARRY4=6 LUT2=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.264ns = ( 15.264 - 10.000 ) 
    Source Clock Delay      (SCD):    5.628ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.495     3.974    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.070 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.558     5.628    IPMultMat_inst/RegB3/clk_i_IBUF_BUFG
    SLICE_X10Y99         FDCE                                         r  IPMultMat_inst/RegB3/data_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDCE (Prop_fdce_C_Q)         0.518     6.146 r  IPMultMat_inst/RegB3/data_o_reg[0]/Q
                         net (fo=30, routed)          1.322     7.468    IPMultMat_inst/RegA4/data_o_reg[7]_0[0]
    SLICE_X9Y103         LUT6 (Prop_lut6_I1_O)        0.124     7.592 r  IPMultMat_inst/RegA4/C3_o0__0_carry_i_1/O
                         net (fo=1, routed)           0.760     8.352    IPMultMat_inst/multiplacter/data_o_reg[3]_4[2]
    SLICE_X11Y103        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.737 r  IPMultMat_inst/multiplacter/C3_o0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.737    IPMultMat_inst/multiplacter/C3_o0__0_carry_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.851 r  IPMultMat_inst/multiplacter/C3_o0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.851    IPMultMat_inst/multiplacter/C3_o0__0_carry__0_n_0
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.073 r  IPMultMat_inst/multiplacter/C3_o0__0_carry__1/O[0]
                         net (fo=2, routed)           0.658     9.730    IPMultMat_inst/multiplacter/C3_o0__0_carry__1_n_7
    SLICE_X15Y108        LUT4 (Prop_lut4_I1_O)        0.299    10.029 f  IPMultMat_inst/multiplacter/C3_o0__60_carry__0_i_9/O
                         net (fo=2, routed)           0.576    10.606    IPMultMat_inst/multiplacter/C3_o0__60_carry__0_i_9_n_0
    SLICE_X13Y108        LUT4 (Prop_lut4_I0_O)        0.124    10.730 r  IPMultMat_inst/multiplacter/C3_o0__60_carry__0_i_1/O
                         net (fo=2, routed)           0.672    11.402    IPMultMat_inst/multiplacter/C3_o0__60_carry__0_i_1_n_0
    SLICE_X11Y108        LUT5 (Prop_lut5_I0_O)        0.124    11.526 r  IPMultMat_inst/multiplacter/C3_o0__60_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.526    IPMultMat_inst/multiplacter/C3_o0__60_carry__0_i_5_n_0
    SLICE_X11Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.927 r  IPMultMat_inst/multiplacter/C3_o0__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.927    IPMultMat_inst/multiplacter/C3_o0__60_carry__0_n_0
    SLICE_X11Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.261 r  IPMultMat_inst/multiplacter/C3_o0__60_carry__1/O[1]
                         net (fo=1, routed)           0.693    12.954    IPMultMat_inst/multiplacter/C3_o0[12]
    SLICE_X5Y110         LUT2 (Prop_lut2_I1_O)        0.303    13.257 r  IPMultMat_inst/multiplacter/C3_o_carry__2_i_4/O
                         net (fo=1, routed)           0.000    13.257    IPMultMat_inst/multiplacter/C3_o_carry__2_i_4_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.804 r  IPMultMat_inst/multiplacter/C3_o_carry__2/O[2]
                         net (fo=1, routed)           0.709    14.512    nPr_inst/IR_Inst/data4[6]
    SLICE_X15Y110        LUT6 (Prop_lut6_I5_O)        0.302    14.814 r  nPr_inst/IR_Inst/operande_o[6]_i_13/O
                         net (fo=1, routed)           0.395    15.210    nPr_inst/IR_Inst/operande_o[6]_i_13_n_0
    SLICE_X13Y110        LUT6 (Prop_lut6_I4_O)        0.124    15.334 r  nPr_inst/IR_Inst/operande_o[6]_i_6/O
                         net (fo=1, routed)           0.263    15.597    nPr_inst/IR_Inst/operande_o[6]_i_6_n_0
    SLICE_X13Y110        LUT6 (Prop_lut6_I4_O)        0.124    15.721 r  nPr_inst/IR_Inst/operande_o[6]_i_2/O
                         net (fo=2, routed)           0.163    15.883    nPr_inst/IR_Inst/operande_o[6]_i_2_n_0
    SLICE_X13Y110        LUT6 (Prop_lut6_I2_O)        0.124    16.007 r  nPr_inst/IR_Inst/operande_o[6]_i_1/O
                         net (fo=1, routed)           0.000    16.007    nPr_inst/Oper2_Reg_Inst/D[6]
    SLICE_X13Y110        FDCE                                         r  nPr_inst/Oper2_Reg_Inst/operande_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.151    13.560    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.651 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.613    15.264    nPr_inst/Oper2_Reg_Inst/clk_i_IBUF_BUFG
    SLICE_X13Y110        FDCE                                         r  nPr_inst/Oper2_Reg_Inst/operande_o_reg[6]/C
                         clock pessimism              0.427    15.690    
                         clock uncertainty           -0.035    15.655    
    SLICE_X13Y110        FDCE (Setup_fdce_C_D)        0.031    15.686    nPr_inst/Oper2_Reg_Inst/operande_o_reg[6]
  -------------------------------------------------------------------
                         required time                         15.686    
                         arrival time                         -16.007    
  -------------------------------------------------------------------
                         slack                                 -0.321    

Slack (VIOLATED) :        -0.298ns  (required time - arrival time)
  Source:                 IPMultMat_inst/RegB3/data_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nPr_inst/Oper2_Reg_Inst/operande_o_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        10.424ns  (logic 4.232ns (40.600%)  route 6.192ns (59.400%))
  Logic Levels:           15  (CARRY4=6 LUT2=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.332ns = ( 15.332 - 10.000 ) 
    Source Clock Delay      (SCD):    5.628ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.495     3.974    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.070 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.558     5.628    IPMultMat_inst/RegB3/clk_i_IBUF_BUFG
    SLICE_X10Y99         FDCE                                         r  IPMultMat_inst/RegB3/data_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDCE (Prop_fdce_C_Q)         0.518     6.146 r  IPMultMat_inst/RegB3/data_o_reg[0]/Q
                         net (fo=30, routed)          1.322     7.468    IPMultMat_inst/RegA4/data_o_reg[7]_0[0]
    SLICE_X9Y103         LUT6 (Prop_lut6_I1_O)        0.124     7.592 r  IPMultMat_inst/RegA4/C3_o0__0_carry_i_1/O
                         net (fo=1, routed)           0.760     8.352    IPMultMat_inst/multiplacter/data_o_reg[3]_4[2]
    SLICE_X11Y103        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.737 r  IPMultMat_inst/multiplacter/C3_o0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.737    IPMultMat_inst/multiplacter/C3_o0__0_carry_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.851 r  IPMultMat_inst/multiplacter/C3_o0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.851    IPMultMat_inst/multiplacter/C3_o0__0_carry__0_n_0
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.073 r  IPMultMat_inst/multiplacter/C3_o0__0_carry__1/O[0]
                         net (fo=2, routed)           0.658     9.730    IPMultMat_inst/multiplacter/C3_o0__0_carry__1_n_7
    SLICE_X15Y108        LUT4 (Prop_lut4_I1_O)        0.299    10.029 f  IPMultMat_inst/multiplacter/C3_o0__60_carry__0_i_9/O
                         net (fo=2, routed)           0.576    10.606    IPMultMat_inst/multiplacter/C3_o0__60_carry__0_i_9_n_0
    SLICE_X13Y108        LUT4 (Prop_lut4_I0_O)        0.124    10.730 r  IPMultMat_inst/multiplacter/C3_o0__60_carry__0_i_1/O
                         net (fo=2, routed)           0.672    11.402    IPMultMat_inst/multiplacter/C3_o0__60_carry__0_i_1_n_0
    SLICE_X11Y108        LUT5 (Prop_lut5_I0_O)        0.124    11.526 r  IPMultMat_inst/multiplacter/C3_o0__60_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.526    IPMultMat_inst/multiplacter/C3_o0__60_carry__0_i_5_n_0
    SLICE_X11Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.927 r  IPMultMat_inst/multiplacter/C3_o0__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.927    IPMultMat_inst/multiplacter/C3_o0__60_carry__0_n_0
    SLICE_X11Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.261 r  IPMultMat_inst/multiplacter/C3_o0__60_carry__1/O[1]
                         net (fo=1, routed)           0.693    12.954    IPMultMat_inst/multiplacter/C3_o0[12]
    SLICE_X5Y110         LUT2 (Prop_lut2_I1_O)        0.303    13.257 r  IPMultMat_inst/multiplacter/C3_o_carry__2_i_4/O
                         net (fo=1, routed)           0.000    13.257    IPMultMat_inst/multiplacter/C3_o_carry__2_i_4_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    13.863 r  IPMultMat_inst/multiplacter/C3_o_carry__2/O[3]
                         net (fo=1, routed)           0.302    14.165    nPr_inst/IR_Inst/data4[7]
    SLICE_X7Y111         LUT6 (Prop_lut6_I0_O)        0.306    14.471 r  nPr_inst/IR_Inst/operande_o[7]_i_16/O
                         net (fo=1, routed)           0.780    15.251    nPr_inst/IR_Inst/operande_o[7]_i_16_n_0
    SLICE_X7Y108         LUT6 (Prop_lut6_I0_O)        0.124    15.375 r  nPr_inst/IR_Inst/operande_o[7]_i_12/O
                         net (fo=1, routed)           0.154    15.529    nPr_inst/IR_Inst/operande_o[7]_i_12_n_0
    SLICE_X7Y108         LUT6 (Prop_lut6_I4_O)        0.124    15.653 f  nPr_inst/IR_Inst/operande_o[7]_i_5/O
                         net (fo=2, routed)           0.275    15.928    nPr_inst/IR_Inst/operande_o[7]_i_5_n_0
    SLICE_X7Y108         LUT6 (Prop_lut6_I5_O)        0.124    16.052 r  nPr_inst/IR_Inst/operande_o[7]_i_1/O
                         net (fo=1, routed)           0.000    16.052    nPr_inst/Oper2_Reg_Inst/D[7]
    SLICE_X7Y108         FDCE                                         r  nPr_inst/Oper2_Reg_Inst/operande_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.151    13.560    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.651 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.681    15.332    nPr_inst/Oper2_Reg_Inst/clk_i_IBUF_BUFG
    SLICE_X7Y108         FDCE                                         r  nPr_inst/Oper2_Reg_Inst/operande_o_reg[7]/C
                         clock pessimism              0.427    15.758    
                         clock uncertainty           -0.035    15.723    
    SLICE_X7Y108         FDCE (Setup_fdce_C_D)        0.031    15.754    nPr_inst/Oper2_Reg_Inst/operande_o_reg[7]
  -------------------------------------------------------------------
                         required time                         15.754    
                         arrival time                         -16.052    
  -------------------------------------------------------------------
                         slack                                 -0.298    

Slack (VIOLATED) :        -0.288ns  (required time - arrival time)
  Source:                 IPMultMat_inst/RegB3/data_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nPr_inst/Oper1_Reg_Inst/operande_o_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        10.463ns  (logic 4.232ns (40.449%)  route 6.231ns (59.551%))
  Logic Levels:           15  (CARRY4=6 LUT2=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.331ns = ( 15.331 - 10.000 ) 
    Source Clock Delay      (SCD):    5.628ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.495     3.974    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.070 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.558     5.628    IPMultMat_inst/RegB3/clk_i_IBUF_BUFG
    SLICE_X10Y99         FDCE                                         r  IPMultMat_inst/RegB3/data_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDCE (Prop_fdce_C_Q)         0.518     6.146 r  IPMultMat_inst/RegB3/data_o_reg[0]/Q
                         net (fo=30, routed)          1.322     7.468    IPMultMat_inst/RegA4/data_o_reg[7]_0[0]
    SLICE_X9Y103         LUT6 (Prop_lut6_I1_O)        0.124     7.592 r  IPMultMat_inst/RegA4/C3_o0__0_carry_i_1/O
                         net (fo=1, routed)           0.760     8.352    IPMultMat_inst/multiplacter/data_o_reg[3]_4[2]
    SLICE_X11Y103        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.737 r  IPMultMat_inst/multiplacter/C3_o0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.737    IPMultMat_inst/multiplacter/C3_o0__0_carry_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.851 r  IPMultMat_inst/multiplacter/C3_o0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.851    IPMultMat_inst/multiplacter/C3_o0__0_carry__0_n_0
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.073 r  IPMultMat_inst/multiplacter/C3_o0__0_carry__1/O[0]
                         net (fo=2, routed)           0.658     9.730    IPMultMat_inst/multiplacter/C3_o0__0_carry__1_n_7
    SLICE_X15Y108        LUT4 (Prop_lut4_I1_O)        0.299    10.029 f  IPMultMat_inst/multiplacter/C3_o0__60_carry__0_i_9/O
                         net (fo=2, routed)           0.576    10.606    IPMultMat_inst/multiplacter/C3_o0__60_carry__0_i_9_n_0
    SLICE_X13Y108        LUT4 (Prop_lut4_I0_O)        0.124    10.730 r  IPMultMat_inst/multiplacter/C3_o0__60_carry__0_i_1/O
                         net (fo=2, routed)           0.672    11.402    IPMultMat_inst/multiplacter/C3_o0__60_carry__0_i_1_n_0
    SLICE_X11Y108        LUT5 (Prop_lut5_I0_O)        0.124    11.526 r  IPMultMat_inst/multiplacter/C3_o0__60_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.526    IPMultMat_inst/multiplacter/C3_o0__60_carry__0_i_5_n_0
    SLICE_X11Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.927 r  IPMultMat_inst/multiplacter/C3_o0__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.927    IPMultMat_inst/multiplacter/C3_o0__60_carry__0_n_0
    SLICE_X11Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.261 r  IPMultMat_inst/multiplacter/C3_o0__60_carry__1/O[1]
                         net (fo=1, routed)           0.693    12.954    IPMultMat_inst/multiplacter/C3_o0[12]
    SLICE_X5Y110         LUT2 (Prop_lut2_I1_O)        0.303    13.257 r  IPMultMat_inst/multiplacter/C3_o_carry__2_i_4/O
                         net (fo=1, routed)           0.000    13.257    IPMultMat_inst/multiplacter/C3_o_carry__2_i_4_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    13.863 r  IPMultMat_inst/multiplacter/C3_o_carry__2/O[3]
                         net (fo=1, routed)           0.302    14.165    nPr_inst/IR_Inst/data4[7]
    SLICE_X7Y111         LUT6 (Prop_lut6_I0_O)        0.306    14.471 r  nPr_inst/IR_Inst/operande_o[7]_i_16/O
                         net (fo=1, routed)           0.780    15.251    nPr_inst/IR_Inst/operande_o[7]_i_16_n_0
    SLICE_X7Y108         LUT6 (Prop_lut6_I0_O)        0.124    15.375 r  nPr_inst/IR_Inst/operande_o[7]_i_12/O
                         net (fo=1, routed)           0.154    15.529    nPr_inst/IR_Inst/operande_o[7]_i_12_n_0
    SLICE_X7Y108         LUT6 (Prop_lut6_I4_O)        0.124    15.653 f  nPr_inst/IR_Inst/operande_o[7]_i_5/O
                         net (fo=2, routed)           0.314    15.967    nPr_inst/IR_Inst/operande_o[7]_i_5_n_0
    SLICE_X6Y109         LUT6 (Prop_lut6_I5_O)        0.124    16.091 r  nPr_inst/IR_Inst/operande_o[7]_i_1__0/O
                         net (fo=1, routed)           0.000    16.091    nPr_inst/Oper1_Reg_Inst/D[7]
    SLICE_X6Y109         FDCE                                         r  nPr_inst/Oper1_Reg_Inst/operande_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.151    13.560    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.651 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.680    15.331    nPr_inst/Oper1_Reg_Inst/clk_i_IBUF_BUFG
    SLICE_X6Y109         FDCE                                         r  nPr_inst/Oper1_Reg_Inst/operande_o_reg[7]/C
                         clock pessimism              0.427    15.757    
                         clock uncertainty           -0.035    15.722    
    SLICE_X6Y109         FDCE (Setup_fdce_C_D)        0.081    15.803    nPr_inst/Oper1_Reg_Inst/operande_o_reg[7]
  -------------------------------------------------------------------
                         required time                         15.803    
                         arrival time                         -16.091    
  -------------------------------------------------------------------
                         slack                                 -0.288    

Slack (VIOLATED) :        -0.267ns  (required time - arrival time)
  Source:                 IPMultMat_inst/RegA1/data_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nPr_inst/Oper1_Reg_Inst/operande_o_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        10.236ns  (logic 3.946ns (38.552%)  route 6.290ns (61.448%))
  Logic Levels:           14  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.331ns = ( 15.331 - 10.000 ) 
    Source Clock Delay      (SCD):    5.879ns
    Clock Pessimism Removal (CPR):    0.521ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.495     3.974    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.070 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.808     5.879    IPMultMat_inst/RegA1/clk_i_IBUF_BUFG
    SLICE_X5Y106         FDCE                                         r  IPMultMat_inst/RegA1/data_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDCE (Prop_fdce_C_Q)         0.456     6.335 r  IPMultMat_inst/RegA1/data_o_reg[3]/Q
                         net (fo=36, routed)          1.351     7.686    IPMultMat_inst/RegB2/data_o_reg[7]_0[3]
    SLICE_X1Y101         LUT6 (Prop_lut6_I1_O)        0.124     7.810 r  IPMultMat_inst/RegB2/C2_o0__97_carry__0_i_2/O
                         net (fo=2, routed)           0.780     8.590    IPMultMat_inst/multiplacter/data_o_reg[2]_11[2]
    SLICE_X2Y102         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     8.994 r  IPMultMat_inst/multiplacter/C2_o0__97_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.994    IPMultMat_inst/multiplacter/C2_o0__97_carry__0_n_0
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.223 r  IPMultMat_inst/multiplacter/C2_o0__97_carry__1/CO[2]
                         net (fo=2, routed)           0.687     9.909    IPMultMat_inst/multiplacter/C2_o0__97_carry__1_n_1
    SLICE_X1Y106         LUT4 (Prop_lut4_I2_O)        0.310    10.219 r  IPMultMat_inst/multiplacter/C2_o0__157_carry__0_i_13/O
                         net (fo=2, routed)           0.882    11.101    IPMultMat_inst/multiplacter/C2_o0__157_carry__0_i_13_n_0
    SLICE_X5Y104         LUT5 (Prop_lut5_I2_O)        0.124    11.225 r  IPMultMat_inst/multiplacter/C2_o0__157_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.225    IPMultMat_inst/multiplacter/C2_o0__157_carry__0_i_5_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.626 r  IPMultMat_inst/multiplacter/C2_o0__157_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.626    IPMultMat_inst/multiplacter/C2_o0__157_carry__0_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.848 r  IPMultMat_inst/multiplacter/C2_o0__157_carry__1/O[0]
                         net (fo=2, routed)           0.799    12.647    IPMultMat_inst/multiplacter/C2_o0__157_carry__1_n_7
    SLICE_X8Y104         LUT2 (Prop_lut2_I0_O)        0.299    12.946 r  IPMultMat_inst/multiplacter/C2_o_carry__1_i_1/O
                         net (fo=1, routed)           0.000    12.946    IPMultMat_inst/multiplacter/C2_o_carry__1_i_1_n_0
    SLICE_X8Y104         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.322 r  IPMultMat_inst/multiplacter/C2_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.322    IPMultMat_inst/multiplacter/C2_o_carry__1_n_0
    SLICE_X8Y105         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.645 r  IPMultMat_inst/multiplacter/C2_o_carry__2/O[1]
                         net (fo=1, routed)           0.592    14.237    nPr_inst/IR_Inst/data2[5]
    SLICE_X8Y110         LUT6 (Prop_lut6_I5_O)        0.306    14.543 r  nPr_inst/IR_Inst/operande_o[5]_i_7/O
                         net (fo=1, routed)           0.650    15.193    nPr_inst/IR_Inst/operande_o[5]_i_7_n_0
    SLICE_X9Y109         LUT6 (Prop_lut6_I1_O)        0.124    15.317 r  nPr_inst/IR_Inst/operande_o[5]_i_5/O
                         net (fo=1, routed)           0.154    15.471    nPr_inst/IR_Inst/operande_o[5]_i_5_n_0
    SLICE_X9Y109         LUT6 (Prop_lut6_I4_O)        0.124    15.595 f  nPr_inst/IR_Inst/operande_o[5]_i_2/O
                         net (fo=2, routed)           0.395    15.990    nPr_inst/IR_Inst/operande_o[5]_i_2_n_0
    SLICE_X7Y109         LUT6 (Prop_lut6_I5_O)        0.124    16.114 r  nPr_inst/IR_Inst/operande_o[5]_i_1__0/O
                         net (fo=1, routed)           0.000    16.114    nPr_inst/Oper1_Reg_Inst/D[5]
    SLICE_X7Y109         FDCE                                         r  nPr_inst/Oper1_Reg_Inst/operande_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.151    13.560    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.651 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.680    15.331    nPr_inst/Oper1_Reg_Inst/clk_i_IBUF_BUFG
    SLICE_X7Y109         FDCE                                         r  nPr_inst/Oper1_Reg_Inst/operande_o_reg[5]/C
                         clock pessimism              0.521    15.852    
                         clock uncertainty           -0.035    15.816    
    SLICE_X7Y109         FDCE (Setup_fdce_C_D)        0.031    15.847    nPr_inst/Oper1_Reg_Inst/operande_o_reg[5]
  -------------------------------------------------------------------
                         required time                         15.847    
                         arrival time                         -16.114    
  -------------------------------------------------------------------
                         slack                                 -0.267    

Slack (VIOLATED) :        -0.229ns  (required time - arrival time)
  Source:                 IPMultMat_inst/RegA1/data_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nPr_inst/Oper2_Reg_Inst/operande_o_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        10.117ns  (logic 3.946ns (39.005%)  route 6.171ns (60.995%))
  Logic Levels:           14  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.264ns = ( 15.264 - 10.000 ) 
    Source Clock Delay      (SCD):    5.879ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.495     3.974    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.070 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.808     5.879    IPMultMat_inst/RegA1/clk_i_IBUF_BUFG
    SLICE_X5Y106         FDCE                                         r  IPMultMat_inst/RegA1/data_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDCE (Prop_fdce_C_Q)         0.456     6.335 r  IPMultMat_inst/RegA1/data_o_reg[3]/Q
                         net (fo=36, routed)          1.351     7.686    IPMultMat_inst/RegB2/data_o_reg[7]_0[3]
    SLICE_X1Y101         LUT6 (Prop_lut6_I1_O)        0.124     7.810 r  IPMultMat_inst/RegB2/C2_o0__97_carry__0_i_2/O
                         net (fo=2, routed)           0.780     8.590    IPMultMat_inst/multiplacter/data_o_reg[2]_11[2]
    SLICE_X2Y102         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     8.994 r  IPMultMat_inst/multiplacter/C2_o0__97_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.994    IPMultMat_inst/multiplacter/C2_o0__97_carry__0_n_0
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.223 r  IPMultMat_inst/multiplacter/C2_o0__97_carry__1/CO[2]
                         net (fo=2, routed)           0.687     9.909    IPMultMat_inst/multiplacter/C2_o0__97_carry__1_n_1
    SLICE_X1Y106         LUT4 (Prop_lut4_I2_O)        0.310    10.219 r  IPMultMat_inst/multiplacter/C2_o0__157_carry__0_i_13/O
                         net (fo=2, routed)           0.882    11.101    IPMultMat_inst/multiplacter/C2_o0__157_carry__0_i_13_n_0
    SLICE_X5Y104         LUT5 (Prop_lut5_I2_O)        0.124    11.225 r  IPMultMat_inst/multiplacter/C2_o0__157_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.225    IPMultMat_inst/multiplacter/C2_o0__157_carry__0_i_5_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.626 r  IPMultMat_inst/multiplacter/C2_o0__157_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.626    IPMultMat_inst/multiplacter/C2_o0__157_carry__0_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.848 r  IPMultMat_inst/multiplacter/C2_o0__157_carry__1/O[0]
                         net (fo=2, routed)           0.799    12.647    IPMultMat_inst/multiplacter/C2_o0__157_carry__1_n_7
    SLICE_X8Y104         LUT2 (Prop_lut2_I0_O)        0.299    12.946 r  IPMultMat_inst/multiplacter/C2_o_carry__1_i_1/O
                         net (fo=1, routed)           0.000    12.946    IPMultMat_inst/multiplacter/C2_o_carry__1_i_1_n_0
    SLICE_X8Y104         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.322 r  IPMultMat_inst/multiplacter/C2_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.322    IPMultMat_inst/multiplacter/C2_o_carry__1_n_0
    SLICE_X8Y105         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.645 r  IPMultMat_inst/multiplacter/C2_o_carry__2/O[1]
                         net (fo=1, routed)           0.592    14.237    nPr_inst/IR_Inst/data2[5]
    SLICE_X8Y110         LUT6 (Prop_lut6_I5_O)        0.306    14.543 r  nPr_inst/IR_Inst/operande_o[5]_i_7/O
                         net (fo=1, routed)           0.650    15.193    nPr_inst/IR_Inst/operande_o[5]_i_7_n_0
    SLICE_X9Y109         LUT6 (Prop_lut6_I1_O)        0.124    15.317 r  nPr_inst/IR_Inst/operande_o[5]_i_5/O
                         net (fo=1, routed)           0.154    15.471    nPr_inst/IR_Inst/operande_o[5]_i_5_n_0
    SLICE_X9Y109         LUT6 (Prop_lut6_I4_O)        0.124    15.595 f  nPr_inst/IR_Inst/operande_o[5]_i_2/O
                         net (fo=2, routed)           0.276    15.871    nPr_inst/IR_Inst/operande_o[5]_i_2_n_0
    SLICE_X9Y109         LUT6 (Prop_lut6_I5_O)        0.124    15.995 r  nPr_inst/IR_Inst/operande_o[5]_i_1/O
                         net (fo=1, routed)           0.000    15.995    nPr_inst/Oper2_Reg_Inst/D[5]
    SLICE_X9Y109         FDCE                                         r  nPr_inst/Oper2_Reg_Inst/operande_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.151    13.560    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.651 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.613    15.264    nPr_inst/Oper2_Reg_Inst/clk_i_IBUF_BUFG
    SLICE_X9Y109         FDCE                                         r  nPr_inst/Oper2_Reg_Inst/operande_o_reg[5]/C
                         clock pessimism              0.507    15.771    
                         clock uncertainty           -0.035    15.735    
    SLICE_X9Y109         FDCE (Setup_fdce_C_D)        0.031    15.766    nPr_inst/Oper2_Reg_Inst/operande_o_reg[5]
  -------------------------------------------------------------------
                         required time                         15.766    
                         arrival time                         -15.995    
  -------------------------------------------------------------------
                         slack                                 -0.229    

Slack (VIOLATED) :        -0.193ns  (required time - arrival time)
  Source:                 IPMultMat_inst/RegB1/data_o_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nPr_inst/Oper1_Reg_Inst/operande_o_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        10.128ns  (logic 4.048ns (39.969%)  route 6.080ns (60.031%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.264ns = ( 15.264 - 10.000 ) 
    Source Clock Delay      (SCD):    5.880ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.495     3.974    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.070 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.809     5.880    IPMultMat_inst/RegB1/clk_i_IBUF_BUFG
    SLICE_X2Y104         FDCE                                         r  IPMultMat_inst/RegB1/data_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDCE (Prop_fdce_C_Q)         0.518     6.398 r  IPMultMat_inst/RegB1/data_o_reg[4]/Q
                         net (fo=34, routed)          1.038     7.436    IPMultMat_inst/RegA3/data_o_reg[7]_0[4]
    SLICE_X5Y102         LUT6 (Prop_lut6_I2_O)        0.124     7.560 r  IPMultMat_inst/RegA3/C3_o0__127_carry_i_1/O
                         net (fo=1, routed)           0.632     8.192    IPMultMat_inst/multiplacter/data_o_reg[3]_7[2]
    SLICE_X3Y103         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.577 r  IPMultMat_inst/multiplacter/C3_o0__127_carry/CO[3]
                         net (fo=1, routed)           0.000     8.577    IPMultMat_inst/multiplacter/C3_o0__127_carry_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.911 r  IPMultMat_inst/multiplacter/C3_o0__127_carry__0/O[1]
                         net (fo=2, routed)           0.802     9.713    IPMultMat_inst/multiplacter/C3_o0__127_carry__0_n_6
    SLICE_X5Y100         LUT4 (Prop_lut4_I3_O)        0.303    10.016 r  IPMultMat_inst/multiplacter/C3_o0__157_carry__0_i_11/O
                         net (fo=2, routed)           0.163    10.179    IPMultMat_inst/multiplacter/C3_o0__157_carry__0_i_11_n_0
    SLICE_X5Y100         LUT6 (Prop_lut6_I3_O)        0.124    10.303 r  IPMultMat_inst/multiplacter/C3_o0__157_carry__0_i_3/O
                         net (fo=2, routed)           0.771    11.074    IPMultMat_inst/multiplacter/C3_o0__157_carry__0_i_3_n_0
    SLICE_X4Y109         LUT5 (Prop_lut5_I0_O)        0.124    11.198 r  IPMultMat_inst/multiplacter/C3_o0__157_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.198    IPMultMat_inst/multiplacter/C3_o0__157_carry__0_i_7_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.778 r  IPMultMat_inst/multiplacter/C3_o0__157_carry__0/O[2]
                         net (fo=2, routed)           0.517    12.294    IPMultMat_inst/multiplacter/C3_o0__157_carry__0_n_5
    SLICE_X5Y109         LUT2 (Prop_lut2_I0_O)        0.302    12.596 r  IPMultMat_inst/multiplacter/C3_o_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.596    IPMultMat_inst/multiplacter/C3_o_carry__1_i_3_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.176 r  IPMultMat_inst/multiplacter/C3_o_carry__1/O[2]
                         net (fo=1, routed)           0.860    14.036    nPr_inst/IR_Inst/data4[2]
    SLICE_X13Y109        LUT6 (Prop_lut6_I0_O)        0.302    14.338 r  nPr_inst/IR_Inst/operande_o[2]_i_12/O
                         net (fo=1, routed)           0.659    14.998    nPr_inst/IR_Inst/operande_o[2]_i_12_n_0
    SLICE_X12Y110        LUT6 (Prop_lut6_I3_O)        0.124    15.122 r  nPr_inst/IR_Inst/operande_o[2]_i_6/O
                         net (fo=1, routed)           0.161    15.283    nPr_inst/IR_Inst/operande_o[2]_i_6_n_0
    SLICE_X12Y110        LUT6 (Prop_lut6_I3_O)        0.124    15.407 f  nPr_inst/IR_Inst/operande_o[2]_i_2/O
                         net (fo=2, routed)           0.477    15.883    nPr_inst/IR_Inst/operande_o[2]_i_2_n_0
    SLICE_X12Y110        LUT6 (Prop_lut6_I5_O)        0.124    16.007 r  nPr_inst/IR_Inst/operande_o[2]_i_1__0/O
                         net (fo=1, routed)           0.000    16.007    nPr_inst/Oper1_Reg_Inst/D[2]
    SLICE_X12Y110        FDCE                                         r  nPr_inst/Oper1_Reg_Inst/operande_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.151    13.560    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.651 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.613    15.264    nPr_inst/Oper1_Reg_Inst/clk_i_IBUF_BUFG
    SLICE_X12Y110        FDCE                                         r  nPr_inst/Oper1_Reg_Inst/operande_o_reg[2]/C
                         clock pessimism              0.507    15.771    
                         clock uncertainty           -0.035    15.735    
    SLICE_X12Y110        FDCE (Setup_fdce_C_D)        0.079    15.814    nPr_inst/Oper1_Reg_Inst/operande_o_reg[2]
  -------------------------------------------------------------------
                         required time                         15.814    
                         arrival time                         -16.007    
  -------------------------------------------------------------------
                         slack                                 -0.193    

Slack (VIOLATED) :        -0.191ns  (required time - arrival time)
  Source:                 IPMultMat_inst/RegB3/data_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nPr_inst/Oper1_Reg_Inst/operande_o_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        10.249ns  (logic 4.126ns (40.258%)  route 6.123ns (59.742%))
  Logic Levels:           16  (CARRY4=7 LUT2=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.264ns = ( 15.264 - 10.000 ) 
    Source Clock Delay      (SCD):    5.628ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.495     3.974    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.070 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.558     5.628    IPMultMat_inst/RegB3/clk_i_IBUF_BUFG
    SLICE_X10Y99         FDCE                                         r  IPMultMat_inst/RegB3/data_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDCE (Prop_fdce_C_Q)         0.518     6.146 r  IPMultMat_inst/RegB3/data_o_reg[0]/Q
                         net (fo=30, routed)          1.322     7.468    IPMultMat_inst/RegA4/data_o_reg[7]_0[0]
    SLICE_X9Y103         LUT6 (Prop_lut6_I1_O)        0.124     7.592 r  IPMultMat_inst/RegA4/C3_o0__0_carry_i_1/O
                         net (fo=1, routed)           0.760     8.352    IPMultMat_inst/multiplacter/data_o_reg[3]_4[2]
    SLICE_X11Y103        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.737 r  IPMultMat_inst/multiplacter/C3_o0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.737    IPMultMat_inst/multiplacter/C3_o0__0_carry_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.851 r  IPMultMat_inst/multiplacter/C3_o0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.851    IPMultMat_inst/multiplacter/C3_o0__0_carry__0_n_0
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.073 r  IPMultMat_inst/multiplacter/C3_o0__0_carry__1/O[0]
                         net (fo=2, routed)           0.658     9.730    IPMultMat_inst/multiplacter/C3_o0__0_carry__1_n_7
    SLICE_X15Y108        LUT4 (Prop_lut4_I1_O)        0.299    10.029 f  IPMultMat_inst/multiplacter/C3_o0__60_carry__0_i_9/O
                         net (fo=2, routed)           0.576    10.606    IPMultMat_inst/multiplacter/C3_o0__60_carry__0_i_9_n_0
    SLICE_X13Y108        LUT4 (Prop_lut4_I0_O)        0.124    10.730 r  IPMultMat_inst/multiplacter/C3_o0__60_carry__0_i_1/O
                         net (fo=2, routed)           0.672    11.402    IPMultMat_inst/multiplacter/C3_o0__60_carry__0_i_1_n_0
    SLICE_X11Y108        LUT5 (Prop_lut5_I0_O)        0.124    11.526 r  IPMultMat_inst/multiplacter/C3_o0__60_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.526    IPMultMat_inst/multiplacter/C3_o0__60_carry__0_i_5_n_0
    SLICE_X11Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.927 r  IPMultMat_inst/multiplacter/C3_o0__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.927    IPMultMat_inst/multiplacter/C3_o0__60_carry__0_n_0
    SLICE_X11Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.149 r  IPMultMat_inst/multiplacter/C3_o0__60_carry__1/O[0]
                         net (fo=1, routed)           0.653    12.802    IPMultMat_inst/multiplacter/C3_o0[11]
    SLICE_X5Y109         LUT2 (Prop_lut2_I1_O)        0.299    13.101 r  IPMultMat_inst/multiplacter/C3_o_carry__1_i_1/O
                         net (fo=1, routed)           0.000    13.101    IPMultMat_inst/multiplacter/C3_o_carry__1_i_1_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.502 r  IPMultMat_inst/multiplacter/C3_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.502    IPMultMat_inst/multiplacter/C3_o_carry__1_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.724 r  IPMultMat_inst/multiplacter/C3_o_carry__2/O[0]
                         net (fo=1, routed)           0.398    14.122    nPr_inst/IR_Inst/data4[4]
    SLICE_X7Y110         LUT6 (Prop_lut6_I5_O)        0.299    14.421 r  nPr_inst/IR_Inst/operande_o[4]_i_7/O
                         net (fo=1, routed)           0.513    14.934    nPr_inst/IR_Inst/operande_o[4]_i_7_n_0
    SLICE_X8Y110         LUT6 (Prop_lut6_I1_O)        0.124    15.058 r  nPr_inst/IR_Inst/operande_o[4]_i_5/O
                         net (fo=1, routed)           0.296    15.354    nPr_inst/IR_Inst/operande_o[4]_i_5_n_0
    SLICE_X9Y110         LUT6 (Prop_lut6_I4_O)        0.124    15.478 f  nPr_inst/IR_Inst/operande_o[4]_i_2/O
                         net (fo=2, routed)           0.275    15.753    nPr_inst/IR_Inst/operande_o[4]_i_2_n_0
    SLICE_X9Y110         LUT6 (Prop_lut6_I5_O)        0.124    15.877 r  nPr_inst/IR_Inst/operande_o[4]_i_1__0/O
                         net (fo=1, routed)           0.000    15.877    nPr_inst/Oper1_Reg_Inst/D[4]
    SLICE_X9Y110         FDCE                                         r  nPr_inst/Oper1_Reg_Inst/operande_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.151    13.560    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.651 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.613    15.264    nPr_inst/Oper1_Reg_Inst/clk_i_IBUF_BUFG
    SLICE_X9Y110         FDCE                                         r  nPr_inst/Oper1_Reg_Inst/operande_o_reg[4]/C
                         clock pessimism              0.427    15.690    
                         clock uncertainty           -0.035    15.655    
    SLICE_X9Y110         FDCE (Setup_fdce_C_D)        0.031    15.686    nPr_inst/Oper1_Reg_Inst/operande_o_reg[4]
  -------------------------------------------------------------------
                         required time                         15.686    
                         arrival time                         -15.877    
  -------------------------------------------------------------------
                         slack                                 -0.191    

Slack (VIOLATED) :        -0.184ns  (required time - arrival time)
  Source:                 IPMultMat_inst/RegB3/data_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nPr_inst/Oper2_Reg_Inst/operande_o_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        10.292ns  (logic 4.126ns (40.090%)  route 6.166ns (59.910%))
  Logic Levels:           16  (CARRY4=7 LUT2=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.264ns = ( 15.264 - 10.000 ) 
    Source Clock Delay      (SCD):    5.628ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.495     3.974    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.070 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.558     5.628    IPMultMat_inst/RegB3/clk_i_IBUF_BUFG
    SLICE_X10Y99         FDCE                                         r  IPMultMat_inst/RegB3/data_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDCE (Prop_fdce_C_Q)         0.518     6.146 r  IPMultMat_inst/RegB3/data_o_reg[0]/Q
                         net (fo=30, routed)          1.322     7.468    IPMultMat_inst/RegA4/data_o_reg[7]_0[0]
    SLICE_X9Y103         LUT6 (Prop_lut6_I1_O)        0.124     7.592 r  IPMultMat_inst/RegA4/C3_o0__0_carry_i_1/O
                         net (fo=1, routed)           0.760     8.352    IPMultMat_inst/multiplacter/data_o_reg[3]_4[2]
    SLICE_X11Y103        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.737 r  IPMultMat_inst/multiplacter/C3_o0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.737    IPMultMat_inst/multiplacter/C3_o0__0_carry_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.851 r  IPMultMat_inst/multiplacter/C3_o0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.851    IPMultMat_inst/multiplacter/C3_o0__0_carry__0_n_0
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.073 r  IPMultMat_inst/multiplacter/C3_o0__0_carry__1/O[0]
                         net (fo=2, routed)           0.658     9.730    IPMultMat_inst/multiplacter/C3_o0__0_carry__1_n_7
    SLICE_X15Y108        LUT4 (Prop_lut4_I1_O)        0.299    10.029 f  IPMultMat_inst/multiplacter/C3_o0__60_carry__0_i_9/O
                         net (fo=2, routed)           0.576    10.606    IPMultMat_inst/multiplacter/C3_o0__60_carry__0_i_9_n_0
    SLICE_X13Y108        LUT4 (Prop_lut4_I0_O)        0.124    10.730 r  IPMultMat_inst/multiplacter/C3_o0__60_carry__0_i_1/O
                         net (fo=2, routed)           0.672    11.402    IPMultMat_inst/multiplacter/C3_o0__60_carry__0_i_1_n_0
    SLICE_X11Y108        LUT5 (Prop_lut5_I0_O)        0.124    11.526 r  IPMultMat_inst/multiplacter/C3_o0__60_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.526    IPMultMat_inst/multiplacter/C3_o0__60_carry__0_i_5_n_0
    SLICE_X11Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.927 r  IPMultMat_inst/multiplacter/C3_o0__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.927    IPMultMat_inst/multiplacter/C3_o0__60_carry__0_n_0
    SLICE_X11Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.149 r  IPMultMat_inst/multiplacter/C3_o0__60_carry__1/O[0]
                         net (fo=1, routed)           0.653    12.802    IPMultMat_inst/multiplacter/C3_o0[11]
    SLICE_X5Y109         LUT2 (Prop_lut2_I1_O)        0.299    13.101 r  IPMultMat_inst/multiplacter/C3_o_carry__1_i_1/O
                         net (fo=1, routed)           0.000    13.101    IPMultMat_inst/multiplacter/C3_o_carry__1_i_1_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.502 r  IPMultMat_inst/multiplacter/C3_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.502    IPMultMat_inst/multiplacter/C3_o_carry__1_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.724 r  IPMultMat_inst/multiplacter/C3_o_carry__2/O[0]
                         net (fo=1, routed)           0.398    14.122    nPr_inst/IR_Inst/data4[4]
    SLICE_X7Y110         LUT6 (Prop_lut6_I5_O)        0.299    14.421 r  nPr_inst/IR_Inst/operande_o[4]_i_7/O
                         net (fo=1, routed)           0.513    14.934    nPr_inst/IR_Inst/operande_o[4]_i_7_n_0
    SLICE_X8Y110         LUT6 (Prop_lut6_I1_O)        0.124    15.058 r  nPr_inst/IR_Inst/operande_o[4]_i_5/O
                         net (fo=1, routed)           0.296    15.354    nPr_inst/IR_Inst/operande_o[4]_i_5_n_0
    SLICE_X9Y110         LUT6 (Prop_lut6_I4_O)        0.124    15.478 f  nPr_inst/IR_Inst/operande_o[4]_i_2/O
                         net (fo=2, routed)           0.318    15.796    nPr_inst/IR_Inst/operande_o[4]_i_2_n_0
    SLICE_X10Y110        LUT6 (Prop_lut6_I5_O)        0.124    15.920 r  nPr_inst/IR_Inst/operande_o[4]_i_1/O
                         net (fo=1, routed)           0.000    15.920    nPr_inst/Oper2_Reg_Inst/D[4]
    SLICE_X10Y110        FDCE                                         r  nPr_inst/Oper2_Reg_Inst/operande_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.151    13.560    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.651 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.613    15.264    nPr_inst/Oper2_Reg_Inst/clk_i_IBUF_BUFG
    SLICE_X10Y110        FDCE                                         r  nPr_inst/Oper2_Reg_Inst/operande_o_reg[4]/C
                         clock pessimism              0.427    15.690    
                         clock uncertainty           -0.035    15.655    
    SLICE_X10Y110        FDCE (Setup_fdce_C_D)        0.081    15.736    nPr_inst/Oper2_Reg_Inst/operande_o_reg[4]
  -------------------------------------------------------------------
                         required time                         15.736    
                         arrival time                         -15.920    
  -------------------------------------------------------------------
                         slack                                 -0.184    

Slack (VIOLATED) :        -0.039ns  (required time - arrival time)
  Source:                 IPMultMat_inst/RegB3/data_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nPr_inst/Oper1_Reg_Inst/operande_o_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        10.141ns  (logic 3.758ns (37.057%)  route 6.383ns (62.943%))
  Logic Levels:           15  (CARRY4=6 LUT2=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.262ns = ( 15.262 - 10.000 ) 
    Source Clock Delay      (SCD):    5.628ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.495     3.974    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.070 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.558     5.628    IPMultMat_inst/RegB3/clk_i_IBUF_BUFG
    SLICE_X10Y99         FDCE                                         r  IPMultMat_inst/RegB3/data_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDCE (Prop_fdce_C_Q)         0.518     6.146 r  IPMultMat_inst/RegB3/data_o_reg[0]/Q
                         net (fo=30, routed)          1.322     7.468    IPMultMat_inst/RegA4/data_o_reg[7]_0[0]
    SLICE_X9Y103         LUT6 (Prop_lut6_I1_O)        0.124     7.592 r  IPMultMat_inst/RegA4/C3_o0__0_carry_i_1/O
                         net (fo=1, routed)           0.760     8.352    IPMultMat_inst/multiplacter/data_o_reg[3]_4[2]
    SLICE_X11Y103        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.737 r  IPMultMat_inst/multiplacter/C3_o0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.737    IPMultMat_inst/multiplacter/C3_o0__0_carry_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.851 r  IPMultMat_inst/multiplacter/C3_o0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.851    IPMultMat_inst/multiplacter/C3_o0__0_carry__0_n_0
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.073 r  IPMultMat_inst/multiplacter/C3_o0__0_carry__1/O[0]
                         net (fo=2, routed)           0.658     9.730    IPMultMat_inst/multiplacter/C3_o0__0_carry__1_n_7
    SLICE_X15Y108        LUT4 (Prop_lut4_I1_O)        0.299    10.029 f  IPMultMat_inst/multiplacter/C3_o0__60_carry__0_i_9/O
                         net (fo=2, routed)           0.576    10.606    IPMultMat_inst/multiplacter/C3_o0__60_carry__0_i_9_n_0
    SLICE_X13Y108        LUT4 (Prop_lut4_I0_O)        0.124    10.730 r  IPMultMat_inst/multiplacter/C3_o0__60_carry__0_i_1/O
                         net (fo=2, routed)           0.672    11.402    IPMultMat_inst/multiplacter/C3_o0__60_carry__0_i_1_n_0
    SLICE_X11Y108        LUT5 (Prop_lut5_I0_O)        0.124    11.526 r  IPMultMat_inst/multiplacter/C3_o0__60_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.526    IPMultMat_inst/multiplacter/C3_o0__60_carry__0_i_5_n_0
    SLICE_X11Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.927 r  IPMultMat_inst/multiplacter/C3_o0__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.927    IPMultMat_inst/multiplacter/C3_o0__60_carry__0_n_0
    SLICE_X11Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.149 r  IPMultMat_inst/multiplacter/C3_o0__60_carry__1/O[0]
                         net (fo=1, routed)           0.653    12.802    IPMultMat_inst/multiplacter/C3_o0[11]
    SLICE_X5Y109         LUT2 (Prop_lut2_I1_O)        0.299    13.101 r  IPMultMat_inst/multiplacter/C3_o_carry__1_i_1/O
                         net (fo=1, routed)           0.000    13.101    IPMultMat_inst/multiplacter/C3_o_carry__1_i_1_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    13.349 r  IPMultMat_inst/multiplacter/C3_o_carry__1/O[3]
                         net (fo=1, routed)           0.716    14.065    nPr_inst/IR_Inst/data4[3]
    SLICE_X8Y112         LUT6 (Prop_lut6_I0_O)        0.306    14.371 r  nPr_inst/IR_Inst/operande_o[3]_i_9/O
                         net (fo=1, routed)           0.500    14.871    nPr_inst/IR_Inst/operande_o[3]_i_9_n_0
    SLICE_X9Y112         LUT6 (Prop_lut6_I0_O)        0.124    14.995 r  nPr_inst/IR_Inst/operande_o[3]_i_6/O
                         net (fo=1, routed)           0.351    15.345    nPr_inst/IR_Inst/operande_o[3]_i_6_n_0
    SLICE_X8Y112         LUT6 (Prop_lut6_I3_O)        0.124    15.469 f  nPr_inst/IR_Inst/operande_o[3]_i_2/O
                         net (fo=2, routed)           0.176    15.645    nPr_inst/IR_Inst/operande_o[3]_i_2_n_0
    SLICE_X8Y112         LUT6 (Prop_lut6_I5_O)        0.124    15.769 r  nPr_inst/IR_Inst/operande_o[3]_i_1__0/O
                         net (fo=1, routed)           0.000    15.769    nPr_inst/Oper1_Reg_Inst/D[3]
    SLICE_X8Y112         FDCE                                         r  nPr_inst/Oper1_Reg_Inst/operande_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.151    13.560    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.651 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.611    15.262    nPr_inst/Oper1_Reg_Inst/clk_i_IBUF_BUFG
    SLICE_X8Y112         FDCE                                         r  nPr_inst/Oper1_Reg_Inst/operande_o_reg[3]/C
                         clock pessimism              0.427    15.688    
                         clock uncertainty           -0.035    15.653    
    SLICE_X8Y112         FDCE (Setup_fdce_C_D)        0.077    15.730    nPr_inst/Oper1_Reg_Inst/operande_o_reg[3]
  -------------------------------------------------------------------
                         required time                         15.730    
                         arrival time                         -15.769    
  -------------------------------------------------------------------
                         slack                                 -0.039    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 nPr_inst/AccuMSB_Reg_Inst/Accu_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nPr_inst/AccuMSB_Reg_Inst/Accu_reg_int_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.250%)  route 0.114ns (44.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.576ns
    Source Clock Delay      (SCD):    1.955ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.038     1.285    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.311 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.644     1.955    nPr_inst/AccuMSB_Reg_Inst/clk_i_IBUF_BUFG
    SLICE_X13Y111        FDCE                                         r  nPr_inst/AccuMSB_Reg_Inst/Accu_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y111        FDCE (Prop_fdce_C_Q)         0.141     2.096 r  nPr_inst/AccuMSB_Reg_Inst/Accu_reg_reg[7]/Q
                         net (fo=2, routed)           0.114     2.210    nPr_inst/AccuMSB_Reg_Inst/Accu_reg_int_reg[7]_0[7]
    SLICE_X15Y111        FDCE                                         r  nPr_inst/AccuMSB_Reg_Inst/Accu_reg_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         0.435     0.435 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.194     1.629    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.658 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.918     2.576    nPr_inst/AccuMSB_Reg_Inst/clk_i_IBUF_BUFG
    SLICE_X15Y111        FDCE                                         r  nPr_inst/AccuMSB_Reg_Inst/Accu_reg_int_reg[7]/C
                         clock pessimism             -0.605     1.971    
    SLICE_X15Y111        FDCE (Hold_fdce_C_D)         0.070     2.041    nPr_inst/AccuMSB_Reg_Inst/Accu_reg_int_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 nPr_inst/Status_Reg_Inst/CCR_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nPr_inst/Status_Reg_Inst/CCR_reg_int_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.575ns
    Source Clock Delay      (SCD):    1.955ns
    Clock Pessimism Removal (CPR):    0.604ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.038     1.285    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.311 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.644     1.955    nPr_inst/Status_Reg_Inst/clk_i_IBUF_BUFG
    SLICE_X19Y111        FDCE                                         r  nPr_inst/Status_Reg_Inst/CCR_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y111        FDCE (Prop_fdce_C_Q)         0.141     2.096 r  nPr_inst/Status_Reg_Inst/CCR_reg_reg[1]/Q
                         net (fo=3, routed)           0.122     2.218    nPr_inst/Status_Reg_Inst/Q[1]
    SLICE_X19Y110        FDCE                                         r  nPr_inst/Status_Reg_Inst/CCR_reg_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         0.435     0.435 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.194     1.629    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.658 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.917     2.575    nPr_inst/Status_Reg_Inst/clk_i_IBUF_BUFG
    SLICE_X19Y110        FDCE                                         r  nPr_inst/Status_Reg_Inst/CCR_reg_int_reg[1]/C
                         clock pessimism             -0.604     1.971    
    SLICE_X19Y110        FDCE (Hold_fdce_C_D)         0.070     2.041    nPr_inst/Status_Reg_Inst/CCR_reg_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 nPr_inst/Sequenceur_Inst/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nPr_inst/Sequenceur_Inst/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.869%)  route 0.111ns (44.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.577ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.038     1.285    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.311 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.645     1.956    nPr_inst/Sequenceur_Inst/clk_i_IBUF_BUFG
    SLICE_X13Y109        FDCE                                         r  nPr_inst/Sequenceur_Inst/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y109        FDCE (Prop_fdce_C_Q)         0.141     2.097 r  nPr_inst/Sequenceur_Inst/FSM_onehot_state_reg[2]/Q
                         net (fo=28, routed)          0.111     2.209    nPr_inst/Sequenceur_Inst/out[1]
    SLICE_X14Y108        FDCE                                         r  nPr_inst/Sequenceur_Inst/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         0.435     0.435 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.194     1.629    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.658 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.919     2.577    nPr_inst/Sequenceur_Inst/clk_i_IBUF_BUFG
    SLICE_X14Y108        FDCE                                         r  nPr_inst/Sequenceur_Inst/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.605     1.972    
    SLICE_X14Y108        FDCE (Hold_fdce_C_D)         0.059     2.031    nPr_inst/Sequenceur_Inst/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.031    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 nPr_inst/Status_Reg_Inst/CCR_reg_int_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nPr_inst/Status_Reg_Inst/CCR_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.575ns
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    0.608ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.038     1.285    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.311 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.643     1.954    nPr_inst/Status_Reg_Inst/clk_i_IBUF_BUFG
    SLICE_X21Y111        FDCE                                         r  nPr_inst/Status_Reg_Inst/CCR_reg_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y111        FDCE (Prop_fdce_C_Q)         0.141     2.095 r  nPr_inst/Status_Reg_Inst/CCR_reg_int_reg[2]/Q
                         net (fo=1, routed)           0.097     2.192    nPr_inst/IR_Inst/CCR_reg_int_reg[3][2]
    SLICE_X20Y111        LUT6 (Prop_lut6_I5_O)        0.045     2.237 r  nPr_inst/IR_Inst/CCR_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.237    nPr_inst/Status_Reg_Inst/D[2]
    SLICE_X20Y111        FDCE                                         r  nPr_inst/Status_Reg_Inst/CCR_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         0.435     0.435 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.194     1.629    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.658 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.917     2.575    nPr_inst/Status_Reg_Inst/clk_i_IBUF_BUFG
    SLICE_X20Y111        FDCE                                         r  nPr_inst/Status_Reg_Inst/CCR_reg_reg[2]/C
                         clock pessimism             -0.608     1.967    
    SLICE_X20Y111        FDCE (Hold_fdce_C_D)         0.091     2.058    nPr_inst/Status_Reg_Inst/CCR_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.058    
                         arrival time                           2.237    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 nPr_inst/Status_Reg_Inst/CCR_reg_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nPr_inst/Status_Reg_Inst/CCR_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.524%)  route 0.098ns (34.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.575ns
    Source Clock Delay      (SCD):    1.955ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.038     1.285    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.311 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.644     1.955    nPr_inst/Status_Reg_Inst/clk_i_IBUF_BUFG
    SLICE_X17Y111        FDCE                                         r  nPr_inst/Status_Reg_Inst/CCR_reg_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y111        FDCE (Prop_fdce_C_Q)         0.141     2.096 r  nPr_inst/Status_Reg_Inst/CCR_reg_int_reg[0]/Q
                         net (fo=1, routed)           0.098     2.194    nPr_inst/IR_Inst/CCR_reg_int_reg[3][0]
    SLICE_X16Y111        LUT6 (Prop_lut6_I5_O)        0.045     2.239 r  nPr_inst/IR_Inst/CCR_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.239    nPr_inst/Status_Reg_Inst/D[0]
    SLICE_X16Y111        FDCE                                         r  nPr_inst/Status_Reg_Inst/CCR_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         0.435     0.435 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.194     1.629    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.658 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.917     2.575    nPr_inst/Status_Reg_Inst/clk_i_IBUF_BUFG
    SLICE_X16Y111        FDCE                                         r  nPr_inst/Status_Reg_Inst/CCR_reg_reg[0]/C
                         clock pessimism             -0.607     1.968    
    SLICE_X16Y111        FDCE (Hold_fdce_C_D)         0.092     2.060    nPr_inst/Status_Reg_Inst/CCR_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.060    
                         arrival time                           2.239    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 nPr_inst/Accu_Reg_Inst/Accu_reg_int_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nPr_inst/Accu_Reg_Inst/Accu_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.574ns
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.038     1.285    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.311 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.643     1.954    nPr_inst/Accu_Reg_Inst/clk_i_IBUF_BUFG
    SLICE_X14Y112        FDCE                                         r  nPr_inst/Accu_Reg_Inst/Accu_reg_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y112        FDCE (Prop_fdce_C_Q)         0.164     2.118 r  nPr_inst/Accu_Reg_Inst/Accu_reg_int_reg[2]/Q
                         net (fo=1, routed)           0.082     2.200    nPr_inst/IR_Inst/Accu_reg_int_reg[7]_0[2]
    SLICE_X15Y112        LUT6 (Prop_lut6_I5_O)        0.045     2.245 r  nPr_inst/IR_Inst/Accu_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.245    nPr_inst/Accu_Reg_Inst/D[2]
    SLICE_X15Y112        FDCE                                         r  nPr_inst/Accu_Reg_Inst/Accu_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         0.435     0.435 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.194     1.629    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.658 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.916     2.574    nPr_inst/Accu_Reg_Inst/clk_i_IBUF_BUFG
    SLICE_X15Y112        FDCE                                         r  nPr_inst/Accu_Reg_Inst/Accu_reg_reg[2]/C
                         clock pessimism             -0.607     1.967    
    SLICE_X15Y112        FDCE (Hold_fdce_C_D)         0.091     2.058    nPr_inst/Accu_Reg_Inst/Accu_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.058    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 nPr_inst/Sequenceur_Inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nPr_inst/Sequenceur_Inst/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.577ns
    Source Clock Delay      (SCD):    1.957ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.038     1.285    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.311 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.646     1.957    nPr_inst/Sequenceur_Inst/clk_i_IBUF_BUFG
    SLICE_X17Y105        FDPE                                         r  nPr_inst/Sequenceur_Inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y105        FDPE (Prop_fdpe_C_Q)         0.128     2.085 r  nPr_inst/Sequenceur_Inst/FSM_onehot_state_reg[0]/Q
                         net (fo=1, routed)           0.054     2.140    nPr_inst/Sequenceur_Inst/FSM_onehot_state_reg_n_0_[0]
    SLICE_X17Y105        LUT2 (Prop_lut2_I1_O)        0.099     2.239 r  nPr_inst/Sequenceur_Inst/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.239    nPr_inst/Sequenceur_Inst/FSM_onehot_state[1]_i_1_n_0
    SLICE_X17Y105        FDCE                                         r  nPr_inst/Sequenceur_Inst/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         0.435     0.435 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.194     1.629    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.658 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.919     2.577    nPr_inst/Sequenceur_Inst/clk_i_IBUF_BUFG
    SLICE_X17Y105        FDCE                                         r  nPr_inst/Sequenceur_Inst/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.620     1.957    
    SLICE_X17Y105        FDCE (Hold_fdce_C_D)         0.091     2.048    nPr_inst/Sequenceur_Inst/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.048    
                         arrival time                           2.239    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 nPr_inst/AccuMSB_Reg_Inst/Accu_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nPr_inst/AccuMSB_Reg_Inst/Accu_reg_int_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.345%)  route 0.128ns (47.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.575ns
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    0.608ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.038     1.285    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.311 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.643     1.954    nPr_inst/AccuMSB_Reg_Inst/clk_i_IBUF_BUFG
    SLICE_X11Y112        FDCE                                         r  nPr_inst/AccuMSB_Reg_Inst/Accu_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y112        FDCE (Prop_fdce_C_Q)         0.141     2.095 r  nPr_inst/AccuMSB_Reg_Inst/Accu_reg_reg[1]/Q
                         net (fo=2, routed)           0.128     2.224    nPr_inst/AccuMSB_Reg_Inst/Accu_reg_int_reg[7]_0[1]
    SLICE_X10Y112        FDCE                                         r  nPr_inst/AccuMSB_Reg_Inst/Accu_reg_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         0.435     0.435 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.194     1.629    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.658 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.917     2.575    nPr_inst/AccuMSB_Reg_Inst/clk_i_IBUF_BUFG
    SLICE_X10Y112        FDCE                                         r  nPr_inst/AccuMSB_Reg_Inst/Accu_reg_int_reg[1]/C
                         clock pessimism             -0.608     1.967    
    SLICE_X10Y112        FDCE (Hold_fdce_C_D)         0.059     2.026    nPr_inst/AccuMSB_Reg_Inst/Accu_reg_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.026    
                         arrival time                           2.224    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 nPr_inst/Accu_Reg_Inst/Accu_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nPr_inst/Accu_Reg_Inst/Accu_reg_int_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.345%)  route 0.128ns (47.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.574ns
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.038     1.285    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.311 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.643     1.954    nPr_inst/Accu_Reg_Inst/clk_i_IBUF_BUFG
    SLICE_X15Y112        FDCE                                         r  nPr_inst/Accu_Reg_Inst/Accu_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y112        FDCE (Prop_fdce_C_Q)         0.141     2.095 r  nPr_inst/Accu_Reg_Inst/Accu_reg_reg[2]/Q
                         net (fo=17, routed)          0.128     2.224    nPr_inst/Accu_Reg_Inst/Accu_reg_int_reg[7]_0[2]
    SLICE_X14Y112        FDCE                                         r  nPr_inst/Accu_Reg_Inst/Accu_reg_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         0.435     0.435 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.194     1.629    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.658 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.916     2.574    nPr_inst/Accu_Reg_Inst/clk_i_IBUF_BUFG
    SLICE_X14Y112        FDCE                                         r  nPr_inst/Accu_Reg_Inst/Accu_reg_int_reg[2]/C
                         clock pessimism             -0.607     1.967    
    SLICE_X14Y112        FDCE (Hold_fdce_C_D)         0.059     2.026    nPr_inst/Accu_Reg_Inst/Accu_reg_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.026    
                         arrival time                           2.224    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 nPr_inst/PC_stack_Inst/stack_reg_reg[3][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nPr_inst/PC_stack_Inst/stack_reg_reg[4][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.230ns (72.892%)  route 0.086ns (27.108%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.575ns
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.038     1.285    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.311 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.643     1.954    nPr_inst/PC_stack_Inst/clk_i_IBUF_BUFG
    SLICE_X25Y108        FDCE                                         r  nPr_inst/PC_stack_Inst/stack_reg_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y108        FDCE (Prop_fdce_C_Q)         0.128     2.082 r  nPr_inst/PC_stack_Inst/stack_reg_reg[3][2]/Q
                         net (fo=2, routed)           0.086     2.168    nPr_inst/PC_stack_Inst/stack_reg_reg[3][2]
    SLICE_X25Y108        LUT3 (Prop_lut3_I0_O)        0.102     2.270 r  nPr_inst/PC_stack_Inst/stack_reg[4][2]_i_1/O
                         net (fo=1, routed)           0.000     2.270    nPr_inst/PC_stack_Inst/stack_reg[4][2]_i_1_n_0
    SLICE_X25Y108        FDCE                                         r  nPr_inst/PC_stack_Inst/stack_reg_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K19                  IBUF (Prop_ibuf_I_O)         0.435     0.435 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.194     1.629    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.658 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.917     2.575    nPr_inst/PC_stack_Inst/clk_i_IBUF_BUFG
    SLICE_X25Y108        FDCE                                         r  nPr_inst/PC_stack_Inst/stack_reg_reg[4][2]/C
                         clock pessimism             -0.621     1.954    
    SLICE_X25Y108        FDCE (Hold_fdce_C_D)         0.107     2.061    nPr_inst/PC_stack_Inst/stack_reg_reg[4][2]
  -------------------------------------------------------------------
                         required time                         -2.061    
                         arrival time                           2.270    
  -------------------------------------------------------------------
                         slack                                  0.209    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X3Y105   IPMultMat_inst/RegB2/data_o_reg[4]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X0Y103   IPMultMat_inst/RegB2/data_o_reg[5]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X4Y108   IPMultMat_inst/RegB2/data_o_reg[6]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X3Y108   IPMultMat_inst/RegB2/data_o_reg[7]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X10Y111  nPr_inst/AccuMSB_Reg_Inst/Accu_reg_int_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X10Y112  nPr_inst/AccuMSB_Reg_Inst/Accu_reg_int_reg[3]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X15Y111  nPr_inst/AccuMSB_Reg_Inst/Accu_reg_int_reg[4]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X12Y109  nPr_inst/AccuMSB_Reg_Inst/Accu_reg_int_reg[5]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X15Y111  nPr_inst/AccuMSB_Reg_Inst/Accu_reg_int_reg[6]/C
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y112   RAM_inst/blocRAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y112   RAM_inst/blocRAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y112   RAM_inst/blocRAM_reg_0_31_1_1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y112   RAM_inst/blocRAM_reg_0_31_1_1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y112   RAM_inst/blocRAM_reg_0_31_2_2/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y112   RAM_inst/blocRAM_reg_0_31_2_2/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y112   RAM_inst/blocRAM_reg_0_31_3_3/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y112   RAM_inst/blocRAM_reg_0_31_3_3/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y111   RAM_inst/blocRAM_reg_0_31_4_4/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y111   RAM_inst/blocRAM_reg_0_31_5_5/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y111   RAM_inst/blocRAM_reg_0_31_4_4/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y111   RAM_inst/blocRAM_reg_0_31_5_5/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y111   RAM_inst/blocRAM_reg_0_31_6_6/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y111   RAM_inst/blocRAM_reg_0_31_7_7/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y112   RAM_inst/blocRAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y112   RAM_inst/blocRAM_reg_0_31_1_1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y112   RAM_inst/blocRAM_reg_0_31_2_2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y112   RAM_inst/blocRAM_reg_0_31_3_3/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y111   RAM_inst/blocRAM_reg_0_31_4_4/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y111   RAM_inst/blocRAM_reg_0_31_5_5/SP/CLK



