\hypertarget{group___r_c_c___l_l___e_c___l_s_c_o___c_l_k_s_o_u_r_c_e}{}\doxysection{LSCO Selection}
\label{group___r_c_c___l_l___e_c___l_s_c_o___c_l_k_s_o_u_r_c_e}\index{LSCO Selection@{LSCO Selection}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c___l_l___e_c___l_s_c_o___c_l_k_s_o_u_r_c_e_ga0c9ef30624c3e6de16d656cd8c6b19d1}{LL\+\_\+\+RCC\+\_\+\+LSCO\+\_\+\+CLKSOURCE\+\_\+\+LSI}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___r_c_c___l_l___e_c___l_s_c_o___c_l_k_s_o_u_r_c_e_gad8a88632051b8aa3c8c49c38b8c7a3f2}{LL\+\_\+\+RCC\+\_\+\+LSCO\+\_\+\+CLKSOURCE\+\_\+\+LSE}}~RCC\+\_\+\+BDCR\+\_\+\+LSCOSEL
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c___l_l___e_c___l_s_c_o___c_l_k_s_o_u_r_c_e_gad8a88632051b8aa3c8c49c38b8c7a3f2}\label{group___r_c_c___l_l___e_c___l_s_c_o___c_l_k_s_o_u_r_c_e_gad8a88632051b8aa3c8c49c38b8c7a3f2}} 
\index{LSCO Selection@{LSCO Selection}!LL\_RCC\_LSCO\_CLKSOURCE\_LSE@{LL\_RCC\_LSCO\_CLKSOURCE\_LSE}}
\index{LL\_RCC\_LSCO\_CLKSOURCE\_LSE@{LL\_RCC\_LSCO\_CLKSOURCE\_LSE}!LSCO Selection@{LSCO Selection}}
\doxysubsubsection{\texorpdfstring{LL\_RCC\_LSCO\_CLKSOURCE\_LSE}{LL\_RCC\_LSCO\_CLKSOURCE\_LSE}}
{\footnotesize\ttfamily \#define LL\+\_\+\+RCC\+\_\+\+LSCO\+\_\+\+CLKSOURCE\+\_\+\+LSE~RCC\+\_\+\+BDCR\+\_\+\+LSCOSEL}

LSE selection for low speed clock ~\newline
 \mbox{\Hypertarget{group___r_c_c___l_l___e_c___l_s_c_o___c_l_k_s_o_u_r_c_e_ga0c9ef30624c3e6de16d656cd8c6b19d1}\label{group___r_c_c___l_l___e_c___l_s_c_o___c_l_k_s_o_u_r_c_e_ga0c9ef30624c3e6de16d656cd8c6b19d1}} 
\index{LSCO Selection@{LSCO Selection}!LL\_RCC\_LSCO\_CLKSOURCE\_LSI@{LL\_RCC\_LSCO\_CLKSOURCE\_LSI}}
\index{LL\_RCC\_LSCO\_CLKSOURCE\_LSI@{LL\_RCC\_LSCO\_CLKSOURCE\_LSI}!LSCO Selection@{LSCO Selection}}
\doxysubsubsection{\texorpdfstring{LL\_RCC\_LSCO\_CLKSOURCE\_LSI}{LL\_RCC\_LSCO\_CLKSOURCE\_LSI}}
{\footnotesize\ttfamily \#define LL\+\_\+\+RCC\+\_\+\+LSCO\+\_\+\+CLKSOURCE\+\_\+\+LSI~0x00000000U}

LSI selection for low speed clock ~\newline
 