# tarasic_verilog
Different designs for DE0-Nano-SoC
