#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Jun  9 16:02:49 2023
# Process ID: 14828
# Current directory: C:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/ipi_tutorial/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: C:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/ipi_tutorial/synth_1/design_1_wrapper.vds
# Journal file: C:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/ipi_tutorial/synth_1\vivado.jou
# Running On: PORTATIL-JAVIER, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 2, Host memory: 8457 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 430.812 ; gain = 97.977
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11608
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1286.215 ; gain = 406.883
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [c:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/ipi_tutorial/ipi_tutorial.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:25]
INFO: [Synth 8-3491] module 'design_1' declared at 'c:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/ipi_tutorial/ipi_tutorial.gen/sources_1/bd/design_1/synth/design_1.vhd:1354' bound to instance 'design_1_i' of component 'design_1' [c:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/ipi_tutorial/ipi_tutorial.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:37]
INFO: [Synth 8-638] synthesizing module 'design_1' [c:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/ipi_tutorial/ipi_tutorial.gen/sources_1/bd/design_1/synth/design_1.vhd:1369]
INFO: [Synth 8-3491] module 'design_1_axi_gpio_0_1' declared at 'C:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/ipi_tutorial/synth_1/.Xil/Vivado-14828-PORTATIL-JAVIER/realtime/design_1_axi_gpio_0_1_stub.vhdl:5' bound to instance 'axi_gpio_0' of component 'design_1_axi_gpio_0_1' [c:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/ipi_tutorial/ipi_tutorial.gen/sources_1/bd/design_1/synth/design_1.vhd:1638]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_1' [C:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/ipi_tutorial/synth_1/.Xil/Vivado-14828-PORTATIL-JAVIER/realtime/design_1_axi_gpio_0_1_stub.vhdl:32]
INFO: [Synth 8-3491] module 'design_1_axi_uartlite_0_0' declared at 'C:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/ipi_tutorial/synth_1/.Xil/Vivado-14828-PORTATIL-JAVIER/realtime/design_1_axi_uartlite_0_0_stub.vhdl:5' bound to instance 'axi_uartlite_0' of component 'design_1_axi_uartlite_0_0' [c:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/ipi_tutorial/ipi_tutorial.gen/sources_1/bd/design_1/synth/design_1.vhd:1662]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_uartlite_0_0' [C:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/ipi_tutorial/synth_1/.Xil/Vivado-14828-PORTATIL-JAVIER/realtime/design_1_axi_uartlite_0_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'design_1_clk_wiz_0_0' declared at 'C:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/ipi_tutorial/synth_1/.Xil/Vivado-14828-PORTATIL-JAVIER/realtime/design_1_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'design_1_clk_wiz_0_0' [c:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/ipi_tutorial/ipi_tutorial.gen/sources_1/bd/design_1/synth/design_1.vhd:1687]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0' [C:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/ipi_tutorial/synth_1/.Xil/Vivado-14828-PORTATIL-JAVIER/realtime/design_1_clk_wiz_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_mdm_1_0' declared at 'C:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/ipi_tutorial/synth_1/.Xil/Vivado-14828-PORTATIL-JAVIER/realtime/design_1_mdm_1_0_stub.vhdl:5' bound to instance 'mdm_1' of component 'design_1_mdm_1_0' [c:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/ipi_tutorial/ipi_tutorial.gen/sources_1/bd/design_1/synth/design_1.vhd:1694]
INFO: [Synth 8-638] synthesizing module 'design_1_mdm_1_0' [C:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/ipi_tutorial/synth_1/.Xil/Vivado-14828-PORTATIL-JAVIER/realtime/design_1_mdm_1_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_1_microblaze_0_0' declared at 'C:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/ipi_tutorial/synth_1/.Xil/Vivado-14828-PORTATIL-JAVIER/realtime/design_1_microblaze_0_0_stub.vhdl:5' bound to instance 'microblaze_0' of component 'design_1_microblaze_0_0' [c:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/ipi_tutorial/ipi_tutorial.gen/sources_1/bd/design_1/synth/design_1.vhd:1707]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_0' [C:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/ipi_tutorial/synth_1/.Xil/Vivado-14828-PORTATIL-JAVIER/realtime/design_1_microblaze_0_0_stub.vhdl:63]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_axi_periph_0' [c:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/ipi_tutorial/ipi_tutorial.gen/sources_1/bd/design_1/synth/design_1.vhd:951]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_8RVYHO' [c:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/ipi_tutorial/ipi_tutorial.gen/sources_1/bd/design_1/synth/design_1.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_8RVYHO' (0#1) [c:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/ipi_tutorial/ipi_tutorial.gen/sources_1/bd/design_1/synth/design_1.vhd:57]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1UTB3Y5' [c:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/ipi_tutorial/ipi_tutorial.gen/sources_1/bd/design_1/synth/design_1.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1UTB3Y5' (0#1) [c:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/ipi_tutorial/ipi_tutorial.gen/sources_1/bd/design_1/synth/design_1.vhd:158]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1RZP34U' [c:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/ipi_tutorial/ipi_tutorial.gen/sources_1/bd/design_1/synth/design_1.vhd:821]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1RZP34U' (0#1) [c:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/ipi_tutorial/ipi_tutorial.gen/sources_1/bd/design_1/synth/design_1.vhd:821]
INFO: [Synth 8-3491] module 'design_1_xbar_0' declared at 'C:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/ipi_tutorial/synth_1/.Xil/Vivado-14828-PORTATIL-JAVIER/realtime/design_1_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'design_1_xbar_0' [c:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/ipi_tutorial/ipi_tutorial.gen/sources_1/bd/design_1/synth/design_1.vhd:1289]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [C:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/ipi_tutorial/synth_1/.Xil/Vivado-14828-PORTATIL-JAVIER/realtime/design_1_xbar_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_axi_periph_0' (0#1) [c:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/ipi_tutorial/ipi_tutorial.gen/sources_1/bd/design_1/synth/design_1.vhd:951]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' [c:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/ipi_tutorial/ipi_tutorial.gen/sources_1/bd/design_1/synth/design_1.vhd:242]
INFO: [Synth 8-3491] module 'design_1_dlmb_bram_if_cntlr_0' declared at 'C:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/ipi_tutorial/synth_1/.Xil/Vivado-14828-PORTATIL-JAVIER/realtime/design_1_dlmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'dlmb_bram_if_cntlr' of component 'design_1_dlmb_bram_if_cntlr_0' [c:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/ipi_tutorial/ipi_tutorial.gen/sources_1/bd/design_1/synth/design_1.vhd:456]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_bram_if_cntlr_0' [C:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/ipi_tutorial/synth_1/.Xil/Vivado-14828-PORTATIL-JAVIER/realtime/design_1_dlmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'design_1_dlmb_v10_0' declared at 'C:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/ipi_tutorial/synth_1/.Xil/Vivado-14828-PORTATIL-JAVIER/realtime/design_1_dlmb_v10_0_stub.vhdl:5' bound to instance 'dlmb_v10' of component 'design_1_dlmb_v10_0' [c:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/ipi_tutorial/ipi_tutorial.gen/sources_1/bd/design_1/synth/design_1.vhd:510]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_v10_0' [C:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/ipi_tutorial/synth_1/.Xil/Vivado-14828-PORTATIL-JAVIER/realtime/design_1_dlmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'design_1_ilmb_bram_if_cntlr_0' declared at 'C:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/ipi_tutorial/synth_1/.Xil/Vivado-14828-PORTATIL-JAVIER/realtime/design_1_ilmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'ilmb_bram_if_cntlr' of component 'design_1_ilmb_bram_if_cntlr_0' [c:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/ipi_tutorial/ipi_tutorial.gen/sources_1/bd/design_1/synth/design_1.vhd:538]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_bram_if_cntlr_0' [C:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/ipi_tutorial/synth_1/.Xil/Vivado-14828-PORTATIL-JAVIER/realtime/design_1_ilmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'design_1_ilmb_v10_0' declared at 'C:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/ipi_tutorial/synth_1/.Xil/Vivado-14828-PORTATIL-JAVIER/realtime/design_1_ilmb_v10_0_stub.vhdl:5' bound to instance 'ilmb_v10' of component 'design_1_ilmb_v10_0' [c:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/ipi_tutorial/ipi_tutorial.gen/sources_1/bd/design_1/synth/design_1.vhd:592]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_v10_0' [C:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/ipi_tutorial/synth_1/.Xil/Vivado-14828-PORTATIL-JAVIER/realtime/design_1_ilmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'design_1_lmb_bram_0' declared at 'C:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/ipi_tutorial/synth_1/.Xil/Vivado-14828-PORTATIL-JAVIER/realtime/design_1_lmb_bram_0_stub.vhdl:5' bound to instance 'lmb_bram' of component 'design_1_lmb_bram_0' [c:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/ipi_tutorial/ipi_tutorial.gen/sources_1/bd/design_1/synth/design_1.vhd:620]
INFO: [Synth 8-638] synthesizing module 'design_1_lmb_bram_0' [C:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/ipi_tutorial/synth_1/.Xil/Vivado-14828-PORTATIL-JAVIER/realtime/design_1_lmb_bram_0_stub.vhdl:27]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' (0#1) [c:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/ipi_tutorial/ipi_tutorial.gen/sources_1/bd/design_1/synth/design_1.vhd:242]
INFO: [Synth 8-3491] module 'design_1_reset_inv_0_0' declared at 'C:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/ipi_tutorial/synth_1/.Xil/Vivado-14828-PORTATIL-JAVIER/realtime/design_1_reset_inv_0_0_stub.vhdl:5' bound to instance 'reset_inv_0' of component 'design_1_reset_inv_0_0' [c:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/ipi_tutorial/ipi_tutorial.gen/sources_1/bd/design_1/synth/design_1.vhd:1850]
INFO: [Synth 8-638] synthesizing module 'design_1_reset_inv_0_0' [C:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/ipi_tutorial/synth_1/.Xil/Vivado-14828-PORTATIL-JAVIER/realtime/design_1_reset_inv_0_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'design_1_rst_clk_wiz_0_100M_0' declared at 'C:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/ipi_tutorial/synth_1/.Xil/Vivado-14828-PORTATIL-JAVIER/realtime/design_1_rst_clk_wiz_0_100M_0_stub.vhdl:5' bound to instance 'rst_clk_wiz_0_100M' of component 'design_1_rst_clk_wiz_0_100M_0' [c:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/ipi_tutorial/ipi_tutorial.gen/sources_1/bd/design_1/synth/design_1.vhd:1855]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_clk_wiz_0_100M_0' [C:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/ipi_tutorial/synth_1/.Xil/Vivado-14828-PORTATIL-JAVIER/realtime/design_1_rst_clk_wiz_0_100M_0_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'design_1' (0#1) [c:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/ipi_tutorial/ipi_tutorial.gen/sources_1/bd/design_1/synth/design_1.vhd:1369]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (0#1) [c:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/ipi_tutorial/ipi_tutorial.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:25]
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_1RZP34U is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_1RZP34U is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module s00_couplers_imp_1RZP34U is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module s00_couplers_imp_1RZP34U is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m01_couplers_imp_1UTB3Y5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m01_couplers_imp_1UTB3Y5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m01_couplers_imp_1UTB3Y5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m01_couplers_imp_1UTB3Y5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m00_couplers_imp_8RVYHO is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m00_couplers_imp_8RVYHO is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m00_couplers_imp_8RVYHO is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m00_couplers_imp_8RVYHO is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module design_1_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module design_1_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ACLK in module design_1_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ARESETN in module design_1_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module design_1_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module design_1_microblaze_0_axi_periph_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1385.082 ; gain = 505.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1385.082 ; gain = 505.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1385.082 ; gain = 505.750
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 1385.082 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/ipi_tutorial/ipi_tutorial.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Finished Parsing XDC File [c:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/ipi_tutorial/ipi_tutorial.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Parsing XDC File [c:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/ipi_tutorial/ipi_tutorial.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Finished Parsing XDC File [c:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/ipi_tutorial/ipi_tutorial.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [c:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/ipi_tutorial/ipi_tutorial.gen/sources_1/bd/design_1/ip/design_1_reset_inv_0_0/design_1_reset_inv_0_0/design_1_reset_inv_0_0_in_context.xdc] for cell 'design_1_i/reset_inv_0'
Finished Parsing XDC File [c:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/ipi_tutorial/ipi_tutorial.gen/sources_1/bd/design_1/ip/design_1_reset_inv_0_0/design_1_reset_inv_0_0/design_1_reset_inv_0_0_in_context.xdc] for cell 'design_1_i/reset_inv_0'
Parsing XDC File [c:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/ipi_tutorial/ipi_tutorial.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Finished Parsing XDC File [c:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/ipi_tutorial/ipi_tutorial.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Parsing XDC File [c:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/ipi_tutorial/ipi_tutorial.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0/design_1_microblaze_0_0_in_context.xdc] for cell 'design_1_i/microblaze_0'
Finished Parsing XDC File [c:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/ipi_tutorial/ipi_tutorial.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0/design_1_microblaze_0_0_in_context.xdc] for cell 'design_1_i/microblaze_0'
Parsing XDC File [c:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/ipi_tutorial/ipi_tutorial.gen/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/ipi_tutorial/ipi_tutorial.gen/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [c:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/ipi_tutorial/ipi_tutorial.gen/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/ipi_tutorial/ipi_tutorial.gen/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [c:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/ipi_tutorial/ipi_tutorial.gen/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/ipi_tutorial/ipi_tutorial.gen/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/ipi_tutorial/ipi_tutorial.gen/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/ipi_tutorial/ipi_tutorial.gen/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/ipi_tutorial/ipi_tutorial.gen/sources_1/bd/design_1/ip/design_1_lmb_bram_0/design_1_lmb_bram_0/design_1_lmb_bram_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/ipi_tutorial/ipi_tutorial.gen/sources_1/bd/design_1/ip/design_1_lmb_bram_0/design_1_lmb_bram_0/design_1_lmb_bram_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [c:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/ipi_tutorial/ipi_tutorial.gen/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0/design_1_mdm_1_0_in_context.xdc] for cell 'design_1_i/mdm_1'
Finished Parsing XDC File [c:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/ipi_tutorial/ipi_tutorial.gen/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0/design_1_mdm_1_0_in_context.xdc] for cell 'design_1_i/mdm_1'
Parsing XDC File [c:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/ipi_tutorial/ipi_tutorial.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/design_1_rst_clk_wiz_0_100M_0/design_1_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_0_100M'
Finished Parsing XDC File [c:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/ipi_tutorial/ipi_tutorial.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/design_1_rst_clk_wiz_0_100M_0/design_1_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_0_100M'
Parsing XDC File [c:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/ipi_tutorial/ipi_tutorial.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/ipi_tutorial/ipi_tutorial.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [C:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/ipi_tutorial/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/ipi_tutorial/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1402.602 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1402.602 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1402.602 ; gain = 523.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1402.602 ; gain = 523.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/ipi_tutorial/ipi_tutorial.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/ipi_tutorial/ipi_tutorial.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_gpio_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/reset_inv_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_uartlite_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/mdm_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rst_clk_wiz_0_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_axi_periph. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1402.602 ; gain = 523.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1402.602 ; gain = 523.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port M00_ACLK in module design_1_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module design_1_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ACLK in module design_1_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ARESETN in module design_1_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module design_1_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module design_1_microblaze_0_axi_periph_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 1402.602 ; gain = 523.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 1402.602 ; gain = 523.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 1402.602 ; gain = 523.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:48 . Memory (MB): peak = 1402.602 ; gain = 523.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:51 ; elapsed = 00:00:57 . Memory (MB): peak = 1402.602 ; gain = 523.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:51 ; elapsed = 00:00:57 . Memory (MB): peak = 1402.602 ; gain = 523.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:00:57 . Memory (MB): peak = 1402.602 ; gain = 523.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:00:57 . Memory (MB): peak = 1402.602 ; gain = 523.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:00:57 . Memory (MB): peak = 1402.602 ; gain = 523.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:51 ; elapsed = 00:00:57 . Memory (MB): peak = 1402.602 ; gain = 523.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |design_1_xbar_0               |         1|
|2     |design_1_axi_gpio_0_1         |         1|
|3     |design_1_axi_uartlite_0_0     |         1|
|4     |design_1_clk_wiz_0_0          |         1|
|5     |design_1_mdm_1_0              |         1|
|6     |design_1_microblaze_0_0       |         1|
|7     |design_1_reset_inv_0_0        |         1|
|8     |design_1_rst_clk_wiz_0_100M_0 |         1|
|9     |design_1_dlmb_bram_if_cntlr_0 |         1|
|10    |design_1_dlmb_v10_0           |         1|
|11    |design_1_ilmb_bram_if_cntlr_0 |         1|
|12    |design_1_ilmb_v10_0           |         1|
|13    |design_1_lmb_bram_0           |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------------+------+
|      |Cell                               |Count |
+------+-----------------------------------+------+
|1     |design_1_axi_gpio_0_1_bbox         |     1|
|2     |design_1_axi_uartlite_0_0_bbox     |     1|
|3     |design_1_clk_wiz_0_0_bbox          |     1|
|4     |design_1_dlmb_bram_if_cntlr_0_bbox |     1|
|5     |design_1_dlmb_v10_0_bbox           |     1|
|6     |design_1_ilmb_bram_if_cntlr_0_bbox |     1|
|7     |design_1_ilmb_v10_0_bbox           |     1|
|8     |design_1_lmb_bram_0_bbox           |     1|
|9     |design_1_mdm_1_0_bbox              |     1|
|10    |design_1_microblaze_0_0_bbox       |     1|
|11    |design_1_reset_inv_0_0_bbox        |     1|
|12    |design_1_rst_clk_wiz_0_100M_0_bbox |     1|
|13    |design_1_xbar_0_bbox               |     1|
|14    |IBUF                               |     7|
|15    |OBUF                               |    17|
+------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:51 ; elapsed = 00:00:57 . Memory (MB): peak = 1402.602 ; gain = 523.270
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:53 . Memory (MB): peak = 1402.602 ; gain = 505.750
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 1402.602 ; gain = 523.270
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1403.480 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1411.102 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 6243caa6
INFO: [Common 17-83] Releasing license: Synthesis
58 Infos, 26 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:59 ; elapsed = 00:01:07 . Memory (MB): peak = 1411.102 ; gain = 939.785
INFO: [Common 17-1381] The checkpoint 'C:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/ipi_tutorial/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jun  9 16:04:19 2023...
