

================================================================
== Vivado HLS Report for 'FFT0118'
================================================================
* Date:           Thu Dec 31 11:13:16 2020

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        vhls_v3
* Solution:       solnv3
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.358 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       33|       33| 0.330 us | 0.330 us |   33|   33|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- FFT_label1  |       31|       31|        17|          1|          1|    16|    yes   |
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    302|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     24|    1802|   3624|    -|
|Memory           |        0|      -|      64|     16|    -|
|Multiplexer      |        -|      -|       -|     75|    -|
|Register         |        4|      -|     898|     67|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        4|     24|    2764|   4084|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|     10|       2|      7|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |FFT_fadd_32ns_32ndEe_U39  |FFT_fadd_32ns_32ndEe  |        0|      2|  205|  390|    0|
    |FFT_fadd_32ns_32ndEe_U42  |FFT_fadd_32ns_32ndEe  |        0|      2|  205|  390|    0|
    |FFT_fadd_32ns_32ndEe_U43  |FFT_fadd_32ns_32ndEe  |        0|      2|  205|  390|    0|
    |FFT_fmul_32ns_32neOg_U44  |FFT_fmul_32ns_32neOg  |        0|      3|  143|  321|    0|
    |FFT_fmul_32ns_32neOg_U45  |FFT_fmul_32ns_32neOg  |        0|      3|  143|  321|    0|
    |FFT_fmul_32ns_32neOg_U46  |FFT_fmul_32ns_32neOg  |        0|      3|  143|  321|    0|
    |FFT_fmul_32ns_32neOg_U47  |FFT_fmul_32ns_32neOg  |        0|      3|  143|  321|    0|
    |FFT_fsub_32ns_32ncud_U38  |FFT_fsub_32ns_32ncud  |        0|      2|  205|  390|    0|
    |FFT_fsub_32ns_32ncud_U40  |FFT_fsub_32ns_32ncud  |        0|      2|  205|  390|    0|
    |FFT_fsub_32ns_32ncud_U41  |FFT_fsub_32ns_32ncud  |        0|      2|  205|  390|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|     24| 1802| 3624|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +---------------+---------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory    |        Module       | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+---------------------+---------+----+----+-----+------+-----+------+-------------+
    |W_M_imag126_U  |FFT0118_W_M_imag126  |        0|  32|   8|    0|    16|   32|     1|          512|
    |W_M_real130_U  |FFT0118_W_M_real130  |        0|  32|   8|    0|    16|   32|     1|          512|
    +---------------+---------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total          |                     |        0|  64|  16|    0|    32|   64|     2|         1024|
    +---------------+---------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Llimit_fu_279_p2             |     +    |      0|  0|  39|           1|          32|
    |Ulimit_fu_273_p2             |     +    |      0|  0|  39|          32|          32|
    |butterfly_pass_fu_317_p2     |     +    |      0|  0|  39|           1|          32|
    |butterfly_span_fu_305_p2     |     +    |      0|  0|  39|           1|          32|
    |i_fu_255_p2                  |     +    |      0|  0|  15|           5|           1|
    |icmp_ln71_fu_249_p2          |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln81_fu_311_p2          |   icmp   |      0|  0|  18|          32|           4|
    |ap_block_state1              |    or    |      0|  0|   2|           1|           1|
    |butterfly_pass_10_fu_339_p3  |  select  |      0|  0|  32|           1|          32|
    |butterfly_pass_9_fu_323_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln79_fu_331_p3        |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1      |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0| 302|          84|         239|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  21|          4|    1|          4|
    |ap_done                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter16    |   9|          2|    1|          2|
    |butterfly_pass_0_i_reg_187  |   9|          2|   32|         64|
    |butterfly_span_0_i_reg_176  |   9|          2|   32|         64|
    |i_0_i_reg_198               |   9|          2|    5|         10|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  75|         16|   73|        148|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |Product_M_imag_reg_468         |  32|   0|   32|          0|
    |Product_M_real_reg_462         |  32|   0|   32|          0|
    |Ulimit_reg_361                 |  32|   0|   32|          0|
    |ap_CS_fsm                      |   3|   0|    3|          0|
    |ap_done_reg                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9        |   1|   0|    1|          0|
    |butterfly_pass_0_i_reg_187     |  32|   0|   32|          0|
    |butterfly_span_0_i_reg_176     |  32|   0|   32|          0|
    |complex_M_imag_writ_6_reg_501  |  32|   0|   32|          0|
    |complex_M_imag_writ_reg_491    |  32|   0|   32|          0|
    |complex_M_real_writ_6_reg_496  |  32|   0|   32|          0|
    |complex_M_real_writ_reg_486    |  32|   0|   32|          0|
    |i_0_i_reg_198                  |   5|   0|    5|          0|
    |icmp_ln71_reg_352              |   1|   0|    1|          0|
    |p_r_M_imag_6_reg_480           |  32|   0|   32|          0|
    |p_r_M_imag_reg_408             |  32|   0|   32|          0|
    |p_r_M_real_6_reg_474           |  32|   0|   32|          0|
    |p_r_M_real_reg_402             |  32|   0|   32|          0|
    |p_t_imag_reg_420               |  32|   0|   32|          0|
    |p_t_real_reg_414               |  32|   0|   32|          0|
    |sext_ln76_5_reg_376            |  64|   0|   64|          0|
    |sext_ln77_reg_446              |  64|   0|   64|          0|
    |tmp_3_i_i_i_reg_431            |  32|   0|   32|          0|
    |tmp_5_i_i_i_reg_436            |  32|   0|   32|          0|
    |tmp_6_i_i_i_reg_441            |  32|   0|   32|          0|
    |tmp_i_i_i_reg_426              |  32|   0|   32|          0|
    |Ulimit_reg_361                 |  64|  32|   32|          0|
    |icmp_ln71_reg_352              |  64|  32|    1|          0|
    |sext_ln76_5_reg_376            |   4|   2|   64|          0|
    |sext_ln77_reg_446              |   3|   1|   64|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 898|  67|  924|          0|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |      FFT0118     | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |      FFT0118     | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |      FFT0118     | return value |
|ap_done                    | out |    1| ap_ctrl_hs |      FFT0118     | return value |
|ap_continue                |  in |    1| ap_ctrl_hs |      FFT0118     | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |      FFT0118     | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |      FFT0118     | return value |
|data_IN_M_real_address0    | out |    5|  ap_memory |  data_IN_M_real  |     array    |
|data_IN_M_real_ce0         | out |    1|  ap_memory |  data_IN_M_real  |     array    |
|data_IN_M_real_q0          |  in |   32|  ap_memory |  data_IN_M_real  |     array    |
|data_IN_M_real_address1    | out |    5|  ap_memory |  data_IN_M_real  |     array    |
|data_IN_M_real_ce1         | out |    1|  ap_memory |  data_IN_M_real  |     array    |
|data_IN_M_real_q1          |  in |   32|  ap_memory |  data_IN_M_real  |     array    |
|data_IN_M_imag_address0    | out |    5|  ap_memory |  data_IN_M_imag  |     array    |
|data_IN_M_imag_ce0         | out |    1|  ap_memory |  data_IN_M_imag  |     array    |
|data_IN_M_imag_q0          |  in |   32|  ap_memory |  data_IN_M_imag  |     array    |
|data_IN_M_imag_address1    | out |    5|  ap_memory |  data_IN_M_imag  |     array    |
|data_IN_M_imag_ce1         | out |    1|  ap_memory |  data_IN_M_imag  |     array    |
|data_IN_M_imag_q1          |  in |   32|  ap_memory |  data_IN_M_imag  |     array    |
|data_OUT1_M_imag_address0  | out |    5|  ap_memory | data_OUT1_M_imag |     array    |
|data_OUT1_M_imag_ce0       | out |    1|  ap_memory | data_OUT1_M_imag |     array    |
|data_OUT1_M_imag_we0       | out |    1|  ap_memory | data_OUT1_M_imag |     array    |
|data_OUT1_M_imag_d0        | out |   32|  ap_memory | data_OUT1_M_imag |     array    |
|data_OUT1_M_imag_address1  | out |    5|  ap_memory | data_OUT1_M_imag |     array    |
|data_OUT1_M_imag_ce1       | out |    1|  ap_memory | data_OUT1_M_imag |     array    |
|data_OUT1_M_imag_we1       | out |    1|  ap_memory | data_OUT1_M_imag |     array    |
|data_OUT1_M_imag_d1        | out |   32|  ap_memory | data_OUT1_M_imag |     array    |
|data_OUT1_M_real_address0  | out |    5|  ap_memory | data_OUT1_M_real |     array    |
|data_OUT1_M_real_ce0       | out |    1|  ap_memory | data_OUT1_M_real |     array    |
|data_OUT1_M_real_we0       | out |    1|  ap_memory | data_OUT1_M_real |     array    |
|data_OUT1_M_real_d0        | out |   32|  ap_memory | data_OUT1_M_real |     array    |
|data_OUT1_M_real_address1  | out |    5|  ap_memory | data_OUT1_M_real |     array    |
|data_OUT1_M_real_ce1       | out |    1|  ap_memory | data_OUT1_M_real |     array    |
|data_OUT1_M_real_we1       | out |    1|  ap_memory | data_OUT1_M_real |     array    |
|data_OUT1_M_real_d1        | out |   32|  ap_memory | data_OUT1_M_real |     array    |
+---------------------------+-----+-----+------------+------------------+--------------+

