[2025-09-18 05:44:07] START suite=qualcomm_srv trace=srv149_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv149_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2617507 heartbeat IPC: 3.82 cumulative IPC: 3.82 (Simulation time: 00 hr 00 min 40 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5073889 cumulative IPC: 3.942 (Simulation time: 00 hr 01 min 18 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5073889 cumulative IPC: 3.942 (Simulation time: 00 hr 01 min 18 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 5073890 heartbeat IPC: 4.071 cumulative IPC: 5 (Simulation time: 00 hr 01 min 18 sec)
Heartbeat CPU 0 instructions: 30000008 cycles: 14153005 heartbeat IPC: 1.101 cumulative IPC: 1.101 (Simulation time: 00 hr 02 min 32 sec)
Heartbeat CPU 0 instructions: 40000010 cycles: 23285159 heartbeat IPC: 1.095 cumulative IPC: 1.098 (Simulation time: 00 hr 03 min 46 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv149_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 50000013 cycles: 32348121 heartbeat IPC: 1.103 cumulative IPC: 1.1 (Simulation time: 00 hr 04 min 55 sec)
Heartbeat CPU 0 instructions: 60000014 cycles: 41468644 heartbeat IPC: 1.096 cumulative IPC: 1.099 (Simulation time: 00 hr 06 min 09 sec)
Heartbeat CPU 0 instructions: 70000017 cycles: 50545537 heartbeat IPC: 1.102 cumulative IPC: 1.1 (Simulation time: 00 hr 07 min 19 sec)
Heartbeat CPU 0 instructions: 80000019 cycles: 59568996 heartbeat IPC: 1.108 cumulative IPC: 1.101 (Simulation time: 00 hr 08 min 29 sec)
Heartbeat CPU 0 instructions: 90000020 cycles: 68665869 heartbeat IPC: 1.099 cumulative IPC: 1.101 (Simulation time: 00 hr 09 min 40 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv149_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000022 cycles: 77654518 heartbeat IPC: 1.113 cumulative IPC: 1.102 (Simulation time: 00 hr 10 min 51 sec)
Heartbeat CPU 0 instructions: 110000022 cycles: 86771531 heartbeat IPC: 1.097 cumulative IPC: 1.102 (Simulation time: 00 hr 12 min 02 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 90756136 cumulative IPC: 1.102 (Simulation time: 00 hr 13 min 09 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 90756136 cumulative IPC: 1.102 (Simulation time: 00 hr 13 min 09 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv149_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.102 instructions: 100000000 cycles: 90756136
CPU 0 Branch Prediction Accuracy: 91.05% MPKI: 15.78 Average ROB Occupancy at Mispredict: 27.18
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.3699
BRANCH_INDIRECT: 0.4104
BRANCH_CONDITIONAL: 12.88
BRANCH_DIRECT_CALL: 0.9118
BRANCH_INDIRECT_CALL: 0.5928
BRANCH_RETURN: 0.6135


====Backend Stall Breakdown====
ROB_STALL: 114605
LQ_STALL: 0
SQ_STALL: 577623


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 131.55
REPLAY_LOAD: 108.797295
NON_REPLAY_LOAD: 20.788242

== Total ==
ADDR_TRANS: 7893
REPLAY_LOAD: 8051
NON_REPLAY_LOAD: 98661

== Counts ==
ADDR_TRANS: 60
REPLAY_LOAD: 74
NON_REPLAY_LOAD: 4746

cpu0->cpu0_STLB TOTAL        ACCESS:    1868967 HIT:    1864353 MISS:       4614 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1868967 HIT:    1864353 MISS:       4614 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 209.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8801172 HIT:    7460764 MISS:    1340408 MSHR_MERGE:      81200
cpu0->cpu0_L2C LOAD         ACCESS:    6856516 HIT:    5834797 MISS:    1021719 MSHR_MERGE:      12907
cpu0->cpu0_L2C RFO          ACCESS:     574817 HIT:     405367 MISS:     169450 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     331091 HIT:     205551 MISS:     125540 MSHR_MERGE:      68293
cpu0->cpu0_L2C WRITE        ACCESS:    1030383 HIT:    1014583 MISS:      15800 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       8365 HIT:        466 MISS:       7899 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     349879 ISSUED:     210134 USEFUL:       9451 USELESS:      12543
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 35.77 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14939390 HIT:    7976441 MISS:    6962949 MSHR_MERGE:    1654562
cpu0->cpu0_L1I LOAD         ACCESS:   14939390 HIT:    7976441 MISS:    6962949 MSHR_MERGE:    1654562
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.18 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30782342 HIT:   26894805 MISS:    3887537 MSHR_MERGE:    1608160
cpu0->cpu0_L1D LOAD         ACCESS:   16997060 HIT:   15045984 MISS:    1951076 MSHR_MERGE:     402943
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     526037 HIT:     291210 MISS:     234827 MSHR_MERGE:      86767
cpu0->cpu0_L1D WRITE        ACCESS:   13249728 HIT:   11556586 MISS:    1693142 MSHR_MERGE:    1118323
cpu0->cpu0_L1D TRANSLATION  ACCESS:       9517 HIT:       1025 MISS:       8492 MSHR_MERGE:        127
cpu0->cpu0_L1D PREFETCH REQUESTED:     715290 ISSUED:     526037 USEFUL:      27370 USELESS:      42878
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 22.8 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12381238 HIT:   10478672 MISS:    1902566 MSHR_MERGE:     954431
cpu0->cpu0_ITLB LOAD         ACCESS:   12381238 HIT:   10478672 MISS:    1902566 MSHR_MERGE:     954431
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.097 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28713765 HIT:   27473410 MISS:    1240355 MSHR_MERGE:     319523
cpu0->cpu0_DTLB LOAD         ACCESS:   28713765 HIT:   27473410 MISS:    1240355 MSHR_MERGE:     319523
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.953 cycles
cpu0->LLC TOTAL        ACCESS:    1512125 HIT:    1447081 MISS:      65044 MSHR_MERGE:       2004
cpu0->LLC LOAD         ACCESS:    1008811 HIT:     989593 MISS:      19218 MSHR_MERGE:        238
cpu0->LLC RFO          ACCESS:     169448 HIT:     140061 MISS:      29387 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      57247 HIT:      45327 MISS:      11920 MSHR_MERGE:       1766
cpu0->LLC WRITE        ACCESS:     268720 HIT:     268469 MISS:        251 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       7899 HIT:       3631 MISS:       4268 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 137.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3531
  ROW_BUFFER_MISS:      59250
  AVG DBUS CONGESTED CYCLE: 3.584
Channel 0 WQ ROW_BUFFER_HIT:       1525
  ROW_BUFFER_MISS:      24689
  FULL:          0
Channel 0 REFRESHES ISSUED:       7563

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       506644       440444        97239         2651
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0           75          459          377
  STLB miss resolved @ L2C                0           44           55          200           79
  STLB miss resolved @ LLC                0          135          209         1841          871
  STLB miss resolved @ MEM                0            2          172         2283         2285

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             161619        47763      1252240       148137          509
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          102          124           34
  STLB miss resolved @ L2C                0           52           84           64            9
  STLB miss resolved @ LLC                0           71          168          529           90
  STLB miss resolved @ MEM                0            0           80          310           92
[2025-09-18 05:57:16] END   suite=qualcomm_srv trace=srv149_ap (rc=0)
