<stg><name>depthwise_conv2d_fix.1</name>


<trans_list>

<trans id="1052" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1053" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1055" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1056" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1180" from="4" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1058" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1059" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1060" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1061" from="7" to="97">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1063" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1064" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1065" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1066" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1067" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1068" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1069" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1070" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1071" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1072" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1073" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1074" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1075" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1076" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1077" from="22" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1078" from="22" to="97">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1080" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1081" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1082" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1083" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1084" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1085" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1086" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1087" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1088" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1089" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1090" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1091" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1092" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1093" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1094" from="37" to="38">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1095" from="37" to="97">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1097" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1098" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1099" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1100" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1101" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1102" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1103" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1104" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1105" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1106" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1107" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1108" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1109" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1110" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1111" from="52" to="53">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1112" from="52" to="97">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1114" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1115" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1116" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1117" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1118" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1119" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1120" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1121" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1122" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1123" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1124" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1125" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1126" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1127" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1128" from="67" to="68">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1129" from="67" to="97">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1131" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1132" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1133" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1134" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1135" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1136" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1137" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1138" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1139" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1140" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1141" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1142" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1143" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1144" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1145" from="82" to="83">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1146" from="82" to="97">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1148" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1149" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1150" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1151" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1152" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1153" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1154" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1155" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1156" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1157" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1158" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1159" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1160" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1161" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1162" from="97" to="98">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="exitcond2_1" val="0"/>
<literal name="exitcond2_2" val="0"/>
<literal name="exitcond2_3" val="0"/>
<literal name="exitcond2_4" val="0"/>
<literal name="exitcond2_5" val="0"/>
<literal name="exitcond2_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1179" from="97" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2_5" val="1"/>
</and_exp><and_exp><literal name="exitcond2_4" val="1"/>
</and_exp><and_exp><literal name="exitcond2_3" val="1"/>
</and_exp><and_exp><literal name="exitcond2_2" val="1"/>
</and_exp><and_exp><literal name="exitcond2_1" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1164" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1165" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1166" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1167" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1168" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1169" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1170" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1171" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1172" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1173" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1174" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1175" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1176" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1177" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1178" from="112" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %output_width_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %output_width)

]]></Node>
<StgValue><ssdm name="output_width_read"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %output_height_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %output_height)

]]></Node>
<StgValue><ssdm name="output_height_read"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %input_width_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %input_width)

]]></Node>
<StgValue><ssdm name="input_width_read"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %input_height_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %input_height)

]]></Node>
<StgValue><ssdm name="input_height_read"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="5">
<![CDATA[
:4  %output_width_cast = zext i5 %output_width_read to i16

]]></Node>
<StgValue><ssdm name="output_width_cast"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecResourceLimit(i32 27, [4 x i8]* @p_str34, [1 x i8]* @p_str135, [1 x i8]* @p_str135, [1 x i8]* @p_str135) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecResourceLimit(i32 27, [4 x i8]* @p_str236, [1 x i8]* @p_str135, [1 x i8]* @p_str135, [1 x i8]* @p_str135) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="7" op_0_bw="6">
<![CDATA[
:7  %tmp_cast = zext i6 %input_height_read to i7

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="13" op_0_bw="6">
<![CDATA[
:8  %tmp_53_cast2_cast = zext i6 %input_width_read to i13

]]></Node>
<StgValue><ssdm name="tmp_53_cast2_cast"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="7" op_0_bw="5">
<![CDATA[
:9  %tmp_54_cast = zext i5 %output_height_read to i7

]]></Node>
<StgValue><ssdm name="tmp_54_cast"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="12" op_0_bw="5">
<![CDATA[
:10  %tmp_55_cast_cast = zext i5 %output_width_read to i12

]]></Node>
<StgValue><ssdm name="tmp_55_cast_cast"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.loopexit:0  %out_d = phi i4 [ 0, %0 ], [ %out_d_4, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="out_d"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.loopexit:1  %phi_mul = phi i7 [ 0, %0 ], [ %next_mul, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.loopexit:2  %phi_mul2 = phi i7 [ 0, %0 ], [ %next_mul3, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="phi_mul2"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.loopexit:3  %next_mul3 = add i7 %phi_mul2, %tmp_54_cast

]]></Node>
<StgValue><ssdm name="next_mul3"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.loopexit:4  %next_mul = add i7 %phi_mul, %tmp_cast

]]></Node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit:5  %exitcond4 = icmp eq i4 %out_d, -8

]]></Node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:6  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit:7  %out_d_4 = add i4 %out_d, 1

]]></Node>
<StgValue><ssdm name="out_d_4"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:8  br i1 %exitcond4, label %3, label %.preheader5.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="4">
<![CDATA[
.preheader5.preheader:0  %tmp_s = zext i4 %out_d to i64

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:1  %bias_addr = getelementptr [8 x i16]* %bias, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="bias_addr"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="4">
<![CDATA[
.preheader5.preheader:2  %tmp_57_cast = zext i4 %out_d to i6

]]></Node>
<StgValue><ssdm name="tmp_57_cast"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="4">
<![CDATA[
.preheader5.preheader:3  %tmp_60 = trunc i4 %out_d to i3

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader5.preheader:4  %p_shl = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_60, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader5.preheader:5  %tmp_54 = add i6 %tmp_57_cast, %p_shl

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="7" op_0_bw="6">
<![CDATA[
.preheader5.preheader:6  %tmp_59_cast = zext i6 %tmp_54 to i7

]]></Node>
<StgValue><ssdm name="tmp_59_cast"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="6">
<![CDATA[
.preheader5.preheader:7  %tmp_64 = zext i6 %tmp_54 to i64

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:8  %kernel_0_addr = getelementptr [72 x i16]* %kernel_0, i64 0, i64 %tmp_64

]]></Node>
<StgValue><ssdm name="kernel_0_addr"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader5.preheader:9  %tmp_116_0_0_1 = add i7 1, %tmp_59_cast

]]></Node>
<StgValue><ssdm name="tmp_116_0_0_1"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="7">
<![CDATA[
.preheader5.preheader:10  %tmp_117_0_0_1 = zext i7 %tmp_116_0_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_117_0_0_1"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:11  %kernel_0_addr_1 = getelementptr [72 x i16]* %kernel_0, i64 0, i64 %tmp_117_0_0_1

]]></Node>
<StgValue><ssdm name="kernel_0_addr_1"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader5.preheader:12  %tmp_116_0_0_2 = add i7 2, %tmp_59_cast

]]></Node>
<StgValue><ssdm name="tmp_116_0_0_2"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="7">
<![CDATA[
.preheader5.preheader:13  %tmp_117_0_0_2 = zext i7 %tmp_116_0_0_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_117_0_0_2"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:14  %kernel_0_addr_2 = getelementptr [72 x i16]* %kernel_0, i64 0, i64 %tmp_117_0_0_2

]]></Node>
<StgValue><ssdm name="kernel_0_addr_2"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader5.preheader:15  %tmp_116_0_1 = add i7 3, %tmp_59_cast

]]></Node>
<StgValue><ssdm name="tmp_116_0_1"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="7">
<![CDATA[
.preheader5.preheader:16  %tmp_117_0_1 = zext i7 %tmp_116_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_117_0_1"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:17  %kernel_0_addr_3 = getelementptr [72 x i16]* %kernel_0, i64 0, i64 %tmp_117_0_1

]]></Node>
<StgValue><ssdm name="kernel_0_addr_3"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader5.preheader:18  %tmp_116_0_1_1 = add i7 4, %tmp_59_cast

]]></Node>
<StgValue><ssdm name="tmp_116_0_1_1"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="7">
<![CDATA[
.preheader5.preheader:19  %tmp_117_0_1_1 = zext i7 %tmp_116_0_1_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_117_0_1_1"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:20  %kernel_0_addr_4 = getelementptr [72 x i16]* %kernel_0, i64 0, i64 %tmp_117_0_1_1

]]></Node>
<StgValue><ssdm name="kernel_0_addr_4"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader5.preheader:21  %tmp_116_0_1_2 = add i7 5, %tmp_59_cast

]]></Node>
<StgValue><ssdm name="tmp_116_0_1_2"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="7">
<![CDATA[
.preheader5.preheader:22  %tmp_117_0_1_2 = zext i7 %tmp_116_0_1_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_117_0_1_2"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:23  %kernel_0_addr_5 = getelementptr [72 x i16]* %kernel_0, i64 0, i64 %tmp_117_0_1_2

]]></Node>
<StgValue><ssdm name="kernel_0_addr_5"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader5.preheader:24  %tmp_116_0_2 = add i7 6, %tmp_59_cast

]]></Node>
<StgValue><ssdm name="tmp_116_0_2"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="7">
<![CDATA[
.preheader5.preheader:25  %tmp_117_0_2 = zext i7 %tmp_116_0_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_117_0_2"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:26  %kernel_0_addr_6 = getelementptr [72 x i16]* %kernel_0, i64 0, i64 %tmp_117_0_2

]]></Node>
<StgValue><ssdm name="kernel_0_addr_6"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader5.preheader:27  %tmp_116_0_2_1 = add i7 7, %tmp_59_cast

]]></Node>
<StgValue><ssdm name="tmp_116_0_2_1"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="7">
<![CDATA[
.preheader5.preheader:28  %tmp_117_0_2_1 = zext i7 %tmp_116_0_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_117_0_2_1"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:29  %kernel_0_addr_7 = getelementptr [72 x i16]* %kernel_0, i64 0, i64 %tmp_117_0_2_1

]]></Node>
<StgValue><ssdm name="kernel_0_addr_7"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader5.preheader:30  %tmp_116_0_2_2 = add i7 8, %tmp_59_cast

]]></Node>
<StgValue><ssdm name="tmp_116_0_2_2"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="7">
<![CDATA[
.preheader5.preheader:31  %tmp_117_0_2_2 = zext i7 %tmp_116_0_2_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_117_0_2_2"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:32  %kernel_0_addr_8 = getelementptr [72 x i16]* %kernel_0, i64 0, i64 %tmp_117_0_2_2

]]></Node>
<StgValue><ssdm name="kernel_0_addr_8"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.preheader:33  br label %.preheader5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="169" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader5:0  %out_h = phi i4 [ %out_h_4, %2 ], [ 0, %.preheader5.preheader ]

]]></Node>
<StgValue><ssdm name="out_h"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="5" op_0_bw="4">
<![CDATA[
.preheader5:1  %out_h_cast = zext i4 %out_h to i5

]]></Node>
<StgValue><ssdm name="out_h_cast"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader5:2  %exitcond3 = icmp eq i5 %out_h_cast, %output_height_read

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5:3  %empty_85 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 14, i64 0)

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader5:4  %out_h_4 = add i4 %out_h, 1

]]></Node>
<StgValue><ssdm name="out_h_4"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:5  br i1 %exitcond3, label %.loopexit.loopexit, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="7" op_0_bw="4">
<![CDATA[
.preheader.preheader:0  %tmp_61_cast = zext i4 %out_h to i7

]]></Node>
<StgValue><ssdm name="tmp_61_cast"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1  %tmp58 = add i7 %tmp_61_cast, %phi_mul

]]></Node>
<StgValue><ssdm name="tmp58"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:13  %tmp6 = add i7 %tmp_61_cast, %phi_mul2

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="179" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:5  %tmp_0_1 = add i7 %tmp58, 1

]]></Node>
<StgValue><ssdm name="tmp_0_1"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:9  %tmp_0_2 = add i7 %tmp58, 2

]]></Node>
<StgValue><ssdm name="tmp_0_2"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="12" op_0_bw="7">
<![CDATA[
.preheader.preheader:14  %tmp6_cast_cast = zext i7 %tmp6 to i12

]]></Node>
<StgValue><ssdm name="tmp6_cast_cast"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:15  %tmp7 = mul i12 %tmp_55_cast_cast, %tmp6_cast_cast

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="183" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="13" op_0_bw="7">
<![CDATA[
.preheader.preheader:2  %tmp_0_cast_cast = zext i7 %tmp58 to i13

]]></Node>
<StgValue><ssdm name="tmp_0_cast_cast"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:3  %tmp59 = mul i13 %tmp_53_cast2_cast, %tmp_0_cast_cast

]]></Node>
<StgValue><ssdm name="tmp59"/></StgValue>
</operation>

<operation id="185" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="17" op_0_bw="13">
<![CDATA[
.preheader.preheader:4  %tmp59_cast = zext i13 %tmp59 to i17

]]></Node>
<StgValue><ssdm name="tmp59_cast"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="13" op_0_bw="7">
<![CDATA[
.preheader.preheader:6  %tmp_0_1_cast_cast = zext i7 %tmp_0_1 to i13

]]></Node>
<StgValue><ssdm name="tmp_0_1_cast_cast"/></StgValue>
</operation>

<operation id="187" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:7  %tmp5_0_1 = mul i13 %tmp_53_cast2_cast, %tmp_0_1_cast_cast

]]></Node>
<StgValue><ssdm name="tmp5_0_1"/></StgValue>
</operation>

<operation id="188" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="17" op_0_bw="13">
<![CDATA[
.preheader.preheader:8  %tmp5_0_1_cast = zext i13 %tmp5_0_1 to i17

]]></Node>
<StgValue><ssdm name="tmp5_0_1_cast"/></StgValue>
</operation>

<operation id="189" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="13" op_0_bw="7">
<![CDATA[
.preheader.preheader:10  %tmp_0_2_cast_cast = zext i7 %tmp_0_2 to i13

]]></Node>
<StgValue><ssdm name="tmp_0_2_cast_cast"/></StgValue>
</operation>

<operation id="190" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:11  %tmp5_0_2 = mul i13 %tmp_53_cast2_cast, %tmp_0_2_cast_cast

]]></Node>
<StgValue><ssdm name="tmp5_0_2"/></StgValue>
</operation>

<operation id="191" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="17" op_0_bw="13">
<![CDATA[
.preheader.preheader:12  %tmp5_0_2_cast = zext i13 %tmp5_0_2 to i17

]]></Node>
<StgValue><ssdm name="tmp5_0_2_cast"/></StgValue>
</operation>

<operation id="192" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="17" op_0_bw="12">
<![CDATA[
.preheader.preheader:16  %tmp7_cast = zext i12 %tmp7 to i17

]]></Node>
<StgValue><ssdm name="tmp7_cast"/></StgValue>
</operation>

<operation id="193" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:17  br label %.preheader.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="194" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader.0:0  %out_w = phi i16 [ %out_w_4_6, %1 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="out_w"/></StgValue>
</operation>

<operation id="195" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:1  %exitcond2 = icmp eq i16 %out_w, %output_width_cast

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="196" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.0:2  br i1 %exitcond2, label %2, label %.preheader.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="197" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="17" op_0_bw="16">
<![CDATA[
.preheader.1:1  %tmp_62_cast = zext i16 %out_w to i17

]]></Node>
<StgValue><ssdm name="tmp_62_cast"/></StgValue>
</operation>

<operation id="198" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.1:2  %tmp_65 = add i17 %tmp59_cast, %tmp_62_cast

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="199" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.1:11  %tmp_111_0_0_1 = add i17 %tmp_62_cast, 1

]]></Node>
<StgValue><ssdm name="tmp_111_0_0_1"/></StgValue>
</operation>

<operation id="200" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.1:21  %tmp_111_0_0_2 = add i17 %tmp_62_cast, 2

]]></Node>
<StgValue><ssdm name="tmp_111_0_0_2"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="201" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="17">
<![CDATA[
.preheader.1:3  %tmp_66 = zext i17 %tmp_65 to i64

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="202" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:4  %input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_66

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="203" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:5  %input_load = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="204" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="7">
<![CDATA[
.preheader.1:7  %kernel_0_load = load i16* %kernel_0_addr, align 2

]]></Node>
<StgValue><ssdm name="kernel_0_load"/></StgValue>
</operation>

<operation id="205" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.1:12  %tmp_112_0_0_1 = add i17 %tmp_111_0_0_1, %tmp59_cast

]]></Node>
<StgValue><ssdm name="tmp_112_0_0_1"/></StgValue>
</operation>

<operation id="206" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.1:22  %tmp_112_0_0_2 = add i17 %tmp_111_0_0_2, %tmp59_cast

]]></Node>
<StgValue><ssdm name="tmp_112_0_0_2"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="207" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:5  %input_load = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="208" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="7">
<![CDATA[
.preheader.1:7  %kernel_0_load = load i16* %kernel_0_addr, align 2

]]></Node>
<StgValue><ssdm name="kernel_0_load"/></StgValue>
</operation>

<operation id="209" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="17">
<![CDATA[
.preheader.1:13  %tmp_113_0_0_1 = zext i17 %tmp_112_0_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_0_0_1"/></StgValue>
</operation>

<operation id="210" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:14  %input_addr_301 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_0_0_1

]]></Node>
<StgValue><ssdm name="input_addr_301"/></StgValue>
</operation>

<operation id="211" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:15  %input_load_256 = load i16* %input_addr_301, align 2

]]></Node>
<StgValue><ssdm name="input_load_256"/></StgValue>
</operation>

<operation id="212" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="7">
<![CDATA[
.preheader.1:17  %kernel_0_load_1 = load i16* %kernel_0_addr_1, align 2

]]></Node>
<StgValue><ssdm name="kernel_0_load_1"/></StgValue>
</operation>

<operation id="213" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="17">
<![CDATA[
.preheader.1:23  %tmp_113_0_0_2 = zext i17 %tmp_112_0_0_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_0_0_2"/></StgValue>
</operation>

<operation id="214" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:24  %input_addr_302 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_0_0_2

]]></Node>
<StgValue><ssdm name="input_addr_302"/></StgValue>
</operation>

<operation id="215" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:25  %input_load_257 = load i16* %input_addr_302, align 2

]]></Node>
<StgValue><ssdm name="input_load_257"/></StgValue>
</operation>

<operation id="216" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="7">
<![CDATA[
.preheader.1:27  %kernel_0_load_2 = load i16* %kernel_0_addr_2, align 2

]]></Node>
<StgValue><ssdm name="kernel_0_load_2"/></StgValue>
</operation>

<operation id="217" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.1:31  %tmp_112_0_1 = add i17 %tmp5_0_1_cast, %tmp_62_cast

]]></Node>
<StgValue><ssdm name="tmp_112_0_1"/></StgValue>
</operation>

<operation id="218" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.1:40  %tmp_112_0_1_1 = add i17 %tmp_111_0_0_1, %tmp5_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_112_0_1_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="219" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:15  %input_load_256 = load i16* %input_addr_301, align 2

]]></Node>
<StgValue><ssdm name="input_load_256"/></StgValue>
</operation>

<operation id="220" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="7">
<![CDATA[
.preheader.1:17  %kernel_0_load_1 = load i16* %kernel_0_addr_1, align 2

]]></Node>
<StgValue><ssdm name="kernel_0_load_1"/></StgValue>
</operation>

<operation id="221" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:25  %input_load_257 = load i16* %input_addr_302, align 2

]]></Node>
<StgValue><ssdm name="input_load_257"/></StgValue>
</operation>

<operation id="222" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="7">
<![CDATA[
.preheader.1:27  %kernel_0_load_2 = load i16* %kernel_0_addr_2, align 2

]]></Node>
<StgValue><ssdm name="kernel_0_load_2"/></StgValue>
</operation>

<operation id="223" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="17">
<![CDATA[
.preheader.1:32  %tmp_113_0_1 = zext i17 %tmp_112_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_0_1"/></StgValue>
</operation>

<operation id="224" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:33  %input_addr_303 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_0_1

]]></Node>
<StgValue><ssdm name="input_addr_303"/></StgValue>
</operation>

<operation id="225" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:34  %input_load_258 = load i16* %input_addr_303, align 2

]]></Node>
<StgValue><ssdm name="input_load_258"/></StgValue>
</operation>

<operation id="226" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="7">
<![CDATA[
.preheader.1:36  %kernel_0_load_3 = load i16* %kernel_0_addr_3, align 2

]]></Node>
<StgValue><ssdm name="kernel_0_load_3"/></StgValue>
</operation>

<operation id="227" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="17">
<![CDATA[
.preheader.1:41  %tmp_113_0_1_1 = zext i17 %tmp_112_0_1_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_0_1_1"/></StgValue>
</operation>

<operation id="228" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:42  %input_addr_304 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_0_1_1

]]></Node>
<StgValue><ssdm name="input_addr_304"/></StgValue>
</operation>

<operation id="229" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:43  %input_load_259 = load i16* %input_addr_304, align 2

]]></Node>
<StgValue><ssdm name="input_load_259"/></StgValue>
</operation>

<operation id="230" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="7">
<![CDATA[
.preheader.1:45  %kernel_0_load_4 = load i16* %kernel_0_addr_4, align 2

]]></Node>
<StgValue><ssdm name="kernel_0_load_4"/></StgValue>
</operation>

<operation id="231" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.1:49  %tmp_112_0_1_2 = add i17 %tmp_111_0_0_2, %tmp5_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_112_0_1_2"/></StgValue>
</operation>

<operation id="232" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.1:58  %tmp_112_0_2 = add i17 %tmp5_0_2_cast, %tmp_62_cast

]]></Node>
<StgValue><ssdm name="tmp_112_0_2"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="233" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:34  %input_load_258 = load i16* %input_addr_303, align 2

]]></Node>
<StgValue><ssdm name="input_load_258"/></StgValue>
</operation>

<operation id="234" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="7">
<![CDATA[
.preheader.1:36  %kernel_0_load_3 = load i16* %kernel_0_addr_3, align 2

]]></Node>
<StgValue><ssdm name="kernel_0_load_3"/></StgValue>
</operation>

<operation id="235" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:43  %input_load_259 = load i16* %input_addr_304, align 2

]]></Node>
<StgValue><ssdm name="input_load_259"/></StgValue>
</operation>

<operation id="236" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="7">
<![CDATA[
.preheader.1:45  %kernel_0_load_4 = load i16* %kernel_0_addr_4, align 2

]]></Node>
<StgValue><ssdm name="kernel_0_load_4"/></StgValue>
</operation>

<operation id="237" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="17">
<![CDATA[
.preheader.1:50  %tmp_113_0_1_2 = zext i17 %tmp_112_0_1_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_0_1_2"/></StgValue>
</operation>

<operation id="238" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:51  %input_addr_305 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_0_1_2

]]></Node>
<StgValue><ssdm name="input_addr_305"/></StgValue>
</operation>

<operation id="239" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:52  %input_load_260 = load i16* %input_addr_305, align 2

]]></Node>
<StgValue><ssdm name="input_load_260"/></StgValue>
</operation>

<operation id="240" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="7">
<![CDATA[
.preheader.1:54  %kernel_0_load_5 = load i16* %kernel_0_addr_5, align 2

]]></Node>
<StgValue><ssdm name="kernel_0_load_5"/></StgValue>
</operation>

<operation id="241" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="17">
<![CDATA[
.preheader.1:59  %tmp_113_0_2 = zext i17 %tmp_112_0_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_0_2"/></StgValue>
</operation>

<operation id="242" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:60  %input_addr_306 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_0_2

]]></Node>
<StgValue><ssdm name="input_addr_306"/></StgValue>
</operation>

<operation id="243" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:61  %input_load_261 = load i16* %input_addr_306, align 2

]]></Node>
<StgValue><ssdm name="input_load_261"/></StgValue>
</operation>

<operation id="244" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="7">
<![CDATA[
.preheader.1:63  %kernel_0_load_6 = load i16* %kernel_0_addr_6, align 2

]]></Node>
<StgValue><ssdm name="kernel_0_load_6"/></StgValue>
</operation>

<operation id="245" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.1:67  %tmp_112_0_2_1 = add i17 %tmp_111_0_0_1, %tmp5_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_112_0_2_1"/></StgValue>
</operation>

<operation id="246" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.1:76  %tmp_112_0_2_2 = add i17 %tmp_111_0_0_2, %tmp5_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_112_0_2_2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="247" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:52  %input_load_260 = load i16* %input_addr_305, align 2

]]></Node>
<StgValue><ssdm name="input_load_260"/></StgValue>
</operation>

<operation id="248" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="7">
<![CDATA[
.preheader.1:54  %kernel_0_load_5 = load i16* %kernel_0_addr_5, align 2

]]></Node>
<StgValue><ssdm name="kernel_0_load_5"/></StgValue>
</operation>

<operation id="249" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:61  %input_load_261 = load i16* %input_addr_306, align 2

]]></Node>
<StgValue><ssdm name="input_load_261"/></StgValue>
</operation>

<operation id="250" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="7">
<![CDATA[
.preheader.1:63  %kernel_0_load_6 = load i16* %kernel_0_addr_6, align 2

]]></Node>
<StgValue><ssdm name="kernel_0_load_6"/></StgValue>
</operation>

<operation id="251" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="17">
<![CDATA[
.preheader.1:68  %tmp_113_0_2_1 = zext i17 %tmp_112_0_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_0_2_1"/></StgValue>
</operation>

<operation id="252" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:69  %input_addr_307 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_0_2_1

]]></Node>
<StgValue><ssdm name="input_addr_307"/></StgValue>
</operation>

<operation id="253" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:70  %input_load_262 = load i16* %input_addr_307, align 2

]]></Node>
<StgValue><ssdm name="input_load_262"/></StgValue>
</operation>

<operation id="254" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="7">
<![CDATA[
.preheader.1:72  %kernel_0_load_7 = load i16* %kernel_0_addr_7, align 2

]]></Node>
<StgValue><ssdm name="kernel_0_load_7"/></StgValue>
</operation>

<operation id="255" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="17">
<![CDATA[
.preheader.1:77  %tmp_113_0_2_2 = zext i17 %tmp_112_0_2_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_0_2_2"/></StgValue>
</operation>

<operation id="256" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:78  %input_addr_308 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_0_2_2

]]></Node>
<StgValue><ssdm name="input_addr_308"/></StgValue>
</operation>

<operation id="257" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:79  %input_load_263 = load i16* %input_addr_308, align 2

]]></Node>
<StgValue><ssdm name="input_load_263"/></StgValue>
</operation>

<operation id="258" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="7">
<![CDATA[
.preheader.1:81  %kernel_0_load_8 = load i16* %kernel_0_addr_8, align 2

]]></Node>
<StgValue><ssdm name="kernel_0_load_8"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="259" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:70  %input_load_262 = load i16* %input_addr_307, align 2

]]></Node>
<StgValue><ssdm name="input_load_262"/></StgValue>
</operation>

<operation id="260" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="7">
<![CDATA[
.preheader.1:72  %kernel_0_load_7 = load i16* %kernel_0_addr_7, align 2

]]></Node>
<StgValue><ssdm name="kernel_0_load_7"/></StgValue>
</operation>

<operation id="261" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:79  %input_load_263 = load i16* %input_addr_308, align 2

]]></Node>
<StgValue><ssdm name="input_load_263"/></StgValue>
</operation>

<operation id="262" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="7">
<![CDATA[
.preheader.1:81  %kernel_0_load_8 = load i16* %kernel_0_addr_8, align 2

]]></Node>
<StgValue><ssdm name="kernel_0_load_8"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="263" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:26  %tmp_114_0_0_2_cast = sext i16 %input_load_257 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_0_0_2_cast"/></StgValue>
</operation>

<operation id="264" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:28  %tmp_118_0_0_2_cast = sext i16 %kernel_0_load_2 to i30

]]></Node>
<StgValue><ssdm name="tmp_118_0_0_2_cast"/></StgValue>
</operation>

<operation id="265" st_id="14" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:29  %tmp_119_0_0_2 = mul i30 %tmp_118_0_0_2_cast, %tmp_114_0_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_0_0_2"/></StgValue>
</operation>

<operation id="266" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:35  %tmp_114_0_1_cast = sext i16 %input_load_258 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_0_1_cast"/></StgValue>
</operation>

<operation id="267" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:37  %tmp_118_0_1_cast = sext i16 %kernel_0_load_3 to i30

]]></Node>
<StgValue><ssdm name="tmp_118_0_1_cast"/></StgValue>
</operation>

<operation id="268" st_id="14" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:38  %tmp_119_0_1 = mul i30 %tmp_118_0_1_cast, %tmp_114_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_0_1"/></StgValue>
</operation>

<operation id="269" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:71  %tmp_114_0_2_1_cast = sext i16 %input_load_262 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_0_2_1_cast"/></StgValue>
</operation>

<operation id="270" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:73  %tmp_118_0_2_1_cast = sext i16 %kernel_0_load_7 to i30

]]></Node>
<StgValue><ssdm name="tmp_118_0_2_1_cast"/></StgValue>
</operation>

<operation id="271" st_id="14" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:74  %tmp_119_0_2_1 = mul i30 %tmp_118_0_2_1_cast, %tmp_114_0_2_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_0_2_1"/></StgValue>
</operation>

<operation id="272" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:80  %tmp_114_0_2_2_cast = sext i16 %input_load_263 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_0_2_2_cast"/></StgValue>
</operation>

<operation id="273" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:82  %tmp_118_0_2_2_cast = sext i16 %kernel_0_load_8 to i30

]]></Node>
<StgValue><ssdm name="tmp_118_0_2_2_cast"/></StgValue>
</operation>

<operation id="274" st_id="14" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:83  %tmp_119_0_2_2 = mul i30 %tmp_118_0_2_2_cast, %tmp_114_0_2_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_0_2_2"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="275" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:6  %tmp_114_0_cast = sext i16 %input_load to i30

]]></Node>
<StgValue><ssdm name="tmp_114_0_cast"/></StgValue>
</operation>

<operation id="276" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:8  %tmp_118_0_cast = sext i16 %kernel_0_load to i30

]]></Node>
<StgValue><ssdm name="tmp_118_0_cast"/></StgValue>
</operation>

<operation id="277" st_id="15" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:9  %tmp_67 = mul i30 %tmp_118_0_cast, %tmp_114_0_cast

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="278" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:16  %tmp_114_0_0_1_cast = sext i16 %input_load_256 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_0_0_1_cast"/></StgValue>
</operation>

<operation id="279" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:18  %tmp_118_0_0_1_cast = sext i16 %kernel_0_load_1 to i30

]]></Node>
<StgValue><ssdm name="tmp_118_0_0_1_cast"/></StgValue>
</operation>

<operation id="280" st_id="15" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:19  %tmp_119_0_0_1 = mul i30 %tmp_118_0_0_1_cast, %tmp_114_0_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_0_0_1"/></StgValue>
</operation>

<operation id="281" st_id="15" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:29  %tmp_119_0_0_2 = mul i30 %tmp_118_0_0_2_cast, %tmp_114_0_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_0_0_2"/></StgValue>
</operation>

<operation id="282" st_id="15" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:38  %tmp_119_0_1 = mul i30 %tmp_118_0_1_cast, %tmp_114_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_0_1"/></StgValue>
</operation>

<operation id="283" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:44  %tmp_114_0_1_1_cast = sext i16 %input_load_259 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_0_1_1_cast"/></StgValue>
</operation>

<operation id="284" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:46  %tmp_118_0_1_1_cast = sext i16 %kernel_0_load_4 to i30

]]></Node>
<StgValue><ssdm name="tmp_118_0_1_1_cast"/></StgValue>
</operation>

<operation id="285" st_id="15" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:47  %tmp_119_0_1_1 = mul i30 %tmp_118_0_1_1_cast, %tmp_114_0_1_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_0_1_1"/></StgValue>
</operation>

<operation id="286" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:53  %tmp_114_0_1_2_cast = sext i16 %input_load_260 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_0_1_2_cast"/></StgValue>
</operation>

<operation id="287" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:55  %tmp_118_0_1_2_cast = sext i16 %kernel_0_load_5 to i30

]]></Node>
<StgValue><ssdm name="tmp_118_0_1_2_cast"/></StgValue>
</operation>

<operation id="288" st_id="15" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:56  %tmp_119_0_1_2 = mul i30 %tmp_118_0_1_2_cast, %tmp_114_0_1_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_0_1_2"/></StgValue>
</operation>

<operation id="289" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:62  %tmp_114_0_2_cast = sext i16 %input_load_261 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_0_2_cast"/></StgValue>
</operation>

<operation id="290" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:64  %tmp_118_0_2_cast = sext i16 %kernel_0_load_6 to i30

]]></Node>
<StgValue><ssdm name="tmp_118_0_2_cast"/></StgValue>
</operation>

<operation id="291" st_id="15" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:65  %tmp_119_0_2 = mul i30 %tmp_118_0_2_cast, %tmp_114_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_0_2"/></StgValue>
</operation>

<operation id="292" st_id="15" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:74  %tmp_119_0_2_1 = mul i30 %tmp_118_0_2_1_cast, %tmp_114_0_2_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_0_2_1"/></StgValue>
</operation>

<operation id="293" st_id="15" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:83  %tmp_119_0_2_2 = mul i30 %tmp_118_0_2_2_cast, %tmp_114_0_2_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_0_2_2"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="294" st_id="16" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:9  %tmp_67 = mul i30 %tmp_118_0_cast, %tmp_114_0_cast

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="295" st_id="16" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:19  %tmp_119_0_0_1 = mul i30 %tmp_118_0_0_1_cast, %tmp_114_0_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_0_0_1"/></StgValue>
</operation>

<operation id="296" st_id="16" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:29  %tmp_119_0_0_2 = mul i30 %tmp_118_0_0_2_cast, %tmp_114_0_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_0_0_2"/></StgValue>
</operation>

<operation id="297" st_id="16" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:38  %tmp_119_0_1 = mul i30 %tmp_118_0_1_cast, %tmp_114_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_0_1"/></StgValue>
</operation>

<operation id="298" st_id="16" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:47  %tmp_119_0_1_1 = mul i30 %tmp_118_0_1_1_cast, %tmp_114_0_1_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_0_1_1"/></StgValue>
</operation>

<operation id="299" st_id="16" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:56  %tmp_119_0_1_2 = mul i30 %tmp_118_0_1_2_cast, %tmp_114_0_1_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_0_1_2"/></StgValue>
</operation>

<operation id="300" st_id="16" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:65  %tmp_119_0_2 = mul i30 %tmp_118_0_2_cast, %tmp_114_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_0_2"/></StgValue>
</operation>

<operation id="301" st_id="16" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:74  %tmp_119_0_2_1 = mul i30 %tmp_118_0_2_1_cast, %tmp_114_0_2_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_0_2_1"/></StgValue>
</operation>

<operation id="302" st_id="16" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:83  %tmp_119_0_2_2 = mul i30 %tmp_118_0_2_2_cast, %tmp_114_0_2_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_0_2_2"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="303" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="3">
<![CDATA[
.preheader.1:0  %bias_load = load i16* %bias_addr, align 2

]]></Node>
<StgValue><ssdm name="bias_load"/></StgValue>
</operation>

<operation id="304" st_id="17" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:9  %tmp_67 = mul i30 %tmp_118_0_cast, %tmp_114_0_cast

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="305" st_id="17" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:19  %tmp_119_0_0_1 = mul i30 %tmp_118_0_0_1_cast, %tmp_114_0_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_0_0_1"/></StgValue>
</operation>

<operation id="306" st_id="17" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:29  %tmp_119_0_0_2 = mul i30 %tmp_118_0_0_2_cast, %tmp_114_0_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_0_0_2"/></StgValue>
</operation>

<operation id="307" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:30  %tmp_121_0_0_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_0_0_2, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_0_0_2"/></StgValue>
</operation>

<operation id="308" st_id="17" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:38  %tmp_119_0_1 = mul i30 %tmp_118_0_1_cast, %tmp_114_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_0_1"/></StgValue>
</operation>

<operation id="309" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:39  %tmp_121_0_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_0_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_0_1"/></StgValue>
</operation>

<operation id="310" st_id="17" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:47  %tmp_119_0_1_1 = mul i30 %tmp_118_0_1_1_cast, %tmp_114_0_1_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_0_1_1"/></StgValue>
</operation>

<operation id="311" st_id="17" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:56  %tmp_119_0_1_2 = mul i30 %tmp_118_0_1_2_cast, %tmp_114_0_1_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_0_1_2"/></StgValue>
</operation>

<operation id="312" st_id="17" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:65  %tmp_119_0_2 = mul i30 %tmp_118_0_2_cast, %tmp_114_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_0_2"/></StgValue>
</operation>

<operation id="313" st_id="17" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:74  %tmp_119_0_2_1 = mul i30 %tmp_118_0_2_1_cast, %tmp_114_0_2_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_0_2_1"/></StgValue>
</operation>

<operation id="314" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:75  %tmp_121_0_2_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_0_2_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_0_2_1"/></StgValue>
</operation>

<operation id="315" st_id="17" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:83  %tmp_119_0_2_2 = mul i30 %tmp_118_0_2_2_cast, %tmp_114_0_2_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_0_2_2"/></StgValue>
</operation>

<operation id="316" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:84  %tmp_121_0_2_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_0_2_2, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_0_2_2"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="317" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="3">
<![CDATA[
.preheader.1:0  %bias_load = load i16* %bias_addr, align 2

]]></Node>
<StgValue><ssdm name="bias_load"/></StgValue>
</operation>

<operation id="318" st_id="18" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:9  %tmp_67 = mul i30 %tmp_118_0_cast, %tmp_114_0_cast

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="319" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:10  %tmp_68 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_67, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="320" st_id="18" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:19  %tmp_119_0_0_1 = mul i30 %tmp_118_0_0_1_cast, %tmp_114_0_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_0_0_1"/></StgValue>
</operation>

<operation id="321" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:20  %tmp_121_0_0_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_0_0_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_0_0_1"/></StgValue>
</operation>

<operation id="322" st_id="18" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:47  %tmp_119_0_1_1 = mul i30 %tmp_118_0_1_1_cast, %tmp_114_0_1_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_0_1_1"/></StgValue>
</operation>

<operation id="323" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:48  %tmp_121_0_1_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_0_1_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_0_1_1"/></StgValue>
</operation>

<operation id="324" st_id="18" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:56  %tmp_119_0_1_2 = mul i30 %tmp_118_0_1_2_cast, %tmp_114_0_1_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_0_1_2"/></StgValue>
</operation>

<operation id="325" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:57  %tmp_121_0_1_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_0_1_2, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_0_1_2"/></StgValue>
</operation>

<operation id="326" st_id="18" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:65  %tmp_119_0_2 = mul i30 %tmp_118_0_2_cast, %tmp_114_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_0_2"/></StgValue>
</operation>

<operation id="327" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:66  %tmp_121_0_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_0_2, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_0_2"/></StgValue>
</operation>

<operation id="328" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:86  %tmp3 = add i16 %tmp_121_0_0_2, %tmp_121_0_1

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="329" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:90  %tmp9 = add i16 %tmp_121_0_2_1, %tmp_121_0_2_2

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="330" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:85  %tmp1 = add i16 %bias_load, %tmp_68

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="331" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:87  %tmp2 = add i16 %tmp3, %tmp_121_0_0_1

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="332" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:89  %tmp5 = add i16 %tmp_121_0_1_1, %tmp_121_0_1_2

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="333" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:91  %tmp8 = add i16 %tmp9, %tmp_121_0_2

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="334" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:88  %tmp = add i16 %tmp2, %tmp1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="335" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:92  %tmp4 = add i16 %tmp8, %tmp5

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="336" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:93  %buffer_6_0_2_2 = add i16 %tmp4, %tmp

]]></Node>
<StgValue><ssdm name="buffer_6_0_2_2"/></StgValue>
</operation>

<operation id="337" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.1:94  %tmp_56 = add i17 %tmp7_cast, %tmp_62_cast

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="338" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:98  %out_w_4 = add i16 %out_w, 1

]]></Node>
<StgValue><ssdm name="out_w_4"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="339" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="17">
<![CDATA[
.preheader.1:95  %tmp_57 = zext i17 %tmp_56 to i64

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="340" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:96  %output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_57

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="341" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.preheader.1:97  store i16 %buffer_6_0_2_2, i16* %output_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="342" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:99  %exitcond2_1 = icmp eq i16 %out_w_4, %output_width_cast

]]></Node>
<StgValue><ssdm name="exitcond2_1"/></StgValue>
</operation>

<operation id="343" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.1:100  br i1 %exitcond2_1, label %2, label %.preheader.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="344" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="17" op_0_bw="16">
<![CDATA[
.preheader.2:0  %tmp_104_1_cast = zext i16 %out_w_4 to i17

]]></Node>
<StgValue><ssdm name="tmp_104_1_cast"/></StgValue>
</operation>

<operation id="345" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.2:1  %tmp_112_1 = add i17 %tmp59_cast, %tmp_104_1_cast

]]></Node>
<StgValue><ssdm name="tmp_112_1"/></StgValue>
</operation>

<operation id="346" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.2:8  %tmp_111_1_0_1 = add i17 %tmp_104_1_cast, 1

]]></Node>
<StgValue><ssdm name="tmp_111_1_0_1"/></StgValue>
</operation>

<operation id="347" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.2:16  %tmp_111_1_0_2 = add i17 %tmp_104_1_cast, 2

]]></Node>
<StgValue><ssdm name="tmp_111_1_0_2"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="348" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="17">
<![CDATA[
.preheader.2:2  %tmp_113_1 = zext i17 %tmp_112_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_1"/></StgValue>
</operation>

<operation id="349" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.2:3  %input_addr_309 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_1

]]></Node>
<StgValue><ssdm name="input_addr_309"/></StgValue>
</operation>

<operation id="350" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="14">
<![CDATA[
.preheader.2:4  %input_load_264 = load i16* %input_addr_309, align 2

]]></Node>
<StgValue><ssdm name="input_load_264"/></StgValue>
</operation>

<operation id="351" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.2:9  %tmp_112_1_0_1 = add i17 %tmp_111_1_0_1, %tmp59_cast

]]></Node>
<StgValue><ssdm name="tmp_112_1_0_1"/></StgValue>
</operation>

<operation id="352" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.2:17  %tmp_112_1_0_2 = add i17 %tmp_111_1_0_2, %tmp59_cast

]]></Node>
<StgValue><ssdm name="tmp_112_1_0_2"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="353" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="14">
<![CDATA[
.preheader.2:4  %input_load_264 = load i16* %input_addr_309, align 2

]]></Node>
<StgValue><ssdm name="input_load_264"/></StgValue>
</operation>

<operation id="354" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="17">
<![CDATA[
.preheader.2:10  %tmp_113_1_0_1 = zext i17 %tmp_112_1_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_1_0_1"/></StgValue>
</operation>

<operation id="355" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.2:11  %input_addr_310 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_1_0_1

]]></Node>
<StgValue><ssdm name="input_addr_310"/></StgValue>
</operation>

<operation id="356" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="14">
<![CDATA[
.preheader.2:12  %input_load_265 = load i16* %input_addr_310, align 2

]]></Node>
<StgValue><ssdm name="input_load_265"/></StgValue>
</operation>

<operation id="357" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="17">
<![CDATA[
.preheader.2:18  %tmp_113_1_0_2 = zext i17 %tmp_112_1_0_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_1_0_2"/></StgValue>
</operation>

<operation id="358" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.2:19  %input_addr_311 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_1_0_2

]]></Node>
<StgValue><ssdm name="input_addr_311"/></StgValue>
</operation>

<operation id="359" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="14">
<![CDATA[
.preheader.2:20  %input_load_266 = load i16* %input_addr_311, align 2

]]></Node>
<StgValue><ssdm name="input_load_266"/></StgValue>
</operation>

<operation id="360" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.2:24  %tmp_112_1_1 = add i17 %tmp5_0_1_cast, %tmp_104_1_cast

]]></Node>
<StgValue><ssdm name="tmp_112_1_1"/></StgValue>
</operation>

<operation id="361" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.2:31  %tmp_112_1_1_1 = add i17 %tmp_111_1_0_1, %tmp5_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_112_1_1_1"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="362" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="14">
<![CDATA[
.preheader.2:12  %input_load_265 = load i16* %input_addr_310, align 2

]]></Node>
<StgValue><ssdm name="input_load_265"/></StgValue>
</operation>

<operation id="363" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="14">
<![CDATA[
.preheader.2:20  %input_load_266 = load i16* %input_addr_311, align 2

]]></Node>
<StgValue><ssdm name="input_load_266"/></StgValue>
</operation>

<operation id="364" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="17">
<![CDATA[
.preheader.2:25  %tmp_113_1_1 = zext i17 %tmp_112_1_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_1_1"/></StgValue>
</operation>

<operation id="365" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.2:26  %input_addr_312 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_1_1

]]></Node>
<StgValue><ssdm name="input_addr_312"/></StgValue>
</operation>

<operation id="366" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="14">
<![CDATA[
.preheader.2:27  %input_load_267 = load i16* %input_addr_312, align 2

]]></Node>
<StgValue><ssdm name="input_load_267"/></StgValue>
</operation>

<operation id="367" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="17">
<![CDATA[
.preheader.2:32  %tmp_113_1_1_1 = zext i17 %tmp_112_1_1_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_1_1_1"/></StgValue>
</operation>

<operation id="368" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.2:33  %input_addr_313 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_1_1_1

]]></Node>
<StgValue><ssdm name="input_addr_313"/></StgValue>
</operation>

<operation id="369" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="14">
<![CDATA[
.preheader.2:34  %input_load_268 = load i16* %input_addr_313, align 2

]]></Node>
<StgValue><ssdm name="input_load_268"/></StgValue>
</operation>

<operation id="370" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.2:38  %tmp_112_1_1_2 = add i17 %tmp_111_1_0_2, %tmp5_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_112_1_1_2"/></StgValue>
</operation>

<operation id="371" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.2:45  %tmp_112_1_2 = add i17 %tmp5_0_2_cast, %tmp_104_1_cast

]]></Node>
<StgValue><ssdm name="tmp_112_1_2"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="372" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="14">
<![CDATA[
.preheader.2:27  %input_load_267 = load i16* %input_addr_312, align 2

]]></Node>
<StgValue><ssdm name="input_load_267"/></StgValue>
</operation>

<operation id="373" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="14">
<![CDATA[
.preheader.2:34  %input_load_268 = load i16* %input_addr_313, align 2

]]></Node>
<StgValue><ssdm name="input_load_268"/></StgValue>
</operation>

<operation id="374" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="17">
<![CDATA[
.preheader.2:39  %tmp_113_1_1_2 = zext i17 %tmp_112_1_1_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_1_1_2"/></StgValue>
</operation>

<operation id="375" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.2:40  %input_addr_314 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_1_1_2

]]></Node>
<StgValue><ssdm name="input_addr_314"/></StgValue>
</operation>

<operation id="376" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="14">
<![CDATA[
.preheader.2:41  %input_load_269 = load i16* %input_addr_314, align 2

]]></Node>
<StgValue><ssdm name="input_load_269"/></StgValue>
</operation>

<operation id="377" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="17">
<![CDATA[
.preheader.2:46  %tmp_113_1_2 = zext i17 %tmp_112_1_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_1_2"/></StgValue>
</operation>

<operation id="378" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.2:47  %input_addr_315 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_1_2

]]></Node>
<StgValue><ssdm name="input_addr_315"/></StgValue>
</operation>

<operation id="379" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="16" op_0_bw="14">
<![CDATA[
.preheader.2:48  %input_load_270 = load i16* %input_addr_315, align 2

]]></Node>
<StgValue><ssdm name="input_load_270"/></StgValue>
</operation>

<operation id="380" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.2:52  %tmp_112_1_2_1 = add i17 %tmp_111_1_0_1, %tmp5_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_112_1_2_1"/></StgValue>
</operation>

<operation id="381" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.2:59  %tmp_112_1_2_2 = add i17 %tmp_111_1_0_2, %tmp5_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_112_1_2_2"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="382" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="30" op_0_bw="16">
<![CDATA[
.preheader.2:21  %tmp_114_1_0_2_cast = sext i16 %input_load_266 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_1_0_2_cast"/></StgValue>
</operation>

<operation id="383" st_id="27" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.2:22  %tmp_119_1_0_2 = mul i30 %tmp_118_0_0_2_cast, %tmp_114_1_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1_0_2"/></StgValue>
</operation>

<operation id="384" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="30" op_0_bw="16">
<![CDATA[
.preheader.2:28  %tmp_114_1_1_cast = sext i16 %input_load_267 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_1_1_cast"/></StgValue>
</operation>

<operation id="385" st_id="27" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.2:29  %tmp_119_1_1 = mul i30 %tmp_118_0_1_cast, %tmp_114_1_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1_1"/></StgValue>
</operation>

<operation id="386" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="14">
<![CDATA[
.preheader.2:41  %input_load_269 = load i16* %input_addr_314, align 2

]]></Node>
<StgValue><ssdm name="input_load_269"/></StgValue>
</operation>

<operation id="387" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="16" op_0_bw="14">
<![CDATA[
.preheader.2:48  %input_load_270 = load i16* %input_addr_315, align 2

]]></Node>
<StgValue><ssdm name="input_load_270"/></StgValue>
</operation>

<operation id="388" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="17">
<![CDATA[
.preheader.2:53  %tmp_113_1_2_1 = zext i17 %tmp_112_1_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_1_2_1"/></StgValue>
</operation>

<operation id="389" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.2:54  %input_addr_316 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_1_2_1

]]></Node>
<StgValue><ssdm name="input_addr_316"/></StgValue>
</operation>

<operation id="390" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="14">
<![CDATA[
.preheader.2:55  %input_load_271 = load i16* %input_addr_316, align 2

]]></Node>
<StgValue><ssdm name="input_load_271"/></StgValue>
</operation>

<operation id="391" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="17">
<![CDATA[
.preheader.2:60  %tmp_113_1_2_2 = zext i17 %tmp_112_1_2_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_1_2_2"/></StgValue>
</operation>

<operation id="392" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.2:61  %input_addr_317 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_1_2_2

]]></Node>
<StgValue><ssdm name="input_addr_317"/></StgValue>
</operation>

<operation id="393" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="16" op_0_bw="14">
<![CDATA[
.preheader.2:62  %input_load_272 = load i16* %input_addr_317, align 2

]]></Node>
<StgValue><ssdm name="input_load_272"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="394" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="30" op_0_bw="16">
<![CDATA[
.preheader.2:5  %tmp_114_1_cast = sext i16 %input_load_264 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_1_cast"/></StgValue>
</operation>

<operation id="395" st_id="28" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.2:6  %tmp_119_1 = mul i30 %tmp_118_0_cast, %tmp_114_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1"/></StgValue>
</operation>

<operation id="396" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="30" op_0_bw="16">
<![CDATA[
.preheader.2:13  %tmp_114_1_0_1_cast = sext i16 %input_load_265 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_1_0_1_cast"/></StgValue>
</operation>

<operation id="397" st_id="28" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.2:14  %tmp_119_1_0_1 = mul i30 %tmp_118_0_0_1_cast, %tmp_114_1_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1_0_1"/></StgValue>
</operation>

<operation id="398" st_id="28" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.2:22  %tmp_119_1_0_2 = mul i30 %tmp_118_0_0_2_cast, %tmp_114_1_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1_0_2"/></StgValue>
</operation>

<operation id="399" st_id="28" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.2:29  %tmp_119_1_1 = mul i30 %tmp_118_0_1_cast, %tmp_114_1_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1_1"/></StgValue>
</operation>

<operation id="400" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="30" op_0_bw="16">
<![CDATA[
.preheader.2:35  %tmp_114_1_1_1_cast = sext i16 %input_load_268 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_1_1_1_cast"/></StgValue>
</operation>

<operation id="401" st_id="28" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.2:36  %tmp_119_1_1_1 = mul i30 %tmp_118_0_1_1_cast, %tmp_114_1_1_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1_1_1"/></StgValue>
</operation>

<operation id="402" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="30" op_0_bw="16">
<![CDATA[
.preheader.2:42  %tmp_114_1_1_2_cast = sext i16 %input_load_269 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_1_1_2_cast"/></StgValue>
</operation>

<operation id="403" st_id="28" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.2:43  %tmp_119_1_1_2 = mul i30 %tmp_118_0_1_2_cast, %tmp_114_1_1_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1_1_2"/></StgValue>
</operation>

<operation id="404" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="14">
<![CDATA[
.preheader.2:55  %input_load_271 = load i16* %input_addr_316, align 2

]]></Node>
<StgValue><ssdm name="input_load_271"/></StgValue>
</operation>

<operation id="405" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="16" op_0_bw="14">
<![CDATA[
.preheader.2:62  %input_load_272 = load i16* %input_addr_317, align 2

]]></Node>
<StgValue><ssdm name="input_load_272"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="406" st_id="29" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.2:6  %tmp_119_1 = mul i30 %tmp_118_0_cast, %tmp_114_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1"/></StgValue>
</operation>

<operation id="407" st_id="29" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.2:14  %tmp_119_1_0_1 = mul i30 %tmp_118_0_0_1_cast, %tmp_114_1_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1_0_1"/></StgValue>
</operation>

<operation id="408" st_id="29" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.2:22  %tmp_119_1_0_2 = mul i30 %tmp_118_0_0_2_cast, %tmp_114_1_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1_0_2"/></StgValue>
</operation>

<operation id="409" st_id="29" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.2:29  %tmp_119_1_1 = mul i30 %tmp_118_0_1_cast, %tmp_114_1_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1_1"/></StgValue>
</operation>

<operation id="410" st_id="29" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.2:36  %tmp_119_1_1_1 = mul i30 %tmp_118_0_1_1_cast, %tmp_114_1_1_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1_1_1"/></StgValue>
</operation>

<operation id="411" st_id="29" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.2:43  %tmp_119_1_1_2 = mul i30 %tmp_118_0_1_2_cast, %tmp_114_1_1_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1_1_2"/></StgValue>
</operation>

<operation id="412" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="30" op_0_bw="16">
<![CDATA[
.preheader.2:56  %tmp_114_1_2_1_cast = sext i16 %input_load_271 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_1_2_1_cast"/></StgValue>
</operation>

<operation id="413" st_id="29" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.2:57  %tmp_119_1_2_1 = mul i30 %tmp_118_0_2_1_cast, %tmp_114_1_2_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1_2_1"/></StgValue>
</operation>

<operation id="414" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="30" op_0_bw="16">
<![CDATA[
.preheader.2:63  %tmp_114_1_2_2_cast = sext i16 %input_load_272 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_1_2_2_cast"/></StgValue>
</operation>

<operation id="415" st_id="29" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.2:64  %tmp_119_1_2_2 = mul i30 %tmp_118_0_2_2_cast, %tmp_114_1_2_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1_2_2"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="416" st_id="30" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.2:6  %tmp_119_1 = mul i30 %tmp_118_0_cast, %tmp_114_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1"/></StgValue>
</operation>

<operation id="417" st_id="30" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.2:14  %tmp_119_1_0_1 = mul i30 %tmp_118_0_0_1_cast, %tmp_114_1_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1_0_1"/></StgValue>
</operation>

<operation id="418" st_id="30" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.2:22  %tmp_119_1_0_2 = mul i30 %tmp_118_0_0_2_cast, %tmp_114_1_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1_0_2"/></StgValue>
</operation>

<operation id="419" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.2:23  %tmp_121_1_0_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_1_0_2, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_1_0_2"/></StgValue>
</operation>

<operation id="420" st_id="30" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.2:29  %tmp_119_1_1 = mul i30 %tmp_118_0_1_cast, %tmp_114_1_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1_1"/></StgValue>
</operation>

<operation id="421" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.2:30  %tmp_121_1_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_1_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_1_1"/></StgValue>
</operation>

<operation id="422" st_id="30" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.2:36  %tmp_119_1_1_1 = mul i30 %tmp_118_0_1_1_cast, %tmp_114_1_1_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1_1_1"/></StgValue>
</operation>

<operation id="423" st_id="30" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.2:43  %tmp_119_1_1_2 = mul i30 %tmp_118_0_1_2_cast, %tmp_114_1_1_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1_1_2"/></StgValue>
</operation>

<operation id="424" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="30" op_0_bw="16">
<![CDATA[
.preheader.2:49  %tmp_114_1_2_cast = sext i16 %input_load_270 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_1_2_cast"/></StgValue>
</operation>

<operation id="425" st_id="30" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.2:50  %tmp_119_1_2 = mul i30 %tmp_118_0_2_cast, %tmp_114_1_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1_2"/></StgValue>
</operation>

<operation id="426" st_id="30" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.2:57  %tmp_119_1_2_1 = mul i30 %tmp_118_0_2_1_cast, %tmp_114_1_2_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1_2_1"/></StgValue>
</operation>

<operation id="427" st_id="30" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.2:64  %tmp_119_1_2_2 = mul i30 %tmp_118_0_2_2_cast, %tmp_114_1_2_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1_2_2"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="428" st_id="31" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.2:6  %tmp_119_1 = mul i30 %tmp_118_0_cast, %tmp_114_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1"/></StgValue>
</operation>

<operation id="429" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.2:7  %tmp_121_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_1"/></StgValue>
</operation>

<operation id="430" st_id="31" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.2:14  %tmp_119_1_0_1 = mul i30 %tmp_118_0_0_1_cast, %tmp_114_1_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1_0_1"/></StgValue>
</operation>

<operation id="431" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.2:15  %tmp_121_1_0_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_1_0_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_1_0_1"/></StgValue>
</operation>

<operation id="432" st_id="31" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.2:36  %tmp_119_1_1_1 = mul i30 %tmp_118_0_1_1_cast, %tmp_114_1_1_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1_1_1"/></StgValue>
</operation>

<operation id="433" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.2:37  %tmp_121_1_1_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_1_1_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_1_1_1"/></StgValue>
</operation>

<operation id="434" st_id="31" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.2:43  %tmp_119_1_1_2 = mul i30 %tmp_118_0_1_2_cast, %tmp_114_1_1_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1_1_2"/></StgValue>
</operation>

<operation id="435" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.2:44  %tmp_121_1_1_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_1_1_2, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_1_1_2"/></StgValue>
</operation>

<operation id="436" st_id="31" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.2:50  %tmp_119_1_2 = mul i30 %tmp_118_0_2_cast, %tmp_114_1_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1_2"/></StgValue>
</operation>

<operation id="437" st_id="31" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.2:57  %tmp_119_1_2_1 = mul i30 %tmp_118_0_2_1_cast, %tmp_114_1_2_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1_2_1"/></StgValue>
</operation>

<operation id="438" st_id="31" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.2:64  %tmp_119_1_2_2 = mul i30 %tmp_118_0_2_2_cast, %tmp_114_1_2_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1_2_2"/></StgValue>
</operation>

<operation id="439" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.2:67  %tmp13 = add i16 %tmp_121_1_0_2, %tmp_121_1_1

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="440" st_id="32" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.2:50  %tmp_119_1_2 = mul i30 %tmp_118_0_2_cast, %tmp_114_1_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1_2"/></StgValue>
</operation>

<operation id="441" st_id="32" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.2:57  %tmp_119_1_2_1 = mul i30 %tmp_118_0_2_1_cast, %tmp_114_1_2_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1_2_1"/></StgValue>
</operation>

<operation id="442" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.2:58  %tmp_121_1_2_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_1_2_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_1_2_1"/></StgValue>
</operation>

<operation id="443" st_id="32" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.2:64  %tmp_119_1_2_2 = mul i30 %tmp_118_0_2_2_cast, %tmp_114_1_2_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1_2_2"/></StgValue>
</operation>

<operation id="444" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.2:65  %tmp_121_1_2_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_1_2_2, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_1_2_2"/></StgValue>
</operation>

<operation id="445" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.2:66  %tmp11 = add i16 %bias_load, %tmp_121_1

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="446" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.2:68  %tmp12 = add i16 %tmp13, %tmp_121_1_0_1

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="447" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.2:70  %tmp15 = add i16 %tmp_121_1_1_1, %tmp_121_1_1_2

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="448" st_id="33" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.2:50  %tmp_119_1_2 = mul i30 %tmp_118_0_2_cast, %tmp_114_1_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1_2"/></StgValue>
</operation>

<operation id="449" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.2:51  %tmp_121_1_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_1_2, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_1_2"/></StgValue>
</operation>

<operation id="450" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.2:69  %tmp10 = add i16 %tmp12, %tmp11

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="451" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.2:71  %tmp17 = add i16 %tmp_121_1_2_1, %tmp_121_1_2_2

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="452" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.2:72  %tmp16 = add i16 %tmp17, %tmp_121_1_2

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="453" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.2:73  %tmp14 = add i16 %tmp16, %tmp15

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="454" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.2:74  %buffer_6_1_2_2 = add i16 %tmp14, %tmp10

]]></Node>
<StgValue><ssdm name="buffer_6_1_2_2"/></StgValue>
</operation>

<operation id="455" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.2:75  %tmp_105_1 = add i17 %tmp7_cast, %tmp_104_1_cast

]]></Node>
<StgValue><ssdm name="tmp_105_1"/></StgValue>
</operation>

<operation id="456" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.2:79  %out_w_4_1 = add i16 %out_w, 2

]]></Node>
<StgValue><ssdm name="out_w_4_1"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="457" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="17">
<![CDATA[
.preheader.2:76  %tmp_106_1 = zext i17 %tmp_105_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_106_1"/></StgValue>
</operation>

<operation id="458" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.2:77  %output_addr_188 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_106_1

]]></Node>
<StgValue><ssdm name="output_addr_188"/></StgValue>
</operation>

<operation id="459" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.preheader.2:78  store i16 %buffer_6_1_2_2, i16* %output_addr_188, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="460" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.2:80  %exitcond2_2 = icmp eq i16 %out_w_4_1, %output_width_cast

]]></Node>
<StgValue><ssdm name="exitcond2_2"/></StgValue>
</operation>

<operation id="461" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.2:81  br i1 %exitcond2_2, label %2, label %.preheader.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="462" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="17" op_0_bw="16">
<![CDATA[
.preheader.3:0  %tmp_104_2_cast = zext i16 %out_w_4_1 to i17

]]></Node>
<StgValue><ssdm name="tmp_104_2_cast"/></StgValue>
</operation>

<operation id="463" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.3:1  %tmp_112_2 = add i17 %tmp59_cast, %tmp_104_2_cast

]]></Node>
<StgValue><ssdm name="tmp_112_2"/></StgValue>
</operation>

<operation id="464" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.3:8  %tmp_111_2_0_1 = add i17 %tmp_104_2_cast, 1

]]></Node>
<StgValue><ssdm name="tmp_111_2_0_1"/></StgValue>
</operation>

<operation id="465" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.3:16  %tmp_111_2_0_2 = add i17 %tmp_104_2_cast, 2

]]></Node>
<StgValue><ssdm name="tmp_111_2_0_2"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="466" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="17">
<![CDATA[
.preheader.3:2  %tmp_113_2 = zext i17 %tmp_112_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_2"/></StgValue>
</operation>

<operation id="467" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.3:3  %input_addr_318 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_2

]]></Node>
<StgValue><ssdm name="input_addr_318"/></StgValue>
</operation>

<operation id="468" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="14">
<![CDATA[
.preheader.3:4  %input_load_273 = load i16* %input_addr_318, align 2

]]></Node>
<StgValue><ssdm name="input_load_273"/></StgValue>
</operation>

<operation id="469" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.3:9  %tmp_112_2_0_1 = add i17 %tmp_111_2_0_1, %tmp59_cast

]]></Node>
<StgValue><ssdm name="tmp_112_2_0_1"/></StgValue>
</operation>

<operation id="470" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.3:17  %tmp_112_2_0_2 = add i17 %tmp_111_2_0_2, %tmp59_cast

]]></Node>
<StgValue><ssdm name="tmp_112_2_0_2"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="471" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="14">
<![CDATA[
.preheader.3:4  %input_load_273 = load i16* %input_addr_318, align 2

]]></Node>
<StgValue><ssdm name="input_load_273"/></StgValue>
</operation>

<operation id="472" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="17">
<![CDATA[
.preheader.3:10  %tmp_113_2_0_1 = zext i17 %tmp_112_2_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_2_0_1"/></StgValue>
</operation>

<operation id="473" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.3:11  %input_addr_319 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_2_0_1

]]></Node>
<StgValue><ssdm name="input_addr_319"/></StgValue>
</operation>

<operation id="474" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="14">
<![CDATA[
.preheader.3:12  %input_load_274 = load i16* %input_addr_319, align 2

]]></Node>
<StgValue><ssdm name="input_load_274"/></StgValue>
</operation>

<operation id="475" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="64" op_0_bw="17">
<![CDATA[
.preheader.3:18  %tmp_113_2_0_2 = zext i17 %tmp_112_2_0_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_2_0_2"/></StgValue>
</operation>

<operation id="476" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.3:19  %input_addr_320 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_2_0_2

]]></Node>
<StgValue><ssdm name="input_addr_320"/></StgValue>
</operation>

<operation id="477" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="14">
<![CDATA[
.preheader.3:20  %input_load_275 = load i16* %input_addr_320, align 2

]]></Node>
<StgValue><ssdm name="input_load_275"/></StgValue>
</operation>

<operation id="478" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.3:24  %tmp_112_2_1 = add i17 %tmp5_0_1_cast, %tmp_104_2_cast

]]></Node>
<StgValue><ssdm name="tmp_112_2_1"/></StgValue>
</operation>

<operation id="479" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.3:31  %tmp_112_2_1_1 = add i17 %tmp_111_2_0_1, %tmp5_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_112_2_1_1"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="480" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="14">
<![CDATA[
.preheader.3:12  %input_load_274 = load i16* %input_addr_319, align 2

]]></Node>
<StgValue><ssdm name="input_load_274"/></StgValue>
</operation>

<operation id="481" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="14">
<![CDATA[
.preheader.3:20  %input_load_275 = load i16* %input_addr_320, align 2

]]></Node>
<StgValue><ssdm name="input_load_275"/></StgValue>
</operation>

<operation id="482" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="17">
<![CDATA[
.preheader.3:25  %tmp_113_2_1 = zext i17 %tmp_112_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_2_1"/></StgValue>
</operation>

<operation id="483" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.3:26  %input_addr_321 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_2_1

]]></Node>
<StgValue><ssdm name="input_addr_321"/></StgValue>
</operation>

<operation id="484" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="14">
<![CDATA[
.preheader.3:27  %input_load_276 = load i16* %input_addr_321, align 2

]]></Node>
<StgValue><ssdm name="input_load_276"/></StgValue>
</operation>

<operation id="485" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="64" op_0_bw="17">
<![CDATA[
.preheader.3:32  %tmp_113_2_1_1 = zext i17 %tmp_112_2_1_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_2_1_1"/></StgValue>
</operation>

<operation id="486" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.3:33  %input_addr_322 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_2_1_1

]]></Node>
<StgValue><ssdm name="input_addr_322"/></StgValue>
</operation>

<operation id="487" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="16" op_0_bw="14">
<![CDATA[
.preheader.3:34  %input_load_277 = load i16* %input_addr_322, align 2

]]></Node>
<StgValue><ssdm name="input_load_277"/></StgValue>
</operation>

<operation id="488" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.3:38  %tmp_112_2_1_2 = add i17 %tmp_111_2_0_2, %tmp5_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_112_2_1_2"/></StgValue>
</operation>

<operation id="489" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.3:45  %tmp_112_2_2 = add i17 %tmp5_0_2_cast, %tmp_104_2_cast

]]></Node>
<StgValue><ssdm name="tmp_112_2_2"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="490" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="14">
<![CDATA[
.preheader.3:27  %input_load_276 = load i16* %input_addr_321, align 2

]]></Node>
<StgValue><ssdm name="input_load_276"/></StgValue>
</operation>

<operation id="491" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="16" op_0_bw="14">
<![CDATA[
.preheader.3:34  %input_load_277 = load i16* %input_addr_322, align 2

]]></Node>
<StgValue><ssdm name="input_load_277"/></StgValue>
</operation>

<operation id="492" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="17">
<![CDATA[
.preheader.3:39  %tmp_113_2_1_2 = zext i17 %tmp_112_2_1_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_2_1_2"/></StgValue>
</operation>

<operation id="493" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.3:40  %input_addr_323 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_2_1_2

]]></Node>
<StgValue><ssdm name="input_addr_323"/></StgValue>
</operation>

<operation id="494" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="16" op_0_bw="14">
<![CDATA[
.preheader.3:41  %input_load_278 = load i16* %input_addr_323, align 2

]]></Node>
<StgValue><ssdm name="input_load_278"/></StgValue>
</operation>

<operation id="495" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="64" op_0_bw="17">
<![CDATA[
.preheader.3:46  %tmp_113_2_2 = zext i17 %tmp_112_2_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_2_2"/></StgValue>
</operation>

<operation id="496" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.3:47  %input_addr_324 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_2_2

]]></Node>
<StgValue><ssdm name="input_addr_324"/></StgValue>
</operation>

<operation id="497" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="16" op_0_bw="14">
<![CDATA[
.preheader.3:48  %input_load_279 = load i16* %input_addr_324, align 2

]]></Node>
<StgValue><ssdm name="input_load_279"/></StgValue>
</operation>

<operation id="498" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.3:52  %tmp_112_2_2_1 = add i17 %tmp_111_2_0_1, %tmp5_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_112_2_2_1"/></StgValue>
</operation>

<operation id="499" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.3:59  %tmp_112_2_2_2 = add i17 %tmp_111_2_0_2, %tmp5_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_112_2_2_2"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="500" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="30" op_0_bw="16">
<![CDATA[
.preheader.3:21  %tmp_114_2_0_2_cast = sext i16 %input_load_275 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_2_0_2_cast"/></StgValue>
</operation>

<operation id="501" st_id="42" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.3:22  %tmp_119_2_0_2 = mul i30 %tmp_118_0_0_2_cast, %tmp_114_2_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_2_0_2"/></StgValue>
</operation>

<operation id="502" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="30" op_0_bw="16">
<![CDATA[
.preheader.3:28  %tmp_114_2_1_cast = sext i16 %input_load_276 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_2_1_cast"/></StgValue>
</operation>

<operation id="503" st_id="42" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.3:29  %tmp_119_2_1 = mul i30 %tmp_118_0_1_cast, %tmp_114_2_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_2_1"/></StgValue>
</operation>

<operation id="504" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="16" op_0_bw="14">
<![CDATA[
.preheader.3:41  %input_load_278 = load i16* %input_addr_323, align 2

]]></Node>
<StgValue><ssdm name="input_load_278"/></StgValue>
</operation>

<operation id="505" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="16" op_0_bw="14">
<![CDATA[
.preheader.3:48  %input_load_279 = load i16* %input_addr_324, align 2

]]></Node>
<StgValue><ssdm name="input_load_279"/></StgValue>
</operation>

<operation id="506" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="17">
<![CDATA[
.preheader.3:53  %tmp_113_2_2_1 = zext i17 %tmp_112_2_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_2_2_1"/></StgValue>
</operation>

<operation id="507" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.3:54  %input_addr_325 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_2_2_1

]]></Node>
<StgValue><ssdm name="input_addr_325"/></StgValue>
</operation>

<operation id="508" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="16" op_0_bw="14">
<![CDATA[
.preheader.3:55  %input_load_280 = load i16* %input_addr_325, align 2

]]></Node>
<StgValue><ssdm name="input_load_280"/></StgValue>
</operation>

<operation id="509" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="17">
<![CDATA[
.preheader.3:60  %tmp_113_2_2_2 = zext i17 %tmp_112_2_2_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_2_2_2"/></StgValue>
</operation>

<operation id="510" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.3:61  %input_addr_326 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_2_2_2

]]></Node>
<StgValue><ssdm name="input_addr_326"/></StgValue>
</operation>

<operation id="511" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="16" op_0_bw="14">
<![CDATA[
.preheader.3:62  %input_load_281 = load i16* %input_addr_326, align 2

]]></Node>
<StgValue><ssdm name="input_load_281"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="512" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="30" op_0_bw="16">
<![CDATA[
.preheader.3:5  %tmp_114_2_cast = sext i16 %input_load_273 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_2_cast"/></StgValue>
</operation>

<operation id="513" st_id="43" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.3:6  %tmp_119_2 = mul i30 %tmp_118_0_cast, %tmp_114_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_2"/></StgValue>
</operation>

<operation id="514" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="30" op_0_bw="16">
<![CDATA[
.preheader.3:13  %tmp_114_2_0_1_cast = sext i16 %input_load_274 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_2_0_1_cast"/></StgValue>
</operation>

<operation id="515" st_id="43" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.3:14  %tmp_119_2_0_1 = mul i30 %tmp_118_0_0_1_cast, %tmp_114_2_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_2_0_1"/></StgValue>
</operation>

<operation id="516" st_id="43" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.3:22  %tmp_119_2_0_2 = mul i30 %tmp_118_0_0_2_cast, %tmp_114_2_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_2_0_2"/></StgValue>
</operation>

<operation id="517" st_id="43" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.3:29  %tmp_119_2_1 = mul i30 %tmp_118_0_1_cast, %tmp_114_2_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_2_1"/></StgValue>
</operation>

<operation id="518" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="30" op_0_bw="16">
<![CDATA[
.preheader.3:35  %tmp_114_2_1_1_cast = sext i16 %input_load_277 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_2_1_1_cast"/></StgValue>
</operation>

<operation id="519" st_id="43" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.3:36  %tmp_119_2_1_1 = mul i30 %tmp_118_0_1_1_cast, %tmp_114_2_1_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_2_1_1"/></StgValue>
</operation>

<operation id="520" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="30" op_0_bw="16">
<![CDATA[
.preheader.3:42  %tmp_114_2_1_2_cast = sext i16 %input_load_278 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_2_1_2_cast"/></StgValue>
</operation>

<operation id="521" st_id="43" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.3:43  %tmp_119_2_1_2 = mul i30 %tmp_118_0_1_2_cast, %tmp_114_2_1_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_2_1_2"/></StgValue>
</operation>

<operation id="522" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="16" op_0_bw="14">
<![CDATA[
.preheader.3:55  %input_load_280 = load i16* %input_addr_325, align 2

]]></Node>
<StgValue><ssdm name="input_load_280"/></StgValue>
</operation>

<operation id="523" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="16" op_0_bw="14">
<![CDATA[
.preheader.3:62  %input_load_281 = load i16* %input_addr_326, align 2

]]></Node>
<StgValue><ssdm name="input_load_281"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="524" st_id="44" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.3:6  %tmp_119_2 = mul i30 %tmp_118_0_cast, %tmp_114_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_2"/></StgValue>
</operation>

<operation id="525" st_id="44" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.3:14  %tmp_119_2_0_1 = mul i30 %tmp_118_0_0_1_cast, %tmp_114_2_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_2_0_1"/></StgValue>
</operation>

<operation id="526" st_id="44" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.3:22  %tmp_119_2_0_2 = mul i30 %tmp_118_0_0_2_cast, %tmp_114_2_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_2_0_2"/></StgValue>
</operation>

<operation id="527" st_id="44" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.3:29  %tmp_119_2_1 = mul i30 %tmp_118_0_1_cast, %tmp_114_2_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_2_1"/></StgValue>
</operation>

<operation id="528" st_id="44" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.3:36  %tmp_119_2_1_1 = mul i30 %tmp_118_0_1_1_cast, %tmp_114_2_1_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_2_1_1"/></StgValue>
</operation>

<operation id="529" st_id="44" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.3:43  %tmp_119_2_1_2 = mul i30 %tmp_118_0_1_2_cast, %tmp_114_2_1_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_2_1_2"/></StgValue>
</operation>

<operation id="530" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="30" op_0_bw="16">
<![CDATA[
.preheader.3:56  %tmp_114_2_2_1_cast = sext i16 %input_load_280 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_2_2_1_cast"/></StgValue>
</operation>

<operation id="531" st_id="44" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.3:57  %tmp_119_2_2_1 = mul i30 %tmp_118_0_2_1_cast, %tmp_114_2_2_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_2_2_1"/></StgValue>
</operation>

<operation id="532" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="30" op_0_bw="16">
<![CDATA[
.preheader.3:63  %tmp_114_2_2_2_cast = sext i16 %input_load_281 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_2_2_2_cast"/></StgValue>
</operation>

<operation id="533" st_id="44" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.3:64  %tmp_119_2_2_2 = mul i30 %tmp_118_0_2_2_cast, %tmp_114_2_2_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_2_2_2"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="534" st_id="45" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.3:6  %tmp_119_2 = mul i30 %tmp_118_0_cast, %tmp_114_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_2"/></StgValue>
</operation>

<operation id="535" st_id="45" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.3:14  %tmp_119_2_0_1 = mul i30 %tmp_118_0_0_1_cast, %tmp_114_2_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_2_0_1"/></StgValue>
</operation>

<operation id="536" st_id="45" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.3:22  %tmp_119_2_0_2 = mul i30 %tmp_118_0_0_2_cast, %tmp_114_2_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_2_0_2"/></StgValue>
</operation>

<operation id="537" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.3:23  %tmp_121_2_0_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_2_0_2, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_2_0_2"/></StgValue>
</operation>

<operation id="538" st_id="45" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.3:29  %tmp_119_2_1 = mul i30 %tmp_118_0_1_cast, %tmp_114_2_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_2_1"/></StgValue>
</operation>

<operation id="539" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.3:30  %tmp_121_2_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_2_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_2_1"/></StgValue>
</operation>

<operation id="540" st_id="45" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.3:36  %tmp_119_2_1_1 = mul i30 %tmp_118_0_1_1_cast, %tmp_114_2_1_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_2_1_1"/></StgValue>
</operation>

<operation id="541" st_id="45" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.3:43  %tmp_119_2_1_2 = mul i30 %tmp_118_0_1_2_cast, %tmp_114_2_1_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_2_1_2"/></StgValue>
</operation>

<operation id="542" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="30" op_0_bw="16">
<![CDATA[
.preheader.3:49  %tmp_114_2_2_cast = sext i16 %input_load_279 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_2_2_cast"/></StgValue>
</operation>

<operation id="543" st_id="45" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.3:50  %tmp_119_2_2 = mul i30 %tmp_118_0_2_cast, %tmp_114_2_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_2_2"/></StgValue>
</operation>

<operation id="544" st_id="45" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.3:57  %tmp_119_2_2_1 = mul i30 %tmp_118_0_2_1_cast, %tmp_114_2_2_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_2_2_1"/></StgValue>
</operation>

<operation id="545" st_id="45" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.3:64  %tmp_119_2_2_2 = mul i30 %tmp_118_0_2_2_cast, %tmp_114_2_2_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_2_2_2"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="546" st_id="46" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.3:6  %tmp_119_2 = mul i30 %tmp_118_0_cast, %tmp_114_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_2"/></StgValue>
</operation>

<operation id="547" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.3:7  %tmp_121_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_2, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_2"/></StgValue>
</operation>

<operation id="548" st_id="46" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.3:14  %tmp_119_2_0_1 = mul i30 %tmp_118_0_0_1_cast, %tmp_114_2_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_2_0_1"/></StgValue>
</operation>

<operation id="549" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.3:15  %tmp_121_2_0_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_2_0_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_2_0_1"/></StgValue>
</operation>

<operation id="550" st_id="46" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.3:36  %tmp_119_2_1_1 = mul i30 %tmp_118_0_1_1_cast, %tmp_114_2_1_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_2_1_1"/></StgValue>
</operation>

<operation id="551" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.3:37  %tmp_121_2_1_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_2_1_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_2_1_1"/></StgValue>
</operation>

<operation id="552" st_id="46" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.3:43  %tmp_119_2_1_2 = mul i30 %tmp_118_0_1_2_cast, %tmp_114_2_1_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_2_1_2"/></StgValue>
</operation>

<operation id="553" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.3:44  %tmp_121_2_1_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_2_1_2, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_2_1_2"/></StgValue>
</operation>

<operation id="554" st_id="46" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.3:50  %tmp_119_2_2 = mul i30 %tmp_118_0_2_cast, %tmp_114_2_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_2_2"/></StgValue>
</operation>

<operation id="555" st_id="46" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.3:57  %tmp_119_2_2_1 = mul i30 %tmp_118_0_2_1_cast, %tmp_114_2_2_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_2_2_1"/></StgValue>
</operation>

<operation id="556" st_id="46" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.3:64  %tmp_119_2_2_2 = mul i30 %tmp_118_0_2_2_cast, %tmp_114_2_2_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_2_2_2"/></StgValue>
</operation>

<operation id="557" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.3:67  %tmp21 = add i16 %tmp_121_2_0_2, %tmp_121_2_1

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="558" st_id="47" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.3:50  %tmp_119_2_2 = mul i30 %tmp_118_0_2_cast, %tmp_114_2_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_2_2"/></StgValue>
</operation>

<operation id="559" st_id="47" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.3:57  %tmp_119_2_2_1 = mul i30 %tmp_118_0_2_1_cast, %tmp_114_2_2_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_2_2_1"/></StgValue>
</operation>

<operation id="560" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.3:58  %tmp_121_2_2_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_2_2_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_2_2_1"/></StgValue>
</operation>

<operation id="561" st_id="47" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.3:64  %tmp_119_2_2_2 = mul i30 %tmp_118_0_2_2_cast, %tmp_114_2_2_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_2_2_2"/></StgValue>
</operation>

<operation id="562" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.3:65  %tmp_121_2_2_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_2_2_2, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_2_2_2"/></StgValue>
</operation>

<operation id="563" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.3:66  %tmp19 = add i16 %bias_load, %tmp_121_2

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="564" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.3:68  %tmp20 = add i16 %tmp21, %tmp_121_2_0_1

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="565" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.3:70  %tmp23 = add i16 %tmp_121_2_1_1, %tmp_121_2_1_2

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="566" st_id="48" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.3:50  %tmp_119_2_2 = mul i30 %tmp_118_0_2_cast, %tmp_114_2_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_2_2"/></StgValue>
</operation>

<operation id="567" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.3:51  %tmp_121_2_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_2_2, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_2_2"/></StgValue>
</operation>

<operation id="568" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.3:69  %tmp18 = add i16 %tmp20, %tmp19

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="569" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.3:71  %tmp25 = add i16 %tmp_121_2_2_1, %tmp_121_2_2_2

]]></Node>
<StgValue><ssdm name="tmp25"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="570" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.3:72  %tmp24 = add i16 %tmp25, %tmp_121_2_2

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="571" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.3:73  %tmp22 = add i16 %tmp24, %tmp23

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="572" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.3:74  %buffer_6_2_2_2 = add i16 %tmp22, %tmp18

]]></Node>
<StgValue><ssdm name="buffer_6_2_2_2"/></StgValue>
</operation>

<operation id="573" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.3:75  %tmp_105_2 = add i17 %tmp7_cast, %tmp_104_2_cast

]]></Node>
<StgValue><ssdm name="tmp_105_2"/></StgValue>
</operation>

<operation id="574" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.3:79  %out_w_4_2 = add i16 %out_w, 3

]]></Node>
<StgValue><ssdm name="out_w_4_2"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="575" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="17">
<![CDATA[
.preheader.3:76  %tmp_106_2 = zext i17 %tmp_105_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_106_2"/></StgValue>
</operation>

<operation id="576" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.3:77  %output_addr_189 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_106_2

]]></Node>
<StgValue><ssdm name="output_addr_189"/></StgValue>
</operation>

<operation id="577" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.preheader.3:78  store i16 %buffer_6_2_2_2, i16* %output_addr_189, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="578" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.3:80  %exitcond2_3 = icmp eq i16 %out_w_4_2, %output_width_cast

]]></Node>
<StgValue><ssdm name="exitcond2_3"/></StgValue>
</operation>

<operation id="579" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.3:81  br i1 %exitcond2_3, label %2, label %.preheader.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="580" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="17" op_0_bw="16">
<![CDATA[
.preheader.4:0  %tmp_104_3_cast = zext i16 %out_w_4_2 to i17

]]></Node>
<StgValue><ssdm name="tmp_104_3_cast"/></StgValue>
</operation>

<operation id="581" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.4:1  %tmp_112_3 = add i17 %tmp59_cast, %tmp_104_3_cast

]]></Node>
<StgValue><ssdm name="tmp_112_3"/></StgValue>
</operation>

<operation id="582" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.4:8  %tmp_111_3_0_1 = add i17 %tmp_104_3_cast, 1

]]></Node>
<StgValue><ssdm name="tmp_111_3_0_1"/></StgValue>
</operation>

<operation id="583" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.4:16  %tmp_111_3_0_2 = add i17 %tmp_104_3_cast, 2

]]></Node>
<StgValue><ssdm name="tmp_111_3_0_2"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="584" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="64" op_0_bw="17">
<![CDATA[
.preheader.4:2  %tmp_113_3 = zext i17 %tmp_112_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_3"/></StgValue>
</operation>

<operation id="585" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.4:3  %input_addr_327 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_3

]]></Node>
<StgValue><ssdm name="input_addr_327"/></StgValue>
</operation>

<operation id="586" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="16" op_0_bw="14">
<![CDATA[
.preheader.4:4  %input_load_282 = load i16* %input_addr_327, align 2

]]></Node>
<StgValue><ssdm name="input_load_282"/></StgValue>
</operation>

<operation id="587" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.4:9  %tmp_112_3_0_1 = add i17 %tmp_111_3_0_1, %tmp59_cast

]]></Node>
<StgValue><ssdm name="tmp_112_3_0_1"/></StgValue>
</operation>

<operation id="588" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.4:17  %tmp_112_3_0_2 = add i17 %tmp_111_3_0_2, %tmp59_cast

]]></Node>
<StgValue><ssdm name="tmp_112_3_0_2"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="589" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="16" op_0_bw="14">
<![CDATA[
.preheader.4:4  %input_load_282 = load i16* %input_addr_327, align 2

]]></Node>
<StgValue><ssdm name="input_load_282"/></StgValue>
</operation>

<operation id="590" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="64" op_0_bw="17">
<![CDATA[
.preheader.4:10  %tmp_113_3_0_1 = zext i17 %tmp_112_3_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_3_0_1"/></StgValue>
</operation>

<operation id="591" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.4:11  %input_addr_328 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_3_0_1

]]></Node>
<StgValue><ssdm name="input_addr_328"/></StgValue>
</operation>

<operation id="592" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="16" op_0_bw="14">
<![CDATA[
.preheader.4:12  %input_load_283 = load i16* %input_addr_328, align 2

]]></Node>
<StgValue><ssdm name="input_load_283"/></StgValue>
</operation>

<operation id="593" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="17">
<![CDATA[
.preheader.4:18  %tmp_113_3_0_2 = zext i17 %tmp_112_3_0_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_3_0_2"/></StgValue>
</operation>

<operation id="594" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.4:19  %input_addr_329 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_3_0_2

]]></Node>
<StgValue><ssdm name="input_addr_329"/></StgValue>
</operation>

<operation id="595" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="16" op_0_bw="14">
<![CDATA[
.preheader.4:20  %input_load_284 = load i16* %input_addr_329, align 2

]]></Node>
<StgValue><ssdm name="input_load_284"/></StgValue>
</operation>

<operation id="596" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.4:24  %tmp_112_3_1 = add i17 %tmp5_0_1_cast, %tmp_104_3_cast

]]></Node>
<StgValue><ssdm name="tmp_112_3_1"/></StgValue>
</operation>

<operation id="597" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.4:31  %tmp_112_3_1_1 = add i17 %tmp_111_3_0_1, %tmp5_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_112_3_1_1"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="598" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="16" op_0_bw="14">
<![CDATA[
.preheader.4:12  %input_load_283 = load i16* %input_addr_328, align 2

]]></Node>
<StgValue><ssdm name="input_load_283"/></StgValue>
</operation>

<operation id="599" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="16" op_0_bw="14">
<![CDATA[
.preheader.4:20  %input_load_284 = load i16* %input_addr_329, align 2

]]></Node>
<StgValue><ssdm name="input_load_284"/></StgValue>
</operation>

<operation id="600" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="64" op_0_bw="17">
<![CDATA[
.preheader.4:25  %tmp_113_3_1 = zext i17 %tmp_112_3_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_3_1"/></StgValue>
</operation>

<operation id="601" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.4:26  %input_addr_330 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_3_1

]]></Node>
<StgValue><ssdm name="input_addr_330"/></StgValue>
</operation>

<operation id="602" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="16" op_0_bw="14">
<![CDATA[
.preheader.4:27  %input_load_285 = load i16* %input_addr_330, align 2

]]></Node>
<StgValue><ssdm name="input_load_285"/></StgValue>
</operation>

<operation id="603" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="64" op_0_bw="17">
<![CDATA[
.preheader.4:32  %tmp_113_3_1_1 = zext i17 %tmp_112_3_1_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_3_1_1"/></StgValue>
</operation>

<operation id="604" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.4:33  %input_addr_331 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_3_1_1

]]></Node>
<StgValue><ssdm name="input_addr_331"/></StgValue>
</operation>

<operation id="605" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="16" op_0_bw="14">
<![CDATA[
.preheader.4:34  %input_load_286 = load i16* %input_addr_331, align 2

]]></Node>
<StgValue><ssdm name="input_load_286"/></StgValue>
</operation>

<operation id="606" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.4:38  %tmp_112_3_1_2 = add i17 %tmp_111_3_0_2, %tmp5_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_112_3_1_2"/></StgValue>
</operation>

<operation id="607" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.4:45  %tmp_112_3_2 = add i17 %tmp5_0_2_cast, %tmp_104_3_cast

]]></Node>
<StgValue><ssdm name="tmp_112_3_2"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="608" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="16" op_0_bw="14">
<![CDATA[
.preheader.4:27  %input_load_285 = load i16* %input_addr_330, align 2

]]></Node>
<StgValue><ssdm name="input_load_285"/></StgValue>
</operation>

<operation id="609" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="16" op_0_bw="14">
<![CDATA[
.preheader.4:34  %input_load_286 = load i16* %input_addr_331, align 2

]]></Node>
<StgValue><ssdm name="input_load_286"/></StgValue>
</operation>

<operation id="610" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="17">
<![CDATA[
.preheader.4:39  %tmp_113_3_1_2 = zext i17 %tmp_112_3_1_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_3_1_2"/></StgValue>
</operation>

<operation id="611" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.4:40  %input_addr_332 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_3_1_2

]]></Node>
<StgValue><ssdm name="input_addr_332"/></StgValue>
</operation>

<operation id="612" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="16" op_0_bw="14">
<![CDATA[
.preheader.4:41  %input_load_287 = load i16* %input_addr_332, align 2

]]></Node>
<StgValue><ssdm name="input_load_287"/></StgValue>
</operation>

<operation id="613" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="64" op_0_bw="17">
<![CDATA[
.preheader.4:46  %tmp_113_3_2 = zext i17 %tmp_112_3_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_3_2"/></StgValue>
</operation>

<operation id="614" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.4:47  %input_addr_333 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_3_2

]]></Node>
<StgValue><ssdm name="input_addr_333"/></StgValue>
</operation>

<operation id="615" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="16" op_0_bw="14">
<![CDATA[
.preheader.4:48  %input_load_288 = load i16* %input_addr_333, align 2

]]></Node>
<StgValue><ssdm name="input_load_288"/></StgValue>
</operation>

<operation id="616" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.4:52  %tmp_112_3_2_1 = add i17 %tmp_111_3_0_1, %tmp5_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_112_3_2_1"/></StgValue>
</operation>

<operation id="617" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.4:59  %tmp_112_3_2_2 = add i17 %tmp_111_3_0_2, %tmp5_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_112_3_2_2"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="618" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="30" op_0_bw="16">
<![CDATA[
.preheader.4:21  %tmp_114_3_0_2_cast = sext i16 %input_load_284 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_3_0_2_cast"/></StgValue>
</operation>

<operation id="619" st_id="57" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.4:22  %tmp_119_3_0_2 = mul i30 %tmp_118_0_0_2_cast, %tmp_114_3_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_3_0_2"/></StgValue>
</operation>

<operation id="620" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="30" op_0_bw="16">
<![CDATA[
.preheader.4:28  %tmp_114_3_1_cast = sext i16 %input_load_285 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_3_1_cast"/></StgValue>
</operation>

<operation id="621" st_id="57" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.4:29  %tmp_119_3_1 = mul i30 %tmp_118_0_1_cast, %tmp_114_3_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_3_1"/></StgValue>
</operation>

<operation id="622" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="16" op_0_bw="14">
<![CDATA[
.preheader.4:41  %input_load_287 = load i16* %input_addr_332, align 2

]]></Node>
<StgValue><ssdm name="input_load_287"/></StgValue>
</operation>

<operation id="623" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="16" op_0_bw="14">
<![CDATA[
.preheader.4:48  %input_load_288 = load i16* %input_addr_333, align 2

]]></Node>
<StgValue><ssdm name="input_load_288"/></StgValue>
</operation>

<operation id="624" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="17">
<![CDATA[
.preheader.4:53  %tmp_113_3_2_1 = zext i17 %tmp_112_3_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_3_2_1"/></StgValue>
</operation>

<operation id="625" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.4:54  %input_addr_334 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_3_2_1

]]></Node>
<StgValue><ssdm name="input_addr_334"/></StgValue>
</operation>

<operation id="626" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="16" op_0_bw="14">
<![CDATA[
.preheader.4:55  %input_load_289 = load i16* %input_addr_334, align 2

]]></Node>
<StgValue><ssdm name="input_load_289"/></StgValue>
</operation>

<operation id="627" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="64" op_0_bw="17">
<![CDATA[
.preheader.4:60  %tmp_113_3_2_2 = zext i17 %tmp_112_3_2_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_3_2_2"/></StgValue>
</operation>

<operation id="628" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.4:61  %input_addr_335 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_3_2_2

]]></Node>
<StgValue><ssdm name="input_addr_335"/></StgValue>
</operation>

<operation id="629" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="16" op_0_bw="14">
<![CDATA[
.preheader.4:62  %input_load_290 = load i16* %input_addr_335, align 2

]]></Node>
<StgValue><ssdm name="input_load_290"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="630" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="30" op_0_bw="16">
<![CDATA[
.preheader.4:5  %tmp_114_3_cast = sext i16 %input_load_282 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_3_cast"/></StgValue>
</operation>

<operation id="631" st_id="58" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.4:6  %tmp_119_3 = mul i30 %tmp_118_0_cast, %tmp_114_3_cast

]]></Node>
<StgValue><ssdm name="tmp_119_3"/></StgValue>
</operation>

<operation id="632" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="30" op_0_bw="16">
<![CDATA[
.preheader.4:13  %tmp_114_3_0_1_cast = sext i16 %input_load_283 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_3_0_1_cast"/></StgValue>
</operation>

<operation id="633" st_id="58" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.4:14  %tmp_119_3_0_1 = mul i30 %tmp_118_0_0_1_cast, %tmp_114_3_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_3_0_1"/></StgValue>
</operation>

<operation id="634" st_id="58" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.4:22  %tmp_119_3_0_2 = mul i30 %tmp_118_0_0_2_cast, %tmp_114_3_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_3_0_2"/></StgValue>
</operation>

<operation id="635" st_id="58" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.4:29  %tmp_119_3_1 = mul i30 %tmp_118_0_1_cast, %tmp_114_3_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_3_1"/></StgValue>
</operation>

<operation id="636" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="30" op_0_bw="16">
<![CDATA[
.preheader.4:35  %tmp_114_3_1_1_cast = sext i16 %input_load_286 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_3_1_1_cast"/></StgValue>
</operation>

<operation id="637" st_id="58" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.4:36  %tmp_119_3_1_1 = mul i30 %tmp_118_0_1_1_cast, %tmp_114_3_1_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_3_1_1"/></StgValue>
</operation>

<operation id="638" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="30" op_0_bw="16">
<![CDATA[
.preheader.4:42  %tmp_114_3_1_2_cast = sext i16 %input_load_287 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_3_1_2_cast"/></StgValue>
</operation>

<operation id="639" st_id="58" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.4:43  %tmp_119_3_1_2 = mul i30 %tmp_118_0_1_2_cast, %tmp_114_3_1_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_3_1_2"/></StgValue>
</operation>

<operation id="640" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="16" op_0_bw="14">
<![CDATA[
.preheader.4:55  %input_load_289 = load i16* %input_addr_334, align 2

]]></Node>
<StgValue><ssdm name="input_load_289"/></StgValue>
</operation>

<operation id="641" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="16" op_0_bw="14">
<![CDATA[
.preheader.4:62  %input_load_290 = load i16* %input_addr_335, align 2

]]></Node>
<StgValue><ssdm name="input_load_290"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="642" st_id="59" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.4:6  %tmp_119_3 = mul i30 %tmp_118_0_cast, %tmp_114_3_cast

]]></Node>
<StgValue><ssdm name="tmp_119_3"/></StgValue>
</operation>

<operation id="643" st_id="59" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.4:14  %tmp_119_3_0_1 = mul i30 %tmp_118_0_0_1_cast, %tmp_114_3_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_3_0_1"/></StgValue>
</operation>

<operation id="644" st_id="59" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.4:22  %tmp_119_3_0_2 = mul i30 %tmp_118_0_0_2_cast, %tmp_114_3_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_3_0_2"/></StgValue>
</operation>

<operation id="645" st_id="59" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.4:29  %tmp_119_3_1 = mul i30 %tmp_118_0_1_cast, %tmp_114_3_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_3_1"/></StgValue>
</operation>

<operation id="646" st_id="59" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.4:36  %tmp_119_3_1_1 = mul i30 %tmp_118_0_1_1_cast, %tmp_114_3_1_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_3_1_1"/></StgValue>
</operation>

<operation id="647" st_id="59" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.4:43  %tmp_119_3_1_2 = mul i30 %tmp_118_0_1_2_cast, %tmp_114_3_1_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_3_1_2"/></StgValue>
</operation>

<operation id="648" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="30" op_0_bw="16">
<![CDATA[
.preheader.4:56  %tmp_114_3_2_1_cast = sext i16 %input_load_289 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_3_2_1_cast"/></StgValue>
</operation>

<operation id="649" st_id="59" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.4:57  %tmp_119_3_2_1 = mul i30 %tmp_118_0_2_1_cast, %tmp_114_3_2_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_3_2_1"/></StgValue>
</operation>

<operation id="650" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="30" op_0_bw="16">
<![CDATA[
.preheader.4:63  %tmp_114_3_2_2_cast = sext i16 %input_load_290 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_3_2_2_cast"/></StgValue>
</operation>

<operation id="651" st_id="59" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.4:64  %tmp_119_3_2_2 = mul i30 %tmp_118_0_2_2_cast, %tmp_114_3_2_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_3_2_2"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="652" st_id="60" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.4:6  %tmp_119_3 = mul i30 %tmp_118_0_cast, %tmp_114_3_cast

]]></Node>
<StgValue><ssdm name="tmp_119_3"/></StgValue>
</operation>

<operation id="653" st_id="60" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.4:14  %tmp_119_3_0_1 = mul i30 %tmp_118_0_0_1_cast, %tmp_114_3_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_3_0_1"/></StgValue>
</operation>

<operation id="654" st_id="60" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.4:22  %tmp_119_3_0_2 = mul i30 %tmp_118_0_0_2_cast, %tmp_114_3_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_3_0_2"/></StgValue>
</operation>

<operation id="655" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.4:23  %tmp_121_3_0_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_3_0_2, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_3_0_2"/></StgValue>
</operation>

<operation id="656" st_id="60" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.4:29  %tmp_119_3_1 = mul i30 %tmp_118_0_1_cast, %tmp_114_3_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_3_1"/></StgValue>
</operation>

<operation id="657" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.4:30  %tmp_121_3_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_3_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_3_1"/></StgValue>
</operation>

<operation id="658" st_id="60" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.4:36  %tmp_119_3_1_1 = mul i30 %tmp_118_0_1_1_cast, %tmp_114_3_1_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_3_1_1"/></StgValue>
</operation>

<operation id="659" st_id="60" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.4:43  %tmp_119_3_1_2 = mul i30 %tmp_118_0_1_2_cast, %tmp_114_3_1_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_3_1_2"/></StgValue>
</operation>

<operation id="660" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="30" op_0_bw="16">
<![CDATA[
.preheader.4:49  %tmp_114_3_2_cast = sext i16 %input_load_288 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_3_2_cast"/></StgValue>
</operation>

<operation id="661" st_id="60" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.4:50  %tmp_119_3_2 = mul i30 %tmp_118_0_2_cast, %tmp_114_3_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_3_2"/></StgValue>
</operation>

<operation id="662" st_id="60" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.4:57  %tmp_119_3_2_1 = mul i30 %tmp_118_0_2_1_cast, %tmp_114_3_2_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_3_2_1"/></StgValue>
</operation>

<operation id="663" st_id="60" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.4:64  %tmp_119_3_2_2 = mul i30 %tmp_118_0_2_2_cast, %tmp_114_3_2_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_3_2_2"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="664" st_id="61" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.4:6  %tmp_119_3 = mul i30 %tmp_118_0_cast, %tmp_114_3_cast

]]></Node>
<StgValue><ssdm name="tmp_119_3"/></StgValue>
</operation>

<operation id="665" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.4:7  %tmp_121_3 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_3, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_3"/></StgValue>
</operation>

<operation id="666" st_id="61" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.4:14  %tmp_119_3_0_1 = mul i30 %tmp_118_0_0_1_cast, %tmp_114_3_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_3_0_1"/></StgValue>
</operation>

<operation id="667" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.4:15  %tmp_121_3_0_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_3_0_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_3_0_1"/></StgValue>
</operation>

<operation id="668" st_id="61" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.4:36  %tmp_119_3_1_1 = mul i30 %tmp_118_0_1_1_cast, %tmp_114_3_1_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_3_1_1"/></StgValue>
</operation>

<operation id="669" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.4:37  %tmp_121_3_1_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_3_1_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_3_1_1"/></StgValue>
</operation>

<operation id="670" st_id="61" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.4:43  %tmp_119_3_1_2 = mul i30 %tmp_118_0_1_2_cast, %tmp_114_3_1_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_3_1_2"/></StgValue>
</operation>

<operation id="671" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.4:44  %tmp_121_3_1_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_3_1_2, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_3_1_2"/></StgValue>
</operation>

<operation id="672" st_id="61" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.4:50  %tmp_119_3_2 = mul i30 %tmp_118_0_2_cast, %tmp_114_3_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_3_2"/></StgValue>
</operation>

<operation id="673" st_id="61" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.4:57  %tmp_119_3_2_1 = mul i30 %tmp_118_0_2_1_cast, %tmp_114_3_2_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_3_2_1"/></StgValue>
</operation>

<operation id="674" st_id="61" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.4:64  %tmp_119_3_2_2 = mul i30 %tmp_118_0_2_2_cast, %tmp_114_3_2_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_3_2_2"/></StgValue>
</operation>

<operation id="675" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.4:67  %tmp29 = add i16 %tmp_121_3_0_2, %tmp_121_3_1

]]></Node>
<StgValue><ssdm name="tmp29"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="676" st_id="62" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.4:50  %tmp_119_3_2 = mul i30 %tmp_118_0_2_cast, %tmp_114_3_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_3_2"/></StgValue>
</operation>

<operation id="677" st_id="62" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.4:57  %tmp_119_3_2_1 = mul i30 %tmp_118_0_2_1_cast, %tmp_114_3_2_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_3_2_1"/></StgValue>
</operation>

<operation id="678" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.4:58  %tmp_121_3_2_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_3_2_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_3_2_1"/></StgValue>
</operation>

<operation id="679" st_id="62" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.4:64  %tmp_119_3_2_2 = mul i30 %tmp_118_0_2_2_cast, %tmp_114_3_2_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_3_2_2"/></StgValue>
</operation>

<operation id="680" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.4:65  %tmp_121_3_2_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_3_2_2, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_3_2_2"/></StgValue>
</operation>

<operation id="681" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.4:66  %tmp27 = add i16 %bias_load, %tmp_121_3

]]></Node>
<StgValue><ssdm name="tmp27"/></StgValue>
</operation>

<operation id="682" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.4:68  %tmp28 = add i16 %tmp29, %tmp_121_3_0_1

]]></Node>
<StgValue><ssdm name="tmp28"/></StgValue>
</operation>

<operation id="683" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.4:70  %tmp31 = add i16 %tmp_121_3_1_1, %tmp_121_3_1_2

]]></Node>
<StgValue><ssdm name="tmp31"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="684" st_id="63" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.4:50  %tmp_119_3_2 = mul i30 %tmp_118_0_2_cast, %tmp_114_3_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_3_2"/></StgValue>
</operation>

<operation id="685" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.4:51  %tmp_121_3_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_3_2, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_3_2"/></StgValue>
</operation>

<operation id="686" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.4:69  %tmp26 = add i16 %tmp28, %tmp27

]]></Node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>

<operation id="687" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.4:71  %tmp33 = add i16 %tmp_121_3_2_1, %tmp_121_3_2_2

]]></Node>
<StgValue><ssdm name="tmp33"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="688" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.4:72  %tmp32 = add i16 %tmp33, %tmp_121_3_2

]]></Node>
<StgValue><ssdm name="tmp32"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="689" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.4:73  %tmp30 = add i16 %tmp32, %tmp31

]]></Node>
<StgValue><ssdm name="tmp30"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="690" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.4:74  %buffer_6_3_2_2 = add i16 %tmp30, %tmp26

]]></Node>
<StgValue><ssdm name="buffer_6_3_2_2"/></StgValue>
</operation>

<operation id="691" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.4:75  %tmp_105_3 = add i17 %tmp7_cast, %tmp_104_3_cast

]]></Node>
<StgValue><ssdm name="tmp_105_3"/></StgValue>
</operation>

<operation id="692" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.4:79  %out_w_4_3 = add i16 %out_w, 4

]]></Node>
<StgValue><ssdm name="out_w_4_3"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="693" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="64" op_0_bw="17">
<![CDATA[
.preheader.4:76  %tmp_106_3 = zext i17 %tmp_105_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_106_3"/></StgValue>
</operation>

<operation id="694" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.4:77  %output_addr_190 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_106_3

]]></Node>
<StgValue><ssdm name="output_addr_190"/></StgValue>
</operation>

<operation id="695" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.preheader.4:78  store i16 %buffer_6_3_2_2, i16* %output_addr_190, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="696" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.4:80  %exitcond2_4 = icmp eq i16 %out_w_4_3, %output_width_cast

]]></Node>
<StgValue><ssdm name="exitcond2_4"/></StgValue>
</operation>

<operation id="697" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.4:81  br i1 %exitcond2_4, label %2, label %.preheader.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="698" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="17" op_0_bw="16">
<![CDATA[
.preheader.5:0  %tmp_104_4_cast = zext i16 %out_w_4_3 to i17

]]></Node>
<StgValue><ssdm name="tmp_104_4_cast"/></StgValue>
</operation>

<operation id="699" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.5:1  %tmp_112_4 = add i17 %tmp59_cast, %tmp_104_4_cast

]]></Node>
<StgValue><ssdm name="tmp_112_4"/></StgValue>
</operation>

<operation id="700" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.5:8  %tmp_111_4_0_1 = add i17 %tmp_104_4_cast, 1

]]></Node>
<StgValue><ssdm name="tmp_111_4_0_1"/></StgValue>
</operation>

<operation id="701" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.5:16  %tmp_111_4_0_2 = add i17 %tmp_104_4_cast, 2

]]></Node>
<StgValue><ssdm name="tmp_111_4_0_2"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="702" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="64" op_0_bw="17">
<![CDATA[
.preheader.5:2  %tmp_113_4 = zext i17 %tmp_112_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_4"/></StgValue>
</operation>

<operation id="703" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.5:3  %input_addr_336 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_4

]]></Node>
<StgValue><ssdm name="input_addr_336"/></StgValue>
</operation>

<operation id="704" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="16" op_0_bw="14">
<![CDATA[
.preheader.5:4  %input_load_291 = load i16* %input_addr_336, align 2

]]></Node>
<StgValue><ssdm name="input_load_291"/></StgValue>
</operation>

<operation id="705" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.5:9  %tmp_112_4_0_1 = add i17 %tmp_111_4_0_1, %tmp59_cast

]]></Node>
<StgValue><ssdm name="tmp_112_4_0_1"/></StgValue>
</operation>

<operation id="706" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.5:17  %tmp_112_4_0_2 = add i17 %tmp_111_4_0_2, %tmp59_cast

]]></Node>
<StgValue><ssdm name="tmp_112_4_0_2"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="707" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="16" op_0_bw="14">
<![CDATA[
.preheader.5:4  %input_load_291 = load i16* %input_addr_336, align 2

]]></Node>
<StgValue><ssdm name="input_load_291"/></StgValue>
</operation>

<operation id="708" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="17">
<![CDATA[
.preheader.5:10  %tmp_113_4_0_1 = zext i17 %tmp_112_4_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_4_0_1"/></StgValue>
</operation>

<operation id="709" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.5:11  %input_addr_337 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_4_0_1

]]></Node>
<StgValue><ssdm name="input_addr_337"/></StgValue>
</operation>

<operation id="710" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="16" op_0_bw="14">
<![CDATA[
.preheader.5:12  %input_load_292 = load i16* %input_addr_337, align 2

]]></Node>
<StgValue><ssdm name="input_load_292"/></StgValue>
</operation>

<operation id="711" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="64" op_0_bw="17">
<![CDATA[
.preheader.5:18  %tmp_113_4_0_2 = zext i17 %tmp_112_4_0_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_4_0_2"/></StgValue>
</operation>

<operation id="712" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.5:19  %input_addr_338 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_4_0_2

]]></Node>
<StgValue><ssdm name="input_addr_338"/></StgValue>
</operation>

<operation id="713" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="16" op_0_bw="14">
<![CDATA[
.preheader.5:20  %input_load_293 = load i16* %input_addr_338, align 2

]]></Node>
<StgValue><ssdm name="input_load_293"/></StgValue>
</operation>

<operation id="714" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.5:24  %tmp_112_4_1 = add i17 %tmp5_0_1_cast, %tmp_104_4_cast

]]></Node>
<StgValue><ssdm name="tmp_112_4_1"/></StgValue>
</operation>

<operation id="715" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.5:31  %tmp_112_4_1_1 = add i17 %tmp_111_4_0_1, %tmp5_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_112_4_1_1"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="716" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="16" op_0_bw="14">
<![CDATA[
.preheader.5:12  %input_load_292 = load i16* %input_addr_337, align 2

]]></Node>
<StgValue><ssdm name="input_load_292"/></StgValue>
</operation>

<operation id="717" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="16" op_0_bw="14">
<![CDATA[
.preheader.5:20  %input_load_293 = load i16* %input_addr_338, align 2

]]></Node>
<StgValue><ssdm name="input_load_293"/></StgValue>
</operation>

<operation id="718" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="64" op_0_bw="17">
<![CDATA[
.preheader.5:25  %tmp_113_4_1 = zext i17 %tmp_112_4_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_4_1"/></StgValue>
</operation>

<operation id="719" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.5:26  %input_addr_339 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_4_1

]]></Node>
<StgValue><ssdm name="input_addr_339"/></StgValue>
</operation>

<operation id="720" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="16" op_0_bw="14">
<![CDATA[
.preheader.5:27  %input_load_294 = load i16* %input_addr_339, align 2

]]></Node>
<StgValue><ssdm name="input_load_294"/></StgValue>
</operation>

<operation id="721" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="64" op_0_bw="17">
<![CDATA[
.preheader.5:32  %tmp_113_4_1_1 = zext i17 %tmp_112_4_1_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_4_1_1"/></StgValue>
</operation>

<operation id="722" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.5:33  %input_addr_340 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_4_1_1

]]></Node>
<StgValue><ssdm name="input_addr_340"/></StgValue>
</operation>

<operation id="723" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="16" op_0_bw="14">
<![CDATA[
.preheader.5:34  %input_load_295 = load i16* %input_addr_340, align 2

]]></Node>
<StgValue><ssdm name="input_load_295"/></StgValue>
</operation>

<operation id="724" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.5:38  %tmp_112_4_1_2 = add i17 %tmp_111_4_0_2, %tmp5_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_112_4_1_2"/></StgValue>
</operation>

<operation id="725" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.5:45  %tmp_112_4_2 = add i17 %tmp5_0_2_cast, %tmp_104_4_cast

]]></Node>
<StgValue><ssdm name="tmp_112_4_2"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="726" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="16" op_0_bw="14">
<![CDATA[
.preheader.5:27  %input_load_294 = load i16* %input_addr_339, align 2

]]></Node>
<StgValue><ssdm name="input_load_294"/></StgValue>
</operation>

<operation id="727" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="16" op_0_bw="14">
<![CDATA[
.preheader.5:34  %input_load_295 = load i16* %input_addr_340, align 2

]]></Node>
<StgValue><ssdm name="input_load_295"/></StgValue>
</operation>

<operation id="728" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="64" op_0_bw="17">
<![CDATA[
.preheader.5:39  %tmp_113_4_1_2 = zext i17 %tmp_112_4_1_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_4_1_2"/></StgValue>
</operation>

<operation id="729" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.5:40  %input_addr_341 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_4_1_2

]]></Node>
<StgValue><ssdm name="input_addr_341"/></StgValue>
</operation>

<operation id="730" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="16" op_0_bw="14">
<![CDATA[
.preheader.5:41  %input_load_296 = load i16* %input_addr_341, align 2

]]></Node>
<StgValue><ssdm name="input_load_296"/></StgValue>
</operation>

<operation id="731" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="64" op_0_bw="17">
<![CDATA[
.preheader.5:46  %tmp_113_4_2 = zext i17 %tmp_112_4_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_4_2"/></StgValue>
</operation>

<operation id="732" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.5:47  %input_addr_342 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_4_2

]]></Node>
<StgValue><ssdm name="input_addr_342"/></StgValue>
</operation>

<operation id="733" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="16" op_0_bw="14">
<![CDATA[
.preheader.5:48  %input_load_297 = load i16* %input_addr_342, align 2

]]></Node>
<StgValue><ssdm name="input_load_297"/></StgValue>
</operation>

<operation id="734" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.5:52  %tmp_112_4_2_1 = add i17 %tmp_111_4_0_1, %tmp5_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_112_4_2_1"/></StgValue>
</operation>

<operation id="735" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.5:59  %tmp_112_4_2_2 = add i17 %tmp_111_4_0_2, %tmp5_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_112_4_2_2"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="736" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="30" op_0_bw="16">
<![CDATA[
.preheader.5:21  %tmp_114_4_0_2_cast = sext i16 %input_load_293 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_4_0_2_cast"/></StgValue>
</operation>

<operation id="737" st_id="72" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.5:22  %tmp_119_4_0_2 = mul i30 %tmp_118_0_0_2_cast, %tmp_114_4_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_4_0_2"/></StgValue>
</operation>

<operation id="738" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="30" op_0_bw="16">
<![CDATA[
.preheader.5:28  %tmp_114_4_1_cast = sext i16 %input_load_294 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_4_1_cast"/></StgValue>
</operation>

<operation id="739" st_id="72" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.5:29  %tmp_119_4_1 = mul i30 %tmp_118_0_1_cast, %tmp_114_4_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_4_1"/></StgValue>
</operation>

<operation id="740" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="16" op_0_bw="14">
<![CDATA[
.preheader.5:41  %input_load_296 = load i16* %input_addr_341, align 2

]]></Node>
<StgValue><ssdm name="input_load_296"/></StgValue>
</operation>

<operation id="741" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="16" op_0_bw="14">
<![CDATA[
.preheader.5:48  %input_load_297 = load i16* %input_addr_342, align 2

]]></Node>
<StgValue><ssdm name="input_load_297"/></StgValue>
</operation>

<operation id="742" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="64" op_0_bw="17">
<![CDATA[
.preheader.5:53  %tmp_113_4_2_1 = zext i17 %tmp_112_4_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_4_2_1"/></StgValue>
</operation>

<operation id="743" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.5:54  %input_addr_343 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_4_2_1

]]></Node>
<StgValue><ssdm name="input_addr_343"/></StgValue>
</operation>

<operation id="744" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="16" op_0_bw="14">
<![CDATA[
.preheader.5:55  %input_load_298 = load i16* %input_addr_343, align 2

]]></Node>
<StgValue><ssdm name="input_load_298"/></StgValue>
</operation>

<operation id="745" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="64" op_0_bw="17">
<![CDATA[
.preheader.5:60  %tmp_113_4_2_2 = zext i17 %tmp_112_4_2_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_4_2_2"/></StgValue>
</operation>

<operation id="746" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.5:61  %input_addr_344 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_4_2_2

]]></Node>
<StgValue><ssdm name="input_addr_344"/></StgValue>
</operation>

<operation id="747" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="16" op_0_bw="14">
<![CDATA[
.preheader.5:62  %input_load_299 = load i16* %input_addr_344, align 2

]]></Node>
<StgValue><ssdm name="input_load_299"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="748" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="30" op_0_bw="16">
<![CDATA[
.preheader.5:5  %tmp_114_4_cast = sext i16 %input_load_291 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_4_cast"/></StgValue>
</operation>

<operation id="749" st_id="73" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.5:6  %tmp_119_4 = mul i30 %tmp_118_0_cast, %tmp_114_4_cast

]]></Node>
<StgValue><ssdm name="tmp_119_4"/></StgValue>
</operation>

<operation id="750" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="30" op_0_bw="16">
<![CDATA[
.preheader.5:13  %tmp_114_4_0_1_cast = sext i16 %input_load_292 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_4_0_1_cast"/></StgValue>
</operation>

<operation id="751" st_id="73" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.5:14  %tmp_119_4_0_1 = mul i30 %tmp_118_0_0_1_cast, %tmp_114_4_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_4_0_1"/></StgValue>
</operation>

<operation id="752" st_id="73" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.5:22  %tmp_119_4_0_2 = mul i30 %tmp_118_0_0_2_cast, %tmp_114_4_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_4_0_2"/></StgValue>
</operation>

<operation id="753" st_id="73" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.5:29  %tmp_119_4_1 = mul i30 %tmp_118_0_1_cast, %tmp_114_4_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_4_1"/></StgValue>
</operation>

<operation id="754" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="30" op_0_bw="16">
<![CDATA[
.preheader.5:35  %tmp_114_4_1_1_cast = sext i16 %input_load_295 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_4_1_1_cast"/></StgValue>
</operation>

<operation id="755" st_id="73" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.5:36  %tmp_119_4_1_1 = mul i30 %tmp_118_0_1_1_cast, %tmp_114_4_1_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_4_1_1"/></StgValue>
</operation>

<operation id="756" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="30" op_0_bw="16">
<![CDATA[
.preheader.5:42  %tmp_114_4_1_2_cast = sext i16 %input_load_296 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_4_1_2_cast"/></StgValue>
</operation>

<operation id="757" st_id="73" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.5:43  %tmp_119_4_1_2 = mul i30 %tmp_118_0_1_2_cast, %tmp_114_4_1_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_4_1_2"/></StgValue>
</operation>

<operation id="758" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="16" op_0_bw="14">
<![CDATA[
.preheader.5:55  %input_load_298 = load i16* %input_addr_343, align 2

]]></Node>
<StgValue><ssdm name="input_load_298"/></StgValue>
</operation>

<operation id="759" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="16" op_0_bw="14">
<![CDATA[
.preheader.5:62  %input_load_299 = load i16* %input_addr_344, align 2

]]></Node>
<StgValue><ssdm name="input_load_299"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="760" st_id="74" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.5:6  %tmp_119_4 = mul i30 %tmp_118_0_cast, %tmp_114_4_cast

]]></Node>
<StgValue><ssdm name="tmp_119_4"/></StgValue>
</operation>

<operation id="761" st_id="74" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.5:14  %tmp_119_4_0_1 = mul i30 %tmp_118_0_0_1_cast, %tmp_114_4_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_4_0_1"/></StgValue>
</operation>

<operation id="762" st_id="74" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.5:22  %tmp_119_4_0_2 = mul i30 %tmp_118_0_0_2_cast, %tmp_114_4_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_4_0_2"/></StgValue>
</operation>

<operation id="763" st_id="74" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.5:29  %tmp_119_4_1 = mul i30 %tmp_118_0_1_cast, %tmp_114_4_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_4_1"/></StgValue>
</operation>

<operation id="764" st_id="74" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.5:36  %tmp_119_4_1_1 = mul i30 %tmp_118_0_1_1_cast, %tmp_114_4_1_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_4_1_1"/></StgValue>
</operation>

<operation id="765" st_id="74" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.5:43  %tmp_119_4_1_2 = mul i30 %tmp_118_0_1_2_cast, %tmp_114_4_1_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_4_1_2"/></StgValue>
</operation>

<operation id="766" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="30" op_0_bw="16">
<![CDATA[
.preheader.5:56  %tmp_114_4_2_1_cast = sext i16 %input_load_298 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_4_2_1_cast"/></StgValue>
</operation>

<operation id="767" st_id="74" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.5:57  %tmp_119_4_2_1 = mul i30 %tmp_118_0_2_1_cast, %tmp_114_4_2_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_4_2_1"/></StgValue>
</operation>

<operation id="768" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="30" op_0_bw="16">
<![CDATA[
.preheader.5:63  %tmp_114_4_2_2_cast = sext i16 %input_load_299 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_4_2_2_cast"/></StgValue>
</operation>

<operation id="769" st_id="74" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.5:64  %tmp_119_4_2_2 = mul i30 %tmp_118_0_2_2_cast, %tmp_114_4_2_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_4_2_2"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="770" st_id="75" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.5:6  %tmp_119_4 = mul i30 %tmp_118_0_cast, %tmp_114_4_cast

]]></Node>
<StgValue><ssdm name="tmp_119_4"/></StgValue>
</operation>

<operation id="771" st_id="75" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.5:14  %tmp_119_4_0_1 = mul i30 %tmp_118_0_0_1_cast, %tmp_114_4_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_4_0_1"/></StgValue>
</operation>

<operation id="772" st_id="75" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.5:22  %tmp_119_4_0_2 = mul i30 %tmp_118_0_0_2_cast, %tmp_114_4_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_4_0_2"/></StgValue>
</operation>

<operation id="773" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.5:23  %tmp_121_4_0_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_4_0_2, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_4_0_2"/></StgValue>
</operation>

<operation id="774" st_id="75" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.5:29  %tmp_119_4_1 = mul i30 %tmp_118_0_1_cast, %tmp_114_4_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_4_1"/></StgValue>
</operation>

<operation id="775" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.5:30  %tmp_121_4_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_4_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_4_1"/></StgValue>
</operation>

<operation id="776" st_id="75" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.5:36  %tmp_119_4_1_1 = mul i30 %tmp_118_0_1_1_cast, %tmp_114_4_1_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_4_1_1"/></StgValue>
</operation>

<operation id="777" st_id="75" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.5:43  %tmp_119_4_1_2 = mul i30 %tmp_118_0_1_2_cast, %tmp_114_4_1_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_4_1_2"/></StgValue>
</operation>

<operation id="778" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="30" op_0_bw="16">
<![CDATA[
.preheader.5:49  %tmp_114_4_2_cast = sext i16 %input_load_297 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_4_2_cast"/></StgValue>
</operation>

<operation id="779" st_id="75" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.5:50  %tmp_119_4_2 = mul i30 %tmp_118_0_2_cast, %tmp_114_4_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_4_2"/></StgValue>
</operation>

<operation id="780" st_id="75" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.5:57  %tmp_119_4_2_1 = mul i30 %tmp_118_0_2_1_cast, %tmp_114_4_2_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_4_2_1"/></StgValue>
</operation>

<operation id="781" st_id="75" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.5:64  %tmp_119_4_2_2 = mul i30 %tmp_118_0_2_2_cast, %tmp_114_4_2_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_4_2_2"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="782" st_id="76" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.5:6  %tmp_119_4 = mul i30 %tmp_118_0_cast, %tmp_114_4_cast

]]></Node>
<StgValue><ssdm name="tmp_119_4"/></StgValue>
</operation>

<operation id="783" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.5:7  %tmp_121_4 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_4, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_4"/></StgValue>
</operation>

<operation id="784" st_id="76" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.5:14  %tmp_119_4_0_1 = mul i30 %tmp_118_0_0_1_cast, %tmp_114_4_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_4_0_1"/></StgValue>
</operation>

<operation id="785" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.5:15  %tmp_121_4_0_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_4_0_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_4_0_1"/></StgValue>
</operation>

<operation id="786" st_id="76" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.5:36  %tmp_119_4_1_1 = mul i30 %tmp_118_0_1_1_cast, %tmp_114_4_1_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_4_1_1"/></StgValue>
</operation>

<operation id="787" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.5:37  %tmp_121_4_1_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_4_1_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_4_1_1"/></StgValue>
</operation>

<operation id="788" st_id="76" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.5:43  %tmp_119_4_1_2 = mul i30 %tmp_118_0_1_2_cast, %tmp_114_4_1_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_4_1_2"/></StgValue>
</operation>

<operation id="789" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.5:44  %tmp_121_4_1_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_4_1_2, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_4_1_2"/></StgValue>
</operation>

<operation id="790" st_id="76" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.5:50  %tmp_119_4_2 = mul i30 %tmp_118_0_2_cast, %tmp_114_4_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_4_2"/></StgValue>
</operation>

<operation id="791" st_id="76" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.5:57  %tmp_119_4_2_1 = mul i30 %tmp_118_0_2_1_cast, %tmp_114_4_2_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_4_2_1"/></StgValue>
</operation>

<operation id="792" st_id="76" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.5:64  %tmp_119_4_2_2 = mul i30 %tmp_118_0_2_2_cast, %tmp_114_4_2_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_4_2_2"/></StgValue>
</operation>

<operation id="793" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.5:67  %tmp37 = add i16 %tmp_121_4_0_2, %tmp_121_4_1

]]></Node>
<StgValue><ssdm name="tmp37"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="794" st_id="77" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.5:50  %tmp_119_4_2 = mul i30 %tmp_118_0_2_cast, %tmp_114_4_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_4_2"/></StgValue>
</operation>

<operation id="795" st_id="77" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.5:57  %tmp_119_4_2_1 = mul i30 %tmp_118_0_2_1_cast, %tmp_114_4_2_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_4_2_1"/></StgValue>
</operation>

<operation id="796" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.5:58  %tmp_121_4_2_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_4_2_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_4_2_1"/></StgValue>
</operation>

<operation id="797" st_id="77" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.5:64  %tmp_119_4_2_2 = mul i30 %tmp_118_0_2_2_cast, %tmp_114_4_2_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_4_2_2"/></StgValue>
</operation>

<operation id="798" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.5:65  %tmp_121_4_2_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_4_2_2, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_4_2_2"/></StgValue>
</operation>

<operation id="799" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.5:66  %tmp35 = add i16 %bias_load, %tmp_121_4

]]></Node>
<StgValue><ssdm name="tmp35"/></StgValue>
</operation>

<operation id="800" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.5:68  %tmp36 = add i16 %tmp37, %tmp_121_4_0_1

]]></Node>
<StgValue><ssdm name="tmp36"/></StgValue>
</operation>

<operation id="801" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.5:70  %tmp39 = add i16 %tmp_121_4_1_1, %tmp_121_4_1_2

]]></Node>
<StgValue><ssdm name="tmp39"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="802" st_id="78" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.5:50  %tmp_119_4_2 = mul i30 %tmp_118_0_2_cast, %tmp_114_4_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_4_2"/></StgValue>
</operation>

<operation id="803" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.5:51  %tmp_121_4_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_4_2, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_4_2"/></StgValue>
</operation>

<operation id="804" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.5:69  %tmp34 = add i16 %tmp36, %tmp35

]]></Node>
<StgValue><ssdm name="tmp34"/></StgValue>
</operation>

<operation id="805" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.5:71  %tmp41 = add i16 %tmp_121_4_2_1, %tmp_121_4_2_2

]]></Node>
<StgValue><ssdm name="tmp41"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="806" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.5:72  %tmp40 = add i16 %tmp41, %tmp_121_4_2

]]></Node>
<StgValue><ssdm name="tmp40"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="807" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.5:73  %tmp38 = add i16 %tmp40, %tmp39

]]></Node>
<StgValue><ssdm name="tmp38"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="808" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.5:74  %buffer_6_4_2_2 = add i16 %tmp38, %tmp34

]]></Node>
<StgValue><ssdm name="buffer_6_4_2_2"/></StgValue>
</operation>

<operation id="809" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.5:75  %tmp_105_4 = add i17 %tmp7_cast, %tmp_104_4_cast

]]></Node>
<StgValue><ssdm name="tmp_105_4"/></StgValue>
</operation>

<operation id="810" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.5:79  %out_w_4_4 = add i16 %out_w, 5

]]></Node>
<StgValue><ssdm name="out_w_4_4"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="811" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="64" op_0_bw="17">
<![CDATA[
.preheader.5:76  %tmp_106_4 = zext i17 %tmp_105_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_106_4"/></StgValue>
</operation>

<operation id="812" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.5:77  %output_addr_191 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_106_4

]]></Node>
<StgValue><ssdm name="output_addr_191"/></StgValue>
</operation>

<operation id="813" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.preheader.5:78  store i16 %buffer_6_4_2_2, i16* %output_addr_191, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="814" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.5:80  %exitcond2_5 = icmp eq i16 %out_w_4_4, %output_width_cast

]]></Node>
<StgValue><ssdm name="exitcond2_5"/></StgValue>
</operation>

<operation id="815" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.5:81  br i1 %exitcond2_5, label %2, label %.preheader.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="816" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="17" op_0_bw="16">
<![CDATA[
.preheader.6:0  %tmp_104_5_cast = zext i16 %out_w_4_4 to i17

]]></Node>
<StgValue><ssdm name="tmp_104_5_cast"/></StgValue>
</operation>

<operation id="817" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.6:1  %tmp_112_5 = add i17 %tmp59_cast, %tmp_104_5_cast

]]></Node>
<StgValue><ssdm name="tmp_112_5"/></StgValue>
</operation>

<operation id="818" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.6:8  %tmp_111_5_0_1 = add i17 %tmp_104_5_cast, 1

]]></Node>
<StgValue><ssdm name="tmp_111_5_0_1"/></StgValue>
</operation>

<operation id="819" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.6:16  %tmp_111_5_0_2 = add i17 %tmp_104_5_cast, 2

]]></Node>
<StgValue><ssdm name="tmp_111_5_0_2"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="820" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="64" op_0_bw="17">
<![CDATA[
.preheader.6:2  %tmp_113_5 = zext i17 %tmp_112_5 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_5"/></StgValue>
</operation>

<operation id="821" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.6:3  %input_addr_345 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_5

]]></Node>
<StgValue><ssdm name="input_addr_345"/></StgValue>
</operation>

<operation id="822" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="16" op_0_bw="14">
<![CDATA[
.preheader.6:4  %input_load_300 = load i16* %input_addr_345, align 2

]]></Node>
<StgValue><ssdm name="input_load_300"/></StgValue>
</operation>

<operation id="823" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.6:9  %tmp_112_5_0_1 = add i17 %tmp_111_5_0_1, %tmp59_cast

]]></Node>
<StgValue><ssdm name="tmp_112_5_0_1"/></StgValue>
</operation>

<operation id="824" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.6:17  %tmp_112_5_0_2 = add i17 %tmp_111_5_0_2, %tmp59_cast

]]></Node>
<StgValue><ssdm name="tmp_112_5_0_2"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="825" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="16" op_0_bw="14">
<![CDATA[
.preheader.6:4  %input_load_300 = load i16* %input_addr_345, align 2

]]></Node>
<StgValue><ssdm name="input_load_300"/></StgValue>
</operation>

<operation id="826" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="64" op_0_bw="17">
<![CDATA[
.preheader.6:10  %tmp_113_5_0_1 = zext i17 %tmp_112_5_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_5_0_1"/></StgValue>
</operation>

<operation id="827" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.6:11  %input_addr_346 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_5_0_1

]]></Node>
<StgValue><ssdm name="input_addr_346"/></StgValue>
</operation>

<operation id="828" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="16" op_0_bw="14">
<![CDATA[
.preheader.6:12  %input_load_301 = load i16* %input_addr_346, align 2

]]></Node>
<StgValue><ssdm name="input_load_301"/></StgValue>
</operation>

<operation id="829" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="64" op_0_bw="17">
<![CDATA[
.preheader.6:18  %tmp_113_5_0_2 = zext i17 %tmp_112_5_0_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_5_0_2"/></StgValue>
</operation>

<operation id="830" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.6:19  %input_addr_347 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_5_0_2

]]></Node>
<StgValue><ssdm name="input_addr_347"/></StgValue>
</operation>

<operation id="831" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="16" op_0_bw="14">
<![CDATA[
.preheader.6:20  %input_load_302 = load i16* %input_addr_347, align 2

]]></Node>
<StgValue><ssdm name="input_load_302"/></StgValue>
</operation>

<operation id="832" st_id="84" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.6:24  %tmp_112_5_1 = add i17 %tmp5_0_1_cast, %tmp_104_5_cast

]]></Node>
<StgValue><ssdm name="tmp_112_5_1"/></StgValue>
</operation>

<operation id="833" st_id="84" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.6:31  %tmp_112_5_1_1 = add i17 %tmp_111_5_0_1, %tmp5_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_112_5_1_1"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="834" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="16" op_0_bw="14">
<![CDATA[
.preheader.6:12  %input_load_301 = load i16* %input_addr_346, align 2

]]></Node>
<StgValue><ssdm name="input_load_301"/></StgValue>
</operation>

<operation id="835" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="16" op_0_bw="14">
<![CDATA[
.preheader.6:20  %input_load_302 = load i16* %input_addr_347, align 2

]]></Node>
<StgValue><ssdm name="input_load_302"/></StgValue>
</operation>

<operation id="836" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="64" op_0_bw="17">
<![CDATA[
.preheader.6:25  %tmp_113_5_1 = zext i17 %tmp_112_5_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_5_1"/></StgValue>
</operation>

<operation id="837" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.6:26  %input_addr_348 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_5_1

]]></Node>
<StgValue><ssdm name="input_addr_348"/></StgValue>
</operation>

<operation id="838" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="16" op_0_bw="14">
<![CDATA[
.preheader.6:27  %input_load_303 = load i16* %input_addr_348, align 2

]]></Node>
<StgValue><ssdm name="input_load_303"/></StgValue>
</operation>

<operation id="839" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="64" op_0_bw="17">
<![CDATA[
.preheader.6:32  %tmp_113_5_1_1 = zext i17 %tmp_112_5_1_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_5_1_1"/></StgValue>
</operation>

<operation id="840" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.6:33  %input_addr_349 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_5_1_1

]]></Node>
<StgValue><ssdm name="input_addr_349"/></StgValue>
</operation>

<operation id="841" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="16" op_0_bw="14">
<![CDATA[
.preheader.6:34  %input_load_304 = load i16* %input_addr_349, align 2

]]></Node>
<StgValue><ssdm name="input_load_304"/></StgValue>
</operation>

<operation id="842" st_id="85" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.6:38  %tmp_112_5_1_2 = add i17 %tmp_111_5_0_2, %tmp5_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_112_5_1_2"/></StgValue>
</operation>

<operation id="843" st_id="85" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.6:45  %tmp_112_5_2 = add i17 %tmp5_0_2_cast, %tmp_104_5_cast

]]></Node>
<StgValue><ssdm name="tmp_112_5_2"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="844" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="16" op_0_bw="14">
<![CDATA[
.preheader.6:27  %input_load_303 = load i16* %input_addr_348, align 2

]]></Node>
<StgValue><ssdm name="input_load_303"/></StgValue>
</operation>

<operation id="845" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="16" op_0_bw="14">
<![CDATA[
.preheader.6:34  %input_load_304 = load i16* %input_addr_349, align 2

]]></Node>
<StgValue><ssdm name="input_load_304"/></StgValue>
</operation>

<operation id="846" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="64" op_0_bw="17">
<![CDATA[
.preheader.6:39  %tmp_113_5_1_2 = zext i17 %tmp_112_5_1_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_5_1_2"/></StgValue>
</operation>

<operation id="847" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.6:40  %input_addr_350 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_5_1_2

]]></Node>
<StgValue><ssdm name="input_addr_350"/></StgValue>
</operation>

<operation id="848" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="16" op_0_bw="14">
<![CDATA[
.preheader.6:41  %input_load_305 = load i16* %input_addr_350, align 2

]]></Node>
<StgValue><ssdm name="input_load_305"/></StgValue>
</operation>

<operation id="849" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="64" op_0_bw="17">
<![CDATA[
.preheader.6:46  %tmp_113_5_2 = zext i17 %tmp_112_5_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_5_2"/></StgValue>
</operation>

<operation id="850" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.6:47  %input_addr_351 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_5_2

]]></Node>
<StgValue><ssdm name="input_addr_351"/></StgValue>
</operation>

<operation id="851" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="16" op_0_bw="14">
<![CDATA[
.preheader.6:48  %input_load_306 = load i16* %input_addr_351, align 2

]]></Node>
<StgValue><ssdm name="input_load_306"/></StgValue>
</operation>

<operation id="852" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.6:52  %tmp_112_5_2_1 = add i17 %tmp_111_5_0_1, %tmp5_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_112_5_2_1"/></StgValue>
</operation>

<operation id="853" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.6:59  %tmp_112_5_2_2 = add i17 %tmp_111_5_0_2, %tmp5_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_112_5_2_2"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="854" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="30" op_0_bw="16">
<![CDATA[
.preheader.6:21  %tmp_114_5_0_2_cast = sext i16 %input_load_302 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_5_0_2_cast"/></StgValue>
</operation>

<operation id="855" st_id="87" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.6:22  %tmp_119_5_0_2 = mul i30 %tmp_118_0_0_2_cast, %tmp_114_5_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_5_0_2"/></StgValue>
</operation>

<operation id="856" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="30" op_0_bw="16">
<![CDATA[
.preheader.6:28  %tmp_114_5_1_cast = sext i16 %input_load_303 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_5_1_cast"/></StgValue>
</operation>

<operation id="857" st_id="87" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.6:29  %tmp_119_5_1 = mul i30 %tmp_118_0_1_cast, %tmp_114_5_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_5_1"/></StgValue>
</operation>

<operation id="858" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="16" op_0_bw="14">
<![CDATA[
.preheader.6:41  %input_load_305 = load i16* %input_addr_350, align 2

]]></Node>
<StgValue><ssdm name="input_load_305"/></StgValue>
</operation>

<operation id="859" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="16" op_0_bw="14">
<![CDATA[
.preheader.6:48  %input_load_306 = load i16* %input_addr_351, align 2

]]></Node>
<StgValue><ssdm name="input_load_306"/></StgValue>
</operation>

<operation id="860" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="64" op_0_bw="17">
<![CDATA[
.preheader.6:53  %tmp_113_5_2_1 = zext i17 %tmp_112_5_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_5_2_1"/></StgValue>
</operation>

<operation id="861" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.6:54  %input_addr_352 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_5_2_1

]]></Node>
<StgValue><ssdm name="input_addr_352"/></StgValue>
</operation>

<operation id="862" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="16" op_0_bw="14">
<![CDATA[
.preheader.6:55  %input_load_307 = load i16* %input_addr_352, align 2

]]></Node>
<StgValue><ssdm name="input_load_307"/></StgValue>
</operation>

<operation id="863" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="64" op_0_bw="17">
<![CDATA[
.preheader.6:60  %tmp_113_5_2_2 = zext i17 %tmp_112_5_2_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_5_2_2"/></StgValue>
</operation>

<operation id="864" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.6:61  %input_addr_353 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_5_2_2

]]></Node>
<StgValue><ssdm name="input_addr_353"/></StgValue>
</operation>

<operation id="865" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="16" op_0_bw="14">
<![CDATA[
.preheader.6:62  %input_load_308 = load i16* %input_addr_353, align 2

]]></Node>
<StgValue><ssdm name="input_load_308"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="866" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="30" op_0_bw="16">
<![CDATA[
.preheader.6:5  %tmp_114_5_cast = sext i16 %input_load_300 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_5_cast"/></StgValue>
</operation>

<operation id="867" st_id="88" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.6:6  %tmp_119_5 = mul i30 %tmp_118_0_cast, %tmp_114_5_cast

]]></Node>
<StgValue><ssdm name="tmp_119_5"/></StgValue>
</operation>

<operation id="868" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="30" op_0_bw="16">
<![CDATA[
.preheader.6:13  %tmp_114_5_0_1_cast = sext i16 %input_load_301 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_5_0_1_cast"/></StgValue>
</operation>

<operation id="869" st_id="88" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.6:14  %tmp_119_5_0_1 = mul i30 %tmp_118_0_0_1_cast, %tmp_114_5_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_5_0_1"/></StgValue>
</operation>

<operation id="870" st_id="88" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.6:22  %tmp_119_5_0_2 = mul i30 %tmp_118_0_0_2_cast, %tmp_114_5_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_5_0_2"/></StgValue>
</operation>

<operation id="871" st_id="88" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.6:29  %tmp_119_5_1 = mul i30 %tmp_118_0_1_cast, %tmp_114_5_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_5_1"/></StgValue>
</operation>

<operation id="872" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="30" op_0_bw="16">
<![CDATA[
.preheader.6:35  %tmp_114_5_1_1_cast = sext i16 %input_load_304 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_5_1_1_cast"/></StgValue>
</operation>

<operation id="873" st_id="88" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.6:36  %tmp_119_5_1_1 = mul i30 %tmp_118_0_1_1_cast, %tmp_114_5_1_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_5_1_1"/></StgValue>
</operation>

<operation id="874" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="30" op_0_bw="16">
<![CDATA[
.preheader.6:42  %tmp_114_5_1_2_cast = sext i16 %input_load_305 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_5_1_2_cast"/></StgValue>
</operation>

<operation id="875" st_id="88" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.6:43  %tmp_119_5_1_2 = mul i30 %tmp_118_0_1_2_cast, %tmp_114_5_1_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_5_1_2"/></StgValue>
</operation>

<operation id="876" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="16" op_0_bw="14">
<![CDATA[
.preheader.6:55  %input_load_307 = load i16* %input_addr_352, align 2

]]></Node>
<StgValue><ssdm name="input_load_307"/></StgValue>
</operation>

<operation id="877" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="16" op_0_bw="14">
<![CDATA[
.preheader.6:62  %input_load_308 = load i16* %input_addr_353, align 2

]]></Node>
<StgValue><ssdm name="input_load_308"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="878" st_id="89" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.6:6  %tmp_119_5 = mul i30 %tmp_118_0_cast, %tmp_114_5_cast

]]></Node>
<StgValue><ssdm name="tmp_119_5"/></StgValue>
</operation>

<operation id="879" st_id="89" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.6:14  %tmp_119_5_0_1 = mul i30 %tmp_118_0_0_1_cast, %tmp_114_5_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_5_0_1"/></StgValue>
</operation>

<operation id="880" st_id="89" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.6:22  %tmp_119_5_0_2 = mul i30 %tmp_118_0_0_2_cast, %tmp_114_5_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_5_0_2"/></StgValue>
</operation>

<operation id="881" st_id="89" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.6:29  %tmp_119_5_1 = mul i30 %tmp_118_0_1_cast, %tmp_114_5_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_5_1"/></StgValue>
</operation>

<operation id="882" st_id="89" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.6:36  %tmp_119_5_1_1 = mul i30 %tmp_118_0_1_1_cast, %tmp_114_5_1_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_5_1_1"/></StgValue>
</operation>

<operation id="883" st_id="89" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.6:43  %tmp_119_5_1_2 = mul i30 %tmp_118_0_1_2_cast, %tmp_114_5_1_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_5_1_2"/></StgValue>
</operation>

<operation id="884" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="30" op_0_bw="16">
<![CDATA[
.preheader.6:56  %tmp_114_5_2_1_cast = sext i16 %input_load_307 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_5_2_1_cast"/></StgValue>
</operation>

<operation id="885" st_id="89" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.6:57  %tmp_119_5_2_1 = mul i30 %tmp_118_0_2_1_cast, %tmp_114_5_2_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_5_2_1"/></StgValue>
</operation>

<operation id="886" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="30" op_0_bw="16">
<![CDATA[
.preheader.6:63  %tmp_114_5_2_2_cast = sext i16 %input_load_308 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_5_2_2_cast"/></StgValue>
</operation>

<operation id="887" st_id="89" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.6:64  %tmp_119_5_2_2 = mul i30 %tmp_118_0_2_2_cast, %tmp_114_5_2_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_5_2_2"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="888" st_id="90" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.6:6  %tmp_119_5 = mul i30 %tmp_118_0_cast, %tmp_114_5_cast

]]></Node>
<StgValue><ssdm name="tmp_119_5"/></StgValue>
</operation>

<operation id="889" st_id="90" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.6:14  %tmp_119_5_0_1 = mul i30 %tmp_118_0_0_1_cast, %tmp_114_5_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_5_0_1"/></StgValue>
</operation>

<operation id="890" st_id="90" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.6:22  %tmp_119_5_0_2 = mul i30 %tmp_118_0_0_2_cast, %tmp_114_5_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_5_0_2"/></StgValue>
</operation>

<operation id="891" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.6:23  %tmp_121_5_0_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_5_0_2, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_5_0_2"/></StgValue>
</operation>

<operation id="892" st_id="90" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.6:29  %tmp_119_5_1 = mul i30 %tmp_118_0_1_cast, %tmp_114_5_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_5_1"/></StgValue>
</operation>

<operation id="893" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.6:30  %tmp_121_5_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_5_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_5_1"/></StgValue>
</operation>

<operation id="894" st_id="90" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.6:36  %tmp_119_5_1_1 = mul i30 %tmp_118_0_1_1_cast, %tmp_114_5_1_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_5_1_1"/></StgValue>
</operation>

<operation id="895" st_id="90" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.6:43  %tmp_119_5_1_2 = mul i30 %tmp_118_0_1_2_cast, %tmp_114_5_1_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_5_1_2"/></StgValue>
</operation>

<operation id="896" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="30" op_0_bw="16">
<![CDATA[
.preheader.6:49  %tmp_114_5_2_cast = sext i16 %input_load_306 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_5_2_cast"/></StgValue>
</operation>

<operation id="897" st_id="90" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.6:50  %tmp_119_5_2 = mul i30 %tmp_118_0_2_cast, %tmp_114_5_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_5_2"/></StgValue>
</operation>

<operation id="898" st_id="90" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.6:57  %tmp_119_5_2_1 = mul i30 %tmp_118_0_2_1_cast, %tmp_114_5_2_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_5_2_1"/></StgValue>
</operation>

<operation id="899" st_id="90" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.6:64  %tmp_119_5_2_2 = mul i30 %tmp_118_0_2_2_cast, %tmp_114_5_2_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_5_2_2"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="900" st_id="91" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.6:6  %tmp_119_5 = mul i30 %tmp_118_0_cast, %tmp_114_5_cast

]]></Node>
<StgValue><ssdm name="tmp_119_5"/></StgValue>
</operation>

<operation id="901" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.6:7  %tmp_121_5 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_5, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_5"/></StgValue>
</operation>

<operation id="902" st_id="91" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.6:14  %tmp_119_5_0_1 = mul i30 %tmp_118_0_0_1_cast, %tmp_114_5_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_5_0_1"/></StgValue>
</operation>

<operation id="903" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.6:15  %tmp_121_5_0_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_5_0_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_5_0_1"/></StgValue>
</operation>

<operation id="904" st_id="91" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.6:36  %tmp_119_5_1_1 = mul i30 %tmp_118_0_1_1_cast, %tmp_114_5_1_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_5_1_1"/></StgValue>
</operation>

<operation id="905" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.6:37  %tmp_121_5_1_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_5_1_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_5_1_1"/></StgValue>
</operation>

<operation id="906" st_id="91" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.6:43  %tmp_119_5_1_2 = mul i30 %tmp_118_0_1_2_cast, %tmp_114_5_1_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_5_1_2"/></StgValue>
</operation>

<operation id="907" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.6:44  %tmp_121_5_1_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_5_1_2, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_5_1_2"/></StgValue>
</operation>

<operation id="908" st_id="91" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.6:50  %tmp_119_5_2 = mul i30 %tmp_118_0_2_cast, %tmp_114_5_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_5_2"/></StgValue>
</operation>

<operation id="909" st_id="91" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.6:57  %tmp_119_5_2_1 = mul i30 %tmp_118_0_2_1_cast, %tmp_114_5_2_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_5_2_1"/></StgValue>
</operation>

<operation id="910" st_id="91" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.6:64  %tmp_119_5_2_2 = mul i30 %tmp_118_0_2_2_cast, %tmp_114_5_2_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_5_2_2"/></StgValue>
</operation>

<operation id="911" st_id="91" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.6:67  %tmp45 = add i16 %tmp_121_5_0_2, %tmp_121_5_1

]]></Node>
<StgValue><ssdm name="tmp45"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="912" st_id="92" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.6:50  %tmp_119_5_2 = mul i30 %tmp_118_0_2_cast, %tmp_114_5_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_5_2"/></StgValue>
</operation>

<operation id="913" st_id="92" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.6:57  %tmp_119_5_2_1 = mul i30 %tmp_118_0_2_1_cast, %tmp_114_5_2_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_5_2_1"/></StgValue>
</operation>

<operation id="914" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.6:58  %tmp_121_5_2_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_5_2_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_5_2_1"/></StgValue>
</operation>

<operation id="915" st_id="92" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.6:64  %tmp_119_5_2_2 = mul i30 %tmp_118_0_2_2_cast, %tmp_114_5_2_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_5_2_2"/></StgValue>
</operation>

<operation id="916" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.6:65  %tmp_121_5_2_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_5_2_2, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_5_2_2"/></StgValue>
</operation>

<operation id="917" st_id="92" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.6:66  %tmp43 = add i16 %bias_load, %tmp_121_5

]]></Node>
<StgValue><ssdm name="tmp43"/></StgValue>
</operation>

<operation id="918" st_id="92" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.6:68  %tmp44 = add i16 %tmp45, %tmp_121_5_0_1

]]></Node>
<StgValue><ssdm name="tmp44"/></StgValue>
</operation>

<operation id="919" st_id="92" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.6:70  %tmp47 = add i16 %tmp_121_5_1_1, %tmp_121_5_1_2

]]></Node>
<StgValue><ssdm name="tmp47"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="920" st_id="93" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.6:50  %tmp_119_5_2 = mul i30 %tmp_118_0_2_cast, %tmp_114_5_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_5_2"/></StgValue>
</operation>

<operation id="921" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.6:51  %tmp_121_5_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_5_2, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_5_2"/></StgValue>
</operation>

<operation id="922" st_id="93" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.6:69  %tmp42 = add i16 %tmp44, %tmp43

]]></Node>
<StgValue><ssdm name="tmp42"/></StgValue>
</operation>

<operation id="923" st_id="93" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.6:71  %tmp49 = add i16 %tmp_121_5_2_1, %tmp_121_5_2_2

]]></Node>
<StgValue><ssdm name="tmp49"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="924" st_id="94" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.6:72  %tmp48 = add i16 %tmp49, %tmp_121_5_2

]]></Node>
<StgValue><ssdm name="tmp48"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="925" st_id="95" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.6:73  %tmp46 = add i16 %tmp48, %tmp47

]]></Node>
<StgValue><ssdm name="tmp46"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="926" st_id="96" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.6:74  %buffer_6_5_2_2 = add i16 %tmp46, %tmp42

]]></Node>
<StgValue><ssdm name="buffer_6_5_2_2"/></StgValue>
</operation>

<operation id="927" st_id="96" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.6:75  %tmp_105_5 = add i17 %tmp7_cast, %tmp_104_5_cast

]]></Node>
<StgValue><ssdm name="tmp_105_5"/></StgValue>
</operation>

<operation id="928" st_id="96" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.6:79  %out_w_4_5 = add i16 %out_w, 6

]]></Node>
<StgValue><ssdm name="out_w_4_5"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="929" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="exitcond2_1" val="0"/>
<literal name="exitcond2_2" val="0"/>
<literal name="exitcond2_3" val="0"/>
<literal name="exitcond2_4" val="0"/>
<literal name="exitcond2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="64" op_0_bw="17">
<![CDATA[
.preheader.6:76  %tmp_106_5 = zext i17 %tmp_105_5 to i64

]]></Node>
<StgValue><ssdm name="tmp_106_5"/></StgValue>
</operation>

<operation id="930" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="exitcond2_1" val="0"/>
<literal name="exitcond2_2" val="0"/>
<literal name="exitcond2_3" val="0"/>
<literal name="exitcond2_4" val="0"/>
<literal name="exitcond2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.6:77  %output_addr_192 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_106_5

]]></Node>
<StgValue><ssdm name="output_addr_192"/></StgValue>
</operation>

<operation id="931" st_id="97" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="exitcond2_1" val="0"/>
<literal name="exitcond2_2" val="0"/>
<literal name="exitcond2_3" val="0"/>
<literal name="exitcond2_4" val="0"/>
<literal name="exitcond2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.preheader.6:78  store i16 %buffer_6_5_2_2, i16* %output_addr_192, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="932" st_id="97" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="exitcond2_1" val="0"/>
<literal name="exitcond2_2" val="0"/>
<literal name="exitcond2_3" val="0"/>
<literal name="exitcond2_4" val="0"/>
<literal name="exitcond2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.6:80  %exitcond2_6 = icmp eq i16 %out_w_4_5, %output_width_cast

]]></Node>
<StgValue><ssdm name="exitcond2_6"/></StgValue>
</operation>

<operation id="933" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="exitcond2_1" val="0"/>
<literal name="exitcond2_2" val="0"/>
<literal name="exitcond2_3" val="0"/>
<literal name="exitcond2_4" val="0"/>
<literal name="exitcond2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.6:81  br i1 %exitcond2_6, label %2, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="934" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="exitcond2_1" val="0"/>
<literal name="exitcond2_2" val="0"/>
<literal name="exitcond2_3" val="0"/>
<literal name="exitcond2_4" val="0"/>
<literal name="exitcond2_5" val="0"/>
<literal name="exitcond2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="17" op_0_bw="16">
<![CDATA[
:0  %tmp_104_6_cast = zext i16 %out_w_4_5 to i17

]]></Node>
<StgValue><ssdm name="tmp_104_6_cast"/></StgValue>
</operation>

<operation id="935" st_id="97" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="exitcond2_1" val="0"/>
<literal name="exitcond2_2" val="0"/>
<literal name="exitcond2_3" val="0"/>
<literal name="exitcond2_4" val="0"/>
<literal name="exitcond2_5" val="0"/>
<literal name="exitcond2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:1  %tmp_112_6 = add i17 %tmp59_cast, %tmp_104_6_cast

]]></Node>
<StgValue><ssdm name="tmp_112_6"/></StgValue>
</operation>

<operation id="936" st_id="97" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="exitcond2_1" val="0"/>
<literal name="exitcond2_2" val="0"/>
<literal name="exitcond2_3" val="0"/>
<literal name="exitcond2_4" val="0"/>
<literal name="exitcond2_5" val="0"/>
<literal name="exitcond2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:8  %tmp_111_6_0_1 = add i17 %tmp_104_6_cast, 1

]]></Node>
<StgValue><ssdm name="tmp_111_6_0_1"/></StgValue>
</operation>

<operation id="937" st_id="97" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="exitcond2_1" val="0"/>
<literal name="exitcond2_2" val="0"/>
<literal name="exitcond2_3" val="0"/>
<literal name="exitcond2_4" val="0"/>
<literal name="exitcond2_5" val="0"/>
<literal name="exitcond2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:16  %tmp_111_6_0_2 = add i17 %tmp_104_6_cast, 2

]]></Node>
<StgValue><ssdm name="tmp_111_6_0_2"/></StgValue>
</operation>

<operation id="938" st_id="97" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="exitcond2_1" val="0"/>
<literal name="exitcond2_2" val="0"/>
<literal name="exitcond2_3" val="0"/>
<literal name="exitcond2_4" val="0"/>
<literal name="exitcond2_5" val="0"/>
<literal name="exitcond2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:79  %out_w_4_6 = add i16 %out_w, 7

]]></Node>
<StgValue><ssdm name="out_w_4_6"/></StgValue>
</operation>

<operation id="939" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2_5" val="1"/>
</and_exp><and_exp><literal name="exitcond2_4" val="1"/>
</and_exp><and_exp><literal name="exitcond2_3" val="1"/>
</and_exp><and_exp><literal name="exitcond2_2" val="1"/>
</and_exp><and_exp><literal name="exitcond2_1" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.preheader5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="940" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="64" op_0_bw="17">
<![CDATA[
:2  %tmp_113_6 = zext i17 %tmp_112_6 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_6"/></StgValue>
</operation>

<operation id="941" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %input_addr_354 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_6

]]></Node>
<StgValue><ssdm name="input_addr_354"/></StgValue>
</operation>

<operation id="942" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="16" op_0_bw="14">
<![CDATA[
:4  %input_load_309 = load i16* %input_addr_354, align 2

]]></Node>
<StgValue><ssdm name="input_load_309"/></StgValue>
</operation>

<operation id="943" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:9  %tmp_112_6_0_1 = add i17 %tmp_111_6_0_1, %tmp59_cast

]]></Node>
<StgValue><ssdm name="tmp_112_6_0_1"/></StgValue>
</operation>

<operation id="944" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:17  %tmp_112_6_0_2 = add i17 %tmp_111_6_0_2, %tmp59_cast

]]></Node>
<StgValue><ssdm name="tmp_112_6_0_2"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="945" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="16" op_0_bw="14">
<![CDATA[
:4  %input_load_309 = load i16* %input_addr_354, align 2

]]></Node>
<StgValue><ssdm name="input_load_309"/></StgValue>
</operation>

<operation id="946" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="64" op_0_bw="17">
<![CDATA[
:10  %tmp_113_6_0_1 = zext i17 %tmp_112_6_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_6_0_1"/></StgValue>
</operation>

<operation id="947" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %input_addr_355 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_6_0_1

]]></Node>
<StgValue><ssdm name="input_addr_355"/></StgValue>
</operation>

<operation id="948" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="16" op_0_bw="14">
<![CDATA[
:12  %input_load_310 = load i16* %input_addr_355, align 2

]]></Node>
<StgValue><ssdm name="input_load_310"/></StgValue>
</operation>

<operation id="949" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="64" op_0_bw="17">
<![CDATA[
:18  %tmp_113_6_0_2 = zext i17 %tmp_112_6_0_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_6_0_2"/></StgValue>
</operation>

<operation id="950" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %input_addr_356 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_6_0_2

]]></Node>
<StgValue><ssdm name="input_addr_356"/></StgValue>
</operation>

<operation id="951" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="16" op_0_bw="14">
<![CDATA[
:20  %input_load_311 = load i16* %input_addr_356, align 2

]]></Node>
<StgValue><ssdm name="input_load_311"/></StgValue>
</operation>

<operation id="952" st_id="99" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:24  %tmp_112_6_1 = add i17 %tmp5_0_1_cast, %tmp_104_6_cast

]]></Node>
<StgValue><ssdm name="tmp_112_6_1"/></StgValue>
</operation>

<operation id="953" st_id="99" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:31  %tmp_112_6_1_1 = add i17 %tmp_111_6_0_1, %tmp5_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_112_6_1_1"/></StgValue>
</operation>

<operation id="954" st_id="99" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:38  %tmp_112_6_1_2 = add i17 %tmp_111_6_0_2, %tmp5_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_112_6_1_2"/></StgValue>
</operation>

<operation id="955" st_id="99" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:45  %tmp_112_6_2 = add i17 %tmp5_0_2_cast, %tmp_104_6_cast

]]></Node>
<StgValue><ssdm name="tmp_112_6_2"/></StgValue>
</operation>

<operation id="956" st_id="99" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:52  %tmp_112_6_2_1 = add i17 %tmp_111_6_0_1, %tmp5_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_112_6_2_1"/></StgValue>
</operation>

<operation id="957" st_id="99" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:59  %tmp_112_6_2_2 = add i17 %tmp_111_6_0_2, %tmp5_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_112_6_2_2"/></StgValue>
</operation>

<operation id="958" st_id="99" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:75  %tmp_105_6 = add i17 %tmp7_cast, %tmp_104_6_cast

]]></Node>
<StgValue><ssdm name="tmp_105_6"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="959" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="30" op_0_bw="16">
<![CDATA[
:5  %tmp_114_6_cast = sext i16 %input_load_309 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_6_cast"/></StgValue>
</operation>

<operation id="960" st_id="100" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:6  %tmp_119_6 = mul i30 %tmp_118_0_cast, %tmp_114_6_cast

]]></Node>
<StgValue><ssdm name="tmp_119_6"/></StgValue>
</operation>

<operation id="961" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="16" op_0_bw="14">
<![CDATA[
:12  %input_load_310 = load i16* %input_addr_355, align 2

]]></Node>
<StgValue><ssdm name="input_load_310"/></StgValue>
</operation>

<operation id="962" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="16" op_0_bw="14">
<![CDATA[
:20  %input_load_311 = load i16* %input_addr_356, align 2

]]></Node>
<StgValue><ssdm name="input_load_311"/></StgValue>
</operation>

<operation id="963" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="64" op_0_bw="17">
<![CDATA[
:25  %tmp_113_6_1 = zext i17 %tmp_112_6_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_6_1"/></StgValue>
</operation>

<operation id="964" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %input_addr_357 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_6_1

]]></Node>
<StgValue><ssdm name="input_addr_357"/></StgValue>
</operation>

<operation id="965" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="16" op_0_bw="14">
<![CDATA[
:27  %input_load_312 = load i16* %input_addr_357, align 2

]]></Node>
<StgValue><ssdm name="input_load_312"/></StgValue>
</operation>

<operation id="966" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="64" op_0_bw="17">
<![CDATA[
:32  %tmp_113_6_1_1 = zext i17 %tmp_112_6_1_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_6_1_1"/></StgValue>
</operation>

<operation id="967" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %input_addr_358 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_6_1_1

]]></Node>
<StgValue><ssdm name="input_addr_358"/></StgValue>
</operation>

<operation id="968" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="16" op_0_bw="14">
<![CDATA[
:34  %input_load_313 = load i16* %input_addr_358, align 2

]]></Node>
<StgValue><ssdm name="input_load_313"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="969" st_id="101" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:6  %tmp_119_6 = mul i30 %tmp_118_0_cast, %tmp_114_6_cast

]]></Node>
<StgValue><ssdm name="tmp_119_6"/></StgValue>
</operation>

<operation id="970" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="30" op_0_bw="16">
<![CDATA[
:13  %tmp_114_6_0_1_cast = sext i16 %input_load_310 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_6_0_1_cast"/></StgValue>
</operation>

<operation id="971" st_id="101" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:14  %tmp_119_6_0_1 = mul i30 %tmp_118_0_0_1_cast, %tmp_114_6_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_6_0_1"/></StgValue>
</operation>

<operation id="972" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="30" op_0_bw="16">
<![CDATA[
:21  %tmp_114_6_0_2_cast = sext i16 %input_load_311 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_6_0_2_cast"/></StgValue>
</operation>

<operation id="973" st_id="101" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:22  %tmp_119_6_0_2 = mul i30 %tmp_118_0_0_2_cast, %tmp_114_6_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_6_0_2"/></StgValue>
</operation>

<operation id="974" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="16" op_0_bw="14">
<![CDATA[
:27  %input_load_312 = load i16* %input_addr_357, align 2

]]></Node>
<StgValue><ssdm name="input_load_312"/></StgValue>
</operation>

<operation id="975" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="16" op_0_bw="14">
<![CDATA[
:34  %input_load_313 = load i16* %input_addr_358, align 2

]]></Node>
<StgValue><ssdm name="input_load_313"/></StgValue>
</operation>

<operation id="976" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="64" op_0_bw="17">
<![CDATA[
:39  %tmp_113_6_1_2 = zext i17 %tmp_112_6_1_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_6_1_2"/></StgValue>
</operation>

<operation id="977" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40  %input_addr_359 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_6_1_2

]]></Node>
<StgValue><ssdm name="input_addr_359"/></StgValue>
</operation>

<operation id="978" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="16" op_0_bw="14">
<![CDATA[
:41  %input_load_314 = load i16* %input_addr_359, align 2

]]></Node>
<StgValue><ssdm name="input_load_314"/></StgValue>
</operation>

<operation id="979" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="64" op_0_bw="17">
<![CDATA[
:46  %tmp_113_6_2 = zext i17 %tmp_112_6_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_6_2"/></StgValue>
</operation>

<operation id="980" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:47  %input_addr_360 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_6_2

]]></Node>
<StgValue><ssdm name="input_addr_360"/></StgValue>
</operation>

<operation id="981" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="16" op_0_bw="14">
<![CDATA[
:48  %input_load_315 = load i16* %input_addr_360, align 2

]]></Node>
<StgValue><ssdm name="input_load_315"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="982" st_id="102" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:6  %tmp_119_6 = mul i30 %tmp_118_0_cast, %tmp_114_6_cast

]]></Node>
<StgValue><ssdm name="tmp_119_6"/></StgValue>
</operation>

<operation id="983" st_id="102" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:14  %tmp_119_6_0_1 = mul i30 %tmp_118_0_0_1_cast, %tmp_114_6_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_6_0_1"/></StgValue>
</operation>

<operation id="984" st_id="102" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:22  %tmp_119_6_0_2 = mul i30 %tmp_118_0_0_2_cast, %tmp_114_6_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_6_0_2"/></StgValue>
</operation>

<operation id="985" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="30" op_0_bw="16">
<![CDATA[
:28  %tmp_114_6_1_cast = sext i16 %input_load_312 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_6_1_cast"/></StgValue>
</operation>

<operation id="986" st_id="102" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:29  %tmp_119_6_1 = mul i30 %tmp_118_0_1_cast, %tmp_114_6_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_6_1"/></StgValue>
</operation>

<operation id="987" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="30" op_0_bw="16">
<![CDATA[
:35  %tmp_114_6_1_1_cast = sext i16 %input_load_313 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_6_1_1_cast"/></StgValue>
</operation>

<operation id="988" st_id="102" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:36  %tmp_119_6_1_1 = mul i30 %tmp_118_0_1_1_cast, %tmp_114_6_1_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_6_1_1"/></StgValue>
</operation>

<operation id="989" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="16" op_0_bw="14">
<![CDATA[
:41  %input_load_314 = load i16* %input_addr_359, align 2

]]></Node>
<StgValue><ssdm name="input_load_314"/></StgValue>
</operation>

<operation id="990" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="16" op_0_bw="14">
<![CDATA[
:48  %input_load_315 = load i16* %input_addr_360, align 2

]]></Node>
<StgValue><ssdm name="input_load_315"/></StgValue>
</operation>

<operation id="991" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="64" op_0_bw="17">
<![CDATA[
:53  %tmp_113_6_2_1 = zext i17 %tmp_112_6_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_6_2_1"/></StgValue>
</operation>

<operation id="992" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:54  %input_addr_361 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_6_2_1

]]></Node>
<StgValue><ssdm name="input_addr_361"/></StgValue>
</operation>

<operation id="993" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="16" op_0_bw="14">
<![CDATA[
:55  %input_load_316 = load i16* %input_addr_361, align 2

]]></Node>
<StgValue><ssdm name="input_load_316"/></StgValue>
</operation>

<operation id="994" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="64" op_0_bw="17">
<![CDATA[
:60  %tmp_113_6_2_2 = zext i17 %tmp_112_6_2_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_6_2_2"/></StgValue>
</operation>

<operation id="995" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:61  %input_addr_362 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_6_2_2

]]></Node>
<StgValue><ssdm name="input_addr_362"/></StgValue>
</operation>

<operation id="996" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="16" op_0_bw="14">
<![CDATA[
:62  %input_load_317 = load i16* %input_addr_362, align 2

]]></Node>
<StgValue><ssdm name="input_load_317"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="997" st_id="103" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:6  %tmp_119_6 = mul i30 %tmp_118_0_cast, %tmp_114_6_cast

]]></Node>
<StgValue><ssdm name="tmp_119_6"/></StgValue>
</operation>

<operation id="998" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %tmp_121_6 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_6, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_6"/></StgValue>
</operation>

<operation id="999" st_id="103" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:14  %tmp_119_6_0_1 = mul i30 %tmp_118_0_0_1_cast, %tmp_114_6_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_6_0_1"/></StgValue>
</operation>

<operation id="1000" st_id="103" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:22  %tmp_119_6_0_2 = mul i30 %tmp_118_0_0_2_cast, %tmp_114_6_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_6_0_2"/></StgValue>
</operation>

<operation id="1001" st_id="103" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:29  %tmp_119_6_1 = mul i30 %tmp_118_0_1_cast, %tmp_114_6_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_6_1"/></StgValue>
</operation>

<operation id="1002" st_id="103" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:36  %tmp_119_6_1_1 = mul i30 %tmp_118_0_1_1_cast, %tmp_114_6_1_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_6_1_1"/></StgValue>
</operation>

<operation id="1003" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="30" op_0_bw="16">
<![CDATA[
:42  %tmp_114_6_1_2_cast = sext i16 %input_load_314 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_6_1_2_cast"/></StgValue>
</operation>

<operation id="1004" st_id="103" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:43  %tmp_119_6_1_2 = mul i30 %tmp_118_0_1_2_cast, %tmp_114_6_1_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_6_1_2"/></StgValue>
</operation>

<operation id="1005" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="30" op_0_bw="16">
<![CDATA[
:49  %tmp_114_6_2_cast = sext i16 %input_load_315 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_6_2_cast"/></StgValue>
</operation>

<operation id="1006" st_id="103" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:50  %tmp_119_6_2 = mul i30 %tmp_118_0_2_cast, %tmp_114_6_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_6_2"/></StgValue>
</operation>

<operation id="1007" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="16" op_0_bw="14">
<![CDATA[
:55  %input_load_316 = load i16* %input_addr_361, align 2

]]></Node>
<StgValue><ssdm name="input_load_316"/></StgValue>
</operation>

<operation id="1008" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="16" op_0_bw="14">
<![CDATA[
:62  %input_load_317 = load i16* %input_addr_362, align 2

]]></Node>
<StgValue><ssdm name="input_load_317"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="1009" st_id="104" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:14  %tmp_119_6_0_1 = mul i30 %tmp_118_0_0_1_cast, %tmp_114_6_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_6_0_1"/></StgValue>
</operation>

<operation id="1010" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:15  %tmp_121_6_0_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_6_0_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_6_0_1"/></StgValue>
</operation>

<operation id="1011" st_id="104" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:22  %tmp_119_6_0_2 = mul i30 %tmp_118_0_0_2_cast, %tmp_114_6_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_6_0_2"/></StgValue>
</operation>

<operation id="1012" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:23  %tmp_121_6_0_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_6_0_2, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_6_0_2"/></StgValue>
</operation>

<operation id="1013" st_id="104" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:29  %tmp_119_6_1 = mul i30 %tmp_118_0_1_cast, %tmp_114_6_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_6_1"/></StgValue>
</operation>

<operation id="1014" st_id="104" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:36  %tmp_119_6_1_1 = mul i30 %tmp_118_0_1_1_cast, %tmp_114_6_1_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_6_1_1"/></StgValue>
</operation>

<operation id="1015" st_id="104" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:43  %tmp_119_6_1_2 = mul i30 %tmp_118_0_1_2_cast, %tmp_114_6_1_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_6_1_2"/></StgValue>
</operation>

<operation id="1016" st_id="104" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:50  %tmp_119_6_2 = mul i30 %tmp_118_0_2_cast, %tmp_114_6_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_6_2"/></StgValue>
</operation>

<operation id="1017" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="30" op_0_bw="16">
<![CDATA[
:56  %tmp_114_6_2_1_cast = sext i16 %input_load_316 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_6_2_1_cast"/></StgValue>
</operation>

<operation id="1018" st_id="104" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:57  %tmp_119_6_2_1 = mul i30 %tmp_118_0_2_1_cast, %tmp_114_6_2_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_6_2_1"/></StgValue>
</operation>

<operation id="1019" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="30" op_0_bw="16">
<![CDATA[
:63  %tmp_114_6_2_2_cast = sext i16 %input_load_317 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_6_2_2_cast"/></StgValue>
</operation>

<operation id="1020" st_id="104" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:64  %tmp_119_6_2_2 = mul i30 %tmp_118_0_2_2_cast, %tmp_114_6_2_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_6_2_2"/></StgValue>
</operation>

<operation id="1021" st_id="104" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:66  %tmp51 = add i16 %bias_load, %tmp_121_6

]]></Node>
<StgValue><ssdm name="tmp51"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="1022" st_id="105" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:29  %tmp_119_6_1 = mul i30 %tmp_118_0_1_cast, %tmp_114_6_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_6_1"/></StgValue>
</operation>

<operation id="1023" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:30  %tmp_121_6_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_6_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_6_1"/></StgValue>
</operation>

<operation id="1024" st_id="105" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:36  %tmp_119_6_1_1 = mul i30 %tmp_118_0_1_1_cast, %tmp_114_6_1_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_6_1_1"/></StgValue>
</operation>

<operation id="1025" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:37  %tmp_121_6_1_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_6_1_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_6_1_1"/></StgValue>
</operation>

<operation id="1026" st_id="105" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:43  %tmp_119_6_1_2 = mul i30 %tmp_118_0_1_2_cast, %tmp_114_6_1_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_6_1_2"/></StgValue>
</operation>

<operation id="1027" st_id="105" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:50  %tmp_119_6_2 = mul i30 %tmp_118_0_2_cast, %tmp_114_6_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_6_2"/></StgValue>
</operation>

<operation id="1028" st_id="105" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:57  %tmp_119_6_2_1 = mul i30 %tmp_118_0_2_1_cast, %tmp_114_6_2_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_6_2_1"/></StgValue>
</operation>

<operation id="1029" st_id="105" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:64  %tmp_119_6_2_2 = mul i30 %tmp_118_0_2_2_cast, %tmp_114_6_2_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_6_2_2"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="1030" st_id="106" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:43  %tmp_119_6_1_2 = mul i30 %tmp_118_0_1_2_cast, %tmp_114_6_1_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_6_1_2"/></StgValue>
</operation>

<operation id="1031" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:44  %tmp_121_6_1_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_6_1_2, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_6_1_2"/></StgValue>
</operation>

<operation id="1032" st_id="106" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:50  %tmp_119_6_2 = mul i30 %tmp_118_0_2_cast, %tmp_114_6_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_6_2"/></StgValue>
</operation>

<operation id="1033" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:51  %tmp_121_6_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_6_2, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_6_2"/></StgValue>
</operation>

<operation id="1034" st_id="106" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:57  %tmp_119_6_2_1 = mul i30 %tmp_118_0_2_1_cast, %tmp_114_6_2_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_6_2_1"/></StgValue>
</operation>

<operation id="1035" st_id="106" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:64  %tmp_119_6_2_2 = mul i30 %tmp_118_0_2_2_cast, %tmp_114_6_2_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_6_2_2"/></StgValue>
</operation>

<operation id="1036" st_id="106" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:67  %tmp53 = add i16 %tmp_121_6_0_2, %tmp_121_6_1

]]></Node>
<StgValue><ssdm name="tmp53"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="1037" st_id="107" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:57  %tmp_119_6_2_1 = mul i30 %tmp_118_0_2_1_cast, %tmp_114_6_2_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_6_2_1"/></StgValue>
</operation>

<operation id="1038" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:58  %tmp_121_6_2_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_6_2_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_6_2_1"/></StgValue>
</operation>

<operation id="1039" st_id="107" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:64  %tmp_119_6_2_2 = mul i30 %tmp_118_0_2_2_cast, %tmp_114_6_2_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_6_2_2"/></StgValue>
</operation>

<operation id="1040" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:65  %tmp_121_6_2_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_6_2_2, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_6_2_2"/></StgValue>
</operation>

<operation id="1041" st_id="107" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:68  %tmp52 = add i16 %tmp53, %tmp_121_6_0_1

]]></Node>
<StgValue><ssdm name="tmp52"/></StgValue>
</operation>

<operation id="1042" st_id="107" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:70  %tmp55 = add i16 %tmp_121_6_1_1, %tmp_121_6_1_2

]]></Node>
<StgValue><ssdm name="tmp55"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="1043" st_id="108" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:69  %tmp50 = add i16 %tmp52, %tmp51

]]></Node>
<StgValue><ssdm name="tmp50"/></StgValue>
</operation>

<operation id="1044" st_id="108" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:71  %tmp57 = add i16 %tmp_121_6_2_1, %tmp_121_6_2_2

]]></Node>
<StgValue><ssdm name="tmp57"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="1045" st_id="109" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:72  %tmp56 = add i16 %tmp57, %tmp_121_6_2

]]></Node>
<StgValue><ssdm name="tmp56"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="1046" st_id="110" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:73  %tmp54 = add i16 %tmp56, %tmp55

]]></Node>
<StgValue><ssdm name="tmp54"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="1047" st_id="111" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:74  %buffer_6_6_2_2 = add i16 %tmp54, %tmp50

]]></Node>
<StgValue><ssdm name="buffer_6_6_2_2"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="1048" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="64" op_0_bw="17">
<![CDATA[
:76  %tmp_106_6 = zext i17 %tmp_105_6 to i64

]]></Node>
<StgValue><ssdm name="tmp_106_6"/></StgValue>
</operation>

<operation id="1049" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:77  %output_addr_193 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_106_6

]]></Node>
<StgValue><ssdm name="output_addr_193"/></StgValue>
</operation>

<operation id="1050" st_id="112" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:78  store i16 %buffer_6_6_2_2, i16* %output_addr_193, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1051" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="0" op_0_bw="0">
<![CDATA[
:80  br label %.preheader.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
