<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>ecore_hsi_eth.h source code [vpp_1804/build-root/build-vpp_debug-native/dpdk/dpdk-stable-18.02.1/drivers/net/qede/base/ecore_hsi_eth.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="E4XstormEthConnAgCtxDqExtLdPart,e4_eth_conn_context,e4_mstorm_eth_conn_ag_ctx,e4_tstorm_eth_conn_ag_ctx,e4_ustorm_eth_conn_ag_ctx,e4_xstorm_eth_conn_ag_ctx,e4_xstorm_eth_hw_conn_ag_ctx,e4_ystorm_eth_conn_ag_ctx,eth_error_code,eth_event_opcode,eth_filter_action,eth_filter_cmd,eth_filter_cmd_header,eth_filter_type,eth_ip_type,eth_ipv4_frag_type,eth_ramrod_cmd_id,eth_return_code,eth_tx_err,eth_tx_err_vals,eth_vport_rss_config,eth_vport_rss_mode,eth_vport_rx_mode,eth_vport_tpa_param,eth_vport_tx_mode,gft_cam_line,gft_cam_line_mapped,gft_cam_line_union,gft_filter_update_action,gft_profile_ip_version,gft_profile_key,gft_profile_tunnel_type,gft_profile_upper_protocol_type,gft_ram_line,gft_vlan_select,mstorm_eth_conn_st_ctx,pstorm_eth_conn_st_ctx,rx_add_openflow_filter_data,rx_create_gft_action_data,rx_create_openflow_action_data,rx_queue_start_ramrod_data,rx_queue_stop_ramrod_data,rx_queue_update_ramrod_data,rx_udp_filter_data,rx_update_gft_filter_data,tstorm_eth_conn_st_ctx,tx_queue_start_ramrod_data,tx_queue_stop_ramrod_data,tx_queue_update_ramrod_data,ustorm_eth_conn_st_ctx,vport_filter_update_ramrod_data,vport_start_ramrod_data,vport_stop_ramrod_data,vport_update_ramrod_data,vport_update_ramrod_data_cmn,vport_update_ramrod_mcast,xstorm_eth_conn_st_ctx,ystorm_eth_conn_st_ctx "/>
<link rel="stylesheet" href="../../../../../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'vpp_1804/build-root/build-vpp_debug-native/dpdk/dpdk-stable-18.02.1/drivers/net/qede/base/ecore_hsi_eth.h'; var root_path = '../../../../../../../../..'; var data_path = '../../../../../../../../../../data';</script>
<script src='../../../../../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../../../../..'>vpp_1804</a>/<a href='../../../../../../..'>build-root</a>/<a href='../../../../../..'>build-vpp_debug-native</a>/<a href='../../../../..'>dpdk</a>/<a href='../../../..'>dpdk-stable-18.02.1</a>/<a href='../../..'>drivers</a>/<a href='../..'>net</a>/<a href='..'>qede</a>/<a href='./'>base</a>/<a href='ecore_hsi_eth.h.html'>ecore_hsi_eth.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*</i></td></tr>
<tr><th id="2">2</th><td><i> * Copyright (c) 2016 QLogic Corporation.</i></td></tr>
<tr><th id="3">3</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="4">4</th><td><i> * www.qlogic.com</i></td></tr>
<tr><th id="5">5</th><td><i> *</i></td></tr>
<tr><th id="6">6</th><td><i> * See LICENSE.qede_pmd for copyright and licensing details.</i></td></tr>
<tr><th id="7">7</th><td><i> */</i></td></tr>
<tr><th id="8">8</th><td></td></tr>
<tr><th id="9">9</th><td><u>#<span data-ppcond="9">ifndef</span> <span class="macro" data-ref="_M/__ECORE_HSI_ETH__">__ECORE_HSI_ETH__</span></u></td></tr>
<tr><th id="10">10</th><td><u>#define <dfn class="macro" id="_M/__ECORE_HSI_ETH__" data-ref="_M/__ECORE_HSI_ETH__">__ECORE_HSI_ETH__</dfn></u></td></tr>
<tr><th id="11">11</th><td><i>/************************************************************************/</i></td></tr>
<tr><th id="12">12</th><td><i>/* Add include to common eth target for both eCore and protocol driver */</i></td></tr>
<tr><th id="13">13</th><td><i>/************************************************************************/</i></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="eth_common.h.html">"eth_common.h"</a></u></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><i>/*</i></td></tr>
<tr><th id="17">17</th><td><i> * The eth storm context for the Tstorm</i></td></tr>
<tr><th id="18">18</th><td><i> */</i></td></tr>
<tr><th id="19">19</th><td><b>struct</b> <dfn class="type def" id="tstorm_eth_conn_st_ctx" title='tstorm_eth_conn_st_ctx' data-ref="tstorm_eth_conn_st_ctx">tstorm_eth_conn_st_ctx</dfn> {</td></tr>
<tr><th id="20">20</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="tstorm_eth_conn_st_ctx::reserved" title='tstorm_eth_conn_st_ctx::reserved' data-ref="tstorm_eth_conn_st_ctx::reserved">reserved</dfn>[<var>4</var>];</td></tr>
<tr><th id="21">21</th><td>};</td></tr>
<tr><th id="22">22</th><td></td></tr>
<tr><th id="23">23</th><td><i>/*</i></td></tr>
<tr><th id="24">24</th><td><i> * The eth storm context for the Pstorm</i></td></tr>
<tr><th id="25">25</th><td><i> */</i></td></tr>
<tr><th id="26">26</th><td><b>struct</b> <dfn class="type def" id="pstorm_eth_conn_st_ctx" title='pstorm_eth_conn_st_ctx' data-ref="pstorm_eth_conn_st_ctx">pstorm_eth_conn_st_ctx</dfn> {</td></tr>
<tr><th id="27">27</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="pstorm_eth_conn_st_ctx::reserved" title='pstorm_eth_conn_st_ctx::reserved' data-ref="pstorm_eth_conn_st_ctx::reserved">reserved</dfn>[<var>8</var>];</td></tr>
<tr><th id="28">28</th><td>};</td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td><i>/*</i></td></tr>
<tr><th id="31">31</th><td><i> * The eth storm context for the Xstorm</i></td></tr>
<tr><th id="32">32</th><td><i> */</i></td></tr>
<tr><th id="33">33</th><td><b>struct</b> <dfn class="type def" id="xstorm_eth_conn_st_ctx" title='xstorm_eth_conn_st_ctx' data-ref="xstorm_eth_conn_st_ctx">xstorm_eth_conn_st_ctx</dfn> {</td></tr>
<tr><th id="34">34</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="xstorm_eth_conn_st_ctx::reserved" title='xstorm_eth_conn_st_ctx::reserved' data-ref="xstorm_eth_conn_st_ctx::reserved">reserved</dfn>[<var>60</var>];</td></tr>
<tr><th id="35">35</th><td>};</td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><b>struct</b> <dfn class="type def" id="e4_xstorm_eth_conn_ag_ctx" title='e4_xstorm_eth_conn_ag_ctx' data-ref="e4_xstorm_eth_conn_ag_ctx">e4_xstorm_eth_conn_ag_ctx</dfn> {</td></tr>
<tr><th id="38">38</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_xstorm_eth_conn_ag_ctx::reserved0" title='e4_xstorm_eth_conn_ag_ctx::reserved0' data-ref="e4_xstorm_eth_conn_ag_ctx::reserved0">reserved0</dfn> <i>/* cdu_validation */</i>;</td></tr>
<tr><th id="39">39</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_xstorm_eth_conn_ag_ctx::eth_state" title='e4_xstorm_eth_conn_ag_ctx::eth_state' data-ref="e4_xstorm_eth_conn_ag_ctx::eth_state">eth_state</dfn> <i>/* state */</i>;</td></tr>
<tr><th id="40">40</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_xstorm_eth_conn_ag_ctx::flags0" title='e4_xstorm_eth_conn_ag_ctx::flags0' data-ref="e4_xstorm_eth_conn_ag_ctx::flags0">flags0</dfn>;</td></tr>
<tr><th id="41">41</th><td><i>/* exist_in_qm0 */</i></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_EXIST_IN_QM0_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_EXIST_IN_QM0_MASK">E4_XSTORM_ETH_CONN_AG_CTX_EXIST_IN_QM0_MASK</dfn>            0x1</u></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_EXIST_IN_QM0_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_EXIST_IN_QM0_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_EXIST_IN_QM0_SHIFT</dfn>           0</u></td></tr>
<tr><th id="44">44</th><td><i>/* exist_in_qm1 */</i></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_RESERVED1_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_RESERVED1_MASK">E4_XSTORM_ETH_CONN_AG_CTX_RESERVED1_MASK</dfn>               0x1</u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_RESERVED1_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_RESERVED1_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_RESERVED1_SHIFT</dfn>              1</u></td></tr>
<tr><th id="47">47</th><td><i>/* exist_in_qm2 */</i></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_RESERVED2_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_RESERVED2_MASK">E4_XSTORM_ETH_CONN_AG_CTX_RESERVED2_MASK</dfn>               0x1</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_RESERVED2_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_RESERVED2_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_RESERVED2_SHIFT</dfn>              2</u></td></tr>
<tr><th id="50">50</th><td><i>/* exist_in_qm3 */</i></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_EXIST_IN_QM3_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_EXIST_IN_QM3_MASK">E4_XSTORM_ETH_CONN_AG_CTX_EXIST_IN_QM3_MASK</dfn>            0x1</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_EXIST_IN_QM3_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_EXIST_IN_QM3_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_EXIST_IN_QM3_SHIFT</dfn>           3</u></td></tr>
<tr><th id="53">53</th><td><i>/* bit4 */</i></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_RESERVED3_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_RESERVED3_MASK">E4_XSTORM_ETH_CONN_AG_CTX_RESERVED3_MASK</dfn>               0x1</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_RESERVED3_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_RESERVED3_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_RESERVED3_SHIFT</dfn>              4</u></td></tr>
<tr><th id="56">56</th><td><i>/* cf_array_active */</i></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_RESERVED4_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_RESERVED4_MASK">E4_XSTORM_ETH_CONN_AG_CTX_RESERVED4_MASK</dfn>               0x1</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_RESERVED4_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_RESERVED4_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_RESERVED4_SHIFT</dfn>              5</u></td></tr>
<tr><th id="59">59</th><td><i>/* bit6 */</i></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_RESERVED5_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_RESERVED5_MASK">E4_XSTORM_ETH_CONN_AG_CTX_RESERVED5_MASK</dfn>               0x1</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_RESERVED5_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_RESERVED5_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_RESERVED5_SHIFT</dfn>              6</u></td></tr>
<tr><th id="62">62</th><td><i>/* bit7 */</i></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_RESERVED6_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_RESERVED6_MASK">E4_XSTORM_ETH_CONN_AG_CTX_RESERVED6_MASK</dfn>               0x1</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_RESERVED6_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_RESERVED6_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_RESERVED6_SHIFT</dfn>              7</u></td></tr>
<tr><th id="65">65</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_xstorm_eth_conn_ag_ctx::flags1" title='e4_xstorm_eth_conn_ag_ctx::flags1' data-ref="e4_xstorm_eth_conn_ag_ctx::flags1">flags1</dfn>;</td></tr>
<tr><th id="66">66</th><td><i>/* bit8 */</i></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_RESERVED7_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_RESERVED7_MASK">E4_XSTORM_ETH_CONN_AG_CTX_RESERVED7_MASK</dfn>               0x1</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_RESERVED7_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_RESERVED7_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_RESERVED7_SHIFT</dfn>              0</u></td></tr>
<tr><th id="69">69</th><td><i>/* bit9 */</i></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_RESERVED8_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_RESERVED8_MASK">E4_XSTORM_ETH_CONN_AG_CTX_RESERVED8_MASK</dfn>               0x1</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_RESERVED8_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_RESERVED8_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_RESERVED8_SHIFT</dfn>              1</u></td></tr>
<tr><th id="72">72</th><td><i>/* bit10 */</i></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_RESERVED9_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_RESERVED9_MASK">E4_XSTORM_ETH_CONN_AG_CTX_RESERVED9_MASK</dfn>               0x1</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_RESERVED9_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_RESERVED9_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_RESERVED9_SHIFT</dfn>              2</u></td></tr>
<tr><th id="75">75</th><td><i>/* bit11 */</i></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_BIT11_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_BIT11_MASK">E4_XSTORM_ETH_CONN_AG_CTX_BIT11_MASK</dfn>                   0x1</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_BIT11_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_BIT11_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_BIT11_SHIFT</dfn>                  3</u></td></tr>
<tr><th id="78">78</th><td><i>/* bit12 */</i></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_BIT12_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_BIT12_MASK">E4_XSTORM_ETH_CONN_AG_CTX_BIT12_MASK</dfn>                   0x1</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_BIT12_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_BIT12_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_BIT12_SHIFT</dfn>                  4</u></td></tr>
<tr><th id="81">81</th><td><i>/* bit13 */</i></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_BIT13_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_BIT13_MASK">E4_XSTORM_ETH_CONN_AG_CTX_BIT13_MASK</dfn>                   0x1</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_BIT13_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_BIT13_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_BIT13_SHIFT</dfn>                  5</u></td></tr>
<tr><th id="84">84</th><td><i>/* bit14 */</i></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_TX_RULE_ACTIVE_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_TX_RULE_ACTIVE_MASK">E4_XSTORM_ETH_CONN_AG_CTX_TX_RULE_ACTIVE_MASK</dfn>          0x1</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_TX_RULE_ACTIVE_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_TX_RULE_ACTIVE_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_TX_RULE_ACTIVE_SHIFT</dfn>         6</u></td></tr>
<tr><th id="87">87</th><td><i>/* bit15 */</i></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_DQ_CF_ACTIVE_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_DQ_CF_ACTIVE_MASK">E4_XSTORM_ETH_CONN_AG_CTX_DQ_CF_ACTIVE_MASK</dfn>            0x1</u></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_DQ_CF_ACTIVE_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_DQ_CF_ACTIVE_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_DQ_CF_ACTIVE_SHIFT</dfn>           7</u></td></tr>
<tr><th id="90">90</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_xstorm_eth_conn_ag_ctx::flags2" title='e4_xstorm_eth_conn_ag_ctx::flags2' data-ref="e4_xstorm_eth_conn_ag_ctx::flags2">flags2</dfn>;</td></tr>
<tr><th id="91">91</th><td><i>/* timer0cf */</i></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF0_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF0_MASK">E4_XSTORM_ETH_CONN_AG_CTX_CF0_MASK</dfn>                     0x3</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF0_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF0_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_CF0_SHIFT</dfn>                    0</u></td></tr>
<tr><th id="94">94</th><td><i>/* timer1cf */</i></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF1_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF1_MASK">E4_XSTORM_ETH_CONN_AG_CTX_CF1_MASK</dfn>                     0x3</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF1_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF1_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_CF1_SHIFT</dfn>                    2</u></td></tr>
<tr><th id="97">97</th><td><i>/* timer2cf */</i></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF2_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF2_MASK">E4_XSTORM_ETH_CONN_AG_CTX_CF2_MASK</dfn>                     0x3</u></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF2_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF2_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_CF2_SHIFT</dfn>                    4</u></td></tr>
<tr><th id="100">100</th><td><i>/* timer_stop_all */</i></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF3_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF3_MASK">E4_XSTORM_ETH_CONN_AG_CTX_CF3_MASK</dfn>                     0x3</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF3_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF3_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_CF3_SHIFT</dfn>                    6</u></td></tr>
<tr><th id="103">103</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_xstorm_eth_conn_ag_ctx::flags3" title='e4_xstorm_eth_conn_ag_ctx::flags3' data-ref="e4_xstorm_eth_conn_ag_ctx::flags3">flags3</dfn>;</td></tr>
<tr><th id="104">104</th><td><i>/* cf4 */</i></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF4_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF4_MASK">E4_XSTORM_ETH_CONN_AG_CTX_CF4_MASK</dfn>                     0x3</u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF4_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF4_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_CF4_SHIFT</dfn>                    0</u></td></tr>
<tr><th id="107">107</th><td><i>/* cf5 */</i></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF5_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF5_MASK">E4_XSTORM_ETH_CONN_AG_CTX_CF5_MASK</dfn>                     0x3</u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF5_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF5_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_CF5_SHIFT</dfn>                    2</u></td></tr>
<tr><th id="110">110</th><td><i>/* cf6 */</i></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF6_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF6_MASK">E4_XSTORM_ETH_CONN_AG_CTX_CF6_MASK</dfn>                     0x3</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF6_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF6_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_CF6_SHIFT</dfn>                    4</u></td></tr>
<tr><th id="113">113</th><td><i>/* cf7 */</i></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF7_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF7_MASK">E4_XSTORM_ETH_CONN_AG_CTX_CF7_MASK</dfn>                     0x3</u></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF7_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF7_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_CF7_SHIFT</dfn>                    6</u></td></tr>
<tr><th id="116">116</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_xstorm_eth_conn_ag_ctx::flags4" title='e4_xstorm_eth_conn_ag_ctx::flags4' data-ref="e4_xstorm_eth_conn_ag_ctx::flags4">flags4</dfn>;</td></tr>
<tr><th id="117">117</th><td><i>/* cf8 */</i></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF8_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF8_MASK">E4_XSTORM_ETH_CONN_AG_CTX_CF8_MASK</dfn>                     0x3</u></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF8_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF8_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_CF8_SHIFT</dfn>                    0</u></td></tr>
<tr><th id="120">120</th><td><i>/* cf9 */</i></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF9_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF9_MASK">E4_XSTORM_ETH_CONN_AG_CTX_CF9_MASK</dfn>                     0x3</u></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF9_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF9_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_CF9_SHIFT</dfn>                    2</u></td></tr>
<tr><th id="123">123</th><td><i>/* cf10 */</i></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF10_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF10_MASK">E4_XSTORM_ETH_CONN_AG_CTX_CF10_MASK</dfn>                    0x3</u></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF10_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF10_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_CF10_SHIFT</dfn>                   4</u></td></tr>
<tr><th id="126">126</th><td><i>/* cf11 */</i></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF11_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF11_MASK">E4_XSTORM_ETH_CONN_AG_CTX_CF11_MASK</dfn>                    0x3</u></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF11_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF11_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_CF11_SHIFT</dfn>                   6</u></td></tr>
<tr><th id="129">129</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_xstorm_eth_conn_ag_ctx::flags5" title='e4_xstorm_eth_conn_ag_ctx::flags5' data-ref="e4_xstorm_eth_conn_ag_ctx::flags5">flags5</dfn>;</td></tr>
<tr><th id="130">130</th><td><i>/* cf12 */</i></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF12_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF12_MASK">E4_XSTORM_ETH_CONN_AG_CTX_CF12_MASK</dfn>                    0x3</u></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF12_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF12_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_CF12_SHIFT</dfn>                   0</u></td></tr>
<tr><th id="133">133</th><td><i>/* cf13 */</i></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF13_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF13_MASK">E4_XSTORM_ETH_CONN_AG_CTX_CF13_MASK</dfn>                    0x3</u></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF13_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF13_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_CF13_SHIFT</dfn>                   2</u></td></tr>
<tr><th id="136">136</th><td><i>/* cf14 */</i></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF14_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF14_MASK">E4_XSTORM_ETH_CONN_AG_CTX_CF14_MASK</dfn>                    0x3</u></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF14_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF14_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_CF14_SHIFT</dfn>                   4</u></td></tr>
<tr><th id="139">139</th><td><i>/* cf15 */</i></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF15_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF15_MASK">E4_XSTORM_ETH_CONN_AG_CTX_CF15_MASK</dfn>                    0x3</u></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF15_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF15_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_CF15_SHIFT</dfn>                   6</u></td></tr>
<tr><th id="142">142</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_xstorm_eth_conn_ag_ctx::flags6" title='e4_xstorm_eth_conn_ag_ctx::flags6' data-ref="e4_xstorm_eth_conn_ag_ctx::flags6">flags6</dfn>;</td></tr>
<tr><th id="143">143</th><td><i>/* cf16 */</i></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_GO_TO_BD_CONS_CF_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_GO_TO_BD_CONS_CF_MASK">E4_XSTORM_ETH_CONN_AG_CTX_GO_TO_BD_CONS_CF_MASK</dfn>        0x3</u></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_GO_TO_BD_CONS_CF_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_GO_TO_BD_CONS_CF_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_GO_TO_BD_CONS_CF_SHIFT</dfn>       0</u></td></tr>
<tr><th id="146">146</th><td><i>/* cf_array_cf */</i></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_MULTI_UNICAST_CF_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_MULTI_UNICAST_CF_MASK">E4_XSTORM_ETH_CONN_AG_CTX_MULTI_UNICAST_CF_MASK</dfn>        0x3</u></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_MULTI_UNICAST_CF_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_MULTI_UNICAST_CF_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_MULTI_UNICAST_CF_SHIFT</dfn>       2</u></td></tr>
<tr><th id="149">149</th><td><i>/* cf18 */</i></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_DQ_CF_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_DQ_CF_MASK">E4_XSTORM_ETH_CONN_AG_CTX_DQ_CF_MASK</dfn>                   0x3</u></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_DQ_CF_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_DQ_CF_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_DQ_CF_SHIFT</dfn>                  4</u></td></tr>
<tr><th id="152">152</th><td><i>/* cf19 */</i></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_TERMINATE_CF_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_TERMINATE_CF_MASK">E4_XSTORM_ETH_CONN_AG_CTX_TERMINATE_CF_MASK</dfn>            0x3</u></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_TERMINATE_CF_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_TERMINATE_CF_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_TERMINATE_CF_SHIFT</dfn>           6</u></td></tr>
<tr><th id="155">155</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_xstorm_eth_conn_ag_ctx::flags7" title='e4_xstorm_eth_conn_ag_ctx::flags7' data-ref="e4_xstorm_eth_conn_ag_ctx::flags7">flags7</dfn>;</td></tr>
<tr><th id="156">156</th><td><i>/* cf20 */</i></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_FLUSH_Q0_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_FLUSH_Q0_MASK">E4_XSTORM_ETH_CONN_AG_CTX_FLUSH_Q0_MASK</dfn>                0x3</u></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_FLUSH_Q0_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_FLUSH_Q0_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_FLUSH_Q0_SHIFT</dfn>               0</u></td></tr>
<tr><th id="159">159</th><td><i>/* cf21 */</i></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_RESERVED10_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_RESERVED10_MASK">E4_XSTORM_ETH_CONN_AG_CTX_RESERVED10_MASK</dfn>              0x3</u></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_RESERVED10_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_RESERVED10_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_RESERVED10_SHIFT</dfn>             2</u></td></tr>
<tr><th id="162">162</th><td><i>/* cf22 */</i></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_SLOW_PATH_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_SLOW_PATH_MASK">E4_XSTORM_ETH_CONN_AG_CTX_SLOW_PATH_MASK</dfn>               0x3</u></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_SLOW_PATH_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_SLOW_PATH_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_SLOW_PATH_SHIFT</dfn>              4</u></td></tr>
<tr><th id="165">165</th><td><i>/* cf0en */</i></td></tr>
<tr><th id="166">166</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF0EN_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF0EN_MASK">E4_XSTORM_ETH_CONN_AG_CTX_CF0EN_MASK</dfn>                   0x1</u></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF0EN_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF0EN_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_CF0EN_SHIFT</dfn>                  6</u></td></tr>
<tr><th id="168">168</th><td><i>/* cf1en */</i></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF1EN_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF1EN_MASK">E4_XSTORM_ETH_CONN_AG_CTX_CF1EN_MASK</dfn>                   0x1</u></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF1EN_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF1EN_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_CF1EN_SHIFT</dfn>                  7</u></td></tr>
<tr><th id="171">171</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_xstorm_eth_conn_ag_ctx::flags8" title='e4_xstorm_eth_conn_ag_ctx::flags8' data-ref="e4_xstorm_eth_conn_ag_ctx::flags8">flags8</dfn>;</td></tr>
<tr><th id="172">172</th><td><i>/* cf2en */</i></td></tr>
<tr><th id="173">173</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF2EN_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF2EN_MASK">E4_XSTORM_ETH_CONN_AG_CTX_CF2EN_MASK</dfn>                   0x1</u></td></tr>
<tr><th id="174">174</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF2EN_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF2EN_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_CF2EN_SHIFT</dfn>                  0</u></td></tr>
<tr><th id="175">175</th><td><i>/* cf3en */</i></td></tr>
<tr><th id="176">176</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF3EN_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF3EN_MASK">E4_XSTORM_ETH_CONN_AG_CTX_CF3EN_MASK</dfn>                   0x1</u></td></tr>
<tr><th id="177">177</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF3EN_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF3EN_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_CF3EN_SHIFT</dfn>                  1</u></td></tr>
<tr><th id="178">178</th><td><i>/* cf4en */</i></td></tr>
<tr><th id="179">179</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF4EN_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF4EN_MASK">E4_XSTORM_ETH_CONN_AG_CTX_CF4EN_MASK</dfn>                   0x1</u></td></tr>
<tr><th id="180">180</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF4EN_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF4EN_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_CF4EN_SHIFT</dfn>                  2</u></td></tr>
<tr><th id="181">181</th><td><i>/* cf5en */</i></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF5EN_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF5EN_MASK">E4_XSTORM_ETH_CONN_AG_CTX_CF5EN_MASK</dfn>                   0x1</u></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF5EN_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF5EN_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_CF5EN_SHIFT</dfn>                  3</u></td></tr>
<tr><th id="184">184</th><td><i>/* cf6en */</i></td></tr>
<tr><th id="185">185</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF6EN_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF6EN_MASK">E4_XSTORM_ETH_CONN_AG_CTX_CF6EN_MASK</dfn>                   0x1</u></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF6EN_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF6EN_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_CF6EN_SHIFT</dfn>                  4</u></td></tr>
<tr><th id="187">187</th><td><i>/* cf7en */</i></td></tr>
<tr><th id="188">188</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF7EN_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF7EN_MASK">E4_XSTORM_ETH_CONN_AG_CTX_CF7EN_MASK</dfn>                   0x1</u></td></tr>
<tr><th id="189">189</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF7EN_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF7EN_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_CF7EN_SHIFT</dfn>                  5</u></td></tr>
<tr><th id="190">190</th><td><i>/* cf8en */</i></td></tr>
<tr><th id="191">191</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF8EN_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF8EN_MASK">E4_XSTORM_ETH_CONN_AG_CTX_CF8EN_MASK</dfn>                   0x1</u></td></tr>
<tr><th id="192">192</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF8EN_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF8EN_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_CF8EN_SHIFT</dfn>                  6</u></td></tr>
<tr><th id="193">193</th><td><i>/* cf9en */</i></td></tr>
<tr><th id="194">194</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF9EN_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF9EN_MASK">E4_XSTORM_ETH_CONN_AG_CTX_CF9EN_MASK</dfn>                   0x1</u></td></tr>
<tr><th id="195">195</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF9EN_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF9EN_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_CF9EN_SHIFT</dfn>                  7</u></td></tr>
<tr><th id="196">196</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_xstorm_eth_conn_ag_ctx::flags9" title='e4_xstorm_eth_conn_ag_ctx::flags9' data-ref="e4_xstorm_eth_conn_ag_ctx::flags9">flags9</dfn>;</td></tr>
<tr><th id="197">197</th><td><i>/* cf10en */</i></td></tr>
<tr><th id="198">198</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF10EN_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF10EN_MASK">E4_XSTORM_ETH_CONN_AG_CTX_CF10EN_MASK</dfn>                  0x1</u></td></tr>
<tr><th id="199">199</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF10EN_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF10EN_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_CF10EN_SHIFT</dfn>                 0</u></td></tr>
<tr><th id="200">200</th><td><i>/* cf11en */</i></td></tr>
<tr><th id="201">201</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF11EN_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF11EN_MASK">E4_XSTORM_ETH_CONN_AG_CTX_CF11EN_MASK</dfn>                  0x1</u></td></tr>
<tr><th id="202">202</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF11EN_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF11EN_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_CF11EN_SHIFT</dfn>                 1</u></td></tr>
<tr><th id="203">203</th><td><i>/* cf12en */</i></td></tr>
<tr><th id="204">204</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF12EN_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF12EN_MASK">E4_XSTORM_ETH_CONN_AG_CTX_CF12EN_MASK</dfn>                  0x1</u></td></tr>
<tr><th id="205">205</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF12EN_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF12EN_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_CF12EN_SHIFT</dfn>                 2</u></td></tr>
<tr><th id="206">206</th><td><i>/* cf13en */</i></td></tr>
<tr><th id="207">207</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF13EN_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF13EN_MASK">E4_XSTORM_ETH_CONN_AG_CTX_CF13EN_MASK</dfn>                  0x1</u></td></tr>
<tr><th id="208">208</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF13EN_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF13EN_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_CF13EN_SHIFT</dfn>                 3</u></td></tr>
<tr><th id="209">209</th><td><i>/* cf14en */</i></td></tr>
<tr><th id="210">210</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF14EN_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF14EN_MASK">E4_XSTORM_ETH_CONN_AG_CTX_CF14EN_MASK</dfn>                  0x1</u></td></tr>
<tr><th id="211">211</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF14EN_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF14EN_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_CF14EN_SHIFT</dfn>                 4</u></td></tr>
<tr><th id="212">212</th><td><i>/* cf15en */</i></td></tr>
<tr><th id="213">213</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF15EN_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF15EN_MASK">E4_XSTORM_ETH_CONN_AG_CTX_CF15EN_MASK</dfn>                  0x1</u></td></tr>
<tr><th id="214">214</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF15EN_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_CF15EN_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_CF15EN_SHIFT</dfn>                 5</u></td></tr>
<tr><th id="215">215</th><td><i>/* cf16en */</i></td></tr>
<tr><th id="216">216</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_GO_TO_BD_CONS_CF_EN_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_GO_TO_BD_CONS_CF_EN_MASK">E4_XSTORM_ETH_CONN_AG_CTX_GO_TO_BD_CONS_CF_EN_MASK</dfn>     0x1</u></td></tr>
<tr><th id="217">217</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_GO_TO_BD_CONS_CF_EN_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_GO_TO_BD_CONS_CF_EN_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_GO_TO_BD_CONS_CF_EN_SHIFT</dfn>    6</u></td></tr>
<tr><th id="218">218</th><td><i>/* cf_array_cf_en */</i></td></tr>
<tr><th id="219">219</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_MULTI_UNICAST_CF_EN_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_MULTI_UNICAST_CF_EN_MASK">E4_XSTORM_ETH_CONN_AG_CTX_MULTI_UNICAST_CF_EN_MASK</dfn>     0x1</u></td></tr>
<tr><th id="220">220</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_MULTI_UNICAST_CF_EN_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_MULTI_UNICAST_CF_EN_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_MULTI_UNICAST_CF_EN_SHIFT</dfn>    7</u></td></tr>
<tr><th id="221">221</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_xstorm_eth_conn_ag_ctx::flags10" title='e4_xstorm_eth_conn_ag_ctx::flags10' data-ref="e4_xstorm_eth_conn_ag_ctx::flags10">flags10</dfn>;</td></tr>
<tr><th id="222">222</th><td><i>/* cf18en */</i></td></tr>
<tr><th id="223">223</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_DQ_CF_EN_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_DQ_CF_EN_MASK">E4_XSTORM_ETH_CONN_AG_CTX_DQ_CF_EN_MASK</dfn>                0x1</u></td></tr>
<tr><th id="224">224</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_DQ_CF_EN_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_DQ_CF_EN_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_DQ_CF_EN_SHIFT</dfn>               0</u></td></tr>
<tr><th id="225">225</th><td><i>/* cf19en */</i></td></tr>
<tr><th id="226">226</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_TERMINATE_CF_EN_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_TERMINATE_CF_EN_MASK">E4_XSTORM_ETH_CONN_AG_CTX_TERMINATE_CF_EN_MASK</dfn>         0x1</u></td></tr>
<tr><th id="227">227</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_TERMINATE_CF_EN_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_TERMINATE_CF_EN_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_TERMINATE_CF_EN_SHIFT</dfn>        1</u></td></tr>
<tr><th id="228">228</th><td><i>/* cf20en */</i></td></tr>
<tr><th id="229">229</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_FLUSH_Q0_EN_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_FLUSH_Q0_EN_MASK">E4_XSTORM_ETH_CONN_AG_CTX_FLUSH_Q0_EN_MASK</dfn>             0x1</u></td></tr>
<tr><th id="230">230</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_FLUSH_Q0_EN_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_FLUSH_Q0_EN_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_FLUSH_Q0_EN_SHIFT</dfn>            2</u></td></tr>
<tr><th id="231">231</th><td><i>/* cf21en */</i></td></tr>
<tr><th id="232">232</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_RESERVED11_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_RESERVED11_MASK">E4_XSTORM_ETH_CONN_AG_CTX_RESERVED11_MASK</dfn>              0x1</u></td></tr>
<tr><th id="233">233</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_RESERVED11_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_RESERVED11_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_RESERVED11_SHIFT</dfn>             3</u></td></tr>
<tr><th id="234">234</th><td><i>/* cf22en */</i></td></tr>
<tr><th id="235">235</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_SLOW_PATH_EN_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_SLOW_PATH_EN_MASK">E4_XSTORM_ETH_CONN_AG_CTX_SLOW_PATH_EN_MASK</dfn>            0x1</u></td></tr>
<tr><th id="236">236</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_SLOW_PATH_EN_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_SLOW_PATH_EN_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_SLOW_PATH_EN_SHIFT</dfn>           4</u></td></tr>
<tr><th id="237">237</th><td><i>/* cf23en */</i></td></tr>
<tr><th id="238">238</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_TPH_ENABLE_EN_RESERVED_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_TPH_ENABLE_EN_RESERVED_MASK">E4_XSTORM_ETH_CONN_AG_CTX_TPH_ENABLE_EN_RESERVED_MASK</dfn>  0x1</u></td></tr>
<tr><th id="239">239</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_TPH_ENABLE_EN_RESERVED_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_TPH_ENABLE_EN_RESERVED_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_TPH_ENABLE_EN_RESERVED_SHIFT</dfn> 5</u></td></tr>
<tr><th id="240">240</th><td><i>/* rule0en */</i></td></tr>
<tr><th id="241">241</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_RESERVED12_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_RESERVED12_MASK">E4_XSTORM_ETH_CONN_AG_CTX_RESERVED12_MASK</dfn>              0x1</u></td></tr>
<tr><th id="242">242</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_RESERVED12_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_RESERVED12_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_RESERVED12_SHIFT</dfn>             6</u></td></tr>
<tr><th id="243">243</th><td><i>/* rule1en */</i></td></tr>
<tr><th id="244">244</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_RESERVED13_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_RESERVED13_MASK">E4_XSTORM_ETH_CONN_AG_CTX_RESERVED13_MASK</dfn>              0x1</u></td></tr>
<tr><th id="245">245</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_RESERVED13_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_RESERVED13_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_RESERVED13_SHIFT</dfn>             7</u></td></tr>
<tr><th id="246">246</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_xstorm_eth_conn_ag_ctx::flags11" title='e4_xstorm_eth_conn_ag_ctx::flags11' data-ref="e4_xstorm_eth_conn_ag_ctx::flags11">flags11</dfn>;</td></tr>
<tr><th id="247">247</th><td><i>/* rule2en */</i></td></tr>
<tr><th id="248">248</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_RESERVED14_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_RESERVED14_MASK">E4_XSTORM_ETH_CONN_AG_CTX_RESERVED14_MASK</dfn>              0x1</u></td></tr>
<tr><th id="249">249</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_RESERVED14_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_RESERVED14_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_RESERVED14_SHIFT</dfn>             0</u></td></tr>
<tr><th id="250">250</th><td><i>/* rule3en */</i></td></tr>
<tr><th id="251">251</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_RESERVED15_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_RESERVED15_MASK">E4_XSTORM_ETH_CONN_AG_CTX_RESERVED15_MASK</dfn>              0x1</u></td></tr>
<tr><th id="252">252</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_RESERVED15_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_RESERVED15_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_RESERVED15_SHIFT</dfn>             1</u></td></tr>
<tr><th id="253">253</th><td><i>/* rule4en */</i></td></tr>
<tr><th id="254">254</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_TX_DEC_RULE_EN_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_TX_DEC_RULE_EN_MASK">E4_XSTORM_ETH_CONN_AG_CTX_TX_DEC_RULE_EN_MASK</dfn>          0x1</u></td></tr>
<tr><th id="255">255</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_TX_DEC_RULE_EN_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_TX_DEC_RULE_EN_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_TX_DEC_RULE_EN_SHIFT</dfn>         2</u></td></tr>
<tr><th id="256">256</th><td><i>/* rule5en */</i></td></tr>
<tr><th id="257">257</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_RULE5EN_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_RULE5EN_MASK">E4_XSTORM_ETH_CONN_AG_CTX_RULE5EN_MASK</dfn>                 0x1</u></td></tr>
<tr><th id="258">258</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_RULE5EN_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_RULE5EN_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_RULE5EN_SHIFT</dfn>                3</u></td></tr>
<tr><th id="259">259</th><td><i>/* rule6en */</i></td></tr>
<tr><th id="260">260</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_RULE6EN_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_RULE6EN_MASK">E4_XSTORM_ETH_CONN_AG_CTX_RULE6EN_MASK</dfn>                 0x1</u></td></tr>
<tr><th id="261">261</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_RULE6EN_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_RULE6EN_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_RULE6EN_SHIFT</dfn>                4</u></td></tr>
<tr><th id="262">262</th><td><i>/* rule7en */</i></td></tr>
<tr><th id="263">263</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_RULE7EN_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_RULE7EN_MASK">E4_XSTORM_ETH_CONN_AG_CTX_RULE7EN_MASK</dfn>                 0x1</u></td></tr>
<tr><th id="264">264</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_RULE7EN_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_RULE7EN_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_RULE7EN_SHIFT</dfn>                5</u></td></tr>
<tr><th id="265">265</th><td><i>/* rule8en */</i></td></tr>
<tr><th id="266">266</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_A0_RESERVED1_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_A0_RESERVED1_MASK">E4_XSTORM_ETH_CONN_AG_CTX_A0_RESERVED1_MASK</dfn>            0x1</u></td></tr>
<tr><th id="267">267</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_A0_RESERVED1_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_A0_RESERVED1_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_A0_RESERVED1_SHIFT</dfn>           6</u></td></tr>
<tr><th id="268">268</th><td><i>/* rule9en */</i></td></tr>
<tr><th id="269">269</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_RULE9EN_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_RULE9EN_MASK">E4_XSTORM_ETH_CONN_AG_CTX_RULE9EN_MASK</dfn>                 0x1</u></td></tr>
<tr><th id="270">270</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_RULE9EN_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_RULE9EN_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_RULE9EN_SHIFT</dfn>                7</u></td></tr>
<tr><th id="271">271</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_xstorm_eth_conn_ag_ctx::flags12" title='e4_xstorm_eth_conn_ag_ctx::flags12' data-ref="e4_xstorm_eth_conn_ag_ctx::flags12">flags12</dfn>;</td></tr>
<tr><th id="272">272</th><td><i>/* rule10en */</i></td></tr>
<tr><th id="273">273</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_RULE10EN_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_RULE10EN_MASK">E4_XSTORM_ETH_CONN_AG_CTX_RULE10EN_MASK</dfn>                0x1</u></td></tr>
<tr><th id="274">274</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_RULE10EN_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_RULE10EN_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_RULE10EN_SHIFT</dfn>               0</u></td></tr>
<tr><th id="275">275</th><td><i>/* rule11en */</i></td></tr>
<tr><th id="276">276</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_RULE11EN_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_RULE11EN_MASK">E4_XSTORM_ETH_CONN_AG_CTX_RULE11EN_MASK</dfn>                0x1</u></td></tr>
<tr><th id="277">277</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_RULE11EN_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_RULE11EN_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_RULE11EN_SHIFT</dfn>               1</u></td></tr>
<tr><th id="278">278</th><td><i>/* rule12en */</i></td></tr>
<tr><th id="279">279</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_A0_RESERVED2_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_A0_RESERVED2_MASK">E4_XSTORM_ETH_CONN_AG_CTX_A0_RESERVED2_MASK</dfn>            0x1</u></td></tr>
<tr><th id="280">280</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_A0_RESERVED2_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_A0_RESERVED2_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_A0_RESERVED2_SHIFT</dfn>           2</u></td></tr>
<tr><th id="281">281</th><td><i>/* rule13en */</i></td></tr>
<tr><th id="282">282</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_A0_RESERVED3_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_A0_RESERVED3_MASK">E4_XSTORM_ETH_CONN_AG_CTX_A0_RESERVED3_MASK</dfn>            0x1</u></td></tr>
<tr><th id="283">283</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_A0_RESERVED3_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_A0_RESERVED3_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_A0_RESERVED3_SHIFT</dfn>           3</u></td></tr>
<tr><th id="284">284</th><td><i>/* rule14en */</i></td></tr>
<tr><th id="285">285</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_RULE14EN_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_RULE14EN_MASK">E4_XSTORM_ETH_CONN_AG_CTX_RULE14EN_MASK</dfn>                0x1</u></td></tr>
<tr><th id="286">286</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_RULE14EN_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_RULE14EN_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_RULE14EN_SHIFT</dfn>               4</u></td></tr>
<tr><th id="287">287</th><td><i>/* rule15en */</i></td></tr>
<tr><th id="288">288</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_RULE15EN_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_RULE15EN_MASK">E4_XSTORM_ETH_CONN_AG_CTX_RULE15EN_MASK</dfn>                0x1</u></td></tr>
<tr><th id="289">289</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_RULE15EN_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_RULE15EN_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_RULE15EN_SHIFT</dfn>               5</u></td></tr>
<tr><th id="290">290</th><td><i>/* rule16en */</i></td></tr>
<tr><th id="291">291</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_RULE16EN_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_RULE16EN_MASK">E4_XSTORM_ETH_CONN_AG_CTX_RULE16EN_MASK</dfn>                0x1</u></td></tr>
<tr><th id="292">292</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_RULE16EN_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_RULE16EN_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_RULE16EN_SHIFT</dfn>               6</u></td></tr>
<tr><th id="293">293</th><td><i>/* rule17en */</i></td></tr>
<tr><th id="294">294</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_RULE17EN_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_RULE17EN_MASK">E4_XSTORM_ETH_CONN_AG_CTX_RULE17EN_MASK</dfn>                0x1</u></td></tr>
<tr><th id="295">295</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_RULE17EN_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_RULE17EN_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_RULE17EN_SHIFT</dfn>               7</u></td></tr>
<tr><th id="296">296</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_xstorm_eth_conn_ag_ctx::flags13" title='e4_xstorm_eth_conn_ag_ctx::flags13' data-ref="e4_xstorm_eth_conn_ag_ctx::flags13">flags13</dfn>;</td></tr>
<tr><th id="297">297</th><td><i>/* rule18en */</i></td></tr>
<tr><th id="298">298</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_RULE18EN_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_RULE18EN_MASK">E4_XSTORM_ETH_CONN_AG_CTX_RULE18EN_MASK</dfn>                0x1</u></td></tr>
<tr><th id="299">299</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_RULE18EN_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_RULE18EN_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_RULE18EN_SHIFT</dfn>               0</u></td></tr>
<tr><th id="300">300</th><td><i>/* rule19en */</i></td></tr>
<tr><th id="301">301</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_RULE19EN_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_RULE19EN_MASK">E4_XSTORM_ETH_CONN_AG_CTX_RULE19EN_MASK</dfn>                0x1</u></td></tr>
<tr><th id="302">302</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_RULE19EN_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_RULE19EN_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_RULE19EN_SHIFT</dfn>               1</u></td></tr>
<tr><th id="303">303</th><td><i>/* rule20en */</i></td></tr>
<tr><th id="304">304</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_A0_RESERVED4_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_A0_RESERVED4_MASK">E4_XSTORM_ETH_CONN_AG_CTX_A0_RESERVED4_MASK</dfn>            0x1</u></td></tr>
<tr><th id="305">305</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_A0_RESERVED4_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_A0_RESERVED4_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_A0_RESERVED4_SHIFT</dfn>           2</u></td></tr>
<tr><th id="306">306</th><td><i>/* rule21en */</i></td></tr>
<tr><th id="307">307</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_A0_RESERVED5_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_A0_RESERVED5_MASK">E4_XSTORM_ETH_CONN_AG_CTX_A0_RESERVED5_MASK</dfn>            0x1</u></td></tr>
<tr><th id="308">308</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_A0_RESERVED5_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_A0_RESERVED5_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_A0_RESERVED5_SHIFT</dfn>           3</u></td></tr>
<tr><th id="309">309</th><td><i>/* rule22en */</i></td></tr>
<tr><th id="310">310</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_A0_RESERVED6_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_A0_RESERVED6_MASK">E4_XSTORM_ETH_CONN_AG_CTX_A0_RESERVED6_MASK</dfn>            0x1</u></td></tr>
<tr><th id="311">311</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_A0_RESERVED6_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_A0_RESERVED6_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_A0_RESERVED6_SHIFT</dfn>           4</u></td></tr>
<tr><th id="312">312</th><td><i>/* rule23en */</i></td></tr>
<tr><th id="313">313</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_A0_RESERVED7_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_A0_RESERVED7_MASK">E4_XSTORM_ETH_CONN_AG_CTX_A0_RESERVED7_MASK</dfn>            0x1</u></td></tr>
<tr><th id="314">314</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_A0_RESERVED7_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_A0_RESERVED7_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_A0_RESERVED7_SHIFT</dfn>           5</u></td></tr>
<tr><th id="315">315</th><td><i>/* rule24en */</i></td></tr>
<tr><th id="316">316</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_A0_RESERVED8_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_A0_RESERVED8_MASK">E4_XSTORM_ETH_CONN_AG_CTX_A0_RESERVED8_MASK</dfn>            0x1</u></td></tr>
<tr><th id="317">317</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_A0_RESERVED8_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_A0_RESERVED8_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_A0_RESERVED8_SHIFT</dfn>           6</u></td></tr>
<tr><th id="318">318</th><td><i>/* rule25en */</i></td></tr>
<tr><th id="319">319</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_A0_RESERVED9_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_A0_RESERVED9_MASK">E4_XSTORM_ETH_CONN_AG_CTX_A0_RESERVED9_MASK</dfn>            0x1</u></td></tr>
<tr><th id="320">320</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_A0_RESERVED9_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_A0_RESERVED9_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_A0_RESERVED9_SHIFT</dfn>           7</u></td></tr>
<tr><th id="321">321</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_xstorm_eth_conn_ag_ctx::flags14" title='e4_xstorm_eth_conn_ag_ctx::flags14' data-ref="e4_xstorm_eth_conn_ag_ctx::flags14">flags14</dfn>;</td></tr>
<tr><th id="322">322</th><td><i>/* bit16 */</i></td></tr>
<tr><th id="323">323</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_EDPM_USE_EXT_HDR_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_EDPM_USE_EXT_HDR_MASK">E4_XSTORM_ETH_CONN_AG_CTX_EDPM_USE_EXT_HDR_MASK</dfn>        0x1</u></td></tr>
<tr><th id="324">324</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_EDPM_USE_EXT_HDR_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_EDPM_USE_EXT_HDR_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_EDPM_USE_EXT_HDR_SHIFT</dfn>       0</u></td></tr>
<tr><th id="325">325</th><td><i>/* bit17 */</i></td></tr>
<tr><th id="326">326</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_EDPM_SEND_RAW_L3L4_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_EDPM_SEND_RAW_L3L4_MASK">E4_XSTORM_ETH_CONN_AG_CTX_EDPM_SEND_RAW_L3L4_MASK</dfn>      0x1</u></td></tr>
<tr><th id="327">327</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_EDPM_SEND_RAW_L3L4_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_EDPM_SEND_RAW_L3L4_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_EDPM_SEND_RAW_L3L4_SHIFT</dfn>     1</u></td></tr>
<tr><th id="328">328</th><td><i>/* bit18 */</i></td></tr>
<tr><th id="329">329</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_EDPM_INBAND_PROP_HDR_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_EDPM_INBAND_PROP_HDR_MASK">E4_XSTORM_ETH_CONN_AG_CTX_EDPM_INBAND_PROP_HDR_MASK</dfn>    0x1</u></td></tr>
<tr><th id="330">330</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_EDPM_INBAND_PROP_HDR_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_EDPM_INBAND_PROP_HDR_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_EDPM_INBAND_PROP_HDR_SHIFT</dfn>   2</u></td></tr>
<tr><th id="331">331</th><td><i>/* bit19 */</i></td></tr>
<tr><th id="332">332</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_EDPM_SEND_EXT_TUNNEL_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_EDPM_SEND_EXT_TUNNEL_MASK">E4_XSTORM_ETH_CONN_AG_CTX_EDPM_SEND_EXT_TUNNEL_MASK</dfn>    0x1</u></td></tr>
<tr><th id="333">333</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_EDPM_SEND_EXT_TUNNEL_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_EDPM_SEND_EXT_TUNNEL_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_EDPM_SEND_EXT_TUNNEL_SHIFT</dfn>   3</u></td></tr>
<tr><th id="334">334</th><td><i>/* bit20 */</i></td></tr>
<tr><th id="335">335</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_L2_EDPM_ENABLE_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_L2_EDPM_ENABLE_MASK">E4_XSTORM_ETH_CONN_AG_CTX_L2_EDPM_ENABLE_MASK</dfn>          0x1</u></td></tr>
<tr><th id="336">336</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_L2_EDPM_ENABLE_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_L2_EDPM_ENABLE_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_L2_EDPM_ENABLE_SHIFT</dfn>         4</u></td></tr>
<tr><th id="337">337</th><td><i>/* bit21 */</i></td></tr>
<tr><th id="338">338</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_ROCE_EDPM_ENABLE_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_ROCE_EDPM_ENABLE_MASK">E4_XSTORM_ETH_CONN_AG_CTX_ROCE_EDPM_ENABLE_MASK</dfn>        0x1</u></td></tr>
<tr><th id="339">339</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_ROCE_EDPM_ENABLE_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_ROCE_EDPM_ENABLE_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_ROCE_EDPM_ENABLE_SHIFT</dfn>       5</u></td></tr>
<tr><th id="340">340</th><td><i>/* cf23 */</i></td></tr>
<tr><th id="341">341</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_TPH_ENABLE_MASK" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_TPH_ENABLE_MASK">E4_XSTORM_ETH_CONN_AG_CTX_TPH_ENABLE_MASK</dfn>              0x3</u></td></tr>
<tr><th id="342">342</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_CONN_AG_CTX_TPH_ENABLE_SHIFT" data-ref="_M/E4_XSTORM_ETH_CONN_AG_CTX_TPH_ENABLE_SHIFT">E4_XSTORM_ETH_CONN_AG_CTX_TPH_ENABLE_SHIFT</dfn>             6</u></td></tr>
<tr><th id="343">343</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_xstorm_eth_conn_ag_ctx::edpm_event_id" title='e4_xstorm_eth_conn_ag_ctx::edpm_event_id' data-ref="e4_xstorm_eth_conn_ag_ctx::edpm_event_id">edpm_event_id</dfn> <i>/* byte2 */</i>;</td></tr>
<tr><th id="344">344</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="e4_xstorm_eth_conn_ag_ctx::physical_q0" title='e4_xstorm_eth_conn_ag_ctx::physical_q0' data-ref="e4_xstorm_eth_conn_ag_ctx::physical_q0">physical_q0</dfn> <i>/* physical_q0 */</i>;</td></tr>
<tr><th id="345">345</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="e4_xstorm_eth_conn_ag_ctx::e5_reserved1" title='e4_xstorm_eth_conn_ag_ctx::e5_reserved1' data-ref="e4_xstorm_eth_conn_ag_ctx::e5_reserved1">e5_reserved1</dfn> <i>/* physical_q1 */</i>;</td></tr>
<tr><th id="346">346</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="e4_xstorm_eth_conn_ag_ctx::edpm_num_bds" title='e4_xstorm_eth_conn_ag_ctx::edpm_num_bds' data-ref="e4_xstorm_eth_conn_ag_ctx::edpm_num_bds">edpm_num_bds</dfn> <i>/* physical_q2 */</i>;</td></tr>
<tr><th id="347">347</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="e4_xstorm_eth_conn_ag_ctx::tx_bd_cons" title='e4_xstorm_eth_conn_ag_ctx::tx_bd_cons' data-ref="e4_xstorm_eth_conn_ag_ctx::tx_bd_cons">tx_bd_cons</dfn> <i>/* word3 */</i>;</td></tr>
<tr><th id="348">348</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="e4_xstorm_eth_conn_ag_ctx::tx_bd_prod" title='e4_xstorm_eth_conn_ag_ctx::tx_bd_prod' data-ref="e4_xstorm_eth_conn_ag_ctx::tx_bd_prod">tx_bd_prod</dfn> <i>/* word4 */</i>;</td></tr>
<tr><th id="349">349</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="e4_xstorm_eth_conn_ag_ctx::tx_class" title='e4_xstorm_eth_conn_ag_ctx::tx_class' data-ref="e4_xstorm_eth_conn_ag_ctx::tx_class">tx_class</dfn> <i>/* word5 */</i>;</td></tr>
<tr><th id="350">350</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="e4_xstorm_eth_conn_ag_ctx::conn_dpi" title='e4_xstorm_eth_conn_ag_ctx::conn_dpi' data-ref="e4_xstorm_eth_conn_ag_ctx::conn_dpi">conn_dpi</dfn> <i>/* conn_dpi */</i>;</td></tr>
<tr><th id="351">351</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_xstorm_eth_conn_ag_ctx::byte3" title='e4_xstorm_eth_conn_ag_ctx::byte3' data-ref="e4_xstorm_eth_conn_ag_ctx::byte3">byte3</dfn> <i>/* byte3 */</i>;</td></tr>
<tr><th id="352">352</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_xstorm_eth_conn_ag_ctx::byte4" title='e4_xstorm_eth_conn_ag_ctx::byte4' data-ref="e4_xstorm_eth_conn_ag_ctx::byte4">byte4</dfn> <i>/* byte4 */</i>;</td></tr>
<tr><th id="353">353</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_xstorm_eth_conn_ag_ctx::byte5" title='e4_xstorm_eth_conn_ag_ctx::byte5' data-ref="e4_xstorm_eth_conn_ag_ctx::byte5">byte5</dfn> <i>/* byte5 */</i>;</td></tr>
<tr><th id="354">354</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_xstorm_eth_conn_ag_ctx::byte6" title='e4_xstorm_eth_conn_ag_ctx::byte6' data-ref="e4_xstorm_eth_conn_ag_ctx::byte6">byte6</dfn> <i>/* byte6 */</i>;</td></tr>
<tr><th id="355">355</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e4_xstorm_eth_conn_ag_ctx::reg0" title='e4_xstorm_eth_conn_ag_ctx::reg0' data-ref="e4_xstorm_eth_conn_ag_ctx::reg0">reg0</dfn> <i>/* reg0 */</i>;</td></tr>
<tr><th id="356">356</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e4_xstorm_eth_conn_ag_ctx::reg1" title='e4_xstorm_eth_conn_ag_ctx::reg1' data-ref="e4_xstorm_eth_conn_ag_ctx::reg1">reg1</dfn> <i>/* reg1 */</i>;</td></tr>
<tr><th id="357">357</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e4_xstorm_eth_conn_ag_ctx::reg2" title='e4_xstorm_eth_conn_ag_ctx::reg2' data-ref="e4_xstorm_eth_conn_ag_ctx::reg2">reg2</dfn> <i>/* reg2 */</i>;</td></tr>
<tr><th id="358">358</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e4_xstorm_eth_conn_ag_ctx::reg3" title='e4_xstorm_eth_conn_ag_ctx::reg3' data-ref="e4_xstorm_eth_conn_ag_ctx::reg3">reg3</dfn> <i>/* reg3 */</i>;</td></tr>
<tr><th id="359">359</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e4_xstorm_eth_conn_ag_ctx::reg4" title='e4_xstorm_eth_conn_ag_ctx::reg4' data-ref="e4_xstorm_eth_conn_ag_ctx::reg4">reg4</dfn> <i>/* reg4 */</i>;</td></tr>
<tr><th id="360">360</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e4_xstorm_eth_conn_ag_ctx::reg5" title='e4_xstorm_eth_conn_ag_ctx::reg5' data-ref="e4_xstorm_eth_conn_ag_ctx::reg5">reg5</dfn> <i>/* cf_array0 */</i>;</td></tr>
<tr><th id="361">361</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e4_xstorm_eth_conn_ag_ctx::reg6" title='e4_xstorm_eth_conn_ag_ctx::reg6' data-ref="e4_xstorm_eth_conn_ag_ctx::reg6">reg6</dfn> <i>/* cf_array1 */</i>;</td></tr>
<tr><th id="362">362</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="e4_xstorm_eth_conn_ag_ctx::word7" title='e4_xstorm_eth_conn_ag_ctx::word7' data-ref="e4_xstorm_eth_conn_ag_ctx::word7">word7</dfn> <i>/* word7 */</i>;</td></tr>
<tr><th id="363">363</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="e4_xstorm_eth_conn_ag_ctx::word8" title='e4_xstorm_eth_conn_ag_ctx::word8' data-ref="e4_xstorm_eth_conn_ag_ctx::word8">word8</dfn> <i>/* word8 */</i>;</td></tr>
<tr><th id="364">364</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="e4_xstorm_eth_conn_ag_ctx::word9" title='e4_xstorm_eth_conn_ag_ctx::word9' data-ref="e4_xstorm_eth_conn_ag_ctx::word9">word9</dfn> <i>/* word9 */</i>;</td></tr>
<tr><th id="365">365</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="e4_xstorm_eth_conn_ag_ctx::word10" title='e4_xstorm_eth_conn_ag_ctx::word10' data-ref="e4_xstorm_eth_conn_ag_ctx::word10">word10</dfn> <i>/* word10 */</i>;</td></tr>
<tr><th id="366">366</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e4_xstorm_eth_conn_ag_ctx::reg7" title='e4_xstorm_eth_conn_ag_ctx::reg7' data-ref="e4_xstorm_eth_conn_ag_ctx::reg7">reg7</dfn> <i>/* reg7 */</i>;</td></tr>
<tr><th id="367">367</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e4_xstorm_eth_conn_ag_ctx::reg8" title='e4_xstorm_eth_conn_ag_ctx::reg8' data-ref="e4_xstorm_eth_conn_ag_ctx::reg8">reg8</dfn> <i>/* reg8 */</i>;</td></tr>
<tr><th id="368">368</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e4_xstorm_eth_conn_ag_ctx::reg9" title='e4_xstorm_eth_conn_ag_ctx::reg9' data-ref="e4_xstorm_eth_conn_ag_ctx::reg9">reg9</dfn> <i>/* reg9 */</i>;</td></tr>
<tr><th id="369">369</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_xstorm_eth_conn_ag_ctx::byte7" title='e4_xstorm_eth_conn_ag_ctx::byte7' data-ref="e4_xstorm_eth_conn_ag_ctx::byte7">byte7</dfn> <i>/* byte7 */</i>;</td></tr>
<tr><th id="370">370</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_xstorm_eth_conn_ag_ctx::byte8" title='e4_xstorm_eth_conn_ag_ctx::byte8' data-ref="e4_xstorm_eth_conn_ag_ctx::byte8">byte8</dfn> <i>/* byte8 */</i>;</td></tr>
<tr><th id="371">371</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_xstorm_eth_conn_ag_ctx::byte9" title='e4_xstorm_eth_conn_ag_ctx::byte9' data-ref="e4_xstorm_eth_conn_ag_ctx::byte9">byte9</dfn> <i>/* byte9 */</i>;</td></tr>
<tr><th id="372">372</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_xstorm_eth_conn_ag_ctx::byte10" title='e4_xstorm_eth_conn_ag_ctx::byte10' data-ref="e4_xstorm_eth_conn_ag_ctx::byte10">byte10</dfn> <i>/* byte10 */</i>;</td></tr>
<tr><th id="373">373</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_xstorm_eth_conn_ag_ctx::byte11" title='e4_xstorm_eth_conn_ag_ctx::byte11' data-ref="e4_xstorm_eth_conn_ag_ctx::byte11">byte11</dfn> <i>/* byte11 */</i>;</td></tr>
<tr><th id="374">374</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_xstorm_eth_conn_ag_ctx::byte12" title='e4_xstorm_eth_conn_ag_ctx::byte12' data-ref="e4_xstorm_eth_conn_ag_ctx::byte12">byte12</dfn> <i>/* byte12 */</i>;</td></tr>
<tr><th id="375">375</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_xstorm_eth_conn_ag_ctx::byte13" title='e4_xstorm_eth_conn_ag_ctx::byte13' data-ref="e4_xstorm_eth_conn_ag_ctx::byte13">byte13</dfn> <i>/* byte13 */</i>;</td></tr>
<tr><th id="376">376</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_xstorm_eth_conn_ag_ctx::byte14" title='e4_xstorm_eth_conn_ag_ctx::byte14' data-ref="e4_xstorm_eth_conn_ag_ctx::byte14">byte14</dfn> <i>/* byte14 */</i>;</td></tr>
<tr><th id="377">377</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_xstorm_eth_conn_ag_ctx::byte15" title='e4_xstorm_eth_conn_ag_ctx::byte15' data-ref="e4_xstorm_eth_conn_ag_ctx::byte15">byte15</dfn> <i>/* byte15 */</i>;</td></tr>
<tr><th id="378">378</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_xstorm_eth_conn_ag_ctx::e5_reserved" title='e4_xstorm_eth_conn_ag_ctx::e5_reserved' data-ref="e4_xstorm_eth_conn_ag_ctx::e5_reserved">e5_reserved</dfn> <i>/* e5_reserved */</i>;</td></tr>
<tr><th id="379">379</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="e4_xstorm_eth_conn_ag_ctx::word11" title='e4_xstorm_eth_conn_ag_ctx::word11' data-ref="e4_xstorm_eth_conn_ag_ctx::word11">word11</dfn> <i>/* word11 */</i>;</td></tr>
<tr><th id="380">380</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e4_xstorm_eth_conn_ag_ctx::reg10" title='e4_xstorm_eth_conn_ag_ctx::reg10' data-ref="e4_xstorm_eth_conn_ag_ctx::reg10">reg10</dfn> <i>/* reg10 */</i>;</td></tr>
<tr><th id="381">381</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e4_xstorm_eth_conn_ag_ctx::reg11" title='e4_xstorm_eth_conn_ag_ctx::reg11' data-ref="e4_xstorm_eth_conn_ag_ctx::reg11">reg11</dfn> <i>/* reg11 */</i>;</td></tr>
<tr><th id="382">382</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e4_xstorm_eth_conn_ag_ctx::reg12" title='e4_xstorm_eth_conn_ag_ctx::reg12' data-ref="e4_xstorm_eth_conn_ag_ctx::reg12">reg12</dfn> <i>/* reg12 */</i>;</td></tr>
<tr><th id="383">383</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e4_xstorm_eth_conn_ag_ctx::reg13" title='e4_xstorm_eth_conn_ag_ctx::reg13' data-ref="e4_xstorm_eth_conn_ag_ctx::reg13">reg13</dfn> <i>/* reg13 */</i>;</td></tr>
<tr><th id="384">384</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e4_xstorm_eth_conn_ag_ctx::reg14" title='e4_xstorm_eth_conn_ag_ctx::reg14' data-ref="e4_xstorm_eth_conn_ag_ctx::reg14">reg14</dfn> <i>/* reg14 */</i>;</td></tr>
<tr><th id="385">385</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e4_xstorm_eth_conn_ag_ctx::reg15" title='e4_xstorm_eth_conn_ag_ctx::reg15' data-ref="e4_xstorm_eth_conn_ag_ctx::reg15">reg15</dfn> <i>/* reg15 */</i>;</td></tr>
<tr><th id="386">386</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e4_xstorm_eth_conn_ag_ctx::reg16" title='e4_xstorm_eth_conn_ag_ctx::reg16' data-ref="e4_xstorm_eth_conn_ag_ctx::reg16">reg16</dfn> <i>/* reg16 */</i>;</td></tr>
<tr><th id="387">387</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e4_xstorm_eth_conn_ag_ctx::reg17" title='e4_xstorm_eth_conn_ag_ctx::reg17' data-ref="e4_xstorm_eth_conn_ag_ctx::reg17">reg17</dfn> <i>/* reg17 */</i>;</td></tr>
<tr><th id="388">388</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e4_xstorm_eth_conn_ag_ctx::reg18" title='e4_xstorm_eth_conn_ag_ctx::reg18' data-ref="e4_xstorm_eth_conn_ag_ctx::reg18">reg18</dfn> <i>/* reg18 */</i>;</td></tr>
<tr><th id="389">389</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e4_xstorm_eth_conn_ag_ctx::reg19" title='e4_xstorm_eth_conn_ag_ctx::reg19' data-ref="e4_xstorm_eth_conn_ag_ctx::reg19">reg19</dfn> <i>/* reg19 */</i>;</td></tr>
<tr><th id="390">390</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="e4_xstorm_eth_conn_ag_ctx::word12" title='e4_xstorm_eth_conn_ag_ctx::word12' data-ref="e4_xstorm_eth_conn_ag_ctx::word12">word12</dfn> <i>/* word12 */</i>;</td></tr>
<tr><th id="391">391</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="e4_xstorm_eth_conn_ag_ctx::word13" title='e4_xstorm_eth_conn_ag_ctx::word13' data-ref="e4_xstorm_eth_conn_ag_ctx::word13">word13</dfn> <i>/* word13 */</i>;</td></tr>
<tr><th id="392">392</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="e4_xstorm_eth_conn_ag_ctx::word14" title='e4_xstorm_eth_conn_ag_ctx::word14' data-ref="e4_xstorm_eth_conn_ag_ctx::word14">word14</dfn> <i>/* word14 */</i>;</td></tr>
<tr><th id="393">393</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="e4_xstorm_eth_conn_ag_ctx::word15" title='e4_xstorm_eth_conn_ag_ctx::word15' data-ref="e4_xstorm_eth_conn_ag_ctx::word15">word15</dfn> <i>/* word15 */</i>;</td></tr>
<tr><th id="394">394</th><td>};</td></tr>
<tr><th id="395">395</th><td></td></tr>
<tr><th id="396">396</th><td><i>/*</i></td></tr>
<tr><th id="397">397</th><td><i> * The eth storm context for the Ystorm</i></td></tr>
<tr><th id="398">398</th><td><i> */</i></td></tr>
<tr><th id="399">399</th><td><b>struct</b> <dfn class="type def" id="ystorm_eth_conn_st_ctx" title='ystorm_eth_conn_st_ctx' data-ref="ystorm_eth_conn_st_ctx">ystorm_eth_conn_st_ctx</dfn> {</td></tr>
<tr><th id="400">400</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="ystorm_eth_conn_st_ctx::reserved" title='ystorm_eth_conn_st_ctx::reserved' data-ref="ystorm_eth_conn_st_ctx::reserved">reserved</dfn>[<var>8</var>];</td></tr>
<tr><th id="401">401</th><td>};</td></tr>
<tr><th id="402">402</th><td></td></tr>
<tr><th id="403">403</th><td><b>struct</b> <dfn class="type def" id="e4_ystorm_eth_conn_ag_ctx" title='e4_ystorm_eth_conn_ag_ctx' data-ref="e4_ystorm_eth_conn_ag_ctx">e4_ystorm_eth_conn_ag_ctx</dfn> {</td></tr>
<tr><th id="404">404</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_ystorm_eth_conn_ag_ctx::byte0" title='e4_ystorm_eth_conn_ag_ctx::byte0' data-ref="e4_ystorm_eth_conn_ag_ctx::byte0">byte0</dfn> <i>/* cdu_validation */</i>;</td></tr>
<tr><th id="405">405</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_ystorm_eth_conn_ag_ctx::state" title='e4_ystorm_eth_conn_ag_ctx::state' data-ref="e4_ystorm_eth_conn_ag_ctx::state">state</dfn> <i>/* state */</i>;</td></tr>
<tr><th id="406">406</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_ystorm_eth_conn_ag_ctx::flags0" title='e4_ystorm_eth_conn_ag_ctx::flags0' data-ref="e4_ystorm_eth_conn_ag_ctx::flags0">flags0</dfn>;</td></tr>
<tr><th id="407">407</th><td><i>/* exist_in_qm0 */</i></td></tr>
<tr><th id="408">408</th><td><u>#define <dfn class="macro" id="_M/E4_YSTORM_ETH_CONN_AG_CTX_BIT0_MASK" data-ref="_M/E4_YSTORM_ETH_CONN_AG_CTX_BIT0_MASK">E4_YSTORM_ETH_CONN_AG_CTX_BIT0_MASK</dfn>                  0x1</u></td></tr>
<tr><th id="409">409</th><td><u>#define <dfn class="macro" id="_M/E4_YSTORM_ETH_CONN_AG_CTX_BIT0_SHIFT" data-ref="_M/E4_YSTORM_ETH_CONN_AG_CTX_BIT0_SHIFT">E4_YSTORM_ETH_CONN_AG_CTX_BIT0_SHIFT</dfn>                 0</u></td></tr>
<tr><th id="410">410</th><td><i>/* exist_in_qm1 */</i></td></tr>
<tr><th id="411">411</th><td><u>#define <dfn class="macro" id="_M/E4_YSTORM_ETH_CONN_AG_CTX_BIT1_MASK" data-ref="_M/E4_YSTORM_ETH_CONN_AG_CTX_BIT1_MASK">E4_YSTORM_ETH_CONN_AG_CTX_BIT1_MASK</dfn>                  0x1</u></td></tr>
<tr><th id="412">412</th><td><u>#define <dfn class="macro" id="_M/E4_YSTORM_ETH_CONN_AG_CTX_BIT1_SHIFT" data-ref="_M/E4_YSTORM_ETH_CONN_AG_CTX_BIT1_SHIFT">E4_YSTORM_ETH_CONN_AG_CTX_BIT1_SHIFT</dfn>                 1</u></td></tr>
<tr><th id="413">413</th><td><u>#define <dfn class="macro" id="_M/E4_YSTORM_ETH_CONN_AG_CTX_TX_BD_CONS_UPD_CF_MASK" data-ref="_M/E4_YSTORM_ETH_CONN_AG_CTX_TX_BD_CONS_UPD_CF_MASK">E4_YSTORM_ETH_CONN_AG_CTX_TX_BD_CONS_UPD_CF_MASK</dfn>     0x3 /* cf0 */</u></td></tr>
<tr><th id="414">414</th><td><u>#define <dfn class="macro" id="_M/E4_YSTORM_ETH_CONN_AG_CTX_TX_BD_CONS_UPD_CF_SHIFT" data-ref="_M/E4_YSTORM_ETH_CONN_AG_CTX_TX_BD_CONS_UPD_CF_SHIFT">E4_YSTORM_ETH_CONN_AG_CTX_TX_BD_CONS_UPD_CF_SHIFT</dfn>    2</u></td></tr>
<tr><th id="415">415</th><td><u>#define <dfn class="macro" id="_M/E4_YSTORM_ETH_CONN_AG_CTX_PMD_TERMINATE_CF_MASK" data-ref="_M/E4_YSTORM_ETH_CONN_AG_CTX_PMD_TERMINATE_CF_MASK">E4_YSTORM_ETH_CONN_AG_CTX_PMD_TERMINATE_CF_MASK</dfn>      0x3 /* cf1 */</u></td></tr>
<tr><th id="416">416</th><td><u>#define <dfn class="macro" id="_M/E4_YSTORM_ETH_CONN_AG_CTX_PMD_TERMINATE_CF_SHIFT" data-ref="_M/E4_YSTORM_ETH_CONN_AG_CTX_PMD_TERMINATE_CF_SHIFT">E4_YSTORM_ETH_CONN_AG_CTX_PMD_TERMINATE_CF_SHIFT</dfn>     4</u></td></tr>
<tr><th id="417">417</th><td><u>#define <dfn class="macro" id="_M/E4_YSTORM_ETH_CONN_AG_CTX_CF2_MASK" data-ref="_M/E4_YSTORM_ETH_CONN_AG_CTX_CF2_MASK">E4_YSTORM_ETH_CONN_AG_CTX_CF2_MASK</dfn>                   0x3 /* cf2 */</u></td></tr>
<tr><th id="418">418</th><td><u>#define <dfn class="macro" id="_M/E4_YSTORM_ETH_CONN_AG_CTX_CF2_SHIFT" data-ref="_M/E4_YSTORM_ETH_CONN_AG_CTX_CF2_SHIFT">E4_YSTORM_ETH_CONN_AG_CTX_CF2_SHIFT</dfn>                  6</u></td></tr>
<tr><th id="419">419</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_ystorm_eth_conn_ag_ctx::flags1" title='e4_ystorm_eth_conn_ag_ctx::flags1' data-ref="e4_ystorm_eth_conn_ag_ctx::flags1">flags1</dfn>;</td></tr>
<tr><th id="420">420</th><td><i>/* cf0en */</i></td></tr>
<tr><th id="421">421</th><td><u>#define <dfn class="macro" id="_M/E4_YSTORM_ETH_CONN_AG_CTX_TX_BD_CONS_UPD_CF_EN_MASK" data-ref="_M/E4_YSTORM_ETH_CONN_AG_CTX_TX_BD_CONS_UPD_CF_EN_MASK">E4_YSTORM_ETH_CONN_AG_CTX_TX_BD_CONS_UPD_CF_EN_MASK</dfn>  0x1</u></td></tr>
<tr><th id="422">422</th><td><u>#define <dfn class="macro" id="_M/E4_YSTORM_ETH_CONN_AG_CTX_TX_BD_CONS_UPD_CF_EN_SHIFT" data-ref="_M/E4_YSTORM_ETH_CONN_AG_CTX_TX_BD_CONS_UPD_CF_EN_SHIFT">E4_YSTORM_ETH_CONN_AG_CTX_TX_BD_CONS_UPD_CF_EN_SHIFT</dfn> 0</u></td></tr>
<tr><th id="423">423</th><td><i>/* cf1en */</i></td></tr>
<tr><th id="424">424</th><td><u>#define <dfn class="macro" id="_M/E4_YSTORM_ETH_CONN_AG_CTX_PMD_TERMINATE_CF_EN_MASK" data-ref="_M/E4_YSTORM_ETH_CONN_AG_CTX_PMD_TERMINATE_CF_EN_MASK">E4_YSTORM_ETH_CONN_AG_CTX_PMD_TERMINATE_CF_EN_MASK</dfn>   0x1</u></td></tr>
<tr><th id="425">425</th><td><u>#define <dfn class="macro" id="_M/E4_YSTORM_ETH_CONN_AG_CTX_PMD_TERMINATE_CF_EN_SHIFT" data-ref="_M/E4_YSTORM_ETH_CONN_AG_CTX_PMD_TERMINATE_CF_EN_SHIFT">E4_YSTORM_ETH_CONN_AG_CTX_PMD_TERMINATE_CF_EN_SHIFT</dfn>  1</u></td></tr>
<tr><th id="426">426</th><td><i>/* cf2en */</i></td></tr>
<tr><th id="427">427</th><td><u>#define <dfn class="macro" id="_M/E4_YSTORM_ETH_CONN_AG_CTX_CF2EN_MASK" data-ref="_M/E4_YSTORM_ETH_CONN_AG_CTX_CF2EN_MASK">E4_YSTORM_ETH_CONN_AG_CTX_CF2EN_MASK</dfn>                 0x1</u></td></tr>
<tr><th id="428">428</th><td><u>#define <dfn class="macro" id="_M/E4_YSTORM_ETH_CONN_AG_CTX_CF2EN_SHIFT" data-ref="_M/E4_YSTORM_ETH_CONN_AG_CTX_CF2EN_SHIFT">E4_YSTORM_ETH_CONN_AG_CTX_CF2EN_SHIFT</dfn>                2</u></td></tr>
<tr><th id="429">429</th><td><i>/* rule0en */</i></td></tr>
<tr><th id="430">430</th><td><u>#define <dfn class="macro" id="_M/E4_YSTORM_ETH_CONN_AG_CTX_RULE0EN_MASK" data-ref="_M/E4_YSTORM_ETH_CONN_AG_CTX_RULE0EN_MASK">E4_YSTORM_ETH_CONN_AG_CTX_RULE0EN_MASK</dfn>               0x1</u></td></tr>
<tr><th id="431">431</th><td><u>#define <dfn class="macro" id="_M/E4_YSTORM_ETH_CONN_AG_CTX_RULE0EN_SHIFT" data-ref="_M/E4_YSTORM_ETH_CONN_AG_CTX_RULE0EN_SHIFT">E4_YSTORM_ETH_CONN_AG_CTX_RULE0EN_SHIFT</dfn>              3</u></td></tr>
<tr><th id="432">432</th><td><i>/* rule1en */</i></td></tr>
<tr><th id="433">433</th><td><u>#define <dfn class="macro" id="_M/E4_YSTORM_ETH_CONN_AG_CTX_RULE1EN_MASK" data-ref="_M/E4_YSTORM_ETH_CONN_AG_CTX_RULE1EN_MASK">E4_YSTORM_ETH_CONN_AG_CTX_RULE1EN_MASK</dfn>               0x1</u></td></tr>
<tr><th id="434">434</th><td><u>#define <dfn class="macro" id="_M/E4_YSTORM_ETH_CONN_AG_CTX_RULE1EN_SHIFT" data-ref="_M/E4_YSTORM_ETH_CONN_AG_CTX_RULE1EN_SHIFT">E4_YSTORM_ETH_CONN_AG_CTX_RULE1EN_SHIFT</dfn>              4</u></td></tr>
<tr><th id="435">435</th><td><i>/* rule2en */</i></td></tr>
<tr><th id="436">436</th><td><u>#define <dfn class="macro" id="_M/E4_YSTORM_ETH_CONN_AG_CTX_RULE2EN_MASK" data-ref="_M/E4_YSTORM_ETH_CONN_AG_CTX_RULE2EN_MASK">E4_YSTORM_ETH_CONN_AG_CTX_RULE2EN_MASK</dfn>               0x1</u></td></tr>
<tr><th id="437">437</th><td><u>#define <dfn class="macro" id="_M/E4_YSTORM_ETH_CONN_AG_CTX_RULE2EN_SHIFT" data-ref="_M/E4_YSTORM_ETH_CONN_AG_CTX_RULE2EN_SHIFT">E4_YSTORM_ETH_CONN_AG_CTX_RULE2EN_SHIFT</dfn>              5</u></td></tr>
<tr><th id="438">438</th><td><i>/* rule3en */</i></td></tr>
<tr><th id="439">439</th><td><u>#define <dfn class="macro" id="_M/E4_YSTORM_ETH_CONN_AG_CTX_RULE3EN_MASK" data-ref="_M/E4_YSTORM_ETH_CONN_AG_CTX_RULE3EN_MASK">E4_YSTORM_ETH_CONN_AG_CTX_RULE3EN_MASK</dfn>               0x1</u></td></tr>
<tr><th id="440">440</th><td><u>#define <dfn class="macro" id="_M/E4_YSTORM_ETH_CONN_AG_CTX_RULE3EN_SHIFT" data-ref="_M/E4_YSTORM_ETH_CONN_AG_CTX_RULE3EN_SHIFT">E4_YSTORM_ETH_CONN_AG_CTX_RULE3EN_SHIFT</dfn>              6</u></td></tr>
<tr><th id="441">441</th><td><i>/* rule4en */</i></td></tr>
<tr><th id="442">442</th><td><u>#define <dfn class="macro" id="_M/E4_YSTORM_ETH_CONN_AG_CTX_RULE4EN_MASK" data-ref="_M/E4_YSTORM_ETH_CONN_AG_CTX_RULE4EN_MASK">E4_YSTORM_ETH_CONN_AG_CTX_RULE4EN_MASK</dfn>               0x1</u></td></tr>
<tr><th id="443">443</th><td><u>#define <dfn class="macro" id="_M/E4_YSTORM_ETH_CONN_AG_CTX_RULE4EN_SHIFT" data-ref="_M/E4_YSTORM_ETH_CONN_AG_CTX_RULE4EN_SHIFT">E4_YSTORM_ETH_CONN_AG_CTX_RULE4EN_SHIFT</dfn>              7</u></td></tr>
<tr><th id="444">444</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_ystorm_eth_conn_ag_ctx::tx_q0_int_coallecing_timeset" title='e4_ystorm_eth_conn_ag_ctx::tx_q0_int_coallecing_timeset' data-ref="e4_ystorm_eth_conn_ag_ctx::tx_q0_int_coallecing_timeset">tx_q0_int_coallecing_timeset</dfn> <i>/* byte2 */</i>;</td></tr>
<tr><th id="445">445</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_ystorm_eth_conn_ag_ctx::byte3" title='e4_ystorm_eth_conn_ag_ctx::byte3' data-ref="e4_ystorm_eth_conn_ag_ctx::byte3">byte3</dfn> <i>/* byte3 */</i>;</td></tr>
<tr><th id="446">446</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="e4_ystorm_eth_conn_ag_ctx::word0" title='e4_ystorm_eth_conn_ag_ctx::word0' data-ref="e4_ystorm_eth_conn_ag_ctx::word0">word0</dfn> <i>/* word0 */</i>;</td></tr>
<tr><th id="447">447</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e4_ystorm_eth_conn_ag_ctx::terminate_spqe" title='e4_ystorm_eth_conn_ag_ctx::terminate_spqe' data-ref="e4_ystorm_eth_conn_ag_ctx::terminate_spqe">terminate_spqe</dfn> <i>/* reg0 */</i>;</td></tr>
<tr><th id="448">448</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e4_ystorm_eth_conn_ag_ctx::reg1" title='e4_ystorm_eth_conn_ag_ctx::reg1' data-ref="e4_ystorm_eth_conn_ag_ctx::reg1">reg1</dfn> <i>/* reg1 */</i>;</td></tr>
<tr><th id="449">449</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="e4_ystorm_eth_conn_ag_ctx::tx_bd_cons_upd" title='e4_ystorm_eth_conn_ag_ctx::tx_bd_cons_upd' data-ref="e4_ystorm_eth_conn_ag_ctx::tx_bd_cons_upd">tx_bd_cons_upd</dfn> <i>/* word1 */</i>;</td></tr>
<tr><th id="450">450</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="e4_ystorm_eth_conn_ag_ctx::word2" title='e4_ystorm_eth_conn_ag_ctx::word2' data-ref="e4_ystorm_eth_conn_ag_ctx::word2">word2</dfn> <i>/* word2 */</i>;</td></tr>
<tr><th id="451">451</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="e4_ystorm_eth_conn_ag_ctx::word3" title='e4_ystorm_eth_conn_ag_ctx::word3' data-ref="e4_ystorm_eth_conn_ag_ctx::word3">word3</dfn> <i>/* word3 */</i>;</td></tr>
<tr><th id="452">452</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="e4_ystorm_eth_conn_ag_ctx::word4" title='e4_ystorm_eth_conn_ag_ctx::word4' data-ref="e4_ystorm_eth_conn_ag_ctx::word4">word4</dfn> <i>/* word4 */</i>;</td></tr>
<tr><th id="453">453</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e4_ystorm_eth_conn_ag_ctx::reg2" title='e4_ystorm_eth_conn_ag_ctx::reg2' data-ref="e4_ystorm_eth_conn_ag_ctx::reg2">reg2</dfn> <i>/* reg2 */</i>;</td></tr>
<tr><th id="454">454</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e4_ystorm_eth_conn_ag_ctx::reg3" title='e4_ystorm_eth_conn_ag_ctx::reg3' data-ref="e4_ystorm_eth_conn_ag_ctx::reg3">reg3</dfn> <i>/* reg3 */</i>;</td></tr>
<tr><th id="455">455</th><td>};</td></tr>
<tr><th id="456">456</th><td></td></tr>
<tr><th id="457">457</th><td><b>struct</b> <dfn class="type def" id="e4_tstorm_eth_conn_ag_ctx" title='e4_tstorm_eth_conn_ag_ctx' data-ref="e4_tstorm_eth_conn_ag_ctx">e4_tstorm_eth_conn_ag_ctx</dfn> {</td></tr>
<tr><th id="458">458</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_tstorm_eth_conn_ag_ctx::byte0" title='e4_tstorm_eth_conn_ag_ctx::byte0' data-ref="e4_tstorm_eth_conn_ag_ctx::byte0">byte0</dfn> <i>/* cdu_validation */</i>;</td></tr>
<tr><th id="459">459</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_tstorm_eth_conn_ag_ctx::byte1" title='e4_tstorm_eth_conn_ag_ctx::byte1' data-ref="e4_tstorm_eth_conn_ag_ctx::byte1">byte1</dfn> <i>/* state */</i>;</td></tr>
<tr><th id="460">460</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_tstorm_eth_conn_ag_ctx::flags0" title='e4_tstorm_eth_conn_ag_ctx::flags0' data-ref="e4_tstorm_eth_conn_ag_ctx::flags0">flags0</dfn>;</td></tr>
<tr><th id="461">461</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_ETH_CONN_AG_CTX_BIT0_MASK" data-ref="_M/E4_TSTORM_ETH_CONN_AG_CTX_BIT0_MASK">E4_TSTORM_ETH_CONN_AG_CTX_BIT0_MASK</dfn>      0x1 /* exist_in_qm0 */</u></td></tr>
<tr><th id="462">462</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_ETH_CONN_AG_CTX_BIT0_SHIFT" data-ref="_M/E4_TSTORM_ETH_CONN_AG_CTX_BIT0_SHIFT">E4_TSTORM_ETH_CONN_AG_CTX_BIT0_SHIFT</dfn>     0</u></td></tr>
<tr><th id="463">463</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_ETH_CONN_AG_CTX_BIT1_MASK" data-ref="_M/E4_TSTORM_ETH_CONN_AG_CTX_BIT1_MASK">E4_TSTORM_ETH_CONN_AG_CTX_BIT1_MASK</dfn>      0x1 /* exist_in_qm1 */</u></td></tr>
<tr><th id="464">464</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_ETH_CONN_AG_CTX_BIT1_SHIFT" data-ref="_M/E4_TSTORM_ETH_CONN_AG_CTX_BIT1_SHIFT">E4_TSTORM_ETH_CONN_AG_CTX_BIT1_SHIFT</dfn>     1</u></td></tr>
<tr><th id="465">465</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_ETH_CONN_AG_CTX_BIT2_MASK" data-ref="_M/E4_TSTORM_ETH_CONN_AG_CTX_BIT2_MASK">E4_TSTORM_ETH_CONN_AG_CTX_BIT2_MASK</dfn>      0x1 /* bit2 */</u></td></tr>
<tr><th id="466">466</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_ETH_CONN_AG_CTX_BIT2_SHIFT" data-ref="_M/E4_TSTORM_ETH_CONN_AG_CTX_BIT2_SHIFT">E4_TSTORM_ETH_CONN_AG_CTX_BIT2_SHIFT</dfn>     2</u></td></tr>
<tr><th id="467">467</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_ETH_CONN_AG_CTX_BIT3_MASK" data-ref="_M/E4_TSTORM_ETH_CONN_AG_CTX_BIT3_MASK">E4_TSTORM_ETH_CONN_AG_CTX_BIT3_MASK</dfn>      0x1 /* bit3 */</u></td></tr>
<tr><th id="468">468</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_ETH_CONN_AG_CTX_BIT3_SHIFT" data-ref="_M/E4_TSTORM_ETH_CONN_AG_CTX_BIT3_SHIFT">E4_TSTORM_ETH_CONN_AG_CTX_BIT3_SHIFT</dfn>     3</u></td></tr>
<tr><th id="469">469</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_ETH_CONN_AG_CTX_BIT4_MASK" data-ref="_M/E4_TSTORM_ETH_CONN_AG_CTX_BIT4_MASK">E4_TSTORM_ETH_CONN_AG_CTX_BIT4_MASK</dfn>      0x1 /* bit4 */</u></td></tr>
<tr><th id="470">470</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_ETH_CONN_AG_CTX_BIT4_SHIFT" data-ref="_M/E4_TSTORM_ETH_CONN_AG_CTX_BIT4_SHIFT">E4_TSTORM_ETH_CONN_AG_CTX_BIT4_SHIFT</dfn>     4</u></td></tr>
<tr><th id="471">471</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_ETH_CONN_AG_CTX_BIT5_MASK" data-ref="_M/E4_TSTORM_ETH_CONN_AG_CTX_BIT5_MASK">E4_TSTORM_ETH_CONN_AG_CTX_BIT5_MASK</dfn>      0x1 /* bit5 */</u></td></tr>
<tr><th id="472">472</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_ETH_CONN_AG_CTX_BIT5_SHIFT" data-ref="_M/E4_TSTORM_ETH_CONN_AG_CTX_BIT5_SHIFT">E4_TSTORM_ETH_CONN_AG_CTX_BIT5_SHIFT</dfn>     5</u></td></tr>
<tr><th id="473">473</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_ETH_CONN_AG_CTX_CF0_MASK" data-ref="_M/E4_TSTORM_ETH_CONN_AG_CTX_CF0_MASK">E4_TSTORM_ETH_CONN_AG_CTX_CF0_MASK</dfn>       0x3 /* timer0cf */</u></td></tr>
<tr><th id="474">474</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_ETH_CONN_AG_CTX_CF0_SHIFT" data-ref="_M/E4_TSTORM_ETH_CONN_AG_CTX_CF0_SHIFT">E4_TSTORM_ETH_CONN_AG_CTX_CF0_SHIFT</dfn>      6</u></td></tr>
<tr><th id="475">475</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_tstorm_eth_conn_ag_ctx::flags1" title='e4_tstorm_eth_conn_ag_ctx::flags1' data-ref="e4_tstorm_eth_conn_ag_ctx::flags1">flags1</dfn>;</td></tr>
<tr><th id="476">476</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_ETH_CONN_AG_CTX_CF1_MASK" data-ref="_M/E4_TSTORM_ETH_CONN_AG_CTX_CF1_MASK">E4_TSTORM_ETH_CONN_AG_CTX_CF1_MASK</dfn>       0x3 /* timer1cf */</u></td></tr>
<tr><th id="477">477</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_ETH_CONN_AG_CTX_CF1_SHIFT" data-ref="_M/E4_TSTORM_ETH_CONN_AG_CTX_CF1_SHIFT">E4_TSTORM_ETH_CONN_AG_CTX_CF1_SHIFT</dfn>      0</u></td></tr>
<tr><th id="478">478</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_ETH_CONN_AG_CTX_CF2_MASK" data-ref="_M/E4_TSTORM_ETH_CONN_AG_CTX_CF2_MASK">E4_TSTORM_ETH_CONN_AG_CTX_CF2_MASK</dfn>       0x3 /* timer2cf */</u></td></tr>
<tr><th id="479">479</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_ETH_CONN_AG_CTX_CF2_SHIFT" data-ref="_M/E4_TSTORM_ETH_CONN_AG_CTX_CF2_SHIFT">E4_TSTORM_ETH_CONN_AG_CTX_CF2_SHIFT</dfn>      2</u></td></tr>
<tr><th id="480">480</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_ETH_CONN_AG_CTX_CF3_MASK" data-ref="_M/E4_TSTORM_ETH_CONN_AG_CTX_CF3_MASK">E4_TSTORM_ETH_CONN_AG_CTX_CF3_MASK</dfn>       0x3 /* timer_stop_all */</u></td></tr>
<tr><th id="481">481</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_ETH_CONN_AG_CTX_CF3_SHIFT" data-ref="_M/E4_TSTORM_ETH_CONN_AG_CTX_CF3_SHIFT">E4_TSTORM_ETH_CONN_AG_CTX_CF3_SHIFT</dfn>      4</u></td></tr>
<tr><th id="482">482</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_ETH_CONN_AG_CTX_CF4_MASK" data-ref="_M/E4_TSTORM_ETH_CONN_AG_CTX_CF4_MASK">E4_TSTORM_ETH_CONN_AG_CTX_CF4_MASK</dfn>       0x3 /* cf4 */</u></td></tr>
<tr><th id="483">483</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_ETH_CONN_AG_CTX_CF4_SHIFT" data-ref="_M/E4_TSTORM_ETH_CONN_AG_CTX_CF4_SHIFT">E4_TSTORM_ETH_CONN_AG_CTX_CF4_SHIFT</dfn>      6</u></td></tr>
<tr><th id="484">484</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_tstorm_eth_conn_ag_ctx::flags2" title='e4_tstorm_eth_conn_ag_ctx::flags2' data-ref="e4_tstorm_eth_conn_ag_ctx::flags2">flags2</dfn>;</td></tr>
<tr><th id="485">485</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_ETH_CONN_AG_CTX_CF5_MASK" data-ref="_M/E4_TSTORM_ETH_CONN_AG_CTX_CF5_MASK">E4_TSTORM_ETH_CONN_AG_CTX_CF5_MASK</dfn>       0x3 /* cf5 */</u></td></tr>
<tr><th id="486">486</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_ETH_CONN_AG_CTX_CF5_SHIFT" data-ref="_M/E4_TSTORM_ETH_CONN_AG_CTX_CF5_SHIFT">E4_TSTORM_ETH_CONN_AG_CTX_CF5_SHIFT</dfn>      0</u></td></tr>
<tr><th id="487">487</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_ETH_CONN_AG_CTX_CF6_MASK" data-ref="_M/E4_TSTORM_ETH_CONN_AG_CTX_CF6_MASK">E4_TSTORM_ETH_CONN_AG_CTX_CF6_MASK</dfn>       0x3 /* cf6 */</u></td></tr>
<tr><th id="488">488</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_ETH_CONN_AG_CTX_CF6_SHIFT" data-ref="_M/E4_TSTORM_ETH_CONN_AG_CTX_CF6_SHIFT">E4_TSTORM_ETH_CONN_AG_CTX_CF6_SHIFT</dfn>      2</u></td></tr>
<tr><th id="489">489</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_ETH_CONN_AG_CTX_CF7_MASK" data-ref="_M/E4_TSTORM_ETH_CONN_AG_CTX_CF7_MASK">E4_TSTORM_ETH_CONN_AG_CTX_CF7_MASK</dfn>       0x3 /* cf7 */</u></td></tr>
<tr><th id="490">490</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_ETH_CONN_AG_CTX_CF7_SHIFT" data-ref="_M/E4_TSTORM_ETH_CONN_AG_CTX_CF7_SHIFT">E4_TSTORM_ETH_CONN_AG_CTX_CF7_SHIFT</dfn>      4</u></td></tr>
<tr><th id="491">491</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_ETH_CONN_AG_CTX_CF8_MASK" data-ref="_M/E4_TSTORM_ETH_CONN_AG_CTX_CF8_MASK">E4_TSTORM_ETH_CONN_AG_CTX_CF8_MASK</dfn>       0x3 /* cf8 */</u></td></tr>
<tr><th id="492">492</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_ETH_CONN_AG_CTX_CF8_SHIFT" data-ref="_M/E4_TSTORM_ETH_CONN_AG_CTX_CF8_SHIFT">E4_TSTORM_ETH_CONN_AG_CTX_CF8_SHIFT</dfn>      6</u></td></tr>
<tr><th id="493">493</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_tstorm_eth_conn_ag_ctx::flags3" title='e4_tstorm_eth_conn_ag_ctx::flags3' data-ref="e4_tstorm_eth_conn_ag_ctx::flags3">flags3</dfn>;</td></tr>
<tr><th id="494">494</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_ETH_CONN_AG_CTX_CF9_MASK" data-ref="_M/E4_TSTORM_ETH_CONN_AG_CTX_CF9_MASK">E4_TSTORM_ETH_CONN_AG_CTX_CF9_MASK</dfn>       0x3 /* cf9 */</u></td></tr>
<tr><th id="495">495</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_ETH_CONN_AG_CTX_CF9_SHIFT" data-ref="_M/E4_TSTORM_ETH_CONN_AG_CTX_CF9_SHIFT">E4_TSTORM_ETH_CONN_AG_CTX_CF9_SHIFT</dfn>      0</u></td></tr>
<tr><th id="496">496</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_ETH_CONN_AG_CTX_CF10_MASK" data-ref="_M/E4_TSTORM_ETH_CONN_AG_CTX_CF10_MASK">E4_TSTORM_ETH_CONN_AG_CTX_CF10_MASK</dfn>      0x3 /* cf10 */</u></td></tr>
<tr><th id="497">497</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_ETH_CONN_AG_CTX_CF10_SHIFT" data-ref="_M/E4_TSTORM_ETH_CONN_AG_CTX_CF10_SHIFT">E4_TSTORM_ETH_CONN_AG_CTX_CF10_SHIFT</dfn>     2</u></td></tr>
<tr><th id="498">498</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_ETH_CONN_AG_CTX_CF0EN_MASK" data-ref="_M/E4_TSTORM_ETH_CONN_AG_CTX_CF0EN_MASK">E4_TSTORM_ETH_CONN_AG_CTX_CF0EN_MASK</dfn>     0x1 /* cf0en */</u></td></tr>
<tr><th id="499">499</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_ETH_CONN_AG_CTX_CF0EN_SHIFT" data-ref="_M/E4_TSTORM_ETH_CONN_AG_CTX_CF0EN_SHIFT">E4_TSTORM_ETH_CONN_AG_CTX_CF0EN_SHIFT</dfn>    4</u></td></tr>
<tr><th id="500">500</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_ETH_CONN_AG_CTX_CF1EN_MASK" data-ref="_M/E4_TSTORM_ETH_CONN_AG_CTX_CF1EN_MASK">E4_TSTORM_ETH_CONN_AG_CTX_CF1EN_MASK</dfn>     0x1 /* cf1en */</u></td></tr>
<tr><th id="501">501</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_ETH_CONN_AG_CTX_CF1EN_SHIFT" data-ref="_M/E4_TSTORM_ETH_CONN_AG_CTX_CF1EN_SHIFT">E4_TSTORM_ETH_CONN_AG_CTX_CF1EN_SHIFT</dfn>    5</u></td></tr>
<tr><th id="502">502</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_ETH_CONN_AG_CTX_CF2EN_MASK" data-ref="_M/E4_TSTORM_ETH_CONN_AG_CTX_CF2EN_MASK">E4_TSTORM_ETH_CONN_AG_CTX_CF2EN_MASK</dfn>     0x1 /* cf2en */</u></td></tr>
<tr><th id="503">503</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_ETH_CONN_AG_CTX_CF2EN_SHIFT" data-ref="_M/E4_TSTORM_ETH_CONN_AG_CTX_CF2EN_SHIFT">E4_TSTORM_ETH_CONN_AG_CTX_CF2EN_SHIFT</dfn>    6</u></td></tr>
<tr><th id="504">504</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_ETH_CONN_AG_CTX_CF3EN_MASK" data-ref="_M/E4_TSTORM_ETH_CONN_AG_CTX_CF3EN_MASK">E4_TSTORM_ETH_CONN_AG_CTX_CF3EN_MASK</dfn>     0x1 /* cf3en */</u></td></tr>
<tr><th id="505">505</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_ETH_CONN_AG_CTX_CF3EN_SHIFT" data-ref="_M/E4_TSTORM_ETH_CONN_AG_CTX_CF3EN_SHIFT">E4_TSTORM_ETH_CONN_AG_CTX_CF3EN_SHIFT</dfn>    7</u></td></tr>
<tr><th id="506">506</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_tstorm_eth_conn_ag_ctx::flags4" title='e4_tstorm_eth_conn_ag_ctx::flags4' data-ref="e4_tstorm_eth_conn_ag_ctx::flags4">flags4</dfn>;</td></tr>
<tr><th id="507">507</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_ETH_CONN_AG_CTX_CF4EN_MASK" data-ref="_M/E4_TSTORM_ETH_CONN_AG_CTX_CF4EN_MASK">E4_TSTORM_ETH_CONN_AG_CTX_CF4EN_MASK</dfn>     0x1 /* cf4en */</u></td></tr>
<tr><th id="508">508</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_ETH_CONN_AG_CTX_CF4EN_SHIFT" data-ref="_M/E4_TSTORM_ETH_CONN_AG_CTX_CF4EN_SHIFT">E4_TSTORM_ETH_CONN_AG_CTX_CF4EN_SHIFT</dfn>    0</u></td></tr>
<tr><th id="509">509</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_ETH_CONN_AG_CTX_CF5EN_MASK" data-ref="_M/E4_TSTORM_ETH_CONN_AG_CTX_CF5EN_MASK">E4_TSTORM_ETH_CONN_AG_CTX_CF5EN_MASK</dfn>     0x1 /* cf5en */</u></td></tr>
<tr><th id="510">510</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_ETH_CONN_AG_CTX_CF5EN_SHIFT" data-ref="_M/E4_TSTORM_ETH_CONN_AG_CTX_CF5EN_SHIFT">E4_TSTORM_ETH_CONN_AG_CTX_CF5EN_SHIFT</dfn>    1</u></td></tr>
<tr><th id="511">511</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_ETH_CONN_AG_CTX_CF6EN_MASK" data-ref="_M/E4_TSTORM_ETH_CONN_AG_CTX_CF6EN_MASK">E4_TSTORM_ETH_CONN_AG_CTX_CF6EN_MASK</dfn>     0x1 /* cf6en */</u></td></tr>
<tr><th id="512">512</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_ETH_CONN_AG_CTX_CF6EN_SHIFT" data-ref="_M/E4_TSTORM_ETH_CONN_AG_CTX_CF6EN_SHIFT">E4_TSTORM_ETH_CONN_AG_CTX_CF6EN_SHIFT</dfn>    2</u></td></tr>
<tr><th id="513">513</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_ETH_CONN_AG_CTX_CF7EN_MASK" data-ref="_M/E4_TSTORM_ETH_CONN_AG_CTX_CF7EN_MASK">E4_TSTORM_ETH_CONN_AG_CTX_CF7EN_MASK</dfn>     0x1 /* cf7en */</u></td></tr>
<tr><th id="514">514</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_ETH_CONN_AG_CTX_CF7EN_SHIFT" data-ref="_M/E4_TSTORM_ETH_CONN_AG_CTX_CF7EN_SHIFT">E4_TSTORM_ETH_CONN_AG_CTX_CF7EN_SHIFT</dfn>    3</u></td></tr>
<tr><th id="515">515</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_ETH_CONN_AG_CTX_CF8EN_MASK" data-ref="_M/E4_TSTORM_ETH_CONN_AG_CTX_CF8EN_MASK">E4_TSTORM_ETH_CONN_AG_CTX_CF8EN_MASK</dfn>     0x1 /* cf8en */</u></td></tr>
<tr><th id="516">516</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_ETH_CONN_AG_CTX_CF8EN_SHIFT" data-ref="_M/E4_TSTORM_ETH_CONN_AG_CTX_CF8EN_SHIFT">E4_TSTORM_ETH_CONN_AG_CTX_CF8EN_SHIFT</dfn>    4</u></td></tr>
<tr><th id="517">517</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_ETH_CONN_AG_CTX_CF9EN_MASK" data-ref="_M/E4_TSTORM_ETH_CONN_AG_CTX_CF9EN_MASK">E4_TSTORM_ETH_CONN_AG_CTX_CF9EN_MASK</dfn>     0x1 /* cf9en */</u></td></tr>
<tr><th id="518">518</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_ETH_CONN_AG_CTX_CF9EN_SHIFT" data-ref="_M/E4_TSTORM_ETH_CONN_AG_CTX_CF9EN_SHIFT">E4_TSTORM_ETH_CONN_AG_CTX_CF9EN_SHIFT</dfn>    5</u></td></tr>
<tr><th id="519">519</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_ETH_CONN_AG_CTX_CF10EN_MASK" data-ref="_M/E4_TSTORM_ETH_CONN_AG_CTX_CF10EN_MASK">E4_TSTORM_ETH_CONN_AG_CTX_CF10EN_MASK</dfn>    0x1 /* cf10en */</u></td></tr>
<tr><th id="520">520</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_ETH_CONN_AG_CTX_CF10EN_SHIFT" data-ref="_M/E4_TSTORM_ETH_CONN_AG_CTX_CF10EN_SHIFT">E4_TSTORM_ETH_CONN_AG_CTX_CF10EN_SHIFT</dfn>   6</u></td></tr>
<tr><th id="521">521</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_ETH_CONN_AG_CTX_RULE0EN_MASK" data-ref="_M/E4_TSTORM_ETH_CONN_AG_CTX_RULE0EN_MASK">E4_TSTORM_ETH_CONN_AG_CTX_RULE0EN_MASK</dfn>   0x1 /* rule0en */</u></td></tr>
<tr><th id="522">522</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_ETH_CONN_AG_CTX_RULE0EN_SHIFT" data-ref="_M/E4_TSTORM_ETH_CONN_AG_CTX_RULE0EN_SHIFT">E4_TSTORM_ETH_CONN_AG_CTX_RULE0EN_SHIFT</dfn>  7</u></td></tr>
<tr><th id="523">523</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_tstorm_eth_conn_ag_ctx::flags5" title='e4_tstorm_eth_conn_ag_ctx::flags5' data-ref="e4_tstorm_eth_conn_ag_ctx::flags5">flags5</dfn>;</td></tr>
<tr><th id="524">524</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_ETH_CONN_AG_CTX_RULE1EN_MASK" data-ref="_M/E4_TSTORM_ETH_CONN_AG_CTX_RULE1EN_MASK">E4_TSTORM_ETH_CONN_AG_CTX_RULE1EN_MASK</dfn>   0x1 /* rule1en */</u></td></tr>
<tr><th id="525">525</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_ETH_CONN_AG_CTX_RULE1EN_SHIFT" data-ref="_M/E4_TSTORM_ETH_CONN_AG_CTX_RULE1EN_SHIFT">E4_TSTORM_ETH_CONN_AG_CTX_RULE1EN_SHIFT</dfn>  0</u></td></tr>
<tr><th id="526">526</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_ETH_CONN_AG_CTX_RULE2EN_MASK" data-ref="_M/E4_TSTORM_ETH_CONN_AG_CTX_RULE2EN_MASK">E4_TSTORM_ETH_CONN_AG_CTX_RULE2EN_MASK</dfn>   0x1 /* rule2en */</u></td></tr>
<tr><th id="527">527</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_ETH_CONN_AG_CTX_RULE2EN_SHIFT" data-ref="_M/E4_TSTORM_ETH_CONN_AG_CTX_RULE2EN_SHIFT">E4_TSTORM_ETH_CONN_AG_CTX_RULE2EN_SHIFT</dfn>  1</u></td></tr>
<tr><th id="528">528</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_ETH_CONN_AG_CTX_RULE3EN_MASK" data-ref="_M/E4_TSTORM_ETH_CONN_AG_CTX_RULE3EN_MASK">E4_TSTORM_ETH_CONN_AG_CTX_RULE3EN_MASK</dfn>   0x1 /* rule3en */</u></td></tr>
<tr><th id="529">529</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_ETH_CONN_AG_CTX_RULE3EN_SHIFT" data-ref="_M/E4_TSTORM_ETH_CONN_AG_CTX_RULE3EN_SHIFT">E4_TSTORM_ETH_CONN_AG_CTX_RULE3EN_SHIFT</dfn>  2</u></td></tr>
<tr><th id="530">530</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_ETH_CONN_AG_CTX_RULE4EN_MASK" data-ref="_M/E4_TSTORM_ETH_CONN_AG_CTX_RULE4EN_MASK">E4_TSTORM_ETH_CONN_AG_CTX_RULE4EN_MASK</dfn>   0x1 /* rule4en */</u></td></tr>
<tr><th id="531">531</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_ETH_CONN_AG_CTX_RULE4EN_SHIFT" data-ref="_M/E4_TSTORM_ETH_CONN_AG_CTX_RULE4EN_SHIFT">E4_TSTORM_ETH_CONN_AG_CTX_RULE4EN_SHIFT</dfn>  3</u></td></tr>
<tr><th id="532">532</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_ETH_CONN_AG_CTX_RULE5EN_MASK" data-ref="_M/E4_TSTORM_ETH_CONN_AG_CTX_RULE5EN_MASK">E4_TSTORM_ETH_CONN_AG_CTX_RULE5EN_MASK</dfn>   0x1 /* rule5en */</u></td></tr>
<tr><th id="533">533</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_ETH_CONN_AG_CTX_RULE5EN_SHIFT" data-ref="_M/E4_TSTORM_ETH_CONN_AG_CTX_RULE5EN_SHIFT">E4_TSTORM_ETH_CONN_AG_CTX_RULE5EN_SHIFT</dfn>  4</u></td></tr>
<tr><th id="534">534</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_ETH_CONN_AG_CTX_RX_BD_EN_MASK" data-ref="_M/E4_TSTORM_ETH_CONN_AG_CTX_RX_BD_EN_MASK">E4_TSTORM_ETH_CONN_AG_CTX_RX_BD_EN_MASK</dfn>  0x1 /* rule6en */</u></td></tr>
<tr><th id="535">535</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_ETH_CONN_AG_CTX_RX_BD_EN_SHIFT" data-ref="_M/E4_TSTORM_ETH_CONN_AG_CTX_RX_BD_EN_SHIFT">E4_TSTORM_ETH_CONN_AG_CTX_RX_BD_EN_SHIFT</dfn> 5</u></td></tr>
<tr><th id="536">536</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_ETH_CONN_AG_CTX_RULE7EN_MASK" data-ref="_M/E4_TSTORM_ETH_CONN_AG_CTX_RULE7EN_MASK">E4_TSTORM_ETH_CONN_AG_CTX_RULE7EN_MASK</dfn>   0x1 /* rule7en */</u></td></tr>
<tr><th id="537">537</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_ETH_CONN_AG_CTX_RULE7EN_SHIFT" data-ref="_M/E4_TSTORM_ETH_CONN_AG_CTX_RULE7EN_SHIFT">E4_TSTORM_ETH_CONN_AG_CTX_RULE7EN_SHIFT</dfn>  6</u></td></tr>
<tr><th id="538">538</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_ETH_CONN_AG_CTX_RULE8EN_MASK" data-ref="_M/E4_TSTORM_ETH_CONN_AG_CTX_RULE8EN_MASK">E4_TSTORM_ETH_CONN_AG_CTX_RULE8EN_MASK</dfn>   0x1 /* rule8en */</u></td></tr>
<tr><th id="539">539</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_ETH_CONN_AG_CTX_RULE8EN_SHIFT" data-ref="_M/E4_TSTORM_ETH_CONN_AG_CTX_RULE8EN_SHIFT">E4_TSTORM_ETH_CONN_AG_CTX_RULE8EN_SHIFT</dfn>  7</u></td></tr>
<tr><th id="540">540</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e4_tstorm_eth_conn_ag_ctx::reg0" title='e4_tstorm_eth_conn_ag_ctx::reg0' data-ref="e4_tstorm_eth_conn_ag_ctx::reg0">reg0</dfn> <i>/* reg0 */</i>;</td></tr>
<tr><th id="541">541</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e4_tstorm_eth_conn_ag_ctx::reg1" title='e4_tstorm_eth_conn_ag_ctx::reg1' data-ref="e4_tstorm_eth_conn_ag_ctx::reg1">reg1</dfn> <i>/* reg1 */</i>;</td></tr>
<tr><th id="542">542</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e4_tstorm_eth_conn_ag_ctx::reg2" title='e4_tstorm_eth_conn_ag_ctx::reg2' data-ref="e4_tstorm_eth_conn_ag_ctx::reg2">reg2</dfn> <i>/* reg2 */</i>;</td></tr>
<tr><th id="543">543</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e4_tstorm_eth_conn_ag_ctx::reg3" title='e4_tstorm_eth_conn_ag_ctx::reg3' data-ref="e4_tstorm_eth_conn_ag_ctx::reg3">reg3</dfn> <i>/* reg3 */</i>;</td></tr>
<tr><th id="544">544</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e4_tstorm_eth_conn_ag_ctx::reg4" title='e4_tstorm_eth_conn_ag_ctx::reg4' data-ref="e4_tstorm_eth_conn_ag_ctx::reg4">reg4</dfn> <i>/* reg4 */</i>;</td></tr>
<tr><th id="545">545</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e4_tstorm_eth_conn_ag_ctx::reg5" title='e4_tstorm_eth_conn_ag_ctx::reg5' data-ref="e4_tstorm_eth_conn_ag_ctx::reg5">reg5</dfn> <i>/* reg5 */</i>;</td></tr>
<tr><th id="546">546</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e4_tstorm_eth_conn_ag_ctx::reg6" title='e4_tstorm_eth_conn_ag_ctx::reg6' data-ref="e4_tstorm_eth_conn_ag_ctx::reg6">reg6</dfn> <i>/* reg6 */</i>;</td></tr>
<tr><th id="547">547</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e4_tstorm_eth_conn_ag_ctx::reg7" title='e4_tstorm_eth_conn_ag_ctx::reg7' data-ref="e4_tstorm_eth_conn_ag_ctx::reg7">reg7</dfn> <i>/* reg7 */</i>;</td></tr>
<tr><th id="548">548</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e4_tstorm_eth_conn_ag_ctx::reg8" title='e4_tstorm_eth_conn_ag_ctx::reg8' data-ref="e4_tstorm_eth_conn_ag_ctx::reg8">reg8</dfn> <i>/* reg8 */</i>;</td></tr>
<tr><th id="549">549</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_tstorm_eth_conn_ag_ctx::byte2" title='e4_tstorm_eth_conn_ag_ctx::byte2' data-ref="e4_tstorm_eth_conn_ag_ctx::byte2">byte2</dfn> <i>/* byte2 */</i>;</td></tr>
<tr><th id="550">550</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_tstorm_eth_conn_ag_ctx::byte3" title='e4_tstorm_eth_conn_ag_ctx::byte3' data-ref="e4_tstorm_eth_conn_ag_ctx::byte3">byte3</dfn> <i>/* byte3 */</i>;</td></tr>
<tr><th id="551">551</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="e4_tstorm_eth_conn_ag_ctx::rx_bd_cons" title='e4_tstorm_eth_conn_ag_ctx::rx_bd_cons' data-ref="e4_tstorm_eth_conn_ag_ctx::rx_bd_cons">rx_bd_cons</dfn> <i>/* word0 */</i>;</td></tr>
<tr><th id="552">552</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_tstorm_eth_conn_ag_ctx::byte4" title='e4_tstorm_eth_conn_ag_ctx::byte4' data-ref="e4_tstorm_eth_conn_ag_ctx::byte4">byte4</dfn> <i>/* byte4 */</i>;</td></tr>
<tr><th id="553">553</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_tstorm_eth_conn_ag_ctx::byte5" title='e4_tstorm_eth_conn_ag_ctx::byte5' data-ref="e4_tstorm_eth_conn_ag_ctx::byte5">byte5</dfn> <i>/* byte5 */</i>;</td></tr>
<tr><th id="554">554</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="e4_tstorm_eth_conn_ag_ctx::rx_bd_prod" title='e4_tstorm_eth_conn_ag_ctx::rx_bd_prod' data-ref="e4_tstorm_eth_conn_ag_ctx::rx_bd_prod">rx_bd_prod</dfn> <i>/* word1 */</i>;</td></tr>
<tr><th id="555">555</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="e4_tstorm_eth_conn_ag_ctx::word2" title='e4_tstorm_eth_conn_ag_ctx::word2' data-ref="e4_tstorm_eth_conn_ag_ctx::word2">word2</dfn> <i>/* conn_dpi */</i>;</td></tr>
<tr><th id="556">556</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="e4_tstorm_eth_conn_ag_ctx::word3" title='e4_tstorm_eth_conn_ag_ctx::word3' data-ref="e4_tstorm_eth_conn_ag_ctx::word3">word3</dfn> <i>/* word3 */</i>;</td></tr>
<tr><th id="557">557</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e4_tstorm_eth_conn_ag_ctx::reg9" title='e4_tstorm_eth_conn_ag_ctx::reg9' data-ref="e4_tstorm_eth_conn_ag_ctx::reg9">reg9</dfn> <i>/* reg9 */</i>;</td></tr>
<tr><th id="558">558</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e4_tstorm_eth_conn_ag_ctx::reg10" title='e4_tstorm_eth_conn_ag_ctx::reg10' data-ref="e4_tstorm_eth_conn_ag_ctx::reg10">reg10</dfn> <i>/* reg10 */</i>;</td></tr>
<tr><th id="559">559</th><td>};</td></tr>
<tr><th id="560">560</th><td></td></tr>
<tr><th id="561">561</th><td><b>struct</b> <dfn class="type def" id="e4_ustorm_eth_conn_ag_ctx" title='e4_ustorm_eth_conn_ag_ctx' data-ref="e4_ustorm_eth_conn_ag_ctx">e4_ustorm_eth_conn_ag_ctx</dfn> {</td></tr>
<tr><th id="562">562</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_ustorm_eth_conn_ag_ctx::byte0" title='e4_ustorm_eth_conn_ag_ctx::byte0' data-ref="e4_ustorm_eth_conn_ag_ctx::byte0">byte0</dfn> <i>/* cdu_validation */</i>;</td></tr>
<tr><th id="563">563</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_ustorm_eth_conn_ag_ctx::byte1" title='e4_ustorm_eth_conn_ag_ctx::byte1' data-ref="e4_ustorm_eth_conn_ag_ctx::byte1">byte1</dfn> <i>/* state */</i>;</td></tr>
<tr><th id="564">564</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_ustorm_eth_conn_ag_ctx::flags0" title='e4_ustorm_eth_conn_ag_ctx::flags0' data-ref="e4_ustorm_eth_conn_ag_ctx::flags0">flags0</dfn>;</td></tr>
<tr><th id="565">565</th><td><i>/* exist_in_qm0 */</i></td></tr>
<tr><th id="566">566</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_ETH_CONN_AG_CTX_BIT0_MASK" data-ref="_M/E4_USTORM_ETH_CONN_AG_CTX_BIT0_MASK">E4_USTORM_ETH_CONN_AG_CTX_BIT0_MASK</dfn>                    0x1</u></td></tr>
<tr><th id="567">567</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_ETH_CONN_AG_CTX_BIT0_SHIFT" data-ref="_M/E4_USTORM_ETH_CONN_AG_CTX_BIT0_SHIFT">E4_USTORM_ETH_CONN_AG_CTX_BIT0_SHIFT</dfn>                   0</u></td></tr>
<tr><th id="568">568</th><td><i>/* exist_in_qm1 */</i></td></tr>
<tr><th id="569">569</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_ETH_CONN_AG_CTX_BIT1_MASK" data-ref="_M/E4_USTORM_ETH_CONN_AG_CTX_BIT1_MASK">E4_USTORM_ETH_CONN_AG_CTX_BIT1_MASK</dfn>                    0x1</u></td></tr>
<tr><th id="570">570</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_ETH_CONN_AG_CTX_BIT1_SHIFT" data-ref="_M/E4_USTORM_ETH_CONN_AG_CTX_BIT1_SHIFT">E4_USTORM_ETH_CONN_AG_CTX_BIT1_SHIFT</dfn>                   1</u></td></tr>
<tr><th id="571">571</th><td><i>/* timer0cf */</i></td></tr>
<tr><th id="572">572</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_ETH_CONN_AG_CTX_TX_PMD_TERMINATE_CF_MASK" data-ref="_M/E4_USTORM_ETH_CONN_AG_CTX_TX_PMD_TERMINATE_CF_MASK">E4_USTORM_ETH_CONN_AG_CTX_TX_PMD_TERMINATE_CF_MASK</dfn>     0x3</u></td></tr>
<tr><th id="573">573</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_ETH_CONN_AG_CTX_TX_PMD_TERMINATE_CF_SHIFT" data-ref="_M/E4_USTORM_ETH_CONN_AG_CTX_TX_PMD_TERMINATE_CF_SHIFT">E4_USTORM_ETH_CONN_AG_CTX_TX_PMD_TERMINATE_CF_SHIFT</dfn>    2</u></td></tr>
<tr><th id="574">574</th><td><i>/* timer1cf */</i></td></tr>
<tr><th id="575">575</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_ETH_CONN_AG_CTX_RX_PMD_TERMINATE_CF_MASK" data-ref="_M/E4_USTORM_ETH_CONN_AG_CTX_RX_PMD_TERMINATE_CF_MASK">E4_USTORM_ETH_CONN_AG_CTX_RX_PMD_TERMINATE_CF_MASK</dfn>     0x3</u></td></tr>
<tr><th id="576">576</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_ETH_CONN_AG_CTX_RX_PMD_TERMINATE_CF_SHIFT" data-ref="_M/E4_USTORM_ETH_CONN_AG_CTX_RX_PMD_TERMINATE_CF_SHIFT">E4_USTORM_ETH_CONN_AG_CTX_RX_PMD_TERMINATE_CF_SHIFT</dfn>    4</u></td></tr>
<tr><th id="577">577</th><td><i>/* timer2cf */</i></td></tr>
<tr><th id="578">578</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_ETH_CONN_AG_CTX_CF2_MASK" data-ref="_M/E4_USTORM_ETH_CONN_AG_CTX_CF2_MASK">E4_USTORM_ETH_CONN_AG_CTX_CF2_MASK</dfn>                     0x3</u></td></tr>
<tr><th id="579">579</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_ETH_CONN_AG_CTX_CF2_SHIFT" data-ref="_M/E4_USTORM_ETH_CONN_AG_CTX_CF2_SHIFT">E4_USTORM_ETH_CONN_AG_CTX_CF2_SHIFT</dfn>                    6</u></td></tr>
<tr><th id="580">580</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_ustorm_eth_conn_ag_ctx::flags1" title='e4_ustorm_eth_conn_ag_ctx::flags1' data-ref="e4_ustorm_eth_conn_ag_ctx::flags1">flags1</dfn>;</td></tr>
<tr><th id="581">581</th><td><i>/* timer_stop_all */</i></td></tr>
<tr><th id="582">582</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_ETH_CONN_AG_CTX_CF3_MASK" data-ref="_M/E4_USTORM_ETH_CONN_AG_CTX_CF3_MASK">E4_USTORM_ETH_CONN_AG_CTX_CF3_MASK</dfn>                     0x3</u></td></tr>
<tr><th id="583">583</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_ETH_CONN_AG_CTX_CF3_SHIFT" data-ref="_M/E4_USTORM_ETH_CONN_AG_CTX_CF3_SHIFT">E4_USTORM_ETH_CONN_AG_CTX_CF3_SHIFT</dfn>                    0</u></td></tr>
<tr><th id="584">584</th><td><i>/* cf4 */</i></td></tr>
<tr><th id="585">585</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_ETH_CONN_AG_CTX_TX_ARM_CF_MASK" data-ref="_M/E4_USTORM_ETH_CONN_AG_CTX_TX_ARM_CF_MASK">E4_USTORM_ETH_CONN_AG_CTX_TX_ARM_CF_MASK</dfn>               0x3</u></td></tr>
<tr><th id="586">586</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_ETH_CONN_AG_CTX_TX_ARM_CF_SHIFT" data-ref="_M/E4_USTORM_ETH_CONN_AG_CTX_TX_ARM_CF_SHIFT">E4_USTORM_ETH_CONN_AG_CTX_TX_ARM_CF_SHIFT</dfn>              2</u></td></tr>
<tr><th id="587">587</th><td><i>/* cf5 */</i></td></tr>
<tr><th id="588">588</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_ETH_CONN_AG_CTX_RX_ARM_CF_MASK" data-ref="_M/E4_USTORM_ETH_CONN_AG_CTX_RX_ARM_CF_MASK">E4_USTORM_ETH_CONN_AG_CTX_RX_ARM_CF_MASK</dfn>               0x3</u></td></tr>
<tr><th id="589">589</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_ETH_CONN_AG_CTX_RX_ARM_CF_SHIFT" data-ref="_M/E4_USTORM_ETH_CONN_AG_CTX_RX_ARM_CF_SHIFT">E4_USTORM_ETH_CONN_AG_CTX_RX_ARM_CF_SHIFT</dfn>              4</u></td></tr>
<tr><th id="590">590</th><td><i>/* cf6 */</i></td></tr>
<tr><th id="591">591</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_ETH_CONN_AG_CTX_TX_BD_CONS_UPD_CF_MASK" data-ref="_M/E4_USTORM_ETH_CONN_AG_CTX_TX_BD_CONS_UPD_CF_MASK">E4_USTORM_ETH_CONN_AG_CTX_TX_BD_CONS_UPD_CF_MASK</dfn>       0x3</u></td></tr>
<tr><th id="592">592</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_ETH_CONN_AG_CTX_TX_BD_CONS_UPD_CF_SHIFT" data-ref="_M/E4_USTORM_ETH_CONN_AG_CTX_TX_BD_CONS_UPD_CF_SHIFT">E4_USTORM_ETH_CONN_AG_CTX_TX_BD_CONS_UPD_CF_SHIFT</dfn>      6</u></td></tr>
<tr><th id="593">593</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_ustorm_eth_conn_ag_ctx::flags2" title='e4_ustorm_eth_conn_ag_ctx::flags2' data-ref="e4_ustorm_eth_conn_ag_ctx::flags2">flags2</dfn>;</td></tr>
<tr><th id="594">594</th><td><i>/* cf0en */</i></td></tr>
<tr><th id="595">595</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_ETH_CONN_AG_CTX_TX_PMD_TERMINATE_CF_EN_MASK" data-ref="_M/E4_USTORM_ETH_CONN_AG_CTX_TX_PMD_TERMINATE_CF_EN_MASK">E4_USTORM_ETH_CONN_AG_CTX_TX_PMD_TERMINATE_CF_EN_MASK</dfn>  0x1</u></td></tr>
<tr><th id="596">596</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_ETH_CONN_AG_CTX_TX_PMD_TERMINATE_CF_EN_SHIFT" data-ref="_M/E4_USTORM_ETH_CONN_AG_CTX_TX_PMD_TERMINATE_CF_EN_SHIFT">E4_USTORM_ETH_CONN_AG_CTX_TX_PMD_TERMINATE_CF_EN_SHIFT</dfn> 0</u></td></tr>
<tr><th id="597">597</th><td><i>/* cf1en */</i></td></tr>
<tr><th id="598">598</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_ETH_CONN_AG_CTX_RX_PMD_TERMINATE_CF_EN_MASK" data-ref="_M/E4_USTORM_ETH_CONN_AG_CTX_RX_PMD_TERMINATE_CF_EN_MASK">E4_USTORM_ETH_CONN_AG_CTX_RX_PMD_TERMINATE_CF_EN_MASK</dfn>  0x1</u></td></tr>
<tr><th id="599">599</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_ETH_CONN_AG_CTX_RX_PMD_TERMINATE_CF_EN_SHIFT" data-ref="_M/E4_USTORM_ETH_CONN_AG_CTX_RX_PMD_TERMINATE_CF_EN_SHIFT">E4_USTORM_ETH_CONN_AG_CTX_RX_PMD_TERMINATE_CF_EN_SHIFT</dfn> 1</u></td></tr>
<tr><th id="600">600</th><td><i>/* cf2en */</i></td></tr>
<tr><th id="601">601</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_ETH_CONN_AG_CTX_CF2EN_MASK" data-ref="_M/E4_USTORM_ETH_CONN_AG_CTX_CF2EN_MASK">E4_USTORM_ETH_CONN_AG_CTX_CF2EN_MASK</dfn>                   0x1</u></td></tr>
<tr><th id="602">602</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_ETH_CONN_AG_CTX_CF2EN_SHIFT" data-ref="_M/E4_USTORM_ETH_CONN_AG_CTX_CF2EN_SHIFT">E4_USTORM_ETH_CONN_AG_CTX_CF2EN_SHIFT</dfn>                  2</u></td></tr>
<tr><th id="603">603</th><td><i>/* cf3en */</i></td></tr>
<tr><th id="604">604</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_ETH_CONN_AG_CTX_CF3EN_MASK" data-ref="_M/E4_USTORM_ETH_CONN_AG_CTX_CF3EN_MASK">E4_USTORM_ETH_CONN_AG_CTX_CF3EN_MASK</dfn>                   0x1</u></td></tr>
<tr><th id="605">605</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_ETH_CONN_AG_CTX_CF3EN_SHIFT" data-ref="_M/E4_USTORM_ETH_CONN_AG_CTX_CF3EN_SHIFT">E4_USTORM_ETH_CONN_AG_CTX_CF3EN_SHIFT</dfn>                  3</u></td></tr>
<tr><th id="606">606</th><td><i>/* cf4en */</i></td></tr>
<tr><th id="607">607</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_ETH_CONN_AG_CTX_TX_ARM_CF_EN_MASK" data-ref="_M/E4_USTORM_ETH_CONN_AG_CTX_TX_ARM_CF_EN_MASK">E4_USTORM_ETH_CONN_AG_CTX_TX_ARM_CF_EN_MASK</dfn>            0x1</u></td></tr>
<tr><th id="608">608</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_ETH_CONN_AG_CTX_TX_ARM_CF_EN_SHIFT" data-ref="_M/E4_USTORM_ETH_CONN_AG_CTX_TX_ARM_CF_EN_SHIFT">E4_USTORM_ETH_CONN_AG_CTX_TX_ARM_CF_EN_SHIFT</dfn>           4</u></td></tr>
<tr><th id="609">609</th><td><i>/* cf5en */</i></td></tr>
<tr><th id="610">610</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_ETH_CONN_AG_CTX_RX_ARM_CF_EN_MASK" data-ref="_M/E4_USTORM_ETH_CONN_AG_CTX_RX_ARM_CF_EN_MASK">E4_USTORM_ETH_CONN_AG_CTX_RX_ARM_CF_EN_MASK</dfn>            0x1</u></td></tr>
<tr><th id="611">611</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_ETH_CONN_AG_CTX_RX_ARM_CF_EN_SHIFT" data-ref="_M/E4_USTORM_ETH_CONN_AG_CTX_RX_ARM_CF_EN_SHIFT">E4_USTORM_ETH_CONN_AG_CTX_RX_ARM_CF_EN_SHIFT</dfn>           5</u></td></tr>
<tr><th id="612">612</th><td><i>/* cf6en */</i></td></tr>
<tr><th id="613">613</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_ETH_CONN_AG_CTX_TX_BD_CONS_UPD_CF_EN_MASK" data-ref="_M/E4_USTORM_ETH_CONN_AG_CTX_TX_BD_CONS_UPD_CF_EN_MASK">E4_USTORM_ETH_CONN_AG_CTX_TX_BD_CONS_UPD_CF_EN_MASK</dfn>    0x1</u></td></tr>
<tr><th id="614">614</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_ETH_CONN_AG_CTX_TX_BD_CONS_UPD_CF_EN_SHIFT" data-ref="_M/E4_USTORM_ETH_CONN_AG_CTX_TX_BD_CONS_UPD_CF_EN_SHIFT">E4_USTORM_ETH_CONN_AG_CTX_TX_BD_CONS_UPD_CF_EN_SHIFT</dfn>   6</u></td></tr>
<tr><th id="615">615</th><td><i>/* rule0en */</i></td></tr>
<tr><th id="616">616</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_ETH_CONN_AG_CTX_RULE0EN_MASK" data-ref="_M/E4_USTORM_ETH_CONN_AG_CTX_RULE0EN_MASK">E4_USTORM_ETH_CONN_AG_CTX_RULE0EN_MASK</dfn>                 0x1</u></td></tr>
<tr><th id="617">617</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_ETH_CONN_AG_CTX_RULE0EN_SHIFT" data-ref="_M/E4_USTORM_ETH_CONN_AG_CTX_RULE0EN_SHIFT">E4_USTORM_ETH_CONN_AG_CTX_RULE0EN_SHIFT</dfn>                7</u></td></tr>
<tr><th id="618">618</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_ustorm_eth_conn_ag_ctx::flags3" title='e4_ustorm_eth_conn_ag_ctx::flags3' data-ref="e4_ustorm_eth_conn_ag_ctx::flags3">flags3</dfn>;</td></tr>
<tr><th id="619">619</th><td><i>/* rule1en */</i></td></tr>
<tr><th id="620">620</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_ETH_CONN_AG_CTX_RULE1EN_MASK" data-ref="_M/E4_USTORM_ETH_CONN_AG_CTX_RULE1EN_MASK">E4_USTORM_ETH_CONN_AG_CTX_RULE1EN_MASK</dfn>                 0x1</u></td></tr>
<tr><th id="621">621</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_ETH_CONN_AG_CTX_RULE1EN_SHIFT" data-ref="_M/E4_USTORM_ETH_CONN_AG_CTX_RULE1EN_SHIFT">E4_USTORM_ETH_CONN_AG_CTX_RULE1EN_SHIFT</dfn>                0</u></td></tr>
<tr><th id="622">622</th><td><i>/* rule2en */</i></td></tr>
<tr><th id="623">623</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_ETH_CONN_AG_CTX_RULE2EN_MASK" data-ref="_M/E4_USTORM_ETH_CONN_AG_CTX_RULE2EN_MASK">E4_USTORM_ETH_CONN_AG_CTX_RULE2EN_MASK</dfn>                 0x1</u></td></tr>
<tr><th id="624">624</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_ETH_CONN_AG_CTX_RULE2EN_SHIFT" data-ref="_M/E4_USTORM_ETH_CONN_AG_CTX_RULE2EN_SHIFT">E4_USTORM_ETH_CONN_AG_CTX_RULE2EN_SHIFT</dfn>                1</u></td></tr>
<tr><th id="625">625</th><td><i>/* rule3en */</i></td></tr>
<tr><th id="626">626</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_ETH_CONN_AG_CTX_RULE3EN_MASK" data-ref="_M/E4_USTORM_ETH_CONN_AG_CTX_RULE3EN_MASK">E4_USTORM_ETH_CONN_AG_CTX_RULE3EN_MASK</dfn>                 0x1</u></td></tr>
<tr><th id="627">627</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_ETH_CONN_AG_CTX_RULE3EN_SHIFT" data-ref="_M/E4_USTORM_ETH_CONN_AG_CTX_RULE3EN_SHIFT">E4_USTORM_ETH_CONN_AG_CTX_RULE3EN_SHIFT</dfn>                2</u></td></tr>
<tr><th id="628">628</th><td><i>/* rule4en */</i></td></tr>
<tr><th id="629">629</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_ETH_CONN_AG_CTX_RULE4EN_MASK" data-ref="_M/E4_USTORM_ETH_CONN_AG_CTX_RULE4EN_MASK">E4_USTORM_ETH_CONN_AG_CTX_RULE4EN_MASK</dfn>                 0x1</u></td></tr>
<tr><th id="630">630</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_ETH_CONN_AG_CTX_RULE4EN_SHIFT" data-ref="_M/E4_USTORM_ETH_CONN_AG_CTX_RULE4EN_SHIFT">E4_USTORM_ETH_CONN_AG_CTX_RULE4EN_SHIFT</dfn>                3</u></td></tr>
<tr><th id="631">631</th><td><i>/* rule5en */</i></td></tr>
<tr><th id="632">632</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_ETH_CONN_AG_CTX_RULE5EN_MASK" data-ref="_M/E4_USTORM_ETH_CONN_AG_CTX_RULE5EN_MASK">E4_USTORM_ETH_CONN_AG_CTX_RULE5EN_MASK</dfn>                 0x1</u></td></tr>
<tr><th id="633">633</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_ETH_CONN_AG_CTX_RULE5EN_SHIFT" data-ref="_M/E4_USTORM_ETH_CONN_AG_CTX_RULE5EN_SHIFT">E4_USTORM_ETH_CONN_AG_CTX_RULE5EN_SHIFT</dfn>                4</u></td></tr>
<tr><th id="634">634</th><td><i>/* rule6en */</i></td></tr>
<tr><th id="635">635</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_ETH_CONN_AG_CTX_RULE6EN_MASK" data-ref="_M/E4_USTORM_ETH_CONN_AG_CTX_RULE6EN_MASK">E4_USTORM_ETH_CONN_AG_CTX_RULE6EN_MASK</dfn>                 0x1</u></td></tr>
<tr><th id="636">636</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_ETH_CONN_AG_CTX_RULE6EN_SHIFT" data-ref="_M/E4_USTORM_ETH_CONN_AG_CTX_RULE6EN_SHIFT">E4_USTORM_ETH_CONN_AG_CTX_RULE6EN_SHIFT</dfn>                5</u></td></tr>
<tr><th id="637">637</th><td><i>/* rule7en */</i></td></tr>
<tr><th id="638">638</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_ETH_CONN_AG_CTX_RULE7EN_MASK" data-ref="_M/E4_USTORM_ETH_CONN_AG_CTX_RULE7EN_MASK">E4_USTORM_ETH_CONN_AG_CTX_RULE7EN_MASK</dfn>                 0x1</u></td></tr>
<tr><th id="639">639</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_ETH_CONN_AG_CTX_RULE7EN_SHIFT" data-ref="_M/E4_USTORM_ETH_CONN_AG_CTX_RULE7EN_SHIFT">E4_USTORM_ETH_CONN_AG_CTX_RULE7EN_SHIFT</dfn>                6</u></td></tr>
<tr><th id="640">640</th><td><i>/* rule8en */</i></td></tr>
<tr><th id="641">641</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_ETH_CONN_AG_CTX_RULE8EN_MASK" data-ref="_M/E4_USTORM_ETH_CONN_AG_CTX_RULE8EN_MASK">E4_USTORM_ETH_CONN_AG_CTX_RULE8EN_MASK</dfn>                 0x1</u></td></tr>
<tr><th id="642">642</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_ETH_CONN_AG_CTX_RULE8EN_SHIFT" data-ref="_M/E4_USTORM_ETH_CONN_AG_CTX_RULE8EN_SHIFT">E4_USTORM_ETH_CONN_AG_CTX_RULE8EN_SHIFT</dfn>                7</u></td></tr>
<tr><th id="643">643</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_ustorm_eth_conn_ag_ctx::byte2" title='e4_ustorm_eth_conn_ag_ctx::byte2' data-ref="e4_ustorm_eth_conn_ag_ctx::byte2">byte2</dfn> <i>/* byte2 */</i>;</td></tr>
<tr><th id="644">644</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_ustorm_eth_conn_ag_ctx::byte3" title='e4_ustorm_eth_conn_ag_ctx::byte3' data-ref="e4_ustorm_eth_conn_ag_ctx::byte3">byte3</dfn> <i>/* byte3 */</i>;</td></tr>
<tr><th id="645">645</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="e4_ustorm_eth_conn_ag_ctx::word0" title='e4_ustorm_eth_conn_ag_ctx::word0' data-ref="e4_ustorm_eth_conn_ag_ctx::word0">word0</dfn> <i>/* conn_dpi */</i>;</td></tr>
<tr><th id="646">646</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="e4_ustorm_eth_conn_ag_ctx::tx_bd_cons" title='e4_ustorm_eth_conn_ag_ctx::tx_bd_cons' data-ref="e4_ustorm_eth_conn_ag_ctx::tx_bd_cons">tx_bd_cons</dfn> <i>/* word1 */</i>;</td></tr>
<tr><th id="647">647</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e4_ustorm_eth_conn_ag_ctx::reg0" title='e4_ustorm_eth_conn_ag_ctx::reg0' data-ref="e4_ustorm_eth_conn_ag_ctx::reg0">reg0</dfn> <i>/* reg0 */</i>;</td></tr>
<tr><th id="648">648</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e4_ustorm_eth_conn_ag_ctx::reg1" title='e4_ustorm_eth_conn_ag_ctx::reg1' data-ref="e4_ustorm_eth_conn_ag_ctx::reg1">reg1</dfn> <i>/* reg1 */</i>;</td></tr>
<tr><th id="649">649</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e4_ustorm_eth_conn_ag_ctx::reg2" title='e4_ustorm_eth_conn_ag_ctx::reg2' data-ref="e4_ustorm_eth_conn_ag_ctx::reg2">reg2</dfn> <i>/* reg2 */</i>;</td></tr>
<tr><th id="650">650</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e4_ustorm_eth_conn_ag_ctx::tx_int_coallecing_timeset" title='e4_ustorm_eth_conn_ag_ctx::tx_int_coallecing_timeset' data-ref="e4_ustorm_eth_conn_ag_ctx::tx_int_coallecing_timeset">tx_int_coallecing_timeset</dfn> <i>/* reg3 */</i>;</td></tr>
<tr><th id="651">651</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="e4_ustorm_eth_conn_ag_ctx::tx_drv_bd_cons" title='e4_ustorm_eth_conn_ag_ctx::tx_drv_bd_cons' data-ref="e4_ustorm_eth_conn_ag_ctx::tx_drv_bd_cons">tx_drv_bd_cons</dfn> <i>/* word2 */</i>;</td></tr>
<tr><th id="652">652</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="e4_ustorm_eth_conn_ag_ctx::rx_drv_cqe_cons" title='e4_ustorm_eth_conn_ag_ctx::rx_drv_cqe_cons' data-ref="e4_ustorm_eth_conn_ag_ctx::rx_drv_cqe_cons">rx_drv_cqe_cons</dfn> <i>/* word3 */</i>;</td></tr>
<tr><th id="653">653</th><td>};</td></tr>
<tr><th id="654">654</th><td></td></tr>
<tr><th id="655">655</th><td><i>/*</i></td></tr>
<tr><th id="656">656</th><td><i> * The eth storm context for the Ustorm</i></td></tr>
<tr><th id="657">657</th><td><i> */</i></td></tr>
<tr><th id="658">658</th><td><b>struct</b> <dfn class="type def" id="ustorm_eth_conn_st_ctx" title='ustorm_eth_conn_st_ctx' data-ref="ustorm_eth_conn_st_ctx">ustorm_eth_conn_st_ctx</dfn> {</td></tr>
<tr><th id="659">659</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="ustorm_eth_conn_st_ctx::reserved" title='ustorm_eth_conn_st_ctx::reserved' data-ref="ustorm_eth_conn_st_ctx::reserved">reserved</dfn>[<var>40</var>];</td></tr>
<tr><th id="660">660</th><td>};</td></tr>
<tr><th id="661">661</th><td></td></tr>
<tr><th id="662">662</th><td><i>/*</i></td></tr>
<tr><th id="663">663</th><td><i> * The eth storm context for the Mstorm</i></td></tr>
<tr><th id="664">664</th><td><i> */</i></td></tr>
<tr><th id="665">665</th><td><b>struct</b> <dfn class="type def" id="mstorm_eth_conn_st_ctx" title='mstorm_eth_conn_st_ctx' data-ref="mstorm_eth_conn_st_ctx">mstorm_eth_conn_st_ctx</dfn> {</td></tr>
<tr><th id="666">666</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="mstorm_eth_conn_st_ctx::reserved" title='mstorm_eth_conn_st_ctx::reserved' data-ref="mstorm_eth_conn_st_ctx::reserved">reserved</dfn>[<var>8</var>];</td></tr>
<tr><th id="667">667</th><td>};</td></tr>
<tr><th id="668">668</th><td></td></tr>
<tr><th id="669">669</th><td><i>/*</i></td></tr>
<tr><th id="670">670</th><td><i> * eth connection context</i></td></tr>
<tr><th id="671">671</th><td><i> */</i></td></tr>
<tr><th id="672">672</th><td><b>struct</b> <dfn class="type def" id="e4_eth_conn_context" title='e4_eth_conn_context' data-ref="e4_eth_conn_context">e4_eth_conn_context</dfn> {</td></tr>
<tr><th id="673">673</th><td><i>/* tstorm storm context */</i></td></tr>
<tr><th id="674">674</th><td>	<b>struct</b> <a class="type" href="#tstorm_eth_conn_st_ctx" title='tstorm_eth_conn_st_ctx' data-ref="tstorm_eth_conn_st_ctx">tstorm_eth_conn_st_ctx</a> <dfn class="decl field" id="e4_eth_conn_context::tstorm_st_context" title='e4_eth_conn_context::tstorm_st_context' data-ref="e4_eth_conn_context::tstorm_st_context">tstorm_st_context</dfn>;</td></tr>
<tr><th id="675">675</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="e4_eth_conn_context::tstorm_st_padding" title='e4_eth_conn_context::tstorm_st_padding' data-ref="e4_eth_conn_context::tstorm_st_padding">tstorm_st_padding</dfn>[<var>2</var>] <i>/* padding */</i>;</td></tr>
<tr><th id="676">676</th><td><i>/* pstorm storm context */</i></td></tr>
<tr><th id="677">677</th><td>	<b>struct</b> <a class="type" href="#pstorm_eth_conn_st_ctx" title='pstorm_eth_conn_st_ctx' data-ref="pstorm_eth_conn_st_ctx">pstorm_eth_conn_st_ctx</a> <dfn class="decl field" id="e4_eth_conn_context::pstorm_st_context" title='e4_eth_conn_context::pstorm_st_context' data-ref="e4_eth_conn_context::pstorm_st_context">pstorm_st_context</dfn>;</td></tr>
<tr><th id="678">678</th><td><i>/* xstorm storm context */</i></td></tr>
<tr><th id="679">679</th><td>	<b>struct</b> <a class="type" href="#xstorm_eth_conn_st_ctx" title='xstorm_eth_conn_st_ctx' data-ref="xstorm_eth_conn_st_ctx">xstorm_eth_conn_st_ctx</a> <dfn class="decl field" id="e4_eth_conn_context::xstorm_st_context" title='e4_eth_conn_context::xstorm_st_context' data-ref="e4_eth_conn_context::xstorm_st_context">xstorm_st_context</dfn>;</td></tr>
<tr><th id="680">680</th><td><i>/* xstorm aggregative context */</i></td></tr>
<tr><th id="681">681</th><td>	<b>struct</b> <a class="type" href="#e4_xstorm_eth_conn_ag_ctx" title='e4_xstorm_eth_conn_ag_ctx' data-ref="e4_xstorm_eth_conn_ag_ctx">e4_xstorm_eth_conn_ag_ctx</a> <dfn class="decl field" id="e4_eth_conn_context::xstorm_ag_context" title='e4_eth_conn_context::xstorm_ag_context' data-ref="e4_eth_conn_context::xstorm_ag_context">xstorm_ag_context</dfn>;</td></tr>
<tr><th id="682">682</th><td><i>/* ystorm storm context */</i></td></tr>
<tr><th id="683">683</th><td>	<b>struct</b> <a class="type" href="#ystorm_eth_conn_st_ctx" title='ystorm_eth_conn_st_ctx' data-ref="ystorm_eth_conn_st_ctx">ystorm_eth_conn_st_ctx</a> <dfn class="decl field" id="e4_eth_conn_context::ystorm_st_context" title='e4_eth_conn_context::ystorm_st_context' data-ref="e4_eth_conn_context::ystorm_st_context">ystorm_st_context</dfn>;</td></tr>
<tr><th id="684">684</th><td><i>/* ystorm aggregative context */</i></td></tr>
<tr><th id="685">685</th><td>	<b>struct</b> <a class="type" href="#e4_ystorm_eth_conn_ag_ctx" title='e4_ystorm_eth_conn_ag_ctx' data-ref="e4_ystorm_eth_conn_ag_ctx">e4_ystorm_eth_conn_ag_ctx</a> <dfn class="decl field" id="e4_eth_conn_context::ystorm_ag_context" title='e4_eth_conn_context::ystorm_ag_context' data-ref="e4_eth_conn_context::ystorm_ag_context">ystorm_ag_context</dfn>;</td></tr>
<tr><th id="686">686</th><td><i>/* tstorm aggregative context */</i></td></tr>
<tr><th id="687">687</th><td>	<b>struct</b> <a class="type" href="#e4_tstorm_eth_conn_ag_ctx" title='e4_tstorm_eth_conn_ag_ctx' data-ref="e4_tstorm_eth_conn_ag_ctx">e4_tstorm_eth_conn_ag_ctx</a> <dfn class="decl field" id="e4_eth_conn_context::tstorm_ag_context" title='e4_eth_conn_context::tstorm_ag_context' data-ref="e4_eth_conn_context::tstorm_ag_context">tstorm_ag_context</dfn>;</td></tr>
<tr><th id="688">688</th><td><i>/* ustorm aggregative context */</i></td></tr>
<tr><th id="689">689</th><td>	<b>struct</b> <a class="type" href="#e4_ustorm_eth_conn_ag_ctx" title='e4_ustorm_eth_conn_ag_ctx' data-ref="e4_ustorm_eth_conn_ag_ctx">e4_ustorm_eth_conn_ag_ctx</a> <dfn class="decl field" id="e4_eth_conn_context::ustorm_ag_context" title='e4_eth_conn_context::ustorm_ag_context' data-ref="e4_eth_conn_context::ustorm_ag_context">ustorm_ag_context</dfn>;</td></tr>
<tr><th id="690">690</th><td><i>/* ustorm storm context */</i></td></tr>
<tr><th id="691">691</th><td>	<b>struct</b> <a class="type" href="#ustorm_eth_conn_st_ctx" title='ustorm_eth_conn_st_ctx' data-ref="ustorm_eth_conn_st_ctx">ustorm_eth_conn_st_ctx</a> <dfn class="decl field" id="e4_eth_conn_context::ustorm_st_context" title='e4_eth_conn_context::ustorm_st_context' data-ref="e4_eth_conn_context::ustorm_st_context">ustorm_st_context</dfn>;</td></tr>
<tr><th id="692">692</th><td><i>/* mstorm storm context */</i></td></tr>
<tr><th id="693">693</th><td>	<b>struct</b> <a class="type" href="#mstorm_eth_conn_st_ctx" title='mstorm_eth_conn_st_ctx' data-ref="mstorm_eth_conn_st_ctx">mstorm_eth_conn_st_ctx</a> <dfn class="decl field" id="e4_eth_conn_context::mstorm_st_context" title='e4_eth_conn_context::mstorm_st_context' data-ref="e4_eth_conn_context::mstorm_st_context">mstorm_st_context</dfn>;</td></tr>
<tr><th id="694">694</th><td>};</td></tr>
<tr><th id="695">695</th><td></td></tr>
<tr><th id="696">696</th><td></td></tr>
<tr><th id="697">697</th><td><i>/*</i></td></tr>
<tr><th id="698">698</th><td><i> * Ethernet filter types: mac/vlan/pair</i></td></tr>
<tr><th id="699">699</th><td><i> */</i></td></tr>
<tr><th id="700">700</th><td><b>enum</b> <dfn class="type def" id="eth_error_code" title='eth_error_code' data-ref="eth_error_code">eth_error_code</dfn> {</td></tr>
<tr><th id="701">701</th><td>	<dfn class="enum" id="ETH_OK" title='ETH_OK' data-ref="ETH_OK">ETH_OK</dfn> = <var>0x00</var> <i>/* command succeeded */</i>,</td></tr>
<tr><th id="702">702</th><td><i>/* mac add filters command failed due to cam full state */</i></td></tr>
<tr><th id="703">703</th><td>	<dfn class="enum" id="ETH_FILTERS_MAC_ADD_FAIL_FULL" title='ETH_FILTERS_MAC_ADD_FAIL_FULL' data-ref="ETH_FILTERS_MAC_ADD_FAIL_FULL">ETH_FILTERS_MAC_ADD_FAIL_FULL</dfn>,</td></tr>
<tr><th id="704">704</th><td><i>/* mac add filters command failed due to mtt2 full state */</i></td></tr>
<tr><th id="705">705</th><td>	<dfn class="enum" id="ETH_FILTERS_MAC_ADD_FAIL_FULL_MTT2" title='ETH_FILTERS_MAC_ADD_FAIL_FULL_MTT2' data-ref="ETH_FILTERS_MAC_ADD_FAIL_FULL_MTT2">ETH_FILTERS_MAC_ADD_FAIL_FULL_MTT2</dfn>,</td></tr>
<tr><th id="706">706</th><td><i>/* mac add filters command failed due to duplicate mac address */</i></td></tr>
<tr><th id="707">707</th><td>	<dfn class="enum" id="ETH_FILTERS_MAC_ADD_FAIL_DUP_MTT2" title='ETH_FILTERS_MAC_ADD_FAIL_DUP_MTT2' data-ref="ETH_FILTERS_MAC_ADD_FAIL_DUP_MTT2">ETH_FILTERS_MAC_ADD_FAIL_DUP_MTT2</dfn>,</td></tr>
<tr><th id="708">708</th><td><i>/* mac add filters command failed due to duplicate mac address */</i></td></tr>
<tr><th id="709">709</th><td>	<dfn class="enum" id="ETH_FILTERS_MAC_ADD_FAIL_DUP_STT2" title='ETH_FILTERS_MAC_ADD_FAIL_DUP_STT2' data-ref="ETH_FILTERS_MAC_ADD_FAIL_DUP_STT2">ETH_FILTERS_MAC_ADD_FAIL_DUP_STT2</dfn>,</td></tr>
<tr><th id="710">710</th><td><i>/* mac delete filters command failed due to not found state */</i></td></tr>
<tr><th id="711">711</th><td>	<dfn class="enum" id="ETH_FILTERS_MAC_DEL_FAIL_NOF" title='ETH_FILTERS_MAC_DEL_FAIL_NOF' data-ref="ETH_FILTERS_MAC_DEL_FAIL_NOF">ETH_FILTERS_MAC_DEL_FAIL_NOF</dfn>,</td></tr>
<tr><th id="712">712</th><td><i>/* mac delete filters command failed due to not found state */</i></td></tr>
<tr><th id="713">713</th><td>	<dfn class="enum" id="ETH_FILTERS_MAC_DEL_FAIL_NOF_MTT2" title='ETH_FILTERS_MAC_DEL_FAIL_NOF_MTT2' data-ref="ETH_FILTERS_MAC_DEL_FAIL_NOF_MTT2">ETH_FILTERS_MAC_DEL_FAIL_NOF_MTT2</dfn>,</td></tr>
<tr><th id="714">714</th><td><i>/* mac delete filters command failed due to not found state */</i></td></tr>
<tr><th id="715">715</th><td>	<dfn class="enum" id="ETH_FILTERS_MAC_DEL_FAIL_NOF_STT2" title='ETH_FILTERS_MAC_DEL_FAIL_NOF_STT2' data-ref="ETH_FILTERS_MAC_DEL_FAIL_NOF_STT2">ETH_FILTERS_MAC_DEL_FAIL_NOF_STT2</dfn>,</td></tr>
<tr><th id="716">716</th><td><i>/* mac add filters command failed due to MAC Address of 00:00:00:00:00:00 */</i></td></tr>
<tr><th id="717">717</th><td>	<dfn class="enum" id="ETH_FILTERS_MAC_ADD_FAIL_ZERO_MAC" title='ETH_FILTERS_MAC_ADD_FAIL_ZERO_MAC' data-ref="ETH_FILTERS_MAC_ADD_FAIL_ZERO_MAC">ETH_FILTERS_MAC_ADD_FAIL_ZERO_MAC</dfn>,</td></tr>
<tr><th id="718">718</th><td><i>/* vlan add filters command failed due to cam full state */</i></td></tr>
<tr><th id="719">719</th><td>	<dfn class="enum" id="ETH_FILTERS_VLAN_ADD_FAIL_FULL" title='ETH_FILTERS_VLAN_ADD_FAIL_FULL' data-ref="ETH_FILTERS_VLAN_ADD_FAIL_FULL">ETH_FILTERS_VLAN_ADD_FAIL_FULL</dfn>,</td></tr>
<tr><th id="720">720</th><td><i>/* vlan add filters command failed due to duplicate VLAN filter */</i></td></tr>
<tr><th id="721">721</th><td>	<dfn class="enum" id="ETH_FILTERS_VLAN_ADD_FAIL_DUP" title='ETH_FILTERS_VLAN_ADD_FAIL_DUP' data-ref="ETH_FILTERS_VLAN_ADD_FAIL_DUP">ETH_FILTERS_VLAN_ADD_FAIL_DUP</dfn>,</td></tr>
<tr><th id="722">722</th><td><i>/* vlan delete filters command failed due to not found state */</i></td></tr>
<tr><th id="723">723</th><td>	<dfn class="enum" id="ETH_FILTERS_VLAN_DEL_FAIL_NOF" title='ETH_FILTERS_VLAN_DEL_FAIL_NOF' data-ref="ETH_FILTERS_VLAN_DEL_FAIL_NOF">ETH_FILTERS_VLAN_DEL_FAIL_NOF</dfn>,</td></tr>
<tr><th id="724">724</th><td><i>/* vlan delete filters command failed due to not found state */</i></td></tr>
<tr><th id="725">725</th><td>	<dfn class="enum" id="ETH_FILTERS_VLAN_DEL_FAIL_NOF_TT1" title='ETH_FILTERS_VLAN_DEL_FAIL_NOF_TT1' data-ref="ETH_FILTERS_VLAN_DEL_FAIL_NOF_TT1">ETH_FILTERS_VLAN_DEL_FAIL_NOF_TT1</dfn>,</td></tr>
<tr><th id="726">726</th><td><i>/* pair add filters command failed due to duplicate request */</i></td></tr>
<tr><th id="727">727</th><td>	<dfn class="enum" id="ETH_FILTERS_PAIR_ADD_FAIL_DUP" title='ETH_FILTERS_PAIR_ADD_FAIL_DUP' data-ref="ETH_FILTERS_PAIR_ADD_FAIL_DUP">ETH_FILTERS_PAIR_ADD_FAIL_DUP</dfn>,</td></tr>
<tr><th id="728">728</th><td><i>/* pair add filters command failed due to full state */</i></td></tr>
<tr><th id="729">729</th><td>	<dfn class="enum" id="ETH_FILTERS_PAIR_ADD_FAIL_FULL" title='ETH_FILTERS_PAIR_ADD_FAIL_FULL' data-ref="ETH_FILTERS_PAIR_ADD_FAIL_FULL">ETH_FILTERS_PAIR_ADD_FAIL_FULL</dfn>,</td></tr>
<tr><th id="730">730</th><td><i>/* pair add filters command failed due to full state */</i></td></tr>
<tr><th id="731">731</th><td>	<dfn class="enum" id="ETH_FILTERS_PAIR_ADD_FAIL_FULL_MAC" title='ETH_FILTERS_PAIR_ADD_FAIL_FULL_MAC' data-ref="ETH_FILTERS_PAIR_ADD_FAIL_FULL_MAC">ETH_FILTERS_PAIR_ADD_FAIL_FULL_MAC</dfn>,</td></tr>
<tr><th id="732">732</th><td><i>/* pair add filters command failed due not found state */</i></td></tr>
<tr><th id="733">733</th><td>	<dfn class="enum" id="ETH_FILTERS_PAIR_DEL_FAIL_NOF" title='ETH_FILTERS_PAIR_DEL_FAIL_NOF' data-ref="ETH_FILTERS_PAIR_DEL_FAIL_NOF">ETH_FILTERS_PAIR_DEL_FAIL_NOF</dfn>,</td></tr>
<tr><th id="734">734</th><td><i>/* pair add filters command failed due not found state */</i></td></tr>
<tr><th id="735">735</th><td>	<dfn class="enum" id="ETH_FILTERS_PAIR_DEL_FAIL_NOF_TT1" title='ETH_FILTERS_PAIR_DEL_FAIL_NOF_TT1' data-ref="ETH_FILTERS_PAIR_DEL_FAIL_NOF_TT1">ETH_FILTERS_PAIR_DEL_FAIL_NOF_TT1</dfn>,</td></tr>
<tr><th id="736">736</th><td><i>/* pair add filters command failed due to MAC Address of 00:00:00:00:00:00 */</i></td></tr>
<tr><th id="737">737</th><td>	<dfn class="enum" id="ETH_FILTERS_PAIR_ADD_FAIL_ZERO_MAC" title='ETH_FILTERS_PAIR_ADD_FAIL_ZERO_MAC' data-ref="ETH_FILTERS_PAIR_ADD_FAIL_ZERO_MAC">ETH_FILTERS_PAIR_ADD_FAIL_ZERO_MAC</dfn>,</td></tr>
<tr><th id="738">738</th><td><i>/* vni add filters command failed due to cam full state */</i></td></tr>
<tr><th id="739">739</th><td>	<dfn class="enum" id="ETH_FILTERS_VNI_ADD_FAIL_FULL" title='ETH_FILTERS_VNI_ADD_FAIL_FULL' data-ref="ETH_FILTERS_VNI_ADD_FAIL_FULL">ETH_FILTERS_VNI_ADD_FAIL_FULL</dfn>,</td></tr>
<tr><th id="740">740</th><td><i>/* vni add filters command failed due to duplicate VNI filter */</i></td></tr>
<tr><th id="741">741</th><td>	<dfn class="enum" id="ETH_FILTERS_VNI_ADD_FAIL_DUP" title='ETH_FILTERS_VNI_ADD_FAIL_DUP' data-ref="ETH_FILTERS_VNI_ADD_FAIL_DUP">ETH_FILTERS_VNI_ADD_FAIL_DUP</dfn>,</td></tr>
<tr><th id="742">742</th><td>	<dfn class="enum" id="ETH_FILTERS_GFT_UPDATE_FAIL" title='ETH_FILTERS_GFT_UPDATE_FAIL' data-ref="ETH_FILTERS_GFT_UPDATE_FAIL">ETH_FILTERS_GFT_UPDATE_FAIL</dfn> <i>/* Fail update GFT filter. */</i>,</td></tr>
<tr><th id="743">743</th><td>	<dfn class="enum" id="MAX_ETH_ERROR_CODE" title='MAX_ETH_ERROR_CODE' data-ref="MAX_ETH_ERROR_CODE">MAX_ETH_ERROR_CODE</dfn></td></tr>
<tr><th id="744">744</th><td>};</td></tr>
<tr><th id="745">745</th><td></td></tr>
<tr><th id="746">746</th><td></td></tr>
<tr><th id="747">747</th><td><i>/*</i></td></tr>
<tr><th id="748">748</th><td><i> * opcodes for the event ring</i></td></tr>
<tr><th id="749">749</th><td><i> */</i></td></tr>
<tr><th id="750">750</th><td><b>enum</b> <dfn class="type def" id="eth_event_opcode" title='eth_event_opcode' data-ref="eth_event_opcode">eth_event_opcode</dfn> {</td></tr>
<tr><th id="751">751</th><td>	<dfn class="enum" id="ETH_EVENT_UNUSED" title='ETH_EVENT_UNUSED' data-ref="ETH_EVENT_UNUSED">ETH_EVENT_UNUSED</dfn>,</td></tr>
<tr><th id="752">752</th><td>	<dfn class="enum" id="ETH_EVENT_VPORT_START" title='ETH_EVENT_VPORT_START' data-ref="ETH_EVENT_VPORT_START">ETH_EVENT_VPORT_START</dfn>,</td></tr>
<tr><th id="753">753</th><td>	<dfn class="enum" id="ETH_EVENT_VPORT_UPDATE" title='ETH_EVENT_VPORT_UPDATE' data-ref="ETH_EVENT_VPORT_UPDATE">ETH_EVENT_VPORT_UPDATE</dfn>,</td></tr>
<tr><th id="754">754</th><td>	<dfn class="enum" id="ETH_EVENT_VPORT_STOP" title='ETH_EVENT_VPORT_STOP' data-ref="ETH_EVENT_VPORT_STOP">ETH_EVENT_VPORT_STOP</dfn>,</td></tr>
<tr><th id="755">755</th><td>	<dfn class="enum" id="ETH_EVENT_TX_QUEUE_START" title='ETH_EVENT_TX_QUEUE_START' data-ref="ETH_EVENT_TX_QUEUE_START">ETH_EVENT_TX_QUEUE_START</dfn>,</td></tr>
<tr><th id="756">756</th><td>	<dfn class="enum" id="ETH_EVENT_TX_QUEUE_STOP" title='ETH_EVENT_TX_QUEUE_STOP' data-ref="ETH_EVENT_TX_QUEUE_STOP">ETH_EVENT_TX_QUEUE_STOP</dfn>,</td></tr>
<tr><th id="757">757</th><td>	<dfn class="enum" id="ETH_EVENT_RX_QUEUE_START" title='ETH_EVENT_RX_QUEUE_START' data-ref="ETH_EVENT_RX_QUEUE_START">ETH_EVENT_RX_QUEUE_START</dfn>,</td></tr>
<tr><th id="758">758</th><td>	<dfn class="enum" id="ETH_EVENT_RX_QUEUE_UPDATE" title='ETH_EVENT_RX_QUEUE_UPDATE' data-ref="ETH_EVENT_RX_QUEUE_UPDATE">ETH_EVENT_RX_QUEUE_UPDATE</dfn>,</td></tr>
<tr><th id="759">759</th><td>	<dfn class="enum" id="ETH_EVENT_RX_QUEUE_STOP" title='ETH_EVENT_RX_QUEUE_STOP' data-ref="ETH_EVENT_RX_QUEUE_STOP">ETH_EVENT_RX_QUEUE_STOP</dfn>,</td></tr>
<tr><th id="760">760</th><td>	<dfn class="enum" id="ETH_EVENT_FILTERS_UPDATE" title='ETH_EVENT_FILTERS_UPDATE' data-ref="ETH_EVENT_FILTERS_UPDATE">ETH_EVENT_FILTERS_UPDATE</dfn>,</td></tr>
<tr><th id="761">761</th><td>	<dfn class="enum" id="ETH_EVENT_RX_ADD_OPENFLOW_FILTER" title='ETH_EVENT_RX_ADD_OPENFLOW_FILTER' data-ref="ETH_EVENT_RX_ADD_OPENFLOW_FILTER">ETH_EVENT_RX_ADD_OPENFLOW_FILTER</dfn>,</td></tr>
<tr><th id="762">762</th><td>	<dfn class="enum" id="ETH_EVENT_RX_DELETE_OPENFLOW_FILTER" title='ETH_EVENT_RX_DELETE_OPENFLOW_FILTER' data-ref="ETH_EVENT_RX_DELETE_OPENFLOW_FILTER">ETH_EVENT_RX_DELETE_OPENFLOW_FILTER</dfn>,</td></tr>
<tr><th id="763">763</th><td>	<dfn class="enum" id="ETH_EVENT_RX_CREATE_OPENFLOW_ACTION" title='ETH_EVENT_RX_CREATE_OPENFLOW_ACTION' data-ref="ETH_EVENT_RX_CREATE_OPENFLOW_ACTION">ETH_EVENT_RX_CREATE_OPENFLOW_ACTION</dfn>,</td></tr>
<tr><th id="764">764</th><td>	<dfn class="enum" id="ETH_EVENT_RX_ADD_UDP_FILTER" title='ETH_EVENT_RX_ADD_UDP_FILTER' data-ref="ETH_EVENT_RX_ADD_UDP_FILTER">ETH_EVENT_RX_ADD_UDP_FILTER</dfn>,</td></tr>
<tr><th id="765">765</th><td>	<dfn class="enum" id="ETH_EVENT_RX_DELETE_UDP_FILTER" title='ETH_EVENT_RX_DELETE_UDP_FILTER' data-ref="ETH_EVENT_RX_DELETE_UDP_FILTER">ETH_EVENT_RX_DELETE_UDP_FILTER</dfn>,</td></tr>
<tr><th id="766">766</th><td>	<dfn class="enum" id="ETH_EVENT_RX_CREATE_GFT_ACTION" title='ETH_EVENT_RX_CREATE_GFT_ACTION' data-ref="ETH_EVENT_RX_CREATE_GFT_ACTION">ETH_EVENT_RX_CREATE_GFT_ACTION</dfn>,</td></tr>
<tr><th id="767">767</th><td>	<dfn class="enum" id="ETH_EVENT_RX_GFT_UPDATE_FILTER" title='ETH_EVENT_RX_GFT_UPDATE_FILTER' data-ref="ETH_EVENT_RX_GFT_UPDATE_FILTER">ETH_EVENT_RX_GFT_UPDATE_FILTER</dfn>,</td></tr>
<tr><th id="768">768</th><td>	<dfn class="enum" id="ETH_EVENT_TX_QUEUE_UPDATE" title='ETH_EVENT_TX_QUEUE_UPDATE' data-ref="ETH_EVENT_TX_QUEUE_UPDATE">ETH_EVENT_TX_QUEUE_UPDATE</dfn>,</td></tr>
<tr><th id="769">769</th><td>	<dfn class="enum" id="MAX_ETH_EVENT_OPCODE" title='MAX_ETH_EVENT_OPCODE' data-ref="MAX_ETH_EVENT_OPCODE">MAX_ETH_EVENT_OPCODE</dfn></td></tr>
<tr><th id="770">770</th><td>};</td></tr>
<tr><th id="771">771</th><td></td></tr>
<tr><th id="772">772</th><td></td></tr>
<tr><th id="773">773</th><td><i>/*</i></td></tr>
<tr><th id="774">774</th><td><i> * Classify rule types in E2/E3</i></td></tr>
<tr><th id="775">775</th><td><i> */</i></td></tr>
<tr><th id="776">776</th><td><b>enum</b> <dfn class="type def" id="eth_filter_action" title='eth_filter_action' data-ref="eth_filter_action">eth_filter_action</dfn> {</td></tr>
<tr><th id="777">777</th><td>	<dfn class="enum" id="ETH_FILTER_ACTION_UNUSED" title='ETH_FILTER_ACTION_UNUSED' data-ref="ETH_FILTER_ACTION_UNUSED">ETH_FILTER_ACTION_UNUSED</dfn>,</td></tr>
<tr><th id="778">778</th><td>	<dfn class="enum" id="ETH_FILTER_ACTION_REMOVE" title='ETH_FILTER_ACTION_REMOVE' data-ref="ETH_FILTER_ACTION_REMOVE">ETH_FILTER_ACTION_REMOVE</dfn>,</td></tr>
<tr><th id="779">779</th><td>	<dfn class="enum" id="ETH_FILTER_ACTION_ADD" title='ETH_FILTER_ACTION_ADD' data-ref="ETH_FILTER_ACTION_ADD">ETH_FILTER_ACTION_ADD</dfn>,</td></tr>
<tr><th id="780">780</th><td><i>/* Remove all filters of given type and vport ID. */</i></td></tr>
<tr><th id="781">781</th><td>	<dfn class="enum" id="ETH_FILTER_ACTION_REMOVE_ALL" title='ETH_FILTER_ACTION_REMOVE_ALL' data-ref="ETH_FILTER_ACTION_REMOVE_ALL">ETH_FILTER_ACTION_REMOVE_ALL</dfn>,</td></tr>
<tr><th id="782">782</th><td>	<dfn class="enum" id="MAX_ETH_FILTER_ACTION" title='MAX_ETH_FILTER_ACTION' data-ref="MAX_ETH_FILTER_ACTION">MAX_ETH_FILTER_ACTION</dfn></td></tr>
<tr><th id="783">783</th><td>};</td></tr>
<tr><th id="784">784</th><td></td></tr>
<tr><th id="785">785</th><td></td></tr>
<tr><th id="786">786</th><td><i>/*</i></td></tr>
<tr><th id="787">787</th><td><i> * Command for adding/removing a classification rule $$KEEP_ENDIANNESS$$</i></td></tr>
<tr><th id="788">788</th><td><i> */</i></td></tr>
<tr><th id="789">789</th><td><b>struct</b> <dfn class="type def" id="eth_filter_cmd" title='eth_filter_cmd' data-ref="eth_filter_cmd">eth_filter_cmd</dfn> {</td></tr>
<tr><th id="790">790</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="eth_filter_cmd::type" title='eth_filter_cmd::type' data-ref="eth_filter_cmd::type">type</dfn> <i>/* Filter Type (MAC/VLAN/Pair/VNI) */</i>;</td></tr>
<tr><th id="791">791</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="eth_filter_cmd::vport_id" title='eth_filter_cmd::vport_id' data-ref="eth_filter_cmd::vport_id">vport_id</dfn> <i>/* the vport id */</i>;</td></tr>
<tr><th id="792">792</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="eth_filter_cmd::action" title='eth_filter_cmd::action' data-ref="eth_filter_cmd::action">action</dfn> <i>/* filter command action: add/remove/replace */</i>;</td></tr>
<tr><th id="793">793</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="eth_filter_cmd::reserved0" title='eth_filter_cmd::reserved0' data-ref="eth_filter_cmd::reserved0">reserved0</dfn>;</td></tr>
<tr><th id="794">794</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="eth_filter_cmd::vni" title='eth_filter_cmd::vni' data-ref="eth_filter_cmd::vni">vni</dfn>;</td></tr>
<tr><th id="795">795</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="eth_filter_cmd::mac_lsb" title='eth_filter_cmd::mac_lsb' data-ref="eth_filter_cmd::mac_lsb">mac_lsb</dfn>;</td></tr>
<tr><th id="796">796</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="eth_filter_cmd::mac_mid" title='eth_filter_cmd::mac_mid' data-ref="eth_filter_cmd::mac_mid">mac_mid</dfn>;</td></tr>
<tr><th id="797">797</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="eth_filter_cmd::mac_msb" title='eth_filter_cmd::mac_msb' data-ref="eth_filter_cmd::mac_msb">mac_msb</dfn>;</td></tr>
<tr><th id="798">798</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="eth_filter_cmd::vlan_id" title='eth_filter_cmd::vlan_id' data-ref="eth_filter_cmd::vlan_id">vlan_id</dfn>;</td></tr>
<tr><th id="799">799</th><td>};</td></tr>
<tr><th id="800">800</th><td></td></tr>
<tr><th id="801">801</th><td></td></tr>
<tr><th id="802">802</th><td><i>/*</i></td></tr>
<tr><th id="803">803</th><td><i> *  $$KEEP_ENDIANNESS$$</i></td></tr>
<tr><th id="804">804</th><td><i> */</i></td></tr>
<tr><th id="805">805</th><td><b>struct</b> <dfn class="type def" id="eth_filter_cmd_header" title='eth_filter_cmd_header' data-ref="eth_filter_cmd_header">eth_filter_cmd_header</dfn> {</td></tr>
<tr><th id="806">806</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="eth_filter_cmd_header::rx" title='eth_filter_cmd_header::rx' data-ref="eth_filter_cmd_header::rx">rx</dfn> <i>/* If set, apply these commands to the RX path */</i>;</td></tr>
<tr><th id="807">807</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="eth_filter_cmd_header::tx" title='eth_filter_cmd_header::tx' data-ref="eth_filter_cmd_header::tx">tx</dfn> <i>/* If set, apply these commands to the TX path */</i>;</td></tr>
<tr><th id="808">808</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="eth_filter_cmd_header::cmd_cnt" title='eth_filter_cmd_header::cmd_cnt' data-ref="eth_filter_cmd_header::cmd_cnt">cmd_cnt</dfn> <i>/* Number of filter commands */</i>;</td></tr>
<tr><th id="809">809</th><td><i>/* 0 - dont assert in case of filter configuration error. Just return an error</i></td></tr>
<tr><th id="810">810</th><td><i> * code. 1 - assert in case of filter configuration error.</i></td></tr>
<tr><th id="811">811</th><td><i> */</i></td></tr>
<tr><th id="812">812</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="eth_filter_cmd_header::assert_on_error" title='eth_filter_cmd_header::assert_on_error' data-ref="eth_filter_cmd_header::assert_on_error">assert_on_error</dfn>;</td></tr>
<tr><th id="813">813</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="eth_filter_cmd_header::reserved1" title='eth_filter_cmd_header::reserved1' data-ref="eth_filter_cmd_header::reserved1">reserved1</dfn>[<var>4</var>];</td></tr>
<tr><th id="814">814</th><td>};</td></tr>
<tr><th id="815">815</th><td></td></tr>
<tr><th id="816">816</th><td></td></tr>
<tr><th id="817">817</th><td><i>/*</i></td></tr>
<tr><th id="818">818</th><td><i> * Ethernet filter types: mac/vlan/pair</i></td></tr>
<tr><th id="819">819</th><td><i> */</i></td></tr>
<tr><th id="820">820</th><td><b>enum</b> <dfn class="type def" id="eth_filter_type" title='eth_filter_type' data-ref="eth_filter_type">eth_filter_type</dfn> {</td></tr>
<tr><th id="821">821</th><td>	<dfn class="enum" id="ETH_FILTER_TYPE_UNUSED" title='ETH_FILTER_TYPE_UNUSED' data-ref="ETH_FILTER_TYPE_UNUSED">ETH_FILTER_TYPE_UNUSED</dfn>,</td></tr>
<tr><th id="822">822</th><td>	<dfn class="enum" id="ETH_FILTER_TYPE_MAC" title='ETH_FILTER_TYPE_MAC' data-ref="ETH_FILTER_TYPE_MAC">ETH_FILTER_TYPE_MAC</dfn> <i>/* Add/remove a MAC address */</i>,</td></tr>
<tr><th id="823">823</th><td>	<dfn class="enum" id="ETH_FILTER_TYPE_VLAN" title='ETH_FILTER_TYPE_VLAN' data-ref="ETH_FILTER_TYPE_VLAN">ETH_FILTER_TYPE_VLAN</dfn> <i>/* Add/remove a VLAN */</i>,</td></tr>
<tr><th id="824">824</th><td>	<dfn class="enum" id="ETH_FILTER_TYPE_PAIR" title='ETH_FILTER_TYPE_PAIR' data-ref="ETH_FILTER_TYPE_PAIR">ETH_FILTER_TYPE_PAIR</dfn> <i>/* Add/remove a MAC-VLAN pair */</i>,</td></tr>
<tr><th id="825">825</th><td>	<dfn class="enum" id="ETH_FILTER_TYPE_INNER_MAC" title='ETH_FILTER_TYPE_INNER_MAC' data-ref="ETH_FILTER_TYPE_INNER_MAC">ETH_FILTER_TYPE_INNER_MAC</dfn> <i>/* Add/remove a inner MAC address */</i>,</td></tr>
<tr><th id="826">826</th><td>	<dfn class="enum" id="ETH_FILTER_TYPE_INNER_VLAN" title='ETH_FILTER_TYPE_INNER_VLAN' data-ref="ETH_FILTER_TYPE_INNER_VLAN">ETH_FILTER_TYPE_INNER_VLAN</dfn> <i>/* Add/remove a inner VLAN */</i>,</td></tr>
<tr><th id="827">827</th><td>	<dfn class="enum" id="ETH_FILTER_TYPE_INNER_PAIR" title='ETH_FILTER_TYPE_INNER_PAIR' data-ref="ETH_FILTER_TYPE_INNER_PAIR">ETH_FILTER_TYPE_INNER_PAIR</dfn> <i>/* Add/remove a inner MAC-VLAN pair */</i>,</td></tr>
<tr><th id="828">828</th><td><i>/* Add/remove a inner MAC-VNI pair */</i></td></tr>
<tr><th id="829">829</th><td>	<dfn class="enum" id="ETH_FILTER_TYPE_INNER_MAC_VNI_PAIR" title='ETH_FILTER_TYPE_INNER_MAC_VNI_PAIR' data-ref="ETH_FILTER_TYPE_INNER_MAC_VNI_PAIR">ETH_FILTER_TYPE_INNER_MAC_VNI_PAIR</dfn>,</td></tr>
<tr><th id="830">830</th><td>	<dfn class="enum" id="ETH_FILTER_TYPE_MAC_VNI_PAIR" title='ETH_FILTER_TYPE_MAC_VNI_PAIR' data-ref="ETH_FILTER_TYPE_MAC_VNI_PAIR">ETH_FILTER_TYPE_MAC_VNI_PAIR</dfn> <i>/* Add/remove a MAC-VNI pair */</i>,</td></tr>
<tr><th id="831">831</th><td>	<dfn class="enum" id="ETH_FILTER_TYPE_VNI" title='ETH_FILTER_TYPE_VNI' data-ref="ETH_FILTER_TYPE_VNI">ETH_FILTER_TYPE_VNI</dfn> <i>/* Add/remove a VNI */</i>,</td></tr>
<tr><th id="832">832</th><td>	<dfn class="enum" id="MAX_ETH_FILTER_TYPE" title='MAX_ETH_FILTER_TYPE' data-ref="MAX_ETH_FILTER_TYPE">MAX_ETH_FILTER_TYPE</dfn></td></tr>
<tr><th id="833">833</th><td>};</td></tr>
<tr><th id="834">834</th><td></td></tr>
<tr><th id="835">835</th><td></td></tr>
<tr><th id="836">836</th><td><i>/*</i></td></tr>
<tr><th id="837">837</th><td><i> * eth IPv4 Fragment Type</i></td></tr>
<tr><th id="838">838</th><td><i> */</i></td></tr>
<tr><th id="839">839</th><td><b>enum</b> <dfn class="type def" id="eth_ipv4_frag_type" title='eth_ipv4_frag_type' data-ref="eth_ipv4_frag_type">eth_ipv4_frag_type</dfn> {</td></tr>
<tr><th id="840">840</th><td>	<dfn class="enum" id="ETH_IPV4_NOT_FRAG" title='ETH_IPV4_NOT_FRAG' data-ref="ETH_IPV4_NOT_FRAG">ETH_IPV4_NOT_FRAG</dfn> <i>/* IPV4 Packet Not Fragmented */</i>,</td></tr>
<tr><th id="841">841</th><td><i>/* First Fragment of IPv4 Packet (contains headers) */</i></td></tr>
<tr><th id="842">842</th><td>	<dfn class="enum" id="ETH_IPV4_FIRST_FRAG" title='ETH_IPV4_FIRST_FRAG' data-ref="ETH_IPV4_FIRST_FRAG">ETH_IPV4_FIRST_FRAG</dfn>,</td></tr>
<tr><th id="843">843</th><td><i>/* Non-First Fragment of IPv4 Packet (does not contain headers) */</i></td></tr>
<tr><th id="844">844</th><td>	<dfn class="enum" id="ETH_IPV4_NON_FIRST_FRAG" title='ETH_IPV4_NON_FIRST_FRAG' data-ref="ETH_IPV4_NON_FIRST_FRAG">ETH_IPV4_NON_FIRST_FRAG</dfn>,</td></tr>
<tr><th id="845">845</th><td>	<dfn class="enum" id="MAX_ETH_IPV4_FRAG_TYPE" title='MAX_ETH_IPV4_FRAG_TYPE' data-ref="MAX_ETH_IPV4_FRAG_TYPE">MAX_ETH_IPV4_FRAG_TYPE</dfn></td></tr>
<tr><th id="846">846</th><td>};</td></tr>
<tr><th id="847">847</th><td></td></tr>
<tr><th id="848">848</th><td></td></tr>
<tr><th id="849">849</th><td><i>/*</i></td></tr>
<tr><th id="850">850</th><td><i> * eth IPv4 Fragment Type</i></td></tr>
<tr><th id="851">851</th><td><i> */</i></td></tr>
<tr><th id="852">852</th><td><b>enum</b> <dfn class="type def" id="eth_ip_type" title='eth_ip_type' data-ref="eth_ip_type">eth_ip_type</dfn> {</td></tr>
<tr><th id="853">853</th><td>	<dfn class="enum" id="ETH_IPV4" title='ETH_IPV4' data-ref="ETH_IPV4">ETH_IPV4</dfn> <i>/* IPv4 */</i>,</td></tr>
<tr><th id="854">854</th><td>	<dfn class="enum" id="ETH_IPV6" title='ETH_IPV6' data-ref="ETH_IPV6">ETH_IPV6</dfn> <i>/* IPv6 */</i>,</td></tr>
<tr><th id="855">855</th><td>	<dfn class="enum" id="MAX_ETH_IP_TYPE" title='MAX_ETH_IP_TYPE' data-ref="MAX_ETH_IP_TYPE">MAX_ETH_IP_TYPE</dfn></td></tr>
<tr><th id="856">856</th><td>};</td></tr>
<tr><th id="857">857</th><td></td></tr>
<tr><th id="858">858</th><td></td></tr>
<tr><th id="859">859</th><td><i>/*</i></td></tr>
<tr><th id="860">860</th><td><i> * Ethernet Ramrod Command IDs</i></td></tr>
<tr><th id="861">861</th><td><i> */</i></td></tr>
<tr><th id="862">862</th><td><b>enum</b> <dfn class="type def" id="eth_ramrod_cmd_id" title='eth_ramrod_cmd_id' data-ref="eth_ramrod_cmd_id">eth_ramrod_cmd_id</dfn> {</td></tr>
<tr><th id="863">863</th><td>	<dfn class="enum" id="ETH_RAMROD_UNUSED" title='ETH_RAMROD_UNUSED' data-ref="ETH_RAMROD_UNUSED">ETH_RAMROD_UNUSED</dfn>,</td></tr>
<tr><th id="864">864</th><td>	<dfn class="enum" id="ETH_RAMROD_VPORT_START" title='ETH_RAMROD_VPORT_START' data-ref="ETH_RAMROD_VPORT_START">ETH_RAMROD_VPORT_START</dfn> <i>/* VPort Start Ramrod */</i>,</td></tr>
<tr><th id="865">865</th><td>	<dfn class="enum" id="ETH_RAMROD_VPORT_UPDATE" title='ETH_RAMROD_VPORT_UPDATE' data-ref="ETH_RAMROD_VPORT_UPDATE">ETH_RAMROD_VPORT_UPDATE</dfn> <i>/* VPort Update Ramrod */</i>,</td></tr>
<tr><th id="866">866</th><td>	<dfn class="enum" id="ETH_RAMROD_VPORT_STOP" title='ETH_RAMROD_VPORT_STOP' data-ref="ETH_RAMROD_VPORT_STOP">ETH_RAMROD_VPORT_STOP</dfn> <i>/* VPort Stop Ramrod */</i>,</td></tr>
<tr><th id="867">867</th><td>	<dfn class="enum" id="ETH_RAMROD_RX_QUEUE_START" title='ETH_RAMROD_RX_QUEUE_START' data-ref="ETH_RAMROD_RX_QUEUE_START">ETH_RAMROD_RX_QUEUE_START</dfn> <i>/* RX Queue Start Ramrod */</i>,</td></tr>
<tr><th id="868">868</th><td>	<dfn class="enum" id="ETH_RAMROD_RX_QUEUE_STOP" title='ETH_RAMROD_RX_QUEUE_STOP' data-ref="ETH_RAMROD_RX_QUEUE_STOP">ETH_RAMROD_RX_QUEUE_STOP</dfn> <i>/* RX Queue Stop Ramrod */</i>,</td></tr>
<tr><th id="869">869</th><td>	<dfn class="enum" id="ETH_RAMROD_TX_QUEUE_START" title='ETH_RAMROD_TX_QUEUE_START' data-ref="ETH_RAMROD_TX_QUEUE_START">ETH_RAMROD_TX_QUEUE_START</dfn> <i>/* TX Queue Start Ramrod */</i>,</td></tr>
<tr><th id="870">870</th><td>	<dfn class="enum" id="ETH_RAMROD_TX_QUEUE_STOP" title='ETH_RAMROD_TX_QUEUE_STOP' data-ref="ETH_RAMROD_TX_QUEUE_STOP">ETH_RAMROD_TX_QUEUE_STOP</dfn> <i>/* TX Queue Stop Ramrod */</i>,</td></tr>
<tr><th id="871">871</th><td>	<dfn class="enum" id="ETH_RAMROD_FILTERS_UPDATE" title='ETH_RAMROD_FILTERS_UPDATE' data-ref="ETH_RAMROD_FILTERS_UPDATE">ETH_RAMROD_FILTERS_UPDATE</dfn> <i>/* Add or Remove Mac/Vlan/Pair filters */</i>,</td></tr>
<tr><th id="872">872</th><td>	<dfn class="enum" id="ETH_RAMROD_RX_QUEUE_UPDATE" title='ETH_RAMROD_RX_QUEUE_UPDATE' data-ref="ETH_RAMROD_RX_QUEUE_UPDATE">ETH_RAMROD_RX_QUEUE_UPDATE</dfn> <i>/* RX Queue Update Ramrod */</i>,</td></tr>
<tr><th id="873">873</th><td><i>/* RX - Create an Openflow Action */</i></td></tr>
<tr><th id="874">874</th><td>	<dfn class="enum" id="ETH_RAMROD_RX_CREATE_OPENFLOW_ACTION" title='ETH_RAMROD_RX_CREATE_OPENFLOW_ACTION' data-ref="ETH_RAMROD_RX_CREATE_OPENFLOW_ACTION">ETH_RAMROD_RX_CREATE_OPENFLOW_ACTION</dfn>,</td></tr>
<tr><th id="875">875</th><td><i>/* RX - Add an Openflow Filter to the Searcher */</i></td></tr>
<tr><th id="876">876</th><td>	<dfn class="enum" id="ETH_RAMROD_RX_ADD_OPENFLOW_FILTER" title='ETH_RAMROD_RX_ADD_OPENFLOW_FILTER' data-ref="ETH_RAMROD_RX_ADD_OPENFLOW_FILTER">ETH_RAMROD_RX_ADD_OPENFLOW_FILTER</dfn>,</td></tr>
<tr><th id="877">877</th><td><i>/* RX - Delete an Openflow Filter to the Searcher */</i></td></tr>
<tr><th id="878">878</th><td>	<dfn class="enum" id="ETH_RAMROD_RX_DELETE_OPENFLOW_FILTER" title='ETH_RAMROD_RX_DELETE_OPENFLOW_FILTER' data-ref="ETH_RAMROD_RX_DELETE_OPENFLOW_FILTER">ETH_RAMROD_RX_DELETE_OPENFLOW_FILTER</dfn>,</td></tr>
<tr><th id="879">879</th><td><i>/* RX - Add a UDP Filter to the Searcher */</i></td></tr>
<tr><th id="880">880</th><td>	<dfn class="enum" id="ETH_RAMROD_RX_ADD_UDP_FILTER" title='ETH_RAMROD_RX_ADD_UDP_FILTER' data-ref="ETH_RAMROD_RX_ADD_UDP_FILTER">ETH_RAMROD_RX_ADD_UDP_FILTER</dfn>,</td></tr>
<tr><th id="881">881</th><td><i>/* RX - Delete a UDP Filter to the Searcher */</i></td></tr>
<tr><th id="882">882</th><td>	<dfn class="enum" id="ETH_RAMROD_RX_DELETE_UDP_FILTER" title='ETH_RAMROD_RX_DELETE_UDP_FILTER' data-ref="ETH_RAMROD_RX_DELETE_UDP_FILTER">ETH_RAMROD_RX_DELETE_UDP_FILTER</dfn>,</td></tr>
<tr><th id="883">883</th><td>	<dfn class="enum" id="ETH_RAMROD_RX_CREATE_GFT_ACTION" title='ETH_RAMROD_RX_CREATE_GFT_ACTION' data-ref="ETH_RAMROD_RX_CREATE_GFT_ACTION">ETH_RAMROD_RX_CREATE_GFT_ACTION</dfn> <i>/* RX - Create a Gft Action */</i>,</td></tr>
<tr><th id="884">884</th><td><i>/* RX - Add/Delete a GFT Filter to the Searcher */</i></td></tr>
<tr><th id="885">885</th><td>	<dfn class="enum" id="ETH_RAMROD_GFT_UPDATE_FILTER" title='ETH_RAMROD_GFT_UPDATE_FILTER' data-ref="ETH_RAMROD_GFT_UPDATE_FILTER">ETH_RAMROD_GFT_UPDATE_FILTER</dfn>,</td></tr>
<tr><th id="886">886</th><td>	<dfn class="enum" id="ETH_RAMROD_TX_QUEUE_UPDATE" title='ETH_RAMROD_TX_QUEUE_UPDATE' data-ref="ETH_RAMROD_TX_QUEUE_UPDATE">ETH_RAMROD_TX_QUEUE_UPDATE</dfn> <i>/* TX Queue Update Ramrod */</i>,</td></tr>
<tr><th id="887">887</th><td>	<dfn class="enum" id="MAX_ETH_RAMROD_CMD_ID" title='MAX_ETH_RAMROD_CMD_ID' data-ref="MAX_ETH_RAMROD_CMD_ID">MAX_ETH_RAMROD_CMD_ID</dfn></td></tr>
<tr><th id="888">888</th><td>};</td></tr>
<tr><th id="889">889</th><td></td></tr>
<tr><th id="890">890</th><td></td></tr>
<tr><th id="891">891</th><td><i>/*</i></td></tr>
<tr><th id="892">892</th><td><i> * return code from eth sp ramrods</i></td></tr>
<tr><th id="893">893</th><td><i> */</i></td></tr>
<tr><th id="894">894</th><td><b>struct</b> <dfn class="type def" id="eth_return_code" title='eth_return_code' data-ref="eth_return_code">eth_return_code</dfn> {</td></tr>
<tr><th id="895">895</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="eth_return_code::value" title='eth_return_code::value' data-ref="eth_return_code::value">value</dfn>;</td></tr>
<tr><th id="896">896</th><td><i>/* error code (use enum eth_error_code) */</i></td></tr>
<tr><th id="897">897</th><td><u>#define <dfn class="macro" id="_M/ETH_RETURN_CODE_ERR_CODE_MASK" data-ref="_M/ETH_RETURN_CODE_ERR_CODE_MASK">ETH_RETURN_CODE_ERR_CODE_MASK</dfn>  0x1F</u></td></tr>
<tr><th id="898">898</th><td><u>#define <dfn class="macro" id="_M/ETH_RETURN_CODE_ERR_CODE_SHIFT" data-ref="_M/ETH_RETURN_CODE_ERR_CODE_SHIFT">ETH_RETURN_CODE_ERR_CODE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="899">899</th><td><u>#define <dfn class="macro" id="_M/ETH_RETURN_CODE_RESERVED_MASK" data-ref="_M/ETH_RETURN_CODE_RESERVED_MASK">ETH_RETURN_CODE_RESERVED_MASK</dfn>  0x3</u></td></tr>
<tr><th id="900">900</th><td><u>#define <dfn class="macro" id="_M/ETH_RETURN_CODE_RESERVED_SHIFT" data-ref="_M/ETH_RETURN_CODE_RESERVED_SHIFT">ETH_RETURN_CODE_RESERVED_SHIFT</dfn> 5</u></td></tr>
<tr><th id="901">901</th><td><i>/* rx path - 0, tx path - 1 */</i></td></tr>
<tr><th id="902">902</th><td><u>#define <dfn class="macro" id="_M/ETH_RETURN_CODE_RX_TX_MASK" data-ref="_M/ETH_RETURN_CODE_RX_TX_MASK">ETH_RETURN_CODE_RX_TX_MASK</dfn>     0x1</u></td></tr>
<tr><th id="903">903</th><td><u>#define <dfn class="macro" id="_M/ETH_RETURN_CODE_RX_TX_SHIFT" data-ref="_M/ETH_RETURN_CODE_RX_TX_SHIFT">ETH_RETURN_CODE_RX_TX_SHIFT</dfn>    7</u></td></tr>
<tr><th id="904">904</th><td>};</td></tr>
<tr><th id="905">905</th><td></td></tr>
<tr><th id="906">906</th><td></td></tr>
<tr><th id="907">907</th><td><i>/*</i></td></tr>
<tr><th id="908">908</th><td><i> * What to do in case an error occurs</i></td></tr>
<tr><th id="909">909</th><td><i> */</i></td></tr>
<tr><th id="910">910</th><td><b>enum</b> <dfn class="type def" id="eth_tx_err" title='eth_tx_err' data-ref="eth_tx_err">eth_tx_err</dfn> {</td></tr>
<tr><th id="911">911</th><td>	<dfn class="enum" id="ETH_TX_ERR_DROP" title='ETH_TX_ERR_DROP' data-ref="ETH_TX_ERR_DROP">ETH_TX_ERR_DROP</dfn> <i>/* Drop erroneous packet. */</i>,</td></tr>
<tr><th id="912">912</th><td><i>/* Assert an interrupt for PF, declare as malicious for VF */</i></td></tr>
<tr><th id="913">913</th><td>	<dfn class="enum" id="ETH_TX_ERR_ASSERT_MALICIOUS" title='ETH_TX_ERR_ASSERT_MALICIOUS' data-ref="ETH_TX_ERR_ASSERT_MALICIOUS">ETH_TX_ERR_ASSERT_MALICIOUS</dfn>,</td></tr>
<tr><th id="914">914</th><td>	<dfn class="enum" id="MAX_ETH_TX_ERR" title='MAX_ETH_TX_ERR' data-ref="MAX_ETH_TX_ERR">MAX_ETH_TX_ERR</dfn></td></tr>
<tr><th id="915">915</th><td>};</td></tr>
<tr><th id="916">916</th><td></td></tr>
<tr><th id="917">917</th><td></td></tr>
<tr><th id="918">918</th><td><i>/*</i></td></tr>
<tr><th id="919">919</th><td><i> * Array of the different error type behaviors</i></td></tr>
<tr><th id="920">920</th><td><i> */</i></td></tr>
<tr><th id="921">921</th><td><b>struct</b> <dfn class="type def" id="eth_tx_err_vals" title='eth_tx_err_vals' data-ref="eth_tx_err_vals">eth_tx_err_vals</dfn> {</td></tr>
<tr><th id="922">922</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="eth_tx_err_vals::values" title='eth_tx_err_vals::values' data-ref="eth_tx_err_vals::values">values</dfn>;</td></tr>
<tr><th id="923">923</th><td><i>/* Wrong VLAN insertion mode (use enum eth_tx_err) */</i></td></tr>
<tr><th id="924">924</th><td><u>#define <dfn class="macro" id="_M/ETH_TX_ERR_VALS_ILLEGAL_VLAN_MODE_MASK" data-ref="_M/ETH_TX_ERR_VALS_ILLEGAL_VLAN_MODE_MASK">ETH_TX_ERR_VALS_ILLEGAL_VLAN_MODE_MASK</dfn>            0x1</u></td></tr>
<tr><th id="925">925</th><td><u>#define <dfn class="macro" id="_M/ETH_TX_ERR_VALS_ILLEGAL_VLAN_MODE_SHIFT" data-ref="_M/ETH_TX_ERR_VALS_ILLEGAL_VLAN_MODE_SHIFT">ETH_TX_ERR_VALS_ILLEGAL_VLAN_MODE_SHIFT</dfn>           0</u></td></tr>
<tr><th id="926">926</th><td><i>/* Packet is below minimal size (use enum eth_tx_err) */</i></td></tr>
<tr><th id="927">927</th><td><u>#define <dfn class="macro" id="_M/ETH_TX_ERR_VALS_PACKET_TOO_SMALL_MASK" data-ref="_M/ETH_TX_ERR_VALS_PACKET_TOO_SMALL_MASK">ETH_TX_ERR_VALS_PACKET_TOO_SMALL_MASK</dfn>             0x1</u></td></tr>
<tr><th id="928">928</th><td><u>#define <dfn class="macro" id="_M/ETH_TX_ERR_VALS_PACKET_TOO_SMALL_SHIFT" data-ref="_M/ETH_TX_ERR_VALS_PACKET_TOO_SMALL_SHIFT">ETH_TX_ERR_VALS_PACKET_TOO_SMALL_SHIFT</dfn>            1</u></td></tr>
<tr><th id="929">929</th><td><i>/* Vport has sent spoofed packet (use enum eth_tx_err) */</i></td></tr>
<tr><th id="930">930</th><td><u>#define <dfn class="macro" id="_M/ETH_TX_ERR_VALS_ANTI_SPOOFING_ERR_MASK" data-ref="_M/ETH_TX_ERR_VALS_ANTI_SPOOFING_ERR_MASK">ETH_TX_ERR_VALS_ANTI_SPOOFING_ERR_MASK</dfn>            0x1</u></td></tr>
<tr><th id="931">931</th><td><u>#define <dfn class="macro" id="_M/ETH_TX_ERR_VALS_ANTI_SPOOFING_ERR_SHIFT" data-ref="_M/ETH_TX_ERR_VALS_ANTI_SPOOFING_ERR_SHIFT">ETH_TX_ERR_VALS_ANTI_SPOOFING_ERR_SHIFT</dfn>           2</u></td></tr>
<tr><th id="932">932</th><td><i>/* Packet with illegal type of inband tag (use enum eth_tx_err) */</i></td></tr>
<tr><th id="933">933</th><td><u>#define <dfn class="macro" id="_M/ETH_TX_ERR_VALS_ILLEGAL_INBAND_TAGS_MASK" data-ref="_M/ETH_TX_ERR_VALS_ILLEGAL_INBAND_TAGS_MASK">ETH_TX_ERR_VALS_ILLEGAL_INBAND_TAGS_MASK</dfn>          0x1</u></td></tr>
<tr><th id="934">934</th><td><u>#define <dfn class="macro" id="_M/ETH_TX_ERR_VALS_ILLEGAL_INBAND_TAGS_SHIFT" data-ref="_M/ETH_TX_ERR_VALS_ILLEGAL_INBAND_TAGS_SHIFT">ETH_TX_ERR_VALS_ILLEGAL_INBAND_TAGS_SHIFT</dfn>         3</u></td></tr>
<tr><th id="935">935</th><td><i>/* Packet marked for VLAN insertion when inband tag is present</i></td></tr>
<tr><th id="936">936</th><td><i> * (use enum eth_tx_err)</i></td></tr>
<tr><th id="937">937</th><td><i> */</i></td></tr>
<tr><th id="938">938</th><td><u>#define <dfn class="macro" id="_M/ETH_TX_ERR_VALS_VLAN_INSERTION_W_INBAND_TAG_MASK" data-ref="_M/ETH_TX_ERR_VALS_VLAN_INSERTION_W_INBAND_TAG_MASK">ETH_TX_ERR_VALS_VLAN_INSERTION_W_INBAND_TAG_MASK</dfn>  0x1</u></td></tr>
<tr><th id="939">939</th><td><u>#define <dfn class="macro" id="_M/ETH_TX_ERR_VALS_VLAN_INSERTION_W_INBAND_TAG_SHIFT" data-ref="_M/ETH_TX_ERR_VALS_VLAN_INSERTION_W_INBAND_TAG_SHIFT">ETH_TX_ERR_VALS_VLAN_INSERTION_W_INBAND_TAG_SHIFT</dfn> 4</u></td></tr>
<tr><th id="940">940</th><td><i>/* Non LSO packet larger than MTU (use enum eth_tx_err) */</i></td></tr>
<tr><th id="941">941</th><td><u>#define <dfn class="macro" id="_M/ETH_TX_ERR_VALS_MTU_VIOLATION_MASK" data-ref="_M/ETH_TX_ERR_VALS_MTU_VIOLATION_MASK">ETH_TX_ERR_VALS_MTU_VIOLATION_MASK</dfn>                0x1</u></td></tr>
<tr><th id="942">942</th><td><u>#define <dfn class="macro" id="_M/ETH_TX_ERR_VALS_MTU_VIOLATION_SHIFT" data-ref="_M/ETH_TX_ERR_VALS_MTU_VIOLATION_SHIFT">ETH_TX_ERR_VALS_MTU_VIOLATION_SHIFT</dfn>               5</u></td></tr>
<tr><th id="943">943</th><td><i>/* VF/PF has sent LLDP/PFC or any other type of control packet which is not</i></td></tr>
<tr><th id="944">944</th><td><i> * allowed to (use enum eth_tx_err)</i></td></tr>
<tr><th id="945">945</th><td><i> */</i></td></tr>
<tr><th id="946">946</th><td><u>#define <dfn class="macro" id="_M/ETH_TX_ERR_VALS_ILLEGAL_CONTROL_FRAME_MASK" data-ref="_M/ETH_TX_ERR_VALS_ILLEGAL_CONTROL_FRAME_MASK">ETH_TX_ERR_VALS_ILLEGAL_CONTROL_FRAME_MASK</dfn>        0x1</u></td></tr>
<tr><th id="947">947</th><td><u>#define <dfn class="macro" id="_M/ETH_TX_ERR_VALS_ILLEGAL_CONTROL_FRAME_SHIFT" data-ref="_M/ETH_TX_ERR_VALS_ILLEGAL_CONTROL_FRAME_SHIFT">ETH_TX_ERR_VALS_ILLEGAL_CONTROL_FRAME_SHIFT</dfn>       6</u></td></tr>
<tr><th id="948">948</th><td><u>#define <dfn class="macro" id="_M/ETH_TX_ERR_VALS_RESERVED_MASK" data-ref="_M/ETH_TX_ERR_VALS_RESERVED_MASK">ETH_TX_ERR_VALS_RESERVED_MASK</dfn>                     0x1FF</u></td></tr>
<tr><th id="949">949</th><td><u>#define <dfn class="macro" id="_M/ETH_TX_ERR_VALS_RESERVED_SHIFT" data-ref="_M/ETH_TX_ERR_VALS_RESERVED_SHIFT">ETH_TX_ERR_VALS_RESERVED_SHIFT</dfn>                    7</u></td></tr>
<tr><th id="950">950</th><td>};</td></tr>
<tr><th id="951">951</th><td></td></tr>
<tr><th id="952">952</th><td></td></tr>
<tr><th id="953">953</th><td><i>/*</i></td></tr>
<tr><th id="954">954</th><td><i> * vport rss configuration data</i></td></tr>
<tr><th id="955">955</th><td><i> */</i></td></tr>
<tr><th id="956">956</th><td><b>struct</b> <dfn class="type def" id="eth_vport_rss_config" title='eth_vport_rss_config' data-ref="eth_vport_rss_config">eth_vport_rss_config</dfn> {</td></tr>
<tr><th id="957">957</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="eth_vport_rss_config::capabilities" title='eth_vport_rss_config::capabilities' data-ref="eth_vport_rss_config::capabilities">capabilities</dfn>;</td></tr>
<tr><th id="958">958</th><td><i>/* configuration of the IpV4 2-tuple capability */</i></td></tr>
<tr><th id="959">959</th><td><u>#define <dfn class="macro" id="_M/ETH_VPORT_RSS_CONFIG_IPV4_CAPABILITY_MASK" data-ref="_M/ETH_VPORT_RSS_CONFIG_IPV4_CAPABILITY_MASK">ETH_VPORT_RSS_CONFIG_IPV4_CAPABILITY_MASK</dfn>        0x1</u></td></tr>
<tr><th id="960">960</th><td><u>#define <dfn class="macro" id="_M/ETH_VPORT_RSS_CONFIG_IPV4_CAPABILITY_SHIFT" data-ref="_M/ETH_VPORT_RSS_CONFIG_IPV4_CAPABILITY_SHIFT">ETH_VPORT_RSS_CONFIG_IPV4_CAPABILITY_SHIFT</dfn>       0</u></td></tr>
<tr><th id="961">961</th><td><i>/* configuration of the IpV6 2-tuple capability */</i></td></tr>
<tr><th id="962">962</th><td><u>#define <dfn class="macro" id="_M/ETH_VPORT_RSS_CONFIG_IPV6_CAPABILITY_MASK" data-ref="_M/ETH_VPORT_RSS_CONFIG_IPV6_CAPABILITY_MASK">ETH_VPORT_RSS_CONFIG_IPV6_CAPABILITY_MASK</dfn>        0x1</u></td></tr>
<tr><th id="963">963</th><td><u>#define <dfn class="macro" id="_M/ETH_VPORT_RSS_CONFIG_IPV6_CAPABILITY_SHIFT" data-ref="_M/ETH_VPORT_RSS_CONFIG_IPV6_CAPABILITY_SHIFT">ETH_VPORT_RSS_CONFIG_IPV6_CAPABILITY_SHIFT</dfn>       1</u></td></tr>
<tr><th id="964">964</th><td><i>/* configuration of the IpV4 4-tuple capability for TCP */</i></td></tr>
<tr><th id="965">965</th><td><u>#define <dfn class="macro" id="_M/ETH_VPORT_RSS_CONFIG_IPV4_TCP_CAPABILITY_MASK" data-ref="_M/ETH_VPORT_RSS_CONFIG_IPV4_TCP_CAPABILITY_MASK">ETH_VPORT_RSS_CONFIG_IPV4_TCP_CAPABILITY_MASK</dfn>    0x1</u></td></tr>
<tr><th id="966">966</th><td><u>#define <dfn class="macro" id="_M/ETH_VPORT_RSS_CONFIG_IPV4_TCP_CAPABILITY_SHIFT" data-ref="_M/ETH_VPORT_RSS_CONFIG_IPV4_TCP_CAPABILITY_SHIFT">ETH_VPORT_RSS_CONFIG_IPV4_TCP_CAPABILITY_SHIFT</dfn>   2</u></td></tr>
<tr><th id="967">967</th><td><i>/* configuration of the IpV6 4-tuple capability for TCP */</i></td></tr>
<tr><th id="968">968</th><td><u>#define <dfn class="macro" id="_M/ETH_VPORT_RSS_CONFIG_IPV6_TCP_CAPABILITY_MASK" data-ref="_M/ETH_VPORT_RSS_CONFIG_IPV6_TCP_CAPABILITY_MASK">ETH_VPORT_RSS_CONFIG_IPV6_TCP_CAPABILITY_MASK</dfn>    0x1</u></td></tr>
<tr><th id="969">969</th><td><u>#define <dfn class="macro" id="_M/ETH_VPORT_RSS_CONFIG_IPV6_TCP_CAPABILITY_SHIFT" data-ref="_M/ETH_VPORT_RSS_CONFIG_IPV6_TCP_CAPABILITY_SHIFT">ETH_VPORT_RSS_CONFIG_IPV6_TCP_CAPABILITY_SHIFT</dfn>   3</u></td></tr>
<tr><th id="970">970</th><td><i>/* configuration of the IpV4 4-tuple capability for UDP */</i></td></tr>
<tr><th id="971">971</th><td><u>#define <dfn class="macro" id="_M/ETH_VPORT_RSS_CONFIG_IPV4_UDP_CAPABILITY_MASK" data-ref="_M/ETH_VPORT_RSS_CONFIG_IPV4_UDP_CAPABILITY_MASK">ETH_VPORT_RSS_CONFIG_IPV4_UDP_CAPABILITY_MASK</dfn>    0x1</u></td></tr>
<tr><th id="972">972</th><td><u>#define <dfn class="macro" id="_M/ETH_VPORT_RSS_CONFIG_IPV4_UDP_CAPABILITY_SHIFT" data-ref="_M/ETH_VPORT_RSS_CONFIG_IPV4_UDP_CAPABILITY_SHIFT">ETH_VPORT_RSS_CONFIG_IPV4_UDP_CAPABILITY_SHIFT</dfn>   4</u></td></tr>
<tr><th id="973">973</th><td><i>/* configuration of the IpV6 4-tuple capability for UDP */</i></td></tr>
<tr><th id="974">974</th><td><u>#define <dfn class="macro" id="_M/ETH_VPORT_RSS_CONFIG_IPV6_UDP_CAPABILITY_MASK" data-ref="_M/ETH_VPORT_RSS_CONFIG_IPV6_UDP_CAPABILITY_MASK">ETH_VPORT_RSS_CONFIG_IPV6_UDP_CAPABILITY_MASK</dfn>    0x1</u></td></tr>
<tr><th id="975">975</th><td><u>#define <dfn class="macro" id="_M/ETH_VPORT_RSS_CONFIG_IPV6_UDP_CAPABILITY_SHIFT" data-ref="_M/ETH_VPORT_RSS_CONFIG_IPV6_UDP_CAPABILITY_SHIFT">ETH_VPORT_RSS_CONFIG_IPV6_UDP_CAPABILITY_SHIFT</dfn>   5</u></td></tr>
<tr><th id="976">976</th><td><i>/* configuration of the 5-tuple capability */</i></td></tr>
<tr><th id="977">977</th><td><u>#define <dfn class="macro" id="_M/ETH_VPORT_RSS_CONFIG_EN_5_TUPLE_CAPABILITY_MASK" data-ref="_M/ETH_VPORT_RSS_CONFIG_EN_5_TUPLE_CAPABILITY_MASK">ETH_VPORT_RSS_CONFIG_EN_5_TUPLE_CAPABILITY_MASK</dfn>  0x1</u></td></tr>
<tr><th id="978">978</th><td><u>#define <dfn class="macro" id="_M/ETH_VPORT_RSS_CONFIG_EN_5_TUPLE_CAPABILITY_SHIFT" data-ref="_M/ETH_VPORT_RSS_CONFIG_EN_5_TUPLE_CAPABILITY_SHIFT">ETH_VPORT_RSS_CONFIG_EN_5_TUPLE_CAPABILITY_SHIFT</dfn> 6</u></td></tr>
<tr><th id="979">979</th><td><i>/* if set update the rss keys */</i></td></tr>
<tr><th id="980">980</th><td><u>#define <dfn class="macro" id="_M/ETH_VPORT_RSS_CONFIG_RESERVED0_MASK" data-ref="_M/ETH_VPORT_RSS_CONFIG_RESERVED0_MASK">ETH_VPORT_RSS_CONFIG_RESERVED0_MASK</dfn>              0x1FF</u></td></tr>
<tr><th id="981">981</th><td><u>#define <dfn class="macro" id="_M/ETH_VPORT_RSS_CONFIG_RESERVED0_SHIFT" data-ref="_M/ETH_VPORT_RSS_CONFIG_RESERVED0_SHIFT">ETH_VPORT_RSS_CONFIG_RESERVED0_SHIFT</dfn>             7</u></td></tr>
<tr><th id="982">982</th><td><i>/* The RSS engine ID. Must be allocated to each vport with RSS enabled.</i></td></tr>
<tr><th id="983">983</th><td><i> * Total number of RSS engines is ETH_RSS_ENGINE_NUM_ , according to chip type.</i></td></tr>
<tr><th id="984">984</th><td><i> */</i></td></tr>
<tr><th id="985">985</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="eth_vport_rss_config::rss_id" title='eth_vport_rss_config::rss_id' data-ref="eth_vport_rss_config::rss_id">rss_id</dfn>;</td></tr>
<tr><th id="986">986</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="eth_vport_rss_config::rss_mode" title='eth_vport_rss_config::rss_mode' data-ref="eth_vport_rss_config::rss_mode">rss_mode</dfn> <i>/* The RSS mode for this function */</i>;</td></tr>
<tr><th id="987">987</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="eth_vport_rss_config::update_rss_key" title='eth_vport_rss_config::update_rss_key' data-ref="eth_vport_rss_config::update_rss_key">update_rss_key</dfn> <i>/* if set update the rss key */</i>;</td></tr>
<tr><th id="988">988</th><td><i>/* if set update the indirection table values */</i></td></tr>
<tr><th id="989">989</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="eth_vport_rss_config::update_rss_ind_table" title='eth_vport_rss_config::update_rss_ind_table' data-ref="eth_vport_rss_config::update_rss_ind_table">update_rss_ind_table</dfn>;</td></tr>
<tr><th id="990">990</th><td><i>/* if set update the capabilities and indirection table size. */</i></td></tr>
<tr><th id="991">991</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="eth_vport_rss_config::update_rss_capabilities" title='eth_vport_rss_config::update_rss_capabilities' data-ref="eth_vport_rss_config::update_rss_capabilities">update_rss_capabilities</dfn>;</td></tr>
<tr><th id="992">992</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="eth_vport_rss_config::tbl_size" title='eth_vport_rss_config::tbl_size' data-ref="eth_vport_rss_config::tbl_size">tbl_size</dfn> <i>/* rss mask (Tbl size) */</i>;</td></tr>
<tr><th id="993">993</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="eth_vport_rss_config::reserved2" title='eth_vport_rss_config::reserved2' data-ref="eth_vport_rss_config::reserved2">reserved2</dfn>[<var>2</var>];</td></tr>
<tr><th id="994">994</th><td><i>/* RSS indirection table */</i></td></tr>
<tr><th id="995">995</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="eth_vport_rss_config::indirection_table" title='eth_vport_rss_config::indirection_table' data-ref="eth_vport_rss_config::indirection_table">indirection_table</dfn>[<a class="macro" href="eth_common.h.html#100" title="128" data-ref="_M/ETH_RSS_IND_TABLE_ENTRIES_NUM">ETH_RSS_IND_TABLE_ENTRIES_NUM</a>];</td></tr>
<tr><th id="996">996</th><td><i>/* RSS key supplied to us by OS */</i></td></tr>
<tr><th id="997">997</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="eth_vport_rss_config::rss_key" title='eth_vport_rss_config::rss_key' data-ref="eth_vport_rss_config::rss_key">rss_key</dfn>[<a class="macro" href="eth_common.h.html#102" title="10" data-ref="_M/ETH_RSS_KEY_SIZE_REGS">ETH_RSS_KEY_SIZE_REGS</a>];</td></tr>
<tr><th id="998">998</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="eth_vport_rss_config::reserved3" title='eth_vport_rss_config::reserved3' data-ref="eth_vport_rss_config::reserved3">reserved3</dfn>[<var>2</var>];</td></tr>
<tr><th id="999">999</th><td>};</td></tr>
<tr><th id="1000">1000</th><td></td></tr>
<tr><th id="1001">1001</th><td></td></tr>
<tr><th id="1002">1002</th><td><i>/*</i></td></tr>
<tr><th id="1003">1003</th><td><i> * eth vport RSS mode</i></td></tr>
<tr><th id="1004">1004</th><td><i> */</i></td></tr>
<tr><th id="1005">1005</th><td><b>enum</b> <dfn class="type def" id="eth_vport_rss_mode" title='eth_vport_rss_mode' data-ref="eth_vport_rss_mode">eth_vport_rss_mode</dfn> {</td></tr>
<tr><th id="1006">1006</th><td>	<dfn class="enum" id="ETH_VPORT_RSS_MODE_DISABLED" title='ETH_VPORT_RSS_MODE_DISABLED' data-ref="ETH_VPORT_RSS_MODE_DISABLED">ETH_VPORT_RSS_MODE_DISABLED</dfn> <i>/* RSS Disabled */</i>,</td></tr>
<tr><th id="1007">1007</th><td>	<dfn class="enum" id="ETH_VPORT_RSS_MODE_REGULAR" title='ETH_VPORT_RSS_MODE_REGULAR' data-ref="ETH_VPORT_RSS_MODE_REGULAR">ETH_VPORT_RSS_MODE_REGULAR</dfn> <i>/* Regular (ndis-like) RSS */</i>,</td></tr>
<tr><th id="1008">1008</th><td>	<dfn class="enum" id="MAX_ETH_VPORT_RSS_MODE" title='MAX_ETH_VPORT_RSS_MODE' data-ref="MAX_ETH_VPORT_RSS_MODE">MAX_ETH_VPORT_RSS_MODE</dfn></td></tr>
<tr><th id="1009">1009</th><td>};</td></tr>
<tr><th id="1010">1010</th><td></td></tr>
<tr><th id="1011">1011</th><td></td></tr>
<tr><th id="1012">1012</th><td><i>/*</i></td></tr>
<tr><th id="1013">1013</th><td><i> * Command for setting classification flags for a vport $$KEEP_ENDIANNESS$$</i></td></tr>
<tr><th id="1014">1014</th><td><i> */</i></td></tr>
<tr><th id="1015">1015</th><td><b>struct</b> <dfn class="type def" id="eth_vport_rx_mode" title='eth_vport_rx_mode' data-ref="eth_vport_rx_mode">eth_vport_rx_mode</dfn> {</td></tr>
<tr><th id="1016">1016</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="eth_vport_rx_mode::state" title='eth_vport_rx_mode::state' data-ref="eth_vport_rx_mode::state">state</dfn>;</td></tr>
<tr><th id="1017">1017</th><td><i>/* drop all unicast packets */</i></td></tr>
<tr><th id="1018">1018</th><td><u>#define <dfn class="macro" id="_M/ETH_VPORT_RX_MODE_UCAST_DROP_ALL_MASK" data-ref="_M/ETH_VPORT_RX_MODE_UCAST_DROP_ALL_MASK">ETH_VPORT_RX_MODE_UCAST_DROP_ALL_MASK</dfn>          0x1</u></td></tr>
<tr><th id="1019">1019</th><td><u>#define <dfn class="macro" id="_M/ETH_VPORT_RX_MODE_UCAST_DROP_ALL_SHIFT" data-ref="_M/ETH_VPORT_RX_MODE_UCAST_DROP_ALL_SHIFT">ETH_VPORT_RX_MODE_UCAST_DROP_ALL_SHIFT</dfn>         0</u></td></tr>
<tr><th id="1020">1020</th><td><i>/* accept all unicast packets (subject to vlan) */</i></td></tr>
<tr><th id="1021">1021</th><td><u>#define <dfn class="macro" id="_M/ETH_VPORT_RX_MODE_UCAST_ACCEPT_ALL_MASK" data-ref="_M/ETH_VPORT_RX_MODE_UCAST_ACCEPT_ALL_MASK">ETH_VPORT_RX_MODE_UCAST_ACCEPT_ALL_MASK</dfn>        0x1</u></td></tr>
<tr><th id="1022">1022</th><td><u>#define <dfn class="macro" id="_M/ETH_VPORT_RX_MODE_UCAST_ACCEPT_ALL_SHIFT" data-ref="_M/ETH_VPORT_RX_MODE_UCAST_ACCEPT_ALL_SHIFT">ETH_VPORT_RX_MODE_UCAST_ACCEPT_ALL_SHIFT</dfn>       1</u></td></tr>
<tr><th id="1023">1023</th><td><i>/* accept all unmatched unicast packets */</i></td></tr>
<tr><th id="1024">1024</th><td><u>#define <dfn class="macro" id="_M/ETH_VPORT_RX_MODE_UCAST_ACCEPT_UNMATCHED_MASK" data-ref="_M/ETH_VPORT_RX_MODE_UCAST_ACCEPT_UNMATCHED_MASK">ETH_VPORT_RX_MODE_UCAST_ACCEPT_UNMATCHED_MASK</dfn>  0x1</u></td></tr>
<tr><th id="1025">1025</th><td><u>#define <dfn class="macro" id="_M/ETH_VPORT_RX_MODE_UCAST_ACCEPT_UNMATCHED_SHIFT" data-ref="_M/ETH_VPORT_RX_MODE_UCAST_ACCEPT_UNMATCHED_SHIFT">ETH_VPORT_RX_MODE_UCAST_ACCEPT_UNMATCHED_SHIFT</dfn> 2</u></td></tr>
<tr><th id="1026">1026</th><td><i>/* drop all multicast packets */</i></td></tr>
<tr><th id="1027">1027</th><td><u>#define <dfn class="macro" id="_M/ETH_VPORT_RX_MODE_MCAST_DROP_ALL_MASK" data-ref="_M/ETH_VPORT_RX_MODE_MCAST_DROP_ALL_MASK">ETH_VPORT_RX_MODE_MCAST_DROP_ALL_MASK</dfn>          0x1</u></td></tr>
<tr><th id="1028">1028</th><td><u>#define <dfn class="macro" id="_M/ETH_VPORT_RX_MODE_MCAST_DROP_ALL_SHIFT" data-ref="_M/ETH_VPORT_RX_MODE_MCAST_DROP_ALL_SHIFT">ETH_VPORT_RX_MODE_MCAST_DROP_ALL_SHIFT</dfn>         3</u></td></tr>
<tr><th id="1029">1029</th><td><i>/* accept all multicast packets (subject to vlan) */</i></td></tr>
<tr><th id="1030">1030</th><td><u>#define <dfn class="macro" id="_M/ETH_VPORT_RX_MODE_MCAST_ACCEPT_ALL_MASK" data-ref="_M/ETH_VPORT_RX_MODE_MCAST_ACCEPT_ALL_MASK">ETH_VPORT_RX_MODE_MCAST_ACCEPT_ALL_MASK</dfn>        0x1</u></td></tr>
<tr><th id="1031">1031</th><td><u>#define <dfn class="macro" id="_M/ETH_VPORT_RX_MODE_MCAST_ACCEPT_ALL_SHIFT" data-ref="_M/ETH_VPORT_RX_MODE_MCAST_ACCEPT_ALL_SHIFT">ETH_VPORT_RX_MODE_MCAST_ACCEPT_ALL_SHIFT</dfn>       4</u></td></tr>
<tr><th id="1032">1032</th><td><i>/* accept all broadcast packets (subject to vlan) */</i></td></tr>
<tr><th id="1033">1033</th><td><u>#define <dfn class="macro" id="_M/ETH_VPORT_RX_MODE_BCAST_ACCEPT_ALL_MASK" data-ref="_M/ETH_VPORT_RX_MODE_BCAST_ACCEPT_ALL_MASK">ETH_VPORT_RX_MODE_BCAST_ACCEPT_ALL_MASK</dfn>        0x1</u></td></tr>
<tr><th id="1034">1034</th><td><u>#define <dfn class="macro" id="_M/ETH_VPORT_RX_MODE_BCAST_ACCEPT_ALL_SHIFT" data-ref="_M/ETH_VPORT_RX_MODE_BCAST_ACCEPT_ALL_SHIFT">ETH_VPORT_RX_MODE_BCAST_ACCEPT_ALL_SHIFT</dfn>       5</u></td></tr>
<tr><th id="1035">1035</th><td><u>#define <dfn class="macro" id="_M/ETH_VPORT_RX_MODE_RESERVED1_MASK" data-ref="_M/ETH_VPORT_RX_MODE_RESERVED1_MASK">ETH_VPORT_RX_MODE_RESERVED1_MASK</dfn>               0x3FF</u></td></tr>
<tr><th id="1036">1036</th><td><u>#define <dfn class="macro" id="_M/ETH_VPORT_RX_MODE_RESERVED1_SHIFT" data-ref="_M/ETH_VPORT_RX_MODE_RESERVED1_SHIFT">ETH_VPORT_RX_MODE_RESERVED1_SHIFT</dfn>              6</u></td></tr>
<tr><th id="1037">1037</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="eth_vport_rx_mode::reserved2" title='eth_vport_rx_mode::reserved2' data-ref="eth_vport_rx_mode::reserved2">reserved2</dfn>[<var>3</var>];</td></tr>
<tr><th id="1038">1038</th><td>};</td></tr>
<tr><th id="1039">1039</th><td></td></tr>
<tr><th id="1040">1040</th><td></td></tr>
<tr><th id="1041">1041</th><td><i>/*</i></td></tr>
<tr><th id="1042">1042</th><td><i> * Command for setting tpa parameters</i></td></tr>
<tr><th id="1043">1043</th><td><i> */</i></td></tr>
<tr><th id="1044">1044</th><td><b>struct</b> <dfn class="type def" id="eth_vport_tpa_param" title='eth_vport_tpa_param' data-ref="eth_vport_tpa_param">eth_vport_tpa_param</dfn> {</td></tr>
<tr><th id="1045">1045</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="eth_vport_tpa_param::tpa_ipv4_en_flg" title='eth_vport_tpa_param::tpa_ipv4_en_flg' data-ref="eth_vport_tpa_param::tpa_ipv4_en_flg">tpa_ipv4_en_flg</dfn> <i>/* Enable TPA for IPv4 packets */</i>;</td></tr>
<tr><th id="1046">1046</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="eth_vport_tpa_param::tpa_ipv6_en_flg" title='eth_vport_tpa_param::tpa_ipv6_en_flg' data-ref="eth_vport_tpa_param::tpa_ipv6_en_flg">tpa_ipv6_en_flg</dfn> <i>/* Enable TPA for IPv6 packets */</i>;</td></tr>
<tr><th id="1047">1047</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="eth_vport_tpa_param::tpa_ipv4_tunn_en_flg" title='eth_vport_tpa_param::tpa_ipv4_tunn_en_flg' data-ref="eth_vport_tpa_param::tpa_ipv4_tunn_en_flg">tpa_ipv4_tunn_en_flg</dfn> <i>/* Enable TPA for IPv4 over tunnel */</i>;</td></tr>
<tr><th id="1048">1048</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="eth_vport_tpa_param::tpa_ipv6_tunn_en_flg" title='eth_vport_tpa_param::tpa_ipv6_tunn_en_flg' data-ref="eth_vport_tpa_param::tpa_ipv6_tunn_en_flg">tpa_ipv6_tunn_en_flg</dfn> <i>/* Enable TPA for IPv6 over tunnel */</i>;</td></tr>
<tr><th id="1049">1049</th><td><i>/* If set, start each tpa segment on new SGE (GRO mode). One SGE per segment</i></td></tr>
<tr><th id="1050">1050</th><td><i> * allowed</i></td></tr>
<tr><th id="1051">1051</th><td><i> */</i></td></tr>
<tr><th id="1052">1052</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="eth_vport_tpa_param::tpa_pkt_split_flg" title='eth_vport_tpa_param::tpa_pkt_split_flg' data-ref="eth_vport_tpa_param::tpa_pkt_split_flg">tpa_pkt_split_flg</dfn>;</td></tr>
<tr><th id="1053">1053</th><td><i>/* If set, put header of first TPA segment on bd and data on SGE */</i></td></tr>
<tr><th id="1054">1054</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="eth_vport_tpa_param::tpa_hdr_data_split_flg" title='eth_vport_tpa_param::tpa_hdr_data_split_flg' data-ref="eth_vport_tpa_param::tpa_hdr_data_split_flg">tpa_hdr_data_split_flg</dfn>;</td></tr>
<tr><th id="1055">1055</th><td><i>/* If set, GRO data consistent will checked for TPA continue */</i></td></tr>
<tr><th id="1056">1056</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="eth_vport_tpa_param::tpa_gro_consistent_flg" title='eth_vport_tpa_param::tpa_gro_consistent_flg' data-ref="eth_vport_tpa_param::tpa_gro_consistent_flg">tpa_gro_consistent_flg</dfn>;</td></tr>
<tr><th id="1057">1057</th><td><i>/* maximum number of opened aggregations per v-port  */</i></td></tr>
<tr><th id="1058">1058</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="eth_vport_tpa_param::tpa_max_aggs_num" title='eth_vport_tpa_param::tpa_max_aggs_num' data-ref="eth_vport_tpa_param::tpa_max_aggs_num">tpa_max_aggs_num</dfn>;</td></tr>
<tr><th id="1059">1059</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="eth_vport_tpa_param::tpa_max_size" title='eth_vport_tpa_param::tpa_max_size' data-ref="eth_vport_tpa_param::tpa_max_size">tpa_max_size</dfn> <i>/* maximal size for the aggregated TPA packets */</i>;</td></tr>
<tr><th id="1060">1060</th><td><i>/* minimum TCP payload size for a packet to start aggregation */</i></td></tr>
<tr><th id="1061">1061</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="eth_vport_tpa_param::tpa_min_size_to_start" title='eth_vport_tpa_param::tpa_min_size_to_start' data-ref="eth_vport_tpa_param::tpa_min_size_to_start">tpa_min_size_to_start</dfn>;</td></tr>
<tr><th id="1062">1062</th><td><i>/* minimum TCP payload size for a packet to continue aggregation */</i></td></tr>
<tr><th id="1063">1063</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="eth_vport_tpa_param::tpa_min_size_to_cont" title='eth_vport_tpa_param::tpa_min_size_to_cont' data-ref="eth_vport_tpa_param::tpa_min_size_to_cont">tpa_min_size_to_cont</dfn>;</td></tr>
<tr><th id="1064">1064</th><td><i>/* maximal number of buffers that can be used for one aggregation */</i></td></tr>
<tr><th id="1065">1065</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="eth_vport_tpa_param::max_buff_num" title='eth_vport_tpa_param::max_buff_num' data-ref="eth_vport_tpa_param::max_buff_num">max_buff_num</dfn>;</td></tr>
<tr><th id="1066">1066</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="eth_vport_tpa_param::reserved" title='eth_vport_tpa_param::reserved' data-ref="eth_vport_tpa_param::reserved">reserved</dfn>;</td></tr>
<tr><th id="1067">1067</th><td>};</td></tr>
<tr><th id="1068">1068</th><td></td></tr>
<tr><th id="1069">1069</th><td></td></tr>
<tr><th id="1070">1070</th><td><i>/*</i></td></tr>
<tr><th id="1071">1071</th><td><i> * Command for setting classification flags for a vport $$KEEP_ENDIANNESS$$</i></td></tr>
<tr><th id="1072">1072</th><td><i> */</i></td></tr>
<tr><th id="1073">1073</th><td><b>struct</b> <dfn class="type def" id="eth_vport_tx_mode" title='eth_vport_tx_mode' data-ref="eth_vport_tx_mode">eth_vport_tx_mode</dfn> {</td></tr>
<tr><th id="1074">1074</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="eth_vport_tx_mode::state" title='eth_vport_tx_mode::state' data-ref="eth_vport_tx_mode::state">state</dfn>;</td></tr>
<tr><th id="1075">1075</th><td><i>/* drop all unicast packets */</i></td></tr>
<tr><th id="1076">1076</th><td><u>#define <dfn class="macro" id="_M/ETH_VPORT_TX_MODE_UCAST_DROP_ALL_MASK" data-ref="_M/ETH_VPORT_TX_MODE_UCAST_DROP_ALL_MASK">ETH_VPORT_TX_MODE_UCAST_DROP_ALL_MASK</dfn>    0x1</u></td></tr>
<tr><th id="1077">1077</th><td><u>#define <dfn class="macro" id="_M/ETH_VPORT_TX_MODE_UCAST_DROP_ALL_SHIFT" data-ref="_M/ETH_VPORT_TX_MODE_UCAST_DROP_ALL_SHIFT">ETH_VPORT_TX_MODE_UCAST_DROP_ALL_SHIFT</dfn>   0</u></td></tr>
<tr><th id="1078">1078</th><td><i>/* accept all unicast packets (subject to vlan) */</i></td></tr>
<tr><th id="1079">1079</th><td><u>#define <dfn class="macro" id="_M/ETH_VPORT_TX_MODE_UCAST_ACCEPT_ALL_MASK" data-ref="_M/ETH_VPORT_TX_MODE_UCAST_ACCEPT_ALL_MASK">ETH_VPORT_TX_MODE_UCAST_ACCEPT_ALL_MASK</dfn>  0x1</u></td></tr>
<tr><th id="1080">1080</th><td><u>#define <dfn class="macro" id="_M/ETH_VPORT_TX_MODE_UCAST_ACCEPT_ALL_SHIFT" data-ref="_M/ETH_VPORT_TX_MODE_UCAST_ACCEPT_ALL_SHIFT">ETH_VPORT_TX_MODE_UCAST_ACCEPT_ALL_SHIFT</dfn> 1</u></td></tr>
<tr><th id="1081">1081</th><td><i>/* drop all multicast packets */</i></td></tr>
<tr><th id="1082">1082</th><td><u>#define <dfn class="macro" id="_M/ETH_VPORT_TX_MODE_MCAST_DROP_ALL_MASK" data-ref="_M/ETH_VPORT_TX_MODE_MCAST_DROP_ALL_MASK">ETH_VPORT_TX_MODE_MCAST_DROP_ALL_MASK</dfn>    0x1</u></td></tr>
<tr><th id="1083">1083</th><td><u>#define <dfn class="macro" id="_M/ETH_VPORT_TX_MODE_MCAST_DROP_ALL_SHIFT" data-ref="_M/ETH_VPORT_TX_MODE_MCAST_DROP_ALL_SHIFT">ETH_VPORT_TX_MODE_MCAST_DROP_ALL_SHIFT</dfn>   2</u></td></tr>
<tr><th id="1084">1084</th><td><i>/* accept all multicast packets (subject to vlan) */</i></td></tr>
<tr><th id="1085">1085</th><td><u>#define <dfn class="macro" id="_M/ETH_VPORT_TX_MODE_MCAST_ACCEPT_ALL_MASK" data-ref="_M/ETH_VPORT_TX_MODE_MCAST_ACCEPT_ALL_MASK">ETH_VPORT_TX_MODE_MCAST_ACCEPT_ALL_MASK</dfn>  0x1</u></td></tr>
<tr><th id="1086">1086</th><td><u>#define <dfn class="macro" id="_M/ETH_VPORT_TX_MODE_MCAST_ACCEPT_ALL_SHIFT" data-ref="_M/ETH_VPORT_TX_MODE_MCAST_ACCEPT_ALL_SHIFT">ETH_VPORT_TX_MODE_MCAST_ACCEPT_ALL_SHIFT</dfn> 3</u></td></tr>
<tr><th id="1087">1087</th><td><i>/* accept all broadcast packets (subject to vlan) */</i></td></tr>
<tr><th id="1088">1088</th><td><u>#define <dfn class="macro" id="_M/ETH_VPORT_TX_MODE_BCAST_ACCEPT_ALL_MASK" data-ref="_M/ETH_VPORT_TX_MODE_BCAST_ACCEPT_ALL_MASK">ETH_VPORT_TX_MODE_BCAST_ACCEPT_ALL_MASK</dfn>  0x1</u></td></tr>
<tr><th id="1089">1089</th><td><u>#define <dfn class="macro" id="_M/ETH_VPORT_TX_MODE_BCAST_ACCEPT_ALL_SHIFT" data-ref="_M/ETH_VPORT_TX_MODE_BCAST_ACCEPT_ALL_SHIFT">ETH_VPORT_TX_MODE_BCAST_ACCEPT_ALL_SHIFT</dfn> 4</u></td></tr>
<tr><th id="1090">1090</th><td><u>#define <dfn class="macro" id="_M/ETH_VPORT_TX_MODE_RESERVED1_MASK" data-ref="_M/ETH_VPORT_TX_MODE_RESERVED1_MASK">ETH_VPORT_TX_MODE_RESERVED1_MASK</dfn>         0x7FF</u></td></tr>
<tr><th id="1091">1091</th><td><u>#define <dfn class="macro" id="_M/ETH_VPORT_TX_MODE_RESERVED1_SHIFT" data-ref="_M/ETH_VPORT_TX_MODE_RESERVED1_SHIFT">ETH_VPORT_TX_MODE_RESERVED1_SHIFT</dfn>        5</u></td></tr>
<tr><th id="1092">1092</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="eth_vport_tx_mode::reserved2" title='eth_vport_tx_mode::reserved2' data-ref="eth_vport_tx_mode::reserved2">reserved2</dfn>[<var>3</var>];</td></tr>
<tr><th id="1093">1093</th><td>};</td></tr>
<tr><th id="1094">1094</th><td></td></tr>
<tr><th id="1095">1095</th><td></td></tr>
<tr><th id="1096">1096</th><td><i>/*</i></td></tr>
<tr><th id="1097">1097</th><td><i> * GFT filter update action type.</i></td></tr>
<tr><th id="1098">1098</th><td><i> */</i></td></tr>
<tr><th id="1099">1099</th><td><b>enum</b> <dfn class="type def" id="gft_filter_update_action" title='gft_filter_update_action' data-ref="gft_filter_update_action">gft_filter_update_action</dfn> {</td></tr>
<tr><th id="1100">1100</th><td>	<dfn class="enum" id="GFT_ADD_FILTER" title='GFT_ADD_FILTER' data-ref="GFT_ADD_FILTER">GFT_ADD_FILTER</dfn>,</td></tr>
<tr><th id="1101">1101</th><td>	<dfn class="enum" id="GFT_DELETE_FILTER" title='GFT_DELETE_FILTER' data-ref="GFT_DELETE_FILTER">GFT_DELETE_FILTER</dfn>,</td></tr>
<tr><th id="1102">1102</th><td>	<dfn class="enum" id="MAX_GFT_FILTER_UPDATE_ACTION" title='MAX_GFT_FILTER_UPDATE_ACTION' data-ref="MAX_GFT_FILTER_UPDATE_ACTION">MAX_GFT_FILTER_UPDATE_ACTION</dfn></td></tr>
<tr><th id="1103">1103</th><td>};</td></tr>
<tr><th id="1104">1104</th><td></td></tr>
<tr><th id="1105">1105</th><td></td></tr>
<tr><th id="1106">1106</th><td></td></tr>
<tr><th id="1107">1107</th><td></td></tr>
<tr><th id="1108">1108</th><td><i>/*</i></td></tr>
<tr><th id="1109">1109</th><td><i> * Ramrod data for rx add openflow filter</i></td></tr>
<tr><th id="1110">1110</th><td><i> */</i></td></tr>
<tr><th id="1111">1111</th><td><b>struct</b> <dfn class="type def" id="rx_add_openflow_filter_data" title='rx_add_openflow_filter_data' data-ref="rx_add_openflow_filter_data">rx_add_openflow_filter_data</dfn> {</td></tr>
<tr><th id="1112">1112</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="rx_add_openflow_filter_data::action_icid" title='rx_add_openflow_filter_data::action_icid' data-ref="rx_add_openflow_filter_data::action_icid">action_icid</dfn> <i>/* CID of Action to run for this filter */</i>;</td></tr>
<tr><th id="1113">1113</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="rx_add_openflow_filter_data::priority" title='rx_add_openflow_filter_data::priority' data-ref="rx_add_openflow_filter_data::priority">priority</dfn> <i>/* Searcher String - Packet priority */</i>;</td></tr>
<tr><th id="1114">1114</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="rx_add_openflow_filter_data::reserved0" title='rx_add_openflow_filter_data::reserved0' data-ref="rx_add_openflow_filter_data::reserved0">reserved0</dfn>;</td></tr>
<tr><th id="1115">1115</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="rx_add_openflow_filter_data::tenant_id" title='rx_add_openflow_filter_data::tenant_id' data-ref="rx_add_openflow_filter_data::tenant_id">tenant_id</dfn> <i>/* Searcher String - Tenant ID */</i>;</td></tr>
<tr><th id="1116">1116</th><td><i>/* Searcher String - Destination Mac Bytes 0 to 1 */</i></td></tr>
<tr><th id="1117">1117</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="rx_add_openflow_filter_data::dst_mac_hi" title='rx_add_openflow_filter_data::dst_mac_hi' data-ref="rx_add_openflow_filter_data::dst_mac_hi">dst_mac_hi</dfn>;</td></tr>
<tr><th id="1118">1118</th><td><i>/* Searcher String - Destination Mac Bytes 2 to 3 */</i></td></tr>
<tr><th id="1119">1119</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="rx_add_openflow_filter_data::dst_mac_mid" title='rx_add_openflow_filter_data::dst_mac_mid' data-ref="rx_add_openflow_filter_data::dst_mac_mid">dst_mac_mid</dfn>;</td></tr>
<tr><th id="1120">1120</th><td><i>/* Searcher String - Destination Mac Bytes 4 to 5 */</i></td></tr>
<tr><th id="1121">1121</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="rx_add_openflow_filter_data::dst_mac_lo" title='rx_add_openflow_filter_data::dst_mac_lo' data-ref="rx_add_openflow_filter_data::dst_mac_lo">dst_mac_lo</dfn>;</td></tr>
<tr><th id="1122">1122</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="rx_add_openflow_filter_data::src_mac_hi" title='rx_add_openflow_filter_data::src_mac_hi' data-ref="rx_add_openflow_filter_data::src_mac_hi">src_mac_hi</dfn> <i>/* Searcher String - Source Mac 0 to 1 */</i>;</td></tr>
<tr><th id="1123">1123</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="rx_add_openflow_filter_data::src_mac_mid" title='rx_add_openflow_filter_data::src_mac_mid' data-ref="rx_add_openflow_filter_data::src_mac_mid">src_mac_mid</dfn> <i>/* Searcher String - Source Mac 2 to 3 */</i>;</td></tr>
<tr><th id="1124">1124</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="rx_add_openflow_filter_data::src_mac_lo" title='rx_add_openflow_filter_data::src_mac_lo' data-ref="rx_add_openflow_filter_data::src_mac_lo">src_mac_lo</dfn> <i>/* Searcher String - Source Mac 4 to 5 */</i>;</td></tr>
<tr><th id="1125">1125</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="rx_add_openflow_filter_data::vlan_id" title='rx_add_openflow_filter_data::vlan_id' data-ref="rx_add_openflow_filter_data::vlan_id">vlan_id</dfn> <i>/* Searcher String - Vlan ID */</i>;</td></tr>
<tr><th id="1126">1126</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="rx_add_openflow_filter_data::l2_eth_type" title='rx_add_openflow_filter_data::l2_eth_type' data-ref="rx_add_openflow_filter_data::l2_eth_type">l2_eth_type</dfn> <i>/* Searcher String - Last L2 Ethertype */</i>;</td></tr>
<tr><th id="1127">1127</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="rx_add_openflow_filter_data::ipv4_dscp" title='rx_add_openflow_filter_data::ipv4_dscp' data-ref="rx_add_openflow_filter_data::ipv4_dscp">ipv4_dscp</dfn> <i>/* Searcher String - IPv4 6 MSBs of the TOS Field */</i>;</td></tr>
<tr><th id="1128">1128</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="rx_add_openflow_filter_data::ipv4_frag_type" title='rx_add_openflow_filter_data::ipv4_frag_type' data-ref="rx_add_openflow_filter_data::ipv4_frag_type">ipv4_frag_type</dfn> <i>/* Searcher String - IPv4 Fragmentation Type */</i>;</td></tr>
<tr><th id="1129">1129</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="rx_add_openflow_filter_data::ipv4_over_ip" title='rx_add_openflow_filter_data::ipv4_over_ip' data-ref="rx_add_openflow_filter_data::ipv4_over_ip">ipv4_over_ip</dfn> <i>/* Searcher String - IPv4 Over IP Type */</i>;</td></tr>
<tr><th id="1130">1130</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="rx_add_openflow_filter_data::tenant_id_exists" title='rx_add_openflow_filter_data::tenant_id_exists' data-ref="rx_add_openflow_filter_data::tenant_id_exists">tenant_id_exists</dfn> <i>/* Searcher String - Tenant ID Exists */</i>;</td></tr>
<tr><th id="1131">1131</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="rx_add_openflow_filter_data::ipv4_dst_addr" title='rx_add_openflow_filter_data::ipv4_dst_addr' data-ref="rx_add_openflow_filter_data::ipv4_dst_addr">ipv4_dst_addr</dfn> <i>/* Searcher String - IPv4 Destination Address */</i>;</td></tr>
<tr><th id="1132">1132</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="rx_add_openflow_filter_data::ipv4_src_addr" title='rx_add_openflow_filter_data::ipv4_src_addr' data-ref="rx_add_openflow_filter_data::ipv4_src_addr">ipv4_src_addr</dfn> <i>/* Searcher String - IPv4 Source Address */</i>;</td></tr>
<tr><th id="1133">1133</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="rx_add_openflow_filter_data::l4_dst_port" title='rx_add_openflow_filter_data::l4_dst_port' data-ref="rx_add_openflow_filter_data::l4_dst_port">l4_dst_port</dfn> <i>/* Searcher String - TCP/UDP Destination Port */</i>;</td></tr>
<tr><th id="1134">1134</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="rx_add_openflow_filter_data::l4_src_port" title='rx_add_openflow_filter_data::l4_src_port' data-ref="rx_add_openflow_filter_data::l4_src_port">l4_src_port</dfn> <i>/* Searcher String - TCP/UDP Source Port */</i>;</td></tr>
<tr><th id="1135">1135</th><td>};</td></tr>
<tr><th id="1136">1136</th><td></td></tr>
<tr><th id="1137">1137</th><td></td></tr>
<tr><th id="1138">1138</th><td><i>/*</i></td></tr>
<tr><th id="1139">1139</th><td><i> * Ramrod data for rx create gft action</i></td></tr>
<tr><th id="1140">1140</th><td><i> */</i></td></tr>
<tr><th id="1141">1141</th><td><b>struct</b> <dfn class="type def" id="rx_create_gft_action_data" title='rx_create_gft_action_data' data-ref="rx_create_gft_action_data">rx_create_gft_action_data</dfn> {</td></tr>
<tr><th id="1142">1142</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="rx_create_gft_action_data::vport_id" title='rx_create_gft_action_data::vport_id' data-ref="rx_create_gft_action_data::vport_id">vport_id</dfn> <i>/* Vport Id of GFT Action  */</i>;</td></tr>
<tr><th id="1143">1143</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="rx_create_gft_action_data::reserved" title='rx_create_gft_action_data::reserved' data-ref="rx_create_gft_action_data::reserved">reserved</dfn>[<var>7</var>];</td></tr>
<tr><th id="1144">1144</th><td>};</td></tr>
<tr><th id="1145">1145</th><td></td></tr>
<tr><th id="1146">1146</th><td></td></tr>
<tr><th id="1147">1147</th><td><i>/*</i></td></tr>
<tr><th id="1148">1148</th><td><i> * Ramrod data for rx create openflow action</i></td></tr>
<tr><th id="1149">1149</th><td><i> */</i></td></tr>
<tr><th id="1150">1150</th><td><b>struct</b> <dfn class="type def" id="rx_create_openflow_action_data" title='rx_create_openflow_action_data' data-ref="rx_create_openflow_action_data">rx_create_openflow_action_data</dfn> {</td></tr>
<tr><th id="1151">1151</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="rx_create_openflow_action_data::vport_id" title='rx_create_openflow_action_data::vport_id' data-ref="rx_create_openflow_action_data::vport_id">vport_id</dfn> <i>/* ID of RX queue */</i>;</td></tr>
<tr><th id="1152">1152</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="rx_create_openflow_action_data::reserved" title='rx_create_openflow_action_data::reserved' data-ref="rx_create_openflow_action_data::reserved">reserved</dfn>[<var>7</var>];</td></tr>
<tr><th id="1153">1153</th><td>};</td></tr>
<tr><th id="1154">1154</th><td></td></tr>
<tr><th id="1155">1155</th><td></td></tr>
<tr><th id="1156">1156</th><td><i>/*</i></td></tr>
<tr><th id="1157">1157</th><td><i> * Ramrod data for rx queue start ramrod</i></td></tr>
<tr><th id="1158">1158</th><td><i> */</i></td></tr>
<tr><th id="1159">1159</th><td><b>struct</b> <dfn class="type def" id="rx_queue_start_ramrod_data" title='rx_queue_start_ramrod_data' data-ref="rx_queue_start_ramrod_data">rx_queue_start_ramrod_data</dfn> {</td></tr>
<tr><th id="1160">1160</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="rx_queue_start_ramrod_data::rx_queue_id" title='rx_queue_start_ramrod_data::rx_queue_id' data-ref="rx_queue_start_ramrod_data::rx_queue_id">rx_queue_id</dfn> <i>/* ID of RX queue */</i>;</td></tr>
<tr><th id="1161">1161</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="rx_queue_start_ramrod_data::num_of_pbl_pages" title='rx_queue_start_ramrod_data::num_of_pbl_pages' data-ref="rx_queue_start_ramrod_data::num_of_pbl_pages">num_of_pbl_pages</dfn> <i>/* Number of pages in CQE PBL */</i>;</td></tr>
<tr><th id="1162">1162</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="rx_queue_start_ramrod_data::bd_max_bytes" title='rx_queue_start_ramrod_data::bd_max_bytes' data-ref="rx_queue_start_ramrod_data::bd_max_bytes">bd_max_bytes</dfn> <i>/* maximal bytes that can be places on the bd */</i>;</td></tr>
<tr><th id="1163">1163</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="rx_queue_start_ramrod_data::sb_id" title='rx_queue_start_ramrod_data::sb_id' data-ref="rx_queue_start_ramrod_data::sb_id">sb_id</dfn> <i>/* Status block ID */</i>;</td></tr>
<tr><th id="1164">1164</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="rx_queue_start_ramrod_data::sb_index" title='rx_queue_start_ramrod_data::sb_index' data-ref="rx_queue_start_ramrod_data::sb_index">sb_index</dfn> <i>/* index of the protocol index */</i>;</td></tr>
<tr><th id="1165">1165</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="rx_queue_start_ramrod_data::vport_id" title='rx_queue_start_ramrod_data::vport_id' data-ref="rx_queue_start_ramrod_data::vport_id">vport_id</dfn> <i>/* ID of virtual port */</i>;</td></tr>
<tr><th id="1166">1166</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="rx_queue_start_ramrod_data::default_rss_queue_flg" title='rx_queue_start_ramrod_data::default_rss_queue_flg' data-ref="rx_queue_start_ramrod_data::default_rss_queue_flg">default_rss_queue_flg</dfn> <i>/* set queue as default rss queue if set */</i>;</td></tr>
<tr><th id="1167">1167</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="rx_queue_start_ramrod_data::complete_cqe_flg" title='rx_queue_start_ramrod_data::complete_cqe_flg' data-ref="rx_queue_start_ramrod_data::complete_cqe_flg">complete_cqe_flg</dfn> <i>/* post completion to the CQE ring if set */</i>;</td></tr>
<tr><th id="1168">1168</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="rx_queue_start_ramrod_data::complete_event_flg" title='rx_queue_start_ramrod_data::complete_event_flg' data-ref="rx_queue_start_ramrod_data::complete_event_flg">complete_event_flg</dfn> <i>/* post completion to the event ring if set */</i>;</td></tr>
<tr><th id="1169">1169</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="rx_queue_start_ramrod_data::stats_counter_id" title='rx_queue_start_ramrod_data::stats_counter_id' data-ref="rx_queue_start_ramrod_data::stats_counter_id">stats_counter_id</dfn> <i>/* Statistics counter ID */</i>;</td></tr>
<tr><th id="1170">1170</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="rx_queue_start_ramrod_data::pin_context" title='rx_queue_start_ramrod_data::pin_context' data-ref="rx_queue_start_ramrod_data::pin_context">pin_context</dfn> <i>/* Pin context in CCFC to improve performance */</i>;</td></tr>
<tr><th id="1171">1171</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="rx_queue_start_ramrod_data::pxp_tph_valid_bd" title='rx_queue_start_ramrod_data::pxp_tph_valid_bd' data-ref="rx_queue_start_ramrod_data::pxp_tph_valid_bd">pxp_tph_valid_bd</dfn> <i>/* PXP command TPH Valid - for BD/SGE fetch */</i>;</td></tr>
<tr><th id="1172">1172</th><td><i>/* PXP command TPH Valid - for packet placement */</i></td></tr>
<tr><th id="1173">1173</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="rx_queue_start_ramrod_data::pxp_tph_valid_pkt" title='rx_queue_start_ramrod_data::pxp_tph_valid_pkt' data-ref="rx_queue_start_ramrod_data::pxp_tph_valid_pkt">pxp_tph_valid_pkt</dfn>;</td></tr>
<tr><th id="1174">1174</th><td><i>/* PXP command Steering tag hint. Use enum pxp_tph_st_hint */</i></td></tr>
<tr><th id="1175">1175</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="rx_queue_start_ramrod_data::pxp_st_hint" title='rx_queue_start_ramrod_data::pxp_st_hint' data-ref="rx_queue_start_ramrod_data::pxp_st_hint">pxp_st_hint</dfn>;</td></tr>
<tr><th id="1176">1176</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="rx_queue_start_ramrod_data::pxp_st_index" title='rx_queue_start_ramrod_data::pxp_st_index' data-ref="rx_queue_start_ramrod_data::pxp_st_index">pxp_st_index</dfn> <i>/* PXP command Steering tag index */</i>;</td></tr>
<tr><th id="1177">1177</th><td><i>/* Indicates that current queue belongs to poll-mode driver */</i></td></tr>
<tr><th id="1178">1178</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="rx_queue_start_ramrod_data::pmd_mode" title='rx_queue_start_ramrod_data::pmd_mode' data-ref="rx_queue_start_ramrod_data::pmd_mode">pmd_mode</dfn>;</td></tr>
<tr><th id="1179">1179</th><td><i>/* Indicates that the current queue is using the TX notification queue</i></td></tr>
<tr><th id="1180">1180</th><td><i> * mechanism - should be set only for PMD queue</i></td></tr>
<tr><th id="1181">1181</th><td><i> */</i></td></tr>
<tr><th id="1182">1182</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="rx_queue_start_ramrod_data::notify_en" title='rx_queue_start_ramrod_data::notify_en' data-ref="rx_queue_start_ramrod_data::notify_en">notify_en</dfn>;</td></tr>
<tr><th id="1183">1183</th><td><i>/* Initial value for the toggle valid bit - used in PMD mode */</i></td></tr>
<tr><th id="1184">1184</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="rx_queue_start_ramrod_data::toggle_val" title='rx_queue_start_ramrod_data::toggle_val' data-ref="rx_queue_start_ramrod_data::toggle_val">toggle_val</dfn>;</td></tr>
<tr><th id="1185">1185</th><td><i>/* Index of RX producers in VF zone. Used for VF only. */</i></td></tr>
<tr><th id="1186">1186</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="rx_queue_start_ramrod_data::vf_rx_prod_index" title='rx_queue_start_ramrod_data::vf_rx_prod_index' data-ref="rx_queue_start_ramrod_data::vf_rx_prod_index">vf_rx_prod_index</dfn>;</td></tr>
<tr><th id="1187">1187</th><td><i>/* Backward compatibility mode. If set, unprotected mStorm queue zone will used</i></td></tr>
<tr><th id="1188">1188</th><td><i> * for VF RX producers instead of VF zone.</i></td></tr>
<tr><th id="1189">1189</th><td><i> */</i></td></tr>
<tr><th id="1190">1190</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="rx_queue_start_ramrod_data::vf_rx_prod_use_zone_a" title='rx_queue_start_ramrod_data::vf_rx_prod_use_zone_a' data-ref="rx_queue_start_ramrod_data::vf_rx_prod_use_zone_a">vf_rx_prod_use_zone_a</dfn>;</td></tr>
<tr><th id="1191">1191</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="rx_queue_start_ramrod_data::reserved" title='rx_queue_start_ramrod_data::reserved' data-ref="rx_queue_start_ramrod_data::reserved">reserved</dfn>[<var>5</var>];</td></tr>
<tr><th id="1192">1192</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="rx_queue_start_ramrod_data::reserved1" title='rx_queue_start_ramrod_data::reserved1' data-ref="rx_queue_start_ramrod_data::reserved1">reserved1</dfn> <i>/* FW reserved. */</i>;</td></tr>
<tr><th id="1193">1193</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="rx_queue_start_ramrod_data::cqe_pbl_addr" title='rx_queue_start_ramrod_data::cqe_pbl_addr' data-ref="rx_queue_start_ramrod_data::cqe_pbl_addr">cqe_pbl_addr</dfn> <i>/* Base address on host of CQE PBL */</i>;</td></tr>
<tr><th id="1194">1194</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="rx_queue_start_ramrod_data::bd_base" title='rx_queue_start_ramrod_data::bd_base' data-ref="rx_queue_start_ramrod_data::bd_base">bd_base</dfn> <i>/* bd address of the first bd page */</i>;</td></tr>
<tr><th id="1195">1195</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="rx_queue_start_ramrod_data::reserved2" title='rx_queue_start_ramrod_data::reserved2' data-ref="rx_queue_start_ramrod_data::reserved2">reserved2</dfn> <i>/* FW reserved. */</i>;</td></tr>
<tr><th id="1196">1196</th><td>};</td></tr>
<tr><th id="1197">1197</th><td></td></tr>
<tr><th id="1198">1198</th><td></td></tr>
<tr><th id="1199">1199</th><td><i>/*</i></td></tr>
<tr><th id="1200">1200</th><td><i> * Ramrod data for rx queue stop ramrod</i></td></tr>
<tr><th id="1201">1201</th><td><i> */</i></td></tr>
<tr><th id="1202">1202</th><td><b>struct</b> <dfn class="type def" id="rx_queue_stop_ramrod_data" title='rx_queue_stop_ramrod_data' data-ref="rx_queue_stop_ramrod_data">rx_queue_stop_ramrod_data</dfn> {</td></tr>
<tr><th id="1203">1203</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="rx_queue_stop_ramrod_data::rx_queue_id" title='rx_queue_stop_ramrod_data::rx_queue_id' data-ref="rx_queue_stop_ramrod_data::rx_queue_id">rx_queue_id</dfn> <i>/* ID of RX queue */</i>;</td></tr>
<tr><th id="1204">1204</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="rx_queue_stop_ramrod_data::complete_cqe_flg" title='rx_queue_stop_ramrod_data::complete_cqe_flg' data-ref="rx_queue_stop_ramrod_data::complete_cqe_flg">complete_cqe_flg</dfn> <i>/* post completion to the CQE ring if set */</i>;</td></tr>
<tr><th id="1205">1205</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="rx_queue_stop_ramrod_data::complete_event_flg" title='rx_queue_stop_ramrod_data::complete_event_flg' data-ref="rx_queue_stop_ramrod_data::complete_event_flg">complete_event_flg</dfn> <i>/* post completion to the event ring if set */</i>;</td></tr>
<tr><th id="1206">1206</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="rx_queue_stop_ramrod_data::vport_id" title='rx_queue_stop_ramrod_data::vport_id' data-ref="rx_queue_stop_ramrod_data::vport_id">vport_id</dfn> <i>/* ID of virtual port */</i>;</td></tr>
<tr><th id="1207">1207</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="rx_queue_stop_ramrod_data::reserved" title='rx_queue_stop_ramrod_data::reserved' data-ref="rx_queue_stop_ramrod_data::reserved">reserved</dfn>[<var>3</var>];</td></tr>
<tr><th id="1208">1208</th><td>};</td></tr>
<tr><th id="1209">1209</th><td></td></tr>
<tr><th id="1210">1210</th><td></td></tr>
<tr><th id="1211">1211</th><td><i>/*</i></td></tr>
<tr><th id="1212">1212</th><td><i> * Ramrod data for rx queue update ramrod</i></td></tr>
<tr><th id="1213">1213</th><td><i> */</i></td></tr>
<tr><th id="1214">1214</th><td><b>struct</b> <dfn class="type def" id="rx_queue_update_ramrod_data" title='rx_queue_update_ramrod_data' data-ref="rx_queue_update_ramrod_data">rx_queue_update_ramrod_data</dfn> {</td></tr>
<tr><th id="1215">1215</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="rx_queue_update_ramrod_data::rx_queue_id" title='rx_queue_update_ramrod_data::rx_queue_id' data-ref="rx_queue_update_ramrod_data::rx_queue_id">rx_queue_id</dfn> <i>/* ID of RX queue */</i>;</td></tr>
<tr><th id="1216">1216</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="rx_queue_update_ramrod_data::complete_cqe_flg" title='rx_queue_update_ramrod_data::complete_cqe_flg' data-ref="rx_queue_update_ramrod_data::complete_cqe_flg">complete_cqe_flg</dfn> <i>/* post completion to the CQE ring if set */</i>;</td></tr>
<tr><th id="1217">1217</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="rx_queue_update_ramrod_data::complete_event_flg" title='rx_queue_update_ramrod_data::complete_event_flg' data-ref="rx_queue_update_ramrod_data::complete_event_flg">complete_event_flg</dfn> <i>/* post completion to the event ring if set */</i>;</td></tr>
<tr><th id="1218">1218</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="rx_queue_update_ramrod_data::vport_id" title='rx_queue_update_ramrod_data::vport_id' data-ref="rx_queue_update_ramrod_data::vport_id">vport_id</dfn> <i>/* ID of virtual port */</i>;</td></tr>
<tr><th id="1219">1219</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="rx_queue_update_ramrod_data::reserved" title='rx_queue_update_ramrod_data::reserved' data-ref="rx_queue_update_ramrod_data::reserved">reserved</dfn>[<var>4</var>];</td></tr>
<tr><th id="1220">1220</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="rx_queue_update_ramrod_data::reserved1" title='rx_queue_update_ramrod_data::reserved1' data-ref="rx_queue_update_ramrod_data::reserved1">reserved1</dfn> <i>/* FW reserved. */</i>;</td></tr>
<tr><th id="1221">1221</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="rx_queue_update_ramrod_data::reserved2" title='rx_queue_update_ramrod_data::reserved2' data-ref="rx_queue_update_ramrod_data::reserved2">reserved2</dfn> <i>/* FW reserved. */</i>;</td></tr>
<tr><th id="1222">1222</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="rx_queue_update_ramrod_data::reserved3" title='rx_queue_update_ramrod_data::reserved3' data-ref="rx_queue_update_ramrod_data::reserved3">reserved3</dfn> <i>/* FW reserved. */</i>;</td></tr>
<tr><th id="1223">1223</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="rx_queue_update_ramrod_data::reserved4" title='rx_queue_update_ramrod_data::reserved4' data-ref="rx_queue_update_ramrod_data::reserved4">reserved4</dfn> <i>/* FW reserved. */</i>;</td></tr>
<tr><th id="1224">1224</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="rx_queue_update_ramrod_data::reserved5" title='rx_queue_update_ramrod_data::reserved5' data-ref="rx_queue_update_ramrod_data::reserved5">reserved5</dfn> <i>/* FW reserved. */</i>;</td></tr>
<tr><th id="1225">1225</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="rx_queue_update_ramrod_data::reserved6" title='rx_queue_update_ramrod_data::reserved6' data-ref="rx_queue_update_ramrod_data::reserved6">reserved6</dfn> <i>/* FW reserved. */</i>;</td></tr>
<tr><th id="1226">1226</th><td>};</td></tr>
<tr><th id="1227">1227</th><td></td></tr>
<tr><th id="1228">1228</th><td></td></tr>
<tr><th id="1229">1229</th><td><i>/*</i></td></tr>
<tr><th id="1230">1230</th><td><i> * Ramrod data for rx Add UDP Filter</i></td></tr>
<tr><th id="1231">1231</th><td><i> */</i></td></tr>
<tr><th id="1232">1232</th><td><b>struct</b> <dfn class="type def" id="rx_udp_filter_data" title='rx_udp_filter_data' data-ref="rx_udp_filter_data">rx_udp_filter_data</dfn> {</td></tr>
<tr><th id="1233">1233</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="rx_udp_filter_data::action_icid" title='rx_udp_filter_data::action_icid' data-ref="rx_udp_filter_data::action_icid">action_icid</dfn> <i>/* CID of Action to run for this filter */</i>;</td></tr>
<tr><th id="1234">1234</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="rx_udp_filter_data::vlan_id" title='rx_udp_filter_data::vlan_id' data-ref="rx_udp_filter_data::vlan_id">vlan_id</dfn> <i>/* Searcher String - Vlan ID */</i>;</td></tr>
<tr><th id="1235">1235</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="rx_udp_filter_data::ip_type" title='rx_udp_filter_data::ip_type' data-ref="rx_udp_filter_data::ip_type">ip_type</dfn> <i>/* Searcher String - IP Type */</i>;</td></tr>
<tr><th id="1236">1236</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="rx_udp_filter_data::tenant_id_exists" title='rx_udp_filter_data::tenant_id_exists' data-ref="rx_udp_filter_data::tenant_id_exists">tenant_id_exists</dfn> <i>/* Searcher String - Tenant ID Exists */</i>;</td></tr>
<tr><th id="1237">1237</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="rx_udp_filter_data::reserved1" title='rx_udp_filter_data::reserved1' data-ref="rx_udp_filter_data::reserved1">reserved1</dfn>;</td></tr>
<tr><th id="1238">1238</th><td><i>/* Searcher String - IP Destination Address, for IPv4 use ip_dst_addr[0] only */</i></td></tr>
<tr><th id="1239">1239</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="rx_udp_filter_data::ip_dst_addr" title='rx_udp_filter_data::ip_dst_addr' data-ref="rx_udp_filter_data::ip_dst_addr">ip_dst_addr</dfn>[<var>4</var>];</td></tr>
<tr><th id="1240">1240</th><td><i>/* Searcher String - IP Source Address, for IPv4 use ip_dst_addr[0] only */</i></td></tr>
<tr><th id="1241">1241</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="rx_udp_filter_data::ip_src_addr" title='rx_udp_filter_data::ip_src_addr' data-ref="rx_udp_filter_data::ip_src_addr">ip_src_addr</dfn>[<var>4</var>];</td></tr>
<tr><th id="1242">1242</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="rx_udp_filter_data::udp_dst_port" title='rx_udp_filter_data::udp_dst_port' data-ref="rx_udp_filter_data::udp_dst_port">udp_dst_port</dfn> <i>/* Searcher String - UDP Destination Port */</i>;</td></tr>
<tr><th id="1243">1243</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="rx_udp_filter_data::udp_src_port" title='rx_udp_filter_data::udp_src_port' data-ref="rx_udp_filter_data::udp_src_port">udp_src_port</dfn> <i>/* Searcher String - UDP Source Port */</i>;</td></tr>
<tr><th id="1244">1244</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="rx_udp_filter_data::tenant_id" title='rx_udp_filter_data::tenant_id' data-ref="rx_udp_filter_data::tenant_id">tenant_id</dfn> <i>/* Searcher String - Tenant ID */</i>;</td></tr>
<tr><th id="1245">1245</th><td>};</td></tr>
<tr><th id="1246">1246</th><td></td></tr>
<tr><th id="1247">1247</th><td></td></tr>
<tr><th id="1248">1248</th><td><i>/*</i></td></tr>
<tr><th id="1249">1249</th><td><i> * add or delete GFT filter - filter is packet header of type of packet wished</i></td></tr>
<tr><th id="1250">1250</th><td><i> * to pass certain FW flow</i></td></tr>
<tr><th id="1251">1251</th><td><i> */</i></td></tr>
<tr><th id="1252">1252</th><td><b>struct</b> <dfn class="type def" id="rx_update_gft_filter_data" title='rx_update_gft_filter_data' data-ref="rx_update_gft_filter_data">rx_update_gft_filter_data</dfn> {</td></tr>
<tr><th id="1253">1253</th><td><i>/* Pointer to Packet Header That Defines GFT Filter */</i></td></tr>
<tr><th id="1254">1254</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="rx_update_gft_filter_data::pkt_hdr_addr" title='rx_update_gft_filter_data::pkt_hdr_addr' data-ref="rx_update_gft_filter_data::pkt_hdr_addr">pkt_hdr_addr</dfn>;</td></tr>
<tr><th id="1255">1255</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="rx_update_gft_filter_data::pkt_hdr_length" title='rx_update_gft_filter_data::pkt_hdr_length' data-ref="rx_update_gft_filter_data::pkt_hdr_length">pkt_hdr_length</dfn> <i>/* Packet Header Length */</i>;</td></tr>
<tr><th id="1256">1256</th><td><i>/* Action icid. Valid if action_icid_valid flag set. */</i></td></tr>
<tr><th id="1257">1257</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="rx_update_gft_filter_data::action_icid" title='rx_update_gft_filter_data::action_icid' data-ref="rx_update_gft_filter_data::action_icid">action_icid</dfn>;</td></tr>
<tr><th id="1258">1258</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="rx_update_gft_filter_data::rx_qid" title='rx_update_gft_filter_data::rx_qid' data-ref="rx_update_gft_filter_data::rx_qid">rx_qid</dfn> <i>/* RX queue ID. Valid if rx_qid_valid set. */</i>;</td></tr>
<tr><th id="1259">1259</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="rx_update_gft_filter_data::flow_id" title='rx_update_gft_filter_data::flow_id' data-ref="rx_update_gft_filter_data::flow_id">flow_id</dfn> <i>/* RX flow ID. Valid if flow_id_valid set. */</i>;</td></tr>
<tr><th id="1260">1260</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="rx_update_gft_filter_data::vport_id" title='rx_update_gft_filter_data::vport_id' data-ref="rx_update_gft_filter_data::vport_id">vport_id</dfn> <i>/* RX vport Id. */</i>;</td></tr>
<tr><th id="1261">1261</th><td><i>/* If set, action_icid will used for GFT filter update. */</i></td></tr>
<tr><th id="1262">1262</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="rx_update_gft_filter_data::action_icid_valid" title='rx_update_gft_filter_data::action_icid_valid' data-ref="rx_update_gft_filter_data::action_icid_valid">action_icid_valid</dfn>;</td></tr>
<tr><th id="1263">1263</th><td><i>/* If set, rx_qid will used for traffic steering, in additional to vport_id.</i></td></tr>
<tr><th id="1264">1264</th><td><i> * flow_id_valid must be cleared. If cleared, queue ID will selected by RSS.</i></td></tr>
<tr><th id="1265">1265</th><td><i> */</i></td></tr>
<tr><th id="1266">1266</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="rx_update_gft_filter_data::rx_qid_valid" title='rx_update_gft_filter_data::rx_qid_valid' data-ref="rx_update_gft_filter_data::rx_qid_valid">rx_qid_valid</dfn>;</td></tr>
<tr><th id="1267">1267</th><td><i>/* If set, flow_id will reported by CQE, rx_qid_valid must be cleared. If</i></td></tr>
<tr><th id="1268">1268</th><td><i> * cleared, flow_id 0 will reported by CQE.</i></td></tr>
<tr><th id="1269">1269</th><td><i> */</i></td></tr>
<tr><th id="1270">1270</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="rx_update_gft_filter_data::flow_id_valid" title='rx_update_gft_filter_data::flow_id_valid' data-ref="rx_update_gft_filter_data::flow_id_valid">flow_id_valid</dfn>;</td></tr>
<tr><th id="1271">1271</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="rx_update_gft_filter_data::filter_action" title='rx_update_gft_filter_data::filter_action' data-ref="rx_update_gft_filter_data::filter_action">filter_action</dfn> <i>/* Use to set type of action on filter */</i>;</td></tr>
<tr><th id="1272">1272</th><td><i>/* 0 - dont assert in case of error. Just return an error code. 1 - assert in</i></td></tr>
<tr><th id="1273">1273</th><td><i> * case of error.</i></td></tr>
<tr><th id="1274">1274</th><td><i> */</i></td></tr>
<tr><th id="1275">1275</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="rx_update_gft_filter_data::assert_on_error" title='rx_update_gft_filter_data::assert_on_error' data-ref="rx_update_gft_filter_data::assert_on_error">assert_on_error</dfn>;</td></tr>
<tr><th id="1276">1276</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="rx_update_gft_filter_data::reserved" title='rx_update_gft_filter_data::reserved' data-ref="rx_update_gft_filter_data::reserved">reserved</dfn>[<var>2</var>];</td></tr>
<tr><th id="1277">1277</th><td>};</td></tr>
<tr><th id="1278">1278</th><td></td></tr>
<tr><th id="1279">1279</th><td></td></tr>
<tr><th id="1280">1280</th><td></td></tr>
<tr><th id="1281">1281</th><td><i>/*</i></td></tr>
<tr><th id="1282">1282</th><td><i> * Ramrod data for tx queue start ramrod</i></td></tr>
<tr><th id="1283">1283</th><td><i> */</i></td></tr>
<tr><th id="1284">1284</th><td><b>struct</b> <dfn class="type def" id="tx_queue_start_ramrod_data" title='tx_queue_start_ramrod_data' data-ref="tx_queue_start_ramrod_data">tx_queue_start_ramrod_data</dfn> {</td></tr>
<tr><th id="1285">1285</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="tx_queue_start_ramrod_data::sb_id" title='tx_queue_start_ramrod_data::sb_id' data-ref="tx_queue_start_ramrod_data::sb_id">sb_id</dfn> <i>/* Status block ID */</i>;</td></tr>
<tr><th id="1286">1286</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="tx_queue_start_ramrod_data::sb_index" title='tx_queue_start_ramrod_data::sb_index' data-ref="tx_queue_start_ramrod_data::sb_index">sb_index</dfn> <i>/* Status block protocol index */</i>;</td></tr>
<tr><th id="1287">1287</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="tx_queue_start_ramrod_data::vport_id" title='tx_queue_start_ramrod_data::vport_id' data-ref="tx_queue_start_ramrod_data::vport_id">vport_id</dfn> <i>/* VPort ID */</i>;</td></tr>
<tr><th id="1288">1288</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="tx_queue_start_ramrod_data::reserved0" title='tx_queue_start_ramrod_data::reserved0' data-ref="tx_queue_start_ramrod_data::reserved0">reserved0</dfn> <i>/* FW reserved. (qcn_rl_en) */</i>;</td></tr>
<tr><th id="1289">1289</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="tx_queue_start_ramrod_data::stats_counter_id" title='tx_queue_start_ramrod_data::stats_counter_id' data-ref="tx_queue_start_ramrod_data::stats_counter_id">stats_counter_id</dfn> <i>/* Statistics counter ID to use */</i>;</td></tr>
<tr><th id="1290">1290</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="tx_queue_start_ramrod_data::qm_pq_id" title='tx_queue_start_ramrod_data::qm_pq_id' data-ref="tx_queue_start_ramrod_data::qm_pq_id">qm_pq_id</dfn> <i>/* QM PQ ID */</i>;</td></tr>
<tr><th id="1291">1291</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="tx_queue_start_ramrod_data::flags" title='tx_queue_start_ramrod_data::flags' data-ref="tx_queue_start_ramrod_data::flags">flags</dfn>;</td></tr>
<tr><th id="1292">1292</th><td><i>/* 0: Enable QM opportunistic flow. 1: Disable QM opportunistic flow */</i></td></tr>
<tr><th id="1293">1293</th><td><u>#define <dfn class="macro" id="_M/TX_QUEUE_START_RAMROD_DATA_DISABLE_OPPORTUNISTIC_MASK" data-ref="_M/TX_QUEUE_START_RAMROD_DATA_DISABLE_OPPORTUNISTIC_MASK">TX_QUEUE_START_RAMROD_DATA_DISABLE_OPPORTUNISTIC_MASK</dfn>  0x1</u></td></tr>
<tr><th id="1294">1294</th><td><u>#define <dfn class="macro" id="_M/TX_QUEUE_START_RAMROD_DATA_DISABLE_OPPORTUNISTIC_SHIFT" data-ref="_M/TX_QUEUE_START_RAMROD_DATA_DISABLE_OPPORTUNISTIC_SHIFT">TX_QUEUE_START_RAMROD_DATA_DISABLE_OPPORTUNISTIC_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1295">1295</th><td><i>/* If set, Test Mode - packets will be duplicated by Xstorm handler */</i></td></tr>
<tr><th id="1296">1296</th><td><u>#define <dfn class="macro" id="_M/TX_QUEUE_START_RAMROD_DATA_TEST_MODE_PKT_DUP_MASK" data-ref="_M/TX_QUEUE_START_RAMROD_DATA_TEST_MODE_PKT_DUP_MASK">TX_QUEUE_START_RAMROD_DATA_TEST_MODE_PKT_DUP_MASK</dfn>      0x1</u></td></tr>
<tr><th id="1297">1297</th><td><u>#define <dfn class="macro" id="_M/TX_QUEUE_START_RAMROD_DATA_TEST_MODE_PKT_DUP_SHIFT" data-ref="_M/TX_QUEUE_START_RAMROD_DATA_TEST_MODE_PKT_DUP_SHIFT">TX_QUEUE_START_RAMROD_DATA_TEST_MODE_PKT_DUP_SHIFT</dfn>     1</u></td></tr>
<tr><th id="1298">1298</th><td><i>/* If set, Test Mode - packets destination will be determined by dest_port_mode</i></td></tr>
<tr><th id="1299">1299</th><td><i> * field from Tx BD</i></td></tr>
<tr><th id="1300">1300</th><td><i> */</i></td></tr>
<tr><th id="1301">1301</th><td><u>#define <dfn class="macro" id="_M/TX_QUEUE_START_RAMROD_DATA_TEST_MODE_TX_DEST_MASK" data-ref="_M/TX_QUEUE_START_RAMROD_DATA_TEST_MODE_TX_DEST_MASK">TX_QUEUE_START_RAMROD_DATA_TEST_MODE_TX_DEST_MASK</dfn>      0x1</u></td></tr>
<tr><th id="1302">1302</th><td><u>#define <dfn class="macro" id="_M/TX_QUEUE_START_RAMROD_DATA_TEST_MODE_TX_DEST_SHIFT" data-ref="_M/TX_QUEUE_START_RAMROD_DATA_TEST_MODE_TX_DEST_SHIFT">TX_QUEUE_START_RAMROD_DATA_TEST_MODE_TX_DEST_SHIFT</dfn>     2</u></td></tr>
<tr><th id="1303">1303</th><td><i>/* Indicates that current queue belongs to poll-mode driver */</i></td></tr>
<tr><th id="1304">1304</th><td><u>#define <dfn class="macro" id="_M/TX_QUEUE_START_RAMROD_DATA_PMD_MODE_MASK" data-ref="_M/TX_QUEUE_START_RAMROD_DATA_PMD_MODE_MASK">TX_QUEUE_START_RAMROD_DATA_PMD_MODE_MASK</dfn>               0x1</u></td></tr>
<tr><th id="1305">1305</th><td><u>#define <dfn class="macro" id="_M/TX_QUEUE_START_RAMROD_DATA_PMD_MODE_SHIFT" data-ref="_M/TX_QUEUE_START_RAMROD_DATA_PMD_MODE_SHIFT">TX_QUEUE_START_RAMROD_DATA_PMD_MODE_SHIFT</dfn>              3</u></td></tr>
<tr><th id="1306">1306</th><td><i>/* Indicates that the current queue is using the TX notification queue</i></td></tr>
<tr><th id="1307">1307</th><td><i> * mechanism - should be set only for PMD queue</i></td></tr>
<tr><th id="1308">1308</th><td><i> */</i></td></tr>
<tr><th id="1309">1309</th><td><u>#define <dfn class="macro" id="_M/TX_QUEUE_START_RAMROD_DATA_NOTIFY_EN_MASK" data-ref="_M/TX_QUEUE_START_RAMROD_DATA_NOTIFY_EN_MASK">TX_QUEUE_START_RAMROD_DATA_NOTIFY_EN_MASK</dfn>              0x1</u></td></tr>
<tr><th id="1310">1310</th><td><u>#define <dfn class="macro" id="_M/TX_QUEUE_START_RAMROD_DATA_NOTIFY_EN_SHIFT" data-ref="_M/TX_QUEUE_START_RAMROD_DATA_NOTIFY_EN_SHIFT">TX_QUEUE_START_RAMROD_DATA_NOTIFY_EN_SHIFT</dfn>             4</u></td></tr>
<tr><th id="1311">1311</th><td><i>/* Pin context in CCFC to improve performance */</i></td></tr>
<tr><th id="1312">1312</th><td><u>#define <dfn class="macro" id="_M/TX_QUEUE_START_RAMROD_DATA_PIN_CONTEXT_MASK" data-ref="_M/TX_QUEUE_START_RAMROD_DATA_PIN_CONTEXT_MASK">TX_QUEUE_START_RAMROD_DATA_PIN_CONTEXT_MASK</dfn>            0x1</u></td></tr>
<tr><th id="1313">1313</th><td><u>#define <dfn class="macro" id="_M/TX_QUEUE_START_RAMROD_DATA_PIN_CONTEXT_SHIFT" data-ref="_M/TX_QUEUE_START_RAMROD_DATA_PIN_CONTEXT_SHIFT">TX_QUEUE_START_RAMROD_DATA_PIN_CONTEXT_SHIFT</dfn>           5</u></td></tr>
<tr><th id="1314">1314</th><td><u>#define <dfn class="macro" id="_M/TX_QUEUE_START_RAMROD_DATA_RESERVED1_MASK" data-ref="_M/TX_QUEUE_START_RAMROD_DATA_RESERVED1_MASK">TX_QUEUE_START_RAMROD_DATA_RESERVED1_MASK</dfn>              0x3</u></td></tr>
<tr><th id="1315">1315</th><td><u>#define <dfn class="macro" id="_M/TX_QUEUE_START_RAMROD_DATA_RESERVED1_SHIFT" data-ref="_M/TX_QUEUE_START_RAMROD_DATA_RESERVED1_SHIFT">TX_QUEUE_START_RAMROD_DATA_RESERVED1_SHIFT</dfn>             6</u></td></tr>
<tr><th id="1316">1316</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="tx_queue_start_ramrod_data::pxp_st_hint" title='tx_queue_start_ramrod_data::pxp_st_hint' data-ref="tx_queue_start_ramrod_data::pxp_st_hint">pxp_st_hint</dfn> <i>/* PXP command Steering tag hint */</i>;</td></tr>
<tr><th id="1317">1317</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="tx_queue_start_ramrod_data::pxp_tph_valid_bd" title='tx_queue_start_ramrod_data::pxp_tph_valid_bd' data-ref="tx_queue_start_ramrod_data::pxp_tph_valid_bd">pxp_tph_valid_bd</dfn> <i>/* PXP command TPH Valid - for BD fetch */</i>;</td></tr>
<tr><th id="1318">1318</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="tx_queue_start_ramrod_data::pxp_tph_valid_pkt" title='tx_queue_start_ramrod_data::pxp_tph_valid_pkt' data-ref="tx_queue_start_ramrod_data::pxp_tph_valid_pkt">pxp_tph_valid_pkt</dfn> <i>/* PXP command TPH Valid - for packet fetch */</i>;</td></tr>
<tr><th id="1319">1319</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="tx_queue_start_ramrod_data::pxp_st_index" title='tx_queue_start_ramrod_data::pxp_st_index' data-ref="tx_queue_start_ramrod_data::pxp_st_index">pxp_st_index</dfn> <i>/* PXP command Steering tag index */</i>;</td></tr>
<tr><th id="1320">1320</th><td><i>/* TX completion min agg size - for PMD queues */</i></td></tr>
<tr><th id="1321">1321</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="tx_queue_start_ramrod_data::comp_agg_size" title='tx_queue_start_ramrod_data::comp_agg_size' data-ref="tx_queue_start_ramrod_data::comp_agg_size">comp_agg_size</dfn>;</td></tr>
<tr><th id="1322">1322</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="tx_queue_start_ramrod_data::queue_zone_id" title='tx_queue_start_ramrod_data::queue_zone_id' data-ref="tx_queue_start_ramrod_data::queue_zone_id">queue_zone_id</dfn> <i>/* queue zone ID to use */</i>;</td></tr>
<tr><th id="1323">1323</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="tx_queue_start_ramrod_data::reserved2" title='tx_queue_start_ramrod_data::reserved2' data-ref="tx_queue_start_ramrod_data::reserved2">reserved2</dfn> <i>/* FW reserved. (test_dup_count) */</i>;</td></tr>
<tr><th id="1324">1324</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="tx_queue_start_ramrod_data::pbl_size" title='tx_queue_start_ramrod_data::pbl_size' data-ref="tx_queue_start_ramrod_data::pbl_size">pbl_size</dfn> <i>/* Number of BD pages pointed by PBL */</i>;</td></tr>
<tr><th id="1325">1325</th><td><i>/* unique Queue ID - currently used only by PMD flow */</i></td></tr>
<tr><th id="1326">1326</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="tx_queue_start_ramrod_data::tx_queue_id" title='tx_queue_start_ramrod_data::tx_queue_id' data-ref="tx_queue_start_ramrod_data::tx_queue_id">tx_queue_id</dfn>;</td></tr>
<tr><th id="1327">1327</th><td><i>/* Unique Same-As-Last Resource ID - improves performance for same-as-last</i></td></tr>
<tr><th id="1328">1328</th><td><i> * packets per connection (range 0..ETH_TX_NUM_SAME_AS_LAST_ENTRIES-1 IDs</i></td></tr>
<tr><th id="1329">1329</th><td><i> * available)</i></td></tr>
<tr><th id="1330">1330</th><td><i> */</i></td></tr>
<tr><th id="1331">1331</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="tx_queue_start_ramrod_data::same_as_last_id" title='tx_queue_start_ramrod_data::same_as_last_id' data-ref="tx_queue_start_ramrod_data::same_as_last_id">same_as_last_id</dfn>;</td></tr>
<tr><th id="1332">1332</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="tx_queue_start_ramrod_data::reserved" title='tx_queue_start_ramrod_data::reserved' data-ref="tx_queue_start_ramrod_data::reserved">reserved</dfn>[<var>3</var>];</td></tr>
<tr><th id="1333">1333</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="tx_queue_start_ramrod_data::pbl_base_addr" title='tx_queue_start_ramrod_data::pbl_base_addr' data-ref="tx_queue_start_ramrod_data::pbl_base_addr">pbl_base_addr</dfn> <i>/* address of the pbl page */</i>;</td></tr>
<tr><th id="1334">1334</th><td><i>/* BD consumer address in host - for PMD queues */</i></td></tr>
<tr><th id="1335">1335</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="tx_queue_start_ramrod_data::bd_cons_address" title='tx_queue_start_ramrod_data::bd_cons_address' data-ref="tx_queue_start_ramrod_data::bd_cons_address">bd_cons_address</dfn>;</td></tr>
<tr><th id="1336">1336</th><td>};</td></tr>
<tr><th id="1337">1337</th><td></td></tr>
<tr><th id="1338">1338</th><td></td></tr>
<tr><th id="1339">1339</th><td><i>/*</i></td></tr>
<tr><th id="1340">1340</th><td><i> * Ramrod data for tx queue stop ramrod</i></td></tr>
<tr><th id="1341">1341</th><td><i> */</i></td></tr>
<tr><th id="1342">1342</th><td><b>struct</b> <dfn class="type def" id="tx_queue_stop_ramrod_data" title='tx_queue_stop_ramrod_data' data-ref="tx_queue_stop_ramrod_data">tx_queue_stop_ramrod_data</dfn> {</td></tr>
<tr><th id="1343">1343</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="tx_queue_stop_ramrod_data::reserved" title='tx_queue_stop_ramrod_data::reserved' data-ref="tx_queue_stop_ramrod_data::reserved">reserved</dfn>[<var>4</var>];</td></tr>
<tr><th id="1344">1344</th><td>};</td></tr>
<tr><th id="1345">1345</th><td></td></tr>
<tr><th id="1346">1346</th><td></td></tr>
<tr><th id="1347">1347</th><td><i>/*</i></td></tr>
<tr><th id="1348">1348</th><td><i> * Ramrod data for tx queue update ramrod</i></td></tr>
<tr><th id="1349">1349</th><td><i> */</i></td></tr>
<tr><th id="1350">1350</th><td><b>struct</b> <dfn class="type def" id="tx_queue_update_ramrod_data" title='tx_queue_update_ramrod_data' data-ref="tx_queue_update_ramrod_data">tx_queue_update_ramrod_data</dfn> {</td></tr>
<tr><th id="1351">1351</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="tx_queue_update_ramrod_data::update_qm_pq_id_flg" title='tx_queue_update_ramrod_data::update_qm_pq_id_flg' data-ref="tx_queue_update_ramrod_data::update_qm_pq_id_flg">update_qm_pq_id_flg</dfn> <i>/* Flag to Update QM PQ ID */</i>;</td></tr>
<tr><th id="1352">1352</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="tx_queue_update_ramrod_data::qm_pq_id" title='tx_queue_update_ramrod_data::qm_pq_id' data-ref="tx_queue_update_ramrod_data::qm_pq_id">qm_pq_id</dfn> <i>/* Updated QM PQ ID */</i>;</td></tr>
<tr><th id="1353">1353</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="tx_queue_update_ramrod_data::reserved0" title='tx_queue_update_ramrod_data::reserved0' data-ref="tx_queue_update_ramrod_data::reserved0">reserved0</dfn>;</td></tr>
<tr><th id="1354">1354</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="tx_queue_update_ramrod_data::reserved1" title='tx_queue_update_ramrod_data::reserved1' data-ref="tx_queue_update_ramrod_data::reserved1">reserved1</dfn>[<var>5</var>];</td></tr>
<tr><th id="1355">1355</th><td>};</td></tr>
<tr><th id="1356">1356</th><td></td></tr>
<tr><th id="1357">1357</th><td></td></tr>
<tr><th id="1358">1358</th><td></td></tr>
<tr><th id="1359">1359</th><td><i>/*</i></td></tr>
<tr><th id="1360">1360</th><td><i> * Ramrod data for vport update ramrod</i></td></tr>
<tr><th id="1361">1361</th><td><i> */</i></td></tr>
<tr><th id="1362">1362</th><td><b>struct</b> <dfn class="type def" id="vport_filter_update_ramrod_data" title='vport_filter_update_ramrod_data' data-ref="vport_filter_update_ramrod_data">vport_filter_update_ramrod_data</dfn> {</td></tr>
<tr><th id="1363">1363</th><td><i>/* Header for Filter Commands (RX/TX, Add/Remove/Replace, etc) */</i></td></tr>
<tr><th id="1364">1364</th><td>	<b>struct</b> <a class="type" href="#eth_filter_cmd_header" title='eth_filter_cmd_header' data-ref="eth_filter_cmd_header">eth_filter_cmd_header</a> <dfn class="decl field" id="vport_filter_update_ramrod_data::filter_cmd_hdr" title='vport_filter_update_ramrod_data::filter_cmd_hdr' data-ref="vport_filter_update_ramrod_data::filter_cmd_hdr">filter_cmd_hdr</dfn>;</td></tr>
<tr><th id="1365">1365</th><td><i>/* Filter Commands */</i></td></tr>
<tr><th id="1366">1366</th><td>	<b>struct</b> <a class="type" href="#eth_filter_cmd" title='eth_filter_cmd' data-ref="eth_filter_cmd">eth_filter_cmd</a> <dfn class="decl field" id="vport_filter_update_ramrod_data::filter_cmds" title='vport_filter_update_ramrod_data::filter_cmds' data-ref="vport_filter_update_ramrod_data::filter_cmds">filter_cmds</dfn>[<a class="macro" href="eth_common.h.html#98" title="10" data-ref="_M/ETH_FILTER_RULES_COUNT">ETH_FILTER_RULES_COUNT</a>];</td></tr>
<tr><th id="1367">1367</th><td>};</td></tr>
<tr><th id="1368">1368</th><td></td></tr>
<tr><th id="1369">1369</th><td></td></tr>
<tr><th id="1370">1370</th><td><i>/*</i></td></tr>
<tr><th id="1371">1371</th><td><i> * Ramrod data for vport start ramrod</i></td></tr>
<tr><th id="1372">1372</th><td><i> */</i></td></tr>
<tr><th id="1373">1373</th><td><b>struct</b> <dfn class="type def" id="vport_start_ramrod_data" title='vport_start_ramrod_data' data-ref="vport_start_ramrod_data">vport_start_ramrod_data</dfn> {</td></tr>
<tr><th id="1374">1374</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="vport_start_ramrod_data::vport_id" title='vport_start_ramrod_data::vport_id' data-ref="vport_start_ramrod_data::vport_id">vport_id</dfn>;</td></tr>
<tr><th id="1375">1375</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="vport_start_ramrod_data::sw_fid" title='vport_start_ramrod_data::sw_fid' data-ref="vport_start_ramrod_data::sw_fid">sw_fid</dfn>;</td></tr>
<tr><th id="1376">1376</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="vport_start_ramrod_data::mtu" title='vport_start_ramrod_data::mtu' data-ref="vport_start_ramrod_data::mtu">mtu</dfn>;</td></tr>
<tr><th id="1377">1377</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="vport_start_ramrod_data::drop_ttl0_en" title='vport_start_ramrod_data::drop_ttl0_en' data-ref="vport_start_ramrod_data::drop_ttl0_en">drop_ttl0_en</dfn> <i>/* if set, drop packet with ttl=0 */</i>;</td></tr>
<tr><th id="1378">1378</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="vport_start_ramrod_data::inner_vlan_removal_en" title='vport_start_ramrod_data::inner_vlan_removal_en' data-ref="vport_start_ramrod_data::inner_vlan_removal_en">inner_vlan_removal_en</dfn>;</td></tr>
<tr><th id="1379">1379</th><td>	<b>struct</b> <a class="type" href="#eth_vport_rx_mode" title='eth_vport_rx_mode' data-ref="eth_vport_rx_mode">eth_vport_rx_mode</a> <dfn class="decl field" id="vport_start_ramrod_data::rx_mode" title='vport_start_ramrod_data::rx_mode' data-ref="vport_start_ramrod_data::rx_mode">rx_mode</dfn> <i>/* Rx filter data */</i>;</td></tr>
<tr><th id="1380">1380</th><td>	<b>struct</b> <a class="type" href="#eth_vport_tx_mode" title='eth_vport_tx_mode' data-ref="eth_vport_tx_mode">eth_vport_tx_mode</a> <dfn class="decl field" id="vport_start_ramrod_data::tx_mode" title='vport_start_ramrod_data::tx_mode' data-ref="vport_start_ramrod_data::tx_mode">tx_mode</dfn> <i>/* Tx filter data */</i>;</td></tr>
<tr><th id="1381">1381</th><td><i>/* TPA configuration parameters */</i></td></tr>
<tr><th id="1382">1382</th><td>	<b>struct</b> <a class="type" href="#eth_vport_tpa_param" title='eth_vport_tpa_param' data-ref="eth_vport_tpa_param">eth_vport_tpa_param</a> <dfn class="decl field" id="vport_start_ramrod_data::tpa_param" title='vport_start_ramrod_data::tpa_param' data-ref="vport_start_ramrod_data::tpa_param">tpa_param</dfn>;</td></tr>
<tr><th id="1383">1383</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="vport_start_ramrod_data::default_vlan" title='vport_start_ramrod_data::default_vlan' data-ref="vport_start_ramrod_data::default_vlan">default_vlan</dfn> <i>/* Default Vlan value to be forced by FW */</i>;</td></tr>
<tr><th id="1384">1384</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="vport_start_ramrod_data::tx_switching_en" title='vport_start_ramrod_data::tx_switching_en' data-ref="vport_start_ramrod_data::tx_switching_en">tx_switching_en</dfn> <i>/* Tx switching is enabled for current Vport */</i>;</td></tr>
<tr><th id="1385">1385</th><td><i>/* Anti-spoofing verification is set for current Vport */</i></td></tr>
<tr><th id="1386">1386</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="vport_start_ramrod_data::anti_spoofing_en" title='vport_start_ramrod_data::anti_spoofing_en' data-ref="vport_start_ramrod_data::anti_spoofing_en">anti_spoofing_en</dfn>;</td></tr>
<tr><th id="1387">1387</th><td><i>/* If set, the default Vlan value is forced by the FW */</i></td></tr>
<tr><th id="1388">1388</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="vport_start_ramrod_data::default_vlan_en" title='vport_start_ramrod_data::default_vlan_en' data-ref="vport_start_ramrod_data::default_vlan_en">default_vlan_en</dfn>;</td></tr>
<tr><th id="1389">1389</th><td><i>/* If set, the vport handles PTP Timesync Packets */</i></td></tr>
<tr><th id="1390">1390</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="vport_start_ramrod_data::handle_ptp_pkts" title='vport_start_ramrod_data::handle_ptp_pkts' data-ref="vport_start_ramrod_data::handle_ptp_pkts">handle_ptp_pkts</dfn>;</td></tr>
<tr><th id="1391">1391</th><td><i>/* If enable then innerVlan will be striped and not written to cqe */</i></td></tr>
<tr><th id="1392">1392</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="vport_start_ramrod_data::silent_vlan_removal_en" title='vport_start_ramrod_data::silent_vlan_removal_en' data-ref="vport_start_ramrod_data::silent_vlan_removal_en">silent_vlan_removal_en</dfn>;</td></tr>
<tr><th id="1393">1393</th><td><i>/* If set untagged filter (vlan0) is added to current Vport, otherwise port is</i></td></tr>
<tr><th id="1394">1394</th><td><i> * marked as any-vlan</i></td></tr>
<tr><th id="1395">1395</th><td><i> */</i></td></tr>
<tr><th id="1396">1396</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="vport_start_ramrod_data::untagged" title='vport_start_ramrod_data::untagged' data-ref="vport_start_ramrod_data::untagged">untagged</dfn>;</td></tr>
<tr><th id="1397">1397</th><td><i>/* Desired behavior per TX error type */</i></td></tr>
<tr><th id="1398">1398</th><td>	<b>struct</b> <a class="type" href="#eth_tx_err_vals" title='eth_tx_err_vals' data-ref="eth_tx_err_vals">eth_tx_err_vals</a> <dfn class="decl field" id="vport_start_ramrod_data::tx_err_behav" title='vport_start_ramrod_data::tx_err_behav' data-ref="vport_start_ramrod_data::tx_err_behav">tx_err_behav</dfn>;</td></tr>
<tr><th id="1399">1399</th><td><i>/* If set, ETH header padding will not inserted. placement_offset will be zero.</i></td></tr>
<tr><th id="1400">1400</th><td><i> */</i></td></tr>
<tr><th id="1401">1401</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="vport_start_ramrod_data::zero_placement_offset" title='vport_start_ramrod_data::zero_placement_offset' data-ref="vport_start_ramrod_data::zero_placement_offset">zero_placement_offset</dfn>;</td></tr>
<tr><th id="1402">1402</th><td><i>/* If set, control frames will be filtered according to MAC check. */</i></td></tr>
<tr><th id="1403">1403</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="vport_start_ramrod_data::ctl_frame_mac_check_en" title='vport_start_ramrod_data::ctl_frame_mac_check_en' data-ref="vport_start_ramrod_data::ctl_frame_mac_check_en">ctl_frame_mac_check_en</dfn>;</td></tr>
<tr><th id="1404">1404</th><td><i>/* If set, control frames will be filtered according to ethtype check. */</i></td></tr>
<tr><th id="1405">1405</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="vport_start_ramrod_data::ctl_frame_ethtype_check_en" title='vport_start_ramrod_data::ctl_frame_ethtype_check_en' data-ref="vport_start_ramrod_data::ctl_frame_ethtype_check_en">ctl_frame_ethtype_check_en</dfn>;</td></tr>
<tr><th id="1406">1406</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="vport_start_ramrod_data::reserved" title='vport_start_ramrod_data::reserved' data-ref="vport_start_ramrod_data::reserved">reserved</dfn>[<var>5</var>];</td></tr>
<tr><th id="1407">1407</th><td>};</td></tr>
<tr><th id="1408">1408</th><td></td></tr>
<tr><th id="1409">1409</th><td></td></tr>
<tr><th id="1410">1410</th><td><i>/*</i></td></tr>
<tr><th id="1411">1411</th><td><i> * Ramrod data for vport stop ramrod</i></td></tr>
<tr><th id="1412">1412</th><td><i> */</i></td></tr>
<tr><th id="1413">1413</th><td><b>struct</b> <dfn class="type def" id="vport_stop_ramrod_data" title='vport_stop_ramrod_data' data-ref="vport_stop_ramrod_data">vport_stop_ramrod_data</dfn> {</td></tr>
<tr><th id="1414">1414</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="vport_stop_ramrod_data::vport_id" title='vport_stop_ramrod_data::vport_id' data-ref="vport_stop_ramrod_data::vport_id">vport_id</dfn>;</td></tr>
<tr><th id="1415">1415</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="vport_stop_ramrod_data::reserved" title='vport_stop_ramrod_data::reserved' data-ref="vport_stop_ramrod_data::reserved">reserved</dfn>[<var>7</var>];</td></tr>
<tr><th id="1416">1416</th><td>};</td></tr>
<tr><th id="1417">1417</th><td></td></tr>
<tr><th id="1418">1418</th><td></td></tr>
<tr><th id="1419">1419</th><td><i>/*</i></td></tr>
<tr><th id="1420">1420</th><td><i> * Ramrod data for vport update ramrod</i></td></tr>
<tr><th id="1421">1421</th><td><i> */</i></td></tr>
<tr><th id="1422">1422</th><td><b>struct</b> <dfn class="type def" id="vport_update_ramrod_data_cmn" title='vport_update_ramrod_data_cmn' data-ref="vport_update_ramrod_data_cmn">vport_update_ramrod_data_cmn</dfn> {</td></tr>
<tr><th id="1423">1423</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="vport_update_ramrod_data_cmn::vport_id" title='vport_update_ramrod_data_cmn::vport_id' data-ref="vport_update_ramrod_data_cmn::vport_id">vport_id</dfn>;</td></tr>
<tr><th id="1424">1424</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="vport_update_ramrod_data_cmn::update_rx_active_flg" title='vport_update_ramrod_data_cmn::update_rx_active_flg' data-ref="vport_update_ramrod_data_cmn::update_rx_active_flg">update_rx_active_flg</dfn> <i>/* set if rx active flag should be handled */</i>;</td></tr>
<tr><th id="1425">1425</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="vport_update_ramrod_data_cmn::rx_active_flg" title='vport_update_ramrod_data_cmn::rx_active_flg' data-ref="vport_update_ramrod_data_cmn::rx_active_flg">rx_active_flg</dfn> <i>/* rx active flag value */</i>;</td></tr>
<tr><th id="1426">1426</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="vport_update_ramrod_data_cmn::update_tx_active_flg" title='vport_update_ramrod_data_cmn::update_tx_active_flg' data-ref="vport_update_ramrod_data_cmn::update_tx_active_flg">update_tx_active_flg</dfn> <i>/* set if tx active flag should be handled */</i>;</td></tr>
<tr><th id="1427">1427</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="vport_update_ramrod_data_cmn::tx_active_flg" title='vport_update_ramrod_data_cmn::tx_active_flg' data-ref="vport_update_ramrod_data_cmn::tx_active_flg">tx_active_flg</dfn> <i>/* tx active flag value */</i>;</td></tr>
<tr><th id="1428">1428</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="vport_update_ramrod_data_cmn::update_rx_mode_flg" title='vport_update_ramrod_data_cmn::update_rx_mode_flg' data-ref="vport_update_ramrod_data_cmn::update_rx_mode_flg">update_rx_mode_flg</dfn> <i>/* set if rx state data should be handled */</i>;</td></tr>
<tr><th id="1429">1429</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="vport_update_ramrod_data_cmn::update_tx_mode_flg" title='vport_update_ramrod_data_cmn::update_tx_mode_flg' data-ref="vport_update_ramrod_data_cmn::update_tx_mode_flg">update_tx_mode_flg</dfn> <i>/* set if tx state data should be handled */</i>;</td></tr>
<tr><th id="1430">1430</th><td><i>/* set if approx. mcast data should be handled */</i></td></tr>
<tr><th id="1431">1431</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="vport_update_ramrod_data_cmn::update_approx_mcast_flg" title='vport_update_ramrod_data_cmn::update_approx_mcast_flg' data-ref="vport_update_ramrod_data_cmn::update_approx_mcast_flg">update_approx_mcast_flg</dfn>;</td></tr>
<tr><th id="1432">1432</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="vport_update_ramrod_data_cmn::update_rss_flg" title='vport_update_ramrod_data_cmn::update_rss_flg' data-ref="vport_update_ramrod_data_cmn::update_rss_flg">update_rss_flg</dfn> <i>/* set if rss data should be handled  */</i>;</td></tr>
<tr><th id="1433">1433</th><td><i>/* set if inner_vlan_removal_en should be handled */</i></td></tr>
<tr><th id="1434">1434</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="vport_update_ramrod_data_cmn::update_inner_vlan_removal_en_flg" title='vport_update_ramrod_data_cmn::update_inner_vlan_removal_en_flg' data-ref="vport_update_ramrod_data_cmn::update_inner_vlan_removal_en_flg">update_inner_vlan_removal_en_flg</dfn>;</td></tr>
<tr><th id="1435">1435</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="vport_update_ramrod_data_cmn::inner_vlan_removal_en" title='vport_update_ramrod_data_cmn::inner_vlan_removal_en' data-ref="vport_update_ramrod_data_cmn::inner_vlan_removal_en">inner_vlan_removal_en</dfn>;</td></tr>
<tr><th id="1436">1436</th><td><i>/* set if tpa parameters should be handled, TPA must be disable before */</i></td></tr>
<tr><th id="1437">1437</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="vport_update_ramrod_data_cmn::update_tpa_param_flg" title='vport_update_ramrod_data_cmn::update_tpa_param_flg' data-ref="vport_update_ramrod_data_cmn::update_tpa_param_flg">update_tpa_param_flg</dfn>;</td></tr>
<tr><th id="1438">1438</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="vport_update_ramrod_data_cmn::update_tpa_en_flg" title='vport_update_ramrod_data_cmn::update_tpa_en_flg' data-ref="vport_update_ramrod_data_cmn::update_tpa_en_flg">update_tpa_en_flg</dfn> <i>/* set if tpa enable changes */</i>;</td></tr>
<tr><th id="1439">1439</th><td><i>/* set if tx switching en flag should be handled */</i></td></tr>
<tr><th id="1440">1440</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="vport_update_ramrod_data_cmn::update_tx_switching_en_flg" title='vport_update_ramrod_data_cmn::update_tx_switching_en_flg' data-ref="vport_update_ramrod_data_cmn::update_tx_switching_en_flg">update_tx_switching_en_flg</dfn>;</td></tr>
<tr><th id="1441">1441</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="vport_update_ramrod_data_cmn::tx_switching_en" title='vport_update_ramrod_data_cmn::tx_switching_en' data-ref="vport_update_ramrod_data_cmn::tx_switching_en">tx_switching_en</dfn> <i>/* tx switching en value */</i>;</td></tr>
<tr><th id="1442">1442</th><td><i>/* set if anti spoofing flag should be handled */</i></td></tr>
<tr><th id="1443">1443</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="vport_update_ramrod_data_cmn::update_anti_spoofing_en_flg" title='vport_update_ramrod_data_cmn::update_anti_spoofing_en_flg' data-ref="vport_update_ramrod_data_cmn::update_anti_spoofing_en_flg">update_anti_spoofing_en_flg</dfn>;</td></tr>
<tr><th id="1444">1444</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="vport_update_ramrod_data_cmn::anti_spoofing_en" title='vport_update_ramrod_data_cmn::anti_spoofing_en' data-ref="vport_update_ramrod_data_cmn::anti_spoofing_en">anti_spoofing_en</dfn> <i>/* Anti-spoofing verification en value */</i>;</td></tr>
<tr><th id="1445">1445</th><td><i>/* set if handle_ptp_pkts should be handled. */</i></td></tr>
<tr><th id="1446">1446</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="vport_update_ramrod_data_cmn::update_handle_ptp_pkts" title='vport_update_ramrod_data_cmn::update_handle_ptp_pkts' data-ref="vport_update_ramrod_data_cmn::update_handle_ptp_pkts">update_handle_ptp_pkts</dfn>;</td></tr>
<tr><th id="1447">1447</th><td><i>/* If set, the vport handles PTP Timesync Packets */</i></td></tr>
<tr><th id="1448">1448</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="vport_update_ramrod_data_cmn::handle_ptp_pkts" title='vport_update_ramrod_data_cmn::handle_ptp_pkts' data-ref="vport_update_ramrod_data_cmn::handle_ptp_pkts">handle_ptp_pkts</dfn>;</td></tr>
<tr><th id="1449">1449</th><td><i>/* If set, the default Vlan enable flag is updated */</i></td></tr>
<tr><th id="1450">1450</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="vport_update_ramrod_data_cmn::update_default_vlan_en_flg" title='vport_update_ramrod_data_cmn::update_default_vlan_en_flg' data-ref="vport_update_ramrod_data_cmn::update_default_vlan_en_flg">update_default_vlan_en_flg</dfn>;</td></tr>
<tr><th id="1451">1451</th><td><i>/* If set, the default Vlan value is forced by the FW */</i></td></tr>
<tr><th id="1452">1452</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="vport_update_ramrod_data_cmn::default_vlan_en" title='vport_update_ramrod_data_cmn::default_vlan_en' data-ref="vport_update_ramrod_data_cmn::default_vlan_en">default_vlan_en</dfn>;</td></tr>
<tr><th id="1453">1453</th><td><i>/* If set, the default Vlan value is updated */</i></td></tr>
<tr><th id="1454">1454</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="vport_update_ramrod_data_cmn::update_default_vlan_flg" title='vport_update_ramrod_data_cmn::update_default_vlan_flg' data-ref="vport_update_ramrod_data_cmn::update_default_vlan_flg">update_default_vlan_flg</dfn>;</td></tr>
<tr><th id="1455">1455</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="vport_update_ramrod_data_cmn::default_vlan" title='vport_update_ramrod_data_cmn::default_vlan' data-ref="vport_update_ramrod_data_cmn::default_vlan">default_vlan</dfn> <i>/* Default Vlan value to be forced by FW */</i>;</td></tr>
<tr><th id="1456">1456</th><td><i>/* set if accept_any_vlan should be handled */</i></td></tr>
<tr><th id="1457">1457</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="vport_update_ramrod_data_cmn::update_accept_any_vlan_flg" title='vport_update_ramrod_data_cmn::update_accept_any_vlan_flg' data-ref="vport_update_ramrod_data_cmn::update_accept_any_vlan_flg">update_accept_any_vlan_flg</dfn>;</td></tr>
<tr><th id="1458">1458</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="vport_update_ramrod_data_cmn::accept_any_vlan" title='vport_update_ramrod_data_cmn::accept_any_vlan' data-ref="vport_update_ramrod_data_cmn::accept_any_vlan">accept_any_vlan</dfn> <i>/* accept_any_vlan updated value */</i>;</td></tr>
<tr><th id="1459">1459</th><td><i>/* Set to remove vlan silently, update_inner_vlan_removal_en_flg must be enabled</i></td></tr>
<tr><th id="1460">1460</th><td><i> * as well. If Rx is in noSgl mode send rx_queue_update_ramrod_data</i></td></tr>
<tr><th id="1461">1461</th><td><i> */</i></td></tr>
<tr><th id="1462">1462</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="vport_update_ramrod_data_cmn::silent_vlan_removal_en" title='vport_update_ramrod_data_cmn::silent_vlan_removal_en' data-ref="vport_update_ramrod_data_cmn::silent_vlan_removal_en">silent_vlan_removal_en</dfn>;</td></tr>
<tr><th id="1463">1463</th><td><i>/* If set, MTU will be updated. Vport must be not active. */</i></td></tr>
<tr><th id="1464">1464</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="vport_update_ramrod_data_cmn::update_mtu_flg" title='vport_update_ramrod_data_cmn::update_mtu_flg' data-ref="vport_update_ramrod_data_cmn::update_mtu_flg">update_mtu_flg</dfn>;</td></tr>
<tr><th id="1465">1465</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="vport_update_ramrod_data_cmn::mtu" title='vport_update_ramrod_data_cmn::mtu' data-ref="vport_update_ramrod_data_cmn::mtu">mtu</dfn> <i>/* New MTU value. Used if update_mtu_flg are set */</i>;</td></tr>
<tr><th id="1466">1466</th><td><i>/* If set, ctl_frame_mac_check_en and ctl_frame_ethtype_check_en will be</i></td></tr>
<tr><th id="1467">1467</th><td><i> * updated</i></td></tr>
<tr><th id="1468">1468</th><td><i> */</i></td></tr>
<tr><th id="1469">1469</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="vport_update_ramrod_data_cmn::update_ctl_frame_checks_en_flg" title='vport_update_ramrod_data_cmn::update_ctl_frame_checks_en_flg' data-ref="vport_update_ramrod_data_cmn::update_ctl_frame_checks_en_flg">update_ctl_frame_checks_en_flg</dfn>;</td></tr>
<tr><th id="1470">1470</th><td><i>/* If set, control frames will be filtered according to MAC check. */</i></td></tr>
<tr><th id="1471">1471</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="vport_update_ramrod_data_cmn::ctl_frame_mac_check_en" title='vport_update_ramrod_data_cmn::ctl_frame_mac_check_en' data-ref="vport_update_ramrod_data_cmn::ctl_frame_mac_check_en">ctl_frame_mac_check_en</dfn>;</td></tr>
<tr><th id="1472">1472</th><td><i>/* If set, control frames will be filtered according to ethtype check. */</i></td></tr>
<tr><th id="1473">1473</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="vport_update_ramrod_data_cmn::ctl_frame_ethtype_check_en" title='vport_update_ramrod_data_cmn::ctl_frame_ethtype_check_en' data-ref="vport_update_ramrod_data_cmn::ctl_frame_ethtype_check_en">ctl_frame_ethtype_check_en</dfn>;</td></tr>
<tr><th id="1474">1474</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="vport_update_ramrod_data_cmn::reserved" title='vport_update_ramrod_data_cmn::reserved' data-ref="vport_update_ramrod_data_cmn::reserved">reserved</dfn>[<var>15</var>];</td></tr>
<tr><th id="1475">1475</th><td>};</td></tr>
<tr><th id="1476">1476</th><td></td></tr>
<tr><th id="1477">1477</th><td><b>struct</b> <dfn class="type def" id="vport_update_ramrod_mcast" title='vport_update_ramrod_mcast' data-ref="vport_update_ramrod_mcast">vport_update_ramrod_mcast</dfn> {</td></tr>
<tr><th id="1478">1478</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="vport_update_ramrod_mcast::bins" title='vport_update_ramrod_mcast::bins' data-ref="vport_update_ramrod_mcast::bins">bins</dfn>[<a class="macro" href="eth_common.h.html#95" title="(256 / 32)" data-ref="_M/ETH_MULTICAST_MAC_BINS_IN_REGS">ETH_MULTICAST_MAC_BINS_IN_REGS</a>] <i>/* multicast bins */</i>;</td></tr>
<tr><th id="1479">1479</th><td>};</td></tr>
<tr><th id="1480">1480</th><td></td></tr>
<tr><th id="1481">1481</th><td><i>/*</i></td></tr>
<tr><th id="1482">1482</th><td><i> * Ramrod data for vport update ramrod</i></td></tr>
<tr><th id="1483">1483</th><td><i> */</i></td></tr>
<tr><th id="1484">1484</th><td><b>struct</b> <dfn class="type def" id="vport_update_ramrod_data" title='vport_update_ramrod_data' data-ref="vport_update_ramrod_data">vport_update_ramrod_data</dfn> {</td></tr>
<tr><th id="1485">1485</th><td><i>/* Common data for all vport update ramrods */</i></td></tr>
<tr><th id="1486">1486</th><td>	<b>struct</b> <a class="type" href="#vport_update_ramrod_data_cmn" title='vport_update_ramrod_data_cmn' data-ref="vport_update_ramrod_data_cmn">vport_update_ramrod_data_cmn</a> <dfn class="decl field" id="vport_update_ramrod_data::common" title='vport_update_ramrod_data::common' data-ref="vport_update_ramrod_data::common">common</dfn>;</td></tr>
<tr><th id="1487">1487</th><td>	<b>struct</b> <a class="type" href="#eth_vport_rx_mode" title='eth_vport_rx_mode' data-ref="eth_vport_rx_mode">eth_vport_rx_mode</a> <dfn class="decl field" id="vport_update_ramrod_data::rx_mode" title='vport_update_ramrod_data::rx_mode' data-ref="vport_update_ramrod_data::rx_mode">rx_mode</dfn> <i>/* vport rx mode bitmap */</i>;</td></tr>
<tr><th id="1488">1488</th><td>	<b>struct</b> <a class="type" href="#eth_vport_tx_mode" title='eth_vport_tx_mode' data-ref="eth_vport_tx_mode">eth_vport_tx_mode</a> <dfn class="decl field" id="vport_update_ramrod_data::tx_mode" title='vport_update_ramrod_data::tx_mode' data-ref="vport_update_ramrod_data::tx_mode">tx_mode</dfn> <i>/* vport tx mode bitmap */</i>;</td></tr>
<tr><th id="1489">1489</th><td><i>/* TPA configuration parameters */</i></td></tr>
<tr><th id="1490">1490</th><td>	<b>struct</b> <a class="type" href="#eth_vport_tpa_param" title='eth_vport_tpa_param' data-ref="eth_vport_tpa_param">eth_vport_tpa_param</a> <dfn class="decl field" id="vport_update_ramrod_data::tpa_param" title='vport_update_ramrod_data::tpa_param' data-ref="vport_update_ramrod_data::tpa_param">tpa_param</dfn>;</td></tr>
<tr><th id="1491">1491</th><td>	<b>struct</b> <a class="type" href="#vport_update_ramrod_mcast" title='vport_update_ramrod_mcast' data-ref="vport_update_ramrod_mcast">vport_update_ramrod_mcast</a> <dfn class="decl field" id="vport_update_ramrod_data::approx_mcast" title='vport_update_ramrod_data::approx_mcast' data-ref="vport_update_ramrod_data::approx_mcast">approx_mcast</dfn>;</td></tr>
<tr><th id="1492">1492</th><td>	<b>struct</b> <a class="type" href="#eth_vport_rss_config" title='eth_vport_rss_config' data-ref="eth_vport_rss_config">eth_vport_rss_config</a> <dfn class="decl field" id="vport_update_ramrod_data::rss_config" title='vport_update_ramrod_data::rss_config' data-ref="vport_update_ramrod_data::rss_config">rss_config</dfn> <i>/* rss config data */</i>;</td></tr>
<tr><th id="1493">1493</th><td>};</td></tr>
<tr><th id="1494">1494</th><td></td></tr>
<tr><th id="1495">1495</th><td></td></tr>
<tr><th id="1496">1496</th><td></td></tr>
<tr><th id="1497">1497</th><td></td></tr>
<tr><th id="1498">1498</th><td></td></tr>
<tr><th id="1499">1499</th><td></td></tr>
<tr><th id="1500">1500</th><td><b>struct</b> <dfn class="type def" id="E4XstormEthConnAgCtxDqExtLdPart" title='E4XstormEthConnAgCtxDqExtLdPart' data-ref="E4XstormEthConnAgCtxDqExtLdPart">E4XstormEthConnAgCtxDqExtLdPart</dfn> {</td></tr>
<tr><th id="1501">1501</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="E4XstormEthConnAgCtxDqExtLdPart::reserved0" title='E4XstormEthConnAgCtxDqExtLdPart::reserved0' data-ref="E4XstormEthConnAgCtxDqExtLdPart::reserved0">reserved0</dfn> <i>/* cdu_validation */</i>;</td></tr>
<tr><th id="1502">1502</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="E4XstormEthConnAgCtxDqExtLdPart::eth_state" title='E4XstormEthConnAgCtxDqExtLdPart::eth_state' data-ref="E4XstormEthConnAgCtxDqExtLdPart::eth_state">eth_state</dfn> <i>/* state */</i>;</td></tr>
<tr><th id="1503">1503</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="E4XstormEthConnAgCtxDqExtLdPart::flags0" title='E4XstormEthConnAgCtxDqExtLdPart::flags0' data-ref="E4XstormEthConnAgCtxDqExtLdPart::flags0">flags0</dfn>;</td></tr>
<tr><th id="1504">1504</th><td><i>/* exist_in_qm0 */</i></td></tr>
<tr><th id="1505">1505</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_EXIST_IN_QM0_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_EXIST_IN_QM0_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_EXIST_IN_QM0_MASK</dfn>            0x1</u></td></tr>
<tr><th id="1506">1506</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_EXIST_IN_QM0_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_EXIST_IN_QM0_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_EXIST_IN_QM0_SHIFT</dfn>           0</u></td></tr>
<tr><th id="1507">1507</th><td><i>/* exist_in_qm1 */</i></td></tr>
<tr><th id="1508">1508</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED1_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED1_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED1_MASK</dfn>               0x1</u></td></tr>
<tr><th id="1509">1509</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED1_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED1_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED1_SHIFT</dfn>              1</u></td></tr>
<tr><th id="1510">1510</th><td><i>/* exist_in_qm2 */</i></td></tr>
<tr><th id="1511">1511</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED2_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED2_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED2_MASK</dfn>               0x1</u></td></tr>
<tr><th id="1512">1512</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED2_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED2_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED2_SHIFT</dfn>              2</u></td></tr>
<tr><th id="1513">1513</th><td><i>/* exist_in_qm3 */</i></td></tr>
<tr><th id="1514">1514</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_EXIST_IN_QM3_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_EXIST_IN_QM3_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_EXIST_IN_QM3_MASK</dfn>            0x1</u></td></tr>
<tr><th id="1515">1515</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_EXIST_IN_QM3_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_EXIST_IN_QM3_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_EXIST_IN_QM3_SHIFT</dfn>           3</u></td></tr>
<tr><th id="1516">1516</th><td><i>/* bit4 */</i></td></tr>
<tr><th id="1517">1517</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED3_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED3_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED3_MASK</dfn>               0x1</u></td></tr>
<tr><th id="1518">1518</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED3_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED3_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED3_SHIFT</dfn>              4</u></td></tr>
<tr><th id="1519">1519</th><td><i>/* cf_array_active */</i></td></tr>
<tr><th id="1520">1520</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED4_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED4_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED4_MASK</dfn>               0x1</u></td></tr>
<tr><th id="1521">1521</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED4_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED4_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED4_SHIFT</dfn>              5</u></td></tr>
<tr><th id="1522">1522</th><td><i>/* bit6 */</i></td></tr>
<tr><th id="1523">1523</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED5_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED5_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED5_MASK</dfn>               0x1</u></td></tr>
<tr><th id="1524">1524</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED5_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED5_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED5_SHIFT</dfn>              6</u></td></tr>
<tr><th id="1525">1525</th><td><i>/* bit7 */</i></td></tr>
<tr><th id="1526">1526</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED6_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED6_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED6_MASK</dfn>               0x1</u></td></tr>
<tr><th id="1527">1527</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED6_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED6_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED6_SHIFT</dfn>              7</u></td></tr>
<tr><th id="1528">1528</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="E4XstormEthConnAgCtxDqExtLdPart::flags1" title='E4XstormEthConnAgCtxDqExtLdPart::flags1' data-ref="E4XstormEthConnAgCtxDqExtLdPart::flags1">flags1</dfn>;</td></tr>
<tr><th id="1529">1529</th><td><i>/* bit8 */</i></td></tr>
<tr><th id="1530">1530</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED7_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED7_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED7_MASK</dfn>               0x1</u></td></tr>
<tr><th id="1531">1531</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED7_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED7_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED7_SHIFT</dfn>              0</u></td></tr>
<tr><th id="1532">1532</th><td><i>/* bit9 */</i></td></tr>
<tr><th id="1533">1533</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED8_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED8_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED8_MASK</dfn>               0x1</u></td></tr>
<tr><th id="1534">1534</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED8_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED8_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED8_SHIFT</dfn>              1</u></td></tr>
<tr><th id="1535">1535</th><td><i>/* bit10 */</i></td></tr>
<tr><th id="1536">1536</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED9_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED9_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED9_MASK</dfn>               0x1</u></td></tr>
<tr><th id="1537">1537</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED9_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED9_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED9_SHIFT</dfn>              2</u></td></tr>
<tr><th id="1538">1538</th><td><i>/* bit11 */</i></td></tr>
<tr><th id="1539">1539</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_BIT11_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_BIT11_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_BIT11_MASK</dfn>                   0x1</u></td></tr>
<tr><th id="1540">1540</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_BIT11_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_BIT11_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_BIT11_SHIFT</dfn>                  3</u></td></tr>
<tr><th id="1541">1541</th><td><i>/* bit12 */</i></td></tr>
<tr><th id="1542">1542</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_BIT12_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_BIT12_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_BIT12_MASK</dfn>                   0x1</u></td></tr>
<tr><th id="1543">1543</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_BIT12_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_BIT12_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_BIT12_SHIFT</dfn>                  4</u></td></tr>
<tr><th id="1544">1544</th><td><i>/* bit13 */</i></td></tr>
<tr><th id="1545">1545</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_BIT13_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_BIT13_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_BIT13_MASK</dfn>                   0x1</u></td></tr>
<tr><th id="1546">1546</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_BIT13_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_BIT13_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_BIT13_SHIFT</dfn>                  5</u></td></tr>
<tr><th id="1547">1547</th><td><i>/* bit14 */</i></td></tr>
<tr><th id="1548">1548</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_TX_RULE_ACTIVE_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_TX_RULE_ACTIVE_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_TX_RULE_ACTIVE_MASK</dfn>          0x1</u></td></tr>
<tr><th id="1549">1549</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_TX_RULE_ACTIVE_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_TX_RULE_ACTIVE_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_TX_RULE_ACTIVE_SHIFT</dfn>         6</u></td></tr>
<tr><th id="1550">1550</th><td><i>/* bit15 */</i></td></tr>
<tr><th id="1551">1551</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_DQ_CF_ACTIVE_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_DQ_CF_ACTIVE_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_DQ_CF_ACTIVE_MASK</dfn>            0x1</u></td></tr>
<tr><th id="1552">1552</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_DQ_CF_ACTIVE_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_DQ_CF_ACTIVE_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_DQ_CF_ACTIVE_SHIFT</dfn>           7</u></td></tr>
<tr><th id="1553">1553</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="E4XstormEthConnAgCtxDqExtLdPart::flags2" title='E4XstormEthConnAgCtxDqExtLdPart::flags2' data-ref="E4XstormEthConnAgCtxDqExtLdPart::flags2">flags2</dfn>;</td></tr>
<tr><th id="1554">1554</th><td><i>/* timer0cf */</i></td></tr>
<tr><th id="1555">1555</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF0_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF0_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_CF0_MASK</dfn>                     0x3</u></td></tr>
<tr><th id="1556">1556</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF0_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF0_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_CF0_SHIFT</dfn>                    0</u></td></tr>
<tr><th id="1557">1557</th><td><i>/* timer1cf */</i></td></tr>
<tr><th id="1558">1558</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF1_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF1_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_CF1_MASK</dfn>                     0x3</u></td></tr>
<tr><th id="1559">1559</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF1_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF1_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_CF1_SHIFT</dfn>                    2</u></td></tr>
<tr><th id="1560">1560</th><td><i>/* timer2cf */</i></td></tr>
<tr><th id="1561">1561</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF2_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF2_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_CF2_MASK</dfn>                     0x3</u></td></tr>
<tr><th id="1562">1562</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF2_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF2_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_CF2_SHIFT</dfn>                    4</u></td></tr>
<tr><th id="1563">1563</th><td><i>/* timer_stop_all */</i></td></tr>
<tr><th id="1564">1564</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF3_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF3_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_CF3_MASK</dfn>                     0x3</u></td></tr>
<tr><th id="1565">1565</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF3_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF3_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_CF3_SHIFT</dfn>                    6</u></td></tr>
<tr><th id="1566">1566</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="E4XstormEthConnAgCtxDqExtLdPart::flags3" title='E4XstormEthConnAgCtxDqExtLdPart::flags3' data-ref="E4XstormEthConnAgCtxDqExtLdPart::flags3">flags3</dfn>;</td></tr>
<tr><th id="1567">1567</th><td><i>/* cf4 */</i></td></tr>
<tr><th id="1568">1568</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF4_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF4_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_CF4_MASK</dfn>                     0x3</u></td></tr>
<tr><th id="1569">1569</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF4_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF4_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_CF4_SHIFT</dfn>                    0</u></td></tr>
<tr><th id="1570">1570</th><td><i>/* cf5 */</i></td></tr>
<tr><th id="1571">1571</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF5_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF5_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_CF5_MASK</dfn>                     0x3</u></td></tr>
<tr><th id="1572">1572</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF5_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF5_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_CF5_SHIFT</dfn>                    2</u></td></tr>
<tr><th id="1573">1573</th><td><i>/* cf6 */</i></td></tr>
<tr><th id="1574">1574</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF6_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF6_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_CF6_MASK</dfn>                     0x3</u></td></tr>
<tr><th id="1575">1575</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF6_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF6_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_CF6_SHIFT</dfn>                    4</u></td></tr>
<tr><th id="1576">1576</th><td><i>/* cf7 */</i></td></tr>
<tr><th id="1577">1577</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF7_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF7_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_CF7_MASK</dfn>                     0x3</u></td></tr>
<tr><th id="1578">1578</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF7_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF7_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_CF7_SHIFT</dfn>                    6</u></td></tr>
<tr><th id="1579">1579</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="E4XstormEthConnAgCtxDqExtLdPart::flags4" title='E4XstormEthConnAgCtxDqExtLdPart::flags4' data-ref="E4XstormEthConnAgCtxDqExtLdPart::flags4">flags4</dfn>;</td></tr>
<tr><th id="1580">1580</th><td><i>/* cf8 */</i></td></tr>
<tr><th id="1581">1581</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF8_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF8_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_CF8_MASK</dfn>                     0x3</u></td></tr>
<tr><th id="1582">1582</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF8_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF8_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_CF8_SHIFT</dfn>                    0</u></td></tr>
<tr><th id="1583">1583</th><td><i>/* cf9 */</i></td></tr>
<tr><th id="1584">1584</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF9_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF9_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_CF9_MASK</dfn>                     0x3</u></td></tr>
<tr><th id="1585">1585</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF9_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF9_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_CF9_SHIFT</dfn>                    2</u></td></tr>
<tr><th id="1586">1586</th><td><i>/* cf10 */</i></td></tr>
<tr><th id="1587">1587</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF10_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF10_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_CF10_MASK</dfn>                    0x3</u></td></tr>
<tr><th id="1588">1588</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF10_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF10_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_CF10_SHIFT</dfn>                   4</u></td></tr>
<tr><th id="1589">1589</th><td><i>/* cf11 */</i></td></tr>
<tr><th id="1590">1590</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF11_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF11_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_CF11_MASK</dfn>                    0x3</u></td></tr>
<tr><th id="1591">1591</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF11_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF11_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_CF11_SHIFT</dfn>                   6</u></td></tr>
<tr><th id="1592">1592</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="E4XstormEthConnAgCtxDqExtLdPart::flags5" title='E4XstormEthConnAgCtxDqExtLdPart::flags5' data-ref="E4XstormEthConnAgCtxDqExtLdPart::flags5">flags5</dfn>;</td></tr>
<tr><th id="1593">1593</th><td><i>/* cf12 */</i></td></tr>
<tr><th id="1594">1594</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF12_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF12_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_CF12_MASK</dfn>                    0x3</u></td></tr>
<tr><th id="1595">1595</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF12_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF12_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_CF12_SHIFT</dfn>                   0</u></td></tr>
<tr><th id="1596">1596</th><td><i>/* cf13 */</i></td></tr>
<tr><th id="1597">1597</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF13_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF13_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_CF13_MASK</dfn>                    0x3</u></td></tr>
<tr><th id="1598">1598</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF13_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF13_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_CF13_SHIFT</dfn>                   2</u></td></tr>
<tr><th id="1599">1599</th><td><i>/* cf14 */</i></td></tr>
<tr><th id="1600">1600</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF14_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF14_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_CF14_MASK</dfn>                    0x3</u></td></tr>
<tr><th id="1601">1601</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF14_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF14_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_CF14_SHIFT</dfn>                   4</u></td></tr>
<tr><th id="1602">1602</th><td><i>/* cf15 */</i></td></tr>
<tr><th id="1603">1603</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF15_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF15_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_CF15_MASK</dfn>                    0x3</u></td></tr>
<tr><th id="1604">1604</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF15_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF15_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_CF15_SHIFT</dfn>                   6</u></td></tr>
<tr><th id="1605">1605</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="E4XstormEthConnAgCtxDqExtLdPart::flags6" title='E4XstormEthConnAgCtxDqExtLdPart::flags6' data-ref="E4XstormEthConnAgCtxDqExtLdPart::flags6">flags6</dfn>;</td></tr>
<tr><th id="1606">1606</th><td><i>/* cf16 */</i></td></tr>
<tr><th id="1607">1607</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_GO_TO_BD_CONS_CF_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_GO_TO_BD_CONS_CF_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_GO_TO_BD_CONS_CF_MASK</dfn>        0x3</u></td></tr>
<tr><th id="1608">1608</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_GO_TO_BD_CONS_CF_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_GO_TO_BD_CONS_CF_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_GO_TO_BD_CONS_CF_SHIFT</dfn>       0</u></td></tr>
<tr><th id="1609">1609</th><td><i>/* cf_array_cf */</i></td></tr>
<tr><th id="1610">1610</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_MULTI_UNICAST_CF_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_MULTI_UNICAST_CF_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_MULTI_UNICAST_CF_MASK</dfn>        0x3</u></td></tr>
<tr><th id="1611">1611</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_MULTI_UNICAST_CF_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_MULTI_UNICAST_CF_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_MULTI_UNICAST_CF_SHIFT</dfn>       2</u></td></tr>
<tr><th id="1612">1612</th><td><i>/* cf18 */</i></td></tr>
<tr><th id="1613">1613</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_DQ_CF_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_DQ_CF_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_DQ_CF_MASK</dfn>                   0x3</u></td></tr>
<tr><th id="1614">1614</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_DQ_CF_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_DQ_CF_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_DQ_CF_SHIFT</dfn>                  4</u></td></tr>
<tr><th id="1615">1615</th><td><i>/* cf19 */</i></td></tr>
<tr><th id="1616">1616</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_TERMINATE_CF_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_TERMINATE_CF_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_TERMINATE_CF_MASK</dfn>            0x3</u></td></tr>
<tr><th id="1617">1617</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_TERMINATE_CF_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_TERMINATE_CF_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_TERMINATE_CF_SHIFT</dfn>           6</u></td></tr>
<tr><th id="1618">1618</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="E4XstormEthConnAgCtxDqExtLdPart::flags7" title='E4XstormEthConnAgCtxDqExtLdPart::flags7' data-ref="E4XstormEthConnAgCtxDqExtLdPart::flags7">flags7</dfn>;</td></tr>
<tr><th id="1619">1619</th><td><i>/* cf20 */</i></td></tr>
<tr><th id="1620">1620</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_FLUSH_Q0_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_FLUSH_Q0_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_FLUSH_Q0_MASK</dfn>                0x3</u></td></tr>
<tr><th id="1621">1621</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_FLUSH_Q0_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_FLUSH_Q0_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_FLUSH_Q0_SHIFT</dfn>               0</u></td></tr>
<tr><th id="1622">1622</th><td><i>/* cf21 */</i></td></tr>
<tr><th id="1623">1623</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED10_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED10_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED10_MASK</dfn>              0x3</u></td></tr>
<tr><th id="1624">1624</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED10_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED10_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED10_SHIFT</dfn>             2</u></td></tr>
<tr><th id="1625">1625</th><td><i>/* cf22 */</i></td></tr>
<tr><th id="1626">1626</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_SLOW_PATH_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_SLOW_PATH_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_SLOW_PATH_MASK</dfn>               0x3</u></td></tr>
<tr><th id="1627">1627</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_SLOW_PATH_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_SLOW_PATH_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_SLOW_PATH_SHIFT</dfn>              4</u></td></tr>
<tr><th id="1628">1628</th><td><i>/* cf0en */</i></td></tr>
<tr><th id="1629">1629</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF0EN_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF0EN_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_CF0EN_MASK</dfn>                   0x1</u></td></tr>
<tr><th id="1630">1630</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF0EN_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF0EN_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_CF0EN_SHIFT</dfn>                  6</u></td></tr>
<tr><th id="1631">1631</th><td><i>/* cf1en */</i></td></tr>
<tr><th id="1632">1632</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF1EN_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF1EN_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_CF1EN_MASK</dfn>                   0x1</u></td></tr>
<tr><th id="1633">1633</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF1EN_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF1EN_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_CF1EN_SHIFT</dfn>                  7</u></td></tr>
<tr><th id="1634">1634</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="E4XstormEthConnAgCtxDqExtLdPart::flags8" title='E4XstormEthConnAgCtxDqExtLdPart::flags8' data-ref="E4XstormEthConnAgCtxDqExtLdPart::flags8">flags8</dfn>;</td></tr>
<tr><th id="1635">1635</th><td><i>/* cf2en */</i></td></tr>
<tr><th id="1636">1636</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF2EN_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF2EN_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_CF2EN_MASK</dfn>                   0x1</u></td></tr>
<tr><th id="1637">1637</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF2EN_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF2EN_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_CF2EN_SHIFT</dfn>                  0</u></td></tr>
<tr><th id="1638">1638</th><td><i>/* cf3en */</i></td></tr>
<tr><th id="1639">1639</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF3EN_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF3EN_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_CF3EN_MASK</dfn>                   0x1</u></td></tr>
<tr><th id="1640">1640</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF3EN_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF3EN_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_CF3EN_SHIFT</dfn>                  1</u></td></tr>
<tr><th id="1641">1641</th><td><i>/* cf4en */</i></td></tr>
<tr><th id="1642">1642</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF4EN_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF4EN_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_CF4EN_MASK</dfn>                   0x1</u></td></tr>
<tr><th id="1643">1643</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF4EN_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF4EN_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_CF4EN_SHIFT</dfn>                  2</u></td></tr>
<tr><th id="1644">1644</th><td><i>/* cf5en */</i></td></tr>
<tr><th id="1645">1645</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF5EN_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF5EN_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_CF5EN_MASK</dfn>                   0x1</u></td></tr>
<tr><th id="1646">1646</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF5EN_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF5EN_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_CF5EN_SHIFT</dfn>                  3</u></td></tr>
<tr><th id="1647">1647</th><td><i>/* cf6en */</i></td></tr>
<tr><th id="1648">1648</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF6EN_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF6EN_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_CF6EN_MASK</dfn>                   0x1</u></td></tr>
<tr><th id="1649">1649</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF6EN_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF6EN_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_CF6EN_SHIFT</dfn>                  4</u></td></tr>
<tr><th id="1650">1650</th><td><i>/* cf7en */</i></td></tr>
<tr><th id="1651">1651</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF7EN_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF7EN_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_CF7EN_MASK</dfn>                   0x1</u></td></tr>
<tr><th id="1652">1652</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF7EN_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF7EN_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_CF7EN_SHIFT</dfn>                  5</u></td></tr>
<tr><th id="1653">1653</th><td><i>/* cf8en */</i></td></tr>
<tr><th id="1654">1654</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF8EN_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF8EN_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_CF8EN_MASK</dfn>                   0x1</u></td></tr>
<tr><th id="1655">1655</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF8EN_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF8EN_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_CF8EN_SHIFT</dfn>                  6</u></td></tr>
<tr><th id="1656">1656</th><td><i>/* cf9en */</i></td></tr>
<tr><th id="1657">1657</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF9EN_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF9EN_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_CF9EN_MASK</dfn>                   0x1</u></td></tr>
<tr><th id="1658">1658</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF9EN_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF9EN_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_CF9EN_SHIFT</dfn>                  7</u></td></tr>
<tr><th id="1659">1659</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="E4XstormEthConnAgCtxDqExtLdPart::flags9" title='E4XstormEthConnAgCtxDqExtLdPart::flags9' data-ref="E4XstormEthConnAgCtxDqExtLdPart::flags9">flags9</dfn>;</td></tr>
<tr><th id="1660">1660</th><td><i>/* cf10en */</i></td></tr>
<tr><th id="1661">1661</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF10EN_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF10EN_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_CF10EN_MASK</dfn>                  0x1</u></td></tr>
<tr><th id="1662">1662</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF10EN_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF10EN_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_CF10EN_SHIFT</dfn>                 0</u></td></tr>
<tr><th id="1663">1663</th><td><i>/* cf11en */</i></td></tr>
<tr><th id="1664">1664</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF11EN_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF11EN_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_CF11EN_MASK</dfn>                  0x1</u></td></tr>
<tr><th id="1665">1665</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF11EN_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF11EN_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_CF11EN_SHIFT</dfn>                 1</u></td></tr>
<tr><th id="1666">1666</th><td><i>/* cf12en */</i></td></tr>
<tr><th id="1667">1667</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF12EN_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF12EN_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_CF12EN_MASK</dfn>                  0x1</u></td></tr>
<tr><th id="1668">1668</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF12EN_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF12EN_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_CF12EN_SHIFT</dfn>                 2</u></td></tr>
<tr><th id="1669">1669</th><td><i>/* cf13en */</i></td></tr>
<tr><th id="1670">1670</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF13EN_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF13EN_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_CF13EN_MASK</dfn>                  0x1</u></td></tr>
<tr><th id="1671">1671</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF13EN_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF13EN_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_CF13EN_SHIFT</dfn>                 3</u></td></tr>
<tr><th id="1672">1672</th><td><i>/* cf14en */</i></td></tr>
<tr><th id="1673">1673</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF14EN_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF14EN_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_CF14EN_MASK</dfn>                  0x1</u></td></tr>
<tr><th id="1674">1674</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF14EN_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF14EN_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_CF14EN_SHIFT</dfn>                 4</u></td></tr>
<tr><th id="1675">1675</th><td><i>/* cf15en */</i></td></tr>
<tr><th id="1676">1676</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF15EN_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF15EN_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_CF15EN_MASK</dfn>                  0x1</u></td></tr>
<tr><th id="1677">1677</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF15EN_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_CF15EN_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_CF15EN_SHIFT</dfn>                 5</u></td></tr>
<tr><th id="1678">1678</th><td><i>/* cf16en */</i></td></tr>
<tr><th id="1679">1679</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_GO_TO_BD_CONS_CF_EN_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_GO_TO_BD_CONS_CF_EN_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_GO_TO_BD_CONS_CF_EN_MASK</dfn>     0x1</u></td></tr>
<tr><th id="1680">1680</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_GO_TO_BD_CONS_CF_EN_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_GO_TO_BD_CONS_CF_EN_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_GO_TO_BD_CONS_CF_EN_SHIFT</dfn>    6</u></td></tr>
<tr><th id="1681">1681</th><td><i>/* cf_array_cf_en */</i></td></tr>
<tr><th id="1682">1682</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_MULTI_UNICAST_CF_EN_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_MULTI_UNICAST_CF_EN_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_MULTI_UNICAST_CF_EN_MASK</dfn>     0x1</u></td></tr>
<tr><th id="1683">1683</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_MULTI_UNICAST_CF_EN_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_MULTI_UNICAST_CF_EN_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_MULTI_UNICAST_CF_EN_SHIFT</dfn>    7</u></td></tr>
<tr><th id="1684">1684</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="E4XstormEthConnAgCtxDqExtLdPart::flags10" title='E4XstormEthConnAgCtxDqExtLdPart::flags10' data-ref="E4XstormEthConnAgCtxDqExtLdPart::flags10">flags10</dfn>;</td></tr>
<tr><th id="1685">1685</th><td><i>/* cf18en */</i></td></tr>
<tr><th id="1686">1686</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_DQ_CF_EN_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_DQ_CF_EN_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_DQ_CF_EN_MASK</dfn>                0x1</u></td></tr>
<tr><th id="1687">1687</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_DQ_CF_EN_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_DQ_CF_EN_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_DQ_CF_EN_SHIFT</dfn>               0</u></td></tr>
<tr><th id="1688">1688</th><td><i>/* cf19en */</i></td></tr>
<tr><th id="1689">1689</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_TERMINATE_CF_EN_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_TERMINATE_CF_EN_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_TERMINATE_CF_EN_MASK</dfn>         0x1</u></td></tr>
<tr><th id="1690">1690</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_TERMINATE_CF_EN_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_TERMINATE_CF_EN_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_TERMINATE_CF_EN_SHIFT</dfn>        1</u></td></tr>
<tr><th id="1691">1691</th><td><i>/* cf20en */</i></td></tr>
<tr><th id="1692">1692</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_FLUSH_Q0_EN_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_FLUSH_Q0_EN_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_FLUSH_Q0_EN_MASK</dfn>             0x1</u></td></tr>
<tr><th id="1693">1693</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_FLUSH_Q0_EN_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_FLUSH_Q0_EN_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_FLUSH_Q0_EN_SHIFT</dfn>            2</u></td></tr>
<tr><th id="1694">1694</th><td><i>/* cf21en */</i></td></tr>
<tr><th id="1695">1695</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED11_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED11_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED11_MASK</dfn>              0x1</u></td></tr>
<tr><th id="1696">1696</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED11_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED11_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED11_SHIFT</dfn>             3</u></td></tr>
<tr><th id="1697">1697</th><td><i>/* cf22en */</i></td></tr>
<tr><th id="1698">1698</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_SLOW_PATH_EN_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_SLOW_PATH_EN_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_SLOW_PATH_EN_MASK</dfn>            0x1</u></td></tr>
<tr><th id="1699">1699</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_SLOW_PATH_EN_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_SLOW_PATH_EN_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_SLOW_PATH_EN_SHIFT</dfn>           4</u></td></tr>
<tr><th id="1700">1700</th><td><i>/* cf23en */</i></td></tr>
<tr><th id="1701">1701</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_TPH_ENABLE_EN_RESERVED_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_TPH_ENABLE_EN_RESERVED_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_TPH_ENABLE_EN_RESERVED_MASK</dfn>  0x1</u></td></tr>
<tr><th id="1702">1702</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_TPH_ENABLE_EN_RESERVED_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_TPH_ENABLE_EN_RESERVED_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_TPH_ENABLE_EN_RESERVED_SHIFT</dfn> 5</u></td></tr>
<tr><th id="1703">1703</th><td><i>/* rule0en */</i></td></tr>
<tr><th id="1704">1704</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED12_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED12_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED12_MASK</dfn>              0x1</u></td></tr>
<tr><th id="1705">1705</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED12_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED12_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED12_SHIFT</dfn>             6</u></td></tr>
<tr><th id="1706">1706</th><td><i>/* rule1en */</i></td></tr>
<tr><th id="1707">1707</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED13_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED13_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED13_MASK</dfn>              0x1</u></td></tr>
<tr><th id="1708">1708</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED13_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED13_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED13_SHIFT</dfn>             7</u></td></tr>
<tr><th id="1709">1709</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="E4XstormEthConnAgCtxDqExtLdPart::flags11" title='E4XstormEthConnAgCtxDqExtLdPart::flags11' data-ref="E4XstormEthConnAgCtxDqExtLdPart::flags11">flags11</dfn>;</td></tr>
<tr><th id="1710">1710</th><td><i>/* rule2en */</i></td></tr>
<tr><th id="1711">1711</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED14_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED14_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED14_MASK</dfn>              0x1</u></td></tr>
<tr><th id="1712">1712</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED14_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED14_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED14_SHIFT</dfn>             0</u></td></tr>
<tr><th id="1713">1713</th><td><i>/* rule3en */</i></td></tr>
<tr><th id="1714">1714</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED15_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED15_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED15_MASK</dfn>              0x1</u></td></tr>
<tr><th id="1715">1715</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED15_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED15_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_RESERVED15_SHIFT</dfn>             1</u></td></tr>
<tr><th id="1716">1716</th><td><i>/* rule4en */</i></td></tr>
<tr><th id="1717">1717</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_TX_DEC_RULE_EN_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_TX_DEC_RULE_EN_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_TX_DEC_RULE_EN_MASK</dfn>          0x1</u></td></tr>
<tr><th id="1718">1718</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_TX_DEC_RULE_EN_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_TX_DEC_RULE_EN_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_TX_DEC_RULE_EN_SHIFT</dfn>         2</u></td></tr>
<tr><th id="1719">1719</th><td><i>/* rule5en */</i></td></tr>
<tr><th id="1720">1720</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE5EN_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE5EN_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE5EN_MASK</dfn>                 0x1</u></td></tr>
<tr><th id="1721">1721</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE5EN_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE5EN_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE5EN_SHIFT</dfn>                3</u></td></tr>
<tr><th id="1722">1722</th><td><i>/* rule6en */</i></td></tr>
<tr><th id="1723">1723</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE6EN_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE6EN_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE6EN_MASK</dfn>                 0x1</u></td></tr>
<tr><th id="1724">1724</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE6EN_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE6EN_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE6EN_SHIFT</dfn>                4</u></td></tr>
<tr><th id="1725">1725</th><td><i>/* rule7en */</i></td></tr>
<tr><th id="1726">1726</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE7EN_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE7EN_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE7EN_MASK</dfn>                 0x1</u></td></tr>
<tr><th id="1727">1727</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE7EN_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE7EN_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE7EN_SHIFT</dfn>                5</u></td></tr>
<tr><th id="1728">1728</th><td><i>/* rule8en */</i></td></tr>
<tr><th id="1729">1729</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_A0_RESERVED1_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_A0_RESERVED1_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_A0_RESERVED1_MASK</dfn>            0x1</u></td></tr>
<tr><th id="1730">1730</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_A0_RESERVED1_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_A0_RESERVED1_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_A0_RESERVED1_SHIFT</dfn>           6</u></td></tr>
<tr><th id="1731">1731</th><td><i>/* rule9en */</i></td></tr>
<tr><th id="1732">1732</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE9EN_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE9EN_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE9EN_MASK</dfn>                 0x1</u></td></tr>
<tr><th id="1733">1733</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE9EN_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE9EN_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE9EN_SHIFT</dfn>                7</u></td></tr>
<tr><th id="1734">1734</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="E4XstormEthConnAgCtxDqExtLdPart::flags12" title='E4XstormEthConnAgCtxDqExtLdPart::flags12' data-ref="E4XstormEthConnAgCtxDqExtLdPart::flags12">flags12</dfn>;</td></tr>
<tr><th id="1735">1735</th><td><i>/* rule10en */</i></td></tr>
<tr><th id="1736">1736</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE10EN_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE10EN_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE10EN_MASK</dfn>                0x1</u></td></tr>
<tr><th id="1737">1737</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE10EN_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE10EN_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE10EN_SHIFT</dfn>               0</u></td></tr>
<tr><th id="1738">1738</th><td><i>/* rule11en */</i></td></tr>
<tr><th id="1739">1739</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE11EN_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE11EN_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE11EN_MASK</dfn>                0x1</u></td></tr>
<tr><th id="1740">1740</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE11EN_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE11EN_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE11EN_SHIFT</dfn>               1</u></td></tr>
<tr><th id="1741">1741</th><td><i>/* rule12en */</i></td></tr>
<tr><th id="1742">1742</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_A0_RESERVED2_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_A0_RESERVED2_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_A0_RESERVED2_MASK</dfn>            0x1</u></td></tr>
<tr><th id="1743">1743</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_A0_RESERVED2_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_A0_RESERVED2_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_A0_RESERVED2_SHIFT</dfn>           2</u></td></tr>
<tr><th id="1744">1744</th><td><i>/* rule13en */</i></td></tr>
<tr><th id="1745">1745</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_A0_RESERVED3_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_A0_RESERVED3_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_A0_RESERVED3_MASK</dfn>            0x1</u></td></tr>
<tr><th id="1746">1746</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_A0_RESERVED3_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_A0_RESERVED3_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_A0_RESERVED3_SHIFT</dfn>           3</u></td></tr>
<tr><th id="1747">1747</th><td><i>/* rule14en */</i></td></tr>
<tr><th id="1748">1748</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE14EN_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE14EN_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE14EN_MASK</dfn>                0x1</u></td></tr>
<tr><th id="1749">1749</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE14EN_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE14EN_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE14EN_SHIFT</dfn>               4</u></td></tr>
<tr><th id="1750">1750</th><td><i>/* rule15en */</i></td></tr>
<tr><th id="1751">1751</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE15EN_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE15EN_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE15EN_MASK</dfn>                0x1</u></td></tr>
<tr><th id="1752">1752</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE15EN_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE15EN_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE15EN_SHIFT</dfn>               5</u></td></tr>
<tr><th id="1753">1753</th><td><i>/* rule16en */</i></td></tr>
<tr><th id="1754">1754</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE16EN_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE16EN_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE16EN_MASK</dfn>                0x1</u></td></tr>
<tr><th id="1755">1755</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE16EN_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE16EN_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE16EN_SHIFT</dfn>               6</u></td></tr>
<tr><th id="1756">1756</th><td><i>/* rule17en */</i></td></tr>
<tr><th id="1757">1757</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE17EN_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE17EN_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE17EN_MASK</dfn>                0x1</u></td></tr>
<tr><th id="1758">1758</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE17EN_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE17EN_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE17EN_SHIFT</dfn>               7</u></td></tr>
<tr><th id="1759">1759</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="E4XstormEthConnAgCtxDqExtLdPart::flags13" title='E4XstormEthConnAgCtxDqExtLdPart::flags13' data-ref="E4XstormEthConnAgCtxDqExtLdPart::flags13">flags13</dfn>;</td></tr>
<tr><th id="1760">1760</th><td><i>/* rule18en */</i></td></tr>
<tr><th id="1761">1761</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE18EN_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE18EN_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE18EN_MASK</dfn>                0x1</u></td></tr>
<tr><th id="1762">1762</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE18EN_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE18EN_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE18EN_SHIFT</dfn>               0</u></td></tr>
<tr><th id="1763">1763</th><td><i>/* rule19en */</i></td></tr>
<tr><th id="1764">1764</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE19EN_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE19EN_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE19EN_MASK</dfn>                0x1</u></td></tr>
<tr><th id="1765">1765</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE19EN_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE19EN_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_RULE19EN_SHIFT</dfn>               1</u></td></tr>
<tr><th id="1766">1766</th><td><i>/* rule20en */</i></td></tr>
<tr><th id="1767">1767</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_A0_RESERVED4_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_A0_RESERVED4_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_A0_RESERVED4_MASK</dfn>            0x1</u></td></tr>
<tr><th id="1768">1768</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_A0_RESERVED4_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_A0_RESERVED4_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_A0_RESERVED4_SHIFT</dfn>           2</u></td></tr>
<tr><th id="1769">1769</th><td><i>/* rule21en */</i></td></tr>
<tr><th id="1770">1770</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_A0_RESERVED5_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_A0_RESERVED5_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_A0_RESERVED5_MASK</dfn>            0x1</u></td></tr>
<tr><th id="1771">1771</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_A0_RESERVED5_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_A0_RESERVED5_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_A0_RESERVED5_SHIFT</dfn>           3</u></td></tr>
<tr><th id="1772">1772</th><td><i>/* rule22en */</i></td></tr>
<tr><th id="1773">1773</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_A0_RESERVED6_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_A0_RESERVED6_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_A0_RESERVED6_MASK</dfn>            0x1</u></td></tr>
<tr><th id="1774">1774</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_A0_RESERVED6_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_A0_RESERVED6_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_A0_RESERVED6_SHIFT</dfn>           4</u></td></tr>
<tr><th id="1775">1775</th><td><i>/* rule23en */</i></td></tr>
<tr><th id="1776">1776</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_A0_RESERVED7_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_A0_RESERVED7_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_A0_RESERVED7_MASK</dfn>            0x1</u></td></tr>
<tr><th id="1777">1777</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_A0_RESERVED7_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_A0_RESERVED7_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_A0_RESERVED7_SHIFT</dfn>           5</u></td></tr>
<tr><th id="1778">1778</th><td><i>/* rule24en */</i></td></tr>
<tr><th id="1779">1779</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_A0_RESERVED8_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_A0_RESERVED8_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_A0_RESERVED8_MASK</dfn>            0x1</u></td></tr>
<tr><th id="1780">1780</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_A0_RESERVED8_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_A0_RESERVED8_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_A0_RESERVED8_SHIFT</dfn>           6</u></td></tr>
<tr><th id="1781">1781</th><td><i>/* rule25en */</i></td></tr>
<tr><th id="1782">1782</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_A0_RESERVED9_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_A0_RESERVED9_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_A0_RESERVED9_MASK</dfn>            0x1</u></td></tr>
<tr><th id="1783">1783</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_A0_RESERVED9_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_A0_RESERVED9_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_A0_RESERVED9_SHIFT</dfn>           7</u></td></tr>
<tr><th id="1784">1784</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="E4XstormEthConnAgCtxDqExtLdPart::flags14" title='E4XstormEthConnAgCtxDqExtLdPart::flags14' data-ref="E4XstormEthConnAgCtxDqExtLdPart::flags14">flags14</dfn>;</td></tr>
<tr><th id="1785">1785</th><td><i>/* bit16 */</i></td></tr>
<tr><th id="1786">1786</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_EDPM_USE_EXT_HDR_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_EDPM_USE_EXT_HDR_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_EDPM_USE_EXT_HDR_MASK</dfn>        0x1</u></td></tr>
<tr><th id="1787">1787</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_EDPM_USE_EXT_HDR_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_EDPM_USE_EXT_HDR_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_EDPM_USE_EXT_HDR_SHIFT</dfn>       0</u></td></tr>
<tr><th id="1788">1788</th><td><i>/* bit17 */</i></td></tr>
<tr><th id="1789">1789</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_EDPM_SEND_RAW_L3L4_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_EDPM_SEND_RAW_L3L4_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_EDPM_SEND_RAW_L3L4_MASK</dfn>      0x1</u></td></tr>
<tr><th id="1790">1790</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_EDPM_SEND_RAW_L3L4_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_EDPM_SEND_RAW_L3L4_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_EDPM_SEND_RAW_L3L4_SHIFT</dfn>     1</u></td></tr>
<tr><th id="1791">1791</th><td><i>/* bit18 */</i></td></tr>
<tr><th id="1792">1792</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_EDPM_INBAND_PROP_HDR_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_EDPM_INBAND_PROP_HDR_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_EDPM_INBAND_PROP_HDR_MASK</dfn>    0x1</u></td></tr>
<tr><th id="1793">1793</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_EDPM_INBAND_PROP_HDR_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_EDPM_INBAND_PROP_HDR_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_EDPM_INBAND_PROP_HDR_SHIFT</dfn>   2</u></td></tr>
<tr><th id="1794">1794</th><td><i>/* bit19 */</i></td></tr>
<tr><th id="1795">1795</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_EDPM_SEND_EXT_TUNNEL_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_EDPM_SEND_EXT_TUNNEL_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_EDPM_SEND_EXT_TUNNEL_MASK</dfn>    0x1</u></td></tr>
<tr><th id="1796">1796</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_EDPM_SEND_EXT_TUNNEL_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_EDPM_SEND_EXT_TUNNEL_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_EDPM_SEND_EXT_TUNNEL_SHIFT</dfn>   3</u></td></tr>
<tr><th id="1797">1797</th><td><i>/* bit20 */</i></td></tr>
<tr><th id="1798">1798</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_L2_EDPM_ENABLE_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_L2_EDPM_ENABLE_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_L2_EDPM_ENABLE_MASK</dfn>          0x1</u></td></tr>
<tr><th id="1799">1799</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_L2_EDPM_ENABLE_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_L2_EDPM_ENABLE_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_L2_EDPM_ENABLE_SHIFT</dfn>         4</u></td></tr>
<tr><th id="1800">1800</th><td><i>/* bit21 */</i></td></tr>
<tr><th id="1801">1801</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_ROCE_EDPM_ENABLE_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_ROCE_EDPM_ENABLE_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_ROCE_EDPM_ENABLE_MASK</dfn>        0x1</u></td></tr>
<tr><th id="1802">1802</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_ROCE_EDPM_ENABLE_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_ROCE_EDPM_ENABLE_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_ROCE_EDPM_ENABLE_SHIFT</dfn>       5</u></td></tr>
<tr><th id="1803">1803</th><td><i>/* cf23 */</i></td></tr>
<tr><th id="1804">1804</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_TPH_ENABLE_MASK" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_TPH_ENABLE_MASK">E4XSTORMETHCONNAGCTXDQEXTLDPART_TPH_ENABLE_MASK</dfn>              0x3</u></td></tr>
<tr><th id="1805">1805</th><td><u>#define <dfn class="macro" id="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_TPH_ENABLE_SHIFT" data-ref="_M/E4XSTORMETHCONNAGCTXDQEXTLDPART_TPH_ENABLE_SHIFT">E4XSTORMETHCONNAGCTXDQEXTLDPART_TPH_ENABLE_SHIFT</dfn>             6</u></td></tr>
<tr><th id="1806">1806</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="E4XstormEthConnAgCtxDqExtLdPart::edpm_event_id" title='E4XstormEthConnAgCtxDqExtLdPart::edpm_event_id' data-ref="E4XstormEthConnAgCtxDqExtLdPart::edpm_event_id">edpm_event_id</dfn> <i>/* byte2 */</i>;</td></tr>
<tr><th id="1807">1807</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="E4XstormEthConnAgCtxDqExtLdPart::physical_q0" title='E4XstormEthConnAgCtxDqExtLdPart::physical_q0' data-ref="E4XstormEthConnAgCtxDqExtLdPart::physical_q0">physical_q0</dfn> <i>/* physical_q0 */</i>;</td></tr>
<tr><th id="1808">1808</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="E4XstormEthConnAgCtxDqExtLdPart::e5_reserved1" title='E4XstormEthConnAgCtxDqExtLdPart::e5_reserved1' data-ref="E4XstormEthConnAgCtxDqExtLdPart::e5_reserved1">e5_reserved1</dfn> <i>/* physical_q1 */</i>;</td></tr>
<tr><th id="1809">1809</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="E4XstormEthConnAgCtxDqExtLdPart::edpm_num_bds" title='E4XstormEthConnAgCtxDqExtLdPart::edpm_num_bds' data-ref="E4XstormEthConnAgCtxDqExtLdPart::edpm_num_bds">edpm_num_bds</dfn> <i>/* physical_q2 */</i>;</td></tr>
<tr><th id="1810">1810</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="E4XstormEthConnAgCtxDqExtLdPart::tx_bd_cons" title='E4XstormEthConnAgCtxDqExtLdPart::tx_bd_cons' data-ref="E4XstormEthConnAgCtxDqExtLdPart::tx_bd_cons">tx_bd_cons</dfn> <i>/* word3 */</i>;</td></tr>
<tr><th id="1811">1811</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="E4XstormEthConnAgCtxDqExtLdPart::tx_bd_prod" title='E4XstormEthConnAgCtxDqExtLdPart::tx_bd_prod' data-ref="E4XstormEthConnAgCtxDqExtLdPart::tx_bd_prod">tx_bd_prod</dfn> <i>/* word4 */</i>;</td></tr>
<tr><th id="1812">1812</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="E4XstormEthConnAgCtxDqExtLdPart::tx_class" title='E4XstormEthConnAgCtxDqExtLdPart::tx_class' data-ref="E4XstormEthConnAgCtxDqExtLdPart::tx_class">tx_class</dfn> <i>/* word5 */</i>;</td></tr>
<tr><th id="1813">1813</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="E4XstormEthConnAgCtxDqExtLdPart::conn_dpi" title='E4XstormEthConnAgCtxDqExtLdPart::conn_dpi' data-ref="E4XstormEthConnAgCtxDqExtLdPart::conn_dpi">conn_dpi</dfn> <i>/* conn_dpi */</i>;</td></tr>
<tr><th id="1814">1814</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="E4XstormEthConnAgCtxDqExtLdPart::byte3" title='E4XstormEthConnAgCtxDqExtLdPart::byte3' data-ref="E4XstormEthConnAgCtxDqExtLdPart::byte3">byte3</dfn> <i>/* byte3 */</i>;</td></tr>
<tr><th id="1815">1815</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="E4XstormEthConnAgCtxDqExtLdPart::byte4" title='E4XstormEthConnAgCtxDqExtLdPart::byte4' data-ref="E4XstormEthConnAgCtxDqExtLdPart::byte4">byte4</dfn> <i>/* byte4 */</i>;</td></tr>
<tr><th id="1816">1816</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="E4XstormEthConnAgCtxDqExtLdPart::byte5" title='E4XstormEthConnAgCtxDqExtLdPart::byte5' data-ref="E4XstormEthConnAgCtxDqExtLdPart::byte5">byte5</dfn> <i>/* byte5 */</i>;</td></tr>
<tr><th id="1817">1817</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="E4XstormEthConnAgCtxDqExtLdPart::byte6" title='E4XstormEthConnAgCtxDqExtLdPart::byte6' data-ref="E4XstormEthConnAgCtxDqExtLdPart::byte6">byte6</dfn> <i>/* byte6 */</i>;</td></tr>
<tr><th id="1818">1818</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="E4XstormEthConnAgCtxDqExtLdPart::reg0" title='E4XstormEthConnAgCtxDqExtLdPart::reg0' data-ref="E4XstormEthConnAgCtxDqExtLdPart::reg0">reg0</dfn> <i>/* reg0 */</i>;</td></tr>
<tr><th id="1819">1819</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="E4XstormEthConnAgCtxDqExtLdPart::reg1" title='E4XstormEthConnAgCtxDqExtLdPart::reg1' data-ref="E4XstormEthConnAgCtxDqExtLdPart::reg1">reg1</dfn> <i>/* reg1 */</i>;</td></tr>
<tr><th id="1820">1820</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="E4XstormEthConnAgCtxDqExtLdPart::reg2" title='E4XstormEthConnAgCtxDqExtLdPart::reg2' data-ref="E4XstormEthConnAgCtxDqExtLdPart::reg2">reg2</dfn> <i>/* reg2 */</i>;</td></tr>
<tr><th id="1821">1821</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="E4XstormEthConnAgCtxDqExtLdPart::reg3" title='E4XstormEthConnAgCtxDqExtLdPart::reg3' data-ref="E4XstormEthConnAgCtxDqExtLdPart::reg3">reg3</dfn> <i>/* reg3 */</i>;</td></tr>
<tr><th id="1822">1822</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="E4XstormEthConnAgCtxDqExtLdPart::reg4" title='E4XstormEthConnAgCtxDqExtLdPart::reg4' data-ref="E4XstormEthConnAgCtxDqExtLdPart::reg4">reg4</dfn> <i>/* reg4 */</i>;</td></tr>
<tr><th id="1823">1823</th><td>};</td></tr>
<tr><th id="1824">1824</th><td></td></tr>
<tr><th id="1825">1825</th><td></td></tr>
<tr><th id="1826">1826</th><td><b>struct</b> <dfn class="type def" id="e4_mstorm_eth_conn_ag_ctx" title='e4_mstorm_eth_conn_ag_ctx' data-ref="e4_mstorm_eth_conn_ag_ctx">e4_mstorm_eth_conn_ag_ctx</dfn> {</td></tr>
<tr><th id="1827">1827</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_mstorm_eth_conn_ag_ctx::byte0" title='e4_mstorm_eth_conn_ag_ctx::byte0' data-ref="e4_mstorm_eth_conn_ag_ctx::byte0">byte0</dfn> <i>/* cdu_validation */</i>;</td></tr>
<tr><th id="1828">1828</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_mstorm_eth_conn_ag_ctx::byte1" title='e4_mstorm_eth_conn_ag_ctx::byte1' data-ref="e4_mstorm_eth_conn_ag_ctx::byte1">byte1</dfn> <i>/* state */</i>;</td></tr>
<tr><th id="1829">1829</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_mstorm_eth_conn_ag_ctx::flags0" title='e4_mstorm_eth_conn_ag_ctx::flags0' data-ref="e4_mstorm_eth_conn_ag_ctx::flags0">flags0</dfn>;</td></tr>
<tr><th id="1830">1830</th><td><u>#define <dfn class="macro" id="_M/E4_MSTORM_ETH_CONN_AG_CTX_EXIST_IN_QM0_MASK" data-ref="_M/E4_MSTORM_ETH_CONN_AG_CTX_EXIST_IN_QM0_MASK">E4_MSTORM_ETH_CONN_AG_CTX_EXIST_IN_QM0_MASK</dfn>  0x1 /* exist_in_qm0 */</u></td></tr>
<tr><th id="1831">1831</th><td><u>#define <dfn class="macro" id="_M/E4_MSTORM_ETH_CONN_AG_CTX_EXIST_IN_QM0_SHIFT" data-ref="_M/E4_MSTORM_ETH_CONN_AG_CTX_EXIST_IN_QM0_SHIFT">E4_MSTORM_ETH_CONN_AG_CTX_EXIST_IN_QM0_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1832">1832</th><td><u>#define <dfn class="macro" id="_M/E4_MSTORM_ETH_CONN_AG_CTX_BIT1_MASK" data-ref="_M/E4_MSTORM_ETH_CONN_AG_CTX_BIT1_MASK">E4_MSTORM_ETH_CONN_AG_CTX_BIT1_MASK</dfn>          0x1 /* exist_in_qm1 */</u></td></tr>
<tr><th id="1833">1833</th><td><u>#define <dfn class="macro" id="_M/E4_MSTORM_ETH_CONN_AG_CTX_BIT1_SHIFT" data-ref="_M/E4_MSTORM_ETH_CONN_AG_CTX_BIT1_SHIFT">E4_MSTORM_ETH_CONN_AG_CTX_BIT1_SHIFT</dfn>         1</u></td></tr>
<tr><th id="1834">1834</th><td><u>#define <dfn class="macro" id="_M/E4_MSTORM_ETH_CONN_AG_CTX_CF0_MASK" data-ref="_M/E4_MSTORM_ETH_CONN_AG_CTX_CF0_MASK">E4_MSTORM_ETH_CONN_AG_CTX_CF0_MASK</dfn>           0x3 /* cf0 */</u></td></tr>
<tr><th id="1835">1835</th><td><u>#define <dfn class="macro" id="_M/E4_MSTORM_ETH_CONN_AG_CTX_CF0_SHIFT" data-ref="_M/E4_MSTORM_ETH_CONN_AG_CTX_CF0_SHIFT">E4_MSTORM_ETH_CONN_AG_CTX_CF0_SHIFT</dfn>          2</u></td></tr>
<tr><th id="1836">1836</th><td><u>#define <dfn class="macro" id="_M/E4_MSTORM_ETH_CONN_AG_CTX_CF1_MASK" data-ref="_M/E4_MSTORM_ETH_CONN_AG_CTX_CF1_MASK">E4_MSTORM_ETH_CONN_AG_CTX_CF1_MASK</dfn>           0x3 /* cf1 */</u></td></tr>
<tr><th id="1837">1837</th><td><u>#define <dfn class="macro" id="_M/E4_MSTORM_ETH_CONN_AG_CTX_CF1_SHIFT" data-ref="_M/E4_MSTORM_ETH_CONN_AG_CTX_CF1_SHIFT">E4_MSTORM_ETH_CONN_AG_CTX_CF1_SHIFT</dfn>          4</u></td></tr>
<tr><th id="1838">1838</th><td><u>#define <dfn class="macro" id="_M/E4_MSTORM_ETH_CONN_AG_CTX_CF2_MASK" data-ref="_M/E4_MSTORM_ETH_CONN_AG_CTX_CF2_MASK">E4_MSTORM_ETH_CONN_AG_CTX_CF2_MASK</dfn>           0x3 /* cf2 */</u></td></tr>
<tr><th id="1839">1839</th><td><u>#define <dfn class="macro" id="_M/E4_MSTORM_ETH_CONN_AG_CTX_CF2_SHIFT" data-ref="_M/E4_MSTORM_ETH_CONN_AG_CTX_CF2_SHIFT">E4_MSTORM_ETH_CONN_AG_CTX_CF2_SHIFT</dfn>          6</u></td></tr>
<tr><th id="1840">1840</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_mstorm_eth_conn_ag_ctx::flags1" title='e4_mstorm_eth_conn_ag_ctx::flags1' data-ref="e4_mstorm_eth_conn_ag_ctx::flags1">flags1</dfn>;</td></tr>
<tr><th id="1841">1841</th><td><u>#define <dfn class="macro" id="_M/E4_MSTORM_ETH_CONN_AG_CTX_CF0EN_MASK" data-ref="_M/E4_MSTORM_ETH_CONN_AG_CTX_CF0EN_MASK">E4_MSTORM_ETH_CONN_AG_CTX_CF0EN_MASK</dfn>         0x1 /* cf0en */</u></td></tr>
<tr><th id="1842">1842</th><td><u>#define <dfn class="macro" id="_M/E4_MSTORM_ETH_CONN_AG_CTX_CF0EN_SHIFT" data-ref="_M/E4_MSTORM_ETH_CONN_AG_CTX_CF0EN_SHIFT">E4_MSTORM_ETH_CONN_AG_CTX_CF0EN_SHIFT</dfn>        0</u></td></tr>
<tr><th id="1843">1843</th><td><u>#define <dfn class="macro" id="_M/E4_MSTORM_ETH_CONN_AG_CTX_CF1EN_MASK" data-ref="_M/E4_MSTORM_ETH_CONN_AG_CTX_CF1EN_MASK">E4_MSTORM_ETH_CONN_AG_CTX_CF1EN_MASK</dfn>         0x1 /* cf1en */</u></td></tr>
<tr><th id="1844">1844</th><td><u>#define <dfn class="macro" id="_M/E4_MSTORM_ETH_CONN_AG_CTX_CF1EN_SHIFT" data-ref="_M/E4_MSTORM_ETH_CONN_AG_CTX_CF1EN_SHIFT">E4_MSTORM_ETH_CONN_AG_CTX_CF1EN_SHIFT</dfn>        1</u></td></tr>
<tr><th id="1845">1845</th><td><u>#define <dfn class="macro" id="_M/E4_MSTORM_ETH_CONN_AG_CTX_CF2EN_MASK" data-ref="_M/E4_MSTORM_ETH_CONN_AG_CTX_CF2EN_MASK">E4_MSTORM_ETH_CONN_AG_CTX_CF2EN_MASK</dfn>         0x1 /* cf2en */</u></td></tr>
<tr><th id="1846">1846</th><td><u>#define <dfn class="macro" id="_M/E4_MSTORM_ETH_CONN_AG_CTX_CF2EN_SHIFT" data-ref="_M/E4_MSTORM_ETH_CONN_AG_CTX_CF2EN_SHIFT">E4_MSTORM_ETH_CONN_AG_CTX_CF2EN_SHIFT</dfn>        2</u></td></tr>
<tr><th id="1847">1847</th><td><u>#define <dfn class="macro" id="_M/E4_MSTORM_ETH_CONN_AG_CTX_RULE0EN_MASK" data-ref="_M/E4_MSTORM_ETH_CONN_AG_CTX_RULE0EN_MASK">E4_MSTORM_ETH_CONN_AG_CTX_RULE0EN_MASK</dfn>       0x1 /* rule0en */</u></td></tr>
<tr><th id="1848">1848</th><td><u>#define <dfn class="macro" id="_M/E4_MSTORM_ETH_CONN_AG_CTX_RULE0EN_SHIFT" data-ref="_M/E4_MSTORM_ETH_CONN_AG_CTX_RULE0EN_SHIFT">E4_MSTORM_ETH_CONN_AG_CTX_RULE0EN_SHIFT</dfn>      3</u></td></tr>
<tr><th id="1849">1849</th><td><u>#define <dfn class="macro" id="_M/E4_MSTORM_ETH_CONN_AG_CTX_RULE1EN_MASK" data-ref="_M/E4_MSTORM_ETH_CONN_AG_CTX_RULE1EN_MASK">E4_MSTORM_ETH_CONN_AG_CTX_RULE1EN_MASK</dfn>       0x1 /* rule1en */</u></td></tr>
<tr><th id="1850">1850</th><td><u>#define <dfn class="macro" id="_M/E4_MSTORM_ETH_CONN_AG_CTX_RULE1EN_SHIFT" data-ref="_M/E4_MSTORM_ETH_CONN_AG_CTX_RULE1EN_SHIFT">E4_MSTORM_ETH_CONN_AG_CTX_RULE1EN_SHIFT</dfn>      4</u></td></tr>
<tr><th id="1851">1851</th><td><u>#define <dfn class="macro" id="_M/E4_MSTORM_ETH_CONN_AG_CTX_RULE2EN_MASK" data-ref="_M/E4_MSTORM_ETH_CONN_AG_CTX_RULE2EN_MASK">E4_MSTORM_ETH_CONN_AG_CTX_RULE2EN_MASK</dfn>       0x1 /* rule2en */</u></td></tr>
<tr><th id="1852">1852</th><td><u>#define <dfn class="macro" id="_M/E4_MSTORM_ETH_CONN_AG_CTX_RULE2EN_SHIFT" data-ref="_M/E4_MSTORM_ETH_CONN_AG_CTX_RULE2EN_SHIFT">E4_MSTORM_ETH_CONN_AG_CTX_RULE2EN_SHIFT</dfn>      5</u></td></tr>
<tr><th id="1853">1853</th><td><u>#define <dfn class="macro" id="_M/E4_MSTORM_ETH_CONN_AG_CTX_RULE3EN_MASK" data-ref="_M/E4_MSTORM_ETH_CONN_AG_CTX_RULE3EN_MASK">E4_MSTORM_ETH_CONN_AG_CTX_RULE3EN_MASK</dfn>       0x1 /* rule3en */</u></td></tr>
<tr><th id="1854">1854</th><td><u>#define <dfn class="macro" id="_M/E4_MSTORM_ETH_CONN_AG_CTX_RULE3EN_SHIFT" data-ref="_M/E4_MSTORM_ETH_CONN_AG_CTX_RULE3EN_SHIFT">E4_MSTORM_ETH_CONN_AG_CTX_RULE3EN_SHIFT</dfn>      6</u></td></tr>
<tr><th id="1855">1855</th><td><u>#define <dfn class="macro" id="_M/E4_MSTORM_ETH_CONN_AG_CTX_RULE4EN_MASK" data-ref="_M/E4_MSTORM_ETH_CONN_AG_CTX_RULE4EN_MASK">E4_MSTORM_ETH_CONN_AG_CTX_RULE4EN_MASK</dfn>       0x1 /* rule4en */</u></td></tr>
<tr><th id="1856">1856</th><td><u>#define <dfn class="macro" id="_M/E4_MSTORM_ETH_CONN_AG_CTX_RULE4EN_SHIFT" data-ref="_M/E4_MSTORM_ETH_CONN_AG_CTX_RULE4EN_SHIFT">E4_MSTORM_ETH_CONN_AG_CTX_RULE4EN_SHIFT</dfn>      7</u></td></tr>
<tr><th id="1857">1857</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="e4_mstorm_eth_conn_ag_ctx::word0" title='e4_mstorm_eth_conn_ag_ctx::word0' data-ref="e4_mstorm_eth_conn_ag_ctx::word0">word0</dfn> <i>/* word0 */</i>;</td></tr>
<tr><th id="1858">1858</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="e4_mstorm_eth_conn_ag_ctx::word1" title='e4_mstorm_eth_conn_ag_ctx::word1' data-ref="e4_mstorm_eth_conn_ag_ctx::word1">word1</dfn> <i>/* word1 */</i>;</td></tr>
<tr><th id="1859">1859</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e4_mstorm_eth_conn_ag_ctx::reg0" title='e4_mstorm_eth_conn_ag_ctx::reg0' data-ref="e4_mstorm_eth_conn_ag_ctx::reg0">reg0</dfn> <i>/* reg0 */</i>;</td></tr>
<tr><th id="1860">1860</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e4_mstorm_eth_conn_ag_ctx::reg1" title='e4_mstorm_eth_conn_ag_ctx::reg1' data-ref="e4_mstorm_eth_conn_ag_ctx::reg1">reg1</dfn> <i>/* reg1 */</i>;</td></tr>
<tr><th id="1861">1861</th><td>};</td></tr>
<tr><th id="1862">1862</th><td></td></tr>
<tr><th id="1863">1863</th><td></td></tr>
<tr><th id="1864">1864</th><td></td></tr>
<tr><th id="1865">1865</th><td></td></tr>
<tr><th id="1866">1866</th><td></td></tr>
<tr><th id="1867">1867</th><td><b>struct</b> <dfn class="type def" id="e4_xstorm_eth_hw_conn_ag_ctx" title='e4_xstorm_eth_hw_conn_ag_ctx' data-ref="e4_xstorm_eth_hw_conn_ag_ctx">e4_xstorm_eth_hw_conn_ag_ctx</dfn> {</td></tr>
<tr><th id="1868">1868</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_xstorm_eth_hw_conn_ag_ctx::reserved0" title='e4_xstorm_eth_hw_conn_ag_ctx::reserved0' data-ref="e4_xstorm_eth_hw_conn_ag_ctx::reserved0">reserved0</dfn> <i>/* cdu_validation */</i>;</td></tr>
<tr><th id="1869">1869</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_xstorm_eth_hw_conn_ag_ctx::eth_state" title='e4_xstorm_eth_hw_conn_ag_ctx::eth_state' data-ref="e4_xstorm_eth_hw_conn_ag_ctx::eth_state">eth_state</dfn> <i>/* state */</i>;</td></tr>
<tr><th id="1870">1870</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_xstorm_eth_hw_conn_ag_ctx::flags0" title='e4_xstorm_eth_hw_conn_ag_ctx::flags0' data-ref="e4_xstorm_eth_hw_conn_ag_ctx::flags0">flags0</dfn>;</td></tr>
<tr><th id="1871">1871</th><td><i>/* exist_in_qm0 */</i></td></tr>
<tr><th id="1872">1872</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_EXIST_IN_QM0_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_EXIST_IN_QM0_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_EXIST_IN_QM0_MASK</dfn>            0x1</u></td></tr>
<tr><th id="1873">1873</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_EXIST_IN_QM0_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_EXIST_IN_QM0_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_EXIST_IN_QM0_SHIFT</dfn>           0</u></td></tr>
<tr><th id="1874">1874</th><td><i>/* exist_in_qm1 */</i></td></tr>
<tr><th id="1875">1875</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED1_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED1_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED1_MASK</dfn>               0x1</u></td></tr>
<tr><th id="1876">1876</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED1_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED1_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED1_SHIFT</dfn>              1</u></td></tr>
<tr><th id="1877">1877</th><td><i>/* exist_in_qm2 */</i></td></tr>
<tr><th id="1878">1878</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED2_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED2_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED2_MASK</dfn>               0x1</u></td></tr>
<tr><th id="1879">1879</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED2_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED2_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED2_SHIFT</dfn>              2</u></td></tr>
<tr><th id="1880">1880</th><td><i>/* exist_in_qm3 */</i></td></tr>
<tr><th id="1881">1881</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_EXIST_IN_QM3_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_EXIST_IN_QM3_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_EXIST_IN_QM3_MASK</dfn>            0x1</u></td></tr>
<tr><th id="1882">1882</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_EXIST_IN_QM3_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_EXIST_IN_QM3_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_EXIST_IN_QM3_SHIFT</dfn>           3</u></td></tr>
<tr><th id="1883">1883</th><td><i>/* bit4 */</i></td></tr>
<tr><th id="1884">1884</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED3_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED3_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED3_MASK</dfn>               0x1</u></td></tr>
<tr><th id="1885">1885</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED3_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED3_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED3_SHIFT</dfn>              4</u></td></tr>
<tr><th id="1886">1886</th><td><i>/* cf_array_active */</i></td></tr>
<tr><th id="1887">1887</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED4_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED4_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED4_MASK</dfn>               0x1</u></td></tr>
<tr><th id="1888">1888</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED4_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED4_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED4_SHIFT</dfn>              5</u></td></tr>
<tr><th id="1889">1889</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED5_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED5_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED5_MASK</dfn>               0x1 /* bit6 */</u></td></tr>
<tr><th id="1890">1890</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED5_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED5_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED5_SHIFT</dfn>              6</u></td></tr>
<tr><th id="1891">1891</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED6_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED6_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED6_MASK</dfn>               0x1 /* bit7 */</u></td></tr>
<tr><th id="1892">1892</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED6_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED6_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED6_SHIFT</dfn>              7</u></td></tr>
<tr><th id="1893">1893</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_xstorm_eth_hw_conn_ag_ctx::flags1" title='e4_xstorm_eth_hw_conn_ag_ctx::flags1' data-ref="e4_xstorm_eth_hw_conn_ag_ctx::flags1">flags1</dfn>;</td></tr>
<tr><th id="1894">1894</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED7_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED7_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED7_MASK</dfn>               0x1 /* bit8 */</u></td></tr>
<tr><th id="1895">1895</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED7_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED7_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED7_SHIFT</dfn>              0</u></td></tr>
<tr><th id="1896">1896</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED8_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED8_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED8_MASK</dfn>               0x1 /* bit9 */</u></td></tr>
<tr><th id="1897">1897</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED8_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED8_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED8_SHIFT</dfn>              1</u></td></tr>
<tr><th id="1898">1898</th><td><i>/* bit10 */</i></td></tr>
<tr><th id="1899">1899</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED9_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED9_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED9_MASK</dfn>               0x1</u></td></tr>
<tr><th id="1900">1900</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED9_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED9_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED9_SHIFT</dfn>              2</u></td></tr>
<tr><th id="1901">1901</th><td><i>/* bit11 */</i></td></tr>
<tr><th id="1902">1902</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_BIT11_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_BIT11_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_BIT11_MASK</dfn>                   0x1</u></td></tr>
<tr><th id="1903">1903</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_BIT11_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_BIT11_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_BIT11_SHIFT</dfn>                  3</u></td></tr>
<tr><th id="1904">1904</th><td><i>/* bit12 */</i></td></tr>
<tr><th id="1905">1905</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_BIT12_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_BIT12_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_BIT12_MASK</dfn>                   0x1</u></td></tr>
<tr><th id="1906">1906</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_BIT12_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_BIT12_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_BIT12_SHIFT</dfn>                  4</u></td></tr>
<tr><th id="1907">1907</th><td><i>/* bit13 */</i></td></tr>
<tr><th id="1908">1908</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_BIT13_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_BIT13_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_BIT13_MASK</dfn>                   0x1</u></td></tr>
<tr><th id="1909">1909</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_BIT13_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_BIT13_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_BIT13_SHIFT</dfn>                  5</u></td></tr>
<tr><th id="1910">1910</th><td><i>/* bit14 */</i></td></tr>
<tr><th id="1911">1911</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_TX_RULE_ACTIVE_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_TX_RULE_ACTIVE_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_TX_RULE_ACTIVE_MASK</dfn>          0x1</u></td></tr>
<tr><th id="1912">1912</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_TX_RULE_ACTIVE_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_TX_RULE_ACTIVE_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_TX_RULE_ACTIVE_SHIFT</dfn>         6</u></td></tr>
<tr><th id="1913">1913</th><td><i>/* bit15 */</i></td></tr>
<tr><th id="1914">1914</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_DQ_CF_ACTIVE_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_DQ_CF_ACTIVE_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_DQ_CF_ACTIVE_MASK</dfn>            0x1</u></td></tr>
<tr><th id="1915">1915</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_DQ_CF_ACTIVE_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_DQ_CF_ACTIVE_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_DQ_CF_ACTIVE_SHIFT</dfn>           7</u></td></tr>
<tr><th id="1916">1916</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_xstorm_eth_hw_conn_ag_ctx::flags2" title='e4_xstorm_eth_hw_conn_ag_ctx::flags2' data-ref="e4_xstorm_eth_hw_conn_ag_ctx::flags2">flags2</dfn>;</td></tr>
<tr><th id="1917">1917</th><td><i>/* timer0cf */</i></td></tr>
<tr><th id="1918">1918</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF0_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF0_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_CF0_MASK</dfn>                     0x3</u></td></tr>
<tr><th id="1919">1919</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF0_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF0_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_CF0_SHIFT</dfn>                    0</u></td></tr>
<tr><th id="1920">1920</th><td><i>/* timer1cf */</i></td></tr>
<tr><th id="1921">1921</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF1_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF1_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_CF1_MASK</dfn>                     0x3</u></td></tr>
<tr><th id="1922">1922</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF1_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF1_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_CF1_SHIFT</dfn>                    2</u></td></tr>
<tr><th id="1923">1923</th><td><i>/* timer2cf */</i></td></tr>
<tr><th id="1924">1924</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF2_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF2_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_CF2_MASK</dfn>                     0x3</u></td></tr>
<tr><th id="1925">1925</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF2_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF2_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_CF2_SHIFT</dfn>                    4</u></td></tr>
<tr><th id="1926">1926</th><td><i>/* timer_stop_all */</i></td></tr>
<tr><th id="1927">1927</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF3_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF3_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_CF3_MASK</dfn>                     0x3</u></td></tr>
<tr><th id="1928">1928</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF3_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF3_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_CF3_SHIFT</dfn>                    6</u></td></tr>
<tr><th id="1929">1929</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_xstorm_eth_hw_conn_ag_ctx::flags3" title='e4_xstorm_eth_hw_conn_ag_ctx::flags3' data-ref="e4_xstorm_eth_hw_conn_ag_ctx::flags3">flags3</dfn>;</td></tr>
<tr><th id="1930">1930</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF4_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF4_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_CF4_MASK</dfn>                     0x3 /* cf4 */</u></td></tr>
<tr><th id="1931">1931</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF4_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF4_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_CF4_SHIFT</dfn>                    0</u></td></tr>
<tr><th id="1932">1932</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF5_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF5_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_CF5_MASK</dfn>                     0x3 /* cf5 */</u></td></tr>
<tr><th id="1933">1933</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF5_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF5_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_CF5_SHIFT</dfn>                    2</u></td></tr>
<tr><th id="1934">1934</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF6_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF6_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_CF6_MASK</dfn>                     0x3 /* cf6 */</u></td></tr>
<tr><th id="1935">1935</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF6_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF6_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_CF6_SHIFT</dfn>                    4</u></td></tr>
<tr><th id="1936">1936</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF7_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF7_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_CF7_MASK</dfn>                     0x3 /* cf7 */</u></td></tr>
<tr><th id="1937">1937</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF7_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF7_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_CF7_SHIFT</dfn>                    6</u></td></tr>
<tr><th id="1938">1938</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_xstorm_eth_hw_conn_ag_ctx::flags4" title='e4_xstorm_eth_hw_conn_ag_ctx::flags4' data-ref="e4_xstorm_eth_hw_conn_ag_ctx::flags4">flags4</dfn>;</td></tr>
<tr><th id="1939">1939</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF8_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF8_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_CF8_MASK</dfn>                     0x3 /* cf8 */</u></td></tr>
<tr><th id="1940">1940</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF8_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF8_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_CF8_SHIFT</dfn>                    0</u></td></tr>
<tr><th id="1941">1941</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF9_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF9_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_CF9_MASK</dfn>                     0x3 /* cf9 */</u></td></tr>
<tr><th id="1942">1942</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF9_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF9_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_CF9_SHIFT</dfn>                    2</u></td></tr>
<tr><th id="1943">1943</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF10_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF10_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_CF10_MASK</dfn>                    0x3 /* cf10 */</u></td></tr>
<tr><th id="1944">1944</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF10_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF10_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_CF10_SHIFT</dfn>                   4</u></td></tr>
<tr><th id="1945">1945</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF11_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF11_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_CF11_MASK</dfn>                    0x3 /* cf11 */</u></td></tr>
<tr><th id="1946">1946</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF11_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF11_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_CF11_SHIFT</dfn>                   6</u></td></tr>
<tr><th id="1947">1947</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_xstorm_eth_hw_conn_ag_ctx::flags5" title='e4_xstorm_eth_hw_conn_ag_ctx::flags5' data-ref="e4_xstorm_eth_hw_conn_ag_ctx::flags5">flags5</dfn>;</td></tr>
<tr><th id="1948">1948</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF12_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF12_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_CF12_MASK</dfn>                    0x3 /* cf12 */</u></td></tr>
<tr><th id="1949">1949</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF12_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF12_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_CF12_SHIFT</dfn>                   0</u></td></tr>
<tr><th id="1950">1950</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF13_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF13_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_CF13_MASK</dfn>                    0x3 /* cf13 */</u></td></tr>
<tr><th id="1951">1951</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF13_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF13_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_CF13_SHIFT</dfn>                   2</u></td></tr>
<tr><th id="1952">1952</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF14_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF14_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_CF14_MASK</dfn>                    0x3 /* cf14 */</u></td></tr>
<tr><th id="1953">1953</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF14_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF14_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_CF14_SHIFT</dfn>                   4</u></td></tr>
<tr><th id="1954">1954</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF15_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF15_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_CF15_MASK</dfn>                    0x3 /* cf15 */</u></td></tr>
<tr><th id="1955">1955</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF15_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF15_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_CF15_SHIFT</dfn>                   6</u></td></tr>
<tr><th id="1956">1956</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_xstorm_eth_hw_conn_ag_ctx::flags6" title='e4_xstorm_eth_hw_conn_ag_ctx::flags6' data-ref="e4_xstorm_eth_hw_conn_ag_ctx::flags6">flags6</dfn>;</td></tr>
<tr><th id="1957">1957</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_GO_TO_BD_CONS_CF_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_GO_TO_BD_CONS_CF_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_GO_TO_BD_CONS_CF_MASK</dfn>        0x3 /* cf16 */</u></td></tr>
<tr><th id="1958">1958</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_GO_TO_BD_CONS_CF_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_GO_TO_BD_CONS_CF_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_GO_TO_BD_CONS_CF_SHIFT</dfn>       0</u></td></tr>
<tr><th id="1959">1959</th><td><i>/* cf_array_cf */</i></td></tr>
<tr><th id="1960">1960</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_MULTI_UNICAST_CF_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_MULTI_UNICAST_CF_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_MULTI_UNICAST_CF_MASK</dfn>        0x3</u></td></tr>
<tr><th id="1961">1961</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_MULTI_UNICAST_CF_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_MULTI_UNICAST_CF_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_MULTI_UNICAST_CF_SHIFT</dfn>       2</u></td></tr>
<tr><th id="1962">1962</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_DQ_CF_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_DQ_CF_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_DQ_CF_MASK</dfn>                   0x3 /* cf18 */</u></td></tr>
<tr><th id="1963">1963</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_DQ_CF_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_DQ_CF_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_DQ_CF_SHIFT</dfn>                  4</u></td></tr>
<tr><th id="1964">1964</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_TERMINATE_CF_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_TERMINATE_CF_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_TERMINATE_CF_MASK</dfn>            0x3 /* cf19 */</u></td></tr>
<tr><th id="1965">1965</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_TERMINATE_CF_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_TERMINATE_CF_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_TERMINATE_CF_SHIFT</dfn>           6</u></td></tr>
<tr><th id="1966">1966</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_xstorm_eth_hw_conn_ag_ctx::flags7" title='e4_xstorm_eth_hw_conn_ag_ctx::flags7' data-ref="e4_xstorm_eth_hw_conn_ag_ctx::flags7">flags7</dfn>;</td></tr>
<tr><th id="1967">1967</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_FLUSH_Q0_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_FLUSH_Q0_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_FLUSH_Q0_MASK</dfn>                0x3 /* cf20 */</u></td></tr>
<tr><th id="1968">1968</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_FLUSH_Q0_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_FLUSH_Q0_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_FLUSH_Q0_SHIFT</dfn>               0</u></td></tr>
<tr><th id="1969">1969</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED10_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED10_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED10_MASK</dfn>              0x3 /* cf21 */</u></td></tr>
<tr><th id="1970">1970</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED10_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED10_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED10_SHIFT</dfn>             2</u></td></tr>
<tr><th id="1971">1971</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_SLOW_PATH_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_SLOW_PATH_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_SLOW_PATH_MASK</dfn>               0x3 /* cf22 */</u></td></tr>
<tr><th id="1972">1972</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_SLOW_PATH_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_SLOW_PATH_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_SLOW_PATH_SHIFT</dfn>              4</u></td></tr>
<tr><th id="1973">1973</th><td><i>/* cf0en */</i></td></tr>
<tr><th id="1974">1974</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF0EN_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF0EN_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_CF0EN_MASK</dfn>                   0x1</u></td></tr>
<tr><th id="1975">1975</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF0EN_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF0EN_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_CF0EN_SHIFT</dfn>                  6</u></td></tr>
<tr><th id="1976">1976</th><td><i>/* cf1en */</i></td></tr>
<tr><th id="1977">1977</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF1EN_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF1EN_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_CF1EN_MASK</dfn>                   0x1</u></td></tr>
<tr><th id="1978">1978</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF1EN_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF1EN_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_CF1EN_SHIFT</dfn>                  7</u></td></tr>
<tr><th id="1979">1979</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_xstorm_eth_hw_conn_ag_ctx::flags8" title='e4_xstorm_eth_hw_conn_ag_ctx::flags8' data-ref="e4_xstorm_eth_hw_conn_ag_ctx::flags8">flags8</dfn>;</td></tr>
<tr><th id="1980">1980</th><td><i>/* cf2en */</i></td></tr>
<tr><th id="1981">1981</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF2EN_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF2EN_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_CF2EN_MASK</dfn>                   0x1</u></td></tr>
<tr><th id="1982">1982</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF2EN_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF2EN_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_CF2EN_SHIFT</dfn>                  0</u></td></tr>
<tr><th id="1983">1983</th><td><i>/* cf3en */</i></td></tr>
<tr><th id="1984">1984</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF3EN_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF3EN_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_CF3EN_MASK</dfn>                   0x1</u></td></tr>
<tr><th id="1985">1985</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF3EN_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF3EN_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_CF3EN_SHIFT</dfn>                  1</u></td></tr>
<tr><th id="1986">1986</th><td><i>/* cf4en */</i></td></tr>
<tr><th id="1987">1987</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF4EN_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF4EN_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_CF4EN_MASK</dfn>                   0x1</u></td></tr>
<tr><th id="1988">1988</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF4EN_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF4EN_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_CF4EN_SHIFT</dfn>                  2</u></td></tr>
<tr><th id="1989">1989</th><td><i>/* cf5en */</i></td></tr>
<tr><th id="1990">1990</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF5EN_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF5EN_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_CF5EN_MASK</dfn>                   0x1</u></td></tr>
<tr><th id="1991">1991</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF5EN_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF5EN_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_CF5EN_SHIFT</dfn>                  3</u></td></tr>
<tr><th id="1992">1992</th><td><i>/* cf6en */</i></td></tr>
<tr><th id="1993">1993</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF6EN_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF6EN_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_CF6EN_MASK</dfn>                   0x1</u></td></tr>
<tr><th id="1994">1994</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF6EN_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF6EN_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_CF6EN_SHIFT</dfn>                  4</u></td></tr>
<tr><th id="1995">1995</th><td><i>/* cf7en */</i></td></tr>
<tr><th id="1996">1996</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF7EN_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF7EN_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_CF7EN_MASK</dfn>                   0x1</u></td></tr>
<tr><th id="1997">1997</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF7EN_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF7EN_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_CF7EN_SHIFT</dfn>                  5</u></td></tr>
<tr><th id="1998">1998</th><td><i>/* cf8en */</i></td></tr>
<tr><th id="1999">1999</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF8EN_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF8EN_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_CF8EN_MASK</dfn>                   0x1</u></td></tr>
<tr><th id="2000">2000</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF8EN_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF8EN_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_CF8EN_SHIFT</dfn>                  6</u></td></tr>
<tr><th id="2001">2001</th><td><i>/* cf9en */</i></td></tr>
<tr><th id="2002">2002</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF9EN_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF9EN_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_CF9EN_MASK</dfn>                   0x1</u></td></tr>
<tr><th id="2003">2003</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF9EN_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF9EN_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_CF9EN_SHIFT</dfn>                  7</u></td></tr>
<tr><th id="2004">2004</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_xstorm_eth_hw_conn_ag_ctx::flags9" title='e4_xstorm_eth_hw_conn_ag_ctx::flags9' data-ref="e4_xstorm_eth_hw_conn_ag_ctx::flags9">flags9</dfn>;</td></tr>
<tr><th id="2005">2005</th><td><i>/* cf10en */</i></td></tr>
<tr><th id="2006">2006</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF10EN_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF10EN_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_CF10EN_MASK</dfn>                  0x1</u></td></tr>
<tr><th id="2007">2007</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF10EN_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF10EN_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_CF10EN_SHIFT</dfn>                 0</u></td></tr>
<tr><th id="2008">2008</th><td><i>/* cf11en */</i></td></tr>
<tr><th id="2009">2009</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF11EN_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF11EN_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_CF11EN_MASK</dfn>                  0x1</u></td></tr>
<tr><th id="2010">2010</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF11EN_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF11EN_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_CF11EN_SHIFT</dfn>                 1</u></td></tr>
<tr><th id="2011">2011</th><td><i>/* cf12en */</i></td></tr>
<tr><th id="2012">2012</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF12EN_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF12EN_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_CF12EN_MASK</dfn>                  0x1</u></td></tr>
<tr><th id="2013">2013</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF12EN_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF12EN_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_CF12EN_SHIFT</dfn>                 2</u></td></tr>
<tr><th id="2014">2014</th><td><i>/* cf13en */</i></td></tr>
<tr><th id="2015">2015</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF13EN_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF13EN_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_CF13EN_MASK</dfn>                  0x1</u></td></tr>
<tr><th id="2016">2016</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF13EN_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF13EN_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_CF13EN_SHIFT</dfn>                 3</u></td></tr>
<tr><th id="2017">2017</th><td><i>/* cf14en */</i></td></tr>
<tr><th id="2018">2018</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF14EN_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF14EN_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_CF14EN_MASK</dfn>                  0x1</u></td></tr>
<tr><th id="2019">2019</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF14EN_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF14EN_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_CF14EN_SHIFT</dfn>                 4</u></td></tr>
<tr><th id="2020">2020</th><td><i>/* cf15en */</i></td></tr>
<tr><th id="2021">2021</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF15EN_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF15EN_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_CF15EN_MASK</dfn>                  0x1</u></td></tr>
<tr><th id="2022">2022</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF15EN_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_CF15EN_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_CF15EN_SHIFT</dfn>                 5</u></td></tr>
<tr><th id="2023">2023</th><td><i>/* cf16en */</i></td></tr>
<tr><th id="2024">2024</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_GO_TO_BD_CONS_CF_EN_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_GO_TO_BD_CONS_CF_EN_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_GO_TO_BD_CONS_CF_EN_MASK</dfn>     0x1</u></td></tr>
<tr><th id="2025">2025</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_GO_TO_BD_CONS_CF_EN_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_GO_TO_BD_CONS_CF_EN_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_GO_TO_BD_CONS_CF_EN_SHIFT</dfn>    6</u></td></tr>
<tr><th id="2026">2026</th><td><i>/* cf_array_cf_en */</i></td></tr>
<tr><th id="2027">2027</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_MULTI_UNICAST_CF_EN_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_MULTI_UNICAST_CF_EN_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_MULTI_UNICAST_CF_EN_MASK</dfn>     0x1</u></td></tr>
<tr><th id="2028">2028</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_MULTI_UNICAST_CF_EN_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_MULTI_UNICAST_CF_EN_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_MULTI_UNICAST_CF_EN_SHIFT</dfn>    7</u></td></tr>
<tr><th id="2029">2029</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_xstorm_eth_hw_conn_ag_ctx::flags10" title='e4_xstorm_eth_hw_conn_ag_ctx::flags10' data-ref="e4_xstorm_eth_hw_conn_ag_ctx::flags10">flags10</dfn>;</td></tr>
<tr><th id="2030">2030</th><td><i>/* cf18en */</i></td></tr>
<tr><th id="2031">2031</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_DQ_CF_EN_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_DQ_CF_EN_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_DQ_CF_EN_MASK</dfn>                0x1</u></td></tr>
<tr><th id="2032">2032</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_DQ_CF_EN_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_DQ_CF_EN_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_DQ_CF_EN_SHIFT</dfn>               0</u></td></tr>
<tr><th id="2033">2033</th><td><i>/* cf19en */</i></td></tr>
<tr><th id="2034">2034</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_TERMINATE_CF_EN_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_TERMINATE_CF_EN_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_TERMINATE_CF_EN_MASK</dfn>         0x1</u></td></tr>
<tr><th id="2035">2035</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_TERMINATE_CF_EN_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_TERMINATE_CF_EN_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_TERMINATE_CF_EN_SHIFT</dfn>        1</u></td></tr>
<tr><th id="2036">2036</th><td><i>/* cf20en */</i></td></tr>
<tr><th id="2037">2037</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_FLUSH_Q0_EN_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_FLUSH_Q0_EN_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_FLUSH_Q0_EN_MASK</dfn>             0x1</u></td></tr>
<tr><th id="2038">2038</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_FLUSH_Q0_EN_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_FLUSH_Q0_EN_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_FLUSH_Q0_EN_SHIFT</dfn>            2</u></td></tr>
<tr><th id="2039">2039</th><td><i>/* cf21en */</i></td></tr>
<tr><th id="2040">2040</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED11_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED11_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED11_MASK</dfn>              0x1</u></td></tr>
<tr><th id="2041">2041</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED11_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED11_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED11_SHIFT</dfn>             3</u></td></tr>
<tr><th id="2042">2042</th><td><i>/* cf22en */</i></td></tr>
<tr><th id="2043">2043</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_SLOW_PATH_EN_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_SLOW_PATH_EN_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_SLOW_PATH_EN_MASK</dfn>            0x1</u></td></tr>
<tr><th id="2044">2044</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_SLOW_PATH_EN_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_SLOW_PATH_EN_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_SLOW_PATH_EN_SHIFT</dfn>           4</u></td></tr>
<tr><th id="2045">2045</th><td><i>/* cf23en */</i></td></tr>
<tr><th id="2046">2046</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_TPH_ENABLE_EN_RESERVED_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_TPH_ENABLE_EN_RESERVED_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_TPH_ENABLE_EN_RESERVED_MASK</dfn>  0x1</u></td></tr>
<tr><th id="2047">2047</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_TPH_ENABLE_EN_RESERVED_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_TPH_ENABLE_EN_RESERVED_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_TPH_ENABLE_EN_RESERVED_SHIFT</dfn> 5</u></td></tr>
<tr><th id="2048">2048</th><td><i>/* rule0en */</i></td></tr>
<tr><th id="2049">2049</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED12_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED12_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED12_MASK</dfn>              0x1</u></td></tr>
<tr><th id="2050">2050</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED12_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED12_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED12_SHIFT</dfn>             6</u></td></tr>
<tr><th id="2051">2051</th><td><i>/* rule1en */</i></td></tr>
<tr><th id="2052">2052</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED13_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED13_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED13_MASK</dfn>              0x1</u></td></tr>
<tr><th id="2053">2053</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED13_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED13_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED13_SHIFT</dfn>             7</u></td></tr>
<tr><th id="2054">2054</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_xstorm_eth_hw_conn_ag_ctx::flags11" title='e4_xstorm_eth_hw_conn_ag_ctx::flags11' data-ref="e4_xstorm_eth_hw_conn_ag_ctx::flags11">flags11</dfn>;</td></tr>
<tr><th id="2055">2055</th><td><i>/* rule2en */</i></td></tr>
<tr><th id="2056">2056</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED14_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED14_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED14_MASK</dfn>              0x1</u></td></tr>
<tr><th id="2057">2057</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED14_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED14_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED14_SHIFT</dfn>             0</u></td></tr>
<tr><th id="2058">2058</th><td><i>/* rule3en */</i></td></tr>
<tr><th id="2059">2059</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED15_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED15_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED15_MASK</dfn>              0x1</u></td></tr>
<tr><th id="2060">2060</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED15_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED15_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_RESERVED15_SHIFT</dfn>             1</u></td></tr>
<tr><th id="2061">2061</th><td><i>/* rule4en */</i></td></tr>
<tr><th id="2062">2062</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_TX_DEC_RULE_EN_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_TX_DEC_RULE_EN_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_TX_DEC_RULE_EN_MASK</dfn>          0x1</u></td></tr>
<tr><th id="2063">2063</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_TX_DEC_RULE_EN_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_TX_DEC_RULE_EN_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_TX_DEC_RULE_EN_SHIFT</dfn>         2</u></td></tr>
<tr><th id="2064">2064</th><td><i>/* rule5en */</i></td></tr>
<tr><th id="2065">2065</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE5EN_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE5EN_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE5EN_MASK</dfn>                 0x1</u></td></tr>
<tr><th id="2066">2066</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE5EN_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE5EN_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE5EN_SHIFT</dfn>                3</u></td></tr>
<tr><th id="2067">2067</th><td><i>/* rule6en */</i></td></tr>
<tr><th id="2068">2068</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE6EN_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE6EN_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE6EN_MASK</dfn>                 0x1</u></td></tr>
<tr><th id="2069">2069</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE6EN_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE6EN_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE6EN_SHIFT</dfn>                4</u></td></tr>
<tr><th id="2070">2070</th><td><i>/* rule7en */</i></td></tr>
<tr><th id="2071">2071</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE7EN_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE7EN_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE7EN_MASK</dfn>                 0x1</u></td></tr>
<tr><th id="2072">2072</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE7EN_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE7EN_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE7EN_SHIFT</dfn>                5</u></td></tr>
<tr><th id="2073">2073</th><td><i>/* rule8en */</i></td></tr>
<tr><th id="2074">2074</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_A0_RESERVED1_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_A0_RESERVED1_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_A0_RESERVED1_MASK</dfn>            0x1</u></td></tr>
<tr><th id="2075">2075</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_A0_RESERVED1_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_A0_RESERVED1_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_A0_RESERVED1_SHIFT</dfn>           6</u></td></tr>
<tr><th id="2076">2076</th><td><i>/* rule9en */</i></td></tr>
<tr><th id="2077">2077</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE9EN_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE9EN_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE9EN_MASK</dfn>                 0x1</u></td></tr>
<tr><th id="2078">2078</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE9EN_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE9EN_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE9EN_SHIFT</dfn>                7</u></td></tr>
<tr><th id="2079">2079</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_xstorm_eth_hw_conn_ag_ctx::flags12" title='e4_xstorm_eth_hw_conn_ag_ctx::flags12' data-ref="e4_xstorm_eth_hw_conn_ag_ctx::flags12">flags12</dfn>;</td></tr>
<tr><th id="2080">2080</th><td><i>/* rule10en */</i></td></tr>
<tr><th id="2081">2081</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE10EN_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE10EN_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE10EN_MASK</dfn>                0x1</u></td></tr>
<tr><th id="2082">2082</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE10EN_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE10EN_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE10EN_SHIFT</dfn>               0</u></td></tr>
<tr><th id="2083">2083</th><td><i>/* rule11en */</i></td></tr>
<tr><th id="2084">2084</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE11EN_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE11EN_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE11EN_MASK</dfn>                0x1</u></td></tr>
<tr><th id="2085">2085</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE11EN_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE11EN_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE11EN_SHIFT</dfn>               1</u></td></tr>
<tr><th id="2086">2086</th><td><i>/* rule12en */</i></td></tr>
<tr><th id="2087">2087</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_A0_RESERVED2_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_A0_RESERVED2_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_A0_RESERVED2_MASK</dfn>            0x1</u></td></tr>
<tr><th id="2088">2088</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_A0_RESERVED2_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_A0_RESERVED2_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_A0_RESERVED2_SHIFT</dfn>           2</u></td></tr>
<tr><th id="2089">2089</th><td><i>/* rule13en */</i></td></tr>
<tr><th id="2090">2090</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_A0_RESERVED3_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_A0_RESERVED3_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_A0_RESERVED3_MASK</dfn>            0x1</u></td></tr>
<tr><th id="2091">2091</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_A0_RESERVED3_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_A0_RESERVED3_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_A0_RESERVED3_SHIFT</dfn>           3</u></td></tr>
<tr><th id="2092">2092</th><td><i>/* rule14en */</i></td></tr>
<tr><th id="2093">2093</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE14EN_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE14EN_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE14EN_MASK</dfn>                0x1</u></td></tr>
<tr><th id="2094">2094</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE14EN_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE14EN_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE14EN_SHIFT</dfn>               4</u></td></tr>
<tr><th id="2095">2095</th><td><i>/* rule15en */</i></td></tr>
<tr><th id="2096">2096</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE15EN_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE15EN_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE15EN_MASK</dfn>                0x1</u></td></tr>
<tr><th id="2097">2097</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE15EN_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE15EN_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE15EN_SHIFT</dfn>               5</u></td></tr>
<tr><th id="2098">2098</th><td><i>/* rule16en */</i></td></tr>
<tr><th id="2099">2099</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE16EN_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE16EN_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE16EN_MASK</dfn>                0x1</u></td></tr>
<tr><th id="2100">2100</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE16EN_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE16EN_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE16EN_SHIFT</dfn>               6</u></td></tr>
<tr><th id="2101">2101</th><td><i>/* rule17en */</i></td></tr>
<tr><th id="2102">2102</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE17EN_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE17EN_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE17EN_MASK</dfn>                0x1</u></td></tr>
<tr><th id="2103">2103</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE17EN_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE17EN_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE17EN_SHIFT</dfn>               7</u></td></tr>
<tr><th id="2104">2104</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_xstorm_eth_hw_conn_ag_ctx::flags13" title='e4_xstorm_eth_hw_conn_ag_ctx::flags13' data-ref="e4_xstorm_eth_hw_conn_ag_ctx::flags13">flags13</dfn>;</td></tr>
<tr><th id="2105">2105</th><td><i>/* rule18en */</i></td></tr>
<tr><th id="2106">2106</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE18EN_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE18EN_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE18EN_MASK</dfn>                0x1</u></td></tr>
<tr><th id="2107">2107</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE18EN_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE18EN_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE18EN_SHIFT</dfn>               0</u></td></tr>
<tr><th id="2108">2108</th><td><i>/* rule19en */</i></td></tr>
<tr><th id="2109">2109</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE19EN_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE19EN_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE19EN_MASK</dfn>                0x1</u></td></tr>
<tr><th id="2110">2110</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE19EN_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE19EN_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_RULE19EN_SHIFT</dfn>               1</u></td></tr>
<tr><th id="2111">2111</th><td><i>/* rule20en */</i></td></tr>
<tr><th id="2112">2112</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_A0_RESERVED4_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_A0_RESERVED4_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_A0_RESERVED4_MASK</dfn>            0x1</u></td></tr>
<tr><th id="2113">2113</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_A0_RESERVED4_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_A0_RESERVED4_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_A0_RESERVED4_SHIFT</dfn>           2</u></td></tr>
<tr><th id="2114">2114</th><td><i>/* rule21en */</i></td></tr>
<tr><th id="2115">2115</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_A0_RESERVED5_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_A0_RESERVED5_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_A0_RESERVED5_MASK</dfn>            0x1</u></td></tr>
<tr><th id="2116">2116</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_A0_RESERVED5_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_A0_RESERVED5_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_A0_RESERVED5_SHIFT</dfn>           3</u></td></tr>
<tr><th id="2117">2117</th><td><i>/* rule22en */</i></td></tr>
<tr><th id="2118">2118</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_A0_RESERVED6_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_A0_RESERVED6_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_A0_RESERVED6_MASK</dfn>            0x1</u></td></tr>
<tr><th id="2119">2119</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_A0_RESERVED6_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_A0_RESERVED6_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_A0_RESERVED6_SHIFT</dfn>           4</u></td></tr>
<tr><th id="2120">2120</th><td><i>/* rule23en */</i></td></tr>
<tr><th id="2121">2121</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_A0_RESERVED7_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_A0_RESERVED7_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_A0_RESERVED7_MASK</dfn>            0x1</u></td></tr>
<tr><th id="2122">2122</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_A0_RESERVED7_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_A0_RESERVED7_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_A0_RESERVED7_SHIFT</dfn>           5</u></td></tr>
<tr><th id="2123">2123</th><td><i>/* rule24en */</i></td></tr>
<tr><th id="2124">2124</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_A0_RESERVED8_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_A0_RESERVED8_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_A0_RESERVED8_MASK</dfn>            0x1</u></td></tr>
<tr><th id="2125">2125</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_A0_RESERVED8_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_A0_RESERVED8_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_A0_RESERVED8_SHIFT</dfn>           6</u></td></tr>
<tr><th id="2126">2126</th><td><i>/* rule25en */</i></td></tr>
<tr><th id="2127">2127</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_A0_RESERVED9_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_A0_RESERVED9_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_A0_RESERVED9_MASK</dfn>            0x1</u></td></tr>
<tr><th id="2128">2128</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_A0_RESERVED9_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_A0_RESERVED9_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_A0_RESERVED9_SHIFT</dfn>           7</u></td></tr>
<tr><th id="2129">2129</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_xstorm_eth_hw_conn_ag_ctx::flags14" title='e4_xstorm_eth_hw_conn_ag_ctx::flags14' data-ref="e4_xstorm_eth_hw_conn_ag_ctx::flags14">flags14</dfn>;</td></tr>
<tr><th id="2130">2130</th><td><i>/* bit16 */</i></td></tr>
<tr><th id="2131">2131</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_EDPM_USE_EXT_HDR_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_EDPM_USE_EXT_HDR_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_EDPM_USE_EXT_HDR_MASK</dfn>        0x1</u></td></tr>
<tr><th id="2132">2132</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_EDPM_USE_EXT_HDR_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_EDPM_USE_EXT_HDR_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_EDPM_USE_EXT_HDR_SHIFT</dfn>       0</u></td></tr>
<tr><th id="2133">2133</th><td><i>/* bit17 */</i></td></tr>
<tr><th id="2134">2134</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_EDPM_SEND_RAW_L3L4_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_EDPM_SEND_RAW_L3L4_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_EDPM_SEND_RAW_L3L4_MASK</dfn>      0x1</u></td></tr>
<tr><th id="2135">2135</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_EDPM_SEND_RAW_L3L4_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_EDPM_SEND_RAW_L3L4_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_EDPM_SEND_RAW_L3L4_SHIFT</dfn>     1</u></td></tr>
<tr><th id="2136">2136</th><td><i>/* bit18 */</i></td></tr>
<tr><th id="2137">2137</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_EDPM_INBAND_PROP_HDR_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_EDPM_INBAND_PROP_HDR_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_EDPM_INBAND_PROP_HDR_MASK</dfn>    0x1</u></td></tr>
<tr><th id="2138">2138</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_EDPM_INBAND_PROP_HDR_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_EDPM_INBAND_PROP_HDR_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_EDPM_INBAND_PROP_HDR_SHIFT</dfn>   2</u></td></tr>
<tr><th id="2139">2139</th><td><i>/* bit19 */</i></td></tr>
<tr><th id="2140">2140</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_EDPM_SEND_EXT_TUNNEL_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_EDPM_SEND_EXT_TUNNEL_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_EDPM_SEND_EXT_TUNNEL_MASK</dfn>    0x1</u></td></tr>
<tr><th id="2141">2141</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_EDPM_SEND_EXT_TUNNEL_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_EDPM_SEND_EXT_TUNNEL_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_EDPM_SEND_EXT_TUNNEL_SHIFT</dfn>   3</u></td></tr>
<tr><th id="2142">2142</th><td><i>/* bit20 */</i></td></tr>
<tr><th id="2143">2143</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_L2_EDPM_ENABLE_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_L2_EDPM_ENABLE_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_L2_EDPM_ENABLE_MASK</dfn>          0x1</u></td></tr>
<tr><th id="2144">2144</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_L2_EDPM_ENABLE_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_L2_EDPM_ENABLE_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_L2_EDPM_ENABLE_SHIFT</dfn>         4</u></td></tr>
<tr><th id="2145">2145</th><td><i>/* bit21 */</i></td></tr>
<tr><th id="2146">2146</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_ROCE_EDPM_ENABLE_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_ROCE_EDPM_ENABLE_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_ROCE_EDPM_ENABLE_MASK</dfn>        0x1</u></td></tr>
<tr><th id="2147">2147</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_ROCE_EDPM_ENABLE_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_ROCE_EDPM_ENABLE_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_ROCE_EDPM_ENABLE_SHIFT</dfn>       5</u></td></tr>
<tr><th id="2148">2148</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_TPH_ENABLE_MASK" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_TPH_ENABLE_MASK">E4_XSTORM_ETH_HW_CONN_AG_CTX_TPH_ENABLE_MASK</dfn>              0x3 /* cf23 */</u></td></tr>
<tr><th id="2149">2149</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_TPH_ENABLE_SHIFT" data-ref="_M/E4_XSTORM_ETH_HW_CONN_AG_CTX_TPH_ENABLE_SHIFT">E4_XSTORM_ETH_HW_CONN_AG_CTX_TPH_ENABLE_SHIFT</dfn>             6</u></td></tr>
<tr><th id="2150">2150</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_xstorm_eth_hw_conn_ag_ctx::edpm_event_id" title='e4_xstorm_eth_hw_conn_ag_ctx::edpm_event_id' data-ref="e4_xstorm_eth_hw_conn_ag_ctx::edpm_event_id">edpm_event_id</dfn> <i>/* byte2 */</i>;</td></tr>
<tr><th id="2151">2151</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="e4_xstorm_eth_hw_conn_ag_ctx::physical_q0" title='e4_xstorm_eth_hw_conn_ag_ctx::physical_q0' data-ref="e4_xstorm_eth_hw_conn_ag_ctx::physical_q0">physical_q0</dfn> <i>/* physical_q0 */</i>;</td></tr>
<tr><th id="2152">2152</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="e4_xstorm_eth_hw_conn_ag_ctx::e5_reserved1" title='e4_xstorm_eth_hw_conn_ag_ctx::e5_reserved1' data-ref="e4_xstorm_eth_hw_conn_ag_ctx::e5_reserved1">e5_reserved1</dfn> <i>/* physical_q1 */</i>;</td></tr>
<tr><th id="2153">2153</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="e4_xstorm_eth_hw_conn_ag_ctx::edpm_num_bds" title='e4_xstorm_eth_hw_conn_ag_ctx::edpm_num_bds' data-ref="e4_xstorm_eth_hw_conn_ag_ctx::edpm_num_bds">edpm_num_bds</dfn> <i>/* physical_q2 */</i>;</td></tr>
<tr><th id="2154">2154</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="e4_xstorm_eth_hw_conn_ag_ctx::tx_bd_cons" title='e4_xstorm_eth_hw_conn_ag_ctx::tx_bd_cons' data-ref="e4_xstorm_eth_hw_conn_ag_ctx::tx_bd_cons">tx_bd_cons</dfn> <i>/* word3 */</i>;</td></tr>
<tr><th id="2155">2155</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="e4_xstorm_eth_hw_conn_ag_ctx::tx_bd_prod" title='e4_xstorm_eth_hw_conn_ag_ctx::tx_bd_prod' data-ref="e4_xstorm_eth_hw_conn_ag_ctx::tx_bd_prod">tx_bd_prod</dfn> <i>/* word4 */</i>;</td></tr>
<tr><th id="2156">2156</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="e4_xstorm_eth_hw_conn_ag_ctx::tx_class" title='e4_xstorm_eth_hw_conn_ag_ctx::tx_class' data-ref="e4_xstorm_eth_hw_conn_ag_ctx::tx_class">tx_class</dfn> <i>/* word5 */</i>;</td></tr>
<tr><th id="2157">2157</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="e4_xstorm_eth_hw_conn_ag_ctx::conn_dpi" title='e4_xstorm_eth_hw_conn_ag_ctx::conn_dpi' data-ref="e4_xstorm_eth_hw_conn_ag_ctx::conn_dpi">conn_dpi</dfn> <i>/* conn_dpi */</i>;</td></tr>
<tr><th id="2158">2158</th><td>};</td></tr>
<tr><th id="2159">2159</th><td></td></tr>
<tr><th id="2160">2160</th><td></td></tr>
<tr><th id="2161">2161</th><td></td></tr>
<tr><th id="2162">2162</th><td><i>/*</i></td></tr>
<tr><th id="2163">2163</th><td><i> * GFT CAM line struct</i></td></tr>
<tr><th id="2164">2164</th><td><i> */</i></td></tr>
<tr><th id="2165">2165</th><td><b>struct</b> <dfn class="type def" id="gft_cam_line" title='gft_cam_line' data-ref="gft_cam_line">gft_cam_line</dfn> {</td></tr>
<tr><th id="2166">2166</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="gft_cam_line::camline" title='gft_cam_line::camline' data-ref="gft_cam_line::camline">camline</dfn>;</td></tr>
<tr><th id="2167">2167</th><td><i>/* Indication if the line is valid. */</i></td></tr>
<tr><th id="2168">2168</th><td><u>#define <dfn class="macro" id="_M/GFT_CAM_LINE_VALID_MASK" data-ref="_M/GFT_CAM_LINE_VALID_MASK">GFT_CAM_LINE_VALID_MASK</dfn>      0x1</u></td></tr>
<tr><th id="2169">2169</th><td><u>#define <dfn class="macro" id="_M/GFT_CAM_LINE_VALID_SHIFT" data-ref="_M/GFT_CAM_LINE_VALID_SHIFT">GFT_CAM_LINE_VALID_SHIFT</dfn>     0</u></td></tr>
<tr><th id="2170">2170</th><td><i>/* Data bits, the word that compared with the profile key */</i></td></tr>
<tr><th id="2171">2171</th><td><u>#define <dfn class="macro" id="_M/GFT_CAM_LINE_DATA_MASK" data-ref="_M/GFT_CAM_LINE_DATA_MASK">GFT_CAM_LINE_DATA_MASK</dfn>       0x3FFF</u></td></tr>
<tr><th id="2172">2172</th><td><u>#define <dfn class="macro" id="_M/GFT_CAM_LINE_DATA_SHIFT" data-ref="_M/GFT_CAM_LINE_DATA_SHIFT">GFT_CAM_LINE_DATA_SHIFT</dfn>      1</u></td></tr>
<tr><th id="2173">2173</th><td><i>/* Mask bits, indicate the bits in the data that are Dont-Care */</i></td></tr>
<tr><th id="2174">2174</th><td><u>#define <dfn class="macro" id="_M/GFT_CAM_LINE_MASK_BITS_MASK" data-ref="_M/GFT_CAM_LINE_MASK_BITS_MASK">GFT_CAM_LINE_MASK_BITS_MASK</dfn>  0x3FFF</u></td></tr>
<tr><th id="2175">2175</th><td><u>#define <dfn class="macro" id="_M/GFT_CAM_LINE_MASK_BITS_SHIFT" data-ref="_M/GFT_CAM_LINE_MASK_BITS_SHIFT">GFT_CAM_LINE_MASK_BITS_SHIFT</dfn> 15</u></td></tr>
<tr><th id="2176">2176</th><td><u>#define <dfn class="macro" id="_M/GFT_CAM_LINE_RESERVED1_MASK" data-ref="_M/GFT_CAM_LINE_RESERVED1_MASK">GFT_CAM_LINE_RESERVED1_MASK</dfn>  0x7</u></td></tr>
<tr><th id="2177">2177</th><td><u>#define <dfn class="macro" id="_M/GFT_CAM_LINE_RESERVED1_SHIFT" data-ref="_M/GFT_CAM_LINE_RESERVED1_SHIFT">GFT_CAM_LINE_RESERVED1_SHIFT</dfn> 29</u></td></tr>
<tr><th id="2178">2178</th><td>};</td></tr>
<tr><th id="2179">2179</th><td></td></tr>
<tr><th id="2180">2180</th><td></td></tr>
<tr><th id="2181">2181</th><td><i>/*</i></td></tr>
<tr><th id="2182">2182</th><td><i> * GFT CAM line struct (for driversim use)</i></td></tr>
<tr><th id="2183">2183</th><td><i> */</i></td></tr>
<tr><th id="2184">2184</th><td><b>struct</b> <dfn class="type def" id="gft_cam_line_mapped" title='gft_cam_line_mapped' data-ref="gft_cam_line_mapped">gft_cam_line_mapped</dfn> {</td></tr>
<tr><th id="2185">2185</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="gft_cam_line_mapped::camline" title='gft_cam_line_mapped::camline' data-ref="gft_cam_line_mapped::camline">camline</dfn>;</td></tr>
<tr><th id="2186">2186</th><td><i>/* Indication if the line is valid. */</i></td></tr>
<tr><th id="2187">2187</th><td><u>#define <dfn class="macro" id="_M/GFT_CAM_LINE_MAPPED_VALID_MASK" data-ref="_M/GFT_CAM_LINE_MAPPED_VALID_MASK">GFT_CAM_LINE_MAPPED_VALID_MASK</dfn>                     0x1</u></td></tr>
<tr><th id="2188">2188</th><td><u>#define <dfn class="macro" id="_M/GFT_CAM_LINE_MAPPED_VALID_SHIFT" data-ref="_M/GFT_CAM_LINE_MAPPED_VALID_SHIFT">GFT_CAM_LINE_MAPPED_VALID_SHIFT</dfn>                    0</u></td></tr>
<tr><th id="2189">2189</th><td><i>/* use enum gft_profile_ip_version (use enum gft_profile_ip_version) */</i></td></tr>
<tr><th id="2190">2190</th><td><u>#define <dfn class="macro" id="_M/GFT_CAM_LINE_MAPPED_IP_VERSION_MASK" data-ref="_M/GFT_CAM_LINE_MAPPED_IP_VERSION_MASK">GFT_CAM_LINE_MAPPED_IP_VERSION_MASK</dfn>                0x1</u></td></tr>
<tr><th id="2191">2191</th><td><u>#define <dfn class="macro" id="_M/GFT_CAM_LINE_MAPPED_IP_VERSION_SHIFT" data-ref="_M/GFT_CAM_LINE_MAPPED_IP_VERSION_SHIFT">GFT_CAM_LINE_MAPPED_IP_VERSION_SHIFT</dfn>               1</u></td></tr>
<tr><th id="2192">2192</th><td><i>/* use enum gft_profile_ip_version (use enum gft_profile_ip_version) */</i></td></tr>
<tr><th id="2193">2193</th><td><u>#define <dfn class="macro" id="_M/GFT_CAM_LINE_MAPPED_TUNNEL_IP_VERSION_MASK" data-ref="_M/GFT_CAM_LINE_MAPPED_TUNNEL_IP_VERSION_MASK">GFT_CAM_LINE_MAPPED_TUNNEL_IP_VERSION_MASK</dfn>         0x1</u></td></tr>
<tr><th id="2194">2194</th><td><u>#define <dfn class="macro" id="_M/GFT_CAM_LINE_MAPPED_TUNNEL_IP_VERSION_SHIFT" data-ref="_M/GFT_CAM_LINE_MAPPED_TUNNEL_IP_VERSION_SHIFT">GFT_CAM_LINE_MAPPED_TUNNEL_IP_VERSION_SHIFT</dfn>        2</u></td></tr>
<tr><th id="2195">2195</th><td><i>/* use enum gft_profile_upper_protocol_type</i></td></tr>
<tr><th id="2196">2196</th><td><i> * (use enum gft_profile_upper_protocol_type)</i></td></tr>
<tr><th id="2197">2197</th><td><i> */</i></td></tr>
<tr><th id="2198">2198</th><td><u>#define <dfn class="macro" id="_M/GFT_CAM_LINE_MAPPED_UPPER_PROTOCOL_TYPE_MASK" data-ref="_M/GFT_CAM_LINE_MAPPED_UPPER_PROTOCOL_TYPE_MASK">GFT_CAM_LINE_MAPPED_UPPER_PROTOCOL_TYPE_MASK</dfn>       0xF</u></td></tr>
<tr><th id="2199">2199</th><td><u>#define <dfn class="macro" id="_M/GFT_CAM_LINE_MAPPED_UPPER_PROTOCOL_TYPE_SHIFT" data-ref="_M/GFT_CAM_LINE_MAPPED_UPPER_PROTOCOL_TYPE_SHIFT">GFT_CAM_LINE_MAPPED_UPPER_PROTOCOL_TYPE_SHIFT</dfn>      3</u></td></tr>
<tr><th id="2200">2200</th><td><i>/* use enum gft_profile_tunnel_type (use enum gft_profile_tunnel_type) */</i></td></tr>
<tr><th id="2201">2201</th><td><u>#define <dfn class="macro" id="_M/GFT_CAM_LINE_MAPPED_TUNNEL_TYPE_MASK" data-ref="_M/GFT_CAM_LINE_MAPPED_TUNNEL_TYPE_MASK">GFT_CAM_LINE_MAPPED_TUNNEL_TYPE_MASK</dfn>               0xF</u></td></tr>
<tr><th id="2202">2202</th><td><u>#define <dfn class="macro" id="_M/GFT_CAM_LINE_MAPPED_TUNNEL_TYPE_SHIFT" data-ref="_M/GFT_CAM_LINE_MAPPED_TUNNEL_TYPE_SHIFT">GFT_CAM_LINE_MAPPED_TUNNEL_TYPE_SHIFT</dfn>              7</u></td></tr>
<tr><th id="2203">2203</th><td><u>#define <dfn class="macro" id="_M/GFT_CAM_LINE_MAPPED_PF_ID_MASK" data-ref="_M/GFT_CAM_LINE_MAPPED_PF_ID_MASK">GFT_CAM_LINE_MAPPED_PF_ID_MASK</dfn>                     0xF</u></td></tr>
<tr><th id="2204">2204</th><td><u>#define <dfn class="macro" id="_M/GFT_CAM_LINE_MAPPED_PF_ID_SHIFT" data-ref="_M/GFT_CAM_LINE_MAPPED_PF_ID_SHIFT">GFT_CAM_LINE_MAPPED_PF_ID_SHIFT</dfn>                    11</u></td></tr>
<tr><th id="2205">2205</th><td><i>/* use enum gft_profile_ip_version (use enum gft_profile_ip_version) */</i></td></tr>
<tr><th id="2206">2206</th><td><u>#define <dfn class="macro" id="_M/GFT_CAM_LINE_MAPPED_IP_VERSION_MASK_MASK" data-ref="_M/GFT_CAM_LINE_MAPPED_IP_VERSION_MASK_MASK">GFT_CAM_LINE_MAPPED_IP_VERSION_MASK_MASK</dfn>           0x1</u></td></tr>
<tr><th id="2207">2207</th><td><u>#define <dfn class="macro" id="_M/GFT_CAM_LINE_MAPPED_IP_VERSION_MASK_SHIFT" data-ref="_M/GFT_CAM_LINE_MAPPED_IP_VERSION_MASK_SHIFT">GFT_CAM_LINE_MAPPED_IP_VERSION_MASK_SHIFT</dfn>          15</u></td></tr>
<tr><th id="2208">2208</th><td><i>/* use enum gft_profile_ip_version (use enum gft_profile_ip_version) */</i></td></tr>
<tr><th id="2209">2209</th><td><u>#define <dfn class="macro" id="_M/GFT_CAM_LINE_MAPPED_TUNNEL_IP_VERSION_MASK_MASK" data-ref="_M/GFT_CAM_LINE_MAPPED_TUNNEL_IP_VERSION_MASK_MASK">GFT_CAM_LINE_MAPPED_TUNNEL_IP_VERSION_MASK_MASK</dfn>    0x1</u></td></tr>
<tr><th id="2210">2210</th><td><u>#define <dfn class="macro" id="_M/GFT_CAM_LINE_MAPPED_TUNNEL_IP_VERSION_MASK_SHIFT" data-ref="_M/GFT_CAM_LINE_MAPPED_TUNNEL_IP_VERSION_MASK_SHIFT">GFT_CAM_LINE_MAPPED_TUNNEL_IP_VERSION_MASK_SHIFT</dfn>   16</u></td></tr>
<tr><th id="2211">2211</th><td><i>/* use enum gft_profile_upper_protocol_type</i></td></tr>
<tr><th id="2212">2212</th><td><i> * (use enum gft_profile_upper_protocol_type)</i></td></tr>
<tr><th id="2213">2213</th><td><i> */</i></td></tr>
<tr><th id="2214">2214</th><td><u>#define <dfn class="macro" id="_M/GFT_CAM_LINE_MAPPED_UPPER_PROTOCOL_TYPE_MASK_MASK" data-ref="_M/GFT_CAM_LINE_MAPPED_UPPER_PROTOCOL_TYPE_MASK_MASK">GFT_CAM_LINE_MAPPED_UPPER_PROTOCOL_TYPE_MASK_MASK</dfn>  0xF</u></td></tr>
<tr><th id="2215">2215</th><td><u>#define <dfn class="macro" id="_M/GFT_CAM_LINE_MAPPED_UPPER_PROTOCOL_TYPE_MASK_SHIFT" data-ref="_M/GFT_CAM_LINE_MAPPED_UPPER_PROTOCOL_TYPE_MASK_SHIFT">GFT_CAM_LINE_MAPPED_UPPER_PROTOCOL_TYPE_MASK_SHIFT</dfn> 17</u></td></tr>
<tr><th id="2216">2216</th><td><i>/* use enum gft_profile_tunnel_type (use enum gft_profile_tunnel_type) */</i></td></tr>
<tr><th id="2217">2217</th><td><u>#define <dfn class="macro" id="_M/GFT_CAM_LINE_MAPPED_TUNNEL_TYPE_MASK_MASK" data-ref="_M/GFT_CAM_LINE_MAPPED_TUNNEL_TYPE_MASK_MASK">GFT_CAM_LINE_MAPPED_TUNNEL_TYPE_MASK_MASK</dfn>          0xF</u></td></tr>
<tr><th id="2218">2218</th><td><u>#define <dfn class="macro" id="_M/GFT_CAM_LINE_MAPPED_TUNNEL_TYPE_MASK_SHIFT" data-ref="_M/GFT_CAM_LINE_MAPPED_TUNNEL_TYPE_MASK_SHIFT">GFT_CAM_LINE_MAPPED_TUNNEL_TYPE_MASK_SHIFT</dfn>         21</u></td></tr>
<tr><th id="2219">2219</th><td><u>#define <dfn class="macro" id="_M/GFT_CAM_LINE_MAPPED_PF_ID_MASK_MASK" data-ref="_M/GFT_CAM_LINE_MAPPED_PF_ID_MASK_MASK">GFT_CAM_LINE_MAPPED_PF_ID_MASK_MASK</dfn>                0xF</u></td></tr>
<tr><th id="2220">2220</th><td><u>#define <dfn class="macro" id="_M/GFT_CAM_LINE_MAPPED_PF_ID_MASK_SHIFT" data-ref="_M/GFT_CAM_LINE_MAPPED_PF_ID_MASK_SHIFT">GFT_CAM_LINE_MAPPED_PF_ID_MASK_SHIFT</dfn>               25</u></td></tr>
<tr><th id="2221">2221</th><td><u>#define <dfn class="macro" id="_M/GFT_CAM_LINE_MAPPED_RESERVED1_MASK" data-ref="_M/GFT_CAM_LINE_MAPPED_RESERVED1_MASK">GFT_CAM_LINE_MAPPED_RESERVED1_MASK</dfn>                 0x7</u></td></tr>
<tr><th id="2222">2222</th><td><u>#define <dfn class="macro" id="_M/GFT_CAM_LINE_MAPPED_RESERVED1_SHIFT" data-ref="_M/GFT_CAM_LINE_MAPPED_RESERVED1_SHIFT">GFT_CAM_LINE_MAPPED_RESERVED1_SHIFT</dfn>                29</u></td></tr>
<tr><th id="2223">2223</th><td>};</td></tr>
<tr><th id="2224">2224</th><td></td></tr>
<tr><th id="2225">2225</th><td></td></tr>
<tr><th id="2226">2226</th><td><b>union</b> <dfn class="type def" id="gft_cam_line_union" title='gft_cam_line_union' data-ref="gft_cam_line_union">gft_cam_line_union</dfn> {</td></tr>
<tr><th id="2227">2227</th><td>	<b>struct</b> <a class="type" href="#gft_cam_line" title='gft_cam_line' data-ref="gft_cam_line">gft_cam_line</a> <dfn class="decl field" id="gft_cam_line_union::cam_line" title='gft_cam_line_union::cam_line' data-ref="gft_cam_line_union::cam_line">cam_line</dfn>;</td></tr>
<tr><th id="2228">2228</th><td>	<b>struct</b> <a class="type" href="#gft_cam_line_mapped" title='gft_cam_line_mapped' data-ref="gft_cam_line_mapped">gft_cam_line_mapped</a> <dfn class="decl field" id="gft_cam_line_union::cam_line_mapped" title='gft_cam_line_union::cam_line_mapped' data-ref="gft_cam_line_union::cam_line_mapped">cam_line_mapped</dfn>;</td></tr>
<tr><th id="2229">2229</th><td>};</td></tr>
<tr><th id="2230">2230</th><td></td></tr>
<tr><th id="2231">2231</th><td></td></tr>
<tr><th id="2232">2232</th><td><i>/*</i></td></tr>
<tr><th id="2233">2233</th><td><i> * Used in gft_profile_key: Indication for ip version</i></td></tr>
<tr><th id="2234">2234</th><td><i> */</i></td></tr>
<tr><th id="2235">2235</th><td><b>enum</b> <dfn class="type def" id="gft_profile_ip_version" title='gft_profile_ip_version' data-ref="gft_profile_ip_version">gft_profile_ip_version</dfn> {</td></tr>
<tr><th id="2236">2236</th><td>	<dfn class="enum" id="GFT_PROFILE_IPV4" title='GFT_PROFILE_IPV4' data-ref="GFT_PROFILE_IPV4">GFT_PROFILE_IPV4</dfn> = <var>0</var>,</td></tr>
<tr><th id="2237">2237</th><td>	<dfn class="enum" id="GFT_PROFILE_IPV6" title='GFT_PROFILE_IPV6' data-ref="GFT_PROFILE_IPV6">GFT_PROFILE_IPV6</dfn> = <var>1</var>,</td></tr>
<tr><th id="2238">2238</th><td>	<dfn class="enum" id="MAX_GFT_PROFILE_IP_VERSION" title='MAX_GFT_PROFILE_IP_VERSION' data-ref="MAX_GFT_PROFILE_IP_VERSION">MAX_GFT_PROFILE_IP_VERSION</dfn></td></tr>
<tr><th id="2239">2239</th><td>};</td></tr>
<tr><th id="2240">2240</th><td></td></tr>
<tr><th id="2241">2241</th><td></td></tr>
<tr><th id="2242">2242</th><td><i>/*</i></td></tr>
<tr><th id="2243">2243</th><td><i> * Profile key stucr fot GFT logic in Prs</i></td></tr>
<tr><th id="2244">2244</th><td><i> */</i></td></tr>
<tr><th id="2245">2245</th><td><b>struct</b> <dfn class="type def" id="gft_profile_key" title='gft_profile_key' data-ref="gft_profile_key">gft_profile_key</dfn> {</td></tr>
<tr><th id="2246">2246</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="gft_profile_key::profile_key" title='gft_profile_key::profile_key' data-ref="gft_profile_key::profile_key">profile_key</dfn>;</td></tr>
<tr><th id="2247">2247</th><td><i>/* use enum gft_profile_ip_version (use enum gft_profile_ip_version) */</i></td></tr>
<tr><th id="2248">2248</th><td><u>#define <dfn class="macro" id="_M/GFT_PROFILE_KEY_IP_VERSION_MASK" data-ref="_M/GFT_PROFILE_KEY_IP_VERSION_MASK">GFT_PROFILE_KEY_IP_VERSION_MASK</dfn>           0x1</u></td></tr>
<tr><th id="2249">2249</th><td><u>#define <dfn class="macro" id="_M/GFT_PROFILE_KEY_IP_VERSION_SHIFT" data-ref="_M/GFT_PROFILE_KEY_IP_VERSION_SHIFT">GFT_PROFILE_KEY_IP_VERSION_SHIFT</dfn>          0</u></td></tr>
<tr><th id="2250">2250</th><td><i>/* use enum gft_profile_ip_version (use enum gft_profile_ip_version) */</i></td></tr>
<tr><th id="2251">2251</th><td><u>#define <dfn class="macro" id="_M/GFT_PROFILE_KEY_TUNNEL_IP_VERSION_MASK" data-ref="_M/GFT_PROFILE_KEY_TUNNEL_IP_VERSION_MASK">GFT_PROFILE_KEY_TUNNEL_IP_VERSION_MASK</dfn>    0x1</u></td></tr>
<tr><th id="2252">2252</th><td><u>#define <dfn class="macro" id="_M/GFT_PROFILE_KEY_TUNNEL_IP_VERSION_SHIFT" data-ref="_M/GFT_PROFILE_KEY_TUNNEL_IP_VERSION_SHIFT">GFT_PROFILE_KEY_TUNNEL_IP_VERSION_SHIFT</dfn>   1</u></td></tr>
<tr><th id="2253">2253</th><td><i>/* use enum gft_profile_upper_protocol_type</i></td></tr>
<tr><th id="2254">2254</th><td><i> * (use enum gft_profile_upper_protocol_type)</i></td></tr>
<tr><th id="2255">2255</th><td><i> */</i></td></tr>
<tr><th id="2256">2256</th><td><u>#define <dfn class="macro" id="_M/GFT_PROFILE_KEY_UPPER_PROTOCOL_TYPE_MASK" data-ref="_M/GFT_PROFILE_KEY_UPPER_PROTOCOL_TYPE_MASK">GFT_PROFILE_KEY_UPPER_PROTOCOL_TYPE_MASK</dfn>  0xF</u></td></tr>
<tr><th id="2257">2257</th><td><u>#define <dfn class="macro" id="_M/GFT_PROFILE_KEY_UPPER_PROTOCOL_TYPE_SHIFT" data-ref="_M/GFT_PROFILE_KEY_UPPER_PROTOCOL_TYPE_SHIFT">GFT_PROFILE_KEY_UPPER_PROTOCOL_TYPE_SHIFT</dfn> 2</u></td></tr>
<tr><th id="2258">2258</th><td><i>/* use enum gft_profile_tunnel_type (use enum gft_profile_tunnel_type) */</i></td></tr>
<tr><th id="2259">2259</th><td><u>#define <dfn class="macro" id="_M/GFT_PROFILE_KEY_TUNNEL_TYPE_MASK" data-ref="_M/GFT_PROFILE_KEY_TUNNEL_TYPE_MASK">GFT_PROFILE_KEY_TUNNEL_TYPE_MASK</dfn>          0xF</u></td></tr>
<tr><th id="2260">2260</th><td><u>#define <dfn class="macro" id="_M/GFT_PROFILE_KEY_TUNNEL_TYPE_SHIFT" data-ref="_M/GFT_PROFILE_KEY_TUNNEL_TYPE_SHIFT">GFT_PROFILE_KEY_TUNNEL_TYPE_SHIFT</dfn>         6</u></td></tr>
<tr><th id="2261">2261</th><td><u>#define <dfn class="macro" id="_M/GFT_PROFILE_KEY_PF_ID_MASK" data-ref="_M/GFT_PROFILE_KEY_PF_ID_MASK">GFT_PROFILE_KEY_PF_ID_MASK</dfn>                0xF</u></td></tr>
<tr><th id="2262">2262</th><td><u>#define <dfn class="macro" id="_M/GFT_PROFILE_KEY_PF_ID_SHIFT" data-ref="_M/GFT_PROFILE_KEY_PF_ID_SHIFT">GFT_PROFILE_KEY_PF_ID_SHIFT</dfn>               10</u></td></tr>
<tr><th id="2263">2263</th><td><u>#define <dfn class="macro" id="_M/GFT_PROFILE_KEY_RESERVED0_MASK" data-ref="_M/GFT_PROFILE_KEY_RESERVED0_MASK">GFT_PROFILE_KEY_RESERVED0_MASK</dfn>            0x3</u></td></tr>
<tr><th id="2264">2264</th><td><u>#define <dfn class="macro" id="_M/GFT_PROFILE_KEY_RESERVED0_SHIFT" data-ref="_M/GFT_PROFILE_KEY_RESERVED0_SHIFT">GFT_PROFILE_KEY_RESERVED0_SHIFT</dfn>           14</u></td></tr>
<tr><th id="2265">2265</th><td>};</td></tr>
<tr><th id="2266">2266</th><td></td></tr>
<tr><th id="2267">2267</th><td></td></tr>
<tr><th id="2268">2268</th><td><i>/*</i></td></tr>
<tr><th id="2269">2269</th><td><i> * Used in gft_profile_key: Indication for tunnel type</i></td></tr>
<tr><th id="2270">2270</th><td><i> */</i></td></tr>
<tr><th id="2271">2271</th><td><b>enum</b> <dfn class="type def" id="gft_profile_tunnel_type" title='gft_profile_tunnel_type' data-ref="gft_profile_tunnel_type">gft_profile_tunnel_type</dfn> {</td></tr>
<tr><th id="2272">2272</th><td>	<dfn class="enum" id="GFT_PROFILE_NO_TUNNEL" title='GFT_PROFILE_NO_TUNNEL' data-ref="GFT_PROFILE_NO_TUNNEL">GFT_PROFILE_NO_TUNNEL</dfn> = <var>0</var>,</td></tr>
<tr><th id="2273">2273</th><td>	<dfn class="enum" id="GFT_PROFILE_VXLAN_TUNNEL" title='GFT_PROFILE_VXLAN_TUNNEL' data-ref="GFT_PROFILE_VXLAN_TUNNEL">GFT_PROFILE_VXLAN_TUNNEL</dfn> = <var>1</var>,</td></tr>
<tr><th id="2274">2274</th><td>	<dfn class="enum" id="GFT_PROFILE_GRE_MAC_OR_NVGRE_TUNNEL" title='GFT_PROFILE_GRE_MAC_OR_NVGRE_TUNNEL' data-ref="GFT_PROFILE_GRE_MAC_OR_NVGRE_TUNNEL">GFT_PROFILE_GRE_MAC_OR_NVGRE_TUNNEL</dfn> = <var>2</var>,</td></tr>
<tr><th id="2275">2275</th><td>	<dfn class="enum" id="GFT_PROFILE_GRE_IP_TUNNEL" title='GFT_PROFILE_GRE_IP_TUNNEL' data-ref="GFT_PROFILE_GRE_IP_TUNNEL">GFT_PROFILE_GRE_IP_TUNNEL</dfn> = <var>3</var>,</td></tr>
<tr><th id="2276">2276</th><td>	<dfn class="enum" id="GFT_PROFILE_GENEVE_MAC_TUNNEL" title='GFT_PROFILE_GENEVE_MAC_TUNNEL' data-ref="GFT_PROFILE_GENEVE_MAC_TUNNEL">GFT_PROFILE_GENEVE_MAC_TUNNEL</dfn> = <var>4</var>,</td></tr>
<tr><th id="2277">2277</th><td>	<dfn class="enum" id="GFT_PROFILE_GENEVE_IP_TUNNEL" title='GFT_PROFILE_GENEVE_IP_TUNNEL' data-ref="GFT_PROFILE_GENEVE_IP_TUNNEL">GFT_PROFILE_GENEVE_IP_TUNNEL</dfn> = <var>5</var>,</td></tr>
<tr><th id="2278">2278</th><td>	<dfn class="enum" id="MAX_GFT_PROFILE_TUNNEL_TYPE" title='MAX_GFT_PROFILE_TUNNEL_TYPE' data-ref="MAX_GFT_PROFILE_TUNNEL_TYPE">MAX_GFT_PROFILE_TUNNEL_TYPE</dfn></td></tr>
<tr><th id="2279">2279</th><td>};</td></tr>
<tr><th id="2280">2280</th><td></td></tr>
<tr><th id="2281">2281</th><td></td></tr>
<tr><th id="2282">2282</th><td><i>/*</i></td></tr>
<tr><th id="2283">2283</th><td><i> * Used in gft_profile_key: Indication for protocol type</i></td></tr>
<tr><th id="2284">2284</th><td><i> */</i></td></tr>
<tr><th id="2285">2285</th><td><b>enum</b> <dfn class="type def" id="gft_profile_upper_protocol_type" title='gft_profile_upper_protocol_type' data-ref="gft_profile_upper_protocol_type">gft_profile_upper_protocol_type</dfn> {</td></tr>
<tr><th id="2286">2286</th><td>	<dfn class="enum" id="GFT_PROFILE_ROCE_PROTOCOL" title='GFT_PROFILE_ROCE_PROTOCOL' data-ref="GFT_PROFILE_ROCE_PROTOCOL">GFT_PROFILE_ROCE_PROTOCOL</dfn> = <var>0</var>,</td></tr>
<tr><th id="2287">2287</th><td>	<dfn class="enum" id="GFT_PROFILE_RROCE_PROTOCOL" title='GFT_PROFILE_RROCE_PROTOCOL' data-ref="GFT_PROFILE_RROCE_PROTOCOL">GFT_PROFILE_RROCE_PROTOCOL</dfn> = <var>1</var>,</td></tr>
<tr><th id="2288">2288</th><td>	<dfn class="enum" id="GFT_PROFILE_FCOE_PROTOCOL" title='GFT_PROFILE_FCOE_PROTOCOL' data-ref="GFT_PROFILE_FCOE_PROTOCOL">GFT_PROFILE_FCOE_PROTOCOL</dfn> = <var>2</var>,</td></tr>
<tr><th id="2289">2289</th><td>	<dfn class="enum" id="GFT_PROFILE_ICMP_PROTOCOL" title='GFT_PROFILE_ICMP_PROTOCOL' data-ref="GFT_PROFILE_ICMP_PROTOCOL">GFT_PROFILE_ICMP_PROTOCOL</dfn> = <var>3</var>,</td></tr>
<tr><th id="2290">2290</th><td>	<dfn class="enum" id="GFT_PROFILE_ARP_PROTOCOL" title='GFT_PROFILE_ARP_PROTOCOL' data-ref="GFT_PROFILE_ARP_PROTOCOL">GFT_PROFILE_ARP_PROTOCOL</dfn> = <var>4</var>,</td></tr>
<tr><th id="2291">2291</th><td>	<dfn class="enum" id="GFT_PROFILE_USER_TCP_SRC_PORT_1_INNER" title='GFT_PROFILE_USER_TCP_SRC_PORT_1_INNER' data-ref="GFT_PROFILE_USER_TCP_SRC_PORT_1_INNER">GFT_PROFILE_USER_TCP_SRC_PORT_1_INNER</dfn> = <var>5</var>,</td></tr>
<tr><th id="2292">2292</th><td>	<dfn class="enum" id="GFT_PROFILE_USER_TCP_DST_PORT_1_INNER" title='GFT_PROFILE_USER_TCP_DST_PORT_1_INNER' data-ref="GFT_PROFILE_USER_TCP_DST_PORT_1_INNER">GFT_PROFILE_USER_TCP_DST_PORT_1_INNER</dfn> = <var>6</var>,</td></tr>
<tr><th id="2293">2293</th><td>	<dfn class="enum" id="GFT_PROFILE_TCP_PROTOCOL" title='GFT_PROFILE_TCP_PROTOCOL' data-ref="GFT_PROFILE_TCP_PROTOCOL">GFT_PROFILE_TCP_PROTOCOL</dfn> = <var>7</var>,</td></tr>
<tr><th id="2294">2294</th><td>	<dfn class="enum" id="GFT_PROFILE_USER_UDP_DST_PORT_1_INNER" title='GFT_PROFILE_USER_UDP_DST_PORT_1_INNER' data-ref="GFT_PROFILE_USER_UDP_DST_PORT_1_INNER">GFT_PROFILE_USER_UDP_DST_PORT_1_INNER</dfn> = <var>8</var>,</td></tr>
<tr><th id="2295">2295</th><td>	<dfn class="enum" id="GFT_PROFILE_USER_UDP_DST_PORT_2_OUTER" title='GFT_PROFILE_USER_UDP_DST_PORT_2_OUTER' data-ref="GFT_PROFILE_USER_UDP_DST_PORT_2_OUTER">GFT_PROFILE_USER_UDP_DST_PORT_2_OUTER</dfn> = <var>9</var>,</td></tr>
<tr><th id="2296">2296</th><td>	<dfn class="enum" id="GFT_PROFILE_UDP_PROTOCOL" title='GFT_PROFILE_UDP_PROTOCOL' data-ref="GFT_PROFILE_UDP_PROTOCOL">GFT_PROFILE_UDP_PROTOCOL</dfn> = <var>10</var>,</td></tr>
<tr><th id="2297">2297</th><td>	<dfn class="enum" id="GFT_PROFILE_USER_IP_1_INNER" title='GFT_PROFILE_USER_IP_1_INNER' data-ref="GFT_PROFILE_USER_IP_1_INNER">GFT_PROFILE_USER_IP_1_INNER</dfn> = <var>11</var>,</td></tr>
<tr><th id="2298">2298</th><td>	<dfn class="enum" id="GFT_PROFILE_USER_IP_2_OUTER" title='GFT_PROFILE_USER_IP_2_OUTER' data-ref="GFT_PROFILE_USER_IP_2_OUTER">GFT_PROFILE_USER_IP_2_OUTER</dfn> = <var>12</var>,</td></tr>
<tr><th id="2299">2299</th><td>	<dfn class="enum" id="GFT_PROFILE_USER_ETH_1_INNER" title='GFT_PROFILE_USER_ETH_1_INNER' data-ref="GFT_PROFILE_USER_ETH_1_INNER">GFT_PROFILE_USER_ETH_1_INNER</dfn> = <var>13</var>,</td></tr>
<tr><th id="2300">2300</th><td>	<dfn class="enum" id="GFT_PROFILE_USER_ETH_2_OUTER" title='GFT_PROFILE_USER_ETH_2_OUTER' data-ref="GFT_PROFILE_USER_ETH_2_OUTER">GFT_PROFILE_USER_ETH_2_OUTER</dfn> = <var>14</var>,</td></tr>
<tr><th id="2301">2301</th><td>	<dfn class="enum" id="GFT_PROFILE_RAW" title='GFT_PROFILE_RAW' data-ref="GFT_PROFILE_RAW">GFT_PROFILE_RAW</dfn> = <var>15</var>,</td></tr>
<tr><th id="2302">2302</th><td>	<dfn class="enum" id="MAX_GFT_PROFILE_UPPER_PROTOCOL_TYPE" title='MAX_GFT_PROFILE_UPPER_PROTOCOL_TYPE' data-ref="MAX_GFT_PROFILE_UPPER_PROTOCOL_TYPE">MAX_GFT_PROFILE_UPPER_PROTOCOL_TYPE</dfn></td></tr>
<tr><th id="2303">2303</th><td>};</td></tr>
<tr><th id="2304">2304</th><td></td></tr>
<tr><th id="2305">2305</th><td></td></tr>
<tr><th id="2306">2306</th><td><i>/*</i></td></tr>
<tr><th id="2307">2307</th><td><i> * GFT RAM line struct</i></td></tr>
<tr><th id="2308">2308</th><td><i> */</i></td></tr>
<tr><th id="2309">2309</th><td><b>struct</b> <dfn class="type def" id="gft_ram_line" title='gft_ram_line' data-ref="gft_ram_line">gft_ram_line</dfn> {</td></tr>
<tr><th id="2310">2310</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="gft_ram_line::lo" title='gft_ram_line::lo' data-ref="gft_ram_line::lo">lo</dfn>;</td></tr>
<tr><th id="2311">2311</th><td><u>#define <dfn class="macro" id="_M/GFT_RAM_LINE_VLAN_SELECT_MASK" data-ref="_M/GFT_RAM_LINE_VLAN_SELECT_MASK">GFT_RAM_LINE_VLAN_SELECT_MASK</dfn>              0x3</u></td></tr>
<tr><th id="2312">2312</th><td><u>#define <dfn class="macro" id="_M/GFT_RAM_LINE_VLAN_SELECT_SHIFT" data-ref="_M/GFT_RAM_LINE_VLAN_SELECT_SHIFT">GFT_RAM_LINE_VLAN_SELECT_SHIFT</dfn>             0</u></td></tr>
<tr><th id="2313">2313</th><td><u>#define <dfn class="macro" id="_M/GFT_RAM_LINE_TUNNEL_ENTROPHY_MASK" data-ref="_M/GFT_RAM_LINE_TUNNEL_ENTROPHY_MASK">GFT_RAM_LINE_TUNNEL_ENTROPHY_MASK</dfn>          0x1</u></td></tr>
<tr><th id="2314">2314</th><td><u>#define <dfn class="macro" id="_M/GFT_RAM_LINE_TUNNEL_ENTROPHY_SHIFT" data-ref="_M/GFT_RAM_LINE_TUNNEL_ENTROPHY_SHIFT">GFT_RAM_LINE_TUNNEL_ENTROPHY_SHIFT</dfn>         2</u></td></tr>
<tr><th id="2315">2315</th><td><u>#define <dfn class="macro" id="_M/GFT_RAM_LINE_TUNNEL_TTL_EQUAL_ONE_MASK" data-ref="_M/GFT_RAM_LINE_TUNNEL_TTL_EQUAL_ONE_MASK">GFT_RAM_LINE_TUNNEL_TTL_EQUAL_ONE_MASK</dfn>     0x1</u></td></tr>
<tr><th id="2316">2316</th><td><u>#define <dfn class="macro" id="_M/GFT_RAM_LINE_TUNNEL_TTL_EQUAL_ONE_SHIFT" data-ref="_M/GFT_RAM_LINE_TUNNEL_TTL_EQUAL_ONE_SHIFT">GFT_RAM_LINE_TUNNEL_TTL_EQUAL_ONE_SHIFT</dfn>    3</u></td></tr>
<tr><th id="2317">2317</th><td><u>#define <dfn class="macro" id="_M/GFT_RAM_LINE_TUNNEL_TTL_MASK" data-ref="_M/GFT_RAM_LINE_TUNNEL_TTL_MASK">GFT_RAM_LINE_TUNNEL_TTL_MASK</dfn>               0x1</u></td></tr>
<tr><th id="2318">2318</th><td><u>#define <dfn class="macro" id="_M/GFT_RAM_LINE_TUNNEL_TTL_SHIFT" data-ref="_M/GFT_RAM_LINE_TUNNEL_TTL_SHIFT">GFT_RAM_LINE_TUNNEL_TTL_SHIFT</dfn>              4</u></td></tr>
<tr><th id="2319">2319</th><td><u>#define <dfn class="macro" id="_M/GFT_RAM_LINE_TUNNEL_ETHERTYPE_MASK" data-ref="_M/GFT_RAM_LINE_TUNNEL_ETHERTYPE_MASK">GFT_RAM_LINE_TUNNEL_ETHERTYPE_MASK</dfn>         0x1</u></td></tr>
<tr><th id="2320">2320</th><td><u>#define <dfn class="macro" id="_M/GFT_RAM_LINE_TUNNEL_ETHERTYPE_SHIFT" data-ref="_M/GFT_RAM_LINE_TUNNEL_ETHERTYPE_SHIFT">GFT_RAM_LINE_TUNNEL_ETHERTYPE_SHIFT</dfn>        5</u></td></tr>
<tr><th id="2321">2321</th><td><u>#define <dfn class="macro" id="_M/GFT_RAM_LINE_TUNNEL_DST_PORT_MASK" data-ref="_M/GFT_RAM_LINE_TUNNEL_DST_PORT_MASK">GFT_RAM_LINE_TUNNEL_DST_PORT_MASK</dfn>          0x1</u></td></tr>
<tr><th id="2322">2322</th><td><u>#define <dfn class="macro" id="_M/GFT_RAM_LINE_TUNNEL_DST_PORT_SHIFT" data-ref="_M/GFT_RAM_LINE_TUNNEL_DST_PORT_SHIFT">GFT_RAM_LINE_TUNNEL_DST_PORT_SHIFT</dfn>         6</u></td></tr>
<tr><th id="2323">2323</th><td><u>#define <dfn class="macro" id="_M/GFT_RAM_LINE_TUNNEL_SRC_PORT_MASK" data-ref="_M/GFT_RAM_LINE_TUNNEL_SRC_PORT_MASK">GFT_RAM_LINE_TUNNEL_SRC_PORT_MASK</dfn>          0x1</u></td></tr>
<tr><th id="2324">2324</th><td><u>#define <dfn class="macro" id="_M/GFT_RAM_LINE_TUNNEL_SRC_PORT_SHIFT" data-ref="_M/GFT_RAM_LINE_TUNNEL_SRC_PORT_SHIFT">GFT_RAM_LINE_TUNNEL_SRC_PORT_SHIFT</dfn>         7</u></td></tr>
<tr><th id="2325">2325</th><td><u>#define <dfn class="macro" id="_M/GFT_RAM_LINE_TUNNEL_DSCP_MASK" data-ref="_M/GFT_RAM_LINE_TUNNEL_DSCP_MASK">GFT_RAM_LINE_TUNNEL_DSCP_MASK</dfn>              0x1</u></td></tr>
<tr><th id="2326">2326</th><td><u>#define <dfn class="macro" id="_M/GFT_RAM_LINE_TUNNEL_DSCP_SHIFT" data-ref="_M/GFT_RAM_LINE_TUNNEL_DSCP_SHIFT">GFT_RAM_LINE_TUNNEL_DSCP_SHIFT</dfn>             8</u></td></tr>
<tr><th id="2327">2327</th><td><u>#define <dfn class="macro" id="_M/GFT_RAM_LINE_TUNNEL_OVER_IP_PROTOCOL_MASK" data-ref="_M/GFT_RAM_LINE_TUNNEL_OVER_IP_PROTOCOL_MASK">GFT_RAM_LINE_TUNNEL_OVER_IP_PROTOCOL_MASK</dfn>  0x1</u></td></tr>
<tr><th id="2328">2328</th><td><u>#define <dfn class="macro" id="_M/GFT_RAM_LINE_TUNNEL_OVER_IP_PROTOCOL_SHIFT" data-ref="_M/GFT_RAM_LINE_TUNNEL_OVER_IP_PROTOCOL_SHIFT">GFT_RAM_LINE_TUNNEL_OVER_IP_PROTOCOL_SHIFT</dfn> 9</u></td></tr>
<tr><th id="2329">2329</th><td><u>#define <dfn class="macro" id="_M/GFT_RAM_LINE_TUNNEL_DST_IP_MASK" data-ref="_M/GFT_RAM_LINE_TUNNEL_DST_IP_MASK">GFT_RAM_LINE_TUNNEL_DST_IP_MASK</dfn>            0x1</u></td></tr>
<tr><th id="2330">2330</th><td><u>#define <dfn class="macro" id="_M/GFT_RAM_LINE_TUNNEL_DST_IP_SHIFT" data-ref="_M/GFT_RAM_LINE_TUNNEL_DST_IP_SHIFT">GFT_RAM_LINE_TUNNEL_DST_IP_SHIFT</dfn>           10</u></td></tr>
<tr><th id="2331">2331</th><td><u>#define <dfn class="macro" id="_M/GFT_RAM_LINE_TUNNEL_SRC_IP_MASK" data-ref="_M/GFT_RAM_LINE_TUNNEL_SRC_IP_MASK">GFT_RAM_LINE_TUNNEL_SRC_IP_MASK</dfn>            0x1</u></td></tr>
<tr><th id="2332">2332</th><td><u>#define <dfn class="macro" id="_M/GFT_RAM_LINE_TUNNEL_SRC_IP_SHIFT" data-ref="_M/GFT_RAM_LINE_TUNNEL_SRC_IP_SHIFT">GFT_RAM_LINE_TUNNEL_SRC_IP_SHIFT</dfn>           11</u></td></tr>
<tr><th id="2333">2333</th><td><u>#define <dfn class="macro" id="_M/GFT_RAM_LINE_TUNNEL_PRIORITY_MASK" data-ref="_M/GFT_RAM_LINE_TUNNEL_PRIORITY_MASK">GFT_RAM_LINE_TUNNEL_PRIORITY_MASK</dfn>          0x1</u></td></tr>
<tr><th id="2334">2334</th><td><u>#define <dfn class="macro" id="_M/GFT_RAM_LINE_TUNNEL_PRIORITY_SHIFT" data-ref="_M/GFT_RAM_LINE_TUNNEL_PRIORITY_SHIFT">GFT_RAM_LINE_TUNNEL_PRIORITY_SHIFT</dfn>         12</u></td></tr>
<tr><th id="2335">2335</th><td><u>#define <dfn class="macro" id="_M/GFT_RAM_LINE_TUNNEL_PROVIDER_VLAN_MASK" data-ref="_M/GFT_RAM_LINE_TUNNEL_PROVIDER_VLAN_MASK">GFT_RAM_LINE_TUNNEL_PROVIDER_VLAN_MASK</dfn>     0x1</u></td></tr>
<tr><th id="2336">2336</th><td><u>#define <dfn class="macro" id="_M/GFT_RAM_LINE_TUNNEL_PROVIDER_VLAN_SHIFT" data-ref="_M/GFT_RAM_LINE_TUNNEL_PROVIDER_VLAN_SHIFT">GFT_RAM_LINE_TUNNEL_PROVIDER_VLAN_SHIFT</dfn>    13</u></td></tr>
<tr><th id="2337">2337</th><td><u>#define <dfn class="macro" id="_M/GFT_RAM_LINE_TUNNEL_VLAN_MASK" data-ref="_M/GFT_RAM_LINE_TUNNEL_VLAN_MASK">GFT_RAM_LINE_TUNNEL_VLAN_MASK</dfn>              0x1</u></td></tr>
<tr><th id="2338">2338</th><td><u>#define <dfn class="macro" id="_M/GFT_RAM_LINE_TUNNEL_VLAN_SHIFT" data-ref="_M/GFT_RAM_LINE_TUNNEL_VLAN_SHIFT">GFT_RAM_LINE_TUNNEL_VLAN_SHIFT</dfn>             14</u></td></tr>
<tr><th id="2339">2339</th><td><u>#define <dfn class="macro" id="_M/GFT_RAM_LINE_TUNNEL_DST_MAC_MASK" data-ref="_M/GFT_RAM_LINE_TUNNEL_DST_MAC_MASK">GFT_RAM_LINE_TUNNEL_DST_MAC_MASK</dfn>           0x1</u></td></tr>
<tr><th id="2340">2340</th><td><u>#define <dfn class="macro" id="_M/GFT_RAM_LINE_TUNNEL_DST_MAC_SHIFT" data-ref="_M/GFT_RAM_LINE_TUNNEL_DST_MAC_SHIFT">GFT_RAM_LINE_TUNNEL_DST_MAC_SHIFT</dfn>          15</u></td></tr>
<tr><th id="2341">2341</th><td><u>#define <dfn class="macro" id="_M/GFT_RAM_LINE_TUNNEL_SRC_MAC_MASK" data-ref="_M/GFT_RAM_LINE_TUNNEL_SRC_MAC_MASK">GFT_RAM_LINE_TUNNEL_SRC_MAC_MASK</dfn>           0x1</u></td></tr>
<tr><th id="2342">2342</th><td><u>#define <dfn class="macro" id="_M/GFT_RAM_LINE_TUNNEL_SRC_MAC_SHIFT" data-ref="_M/GFT_RAM_LINE_TUNNEL_SRC_MAC_SHIFT">GFT_RAM_LINE_TUNNEL_SRC_MAC_SHIFT</dfn>          16</u></td></tr>
<tr><th id="2343">2343</th><td><u>#define <dfn class="macro" id="_M/GFT_RAM_LINE_TTL_EQUAL_ONE_MASK" data-ref="_M/GFT_RAM_LINE_TTL_EQUAL_ONE_MASK">GFT_RAM_LINE_TTL_EQUAL_ONE_MASK</dfn>            0x1</u></td></tr>
<tr><th id="2344">2344</th><td><u>#define <dfn class="macro" id="_M/GFT_RAM_LINE_TTL_EQUAL_ONE_SHIFT" data-ref="_M/GFT_RAM_LINE_TTL_EQUAL_ONE_SHIFT">GFT_RAM_LINE_TTL_EQUAL_ONE_SHIFT</dfn>           17</u></td></tr>
<tr><th id="2345">2345</th><td><u>#define <dfn class="macro" id="_M/GFT_RAM_LINE_TTL_MASK" data-ref="_M/GFT_RAM_LINE_TTL_MASK">GFT_RAM_LINE_TTL_MASK</dfn>                      0x1</u></td></tr>
<tr><th id="2346">2346</th><td><u>#define <dfn class="macro" id="_M/GFT_RAM_LINE_TTL_SHIFT" data-ref="_M/GFT_RAM_LINE_TTL_SHIFT">GFT_RAM_LINE_TTL_SHIFT</dfn>                     18</u></td></tr>
<tr><th id="2347">2347</th><td><u>#define <dfn class="macro" id="_M/GFT_RAM_LINE_ETHERTYPE_MASK" data-ref="_M/GFT_RAM_LINE_ETHERTYPE_MASK">GFT_RAM_LINE_ETHERTYPE_MASK</dfn>                0x1</u></td></tr>
<tr><th id="2348">2348</th><td><u>#define <dfn class="macro" id="_M/GFT_RAM_LINE_ETHERTYPE_SHIFT" data-ref="_M/GFT_RAM_LINE_ETHERTYPE_SHIFT">GFT_RAM_LINE_ETHERTYPE_SHIFT</dfn>               19</u></td></tr>
<tr><th id="2349">2349</th><td><u>#define <dfn class="macro" id="_M/GFT_RAM_LINE_RESERVED0_MASK" data-ref="_M/GFT_RAM_LINE_RESERVED0_MASK">GFT_RAM_LINE_RESERVED0_MASK</dfn>                0x1</u></td></tr>
<tr><th id="2350">2350</th><td><u>#define <dfn class="macro" id="_M/GFT_RAM_LINE_RESERVED0_SHIFT" data-ref="_M/GFT_RAM_LINE_RESERVED0_SHIFT">GFT_RAM_LINE_RESERVED0_SHIFT</dfn>               20</u></td></tr>
<tr><th id="2351">2351</th><td><u>#define <dfn class="macro" id="_M/GFT_RAM_LINE_TCP_FLAG_FIN_MASK" data-ref="_M/GFT_RAM_LINE_TCP_FLAG_FIN_MASK">GFT_RAM_LINE_TCP_FLAG_FIN_MASK</dfn>             0x1</u></td></tr>
<tr><th id="2352">2352</th><td><u>#define <dfn class="macro" id="_M/GFT_RAM_LINE_TCP_FLAG_FIN_SHIFT" data-ref="_M/GFT_RAM_LINE_TCP_FLAG_FIN_SHIFT">GFT_RAM_LINE_TCP_FLAG_FIN_SHIFT</dfn>            21</u></td></tr>
<tr><th id="2353">2353</th><td><u>#define <dfn class="macro" id="_M/GFT_RAM_LINE_TCP_FLAG_SYN_MASK" data-ref="_M/GFT_RAM_LINE_TCP_FLAG_SYN_MASK">GFT_RAM_LINE_TCP_FLAG_SYN_MASK</dfn>             0x1</u></td></tr>
<tr><th id="2354">2354</th><td><u>#define <dfn class="macro" id="_M/GFT_RAM_LINE_TCP_FLAG_SYN_SHIFT" data-ref="_M/GFT_RAM_LINE_TCP_FLAG_SYN_SHIFT">GFT_RAM_LINE_TCP_FLAG_SYN_SHIFT</dfn>            22</u></td></tr>
<tr><th id="2355">2355</th><td><u>#define <dfn class="macro" id="_M/GFT_RAM_LINE_TCP_FLAG_RST_MASK" data-ref="_M/GFT_RAM_LINE_TCP_FLAG_RST_MASK">GFT_RAM_LINE_TCP_FLAG_RST_MASK</dfn>             0x1</u></td></tr>
<tr><th id="2356">2356</th><td><u>#define <dfn class="macro" id="_M/GFT_RAM_LINE_TCP_FLAG_RST_SHIFT" data-ref="_M/GFT_RAM_LINE_TCP_FLAG_RST_SHIFT">GFT_RAM_LINE_TCP_FLAG_RST_SHIFT</dfn>            23</u></td></tr>
<tr><th id="2357">2357</th><td><u>#define <dfn class="macro" id="_M/GFT_RAM_LINE_TCP_FLAG_PSH_MASK" data-ref="_M/GFT_RAM_LINE_TCP_FLAG_PSH_MASK">GFT_RAM_LINE_TCP_FLAG_PSH_MASK</dfn>             0x1</u></td></tr>
<tr><th id="2358">2358</th><td><u>#define <dfn class="macro" id="_M/GFT_RAM_LINE_TCP_FLAG_PSH_SHIFT" data-ref="_M/GFT_RAM_LINE_TCP_FLAG_PSH_SHIFT">GFT_RAM_LINE_TCP_FLAG_PSH_SHIFT</dfn>            24</u></td></tr>
<tr><th id="2359">2359</th><td><u>#define <dfn class="macro" id="_M/GFT_RAM_LINE_TCP_FLAG_ACK_MASK" data-ref="_M/GFT_RAM_LINE_TCP_FLAG_ACK_MASK">GFT_RAM_LINE_TCP_FLAG_ACK_MASK</dfn>             0x1</u></td></tr>
<tr><th id="2360">2360</th><td><u>#define <dfn class="macro" id="_M/GFT_RAM_LINE_TCP_FLAG_ACK_SHIFT" data-ref="_M/GFT_RAM_LINE_TCP_FLAG_ACK_SHIFT">GFT_RAM_LINE_TCP_FLAG_ACK_SHIFT</dfn>            25</u></td></tr>
<tr><th id="2361">2361</th><td><u>#define <dfn class="macro" id="_M/GFT_RAM_LINE_TCP_FLAG_URG_MASK" data-ref="_M/GFT_RAM_LINE_TCP_FLAG_URG_MASK">GFT_RAM_LINE_TCP_FLAG_URG_MASK</dfn>             0x1</u></td></tr>
<tr><th id="2362">2362</th><td><u>#define <dfn class="macro" id="_M/GFT_RAM_LINE_TCP_FLAG_URG_SHIFT" data-ref="_M/GFT_RAM_LINE_TCP_FLAG_URG_SHIFT">GFT_RAM_LINE_TCP_FLAG_URG_SHIFT</dfn>            26</u></td></tr>
<tr><th id="2363">2363</th><td><u>#define <dfn class="macro" id="_M/GFT_RAM_LINE_TCP_FLAG_ECE_MASK" data-ref="_M/GFT_RAM_LINE_TCP_FLAG_ECE_MASK">GFT_RAM_LINE_TCP_FLAG_ECE_MASK</dfn>             0x1</u></td></tr>
<tr><th id="2364">2364</th><td><u>#define <dfn class="macro" id="_M/GFT_RAM_LINE_TCP_FLAG_ECE_SHIFT" data-ref="_M/GFT_RAM_LINE_TCP_FLAG_ECE_SHIFT">GFT_RAM_LINE_TCP_FLAG_ECE_SHIFT</dfn>            27</u></td></tr>
<tr><th id="2365">2365</th><td><u>#define <dfn class="macro" id="_M/GFT_RAM_LINE_TCP_FLAG_CWR_MASK" data-ref="_M/GFT_RAM_LINE_TCP_FLAG_CWR_MASK">GFT_RAM_LINE_TCP_FLAG_CWR_MASK</dfn>             0x1</u></td></tr>
<tr><th id="2366">2366</th><td><u>#define <dfn class="macro" id="_M/GFT_RAM_LINE_TCP_FLAG_CWR_SHIFT" data-ref="_M/GFT_RAM_LINE_TCP_FLAG_CWR_SHIFT">GFT_RAM_LINE_TCP_FLAG_CWR_SHIFT</dfn>            28</u></td></tr>
<tr><th id="2367">2367</th><td><u>#define <dfn class="macro" id="_M/GFT_RAM_LINE_TCP_FLAG_NS_MASK" data-ref="_M/GFT_RAM_LINE_TCP_FLAG_NS_MASK">GFT_RAM_LINE_TCP_FLAG_NS_MASK</dfn>              0x1</u></td></tr>
<tr><th id="2368">2368</th><td><u>#define <dfn class="macro" id="_M/GFT_RAM_LINE_TCP_FLAG_NS_SHIFT" data-ref="_M/GFT_RAM_LINE_TCP_FLAG_NS_SHIFT">GFT_RAM_LINE_TCP_FLAG_NS_SHIFT</dfn>             29</u></td></tr>
<tr><th id="2369">2369</th><td><u>#define <dfn class="macro" id="_M/GFT_RAM_LINE_DST_PORT_MASK" data-ref="_M/GFT_RAM_LINE_DST_PORT_MASK">GFT_RAM_LINE_DST_PORT_MASK</dfn>                 0x1</u></td></tr>
<tr><th id="2370">2370</th><td><u>#define <dfn class="macro" id="_M/GFT_RAM_LINE_DST_PORT_SHIFT" data-ref="_M/GFT_RAM_LINE_DST_PORT_SHIFT">GFT_RAM_LINE_DST_PORT_SHIFT</dfn>                30</u></td></tr>
<tr><th id="2371">2371</th><td><u>#define <dfn class="macro" id="_M/GFT_RAM_LINE_SRC_PORT_MASK" data-ref="_M/GFT_RAM_LINE_SRC_PORT_MASK">GFT_RAM_LINE_SRC_PORT_MASK</dfn>                 0x1</u></td></tr>
<tr><th id="2372">2372</th><td><u>#define <dfn class="macro" id="_M/GFT_RAM_LINE_SRC_PORT_SHIFT" data-ref="_M/GFT_RAM_LINE_SRC_PORT_SHIFT">GFT_RAM_LINE_SRC_PORT_SHIFT</dfn>                31</u></td></tr>
<tr><th id="2373">2373</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="gft_ram_line::hi" title='gft_ram_line::hi' data-ref="gft_ram_line::hi">hi</dfn>;</td></tr>
<tr><th id="2374">2374</th><td><u>#define <dfn class="macro" id="_M/GFT_RAM_LINE_DSCP_MASK" data-ref="_M/GFT_RAM_LINE_DSCP_MASK">GFT_RAM_LINE_DSCP_MASK</dfn>                     0x1</u></td></tr>
<tr><th id="2375">2375</th><td><u>#define <dfn class="macro" id="_M/GFT_RAM_LINE_DSCP_SHIFT" data-ref="_M/GFT_RAM_LINE_DSCP_SHIFT">GFT_RAM_LINE_DSCP_SHIFT</dfn>                    0</u></td></tr>
<tr><th id="2376">2376</th><td><u>#define <dfn class="macro" id="_M/GFT_RAM_LINE_OVER_IP_PROTOCOL_MASK" data-ref="_M/GFT_RAM_LINE_OVER_IP_PROTOCOL_MASK">GFT_RAM_LINE_OVER_IP_PROTOCOL_MASK</dfn>         0x1</u></td></tr>
<tr><th id="2377">2377</th><td><u>#define <dfn class="macro" id="_M/GFT_RAM_LINE_OVER_IP_PROTOCOL_SHIFT" data-ref="_M/GFT_RAM_LINE_OVER_IP_PROTOCOL_SHIFT">GFT_RAM_LINE_OVER_IP_PROTOCOL_SHIFT</dfn>        1</u></td></tr>
<tr><th id="2378">2378</th><td><u>#define <dfn class="macro" id="_M/GFT_RAM_LINE_DST_IP_MASK" data-ref="_M/GFT_RAM_LINE_DST_IP_MASK">GFT_RAM_LINE_DST_IP_MASK</dfn>                   0x1</u></td></tr>
<tr><th id="2379">2379</th><td><u>#define <dfn class="macro" id="_M/GFT_RAM_LINE_DST_IP_SHIFT" data-ref="_M/GFT_RAM_LINE_DST_IP_SHIFT">GFT_RAM_LINE_DST_IP_SHIFT</dfn>                  2</u></td></tr>
<tr><th id="2380">2380</th><td><u>#define <dfn class="macro" id="_M/GFT_RAM_LINE_SRC_IP_MASK" data-ref="_M/GFT_RAM_LINE_SRC_IP_MASK">GFT_RAM_LINE_SRC_IP_MASK</dfn>                   0x1</u></td></tr>
<tr><th id="2381">2381</th><td><u>#define <dfn class="macro" id="_M/GFT_RAM_LINE_SRC_IP_SHIFT" data-ref="_M/GFT_RAM_LINE_SRC_IP_SHIFT">GFT_RAM_LINE_SRC_IP_SHIFT</dfn>                  3</u></td></tr>
<tr><th id="2382">2382</th><td><u>#define <dfn class="macro" id="_M/GFT_RAM_LINE_PRIORITY_MASK" data-ref="_M/GFT_RAM_LINE_PRIORITY_MASK">GFT_RAM_LINE_PRIORITY_MASK</dfn>                 0x1</u></td></tr>
<tr><th id="2383">2383</th><td><u>#define <dfn class="macro" id="_M/GFT_RAM_LINE_PRIORITY_SHIFT" data-ref="_M/GFT_RAM_LINE_PRIORITY_SHIFT">GFT_RAM_LINE_PRIORITY_SHIFT</dfn>                4</u></td></tr>
<tr><th id="2384">2384</th><td><u>#define <dfn class="macro" id="_M/GFT_RAM_LINE_PROVIDER_VLAN_MASK" data-ref="_M/GFT_RAM_LINE_PROVIDER_VLAN_MASK">GFT_RAM_LINE_PROVIDER_VLAN_MASK</dfn>            0x1</u></td></tr>
<tr><th id="2385">2385</th><td><u>#define <dfn class="macro" id="_M/GFT_RAM_LINE_PROVIDER_VLAN_SHIFT" data-ref="_M/GFT_RAM_LINE_PROVIDER_VLAN_SHIFT">GFT_RAM_LINE_PROVIDER_VLAN_SHIFT</dfn>           5</u></td></tr>
<tr><th id="2386">2386</th><td><u>#define <dfn class="macro" id="_M/GFT_RAM_LINE_VLAN_MASK" data-ref="_M/GFT_RAM_LINE_VLAN_MASK">GFT_RAM_LINE_VLAN_MASK</dfn>                     0x1</u></td></tr>
<tr><th id="2387">2387</th><td><u>#define <dfn class="macro" id="_M/GFT_RAM_LINE_VLAN_SHIFT" data-ref="_M/GFT_RAM_LINE_VLAN_SHIFT">GFT_RAM_LINE_VLAN_SHIFT</dfn>                    6</u></td></tr>
<tr><th id="2388">2388</th><td><u>#define <dfn class="macro" id="_M/GFT_RAM_LINE_DST_MAC_MASK" data-ref="_M/GFT_RAM_LINE_DST_MAC_MASK">GFT_RAM_LINE_DST_MAC_MASK</dfn>                  0x1</u></td></tr>
<tr><th id="2389">2389</th><td><u>#define <dfn class="macro" id="_M/GFT_RAM_LINE_DST_MAC_SHIFT" data-ref="_M/GFT_RAM_LINE_DST_MAC_SHIFT">GFT_RAM_LINE_DST_MAC_SHIFT</dfn>                 7</u></td></tr>
<tr><th id="2390">2390</th><td><u>#define <dfn class="macro" id="_M/GFT_RAM_LINE_SRC_MAC_MASK" data-ref="_M/GFT_RAM_LINE_SRC_MAC_MASK">GFT_RAM_LINE_SRC_MAC_MASK</dfn>                  0x1</u></td></tr>
<tr><th id="2391">2391</th><td><u>#define <dfn class="macro" id="_M/GFT_RAM_LINE_SRC_MAC_SHIFT" data-ref="_M/GFT_RAM_LINE_SRC_MAC_SHIFT">GFT_RAM_LINE_SRC_MAC_SHIFT</dfn>                 8</u></td></tr>
<tr><th id="2392">2392</th><td><u>#define <dfn class="macro" id="_M/GFT_RAM_LINE_TENANT_ID_MASK" data-ref="_M/GFT_RAM_LINE_TENANT_ID_MASK">GFT_RAM_LINE_TENANT_ID_MASK</dfn>                0x1</u></td></tr>
<tr><th id="2393">2393</th><td><u>#define <dfn class="macro" id="_M/GFT_RAM_LINE_TENANT_ID_SHIFT" data-ref="_M/GFT_RAM_LINE_TENANT_ID_SHIFT">GFT_RAM_LINE_TENANT_ID_SHIFT</dfn>               9</u></td></tr>
<tr><th id="2394">2394</th><td><u>#define <dfn class="macro" id="_M/GFT_RAM_LINE_RESERVED1_MASK" data-ref="_M/GFT_RAM_LINE_RESERVED1_MASK">GFT_RAM_LINE_RESERVED1_MASK</dfn>                0x3FFFFF</u></td></tr>
<tr><th id="2395">2395</th><td><u>#define <dfn class="macro" id="_M/GFT_RAM_LINE_RESERVED1_SHIFT" data-ref="_M/GFT_RAM_LINE_RESERVED1_SHIFT">GFT_RAM_LINE_RESERVED1_SHIFT</dfn>               10</u></td></tr>
<tr><th id="2396">2396</th><td>};</td></tr>
<tr><th id="2397">2397</th><td></td></tr>
<tr><th id="2398">2398</th><td></td></tr>
<tr><th id="2399">2399</th><td><i>/*</i></td></tr>
<tr><th id="2400">2400</th><td><i> * Used in the first 2 bits for gft_ram_line: Indication for vlan mask</i></td></tr>
<tr><th id="2401">2401</th><td><i> */</i></td></tr>
<tr><th id="2402">2402</th><td><b>enum</b> <dfn class="type def" id="gft_vlan_select" title='gft_vlan_select' data-ref="gft_vlan_select">gft_vlan_select</dfn> {</td></tr>
<tr><th id="2403">2403</th><td>	<dfn class="enum" id="INNER_PROVIDER_VLAN" title='INNER_PROVIDER_VLAN' data-ref="INNER_PROVIDER_VLAN">INNER_PROVIDER_VLAN</dfn> = <var>0</var>,</td></tr>
<tr><th id="2404">2404</th><td>	<dfn class="enum" id="INNER_VLAN" title='INNER_VLAN' data-ref="INNER_VLAN">INNER_VLAN</dfn> = <var>1</var>,</td></tr>
<tr><th id="2405">2405</th><td>	<dfn class="enum" id="OUTER_PROVIDER_VLAN" title='OUTER_PROVIDER_VLAN' data-ref="OUTER_PROVIDER_VLAN">OUTER_PROVIDER_VLAN</dfn> = <var>2</var>,</td></tr>
<tr><th id="2406">2406</th><td>	<dfn class="enum" id="OUTER_VLAN" title='OUTER_VLAN' data-ref="OUTER_VLAN">OUTER_VLAN</dfn> = <var>3</var>,</td></tr>
<tr><th id="2407">2407</th><td>	<dfn class="enum" id="MAX_GFT_VLAN_SELECT" title='MAX_GFT_VLAN_SELECT' data-ref="MAX_GFT_VLAN_SELECT">MAX_GFT_VLAN_SELECT</dfn></td></tr>
<tr><th id="2408">2408</th><td>};</td></tr>
<tr><th id="2409">2409</th><td></td></tr>
<tr><th id="2410">2410</th><td></td></tr>
<tr><th id="2411">2411</th><td><u>#<span data-ppcond="9">endif</span> /* __ECORE_HSI_ETH__ */</u></td></tr>
<tr><th id="2412">2412</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='ecore_cxt.c.html'>vpp_1804/build-root/build-vpp_debug-native/dpdk/dpdk-stable-18.02.1/drivers/net/qede/base/ecore_cxt.c</a><br/>Generated on <em>2018-Jul-29</em> from project vpp_1804 revision <em>18.04</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
