============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.10-p001_1
  Generated on:           Nov 26 2024  09:37:23 am
  Module:                 b14
  Technology library:     slow_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

             Pin                        Type       Fanout Load Slew Delay Arrival   
                                                          (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------------
(clock clk)                          launch                                     0 R 
reg3_reg[3]/CK                                                    0    +0       0 R 
reg3_reg[3]/Q                        DFFRX1LVT          4  1.4   33  +177     177 R 
g25295__5122/B                                                         +0     177   
g25295__5122/Y                       NAND2X1LVT         3  1.0   55   +51     228 F 
g25203__5107/B                                                         +0     228   
g25203__5107/Y                       NOR2BX1LVT         3  0.8   44   +50     278 R 
g25182__5477/B                                                         +0     278   
g25182__5477/Y                       AND2X1LVT          3  1.0   24   +95     373 R 
g25167__7410/B                                                         +0     373   
g25167__7410/Y                       NAND2X1LVT         3  0.8   48   +43     416 F 
g25155__2883/B                                                         +0     416   
g25155__2883/Y                       NOR2BX1LVT         3  0.8   43   +47     464 R 
g25140__6131/B                                                         +0     464   
g25140__6131/Y                       AND2X1LVT          3  1.2   27   +96     559 R 
g25128__1617/B                                                         +0     559   
g25128__1617/Y                       NAND2X1LVT         3  1.0   54   +48     608 F 
g25060__5122/B                                                         +0     608   
g25060__5122/Y                       NOR2BX1LVT         3  1.0   50   +53     661 R 
g25002__7482/B                                                         +0     661   
g25002__7482/Y                       NAND2X1LVT         3  0.8   51   +55     717 F 
g24995__8246/B                                                         +0     717   
g24995__8246/Y                       NOR2BX1LVT         3  1.0   49   +52     768 R 
g24992__2802/B                                                         +0     768   
g24992__2802/Y                       NAND2X1LVT         3  0.8   50   +55     824 F 
g24988__5526/B                                                         +0     824   
g24988__5526/Y                       NOR2BX1LVT         3  1.0   49   +52     875 R 
g24985__6260/B                                                         +0     875   
g24985__6260/Y                       NAND2X1LVT         3  0.8   50   +55     930 F 
g24980__7410/B                                                         +0     930   
g24980__7410/Y                       NOR2BX1LVT         3  1.0   49   +52     982 R 
g24976__9945/B                                                         +0     982   
g24976__9945/Y                       NAND2X1LVT         3  0.8   50   +55    1037 F 
g24972__7482/B                                                         +0    1037   
g24972__7482/Y                       NOR2X1LVT          3  1.0   49   +52    1089 R 
g24968__7098/B                                                         +0    1089   
g24968__7098/Y                       NAND2X1LVT         3  1.0   57   +59    1148 F 
g24964__2802/B                                                         +0    1148   
g24964__2802/Y                       NOR2X1LVT          3  1.2   55   +58    1205 R 
g24960__5526/B                                                         +0    1205   
g24960__5526/Y                       NAND2X1LVT         3  1.0   58   +62    1267 F 
g24956__6260/B                                                         +0    1267   
g24956__6260/Y                       NOR2BX1LVT         3  0.6   39   +48    1315 R 
g24951__6417/B                                                         +0    1315   
g24951__6417/Y                       AND2X1LVT          3  0.8   21   +91    1406 R 
g24945__9945/B                                                         +0    1406   
g24945__9945/Y                       NAND2X1LVT         3  0.8   47   +42    1448 F 
g24939__7482/B                                                         +0    1448   
g24939__7482/Y                       NOR2BX1LVT         3  0.6   38   +44    1492 R 
g24933__8246/B                                                         +0    1492   
g24933__8246/Y                       AND2X1LVT          3  1.0   24   +92    1584 R 
g24928__3680/B                                                         +0    1584   
g24928__3680/Y                       NAND2X1LVT         3  1.0   54   +47    1632 F 
g33367/B0                                                              +0    1632   
g33367/Y                             OA21X1LVT          3  0.6   21   +65    1696 F 
g24922__5107/A1N                                                       +0    1696   
g24922__5107/Y                       OAI2BB1X2LVT      15  4.4   97  +100    1796 F 
lt_118_19_Y_gt_138_23_g1145/B                                          +0    1796   
lt_118_19_Y_gt_138_23_g1145/Y        NAND2BXLLVT        1  0.2   28   +59    1855 R 
lt_118_19_Y_gt_138_23_g1089/C                                          +0    1855   
lt_118_19_Y_gt_138_23_g1089/Y        NAND3BXLLVT        3  0.8  121   +90    1946 F 
lt_118_19_Y_gt_138_23_g1062/B                                          +0    1946   
lt_118_19_Y_gt_138_23_g1062/Y        NOR2XLLVT          1  0.2   37   +76    2022 R 
lt_118_19_Y_gt_138_23_g1043/A1N                                        +0    2022   
lt_118_19_Y_gt_138_23_g1043/Y        OAI2BB1X1LVT       1  0.4   20   +83    2105 R 
lt_118_19_Y_gt_138_23_g1041/B                                          +0    2105   
lt_118_19_Y_gt_138_23_g1041/Y        NOR2X1LVT          2  0.6   33   +23    2128 F 
g33400/B0                                                              +0    2128   
g33400/Y                             AOI2BB1XLLVT       1  0.5   43   +49    2177 R 
g32971__8246/S0                                                        +0    2177   
g32971__8246/Y                       MXI2XLLVT          1  0.2   45   +54    2231 R 
g32898__5477/B                                                         +0    2231   
g32898__5477/Y                       NAND2BXLLVT        1  0.4   49   +55    2286 F 
g32327__1881/A0                                                        +0    2286   
g32327__1881/Y                       AOI21X1LVT         1  0.4   38   +56    2342 R 
g32310__6131/A1                                                        +0    2342   
g32310__6131/Y                       OAI21X1LVT         1  0.4   47   +49    2391 F 
g32309__7098/B0                                                        +0    2391   
g32309__7098/Y                       OAI2BB1X1LVT       1  0.3   21   +35    2426 R 
B_reg/D                         <<<  DFFRHQX1LVT                       +0    2426   
B_reg/CK                             setup                        0   +70    2496 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                          capture                                 2500 R 
------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :       4ps 
Start-point  : reg3_reg[3]/CK
End-point    : B_reg/D

