

================================================================
== Vitis HLS Report for 'dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_s'
================================================================
* Date:           Sun Nov  3 14:22:14 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.196 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       10|       10|  50.000 ns|  50.000 ns|   10|   10|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------------+---------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                          |                                                               |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                                 Instance                                 |                             Module                            |   min   |   max   |    min    |    max    | min | max |   Type  |
        +--------------------------------------------------------------------------+---------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_dense_latency_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config15_s_fu_289  |dense_latency_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config15_s  |        7|        7|  35.000 ns|  35.000 ns|    1|    1|      yes|
        +--------------------------------------------------------------------------+---------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|  598|   61486|  14614|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    101|    -|
|Register         |        -|    -|    1197|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|  598|   62683|  14717|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|  271|      58|     27|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------------------+---------------------------------------------------------------+---------+-----+-------+-------+-----+
    |                                 Instance                                 |                             Module                            | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +--------------------------------------------------------------------------+---------------------------------------------------------------+---------+-----+-------+-------+-----+
    |grp_dense_latency_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config15_s_fu_289  |dense_latency_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config15_s  |        0|  598|  61486|  14614|    0|
    +--------------------------------------------------------------------------+---------------------------------------------------------------+---------+-----+-------+-------+-----+
    |Total                                                                     |                                                               |        0|  598|  61486|  14614|    0|
    +--------------------------------------------------------------------------+---------------------------------------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  65|         12|    1|         12|
    |ap_done            |   9|          2|    1|          2|
    |layer14_out_blk_n  |   9|          2|    1|          2|
    |layer15_out_blk_n  |   9|          2|    1|          2|
    |real_start         |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 101|         20|    5|         20|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |ap_CS_fsm               |  11|   0|   11|          0|
    |ap_done_reg             |   1|   0|    1|          0|
    |data_pack_100_reg_1231  |  16|   0|   16|          0|
    |data_pack_101_reg_1236  |  16|   0|   16|          0|
    |data_pack_102_reg_1241  |  16|   0|   16|          0|
    |data_pack_103_reg_1246  |  16|   0|   16|          0|
    |data_pack_104_reg_1251  |  16|   0|   16|          0|
    |data_pack_105_reg_1256  |  16|   0|   16|          0|
    |data_pack_106_reg_1261  |  16|   0|   16|          0|
    |data_pack_107_reg_1266  |  16|   0|   16|          0|
    |data_pack_108_reg_1271  |  16|   0|   16|          0|
    |data_pack_109_reg_1276  |  16|   0|   16|          0|
    |data_pack_110_reg_1281  |  16|   0|   16|          0|
    |data_pack_111_reg_1286  |  16|   0|   16|          0|
    |data_pack_112_reg_1291  |  16|   0|   16|          0|
    |data_pack_113_reg_1296  |  16|   0|   16|          0|
    |data_pack_114_reg_1301  |  16|   0|   16|          0|
    |data_pack_115_reg_1306  |  16|   0|   16|          0|
    |data_pack_116_reg_1311  |  16|   0|   16|          0|
    |data_pack_117_reg_1316  |  16|   0|   16|          0|
    |data_pack_118_reg_1321  |  16|   0|   16|          0|
    |data_pack_119_reg_1326  |  16|   0|   16|          0|
    |data_pack_120_reg_1331  |  16|   0|   16|          0|
    |data_pack_121_reg_1336  |  16|   0|   16|          0|
    |data_pack_122_reg_1341  |  16|   0|   16|          0|
    |data_pack_123_reg_1346  |  16|   0|   16|          0|
    |data_pack_124_reg_1351  |  16|   0|   16|          0|
    |data_pack_125_reg_1356  |  16|   0|   16|          0|
    |data_pack_126_reg_1361  |  16|   0|   16|          0|
    |data_pack_64_reg_1051   |  16|   0|   16|          0|
    |data_pack_65_reg_1056   |  16|   0|   16|          0|
    |data_pack_66_reg_1061   |  16|   0|   16|          0|
    |data_pack_67_reg_1066   |  16|   0|   16|          0|
    |data_pack_68_reg_1071   |  16|   0|   16|          0|
    |data_pack_69_reg_1076   |  16|   0|   16|          0|
    |data_pack_70_reg_1081   |  16|   0|   16|          0|
    |data_pack_71_reg_1086   |  16|   0|   16|          0|
    |data_pack_72_reg_1091   |  16|   0|   16|          0|
    |data_pack_73_reg_1096   |  16|   0|   16|          0|
    |data_pack_74_reg_1101   |  16|   0|   16|          0|
    |data_pack_75_reg_1106   |  16|   0|   16|          0|
    |data_pack_76_reg_1111   |  16|   0|   16|          0|
    |data_pack_77_reg_1116   |  16|   0|   16|          0|
    |data_pack_78_reg_1121   |  16|   0|   16|          0|
    |data_pack_79_reg_1126   |  16|   0|   16|          0|
    |data_pack_80_reg_1131   |  16|   0|   16|          0|
    |data_pack_81_reg_1136   |  16|   0|   16|          0|
    |data_pack_82_reg_1141   |  16|   0|   16|          0|
    |data_pack_83_reg_1146   |  16|   0|   16|          0|
    |data_pack_84_reg_1151   |  16|   0|   16|          0|
    |data_pack_85_reg_1156   |  16|   0|   16|          0|
    |data_pack_86_reg_1161   |  16|   0|   16|          0|
    |data_pack_87_reg_1166   |  16|   0|   16|          0|
    |data_pack_88_reg_1171   |  16|   0|   16|          0|
    |data_pack_89_reg_1176   |  16|   0|   16|          0|
    |data_pack_90_reg_1181   |  16|   0|   16|          0|
    |data_pack_91_reg_1186   |  16|   0|   16|          0|
    |data_pack_92_reg_1191   |  16|   0|   16|          0|
    |data_pack_93_reg_1196   |  16|   0|   16|          0|
    |data_pack_94_reg_1201   |  16|   0|   16|          0|
    |data_pack_95_reg_1206   |  16|   0|   16|          0|
    |data_pack_96_reg_1211   |  16|   0|   16|          0|
    |data_pack_97_reg_1216   |  16|   0|   16|          0|
    |data_pack_98_reg_1221   |  16|   0|   16|          0|
    |data_pack_99_reg_1226   |  16|   0|   16|          0|
    |data_pack_reg_1046      |  16|   0|   16|          0|
    |res_136_reg_1371        |  16|   0|   16|          0|
    |res_137_reg_1376        |  16|   0|   16|          0|
    |res_138_reg_1381        |  16|   0|   16|          0|
    |res_139_reg_1386        |  16|   0|   16|          0|
    |res_140_reg_1391        |  16|   0|   16|          0|
    |res_141_reg_1396        |  16|   0|   16|          0|
    |res_142_reg_1401        |  16|   0|   16|          0|
    |res_143_reg_1406        |  16|   0|   16|          0|
    |res_144_reg_1411        |  16|   0|   16|          0|
    |res_reg_1366            |  16|   0|   16|          0|
    |start_once_reg          |   1|   0|    1|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   |1197|   0| 1197|          0|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+------+------------+---------------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits |  Protocol  |                            Source Object                            |    C Type    |
+----------------------------+-----+------+------------+---------------------------------------------------------------------+--------------+
|ap_clk                      |   in|     1|  ap_ctrl_hs|  dense<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,10u>,config15>|  return value|
|ap_rst                      |   in|     1|  ap_ctrl_hs|  dense<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,10u>,config15>|  return value|
|ap_start                    |   in|     1|  ap_ctrl_hs|  dense<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,10u>,config15>|  return value|
|start_full_n                |   in|     1|  ap_ctrl_hs|  dense<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,10u>,config15>|  return value|
|ap_done                     |  out|     1|  ap_ctrl_hs|  dense<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,10u>,config15>|  return value|
|ap_continue                 |   in|     1|  ap_ctrl_hs|  dense<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,10u>,config15>|  return value|
|ap_idle                     |  out|     1|  ap_ctrl_hs|  dense<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,10u>,config15>|  return value|
|ap_ready                    |  out|     1|  ap_ctrl_hs|  dense<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,10u>,config15>|  return value|
|start_out                   |  out|     1|  ap_ctrl_hs|  dense<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,10u>,config15>|  return value|
|start_write                 |  out|     1|  ap_ctrl_hs|  dense<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,10u>,config15>|  return value|
|layer14_out_dout            |   in|  1024|     ap_fifo|                                                          layer14_out|       pointer|
|layer14_out_num_data_valid  |   in|     2|     ap_fifo|                                                          layer14_out|       pointer|
|layer14_out_fifo_cap        |   in|     2|     ap_fifo|                                                          layer14_out|       pointer|
|layer14_out_empty_n         |   in|     1|     ap_fifo|                                                          layer14_out|       pointer|
|layer14_out_read            |  out|     1|     ap_fifo|                                                          layer14_out|       pointer|
|layer15_out_din             |  out|   160|     ap_fifo|                                                          layer15_out|       pointer|
|layer15_out_num_data_valid  |   in|     2|     ap_fifo|                                                          layer15_out|       pointer|
|layer15_out_fifo_cap        |   in|     2|     ap_fifo|                                                          layer15_out|       pointer|
|layer15_out_full_n          |   in|     1|     ap_fifo|                                                          layer15_out|       pointer|
|layer15_out_write           |  out|     1|     ap_fifo|                                                          layer15_out|       pointer|
+----------------------------+-----+------+------------+---------------------------------------------------------------------+--------------+

