Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Oct 22 05:05:49 2020
| Host         : Ori-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Parameterized_Ping_Pong_Counter_control_sets_placed.rpt
| Design       : Parameterized_Ping_Pong_Counter
| Device       : xc7a35t
------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    39 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              29 |           12 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              56 |           15 |
| Yes          | No                    | No                     |               4 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+---------------+------------------------+------------------+----------------+--------------+
|         Clock Signal         | Enable Signal |    Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------+---------------+------------------------+------------------+----------------+--------------+
|  Clock2/count_reg[19]_0      |               |                        |                1 |              1 |         1.00 |
| ~Clock2/count_reg[19]_0      |               |                        |                1 |              2 |         2.00 |
|  Clock2/count_reg[19]_0      | do1/E[0]      |                        |                2 |              4 |         2.00 |
|  Clock/CLK                   |               | do1/sout               |                1 |              4 |         4.00 |
|  Clock/CLK                   |               |                        |                1 |              7 |         7.00 |
|  next_display_reg[6]_i_2_n_0 |               |                        |                3 |              7 |         2.33 |
| ~clk_IBUF_BUFG               |               |                        |                6 |             12 |         2.00 |
|  clk_IBUF_BUFG               |               | do1/sout               |                7 |             26 |         3.71 |
|  clk_IBUF_BUFG               |               | Clock/count[0]_i_1_n_0 |                7 |             26 |         3.71 |
+------------------------------+---------------+------------------------+------------------+----------------+--------------+


