#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000204c71b4e40 .scope module, "SHIFT_REGISTER_4BIT" "SHIFT_REGISTER_4BIT" 2 17;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 4 "P_DATA_IN";
    .port_info 3 /INPUT 1 "S_DATA_IN";
    .port_info 4 /INPUT 1 "SH_LD";
    .port_info 5 /OUTPUT 4 "DATA_OUT";
o00000204c71c67b8 .functor BUFZ 1, C4<z>; HiZ drive
L_00000204c7220820 .functor NOT 1, o00000204c71c67b8, C4<0>, C4<0>, C4<0>;
o00000204c71c66c8 .functor BUFZ 1, C4<z>; HiZ drive
L_00000204c7220ba0 .functor NOT 1, o00000204c71c66c8, C4<0>, C4<0>, C4<0>;
L_00000204c7220f90 .functor AND 1, L_00000204c721ee60, L_00000204c7220ba0, C4<1>, C4<1>;
L_00000204c72207b0 .functor OR 1, L_00000204c721ef00, o00000204c71c66c8, C4<0>, C4<0>;
L_00000204c7220c10 .functor AND 1, L_00000204c721db00, L_00000204c7220ba0, C4<1>, C4<1>;
L_00000204c7220dd0 .functor OR 1, L_00000204c721dba0, o00000204c71c66c8, C4<0>, C4<0>;
L_00000204c72203c0 .functor AND 1, L_00000204c721efa0, L_00000204c7220ba0, C4<1>, C4<1>;
L_00000204c7220f20 .functor OR 1, L_00000204c721f040, o00000204c71c66c8, C4<0>, C4<0>;
L_00000204c7221000 .functor AND 1, L_00000204c7222440, L_00000204c7220ba0, C4<1>, C4<1>;
L_00000204c7221230 .functor OR 1, L_00000204c7222a80, o00000204c71c66c8, C4<0>, C4<0>;
L_00000204c7223328 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
L_00000204c7220b30 .functor AND 1, L_00000204c7220820, L_00000204c7223328, C4<1>, C4<1>;
L_00000204c7223370 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
L_00000204c7220c80 .functor NOR 1, L_00000204c7220820, L_00000204c7223370, C4<0>, C4<0>;
L_00000204c72233b8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
L_00000204c72204a0 .functor AND 1, L_00000204c7220820, L_00000204c72233b8, C4<1>, C4<1>;
L_00000204c7223400 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
L_00000204c7220350 .functor NOR 1, L_00000204c7220820, L_00000204c7223400, C4<0>, C4<0>;
L_00000204c7223448 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
L_00000204c7220900 .functor AND 1, L_00000204c7220820, L_00000204c7223448, C4<1>, C4<1>;
L_00000204c7223490 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
L_00000204c7220cf0 .functor NOR 1, L_00000204c7220820, L_00000204c7223490, C4<0>, C4<0>;
L_00000204c72234d8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
L_00000204c7220430 .functor AND 1, L_00000204c7220820, L_00000204c72234d8, C4<1>, C4<1>;
L_00000204c7223520 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
L_00000204c7221070 .functor NOR 1, L_00000204c7220820, L_00000204c7223520, C4<0>, C4<0>;
o00000204c71c5fd8 .functor BUFZ 1, C4<z>; HiZ drive
v00000204c71b3170_0 .net "CLK", 0 0, o00000204c71c5fd8;  0 drivers
v00000204c71b2b30_0 .net "CLR", 0 0, o00000204c71c66c8;  0 drivers
v00000204c71b2bd0_0 .net "DATA_OUT", 3 0, L_00000204c721f680;  1 drivers
v00000204c71b19b0_0 .net "D_CLR", 3 0, L_00000204c7223160;  1 drivers
v00000204c71b3210_0 .net "D_PRE", 3 0, L_00000204c7222d00;  1 drivers
o00000204c71c6788 .functor BUFZ 4, C4<zzzz>; HiZ drive
v00000204c71b1a50_0 .net "P_DATA_IN", 3 0, o00000204c71c6788;  0 drivers
v00000204c71b17d0_0 .net "SH_LD", 0 0, o00000204c71c67b8;  0 drivers
v00000204c71af930_0 .net "S_CLR", 3 0, L_00000204c7222bc0;  1 drivers
o00000204c71c6038 .functor BUFZ 1, C4<z>; HiZ drive
v00000204c71afbb0_0 .net "S_DATA_IN", 0 0, o00000204c71c6038;  0 drivers
v00000204c71af430_0 .net "S_PRE", 3 0, L_00000204c7221680;  1 drivers
v00000204c71aff70_0 .net *"_ivl_101", 0 0, L_00000204c7220cf0;  1 drivers
v00000204c71afd90_0 .net *"_ivl_103", 0 0, L_00000204c7223490;  1 drivers
v00000204c721e1e0_0 .net *"_ivl_106", 0 0, L_00000204c7220430;  1 drivers
v00000204c721e640_0 .net *"_ivl_109", 0 0, L_00000204c72234d8;  1 drivers
v00000204c721e140_0 .net *"_ivl_112", 0 0, L_00000204c7221070;  1 drivers
v00000204c721ea00_0 .net *"_ivl_115", 0 0, L_00000204c7223520;  1 drivers
v00000204c721e280_0 .net *"_ivl_34", 0 0, L_00000204c7220f90;  1 drivers
v00000204c721dc40_0 .net *"_ivl_37", 0 0, L_00000204c721ee60;  1 drivers
v00000204c721de20_0 .net *"_ivl_39", 0 0, L_00000204c72207b0;  1 drivers
v00000204c721e3c0_0 .net *"_ivl_42", 0 0, L_00000204c721ef00;  1 drivers
v00000204c721eb40_0 .net *"_ivl_44", 0 0, L_00000204c7220c10;  1 drivers
v00000204c721f180_0 .net *"_ivl_47", 0 0, L_00000204c721db00;  1 drivers
v00000204c721f220_0 .net *"_ivl_49", 0 0, L_00000204c7220dd0;  1 drivers
v00000204c721e000_0 .net *"_ivl_52", 0 0, L_00000204c721dba0;  1 drivers
v00000204c721f720_0 .net *"_ivl_54", 0 0, L_00000204c72203c0;  1 drivers
v00000204c721e500_0 .net *"_ivl_57", 0 0, L_00000204c721efa0;  1 drivers
v00000204c721e780_0 .net *"_ivl_59", 0 0, L_00000204c7220f20;  1 drivers
v00000204c721f2c0_0 .net *"_ivl_62", 0 0, L_00000204c721f040;  1 drivers
v00000204c721e6e0_0 .net *"_ivl_64", 0 0, L_00000204c7221000;  1 drivers
v00000204c721d920_0 .net *"_ivl_68", 0 0, L_00000204c7222440;  1 drivers
v00000204c721e460_0 .net *"_ivl_70", 0 0, L_00000204c7221230;  1 drivers
v00000204c721e820_0 .net *"_ivl_74", 0 0, L_00000204c7222a80;  1 drivers
v00000204c721f400_0 .net *"_ivl_76", 0 0, L_00000204c7220b30;  1 drivers
v00000204c721eaa0_0 .net *"_ivl_78", 0 0, L_00000204c7223328;  1 drivers
v00000204c721dce0_0 .net *"_ivl_81", 0 0, L_00000204c7220c80;  1 drivers
v00000204c721ed20_0 .net *"_ivl_83", 0 0, L_00000204c7223370;  1 drivers
v00000204c721e320_0 .net *"_ivl_86", 0 0, L_00000204c72204a0;  1 drivers
v00000204c721da60_0 .net *"_ivl_88", 0 0, L_00000204c72233b8;  1 drivers
v00000204c721f0e0_0 .net *"_ivl_91", 0 0, L_00000204c7220350;  1 drivers
v00000204c721f360_0 .net *"_ivl_93", 0 0, L_00000204c7223400;  1 drivers
v00000204c721d9c0_0 .net *"_ivl_96", 0 0, L_00000204c7220900;  1 drivers
v00000204c721f4a0_0 .net *"_ivl_98", 0 0, L_00000204c7223448;  1 drivers
v00000204c721f540_0 .net "notCLR", 0 0, L_00000204c7220ba0;  1 drivers
v00000204c721e5a0_0 .net "notSH_LD", 0 0, L_00000204c7220820;  1 drivers
L_00000204c721e8c0 .part L_00000204c7223160, 0, 1;
L_00000204c721e960 .part L_00000204c7222d00, 0, 1;
L_00000204c721ebe0 .part L_00000204c721f680, 0, 1;
L_00000204c721ec80 .part L_00000204c7223160, 1, 1;
L_00000204c721f5e0 .part L_00000204c7222d00, 1, 1;
L_00000204c721edc0 .part L_00000204c721f680, 1, 1;
L_00000204c721df60 .part L_00000204c7223160, 2, 1;
L_00000204c721dec0 .part L_00000204c7222d00, 2, 1;
L_00000204c721f680 .concat8 [ 1 1 1 1], v00000204c71b1cd0_0, v00000204c71b23b0_0, v00000204c71b26d0_0, v00000204c71b29f0_0;
L_00000204c721dd80 .part L_00000204c721f680, 2, 1;
L_00000204c721e0a0 .part L_00000204c7223160, 3, 1;
L_00000204c721f7c0 .part L_00000204c7222d00, 3, 1;
L_00000204c721ee60 .part L_00000204c7221680, 0, 1;
L_00000204c721ef00 .part L_00000204c7222bc0, 0, 1;
L_00000204c721db00 .part L_00000204c7221680, 1, 1;
L_00000204c721dba0 .part L_00000204c7222bc0, 1, 1;
L_00000204c721efa0 .part L_00000204c7221680, 2, 1;
L_00000204c721f040 .part L_00000204c7222bc0, 2, 1;
L_00000204c7222d00 .concat8 [ 1 1 1 1], L_00000204c7220f90, L_00000204c7220c10, L_00000204c72203c0, L_00000204c7221000;
L_00000204c7222440 .part L_00000204c7221680, 3, 1;
L_00000204c7223160 .concat8 [ 1 1 1 1], L_00000204c72207b0, L_00000204c7220dd0, L_00000204c7220f20, L_00000204c7221230;
L_00000204c7222a80 .part L_00000204c7222bc0, 3, 1;
L_00000204c7221680 .concat8 [ 1 1 1 1], L_00000204c7220b30, L_00000204c72204a0, L_00000204c7220900, L_00000204c7220430;
L_00000204c7222bc0 .concat8 [ 1 1 1 1], L_00000204c7220c80, L_00000204c7220350, L_00000204c7220cf0, L_00000204c7221070;
S_00000204c712d050 .scope module, "dff0" "d_ff" 2 33, 3 7 0, S_00000204c71b4e40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v00000204c71b2130_0 .net "CLK", 0 0, o00000204c71c5fd8;  alias, 0 drivers
v00000204c71b21d0_0 .net "CLR", 0 0, L_00000204c721e8c0;  1 drivers
v00000204c71b2ef0_0 .net "DATA", 0 0, o00000204c71c6038;  alias, 0 drivers
v00000204c71b1f50_0 .net "PRE", 0 0, L_00000204c721e960;  1 drivers
v00000204c71b1cd0_0 .var "Q", 0 0;
E_00000204c71c4070/0 .event anyedge, v00000204c71b1f50_0, v00000204c71b21d0_0;
E_00000204c71c4070/1 .event posedge, v00000204c71b2130_0;
E_00000204c71c4070 .event/or E_00000204c71c4070/0, E_00000204c71c4070/1;
S_00000204c712d1e0 .scope module, "dff1" "d_ff" 2 34, 3 7 0, S_00000204c71b4e40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v00000204c71b2770_0 .net "CLK", 0 0, o00000204c71c5fd8;  alias, 0 drivers
v00000204c71b1550_0 .net "CLR", 0 0, L_00000204c721ec80;  1 drivers
v00000204c71b2310_0 .net "DATA", 0 0, L_00000204c721ebe0;  1 drivers
v00000204c71b2810_0 .net "PRE", 0 0, L_00000204c721f5e0;  1 drivers
v00000204c71b23b0_0 .var "Q", 0 0;
E_00000204c71c4c30/0 .event anyedge, v00000204c71b2810_0, v00000204c71b1550_0;
E_00000204c71c4c30/1 .event posedge, v00000204c71b2130_0;
E_00000204c71c4c30 .event/or E_00000204c71c4c30/0, E_00000204c71c4c30/1;
S_00000204c7182d20 .scope module, "dff2" "d_ff" 2 35, 3 7 0, S_00000204c71b4e40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v00000204c71b1870_0 .net "CLK", 0 0, o00000204c71c5fd8;  alias, 0 drivers
v00000204c71b2450_0 .net "CLR", 0 0, L_00000204c721df60;  1 drivers
v00000204c71b2590_0 .net "DATA", 0 0, L_00000204c721edc0;  1 drivers
v00000204c71b3030_0 .net "PRE", 0 0, L_00000204c721dec0;  1 drivers
v00000204c71b26d0_0 .var "Q", 0 0;
E_00000204c71c4bf0/0 .event anyedge, v00000204c71b3030_0, v00000204c71b2450_0;
E_00000204c71c4bf0/1 .event posedge, v00000204c71b2130_0;
E_00000204c71c4bf0 .event/or E_00000204c71c4bf0/0, E_00000204c71c4bf0/1;
S_00000204c7182eb0 .scope module, "dff3" "d_ff" 2 36, 3 7 0, S_00000204c71b4e40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v00000204c71b1730_0 .net "CLK", 0 0, o00000204c71c5fd8;  alias, 0 drivers
v00000204c71b2f90_0 .net "CLR", 0 0, L_00000204c721e0a0;  1 drivers
v00000204c71b30d0_0 .net "DATA", 0 0, L_00000204c721dd80;  1 drivers
v00000204c71b2950_0 .net "PRE", 0 0, L_00000204c721f7c0;  1 drivers
v00000204c71b29f0_0 .var "Q", 0 0;
E_00000204c71c4770/0 .event anyedge, v00000204c71b2950_0, v00000204c71b2f90_0;
E_00000204c71c4770/1 .event posedge, v00000204c71b2130_0;
E_00000204c71c4770 .event/or E_00000204c71c4770/0, E_00000204c71c4770/1;
    .scope S_00000204c712d050;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000204c71b1cd0_0, 0;
    %end;
    .thread T_0;
    .scope S_00000204c712d050;
T_1 ;
    %wait E_00000204c71c4070;
    %load/vec4 v00000204c71b21d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_1.2, 4;
    %load/vec4 v00000204c71b1f50_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v00000204c71b1cd0_0;
    %assign/vec4 v00000204c71b1cd0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000204c71b21d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.3, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000204c71b1cd0_0, 0;
    %jmp T_1.4;
T_1.3 ;
    %load/vec4 v00000204c71b1f50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.5, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000204c71b1cd0_0, 0;
    %jmp T_1.6;
T_1.5 ;
    %load/vec4 v00000204c71b2ef0_0;
    %assign/vec4 v00000204c71b1cd0_0, 0;
T_1.6 ;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000204c712d1e0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000204c71b23b0_0, 0;
    %end;
    .thread T_2;
    .scope S_00000204c712d1e0;
T_3 ;
    %wait E_00000204c71c4c30;
    %load/vec4 v00000204c71b1550_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_3.2, 4;
    %load/vec4 v00000204c71b2810_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v00000204c71b23b0_0;
    %assign/vec4 v00000204c71b23b0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000204c71b1550_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.3, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000204c71b23b0_0, 0;
    %jmp T_3.4;
T_3.3 ;
    %load/vec4 v00000204c71b2810_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.5, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000204c71b23b0_0, 0;
    %jmp T_3.6;
T_3.5 ;
    %load/vec4 v00000204c71b2310_0;
    %assign/vec4 v00000204c71b23b0_0, 0;
T_3.6 ;
T_3.4 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000204c7182d20;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000204c71b26d0_0, 0;
    %end;
    .thread T_4;
    .scope S_00000204c7182d20;
T_5 ;
    %wait E_00000204c71c4bf0;
    %load/vec4 v00000204c71b2450_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_5.2, 4;
    %load/vec4 v00000204c71b3030_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v00000204c71b26d0_0;
    %assign/vec4 v00000204c71b26d0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000204c71b2450_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.3, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000204c71b26d0_0, 0;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v00000204c71b3030_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.5, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000204c71b26d0_0, 0;
    %jmp T_5.6;
T_5.5 ;
    %load/vec4 v00000204c71b2590_0;
    %assign/vec4 v00000204c71b26d0_0, 0;
T_5.6 ;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000204c7182eb0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000204c71b29f0_0, 0;
    %end;
    .thread T_6;
    .scope S_00000204c7182eb0;
T_7 ;
    %wait E_00000204c71c4770;
    %load/vec4 v00000204c71b2f90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_7.2, 4;
    %load/vec4 v00000204c71b2950_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000204c71b29f0_0;
    %assign/vec4 v00000204c71b29f0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000204c71b2f90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000204c71b29f0_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v00000204c71b2950_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.5, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000204c71b29f0_0, 0;
    %jmp T_7.6;
T_7.5 ;
    %load/vec4 v00000204c71b30d0_0;
    %assign/vec4 v00000204c71b29f0_0, 0;
T_7.6 ;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "shift_register_4bit.v";
    "./d_ff.v";
