14:01:27 INFO  : Registering command handlers for SDK TCF services
14:01:30 INFO  : Launching XSCT server: xsct.bat -interactive D:\FPGA\hash_test\hash_test.sdk\temp_xsdb_launch_script.tcl
14:01:35 INFO  : XSCT server has started successfully.
14:01:41 INFO  : Successfully done setting XSCT server connection channel  
14:01:41 INFO  : Successfully done setting SDK workspace  
14:01:41 INFO  : Processing command line option -hwspec D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper.hdf.
15:54:13 INFO  : Registering command handlers for SDK TCF services
15:54:17 INFO  : Launching XSCT server: xsct.bat -interactive D:\FPGA\hash_test\hash_test.sdk\temp_xsdb_launch_script.tcl
15:54:22 INFO  : XSCT server has started successfully.
15:54:22 INFO  : Successfully done setting XSCT server connection channel  
15:54:30 INFO  : Successfully done setting SDK workspace  
15:54:30 INFO  : Processing command line option -hwspec D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper.hdf.
15:54:30 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
15:54:40 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1571730784336,  Project:1571637608177
15:54:40 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper.hdf.
15:54:40 INFO  : Copied contents of D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
15:54:47 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:54:58 INFO  : 
15:54:59 INFO  : Updating hardware inferred compiler options for hash.
15:55:08 INFO  : Clearing existing target manager status.
16:06:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:06:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:06:24 INFO  : 'jtag frequency' command is executed.
16:06:24 INFO  : Sourcing of 'D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:06:24 INFO  : Context for 'APU' is selected.
16:06:24 INFO  : System reset is completed.
16:06:27 INFO  : 'after 3000' command is executed.
16:06:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:06:29 INFO  : FPGA configured successfully with bitstream "D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:06:29 INFO  : Context for 'APU' is selected.
16:06:29 INFO  : Hardware design information is loaded from 'D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:06:29 INFO  : 'configparams force-mem-access 1' command is executed.
16:06:29 INFO  : Context for 'APU' is selected.
16:06:30 INFO  : 'ps7_init' command is executed.
16:06:30 INFO  : 'ps7_post_config' command is executed.
16:06:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:30 INFO  : The application 'D:/FPGA/hash_test/hash_test.sdk/hash/Debug/hash.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:06:30 INFO  : 'configparams force-mem-access 0' command is executed.
16:06:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/hash_test/hash_test.sdk/hash/Debug/hash.elf
configparams force-mem-access 0
----------------End of Script----------------

16:06:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:30 INFO  : 'con' command is executed.
16:06:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:06:30 INFO  : Disconnected from the channel tcfchan#1.
16:10:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:10:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:10:20 INFO  : 'jtag frequency' command is executed.
16:10:20 INFO  : Sourcing of 'D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:10:20 INFO  : Context for 'APU' is selected.
16:10:21 INFO  : System reset is completed.
16:10:24 INFO  : 'after 3000' command is executed.
16:10:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:10:26 INFO  : FPGA configured successfully with bitstream "D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:10:26 INFO  : Context for 'APU' is selected.
16:10:28 INFO  : Hardware design information is loaded from 'D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:10:28 INFO  : 'configparams force-mem-access 1' command is executed.
16:10:28 INFO  : Context for 'APU' is selected.
16:10:28 INFO  : 'ps7_init' command is executed.
16:10:28 INFO  : 'ps7_post_config' command is executed.
16:10:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:10:28 INFO  : The application 'D:/FPGA/hash_test/hash_test.sdk/hash/Debug/hash.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:10:28 INFO  : 'configparams force-mem-access 0' command is executed.
16:10:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/hash_test/hash_test.sdk/hash/Debug/hash.elf
configparams force-mem-access 0
----------------End of Script----------------

16:10:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:10:29 INFO  : 'con' command is executed.
16:10:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:10:29 INFO  : Disconnected from the channel tcfchan#2.
16:11:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:11:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:11:55 INFO  : 'jtag frequency' command is executed.
16:11:55 INFO  : Sourcing of 'D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:11:55 INFO  : Context for 'APU' is selected.
16:11:55 INFO  : System reset is completed.
16:11:58 INFO  : 'after 3000' command is executed.
16:11:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:12:00 INFO  : FPGA configured successfully with bitstream "D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:12:00 INFO  : Context for 'APU' is selected.
16:12:00 INFO  : Hardware design information is loaded from 'D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:12:00 INFO  : 'configparams force-mem-access 1' command is executed.
16:12:00 INFO  : Context for 'APU' is selected.
16:12:01 INFO  : 'ps7_init' command is executed.
16:12:01 INFO  : 'ps7_post_config' command is executed.
16:12:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:12:01 INFO  : The application 'D:/FPGA/hash_test/hash_test.sdk/hash/Debug/hash.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:12:01 INFO  : 'configparams force-mem-access 0' command is executed.
16:12:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/hash_test/hash_test.sdk/hash/Debug/hash.elf
configparams force-mem-access 0
----------------End of Script----------------

16:12:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:12:01 INFO  : 'con' command is executed.
16:12:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:12:01 INFO  : Disconnected from the channel tcfchan#3.
16:15:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:15:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:15:05 INFO  : 'jtag frequency' command is executed.
16:15:05 INFO  : Sourcing of 'D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:15:06 INFO  : Context for 'APU' is selected.
16:15:06 INFO  : System reset is completed.
16:15:09 INFO  : 'after 3000' command is executed.
16:15:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:15:11 INFO  : FPGA configured successfully with bitstream "D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:15:11 INFO  : Context for 'APU' is selected.
16:15:11 INFO  : Hardware design information is loaded from 'D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:15:11 INFO  : 'configparams force-mem-access 1' command is executed.
16:15:11 INFO  : Context for 'APU' is selected.
16:15:12 INFO  : 'ps7_init' command is executed.
16:15:12 INFO  : 'ps7_post_config' command is executed.
16:15:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:15:12 INFO  : The application 'D:/FPGA/hash_test/hash_test.sdk/hash/Debug/hash.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:15:12 INFO  : 'configparams force-mem-access 0' command is executed.
16:15:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/hash_test/hash_test.sdk/hash/Debug/hash.elf
configparams force-mem-access 0
----------------End of Script----------------

16:15:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:15:12 INFO  : 'con' command is executed.
16:15:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:15:12 INFO  : Disconnected from the channel tcfchan#4.
16:17:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:17:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:17:01 INFO  : 'jtag frequency' command is executed.
16:17:01 INFO  : Sourcing of 'D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:17:01 INFO  : Context for 'APU' is selected.
16:17:01 INFO  : System reset is completed.
16:17:04 INFO  : 'after 3000' command is executed.
16:17:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:17:07 INFO  : FPGA configured successfully with bitstream "D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:17:07 INFO  : Context for 'APU' is selected.
16:17:07 INFO  : Hardware design information is loaded from 'D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:17:07 INFO  : 'configparams force-mem-access 1' command is executed.
16:17:07 INFO  : Context for 'APU' is selected.
16:17:07 INFO  : 'ps7_init' command is executed.
16:17:07 INFO  : 'ps7_post_config' command is executed.
16:17:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:08 INFO  : The application 'D:/FPGA/hash_test/hash_test.sdk/hash/Debug/hash.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:17:08 INFO  : 'configparams force-mem-access 0' command is executed.
16:17:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/hash_test/hash_test.sdk/hash/Debug/hash.elf
configparams force-mem-access 0
----------------End of Script----------------

16:17:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:08 INFO  : 'con' command is executed.
16:17:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:17:08 INFO  : Disconnected from the channel tcfchan#5.
16:19:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:19:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:19:04 INFO  : 'jtag frequency' command is executed.
16:19:04 INFO  : Sourcing of 'D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:19:05 INFO  : Context for 'APU' is selected.
16:19:05 INFO  : System reset is completed.
16:19:08 INFO  : 'after 3000' command is executed.
16:19:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:19:11 INFO  : FPGA configured successfully with bitstream "D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:19:11 INFO  : Context for 'APU' is selected.
16:19:11 INFO  : Hardware design information is loaded from 'D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:19:11 INFO  : 'configparams force-mem-access 1' command is executed.
16:19:11 INFO  : Context for 'APU' is selected.
16:19:11 INFO  : 'ps7_init' command is executed.
16:19:11 INFO  : 'ps7_post_config' command is executed.
16:19:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:19:12 INFO  : The application 'D:/FPGA/hash_test/hash_test.sdk/hash/Debug/hash.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:19:12 INFO  : 'configparams force-mem-access 0' command is executed.
16:19:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/hash_test/hash_test.sdk/hash/Debug/hash.elf
configparams force-mem-access 0
----------------End of Script----------------

16:19:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:19:12 INFO  : 'con' command is executed.
16:19:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:19:12 INFO  : Disconnected from the channel tcfchan#6.
16:19:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:19:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:19:37 INFO  : 'jtag frequency' command is executed.
16:19:37 INFO  : Sourcing of 'D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:19:37 INFO  : Context for 'APU' is selected.
16:19:37 INFO  : System reset is completed.
16:19:40 INFO  : 'after 3000' command is executed.
16:19:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:19:42 INFO  : FPGA configured successfully with bitstream "D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:19:42 INFO  : Context for 'APU' is selected.
16:19:42 INFO  : Hardware design information is loaded from 'D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:19:42 INFO  : 'configparams force-mem-access 1' command is executed.
16:19:42 INFO  : Context for 'APU' is selected.
16:19:43 INFO  : 'ps7_init' command is executed.
16:19:43 INFO  : 'ps7_post_config' command is executed.
16:19:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:19:43 INFO  : The application 'D:/FPGA/hash_test/hash_test.sdk/hash/Debug/hash.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:19:43 INFO  : 'configparams force-mem-access 0' command is executed.
16:19:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/hash_test/hash_test.sdk/hash/Debug/hash.elf
configparams force-mem-access 0
----------------End of Script----------------

16:19:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:19:43 INFO  : 'con' command is executed.
16:19:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:19:43 INFO  : Disconnected from the channel tcfchan#7.
16:20:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:20:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:20:41 INFO  : 'jtag frequency' command is executed.
16:20:41 INFO  : Sourcing of 'D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:20:41 INFO  : Context for 'APU' is selected.
16:20:41 INFO  : System reset is completed.
16:20:44 INFO  : 'after 3000' command is executed.
16:20:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:20:47 INFO  : FPGA configured successfully with bitstream "D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:20:47 INFO  : Context for 'APU' is selected.
16:20:47 INFO  : Hardware design information is loaded from 'D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:20:47 INFO  : 'configparams force-mem-access 1' command is executed.
16:20:47 INFO  : Context for 'APU' is selected.
16:20:47 INFO  : 'ps7_init' command is executed.
16:20:47 INFO  : 'ps7_post_config' command is executed.
16:20:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:48 INFO  : The application 'D:/FPGA/hash_test/hash_test.sdk/hash/Debug/hash.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:20:48 INFO  : 'configparams force-mem-access 0' command is executed.
16:20:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/hash_test/hash_test.sdk/hash/Debug/hash.elf
configparams force-mem-access 0
----------------End of Script----------------

16:20:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:48 INFO  : 'con' command is executed.
16:20:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:20:48 INFO  : Disconnected from the channel tcfchan#8.
16:21:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:21:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:21:17 INFO  : 'jtag frequency' command is executed.
16:21:17 INFO  : Sourcing of 'D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:21:17 INFO  : Context for 'APU' is selected.
16:21:17 INFO  : System reset is completed.
16:21:20 INFO  : 'after 3000' command is executed.
16:21:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:21:23 INFO  : FPGA configured successfully with bitstream "D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:21:23 INFO  : Context for 'APU' is selected.
16:21:23 INFO  : Hardware design information is loaded from 'D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:21:23 INFO  : 'configparams force-mem-access 1' command is executed.
16:21:23 INFO  : Context for 'APU' is selected.
16:21:23 INFO  : 'ps7_init' command is executed.
16:21:23 INFO  : 'ps7_post_config' command is executed.
16:21:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:21:24 INFO  : The application 'D:/FPGA/hash_test/hash_test.sdk/hash/Debug/hash.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:21:24 INFO  : 'configparams force-mem-access 0' command is executed.
16:21:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/hash_test/hash_test.sdk/hash/Debug/hash.elf
configparams force-mem-access 0
----------------End of Script----------------

16:21:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:21:24 INFO  : 'con' command is executed.
16:21:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:21:24 INFO  : Disconnected from the channel tcfchan#9.
16:21:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:21:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:21:40 INFO  : 'jtag frequency' command is executed.
16:21:40 INFO  : Sourcing of 'D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:21:40 INFO  : Context for 'APU' is selected.
16:21:40 INFO  : System reset is completed.
16:21:43 INFO  : 'after 3000' command is executed.
16:21:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:21:46 INFO  : FPGA configured successfully with bitstream "D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:21:46 INFO  : Context for 'APU' is selected.
16:21:46 INFO  : Hardware design information is loaded from 'D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:21:46 INFO  : 'configparams force-mem-access 1' command is executed.
16:21:46 INFO  : Context for 'APU' is selected.
16:21:46 INFO  : 'ps7_init' command is executed.
16:21:46 INFO  : 'ps7_post_config' command is executed.
16:21:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:21:46 INFO  : The application 'D:/FPGA/hash_test/hash_test.sdk/hash/Debug/hash.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:21:46 INFO  : 'configparams force-mem-access 0' command is executed.
16:21:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/hash_test/hash_test.sdk/hash/Debug/hash.elf
configparams force-mem-access 0
----------------End of Script----------------

16:21:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:21:46 INFO  : 'con' command is executed.
16:21:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:21:46 INFO  : Disconnected from the channel tcfchan#10.
16:23:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:23:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:23:05 INFO  : 'jtag frequency' command is executed.
16:23:05 INFO  : Sourcing of 'D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:23:05 INFO  : Context for 'APU' is selected.
16:23:05 INFO  : System reset is completed.
16:23:08 INFO  : 'after 3000' command is executed.
16:23:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:23:10 INFO  : FPGA configured successfully with bitstream "D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:23:10 INFO  : Context for 'APU' is selected.
16:23:10 INFO  : Hardware design information is loaded from 'D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:23:10 INFO  : 'configparams force-mem-access 1' command is executed.
16:23:10 INFO  : Context for 'APU' is selected.
16:23:11 INFO  : 'ps7_init' command is executed.
16:23:11 INFO  : 'ps7_post_config' command is executed.
16:23:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:23:11 INFO  : The application 'D:/FPGA/hash_test/hash_test.sdk/hash/Debug/hash.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:23:11 INFO  : 'configparams force-mem-access 0' command is executed.
16:23:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/hash_test/hash_test.sdk/hash/Debug/hash.elf
configparams force-mem-access 0
----------------End of Script----------------

16:23:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:23:11 INFO  : 'con' command is executed.
16:23:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:23:11 INFO  : Disconnected from the channel tcfchan#11.
16:23:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:23:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:23:48 INFO  : 'jtag frequency' command is executed.
16:23:48 INFO  : Sourcing of 'D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:23:48 INFO  : Context for 'APU' is selected.
16:23:49 INFO  : System reset is completed.
16:23:52 INFO  : 'after 3000' command is executed.
16:23:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:23:54 INFO  : FPGA configured successfully with bitstream "D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:23:54 INFO  : Context for 'APU' is selected.
16:23:54 INFO  : Hardware design information is loaded from 'D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:23:54 INFO  : 'configparams force-mem-access 1' command is executed.
16:23:54 INFO  : Context for 'APU' is selected.
16:23:54 INFO  : 'ps7_init' command is executed.
16:23:54 INFO  : 'ps7_post_config' command is executed.
16:23:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:23:55 INFO  : The application 'D:/FPGA/hash_test/hash_test.sdk/hash/Debug/hash.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:23:55 INFO  : 'configparams force-mem-access 0' command is executed.
16:23:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/hash_test/hash_test.sdk/hash/Debug/hash.elf
configparams force-mem-access 0
----------------End of Script----------------

16:23:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:23:55 INFO  : 'con' command is executed.
16:23:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:23:55 INFO  : Disconnected from the channel tcfchan#12.
16:24:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:24:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:24:55 INFO  : 'jtag frequency' command is executed.
16:24:55 INFO  : Sourcing of 'D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:24:55 INFO  : Context for 'APU' is selected.
16:24:55 INFO  : System reset is completed.
16:24:58 INFO  : 'after 3000' command is executed.
16:24:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:25:01 INFO  : FPGA configured successfully with bitstream "D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:25:06 INFO  : Context for 'APU' is selected.
16:25:06 INFO  : Hardware design information is loaded from 'D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:25:06 INFO  : 'configparams force-mem-access 1' command is executed.
16:25:06 INFO  : Context for 'APU' is selected.
16:25:07 INFO  : 'ps7_init' command is executed.
16:25:07 INFO  : 'ps7_post_config' command is executed.
16:25:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:07 INFO  : The application 'D:/FPGA/hash_test/hash_test.sdk/hash/Debug/hash.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:25:07 INFO  : 'configparams force-mem-access 0' command is executed.
16:25:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/hash_test/hash_test.sdk/hash/Debug/hash.elf
configparams force-mem-access 0
----------------End of Script----------------

16:25:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:07 INFO  : 'con' command is executed.
16:25:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:25:07 INFO  : Disconnected from the channel tcfchan#13.
16:26:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:26:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:26:07 INFO  : 'jtag frequency' command is executed.
16:26:07 INFO  : Sourcing of 'D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:26:07 INFO  : Context for 'APU' is selected.
16:26:07 INFO  : System reset is completed.
16:26:10 INFO  : 'after 3000' command is executed.
16:26:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:26:12 INFO  : FPGA configured successfully with bitstream "D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:26:12 INFO  : Context for 'APU' is selected.
16:26:12 INFO  : Hardware design information is loaded from 'D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:26:12 INFO  : 'configparams force-mem-access 1' command is executed.
16:26:13 INFO  : Context for 'APU' is selected.
16:26:13 INFO  : 'ps7_init' command is executed.
16:26:13 INFO  : 'ps7_post_config' command is executed.
16:26:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:13 INFO  : The application 'D:/FPGA/hash_test/hash_test.sdk/hash/Debug/hash.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:26:13 INFO  : 'configparams force-mem-access 0' command is executed.
16:26:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/hash_test/hash_test.sdk/hash/Debug/hash.elf
configparams force-mem-access 0
----------------End of Script----------------

16:26:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:13 INFO  : 'con' command is executed.
16:26:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:26:13 INFO  : Disconnected from the channel tcfchan#14.
16:29:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:29:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:29:15 INFO  : 'jtag frequency' command is executed.
16:29:15 INFO  : Sourcing of 'D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:29:15 INFO  : Context for 'APU' is selected.
16:29:15 INFO  : System reset is completed.
16:29:18 INFO  : 'after 3000' command is executed.
16:29:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:29:20 INFO  : FPGA configured successfully with bitstream "D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:29:20 INFO  : Context for 'APU' is selected.
16:29:20 INFO  : Hardware design information is loaded from 'D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:29:20 INFO  : 'configparams force-mem-access 1' command is executed.
16:29:20 INFO  : Context for 'APU' is selected.
16:29:21 INFO  : 'ps7_init' command is executed.
16:29:21 INFO  : 'ps7_post_config' command is executed.
16:29:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:29:21 INFO  : The application 'D:/FPGA/hash_test/hash_test.sdk/hash/Debug/hash.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:29:21 INFO  : 'configparams force-mem-access 0' command is executed.
16:29:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/hash_test/hash_test.sdk/hash/Debug/hash.elf
configparams force-mem-access 0
----------------End of Script----------------

16:29:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:29:21 INFO  : 'con' command is executed.
16:29:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:29:21 INFO  : Disconnected from the channel tcfchan#15.
16:30:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:30:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:30:26 INFO  : 'jtag frequency' command is executed.
16:30:26 INFO  : Sourcing of 'D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:30:26 INFO  : Context for 'APU' is selected.
16:30:26 INFO  : System reset is completed.
16:30:29 INFO  : 'after 3000' command is executed.
16:30:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:30:32 INFO  : FPGA configured successfully with bitstream "D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:30:32 INFO  : Context for 'APU' is selected.
16:30:32 INFO  : Hardware design information is loaded from 'D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:30:32 INFO  : 'configparams force-mem-access 1' command is executed.
16:30:32 INFO  : Context for 'APU' is selected.
16:30:32 INFO  : 'ps7_init' command is executed.
16:30:32 INFO  : 'ps7_post_config' command is executed.
16:30:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:32 INFO  : The application 'D:/FPGA/hash_test/hash_test.sdk/hash/Debug/hash.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:30:32 INFO  : 'configparams force-mem-access 0' command is executed.
16:30:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/hash_test/hash_test.sdk/hash/Debug/hash.elf
configparams force-mem-access 0
----------------End of Script----------------

16:30:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:32 INFO  : 'con' command is executed.
16:30:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:30:32 INFO  : Disconnected from the channel tcfchan#16.
16:32:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:32:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:32:01 INFO  : 'jtag frequency' command is executed.
16:32:01 INFO  : Sourcing of 'D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:32:02 INFO  : Context for 'APU' is selected.
16:32:02 INFO  : System reset is completed.
16:32:05 INFO  : 'after 3000' command is executed.
16:32:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:32:07 INFO  : FPGA configured successfully with bitstream "D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:32:07 INFO  : Context for 'APU' is selected.
16:32:07 INFO  : Hardware design information is loaded from 'D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:32:07 INFO  : 'configparams force-mem-access 1' command is executed.
16:32:07 INFO  : Context for 'APU' is selected.
16:32:08 INFO  : 'ps7_init' command is executed.
16:32:08 INFO  : 'ps7_post_config' command is executed.
16:32:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:32:08 INFO  : The application 'D:/FPGA/hash_test/hash_test.sdk/hash/Debug/hash.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:32:08 INFO  : 'configparams force-mem-access 0' command is executed.
16:32:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/hash_test/hash_test.sdk/hash/Debug/hash.elf
configparams force-mem-access 0
----------------End of Script----------------

16:32:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:32:08 INFO  : 'con' command is executed.
16:32:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:32:08 INFO  : Disconnected from the channel tcfchan#17.
16:32:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:32:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:32:49 INFO  : 'jtag frequency' command is executed.
16:32:49 INFO  : Sourcing of 'D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:32:49 INFO  : Context for 'APU' is selected.
16:32:49 INFO  : System reset is completed.
16:32:52 INFO  : 'after 3000' command is executed.
16:32:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:32:54 INFO  : FPGA configured successfully with bitstream "D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:32:54 INFO  : Context for 'APU' is selected.
16:32:54 INFO  : Hardware design information is loaded from 'D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:32:54 INFO  : 'configparams force-mem-access 1' command is executed.
16:32:54 INFO  : Context for 'APU' is selected.
16:32:55 INFO  : 'ps7_init' command is executed.
16:32:55 INFO  : 'ps7_post_config' command is executed.
16:32:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:32:55 INFO  : The application 'D:/FPGA/hash_test/hash_test.sdk/hash/Debug/hash.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:32:55 INFO  : 'configparams force-mem-access 0' command is executed.
16:32:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/hash_test/hash_test.sdk/hash/Debug/hash.elf
configparams force-mem-access 0
----------------End of Script----------------

16:32:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:32:55 INFO  : 'con' command is executed.
16:32:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:32:55 INFO  : Disconnected from the channel tcfchan#18.
16:37:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:37:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:37:47 INFO  : 'jtag frequency' command is executed.
16:37:47 INFO  : Sourcing of 'D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:37:48 INFO  : Context for 'APU' is selected.
16:37:48 INFO  : System reset is completed.
16:37:51 INFO  : 'after 3000' command is executed.
16:37:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:37:53 INFO  : FPGA configured successfully with bitstream "D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:37:53 INFO  : Context for 'APU' is selected.
16:37:53 INFO  : Hardware design information is loaded from 'D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:37:53 INFO  : 'configparams force-mem-access 1' command is executed.
16:37:53 INFO  : Context for 'APU' is selected.
16:37:53 INFO  : 'ps7_init' command is executed.
16:37:54 INFO  : 'ps7_post_config' command is executed.
16:37:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:54 INFO  : The application 'D:/FPGA/hash_test/hash_test.sdk/hash/Debug/hash.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:37:54 INFO  : 'configparams force-mem-access 0' command is executed.
16:37:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/hash_test/hash_test.sdk/hash/Debug/hash.elf
configparams force-mem-access 0
----------------End of Script----------------

16:37:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:54 INFO  : 'con' command is executed.
16:37:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:37:54 INFO  : Disconnected from the channel tcfchan#19.
16:38:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:38:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:38:55 INFO  : 'jtag frequency' command is executed.
16:38:55 INFO  : Sourcing of 'D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:38:55 INFO  : Context for 'APU' is selected.
16:38:55 INFO  : System reset is completed.
16:38:58 INFO  : 'after 3000' command is executed.
16:38:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:39:00 INFO  : FPGA configured successfully with bitstream "D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:39:00 INFO  : Context for 'APU' is selected.
16:39:01 INFO  : Hardware design information is loaded from 'D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:39:01 INFO  : 'configparams force-mem-access 1' command is executed.
16:39:01 INFO  : Context for 'APU' is selected.
16:39:01 INFO  : 'ps7_init' command is executed.
16:39:01 INFO  : 'ps7_post_config' command is executed.
16:39:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:01 INFO  : The application 'D:/FPGA/hash_test/hash_test.sdk/hash/Debug/hash.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:39:01 INFO  : 'configparams force-mem-access 0' command is executed.
16:39:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/hash_test/hash_test.sdk/hash/Debug/hash.elf
configparams force-mem-access 0
----------------End of Script----------------

16:39:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:01 INFO  : 'con' command is executed.
16:39:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:39:01 INFO  : Disconnected from the channel tcfchan#20.
16:40:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:40:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:40:35 INFO  : 'jtag frequency' command is executed.
16:40:35 INFO  : Sourcing of 'D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:40:35 INFO  : Context for 'APU' is selected.
16:40:35 INFO  : System reset is completed.
16:40:38 INFO  : 'after 3000' command is executed.
16:40:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:40:40 INFO  : FPGA configured successfully with bitstream "D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:40:40 INFO  : Context for 'APU' is selected.
16:40:40 INFO  : Hardware design information is loaded from 'D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:40:40 INFO  : 'configparams force-mem-access 1' command is executed.
16:40:40 INFO  : Context for 'APU' is selected.
16:40:41 INFO  : 'ps7_init' command is executed.
16:40:41 INFO  : 'ps7_post_config' command is executed.
16:40:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:40:41 INFO  : The application 'D:/FPGA/hash_test/hash_test.sdk/hash/Debug/hash.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:40:41 INFO  : 'configparams force-mem-access 0' command is executed.
16:40:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/hash_test/hash_test.sdk/hash/Debug/hash.elf
configparams force-mem-access 0
----------------End of Script----------------

16:40:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:40:41 INFO  : 'con' command is executed.
16:40:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:40:41 INFO  : Disconnected from the channel tcfchan#21.
16:42:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:42:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:42:32 INFO  : 'jtag frequency' command is executed.
16:42:32 INFO  : Sourcing of 'D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:42:32 INFO  : Context for 'APU' is selected.
16:42:32 INFO  : System reset is completed.
16:42:35 INFO  : 'after 3000' command is executed.
16:42:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:42:38 INFO  : FPGA configured successfully with bitstream "D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:42:38 INFO  : Context for 'APU' is selected.
16:42:38 INFO  : Hardware design information is loaded from 'D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:42:38 INFO  : 'configparams force-mem-access 1' command is executed.
16:42:38 INFO  : Context for 'APU' is selected.
16:42:38 INFO  : 'ps7_init' command is executed.
16:42:38 INFO  : 'ps7_post_config' command is executed.
16:42:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:42:39 INFO  : The application 'D:/FPGA/hash_test/hash_test.sdk/hash/Debug/hash.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:42:39 INFO  : 'configparams force-mem-access 0' command is executed.
16:42:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/hash_test/hash_test.sdk/hash/Debug/hash.elf
configparams force-mem-access 0
----------------End of Script----------------

16:42:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:42:39 INFO  : 'con' command is executed.
16:42:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:42:39 INFO  : Disconnected from the channel tcfchan#22.
16:43:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:43:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:43:16 INFO  : 'jtag frequency' command is executed.
16:43:16 INFO  : Sourcing of 'D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:43:16 INFO  : Context for 'APU' is selected.
16:43:16 INFO  : System reset is completed.
16:43:19 INFO  : 'after 3000' command is executed.
16:43:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:43:22 INFO  : FPGA configured successfully with bitstream "D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:43:22 INFO  : Context for 'APU' is selected.
16:43:22 INFO  : Hardware design information is loaded from 'D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:43:22 INFO  : 'configparams force-mem-access 1' command is executed.
16:43:22 INFO  : Context for 'APU' is selected.
16:43:22 INFO  : 'ps7_init' command is executed.
16:43:22 INFO  : 'ps7_post_config' command is executed.
16:43:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:43:22 INFO  : The application 'D:/FPGA/hash_test/hash_test.sdk/hash/Debug/hash.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:43:22 INFO  : 'configparams force-mem-access 0' command is executed.
16:43:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/hash_test/hash_test.sdk/hash/Debug/hash.elf
configparams force-mem-access 0
----------------End of Script----------------

16:43:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:43:22 INFO  : 'con' command is executed.
16:43:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:43:22 INFO  : Disconnected from the channel tcfchan#23.
16:45:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:45:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:45:34 INFO  : 'jtag frequency' command is executed.
16:45:34 INFO  : Sourcing of 'D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:45:34 INFO  : Context for 'APU' is selected.
16:45:34 INFO  : System reset is completed.
16:45:37 INFO  : 'after 3000' command is executed.
16:45:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:45:40 INFO  : FPGA configured successfully with bitstream "D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:45:40 INFO  : Context for 'APU' is selected.
16:45:40 INFO  : Hardware design information is loaded from 'D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:45:40 INFO  : 'configparams force-mem-access 1' command is executed.
16:45:40 INFO  : Context for 'APU' is selected.
16:45:40 INFO  : 'ps7_init' command is executed.
16:45:40 INFO  : 'ps7_post_config' command is executed.
16:45:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:45:41 INFO  : The application 'D:/FPGA/hash_test/hash_test.sdk/hash/Debug/hash.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:45:41 INFO  : 'configparams force-mem-access 0' command is executed.
16:45:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/hash_test/hash_test.sdk/hash/Debug/hash.elf
configparams force-mem-access 0
----------------End of Script----------------

16:45:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:45:41 INFO  : 'con' command is executed.
16:45:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:45:41 INFO  : Disconnected from the channel tcfchan#24.
16:46:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:46:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:46:14 INFO  : 'jtag frequency' command is executed.
16:46:14 INFO  : Sourcing of 'D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:46:14 INFO  : Context for 'APU' is selected.
16:46:14 INFO  : System reset is completed.
16:46:17 INFO  : 'after 3000' command is executed.
16:46:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:46:19 INFO  : FPGA configured successfully with bitstream "D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:46:19 INFO  : Context for 'APU' is selected.
16:46:19 INFO  : Hardware design information is loaded from 'D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:46:19 INFO  : 'configparams force-mem-access 1' command is executed.
16:46:19 INFO  : Context for 'APU' is selected.
16:46:20 INFO  : 'ps7_init' command is executed.
16:46:20 INFO  : 'ps7_post_config' command is executed.
16:46:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:46:20 INFO  : The application 'D:/FPGA/hash_test/hash_test.sdk/hash/Debug/hash.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:46:20 INFO  : 'configparams force-mem-access 0' command is executed.
16:46:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/hash_test/hash_test.sdk/hash/Debug/hash.elf
configparams force-mem-access 0
----------------End of Script----------------

16:46:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:46:20 INFO  : 'con' command is executed.
16:46:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:46:20 INFO  : Disconnected from the channel tcfchan#25.
17:00:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:00:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:00:38 INFO  : 'jtag frequency' command is executed.
17:00:38 INFO  : Sourcing of 'D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:00:38 INFO  : Context for 'APU' is selected.
17:00:38 INFO  : System reset is completed.
17:00:41 INFO  : 'after 3000' command is executed.
17:00:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:00:43 INFO  : FPGA configured successfully with bitstream "D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:00:43 INFO  : Context for 'APU' is selected.
17:00:43 INFO  : Hardware design information is loaded from 'D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:00:43 INFO  : 'configparams force-mem-access 1' command is executed.
17:00:43 INFO  : Context for 'APU' is selected.
17:00:44 INFO  : 'ps7_init' command is executed.
17:00:44 INFO  : 'ps7_post_config' command is executed.
17:00:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:44 INFO  : The application 'D:/FPGA/hash_test/hash_test.sdk/hash/Debug/hash.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:00:44 INFO  : 'configparams force-mem-access 0' command is executed.
17:00:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/hash_test/hash_test.sdk/hash/Debug/hash.elf
configparams force-mem-access 0
----------------End of Script----------------

17:00:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:44 INFO  : 'con' command is executed.
17:00:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:00:44 INFO  : Disconnected from the channel tcfchan#26.
17:01:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:01:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:01:20 INFO  : 'jtag frequency' command is executed.
17:01:20 INFO  : Sourcing of 'D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:01:20 INFO  : Context for 'APU' is selected.
17:01:20 INFO  : System reset is completed.
17:01:23 INFO  : 'after 3000' command is executed.
17:01:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:01:26 INFO  : FPGA configured successfully with bitstream "D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:01:26 INFO  : Context for 'APU' is selected.
17:01:26 INFO  : Hardware design information is loaded from 'D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:01:26 INFO  : 'configparams force-mem-access 1' command is executed.
17:01:26 INFO  : Context for 'APU' is selected.
17:01:26 INFO  : 'ps7_init' command is executed.
17:01:26 INFO  : 'ps7_post_config' command is executed.
17:01:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:26 INFO  : The application 'D:/FPGA/hash_test/hash_test.sdk/hash/Debug/hash.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:01:26 INFO  : 'configparams force-mem-access 0' command is executed.
17:01:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/hash_test/hash_test.sdk/hash/Debug/hash.elf
configparams force-mem-access 0
----------------End of Script----------------

17:01:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:26 INFO  : 'con' command is executed.
17:01:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:01:27 INFO  : Disconnected from the channel tcfchan#27.
17:13:03 INFO  : Registering command handlers for SDK TCF services
17:13:03 INFO  : Launching XSCT server: xsct.bat -interactive D:\FPGA\hash_test\hash_test.sdk\temp_xsdb_launch_script.tcl
17:13:05 INFO  : XSCT server has started successfully.
17:13:05 INFO  : Successfully done setting XSCT server connection channel  
17:13:07 INFO  : Processing command line option -hwspec D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper.hdf.
17:13:07 INFO  : Successfully done setting SDK workspace  
17:13:07 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
17:13:11 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1571735523842,  Project:1571730784336
17:13:11 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper.hdf.
17:13:11 INFO  : Copied contents of D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
17:13:14 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:13:17 INFO  : 
17:13:18 INFO  : Updating hardware inferred compiler options for hash.
17:13:55 INFO  : Clearing existing target manager status.
17:14:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:14:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:14:59 INFO  : 'jtag frequency' command is executed.
17:14:59 INFO  : Sourcing of 'D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:14:59 INFO  : Context for 'APU' is selected.
17:14:59 INFO  : System reset is completed.
17:15:02 INFO  : 'after 3000' command is executed.
17:15:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:15:05 INFO  : FPGA configured successfully with bitstream "D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:15:05 INFO  : Context for 'APU' is selected.
17:15:05 INFO  : Hardware design information is loaded from 'D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:15:05 INFO  : 'configparams force-mem-access 1' command is executed.
17:15:05 INFO  : Context for 'APU' is selected.
17:15:05 INFO  : 'ps7_init' command is executed.
17:15:05 INFO  : 'ps7_post_config' command is executed.
17:15:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:15:05 INFO  : The application 'D:/FPGA/hash_test/hash_test.sdk/hash/Debug/hash.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:15:05 INFO  : 'configparams force-mem-access 0' command is executed.
17:15:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/hash_test/hash_test.sdk/hash/Debug/hash.elf
configparams force-mem-access 0
----------------End of Script----------------

17:15:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:15:06 INFO  : 'con' command is executed.
17:15:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:15:06 INFO  : Disconnected from the channel tcfchan#1.
17:23:45 INFO  : Registering command handlers for SDK TCF services
17:23:45 INFO  : Launching XSCT server: xsct.bat -interactive D:\FPGA\hash_test\hash_test.sdk\temp_xsdb_launch_script.tcl
17:23:47 INFO  : XSCT server has started successfully.
17:23:47 INFO  : Successfully done setting XSCT server connection channel  
17:23:47 INFO  : Successfully done setting SDK workspace  
17:23:47 INFO  : Processing command line option -hwspec D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper.hdf.
17:23:47 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
17:23:50 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1571736205996,  Project:1571735523842
17:23:50 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper.hdf.
17:23:50 INFO  : Copied contents of D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
17:23:53 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:23:54 INFO  : 
17:23:55 INFO  : Updating hardware inferred compiler options for hash.
17:23:56 INFO  : Clearing existing target manager status.
17:24:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:24:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:24:50 INFO  : 'jtag frequency' command is executed.
17:24:50 INFO  : Sourcing of 'D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:24:50 INFO  : Context for 'APU' is selected.
17:24:50 INFO  : System reset is completed.
17:24:53 INFO  : 'after 3000' command is executed.
17:24:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:24:56 INFO  : FPGA configured successfully with bitstream "D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:24:56 INFO  : Context for 'APU' is selected.
17:24:56 INFO  : Hardware design information is loaded from 'D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:24:56 INFO  : 'configparams force-mem-access 1' command is executed.
17:24:56 INFO  : Context for 'APU' is selected.
17:24:56 INFO  : 'ps7_init' command is executed.
17:24:56 INFO  : 'ps7_post_config' command is executed.
17:24:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:57 INFO  : The application 'D:/FPGA/hash_test/hash_test.sdk/hash/Debug/hash.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:24:57 INFO  : 'configparams force-mem-access 0' command is executed.
17:24:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/hash_test/hash_test.sdk/hash/Debug/hash.elf
configparams force-mem-access 0
----------------End of Script----------------

17:24:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:57 INFO  : 'con' command is executed.
17:24:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:24:57 INFO  : Disconnected from the channel tcfchan#1.
17:26:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:26:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:26:34 INFO  : 'jtag frequency' command is executed.
17:26:34 INFO  : Sourcing of 'D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:26:34 INFO  : Context for 'APU' is selected.
17:26:34 INFO  : System reset is completed.
17:26:37 INFO  : 'after 3000' command is executed.
17:26:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:26:39 INFO  : FPGA configured successfully with bitstream "D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:26:39 INFO  : Context for 'APU' is selected.
17:26:41 INFO  : Hardware design information is loaded from 'D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:26:41 INFO  : 'configparams force-mem-access 1' command is executed.
17:26:41 INFO  : Context for 'APU' is selected.
17:26:41 INFO  : 'ps7_init' command is executed.
17:26:41 INFO  : 'ps7_post_config' command is executed.
17:26:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:42 INFO  : The application 'D:/FPGA/hash_test/hash_test.sdk/hash/Debug/hash.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:26:42 INFO  : 'configparams force-mem-access 0' command is executed.
17:26:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/hash_test/hash_test.sdk/hash/Debug/hash.elf
configparams force-mem-access 0
----------------End of Script----------------

17:26:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:42 INFO  : 'con' command is executed.
17:26:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:26:42 INFO  : Disconnected from the channel tcfchan#2.
17:38:05 INFO  : Registering command handlers for SDK TCF services
17:38:05 INFO  : Launching XSCT server: xsct.bat -interactive D:\FPGA\hash_test\hash_test.sdk\temp_xsdb_launch_script.tcl
17:38:07 INFO  : XSCT server has started successfully.
17:38:07 INFO  : Processing command line option -hwspec D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper.hdf.
17:38:07 INFO  : Successfully done setting XSCT server connection channel  
17:38:07 INFO  : Successfully done setting SDK workspace  
17:38:07 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
17:38:10 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1571737062580,  Project:1571736205996
17:38:10 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper.hdf.
17:38:10 INFO  : Copied contents of D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
17:38:13 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:38:15 INFO  : 
17:38:17 INFO  : Updating hardware inferred compiler options for hash.
17:38:17 INFO  : Clearing existing target manager status.
17:38:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:39:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:39:00 INFO  : 'jtag frequency' command is executed.
17:39:00 INFO  : Sourcing of 'D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:39:00 INFO  : Context for 'APU' is selected.
17:39:00 INFO  : System reset is completed.
17:39:03 INFO  : 'after 3000' command is executed.
17:39:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:39:05 INFO  : FPGA configured successfully with bitstream "D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:39:05 INFO  : Context for 'APU' is selected.
17:39:05 INFO  : Hardware design information is loaded from 'D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:39:05 INFO  : 'configparams force-mem-access 1' command is executed.
17:39:05 INFO  : Context for 'APU' is selected.
17:39:06 INFO  : 'ps7_init' command is executed.
17:39:06 INFO  : 'ps7_post_config' command is executed.
17:39:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:06 INFO  : The application 'D:/FPGA/hash_test/hash_test.sdk/hash/Debug/hash.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:39:06 INFO  : 'configparams force-mem-access 0' command is executed.
17:39:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/hash_test/hash_test.sdk/hash/Debug/hash.elf
configparams force-mem-access 0
----------------End of Script----------------

17:39:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:06 INFO  : 'con' command is executed.
17:39:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:39:06 INFO  : Disconnected from the channel tcfchan#1.
17:39:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:39:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:39:23 INFO  : 'jtag frequency' command is executed.
17:39:23 INFO  : Sourcing of 'D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:39:23 INFO  : Context for 'APU' is selected.
17:39:23 INFO  : System reset is completed.
17:39:27 INFO  : 'after 3000' command is executed.
17:39:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:39:29 INFO  : FPGA configured successfully with bitstream "D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:39:29 INFO  : Context for 'APU' is selected.
17:39:31 INFO  : Hardware design information is loaded from 'D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:39:31 INFO  : 'configparams force-mem-access 1' command is executed.
17:39:31 INFO  : Context for 'APU' is selected.
17:39:31 INFO  : 'ps7_init' command is executed.
17:39:31 INFO  : 'ps7_post_config' command is executed.
17:39:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:31 INFO  : The application 'D:/FPGA/hash_test/hash_test.sdk/hash/Debug/hash.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:39:31 INFO  : 'configparams force-mem-access 0' command is executed.
17:39:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/hash_test/hash_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/hash_test/hash_test.sdk/hash/Debug/hash.elf
configparams force-mem-access 0
----------------End of Script----------------

17:39:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:31 INFO  : 'con' command is executed.
17:39:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:39:31 INFO  : Disconnected from the channel tcfchan#2.
