0.6
2019.1
May 24 2019
15:06:07
D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/DAB_Interface/DAB_Interface/DAB_Interface.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/DAB_Interface/DAB_Interface/DAB_Interface.srcs/sim_1/new/testbench.v,1605756964,verilog,,,,testbench,,,,,,,,
D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/DAB_Interface/DAB_Interface/DAB_Interface.srcs/sources_1/new/ADCInterface.v,1605758205,verilog,,D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/DAB_Interface/DAB_Interface/DAB_Interface.srcs/sources_1/new/TimingGen.v,,ADCInterface,,,,,,,,
D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/DAB_Interface/DAB_Interface/DAB_Interface.srcs/sources_1/new/TimingGen.v,1605756872,verilog,,D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/DAB_Interface/DAB_Interface/DAB_Interface.srcs/sim_1/new/testbench.v,,TimingGen,,,,,,,,
