{"top":"global.DesignTop",
"namespaces":{
  "global":{
    "modules":{
      "DesignTop":{
        "type":["Record",{
          "out":["Array",16,"Bit"],
          "in":["Array",1,["Array",16,"BitIn"]]
        }],
        "instances":{
          "Const_U13":{
            "genref":"cgralib.Const",
            "genargs":{"width":16},
            "configargs":{"value":0}
          },
          "Const_U15":{
            "genref":"cgralib.Const",
            "genargs":{"width":16},
            "configargs":{"value":7}
          },
          "Const_U17":{
            "genref":"cgralib.Const",
            "genargs":{"width":16},
            "configargs":{"value":3}
          },
          "Const_U19":{
            "genref":"cgralib.Const",
            "genargs":{"width":16},
            "configargs":{"value":5}
          },
          "PE_U1":{
            "genref":"cgralib.PE",
            "genargs":{"numin":2, "width":16},
            "configargs":{"op":"add"}
          },
          "PE_U11":{
            "genref":"cgralib.PE",
            "genargs":{"numin":2, "width":16},
            "configargs":{"op":"mul"}
          },
          "PE_U3":{
            "genref":"cgralib.PE",
            "genargs":{"numin":2, "width":16},
            "configargs":{"op":"add"}
          },
          "PE_U5":{
            "genref":"cgralib.PE",
            "genargs":{"numin":2, "width":16},
            "configargs":{"op":"add"}
          },
          "PE_U7":{
            "genref":"cgralib.PE",
            "genargs":{"numin":2, "width":16},
            "configargs":{"op":"mul"}
          },
          "PE_U9":{
            "genref":"cgralib.PE",
            "genargs":{"numin":2, "width":16},
            "configargs":{"op":"mul"}
          },
          "io16in_U0":{
            "genref":"cgralib.IO",
            "genargs":{"width":16},
            "configargs":{"mode":"i"}
          },
          "lb_p4_clamped_stencil_update_stream$mem_1":{
            "genref":"cgralib.Mem",
            "genargs":{"depth":10, "width":16},
            "configargs":{"mode":"linebuffer"}
          },
          "lb_p4_clamped_stencil_update_stream$mem_2":{
            "genref":"cgralib.Mem",
            "genargs":{"depth":10, "width":16},
            "configargs":{"mode":"linebuffer"}
          }
        },
        "connections":[
          ["PE_U9.data.in.1","Const_U15.out"],
          ["PE_U9.data.in.0","io16in_U0.out"],
          ["PE_U7.data.in.1","Const_U19.out"],
          ["PE_U7.data.in.0","lb_p4_clamped_stencil_update_stream$mem_1.rdata"],
          ["PE_U5.data.in.1","PE_U11.data.out"],
          ["PE_U5.data.in.0","Const_U13.out"],
          ["PE_U3.data.in.1","PE_U7.data.out"],
          ["PE_U3.data.in.0","PE_U5.data.out"],
          ["PE_U11.data.in.1","Const_U17.out"],
          ["PE_U11.data.in.0","lb_p4_clamped_stencil_update_stream$mem_2.rdata"],
          ["PE_U1.data.in.1","PE_U9.data.out"],
          ["PE_U1.data.in.0","PE_U3.data.out"],
          ["lb_p4_clamped_stencil_update_stream$mem_2.wdata","lb_p4_clamped_stencil_update_stream$mem_1.rdata"],
          ["lb_p4_clamped_stencil_update_stream$mem_1.wdata","io16in_U0.out"]
        ]
      },
      "Linebuffer_U0":{
        "type":["Record",{
          "out":["Array",3,["Array",1,["Array",16,"Bit"]]],
          "in":["Array",16,"BitIn"]
        }],
        "instances":{
          "mem_1":{
            "genref":"cgralib.Mem",
            "genargs":{"depth":10, "width":16},
            "configargs":{"mode":"linebuffer"}
          },
          "mem_2":{
            "genref":"cgralib.Mem",
            "genargs":{"depth":10, "width":16},
            "configargs":{"mode":"linebuffer"}
          }
        },
        "connections":[
          ["self.out.2.0","self.in"],
          ["self.out.1.0","mem_1.rdata"],
          ["self.out.0.0","mem_2.rdata"],
          ["self.in","mem_1.wdata"],
          ["mem_2.wdata","mem_1.rdata"]
        ]
      }
    }
  }
}
}