Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Dec  9 10:40:49 2024
| Host         : LAPTOP-QOAL8JRE running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top2_control_sets_placed.rpt
| Design       : top2
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    82 |
| Unused register locations in slices containing registers |   199 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           18 |
|      2 |            2 |
|      4 |            4 |
|      7 |            2 |
|      8 |           46 |
|      9 |            4 |
|     10 |            1 |
|     13 |            1 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             392 |          182 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              20 |            5 |
| Yes          | No                    | No                     |             122 |           40 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             363 |           99 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------+---------------------------------------------------+---------------------------------------------------+------------------+----------------+
|              Clock Signal             |                   Enable Signal                   |                  Set/Reset Signal                 | Slice Load Count | Bel Load Count |
+---------------------------------------+---------------------------------------------------+---------------------------------------------------+------------------+----------------+
|  genblk1[9].fDiv/clkdiv_reg_0         |                                                   |                                                   |                1 |              1 |
|  genblk1[0].fDiv/clkdiv_reg_0         |                                                   |                                                   |                1 |              1 |
|  genblk1[2].fDiv/clkdiv_reg_0         |                                                   |                                                   |                1 |              1 |
|  genblk1[10].fDiv/clkdiv_reg_0        |                                                   |                                                   |                1 |              1 |
|  genblk1[3].fDiv/clkdiv_reg_0         |                                                   |                                                   |                1 |              1 |
|  genblk1[4].fDiv/clkdiv_reg_0         |                                                   |                                                   |                1 |              1 |
|  genblk1[8].fDiv/clkdiv_reg_0         |                                                   |                                                   |                1 |              1 |
|  genblk1[7].fDiv/clkdiv_reg_0         |                                                   |                                                   |                1 |              1 |
|  genblk1[11].fDiv/clkdiv_reg_0        |                                                   |                                                   |                1 |              1 |
|  genblk1[12].fDiv/clkdiv_reg_0        |                                                   |                                                   |                1 |              1 |
|  genblk1[6].fDiv/clkdiv_reg_0         |                                                   |                                                   |                1 |              1 |
|  genblk1[5].fDiv/clkdiv_reg_0         |                                                   |                                                   |                1 |              1 |
|  genblk1[17].fDiv/clkdiv              |                                                   |                                                   |                1 |              1 |
|  genblk1[14].fDiv/clkdiv_reg_0        |                                                   |                                                   |                1 |              1 |
|  genblk1[1].fDiv/clkdiv_reg_0         |                                                   |                                                   |                1 |              1 |
|  genblk1[16].fDiv/clkdiv_reg_0        |                                                   |                                                   |                1 |              1 |
|  genblk1[15].fDiv/clkdiv_reg_0        |                                                   |                                                   |                1 |              1 |
|  genblk1[13].fDiv/clkdiv_reg_0        |                                                   |                                                   |                1 |              1 |
|  fdivTarget/CLK                       |                                                   |                                                   |                1 |              2 |
| ~write_enable_reg_n_0_BUFG            |                                                   |                                                   |                1 |              2 |
| ~ps2_to_ascii_inst/uut/db_clk/O_reg_0 |                                                   | ps2_to_ascii_inst/uut/cnt[3]_i_1_n_0              |                1 |              4 |
|  clk_IBUF_BUFG                        | echo_module2/transmitter/count                    | echo_module2/transmitter/p_0_in                   |                1 |              4 |
| ~write_enable_reg_n_0_BUFG            | display/index[5]_i_2_n_0                          | display/index[5]_i_1_n_0                          |                2 |              4 |
|  clk_IBUF_BUFG                        | echo_module2/receiver/shift_reg[9]_i_1_n_0        | echo_module2/receiver/running0                    |                1 |              4 |
|  clk_IBUF_BUFG                        | ps2_to_ascii_inst/start_reg_reg_1[0]              |                                                   |                6 |              7 |
|  CLK50MHZ_BUFG                        | ps2_to_ascii_inst/uut/db_data/count[6]_i_2__0_n_0 | ps2_to_ascii_inst/uut/db_data/count[6]_i_1__0_n_0 |                3 |              7 |
| ~write_enable_reg_n_0_BUFG            | display/buffer[2][7]_i_2_n_0                      | display/buffer[2][7]_i_1_n_0                      |                2 |              8 |
| ~write_enable_reg_n_0_BUFG            | display/buffer[30][7]_i_2_n_0                     | display/buffer[30][7]_i_1_n_0                     |                2 |              8 |
|  CLK50MHZ_BUFG                        | ps2_to_ascii_inst/uut/dataprev0                   |                                                   |                1 |              8 |
|  CLK50MHZ_BUFG                        | ps2_to_ascii_inst/uut/dataprev0                   | ps2_to_ascii_inst/uut/keycode[8]                  |                2 |              8 |
| ~write_enable_reg_n_0_BUFG            | display/buffer[5][7]_i_2_n_0                      | display/buffer[5][7]_i_1_n_0                      |                2 |              8 |
| ~write_enable_reg_n_0_BUFG            | display/buffer[8][7]_i_2_n_0                      | display/buffer[8][7]_i_1_n_0                      |                2 |              8 |
| ~write_enable_reg_n_0_BUFG            | display/buffer[6][7]_i_2_n_0                      | display/buffer[6][7]_i_1_n_0                      |                2 |              8 |
|  clk_IBUF_BUFG                        | echo_module2/receiver/running5_out                |                                                   |                1 |              8 |
| ~write_enable_reg_n_0_BUFG            | display/buffer[7][7]_i_2_n_0                      | display/buffer[7][7]_i_1_n_0                      |                1 |              8 |
| ~write_enable_reg_n_0_BUFG            | display/buffer[38][7]_i_2_n_0                     | display/buffer[38][7]_i_1_n_0                     |                2 |              8 |
|  clk_IBUF_BUFG                        | echo_module2/transmitter/shift[7]_i_1_n_0         |                                                   |                1 |              8 |
| ~write_enable_reg_n_0_BUFG            | display/buffer[9][7]_i_2_n_0                      | display/buffer[9][7]_i_1_n_0                      |                2 |              8 |
|  clk_IBUF_BUFG                        | ps2_to_ascii_inst/uut/E[0]                        |                                                   |                3 |              8 |
|  clk_IBUF_BUFG                        | nolabel_line110/d_reg_1[0]                        |                                                   |                2 |              8 |
| ~write_enable_reg_n_0_BUFG            | display/buffer[29][7]_i_2_n_0                     | display/buffer[29][7]_i_1_n_0                     |                2 |              8 |
| ~write_enable_reg_n_0_BUFG            | display/buffer[35][7]_i_2_n_0                     | display/buffer[35][7]_i_1_n_0                     |                3 |              8 |
| ~write_enable_reg_n_0_BUFG            | display/buffer[34][7]_i_2_n_0                     | display/buffer[34][7]_i_1_n_0                     |                2 |              8 |
| ~write_enable_reg_n_0_BUFG            | display/buffer[31][7]_i_2_n_0                     | display/buffer[31][7]_i_1_n_0                     |                1 |              8 |
| ~write_enable_reg_n_0_BUFG            | display/buffer[36][7]_i_2_n_0                     | display/buffer[36][7]_i_1_n_0                     |                5 |              8 |
| ~write_enable_reg_n_0_BUFG            | display/buffer[3][7]_i_2_n_0                      | display/buffer[3][7]_i_1_n_0                      |                2 |              8 |
| ~write_enable_reg_n_0_BUFG            | display/buffer[32][7]_i_2_n_0                     | display/buffer[32][7]_i_1_n_0                     |                3 |              8 |
| ~write_enable_reg_n_0_BUFG            | display/buffer[4][7]_i_2_n_0                      | display/buffer[4][7]_i_1_n_0                      |                2 |              8 |
| ~write_enable_reg_n_0_BUFG            | display/buffer[33][7]_i_2_n_0                     | display/buffer[33][7]_i_1_n_0                     |                2 |              8 |
| ~write_enable_reg_n_0_BUFG            | display/buffer[39][7]_i_2_n_0                     | display/buffer[39][7]_i_1_n_0                     |                2 |              8 |
| ~write_enable_reg_n_0_BUFG            | display/buffer[37][7]_i_2_n_0                     | display/buffer[37][7]_i_1_n_0                     |                4 |              8 |
| ~write_enable_reg_n_0_BUFG            | display/buffer[10][7]_i_2_n_0                     | display/buffer[10][7]_i_1_n_0                     |                2 |              8 |
| ~write_enable_reg_n_0_BUFG            | display/buffer[0][7]_i_2_n_0                      | display/buffer                                    |                2 |              8 |
| ~write_enable_reg_n_0_BUFG            | display/buffer[17][7]_i_2_n_0                     | display/buffer[17][7]_i_1_n_0                     |                2 |              8 |
| ~write_enable_reg_n_0_BUFG            | display/buffer[14][7]_i_2_n_0                     | display/buffer[14][7]_i_1_n_0                     |                2 |              8 |
| ~write_enable_reg_n_0_BUFG            | display/buffer[11][7]_i_2_n_0                     | display/buffer[11][7]_i_1_n_0                     |                2 |              8 |
| ~write_enable_reg_n_0_BUFG            | display/buffer[13][7]_i_2_n_0                     | display/buffer[13][7]_i_1_n_0                     |                2 |              8 |
| ~write_enable_reg_n_0_BUFG            | display/buffer[15][7]_i_2_n_0                     | display/buffer[15][7]_i_1_n_0                     |                3 |              8 |
| ~write_enable_reg_n_0_BUFG            | display/buffer[16][7]_i_2_n_0                     | display/buffer[16][7]_i_1_n_0                     |                2 |              8 |
| ~write_enable_reg_n_0_BUFG            | display/buffer[12][7]_i_2_n_0                     | display/buffer[12][7]_i_1_n_0                     |                1 |              8 |
| ~write_enable_reg_n_0_BUFG            | display/buffer[21][7]_i_2_n_0                     | display/buffer[21][7]_i_1_n_0                     |                1 |              8 |
| ~write_enable_reg_n_0_BUFG            | display/buffer[18][7]_i_2_n_0                     | display/buffer[18][7]_i_1_n_0                     |                2 |              8 |
| ~write_enable_reg_n_0_BUFG            | display/buffer[20][7]_i_2_n_0                     | display/buffer[20][7]_i_1_n_0                     |                1 |              8 |
| ~write_enable_reg_n_0_BUFG            | display/buffer[1][7]_i_2_n_0                      | display/buffer[1][7]_i_1_n_0                      |                2 |              8 |
| ~write_enable_reg_n_0_BUFG            | display/buffer[19][7]_i_2_n_0                     | display/buffer[19][7]_i_1_n_0                     |                2 |              8 |
| ~write_enable_reg_n_0_BUFG            | display/buffer[25][7]_i_2_n_0                     | display/buffer[25][7]_i_1_n_0                     |                1 |              8 |
| ~write_enable_reg_n_0_BUFG            | display/buffer[26][7]_i_2_n_0                     | display/buffer[26][7]_i_1_n_0                     |                2 |              8 |
| ~write_enable_reg_n_0_BUFG            | display/buffer[27][7]_i_2_n_0                     | display/buffer[27][7]_i_1_n_0                     |                2 |              8 |
| ~write_enable_reg_n_0_BUFG            | display/buffer[24][7]_i_2_n_0                     | display/buffer[24][7]_i_1_n_0                     |                2 |              8 |
| ~write_enable_reg_n_0_BUFG            | display/buffer[22][7]_i_2_n_0                     | display/buffer[22][7]_i_1_n_0                     |                2 |              8 |
| ~write_enable_reg_n_0_BUFG            | display/buffer[23][7]_i_2_n_0                     | display/buffer[23][7]_i_1_n_0                     |                3 |              8 |
| ~write_enable_reg_n_0_BUFG            | display/buffer[28][7]_i_2_n_0                     | display/buffer[28][7]_i_1_n_0                     |                2 |              8 |
| ~ps2_to_ascii_inst/uut/db_clk/O_reg_0 |                                                   |                                                   |                3 |              9 |
|  clk_IBUF_BUFG                        | echo_module2/receiver/shift_reg[9]_i_1_n_0        |                                                   |                2 |              9 |
|  clk_IBUF_BUFG                        | echo_module2/E[0]                                 |                                                   |                2 |              9 |
|  clk_IBUF_BUFG                        | echo_module2/receiver/E[0]                        |                                                   |                3 |              9 |
|  clk_IBUF_BUFG                        | display/vga_sync_unit/v_count_reg0                |                                                   |                3 |             10 |
|  CLK50MHZ_BUFG                        |                                                   |                                                   |                5 |             13 |
|  clk_IBUF_BUFG                        |                                                   | echo_module2/transmitter/p_0_in                   |                4 |             16 |
|  clk_IBUF_BUFG                        | echo_module2/receiver/running_reg_n_0             | echo_module2/receiver/running0                    |                7 |             16 |
|  clk_IBUF_BUFG                        | display/vga_sync_unit/h_count_reg[9]_i_1_n_0      |                                                   |               16 |             38 |
|  clk_IBUF_BUFG                        |                                                   |                                                   |              154 |            348 |
+---------------------------------------+---------------------------------------------------+---------------------------------------------------+------------------+----------------+


