# Reading pref.tcl
# do FFT_stream_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/i2c_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:56:14 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/i2c_pll.v 
# -- Compiling module i2c_pll
# 
# Top level modules:
# 	i2c_pll
# End time: 10:56:14 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/adc_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:56:14 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/adc_pll.v 
# -- Compiling module adc_pll
# 
# Top level modules:
# 	adc_pll
# End time: 10:56:14 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/async_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:56:14 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/async_fifo.v 
# -- Compiling module async_fifo
# 
# Top level modules:
# 	async_fifo
# End time: 10:56:14 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/db {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/db/adc_pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:56:14 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/db" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/db/adc_pll_altpll.v 
# -- Compiling module adc_pll_altpll
# 
# Top level modules:
# 	adc_pll_altpll
# End time: 10:56:14 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/db {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/db/i2c_pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:56:14 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/db" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/db/i2c_pll_altpll.v 
# -- Compiling module i2c_pll_altpll
# 
# Top level modules:
# 	i2c_pll_altpll
# End time: 10:56:14 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/fft.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:56:14 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/fft.v 
# -- Compiling module FFT
# 
# Top level modules:
# 	FFT
# End time: 10:56:14 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/sdfunit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:56:14 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/sdfunit.v 
# -- Compiling module SdfUnit
# 
# Top level modules:
# 	SdfUnit
# End time: 10:56:14 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/butterfly.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:56:14 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/butterfly.v 
# -- Compiling module Butterfly
# 
# Top level modules:
# 	Butterfly
# End time: 10:56:15 on Sep 19,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/delaybuffer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:56:15 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/delaybuffer.v 
# -- Compiling module DelayBuffer
# 
# Top level modules:
# 	DelayBuffer
# End time: 10:56:15 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/twiddle.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:56:15 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/twiddle.v 
# -- Compiling module Twiddle
# 
# Top level modules:
# 	Twiddle
# End time: 10:56:15 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/multiply.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:56:15 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/multiply.v 
# -- Compiling module Multiply
# 
# Top level modules:
# 	Multiply
# End time: 10:56:15 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/dstream.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:56:15 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/dstream.sv 
# -- Compiling interface dstream
# 
# Top level modules:
# 	--none--
# End time: 10:56:15 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/seven_seg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:56:15 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/seven_seg.sv 
# -- Compiling module seven_seg
# 
# Top level modules:
# 	seven_seg
# End time: 10:56:15 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/display.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:56:15 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/display.sv 
# -- Compiling module display
# 
# Top level modules:
# 	display
# End time: 10:56:15 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_find_peak.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:56:15 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_find_peak.sv 
# -- Compiling module fft_find_peak
# 
# Top level modules:
# 	fft_find_peak
# End time: 10:56:15 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_mag_sq.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:56:15 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_mag_sq.sv 
# -- Compiling module fft_mag_sq
# 
# Top level modules:
# 	fft_mag_sq
# End time: 10:56:15 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/set_audio_encoder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:56:15 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/set_audio_encoder.sv 
# -- Compiling module set_audio_encoder
# 
# Top level modules:
# 	set_audio_encoder
# End time: 10:56:15 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/i2c_master.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:56:15 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/i2c_master.sv 
# -- Compiling module i2c_master
# 
# Top level modules:
# 	i2c_master
# End time: 10:56:15 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/mic_load.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:56:15 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/mic_load.sv 
# -- Compiling module mic_load
# 
# Top level modules:
# 	mic_load
# End time: 10:56:15 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_pitch_detect.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:56:15 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_pitch_detect.sv 
# -- Compiling module fft_pitch_detect
# 
# Top level modules:
# 	fft_pitch_detect
# End time: 10:56:15 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/top_level.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:56:15 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/top_level.sv 
# -- Compiling module top_level
# 
# Top level modules:
# 	top_level
# End time: 10:56:15 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_input_buffer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:56:15 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_input_buffer.sv 
# -- Compiling module fft_input_buffer
# 
# Top level modules:
# 	fft_input_buffer
# End time: 10:56:15 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/low_pass_conv.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:56:15 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/low_pass_conv.sv 
# -- Compiling module low_pass_conv
# 
# Top level modules:
# 	low_pass_conv
# End time: 10:56:15 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_pitch_detect_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:56:15 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_pitch_detect_tb.sv 
# -- Compiling module fft_pitch_detect_tb
# 
# Top level modules:
# 	fft_pitch_detect_tb
# End time: 10:56:16 on Sep 19,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  fft_pitch_detect_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" fft_pitch_detect_tb 
# Start time: 10:56:16 on Sep 19,2024
# Loading sv_std.std
# Loading work.fft_pitch_detect_tb
# Loading work.dstream
# Loading work.fft_pitch_detect
# Loading work.low_pass_conv
# Loading work.fft_input_buffer
# Loading work.async_fifo
# Loading altera_mf_ver.dcfifo
# Loading altera_mf_ver.dcfifo_mixed_widths
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.dcfifo_low_latency
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION
# Loading altera_mf_ver.dcfifo_dffpipe
# Loading work.FFT
# Loading work.SdfUnit
# Loading work.Butterfly
# Loading work.DelayBuffer
# Loading work.Twiddle
# Loading work.Multiply
# Loading work.fft_mag_sq
# Loading work.fft_find_peak
# Loading altera_mf_ver.dcfifo_async
# Loading altera_mf_ver.dcfifo_fefifo
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'DCFIFO_MW'.  Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /fft_pitch_detect_tb/DUT/u_fft_input_buffer/u_fifo/dcfifo_component/DCFIFO_MW File: $MODEL_TECH/../altera/verilog/src/altera_mf.v Line: 31791
# ** Warning: (vsim-3722) $MODEL_TECH/../altera/verilog/src/altera_mf.v(31791): [TFMPC] - Missing connection for port 'eccstatus'.
# 
# do C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/simulation/modelsim/wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /fft_pitch_detect_tb/DUT/audio_input/N
# add wave -noupdate /fft_pitch_detect_tb/DUT/audio_input/valid
# add wave -noupdate /fft_pitch_detect_tb/DUT/audio_input/ready
# add wave -noupdate -format Analog-Step -height 74 -max -1756.0 -min -2006.0 /fft_pitch_detect_tb/DUT/audio_input/data
# add wave -noupdate /fft_pitch_detect_tb/DUT/conv_input/N
# add wave -noupdate /fft_pitch_detect_tb/DUT/conv_input/valid
# add wave -noupdate /fft_pitch_detect_tb/DUT/conv_input/ready
# add wave -noupdate /fft_pitch_detect_tb/DUT/conv_input/data
# add wave -noupdate /fft_pitch_detect_tb/DUT/conv_output/N
# add wave -noupdate /fft_pitch_detect_tb/DUT/conv_output/valid
# add wave -noupdate /fft_pitch_detect_tb/DUT/conv_output/ready
# add wave -noupdate /fft_pitch_detect_tb/DUT/conv_output/data
# add wave -noupdate /fft_pitch_detect_tb/DUT/W
# add wave -noupdate /fft_pitch_detect_tb/DUT/NSamples
# add wave -noupdate /fft_pitch_detect_tb/DUT/clk
# add wave -noupdate /fft_pitch_detect_tb/DUT/audio_clk
# add wave -noupdate /fft_pitch_detect_tb/DUT/reset
# add wave -noupdate /fft_pitch_detect_tb/DUT/di_en
# add wave -noupdate /fft_pitch_detect_tb/DUT/di_re
# add wave -noupdate /fft_pitch_detect_tb/DUT/di_im
# add wave -noupdate /fft_pitch_detect_tb/DUT/do_en
# add wave -noupdate /fft_pitch_detect_tb/DUT/do_re
# add wave -noupdate /fft_pitch_detect_tb/DUT/do_im
# add wave -noupdate /fft_pitch_detect_tb/DUT/mag_valid
# add wave -noupdate /fft_pitch_detect_tb/DUT/mag_sq
# add wave -noupdate /fft_pitch_detect_tb/DUT/decimate_counter
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {2822840 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 283
# configure wave -valuecolwidth 166
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {6142500 ps}
restart -f; run -a;
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'DCFIFO_MW'.  Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /fft_pitch_detect_tb/DUT/u_fft_input_buffer/u_fifo/dcfifo_component/DCFIFO_MW File: $MODEL_TECH/../altera/verilog/src/altera_mf.v Line: 31791
# ** Warning: (vsim-3722) $MODEL_TECH/../altera/verilog/src/altera_mf.v(31791): [TFMPC] - Missing connection for port 'eccstatus'.
#############  Autofindloop Analysis  ###############
#############  Loop found at time 1350 ns ###############
#   Active process: /fft_pitch_detect_tb/DUT/u_anti_alias_filter/#ALWAYS#37(MAC) @ sub-iteration 0
#     Source: C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_pitch_detect.sv:39
#   Active process: /fft_pitch_detect_tb/DUT/u_anti_alias_filter/#ALWAYS#37(MAC) @ sub-iteration 1
#     Source: C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_pitch_detect.sv:39
#   Active process: /fft_pitch_detect_tb/DUT/u_anti_alias_filter/#ALWAYS#37(MAC) @ sub-iteration 2
#     Source: C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_pitch_detect.sv:39
################# END OF LOOP #################
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 1350 ns.
######## Additional Loop Analysis Started ##########
##############  Autofindloop Step ##################
#   Active process: /fft_pitch_detect_tb/DUT/u_anti_alias_filter/#ALWAYS#37(MAC)
#     Source: C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_pitch_detect.sv:39
###################################################
do FFT_stream_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/i2c_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:57:27 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/i2c_pll.v 
# -- Compiling module i2c_pll
# 
# Top level modules:
# 	i2c_pll
# End time: 10:57:27 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/adc_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:57:27 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/adc_pll.v 
# -- Compiling module adc_pll
# 
# Top level modules:
# 	adc_pll
# End time: 10:57:27 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/async_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:57:27 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/async_fifo.v 
# -- Compiling module async_fifo
# 
# Top level modules:
# 	async_fifo
# End time: 10:57:27 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/db {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/db/adc_pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:57:27 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/db" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/db/adc_pll_altpll.v 
# -- Compiling module adc_pll_altpll
# 
# Top level modules:
# 	adc_pll_altpll
# End time: 10:57:27 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/db {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/db/i2c_pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:57:27 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/db" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/db/i2c_pll_altpll.v 
# -- Compiling module i2c_pll_altpll
# 
# Top level modules:
# 	i2c_pll_altpll
# End time: 10:57:27 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/fft.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:57:27 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/fft.v 
# -- Compiling module FFT
# 
# Top level modules:
# 	FFT
# End time: 10:57:27 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/sdfunit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:57:27 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/sdfunit.v 
# -- Compiling module SdfUnit
# 
# Top level modules:
# 	SdfUnit
# End time: 10:57:27 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/butterfly.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:57:27 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/butterfly.v 
# -- Compiling module Butterfly
# 
# Top level modules:
# 	Butterfly
# End time: 10:57:27 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/delaybuffer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:57:27 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/delaybuffer.v 
# -- Compiling module DelayBuffer
# 
# Top level modules:
# 	DelayBuffer
# End time: 10:57:28 on Sep 19,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/twiddle.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:57:28 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/twiddle.v 
# -- Compiling module Twiddle
# 
# Top level modules:
# 	Twiddle
# End time: 10:57:28 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/multiply.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:57:28 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/multiply.v 
# -- Compiling module Multiply
# 
# Top level modules:
# 	Multiply
# End time: 10:57:28 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/dstream.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:57:28 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/dstream.sv 
# -- Compiling interface dstream
# 
# Top level modules:
# 	--none--
# End time: 10:57:28 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/seven_seg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:57:28 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/seven_seg.sv 
# -- Compiling module seven_seg
# 
# Top level modules:
# 	seven_seg
# End time: 10:57:28 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/display.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:57:28 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/display.sv 
# -- Compiling module display
# 
# Top level modules:
# 	display
# End time: 10:57:28 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_find_peak.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:57:28 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_find_peak.sv 
# -- Compiling module fft_find_peak
# 
# Top level modules:
# 	fft_find_peak
# End time: 10:57:28 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_mag_sq.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:57:28 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_mag_sq.sv 
# -- Compiling module fft_mag_sq
# 
# Top level modules:
# 	fft_mag_sq
# End time: 10:57:28 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/set_audio_encoder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:57:28 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/set_audio_encoder.sv 
# -- Compiling module set_audio_encoder
# 
# Top level modules:
# 	set_audio_encoder
# End time: 10:57:28 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/i2c_master.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:57:28 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/i2c_master.sv 
# -- Compiling module i2c_master
# 
# Top level modules:
# 	i2c_master
# End time: 10:57:28 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/mic_load.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:57:28 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/mic_load.sv 
# -- Compiling module mic_load
# 
# Top level modules:
# 	mic_load
# End time: 10:57:28 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_pitch_detect.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:57:28 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_pitch_detect.sv 
# -- Compiling module fft_pitch_detect
# 
# Top level modules:
# 	fft_pitch_detect
# End time: 10:57:28 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/top_level.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:57:28 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/top_level.sv 
# -- Compiling module top_level
# 
# Top level modules:
# 	top_level
# End time: 10:57:28 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_input_buffer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:57:28 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_input_buffer.sv 
# -- Compiling module fft_input_buffer
# 
# Top level modules:
# 	fft_input_buffer
# End time: 10:57:28 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/low_pass_conv.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:57:28 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/low_pass_conv.sv 
# -- Compiling module low_pass_conv
# 
# Top level modules:
# 	low_pass_conv
# End time: 10:57:28 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_pitch_detect_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:57:28 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_pitch_detect_tb.sv 
# -- Compiling module fft_pitch_detect_tb
# 
# Top level modules:
# 	fft_pitch_detect_tb
# End time: 10:57:28 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  fft_pitch_detect_tb
# End time: 10:57:29 on Sep 19,2024, Elapsed time: 0:01:13
# Errors: 1, Warnings: 2
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" fft_pitch_detect_tb 
# Start time: 10:57:29 on Sep 19,2024
# Loading sv_std.std
# Loading work.fft_pitch_detect_tb
# Loading work.dstream
# Loading work.fft_pitch_detect
# Loading work.low_pass_conv
# Loading work.fft_input_buffer
# Loading work.async_fifo
# Loading altera_mf_ver.dcfifo
# Loading altera_mf_ver.dcfifo_mixed_widths
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.dcfifo_low_latency
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION
# Loading altera_mf_ver.dcfifo_dffpipe
# Loading work.FFT
# Loading work.SdfUnit
# Loading work.Butterfly
# Loading work.DelayBuffer
# Loading work.Twiddle
# Loading work.Multiply
# Loading work.fft_mag_sq
# Loading work.fft_find_peak
# Loading altera_mf_ver.dcfifo_async
# Loading altera_mf_ver.dcfifo_fefifo
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'DCFIFO_MW'.  Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /fft_pitch_detect_tb/DUT/u_fft_input_buffer/u_fifo/dcfifo_component/DCFIFO_MW File: $MODEL_TECH/../altera/verilog/src/altera_mf.v Line: 31791
# ** Warning: (vsim-3722) $MODEL_TECH/../altera/verilog/src/altera_mf.v(31791): [TFMPC] - Missing connection for port 'eccstatus'.
# 
# do C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/simulation/modelsim/wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /fft_pitch_detect_tb/DUT/audio_input/N
# add wave -noupdate /fft_pitch_detect_tb/DUT/audio_input/valid
# add wave -noupdate /fft_pitch_detect_tb/DUT/audio_input/ready
# add wave -noupdate -format Analog-Step -height 74 -max -1756.0 -min -2006.0 /fft_pitch_detect_tb/DUT/audio_input/data
# add wave -noupdate /fft_pitch_detect_tb/DUT/conv_input/N
# add wave -noupdate /fft_pitch_detect_tb/DUT/conv_input/valid
# add wave -noupdate /fft_pitch_detect_tb/DUT/conv_input/ready
# add wave -noupdate /fft_pitch_detect_tb/DUT/conv_input/data
# add wave -noupdate /fft_pitch_detect_tb/DUT/conv_output/N
# add wave -noupdate /fft_pitch_detect_tb/DUT/conv_output/valid
# add wave -noupdate /fft_pitch_detect_tb/DUT/conv_output/ready
# add wave -noupdate /fft_pitch_detect_tb/DUT/conv_output/data
# add wave -noupdate /fft_pitch_detect_tb/DUT/W
# add wave -noupdate /fft_pitch_detect_tb/DUT/NSamples
# add wave -noupdate /fft_pitch_detect_tb/DUT/clk
# add wave -noupdate /fft_pitch_detect_tb/DUT/audio_clk
# add wave -noupdate /fft_pitch_detect_tb/DUT/reset
# add wave -noupdate /fft_pitch_detect_tb/DUT/di_en
# add wave -noupdate /fft_pitch_detect_tb/DUT/di_re
# add wave -noupdate /fft_pitch_detect_tb/DUT/di_im
# add wave -noupdate /fft_pitch_detect_tb/DUT/do_en
# add wave -noupdate /fft_pitch_detect_tb/DUT/do_re
# add wave -noupdate /fft_pitch_detect_tb/DUT/do_im
# add wave -noupdate /fft_pitch_detect_tb/DUT/mag_valid
# add wave -noupdate /fft_pitch_detect_tb/DUT/mag_sq
# add wave -noupdate /fft_pitch_detect_tb/DUT/decimate_counter
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {2822840 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 283
# configure wave -valuecolwidth 166
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {6142500 ps}
restart -f; run -a;
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'DCFIFO_MW'.  Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /fft_pitch_detect_tb/DUT/u_fft_input_buffer/u_fifo/dcfifo_component/DCFIFO_MW File: $MODEL_TECH/../altera/verilog/src/altera_mf.v Line: 31791
# ** Warning: (vsim-3722) $MODEL_TECH/../altera/verilog/src/altera_mf.v(31791): [TFMPC] - Missing connection for port 'eccstatus'.
do FFT_stream_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/i2c_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:02:16 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/i2c_pll.v 
# -- Compiling module i2c_pll
# 
# Top level modules:
# 	i2c_pll
# End time: 11:02:16 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/adc_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:02:16 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/adc_pll.v 
# -- Compiling module adc_pll
# 
# Top level modules:
# 	adc_pll
# End time: 11:02:17 on Sep 19,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/async_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:02:17 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/async_fifo.v 
# -- Compiling module async_fifo
# 
# Top level modules:
# 	async_fifo
# End time: 11:02:17 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/db {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/db/adc_pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:02:17 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/db" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/db/adc_pll_altpll.v 
# -- Compiling module adc_pll_altpll
# 
# Top level modules:
# 	adc_pll_altpll
# End time: 11:02:17 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/db {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/db/i2c_pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:02:17 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/db" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/db/i2c_pll_altpll.v 
# -- Compiling module i2c_pll_altpll
# 
# Top level modules:
# 	i2c_pll_altpll
# End time: 11:02:17 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/fft.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:02:17 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/fft.v 
# -- Compiling module FFT
# 
# Top level modules:
# 	FFT
# End time: 11:02:17 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/sdfunit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:02:17 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/sdfunit.v 
# -- Compiling module SdfUnit
# 
# Top level modules:
# 	SdfUnit
# End time: 11:02:17 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/butterfly.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:02:17 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/butterfly.v 
# -- Compiling module Butterfly
# 
# Top level modules:
# 	Butterfly
# End time: 11:02:17 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/delaybuffer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:02:17 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/delaybuffer.v 
# -- Compiling module DelayBuffer
# 
# Top level modules:
# 	DelayBuffer
# End time: 11:02:17 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/twiddle.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:02:17 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/twiddle.v 
# -- Compiling module Twiddle
# 
# Top level modules:
# 	Twiddle
# End time: 11:02:17 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/multiply.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:02:17 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/multiply.v 
# -- Compiling module Multiply
# 
# Top level modules:
# 	Multiply
# End time: 11:02:17 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/dstream.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:02:17 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/dstream.sv 
# -- Compiling interface dstream
# 
# Top level modules:
# 	--none--
# End time: 11:02:17 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/seven_seg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:02:17 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/seven_seg.sv 
# -- Compiling module seven_seg
# 
# Top level modules:
# 	seven_seg
# End time: 11:02:17 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/display.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:02:17 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/display.sv 
# -- Compiling module display
# 
# Top level modules:
# 	display
# End time: 11:02:17 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_find_peak.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:02:17 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_find_peak.sv 
# -- Compiling module fft_find_peak
# 
# Top level modules:
# 	fft_find_peak
# End time: 11:02:17 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_mag_sq.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:02:17 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_mag_sq.sv 
# -- Compiling module fft_mag_sq
# ** Error (suppressible): C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_mag_sq.sv(25): (vlog-7061) Variable 'mag_valid_temp[0]' driven in an always_ff block, may not be driven by any other process. See C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_mag_sq.sv(21).
# ** Error (suppressible): C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_mag_sq.sv(26): (vlog-7061) Variable 'mag_valid_temp[2:1]' driven in an always_ff block, may not be driven by any other process. See C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_mag_sq.sv(21).
# ** Error (suppressible): C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_mag_sq.sv(35): (vlog-7061) Variable 'multiply_stage_real' driven in an always_ff block, may not be driven by any other process. See C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_mag_sq.sv(18).
# ** Error (suppressible): C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_mag_sq.sv(36): (vlog-7061) Variable 'multiply_stage_imag' driven in an always_ff block, may not be driven by any other process. See C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_mag_sq.sv(19).
# ** Error (suppressible): C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_mag_sq.sv(39): (vlog-7061) Variable 'multiply_stage_real' driven in an always_ff block, may not be driven by any other process. See C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_mag_sq.sv(18).
# ** Error (suppressible): C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_mag_sq.sv(40): (vlog-7061) Variable 'multiply_stage_imag' driven in an always_ff block, may not be driven by any other process. See C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_mag_sq.sv(19).
# ** Error (suppressible): C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_mag_sq.sv(45): (vlog-7061) Variable 'add_stage' driven in an always_ff block, may not be driven by any other process. See C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_mag_sq.sv(20).
# ** Error (suppressible): C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_mag_sq.sv(46): (vlog-7061) Variable 'add_stage' driven in an always_ff block, may not be driven by any other process. See C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_mag_sq.sv(20).
# End time: 11:02:17 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 8, Warnings: 0
# ** Error: C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./FFT_stream_run_msim_rtl_verilog.do line 23
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_mag_sq.sv}"
do FFT_stream_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/i2c_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:03:08 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/i2c_pll.v 
# -- Compiling module i2c_pll
# 
# Top level modules:
# 	i2c_pll
# End time: 11:03:08 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/adc_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:03:08 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/adc_pll.v 
# -- Compiling module adc_pll
# 
# Top level modules:
# 	adc_pll
# End time: 11:03:08 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/async_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:03:08 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/async_fifo.v 
# -- Compiling module async_fifo
# 
# Top level modules:
# 	async_fifo
# End time: 11:03:08 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/db {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/db/adc_pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:03:08 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/db" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/db/adc_pll_altpll.v 
# -- Compiling module adc_pll_altpll
# 
# Top level modules:
# 	adc_pll_altpll
# End time: 11:03:08 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/db {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/db/i2c_pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:03:08 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/db" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/db/i2c_pll_altpll.v 
# -- Compiling module i2c_pll_altpll
# 
# Top level modules:
# 	i2c_pll_altpll
# End time: 11:03:08 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/fft.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:03:08 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/fft.v 
# -- Compiling module FFT
# 
# Top level modules:
# 	FFT
# End time: 11:03:08 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/sdfunit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:03:08 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/sdfunit.v 
# -- Compiling module SdfUnit
# 
# Top level modules:
# 	SdfUnit
# End time: 11:03:08 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/butterfly.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:03:08 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/butterfly.v 
# -- Compiling module Butterfly
# 
# Top level modules:
# 	Butterfly
# End time: 11:03:08 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/delaybuffer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:03:08 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/delaybuffer.v 
# -- Compiling module DelayBuffer
# 
# Top level modules:
# 	DelayBuffer
# End time: 11:03:08 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/twiddle.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:03:08 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/twiddle.v 
# -- Compiling module Twiddle
# 
# Top level modules:
# 	Twiddle
# End time: 11:03:08 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/multiply.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:03:08 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/multiply.v 
# -- Compiling module Multiply
# 
# Top level modules:
# 	Multiply
# End time: 11:03:08 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/dstream.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:03:08 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/dstream.sv 
# -- Compiling interface dstream
# 
# Top level modules:
# 	--none--
# End time: 11:03:09 on Sep 19,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/seven_seg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:03:09 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/seven_seg.sv 
# -- Compiling module seven_seg
# 
# Top level modules:
# 	seven_seg
# End time: 11:03:09 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/display.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:03:09 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/display.sv 
# -- Compiling module display
# 
# Top level modules:
# 	display
# End time: 11:03:09 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_find_peak.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:03:09 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_find_peak.sv 
# -- Compiling module fft_find_peak
# 
# Top level modules:
# 	fft_find_peak
# End time: 11:03:09 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_mag_sq.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:03:09 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_mag_sq.sv 
# -- Compiling module fft_mag_sq
# 
# Top level modules:
# 	fft_mag_sq
# End time: 11:03:09 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/set_audio_encoder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:03:09 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/set_audio_encoder.sv 
# -- Compiling module set_audio_encoder
# 
# Top level modules:
# 	set_audio_encoder
# End time: 11:03:09 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/i2c_master.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:03:09 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/i2c_master.sv 
# -- Compiling module i2c_master
# 
# Top level modules:
# 	i2c_master
# End time: 11:03:09 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/mic_load.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:03:09 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/mic_load.sv 
# -- Compiling module mic_load
# 
# Top level modules:
# 	mic_load
# End time: 11:03:09 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_pitch_detect.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:03:09 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_pitch_detect.sv 
# -- Compiling module fft_pitch_detect
# 
# Top level modules:
# 	fft_pitch_detect
# End time: 11:03:09 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/top_level.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:03:09 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/top_level.sv 
# -- Compiling module top_level
# 
# Top level modules:
# 	top_level
# End time: 11:03:09 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_input_buffer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:03:09 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_input_buffer.sv 
# -- Compiling module fft_input_buffer
# 
# Top level modules:
# 	fft_input_buffer
# End time: 11:03:09 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/low_pass_conv.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:03:09 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/low_pass_conv.sv 
# -- Compiling module low_pass_conv
# 
# Top level modules:
# 	low_pass_conv
# End time: 11:03:09 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_pitch_detect_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:03:09 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_pitch_detect_tb.sv 
# -- Compiling module fft_pitch_detect_tb
# 
# Top level modules:
# 	fft_pitch_detect_tb
# End time: 11:03:09 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  fft_pitch_detect_tb
# End time: 11:03:10 on Sep 19,2024, Elapsed time: 0:05:41
# Errors: 1, Warnings: 2
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" fft_pitch_detect_tb 
# Start time: 11:03:10 on Sep 19,2024
# Loading sv_std.std
# Loading work.fft_pitch_detect_tb
# Loading work.dstream
# Loading work.fft_pitch_detect
# Loading work.low_pass_conv
# Loading work.fft_input_buffer
# Loading work.async_fifo
# Loading altera_mf_ver.dcfifo
# Loading altera_mf_ver.dcfifo_mixed_widths
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.dcfifo_low_latency
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION
# Loading altera_mf_ver.dcfifo_dffpipe
# Loading work.FFT
# Loading work.SdfUnit
# Loading work.Butterfly
# Loading work.DelayBuffer
# Loading work.Twiddle
# Loading work.Multiply
# Loading work.fft_mag_sq
# Loading work.fft_find_peak
# Loading altera_mf_ver.dcfifo_async
# Loading altera_mf_ver.dcfifo_fefifo
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'DCFIFO_MW'.  Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /fft_pitch_detect_tb/DUT/u_fft_input_buffer/u_fifo/dcfifo_component/DCFIFO_MW File: $MODEL_TECH/../altera/verilog/src/altera_mf.v Line: 31791
# ** Warning: (vsim-3722) $MODEL_TECH/../altera/verilog/src/altera_mf.v(31791): [TFMPC] - Missing connection for port 'eccstatus'.
# 
# do C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/simulation/modelsim/wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /fft_pitch_detect_tb/DUT/audio_input/N
# add wave -noupdate /fft_pitch_detect_tb/DUT/audio_input/valid
# add wave -noupdate /fft_pitch_detect_tb/DUT/audio_input/ready
# add wave -noupdate -format Analog-Step -height 74 -max -1756.0 -min -2006.0 /fft_pitch_detect_tb/DUT/audio_input/data
# add wave -noupdate /fft_pitch_detect_tb/DUT/conv_input/N
# add wave -noupdate /fft_pitch_detect_tb/DUT/conv_input/valid
# add wave -noupdate /fft_pitch_detect_tb/DUT/conv_input/ready
# add wave -noupdate /fft_pitch_detect_tb/DUT/conv_input/data
# add wave -noupdate /fft_pitch_detect_tb/DUT/conv_output/N
# add wave -noupdate /fft_pitch_detect_tb/DUT/conv_output/valid
# add wave -noupdate /fft_pitch_detect_tb/DUT/conv_output/ready
# add wave -noupdate /fft_pitch_detect_tb/DUT/conv_output/data
# add wave -noupdate /fft_pitch_detect_tb/DUT/W
# add wave -noupdate /fft_pitch_detect_tb/DUT/NSamples
# add wave -noupdate /fft_pitch_detect_tb/DUT/clk
# add wave -noupdate /fft_pitch_detect_tb/DUT/audio_clk
# add wave -noupdate /fft_pitch_detect_tb/DUT/reset
# add wave -noupdate /fft_pitch_detect_tb/DUT/di_en
# add wave -noupdate /fft_pitch_detect_tb/DUT/di_re
# add wave -noupdate /fft_pitch_detect_tb/DUT/di_im
# add wave -noupdate /fft_pitch_detect_tb/DUT/do_en
# add wave -noupdate /fft_pitch_detect_tb/DUT/do_re
# add wave -noupdate /fft_pitch_detect_tb/DUT/do_im
# add wave -noupdate /fft_pitch_detect_tb/DUT/mag_valid
# add wave -noupdate /fft_pitch_detect_tb/DUT/mag_sq
# add wave -noupdate /fft_pitch_detect_tb/DUT/decimate_counter
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {2822840 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 283
# configure wave -valuecolwidth 166
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {6142500 ps}
restart -f; run -a;
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'DCFIFO_MW'.  Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /fft_pitch_detect_tb/DUT/u_fft_input_buffer/u_fifo/dcfifo_component/DCFIFO_MW File: $MODEL_TECH/../altera/verilog/src/altera_mf.v Line: 31791
# ** Warning: (vsim-3722) $MODEL_TECH/../altera/verilog/src/altera_mf.v(31791): [TFMPC] - Missing connection for port 'eccstatus'.
do FFT_stream_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/i2c_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:04:39 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/i2c_pll.v 
# -- Compiling module i2c_pll
# 
# Top level modules:
# 	i2c_pll
# End time: 11:04:39 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/adc_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:04:39 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/adc_pll.v 
# -- Compiling module adc_pll
# 
# Top level modules:
# 	adc_pll
# End time: 11:04:39 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/async_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:04:39 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/async_fifo.v 
# -- Compiling module async_fifo
# 
# Top level modules:
# 	async_fifo
# End time: 11:04:39 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/db {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/db/adc_pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:04:39 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/db" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/db/adc_pll_altpll.v 
# -- Compiling module adc_pll_altpll
# 
# Top level modules:
# 	adc_pll_altpll
# End time: 11:04:39 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/db {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/db/i2c_pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:04:39 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/db" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/db/i2c_pll_altpll.v 
# -- Compiling module i2c_pll_altpll
# 
# Top level modules:
# 	i2c_pll_altpll
# End time: 11:04:39 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/fft.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:04:39 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/fft.v 
# -- Compiling module FFT
# 
# Top level modules:
# 	FFT
# End time: 11:04:40 on Sep 19,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/sdfunit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:04:40 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/sdfunit.v 
# -- Compiling module SdfUnit
# 
# Top level modules:
# 	SdfUnit
# End time: 11:04:40 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/butterfly.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:04:40 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/butterfly.v 
# -- Compiling module Butterfly
# 
# Top level modules:
# 	Butterfly
# End time: 11:04:40 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/delaybuffer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:04:40 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/delaybuffer.v 
# -- Compiling module DelayBuffer
# 
# Top level modules:
# 	DelayBuffer
# End time: 11:04:40 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/twiddle.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:04:40 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/twiddle.v 
# -- Compiling module Twiddle
# 
# Top level modules:
# 	Twiddle
# End time: 11:04:40 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/multiply.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:04:40 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/multiply.v 
# -- Compiling module Multiply
# 
# Top level modules:
# 	Multiply
# End time: 11:04:40 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/dstream.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:04:40 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/dstream.sv 
# -- Compiling interface dstream
# 
# Top level modules:
# 	--none--
# End time: 11:04:40 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/seven_seg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:04:40 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/seven_seg.sv 
# -- Compiling module seven_seg
# 
# Top level modules:
# 	seven_seg
# End time: 11:04:40 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/display.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:04:40 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/display.sv 
# -- Compiling module display
# 
# Top level modules:
# 	display
# End time: 11:04:40 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_find_peak.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:04:40 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_find_peak.sv 
# -- Compiling module fft_find_peak
# 
# Top level modules:
# 	fft_find_peak
# End time: 11:04:40 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_mag_sq.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:04:40 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_mag_sq.sv 
# -- Compiling module fft_mag_sq
# 
# Top level modules:
# 	fft_mag_sq
# End time: 11:04:40 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/set_audio_encoder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:04:40 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/set_audio_encoder.sv 
# -- Compiling module set_audio_encoder
# 
# Top level modules:
# 	set_audio_encoder
# End time: 11:04:40 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/i2c_master.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:04:40 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/i2c_master.sv 
# -- Compiling module i2c_master
# 
# Top level modules:
# 	i2c_master
# End time: 11:04:40 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/mic_load.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:04:40 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/mic_load.sv 
# -- Compiling module mic_load
# 
# Top level modules:
# 	mic_load
# End time: 11:04:40 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_pitch_detect.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:04:40 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_pitch_detect.sv 
# -- Compiling module fft_pitch_detect
# 
# Top level modules:
# 	fft_pitch_detect
# End time: 11:04:40 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/top_level.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:04:40 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/top_level.sv 
# -- Compiling module top_level
# 
# Top level modules:
# 	top_level
# End time: 11:04:40 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_input_buffer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:04:40 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_input_buffer.sv 
# -- Compiling module fft_input_buffer
# 
# Top level modules:
# 	fft_input_buffer
# End time: 11:04:40 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/low_pass_conv.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:04:40 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/low_pass_conv.sv 
# -- Compiling module low_pass_conv
# 
# Top level modules:
# 	low_pass_conv
# End time: 11:04:40 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_pitch_detect_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:04:40 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_pitch_detect_tb.sv 
# -- Compiling module fft_pitch_detect_tb
# 
# Top level modules:
# 	fft_pitch_detect_tb
# End time: 11:04:41 on Sep 19,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  fft_pitch_detect_tb
# End time: 11:04:41 on Sep 19,2024, Elapsed time: 0:01:31
# Errors: 0, Warnings: 2
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" fft_pitch_detect_tb 
# Start time: 11:04:41 on Sep 19,2024
# Loading sv_std.std
# Loading work.fft_pitch_detect_tb
# Loading work.dstream
# Loading work.fft_pitch_detect
# Loading work.low_pass_conv
# Loading work.fft_input_buffer
# Loading work.async_fifo
# Loading altera_mf_ver.dcfifo
# Loading altera_mf_ver.dcfifo_mixed_widths
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.dcfifo_low_latency
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION
# Loading altera_mf_ver.dcfifo_dffpipe
# Loading work.FFT
# Loading work.SdfUnit
# Loading work.Butterfly
# Loading work.DelayBuffer
# Loading work.Twiddle
# Loading work.Multiply
# Loading work.fft_mag_sq
# Loading work.fft_find_peak
# Loading altera_mf_ver.dcfifo_async
# Loading altera_mf_ver.dcfifo_fefifo
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'DCFIFO_MW'.  Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /fft_pitch_detect_tb/DUT/u_fft_input_buffer/u_fifo/dcfifo_component/DCFIFO_MW File: $MODEL_TECH/../altera/verilog/src/altera_mf.v Line: 31791
# ** Warning: (vsim-3722) $MODEL_TECH/../altera/verilog/src/altera_mf.v(31791): [TFMPC] - Missing connection for port 'eccstatus'.
# 
# do C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/simulation/modelsim/wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /fft_pitch_detect_tb/DUT/audio_input/N
# add wave -noupdate /fft_pitch_detect_tb/DUT/audio_input/valid
# add wave -noupdate /fft_pitch_detect_tb/DUT/audio_input/ready
# add wave -noupdate -format Analog-Step -height 74 -max -1756.0 -min -2006.0 /fft_pitch_detect_tb/DUT/audio_input/data
# add wave -noupdate /fft_pitch_detect_tb/DUT/conv_input/N
# add wave -noupdate /fft_pitch_detect_tb/DUT/conv_input/valid
# add wave -noupdate /fft_pitch_detect_tb/DUT/conv_input/ready
# add wave -noupdate /fft_pitch_detect_tb/DUT/conv_input/data
# add wave -noupdate /fft_pitch_detect_tb/DUT/conv_output/N
# add wave -noupdate /fft_pitch_detect_tb/DUT/conv_output/valid
# add wave -noupdate /fft_pitch_detect_tb/DUT/conv_output/ready
# add wave -noupdate /fft_pitch_detect_tb/DUT/conv_output/data
# add wave -noupdate /fft_pitch_detect_tb/DUT/W
# add wave -noupdate /fft_pitch_detect_tb/DUT/NSamples
# add wave -noupdate /fft_pitch_detect_tb/DUT/clk
# add wave -noupdate /fft_pitch_detect_tb/DUT/audio_clk
# add wave -noupdate /fft_pitch_detect_tb/DUT/reset
# add wave -noupdate /fft_pitch_detect_tb/DUT/di_en
# add wave -noupdate /fft_pitch_detect_tb/DUT/di_re
# add wave -noupdate /fft_pitch_detect_tb/DUT/di_im
# add wave -noupdate /fft_pitch_detect_tb/DUT/do_en
# add wave -noupdate /fft_pitch_detect_tb/DUT/do_re
# add wave -noupdate /fft_pitch_detect_tb/DUT/do_im
# add wave -noupdate /fft_pitch_detect_tb/DUT/mag_valid
# add wave -noupdate /fft_pitch_detect_tb/DUT/mag_sq
# add wave -noupdate /fft_pitch_detect_tb/DUT/decimate_counter
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {2822840 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 283
# configure wave -valuecolwidth 166
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {6142500 ps}
restart -f; run -a;
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'DCFIFO_MW'.  Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /fft_pitch_detect_tb/DUT/u_fft_input_buffer/u_fifo/dcfifo_component/DCFIFO_MW File: $MODEL_TECH/../altera/verilog/src/altera_mf.v Line: 31791
# ** Warning: (vsim-3722) $MODEL_TECH/../altera/verilog/src/altera_mf.v(31791): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-PLI-3407) Too many data words read on line 1025 of file "hex_recording.hex". (Current address [1024], address range [0:1023])    : C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_pitch_detect_tb.sv(23)
#    Time: 0 ps  Iteration: 0  Instance: /fft_pitch_detect_tb
run
restart -f; run -a;
# Closing VCD file "waveform.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'DCFIFO_MW'.  Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /fft_pitch_detect_tb/DUT/u_fft_input_buffer/u_fifo/dcfifo_component/DCFIFO_MW File: $MODEL_TECH/../altera/verilog/src/altera_mf.v Line: 31791
# ** Warning: (vsim-3722) $MODEL_TECH/../altera/verilog/src/altera_mf.v(31791): [TFMPC] - Missing connection for port 'eccstatus'.
# GetModuleFileName: 
# 
# 
# ** Warning: (vsim-PLI-3407) Too many data words read on line 1025 of file "hex_recording.hex". (Current address [1024], address range [0:1023])    : C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_pitch_detect_tb.sv(23)
#    Time: 0 ps  Iteration: 0  Instance: /fft_pitch_detect_tb
add wave -position end  sim:/fft_pitch_detect_tb/DUT/u_anti_alias_filter/x/N
add wave -position end  sim:/fft_pitch_detect_tb/DUT/u_anti_alias_filter/x/valid
add wave -position end  sim:/fft_pitch_detect_tb/DUT/u_anti_alias_filter/x/ready
add wave -position end  sim:/fft_pitch_detect_tb/DUT/u_anti_alias_filter/x/data
add wave -position end  sim:/fft_pitch_detect_tb/DUT/u_anti_alias_filter/y/N
add wave -position end  sim:/fft_pitch_detect_tb/DUT/u_anti_alias_filter/y/valid
add wave -position end  sim:/fft_pitch_detect_tb/DUT/u_anti_alias_filter/y/ready
add wave -position end  sim:/fft_pitch_detect_tb/DUT/u_anti_alias_filter/y/data
add wave -position end  sim:/fft_pitch_detect_tb/DUT/u_anti_alias_filter/W
add wave -position end  sim:/fft_pitch_detect_tb/DUT/u_anti_alias_filter/W_FRAC
add wave -position end  sim:/fft_pitch_detect_tb/DUT/u_anti_alias_filter/N
add wave -position end  sim:/fft_pitch_detect_tb/DUT/u_anti_alias_filter/clk
add wave -position end  sim:/fft_pitch_detect_tb/DUT/u_anti_alias_filter/h
add wave -position end  sim:/fft_pitch_detect_tb/DUT/u_anti_alias_filter/shift_reg
add wave -position end  sim:/fft_pitch_detect_tb/DUT/u_anti_alias_filter/mult_result
add wave -position end  sim:/fft_pitch_detect_tb/DUT/u_anti_alias_filter/macc
add wave -position end  sim:/fft_pitch_detect_tb/DUT/u_anti_alias_filter/overflow
add wave -position end  sim:/fft_pitch_detect_tb/DUT/u_anti_alias_filter/x_valid_q
restart -f; run -a;
# Closing VCD file "waveform.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'DCFIFO_MW'.  Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /fft_pitch_detect_tb/DUT/u_fft_input_buffer/u_fifo/dcfifo_component/DCFIFO_MW File: $MODEL_TECH/../altera/verilog/src/altera_mf.v Line: 31791
# ** Warning: (vsim-3722) $MODEL_TECH/../altera/verilog/src/altera_mf.v(31791): [TFMPC] - Missing connection for port 'eccstatus'.
# GetModuleFileName: 
# 
# 
# ** Warning: (vsim-PLI-3407) Too many data words read on line 1025 of file "hex_recording.hex". (Current address [1024], address range [0:1023])    : C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_pitch_detect_tb.sv(23)
#    Time: 0 ps  Iteration: 0  Instance: /fft_pitch_detect_tb
do FFT_stream_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/i2c_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:12:37 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/i2c_pll.v 
# -- Compiling module i2c_pll
# 
# Top level modules:
# 	i2c_pll
# End time: 11:12:37 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/adc_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:12:37 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/adc_pll.v 
# -- Compiling module adc_pll
# 
# Top level modules:
# 	adc_pll
# End time: 11:12:37 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/async_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:12:37 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/async_fifo.v 
# -- Compiling module async_fifo
# 
# Top level modules:
# 	async_fifo
# End time: 11:12:37 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/db {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/db/adc_pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:12:37 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/db" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/db/adc_pll_altpll.v 
# -- Compiling module adc_pll_altpll
# 
# Top level modules:
# 	adc_pll_altpll
# End time: 11:12:37 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/db {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/db/i2c_pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:12:37 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/db" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/db/i2c_pll_altpll.v 
# -- Compiling module i2c_pll_altpll
# 
# Top level modules:
# 	i2c_pll_altpll
# End time: 11:12:37 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/fft.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:12:37 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/fft.v 
# -- Compiling module FFT
# 
# Top level modules:
# 	FFT
# End time: 11:12:37 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/sdfunit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:12:37 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/sdfunit.v 
# -- Compiling module SdfUnit
# 
# Top level modules:
# 	SdfUnit
# End time: 11:12:37 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/butterfly.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:12:37 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/butterfly.v 
# -- Compiling module Butterfly
# 
# Top level modules:
# 	Butterfly
# End time: 11:12:37 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/delaybuffer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:12:37 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/delaybuffer.v 
# -- Compiling module DelayBuffer
# 
# Top level modules:
# 	DelayBuffer
# End time: 11:12:37 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/twiddle.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:12:37 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/twiddle.v 
# -- Compiling module Twiddle
# 
# Top level modules:
# 	Twiddle
# End time: 11:12:37 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/multiply.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:12:37 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/multiply.v 
# -- Compiling module Multiply
# 
# Top level modules:
# 	Multiply
# End time: 11:12:37 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/dstream.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:12:37 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/dstream.sv 
# -- Compiling interface dstream
# 
# Top level modules:
# 	--none--
# End time: 11:12:37 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/seven_seg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:12:37 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/seven_seg.sv 
# -- Compiling module seven_seg
# 
# Top level modules:
# 	seven_seg
# End time: 11:12:37 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/display.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:12:37 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/display.sv 
# -- Compiling module display
# 
# Top level modules:
# 	display
# End time: 11:12:37 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_find_peak.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:12:37 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_find_peak.sv 
# -- Compiling module fft_find_peak
# 
# Top level modules:
# 	fft_find_peak
# End time: 11:12:38 on Sep 19,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_mag_sq.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:12:38 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_mag_sq.sv 
# -- Compiling module fft_mag_sq
# 
# Top level modules:
# 	fft_mag_sq
# End time: 11:12:38 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/set_audio_encoder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:12:38 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/set_audio_encoder.sv 
# -- Compiling module set_audio_encoder
# 
# Top level modules:
# 	set_audio_encoder
# End time: 11:12:38 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/i2c_master.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:12:38 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/i2c_master.sv 
# -- Compiling module i2c_master
# 
# Top level modules:
# 	i2c_master
# End time: 11:12:38 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/mic_load.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:12:38 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/mic_load.sv 
# -- Compiling module mic_load
# 
# Top level modules:
# 	mic_load
# End time: 11:12:38 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_pitch_detect.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:12:38 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_pitch_detect.sv 
# -- Compiling module fft_pitch_detect
# 
# Top level modules:
# 	fft_pitch_detect
# End time: 11:12:38 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/top_level.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:12:38 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/top_level.sv 
# -- Compiling module top_level
# 
# Top level modules:
# 	top_level
# End time: 11:12:38 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_input_buffer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:12:38 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_input_buffer.sv 
# -- Compiling module fft_input_buffer
# 
# Top level modules:
# 	fft_input_buffer
# End time: 11:12:38 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/low_pass_conv.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:12:38 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/low_pass_conv.sv 
# -- Compiling module low_pass_conv
# 
# Top level modules:
# 	low_pass_conv
# End time: 11:12:38 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_pitch_detect_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:12:38 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_pitch_detect_tb.sv 
# -- Compiling module fft_pitch_detect_tb
# 
# Top level modules:
# 	fft_pitch_detect_tb
# End time: 11:12:38 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  fft_pitch_detect_tb
# End time: 11:12:38 on Sep 19,2024, Elapsed time: 0:07:57
# Errors: 0, Warnings: 3
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" fft_pitch_detect_tb 
# Start time: 11:12:38 on Sep 19,2024
# Loading sv_std.std
# Loading work.fft_pitch_detect_tb
# Loading work.dstream
# Loading work.fft_pitch_detect
# Loading work.low_pass_conv
# Loading work.fft_input_buffer
# Loading work.async_fifo
# Loading altera_mf_ver.dcfifo
# Loading altera_mf_ver.dcfifo_mixed_widths
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.dcfifo_low_latency
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION
# Loading altera_mf_ver.dcfifo_dffpipe
# Loading work.FFT
# Loading work.SdfUnit
# Loading work.Butterfly
# Loading work.DelayBuffer
# Loading work.Twiddle
# Loading work.Multiply
# Loading work.fft_mag_sq
# Loading work.fft_find_peak
# Loading altera_mf_ver.dcfifo_async
# Loading altera_mf_ver.dcfifo_fefifo
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'DCFIFO_MW'.  Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /fft_pitch_detect_tb/DUT/u_fft_input_buffer/u_fifo/dcfifo_component/DCFIFO_MW File: $MODEL_TECH/../altera/verilog/src/altera_mf.v Line: 31791
# ** Warning: (vsim-3722) $MODEL_TECH/../altera/verilog/src/altera_mf.v(31791): [TFMPC] - Missing connection for port 'eccstatus'.
# 
# do C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/simulation/modelsim/wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /fft_pitch_detect_tb/DUT/audio_input/N
# add wave -noupdate /fft_pitch_detect_tb/DUT/audio_input/valid
# add wave -noupdate /fft_pitch_detect_tb/DUT/audio_input/ready
# add wave -noupdate -format Analog-Step -height 74 -max -1756.0 -min -2006.0 /fft_pitch_detect_tb/DUT/audio_input/data
# add wave -noupdate /fft_pitch_detect_tb/DUT/conv_input/N
# add wave -noupdate /fft_pitch_detect_tb/DUT/conv_input/valid
# add wave -noupdate /fft_pitch_detect_tb/DUT/conv_input/ready
# add wave -noupdate /fft_pitch_detect_tb/DUT/conv_input/data
# add wave -noupdate /fft_pitch_detect_tb/DUT/conv_output/N
# add wave -noupdate /fft_pitch_detect_tb/DUT/conv_output/valid
# add wave -noupdate /fft_pitch_detect_tb/DUT/conv_output/ready
# add wave -noupdate /fft_pitch_detect_tb/DUT/conv_output/data
# add wave -noupdate /fft_pitch_detect_tb/DUT/W
# add wave -noupdate /fft_pitch_detect_tb/DUT/NSamples
# add wave -noupdate /fft_pitch_detect_tb/DUT/clk
# add wave -noupdate /fft_pitch_detect_tb/DUT/audio_clk
# add wave -noupdate /fft_pitch_detect_tb/DUT/reset
# add wave -noupdate /fft_pitch_detect_tb/DUT/di_en
# add wave -noupdate /fft_pitch_detect_tb/DUT/di_re
# add wave -noupdate /fft_pitch_detect_tb/DUT/di_im
# add wave -noupdate /fft_pitch_detect_tb/DUT/do_en
# add wave -noupdate /fft_pitch_detect_tb/DUT/do_re
# add wave -noupdate /fft_pitch_detect_tb/DUT/do_im
# add wave -noupdate /fft_pitch_detect_tb/DUT/mag_valid
# add wave -noupdate /fft_pitch_detect_tb/DUT/mag_sq
# add wave -noupdate /fft_pitch_detect_tb/DUT/decimate_counter
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {2822840 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 283
# configure wave -valuecolwidth 166
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {6142500 ps}
restart -f; run -a;
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'DCFIFO_MW'.  Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /fft_pitch_detect_tb/DUT/u_fft_input_buffer/u_fifo/dcfifo_component/DCFIFO_MW File: $MODEL_TECH/../altera/verilog/src/altera_mf.v Line: 31791
# ** Warning: (vsim-3722) $MODEL_TECH/../altera/verilog/src/altera_mf.v(31791): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-PLI-3407) Too many data words read on line 1025 of file "hex_recording.hex". (Current address [1024], address range [0:1023])    : C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_pitch_detect_tb.sv(23)
#    Time: 0 ps  Iteration: 0  Instance: /fft_pitch_detect_tb
#############  Autofindloop Analysis  ###############
#############  Loop found at time 0 ps ###############
#   Active process: /fft_pitch_detect_tb/DUT/u_anti_alias_filter/#ALWAYS#37(MAC) @ sub-iteration 0
#     Source: C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_pitch_detect.sv:39
#   Active process: /fft_pitch_detect_tb/DUT/u_anti_alias_filter/#ALWAYS#37(MAC) @ sub-iteration 1
#     Source: C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_pitch_detect.sv:39
#   Active process: /fft_pitch_detect_tb/DUT/u_anti_alias_filter/#ALWAYS#37(MAC) @ sub-iteration 2
#     Source: C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_pitch_detect.sv:39
################# END OF LOOP #################
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 0 ps.
######## Additional Loop Analysis Started ##########
##############  Autofindloop Step ##################
#   Active process: /fft_pitch_detect_tb/DUT/u_anti_alias_filter/#ALWAYS#37(MAC)
#     Source: C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_pitch_detect.sv:39
###################################################
do FFT_stream_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/i2c_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:14:16 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/i2c_pll.v 
# -- Compiling module i2c_pll
# 
# Top level modules:
# 	i2c_pll
# End time: 11:14:16 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/adc_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:14:16 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/adc_pll.v 
# -- Compiling module adc_pll
# 
# Top level modules:
# 	adc_pll
# End time: 11:14:16 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/async_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:14:16 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/async_fifo.v 
# -- Compiling module async_fifo
# 
# Top level modules:
# 	async_fifo
# End time: 11:14:16 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/db {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/db/adc_pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:14:16 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/db" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/db/adc_pll_altpll.v 
# -- Compiling module adc_pll_altpll
# 
# Top level modules:
# 	adc_pll_altpll
# End time: 11:14:16 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/db {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/db/i2c_pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:14:16 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/db" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/db/i2c_pll_altpll.v 
# -- Compiling module i2c_pll_altpll
# 
# Top level modules:
# 	i2c_pll_altpll
# End time: 11:14:16 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/fft.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:14:16 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/fft.v 
# -- Compiling module FFT
# 
# Top level modules:
# 	FFT
# End time: 11:14:16 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/sdfunit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:14:16 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/sdfunit.v 
# -- Compiling module SdfUnit
# 
# Top level modules:
# 	SdfUnit
# End time: 11:14:16 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/butterfly.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:14:16 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/butterfly.v 
# -- Compiling module Butterfly
# 
# Top level modules:
# 	Butterfly
# End time: 11:14:16 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/delaybuffer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:14:16 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/delaybuffer.v 
# -- Compiling module DelayBuffer
# 
# Top level modules:
# 	DelayBuffer
# End time: 11:14:17 on Sep 19,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/twiddle.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:14:17 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/twiddle.v 
# -- Compiling module Twiddle
# 
# Top level modules:
# 	Twiddle
# End time: 11:14:17 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/multiply.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:14:17 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/multiply.v 
# -- Compiling module Multiply
# 
# Top level modules:
# 	Multiply
# End time: 11:14:17 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/dstream.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:14:17 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/dstream.sv 
# -- Compiling interface dstream
# 
# Top level modules:
# 	--none--
# End time: 11:14:17 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/seven_seg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:14:17 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/seven_seg.sv 
# -- Compiling module seven_seg
# 
# Top level modules:
# 	seven_seg
# End time: 11:14:17 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/display.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:14:17 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/display.sv 
# -- Compiling module display
# 
# Top level modules:
# 	display
# End time: 11:14:17 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_find_peak.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:14:17 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_find_peak.sv 
# -- Compiling module fft_find_peak
# 
# Top level modules:
# 	fft_find_peak
# End time: 11:14:17 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_mag_sq.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:14:17 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_mag_sq.sv 
# -- Compiling module fft_mag_sq
# 
# Top level modules:
# 	fft_mag_sq
# End time: 11:14:17 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/set_audio_encoder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:14:17 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/set_audio_encoder.sv 
# -- Compiling module set_audio_encoder
# 
# Top level modules:
# 	set_audio_encoder
# End time: 11:14:17 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/i2c_master.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:14:17 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/i2c_master.sv 
# -- Compiling module i2c_master
# 
# Top level modules:
# 	i2c_master
# End time: 11:14:17 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/mic_load.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:14:17 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/mic_load.sv 
# -- Compiling module mic_load
# 
# Top level modules:
# 	mic_load
# End time: 11:14:17 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_pitch_detect.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:14:17 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_pitch_detect.sv 
# -- Compiling module fft_pitch_detect
# 
# Top level modules:
# 	fft_pitch_detect
# End time: 11:14:17 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/top_level.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:14:17 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/top_level.sv 
# -- Compiling module top_level
# 
# Top level modules:
# 	top_level
# End time: 11:14:17 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_input_buffer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:14:17 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_input_buffer.sv 
# -- Compiling module fft_input_buffer
# 
# Top level modules:
# 	fft_input_buffer
# End time: 11:14:17 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/low_pass_conv.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:14:17 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/low_pass_conv.sv 
# -- Compiling module low_pass_conv
# 
# Top level modules:
# 	low_pass_conv
# End time: 11:14:17 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_pitch_detect_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:14:17 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_pitch_detect_tb.sv 
# -- Compiling module fft_pitch_detect_tb
# 
# Top level modules:
# 	fft_pitch_detect_tb
# End time: 11:14:17 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  fft_pitch_detect_tb
# End time: 11:14:18 on Sep 19,2024, Elapsed time: 0:01:40
# Errors: 1, Warnings: 3
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" fft_pitch_detect_tb 
# Start time: 11:14:18 on Sep 19,2024
# Loading sv_std.std
# Loading work.fft_pitch_detect_tb
# Loading work.dstream
# Loading work.fft_pitch_detect
# Loading work.low_pass_conv
# Loading work.fft_input_buffer
# Loading work.async_fifo
# Loading altera_mf_ver.dcfifo
# Loading altera_mf_ver.dcfifo_mixed_widths
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.dcfifo_low_latency
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION
# Loading altera_mf_ver.dcfifo_dffpipe
# Loading work.FFT
# Loading work.SdfUnit
# Loading work.Butterfly
# Loading work.DelayBuffer
# Loading work.Twiddle
# Loading work.Multiply
# Loading work.fft_mag_sq
# Loading work.fft_find_peak
# Loading altera_mf_ver.dcfifo_async
# Loading altera_mf_ver.dcfifo_fefifo
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'DCFIFO_MW'.  Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /fft_pitch_detect_tb/DUT/u_fft_input_buffer/u_fifo/dcfifo_component/DCFIFO_MW File: $MODEL_TECH/../altera/verilog/src/altera_mf.v Line: 31791
# ** Warning: (vsim-3722) $MODEL_TECH/../altera/verilog/src/altera_mf.v(31791): [TFMPC] - Missing connection for port 'eccstatus'.
# 
# do C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/simulation/modelsim/wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /fft_pitch_detect_tb/DUT/audio_input/N
# add wave -noupdate /fft_pitch_detect_tb/DUT/audio_input/valid
# add wave -noupdate /fft_pitch_detect_tb/DUT/audio_input/ready
# add wave -noupdate -format Analog-Step -height 74 -max -1756.0 -min -2006.0 /fft_pitch_detect_tb/DUT/audio_input/data
# add wave -noupdate /fft_pitch_detect_tb/DUT/conv_input/N
# add wave -noupdate /fft_pitch_detect_tb/DUT/conv_input/valid
# add wave -noupdate /fft_pitch_detect_tb/DUT/conv_input/ready
# add wave -noupdate /fft_pitch_detect_tb/DUT/conv_input/data
# add wave -noupdate /fft_pitch_detect_tb/DUT/conv_output/N
# add wave -noupdate /fft_pitch_detect_tb/DUT/conv_output/valid
# add wave -noupdate /fft_pitch_detect_tb/DUT/conv_output/ready
# add wave -noupdate /fft_pitch_detect_tb/DUT/conv_output/data
# add wave -noupdate /fft_pitch_detect_tb/DUT/W
# add wave -noupdate /fft_pitch_detect_tb/DUT/NSamples
# add wave -noupdate /fft_pitch_detect_tb/DUT/clk
# add wave -noupdate /fft_pitch_detect_tb/DUT/audio_clk
# add wave -noupdate /fft_pitch_detect_tb/DUT/reset
# add wave -noupdate /fft_pitch_detect_tb/DUT/di_en
# add wave -noupdate /fft_pitch_detect_tb/DUT/di_re
# add wave -noupdate /fft_pitch_detect_tb/DUT/di_im
# add wave -noupdate /fft_pitch_detect_tb/DUT/do_en
# add wave -noupdate /fft_pitch_detect_tb/DUT/do_re
# add wave -noupdate /fft_pitch_detect_tb/DUT/do_im
# add wave -noupdate /fft_pitch_detect_tb/DUT/mag_valid
# add wave -noupdate /fft_pitch_detect_tb/DUT/mag_sq
# add wave -noupdate /fft_pitch_detect_tb/DUT/decimate_counter
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {2822840 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 283
# configure wave -valuecolwidth 166
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {6142500 ps}
restart -f; run -a;
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'DCFIFO_MW'.  Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /fft_pitch_detect_tb/DUT/u_fft_input_buffer/u_fifo/dcfifo_component/DCFIFO_MW File: $MODEL_TECH/../altera/verilog/src/altera_mf.v Line: 31791
# ** Warning: (vsim-3722) $MODEL_TECH/../altera/verilog/src/altera_mf.v(31791): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-PLI-3407) Too many data words read on line 1025 of file "hex_recording.hex". (Current address [1024], address range [0:1023])    : C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_pitch_detect_tb.sv(23)
#    Time: 0 ps  Iteration: 0  Instance: /fft_pitch_detect_tb
add wave -position end  sim:/fft_pitch_detect_tb/DUT/u_anti_alias_filter/W
add wave -position end  sim:/fft_pitch_detect_tb/DUT/u_anti_alias_filter/W_FRAC
add wave -position end  sim:/fft_pitch_detect_tb/DUT/u_anti_alias_filter/N
add wave -position end  sim:/fft_pitch_detect_tb/DUT/u_anti_alias_filter/clk
add wave -position end  sim:/fft_pitch_detect_tb/DUT/u_anti_alias_filter/h
add wave -position end  sim:/fft_pitch_detect_tb/DUT/u_anti_alias_filter/shift_reg
add wave -position end  sim:/fft_pitch_detect_tb/DUT/u_anti_alias_filter/mult_result
add wave -position end  sim:/fft_pitch_detect_tb/DUT/u_anti_alias_filter/macc
add wave -position end  sim:/fft_pitch_detect_tb/DUT/u_anti_alias_filter/overflow
add wave -position end  sim:/fft_pitch_detect_tb/DUT/u_anti_alias_filter/x_valid_q
restart -f; run -a;
# Closing VCD file "waveform.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'DCFIFO_MW'.  Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /fft_pitch_detect_tb/DUT/u_fft_input_buffer/u_fifo/dcfifo_component/DCFIFO_MW File: $MODEL_TECH/../altera/verilog/src/altera_mf.v Line: 31791
# ** Warning: (vsim-3722) $MODEL_TECH/../altera/verilog/src/altera_mf.v(31791): [TFMPC] - Missing connection for port 'eccstatus'.
# GetModuleFileName: 
# 
# 
# ** Warning: (vsim-PLI-3407) Too many data words read on line 1025 of file "hex_recording.hex". (Current address [1024], address range [0:1023])    : C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_pitch_detect_tb.sv(23)
#    Time: 0 ps  Iteration: 0  Instance: /fft_pitch_detect_tb
add wave -position end  sim:/fft_pitch_detect_tb/DUT/u_anti_alias_filter/x_valid_q
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/simulation/modelsim/wave.do
do FFT_stream_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/i2c_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:22:15 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/i2c_pll.v 
# -- Compiling module i2c_pll
# 
# Top level modules:
# 	i2c_pll
# End time: 11:22:15 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/adc_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:22:15 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/adc_pll.v 
# -- Compiling module adc_pll
# 
# Top level modules:
# 	adc_pll
# End time: 11:22:15 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/async_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:22:15 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/async_fifo.v 
# -- Compiling module async_fifo
# 
# Top level modules:
# 	async_fifo
# End time: 11:22:15 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/db {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/db/adc_pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:22:15 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/db" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/db/adc_pll_altpll.v 
# -- Compiling module adc_pll_altpll
# 
# Top level modules:
# 	adc_pll_altpll
# End time: 11:22:15 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/db {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/db/i2c_pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:22:15 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/db" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/db/i2c_pll_altpll.v 
# -- Compiling module i2c_pll_altpll
# 
# Top level modules:
# 	i2c_pll_altpll
# End time: 11:22:15 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/fft.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:22:15 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/fft.v 
# -- Compiling module FFT
# 
# Top level modules:
# 	FFT
# End time: 11:22:15 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/sdfunit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:22:15 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/sdfunit.v 
# -- Compiling module SdfUnit
# 
# Top level modules:
# 	SdfUnit
# End time: 11:22:15 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/butterfly.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:22:15 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/butterfly.v 
# -- Compiling module Butterfly
# 
# Top level modules:
# 	Butterfly
# End time: 11:22:15 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/delaybuffer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:22:15 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/delaybuffer.v 
# -- Compiling module DelayBuffer
# 
# Top level modules:
# 	DelayBuffer
# End time: 11:22:15 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/twiddle.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:22:15 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/twiddle.v 
# -- Compiling module Twiddle
# 
# Top level modules:
# 	Twiddle
# End time: 11:22:15 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/multiply.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:22:15 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/multiply.v 
# -- Compiling module Multiply
# 
# Top level modules:
# 	Multiply
# End time: 11:22:15 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/dstream.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:22:15 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/dstream.sv 
# -- Compiling interface dstream
# 
# Top level modules:
# 	--none--
# End time: 11:22:16 on Sep 19,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/seven_seg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:22:16 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/seven_seg.sv 
# -- Compiling module seven_seg
# 
# Top level modules:
# 	seven_seg
# End time: 11:22:16 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/display.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:22:16 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/display.sv 
# -- Compiling module display
# 
# Top level modules:
# 	display
# End time: 11:22:16 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_find_peak.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:22:16 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_find_peak.sv 
# -- Compiling module fft_find_peak
# 
# Top level modules:
# 	fft_find_peak
# End time: 11:22:16 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_mag_sq.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:22:16 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_mag_sq.sv 
# -- Compiling module fft_mag_sq
# 
# Top level modules:
# 	fft_mag_sq
# End time: 11:22:16 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/set_audio_encoder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:22:16 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/set_audio_encoder.sv 
# -- Compiling module set_audio_encoder
# 
# Top level modules:
# 	set_audio_encoder
# End time: 11:22:16 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/i2c_master.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:22:16 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/i2c_master.sv 
# -- Compiling module i2c_master
# 
# Top level modules:
# 	i2c_master
# End time: 11:22:16 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/mic_load.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:22:16 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/mic_load.sv 
# -- Compiling module mic_load
# 
# Top level modules:
# 	mic_load
# End time: 11:22:16 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_pitch_detect.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:22:16 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_pitch_detect.sv 
# -- Compiling module fft_pitch_detect
# 
# Top level modules:
# 	fft_pitch_detect
# End time: 11:22:16 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/top_level.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:22:16 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/top_level.sv 
# -- Compiling module top_level
# 
# Top level modules:
# 	top_level
# End time: 11:22:16 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_input_buffer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:22:16 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_input_buffer.sv 
# -- Compiling module fft_input_buffer
# 
# Top level modules:
# 	fft_input_buffer
# End time: 11:22:16 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/low_pass_conv.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:22:16 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/low_pass_conv.sv 
# -- Compiling module low_pass_conv
# ** Error (suppressible): C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/low_pass_conv.sv(53): (vlog-7033) Variable 'macc' driven in a combinational block, may not be driven by any other process. See C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/low_pass_conv.sv(40).
# End time: 11:22:16 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./FFT_stream_run_msim_rtl_verilog.do line 30
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/low_pass_conv.sv}"
do FFT_stream_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/i2c_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:23:13 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/i2c_pll.v 
# -- Compiling module i2c_pll
# 
# Top level modules:
# 	i2c_pll
# End time: 11:23:13 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/adc_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:23:13 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/adc_pll.v 
# -- Compiling module adc_pll
# 
# Top level modules:
# 	adc_pll
# End time: 11:23:13 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/async_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:23:13 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/async_fifo.v 
# -- Compiling module async_fifo
# 
# Top level modules:
# 	async_fifo
# End time: 11:23:13 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/db {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/db/adc_pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:23:13 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/db" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/db/adc_pll_altpll.v 
# -- Compiling module adc_pll_altpll
# 
# Top level modules:
# 	adc_pll_altpll
# End time: 11:23:13 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/db {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/db/i2c_pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:23:13 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/db" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/db/i2c_pll_altpll.v 
# -- Compiling module i2c_pll_altpll
# 
# Top level modules:
# 	i2c_pll_altpll
# End time: 11:23:13 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/fft.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:23:13 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/fft.v 
# -- Compiling module FFT
# 
# Top level modules:
# 	FFT
# End time: 11:23:13 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/sdfunit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:23:13 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/sdfunit.v 
# -- Compiling module SdfUnit
# 
# Top level modules:
# 	SdfUnit
# End time: 11:23:13 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/butterfly.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:23:13 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/butterfly.v 
# -- Compiling module Butterfly
# 
# Top level modules:
# 	Butterfly
# End time: 11:23:13 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/delaybuffer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:23:13 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/delaybuffer.v 
# -- Compiling module DelayBuffer
# 
# Top level modules:
# 	DelayBuffer
# End time: 11:23:13 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/twiddle.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:23:13 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/twiddle.v 
# -- Compiling module Twiddle
# 
# Top level modules:
# 	Twiddle
# End time: 11:23:14 on Sep 19,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/multiply.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:23:14 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/multiply.v 
# -- Compiling module Multiply
# 
# Top level modules:
# 	Multiply
# End time: 11:23:14 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/dstream.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:23:14 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/dstream.sv 
# -- Compiling interface dstream
# 
# Top level modules:
# 	--none--
# End time: 11:23:14 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/seven_seg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:23:14 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/seven_seg.sv 
# -- Compiling module seven_seg
# 
# Top level modules:
# 	seven_seg
# End time: 11:23:14 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/display.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:23:14 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/display.sv 
# -- Compiling module display
# 
# Top level modules:
# 	display
# End time: 11:23:14 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_find_peak.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:23:14 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_find_peak.sv 
# -- Compiling module fft_find_peak
# 
# Top level modules:
# 	fft_find_peak
# End time: 11:23:14 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_mag_sq.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:23:14 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_mag_sq.sv 
# -- Compiling module fft_mag_sq
# 
# Top level modules:
# 	fft_mag_sq
# End time: 11:23:14 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/set_audio_encoder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:23:14 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/set_audio_encoder.sv 
# -- Compiling module set_audio_encoder
# 
# Top level modules:
# 	set_audio_encoder
# End time: 11:23:14 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/i2c_master.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:23:14 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/i2c_master.sv 
# -- Compiling module i2c_master
# 
# Top level modules:
# 	i2c_master
# End time: 11:23:14 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/mic_load.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:23:14 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/mic_load.sv 
# -- Compiling module mic_load
# 
# Top level modules:
# 	mic_load
# End time: 11:23:14 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_pitch_detect.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:23:14 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_pitch_detect.sv 
# -- Compiling module fft_pitch_detect
# 
# Top level modules:
# 	fft_pitch_detect
# End time: 11:23:14 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/top_level.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:23:14 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/top_level.sv 
# -- Compiling module top_level
# 
# Top level modules:
# 	top_level
# End time: 11:23:14 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_input_buffer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:23:14 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_input_buffer.sv 
# -- Compiling module fft_input_buffer
# 
# Top level modules:
# 	fft_input_buffer
# End time: 11:23:14 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/low_pass_conv.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:23:14 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/low_pass_conv.sv 
# -- Compiling module low_pass_conv
# 
# Top level modules:
# 	low_pass_conv
# End time: 11:23:14 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_pitch_detect_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:23:14 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_pitch_detect_tb.sv 
# -- Compiling module fft_pitch_detect_tb
# 
# Top level modules:
# 	fft_pitch_detect_tb
# End time: 11:23:14 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  fft_pitch_detect_tb
# End time: 11:23:15 on Sep 19,2024, Elapsed time: 0:08:57
# Errors: 1, Warnings: 3
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" fft_pitch_detect_tb 
# Start time: 11:23:15 on Sep 19,2024
# Loading sv_std.std
# Loading work.fft_pitch_detect_tb
# Loading work.dstream
# Loading work.fft_pitch_detect
# Loading work.low_pass_conv
# Loading work.fft_input_buffer
# Loading work.async_fifo
# Loading altera_mf_ver.dcfifo
# Loading altera_mf_ver.dcfifo_mixed_widths
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.dcfifo_low_latency
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION
# Loading altera_mf_ver.dcfifo_dffpipe
# Loading work.FFT
# Loading work.SdfUnit
# Loading work.Butterfly
# Loading work.DelayBuffer
# Loading work.Twiddle
# Loading work.Multiply
# Loading work.fft_mag_sq
# Loading work.fft_find_peak
# Loading altera_mf_ver.dcfifo_async
# Loading altera_mf_ver.dcfifo_fefifo
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'DCFIFO_MW'.  Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /fft_pitch_detect_tb/DUT/u_fft_input_buffer/u_fifo/dcfifo_component/DCFIFO_MW File: $MODEL_TECH/../altera/verilog/src/altera_mf.v Line: 31791
# ** Warning: (vsim-3722) $MODEL_TECH/../altera/verilog/src/altera_mf.v(31791): [TFMPC] - Missing connection for port 'eccstatus'.
# 
# do C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/simulation/modelsim/wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /fft_pitch_detect_tb/DUT/u_anti_alias_filter/W
# add wave -noupdate /fft_pitch_detect_tb/DUT/u_anti_alias_filter/W_FRAC
# add wave -noupdate /fft_pitch_detect_tb/DUT/u_anti_alias_filter/N
# add wave -noupdate /fft_pitch_detect_tb/DUT/u_anti_alias_filter/clk
# add wave -noupdate /fft_pitch_detect_tb/DUT/u_anti_alias_filter/h
# add wave -noupdate /fft_pitch_detect_tb/DUT/u_anti_alias_filter/shift_reg
# add wave -noupdate /fft_pitch_detect_tb/DUT/u_anti_alias_filter/mult_result
# add wave -noupdate /fft_pitch_detect_tb/DUT/u_anti_alias_filter/macc
# add wave -noupdate /fft_pitch_detect_tb/DUT/u_anti_alias_filter/overflow
# add wave -noupdate /fft_pitch_detect_tb/DUT/u_anti_alias_filter/x_valid_q
# add wave -noupdate /fft_pitch_detect_tb/DUT/u_anti_alias_filter/x_valid_q
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {58891010 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 362
# configure wave -valuecolwidth 178
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {223238016 ps}
restart -f; run -a;
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'DCFIFO_MW'.  Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /fft_pitch_detect_tb/DUT/u_fft_input_buffer/u_fifo/dcfifo_component/DCFIFO_MW File: $MODEL_TECH/../altera/verilog/src/altera_mf.v Line: 31791
# ** Warning: (vsim-3722) $MODEL_TECH/../altera/verilog/src/altera_mf.v(31791): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-PLI-3407) Too many data words read on line 1025 of file "hex_recording.hex". (Current address [1024], address range [0:1023])    : C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_pitch_detect_tb.sv(23)
#    Time: 0 ps  Iteration: 0  Instance: /fft_pitch_detect_tb
add wave -position end  sim:/fft_pitch_detect_tb/DUT/u_anti_alias_filter/x/ready
restart -f; run -a;
# Closing VCD file "waveform.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'DCFIFO_MW'.  Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /fft_pitch_detect_tb/DUT/u_fft_input_buffer/u_fifo/dcfifo_component/DCFIFO_MW File: $MODEL_TECH/../altera/verilog/src/altera_mf.v Line: 31791
# ** Warning: (vsim-3722) $MODEL_TECH/../altera/verilog/src/altera_mf.v(31791): [TFMPC] - Missing connection for port 'eccstatus'.
# GetModuleFileName: 
# 
# 
# ** Warning: (vsim-PLI-3407) Too many data words read on line 1025 of file "hex_recording.hex". (Current address [1024], address range [0:1023])    : C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_pitch_detect_tb.sv(23)
#    Time: 0 ps  Iteration: 0  Instance: /fft_pitch_detect_tb
do FFT_stream_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/i2c_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:28:58 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/i2c_pll.v 
# -- Compiling module i2c_pll
# 
# Top level modules:
# 	i2c_pll
# End time: 11:28:58 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/adc_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:28:58 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/adc_pll.v 
# -- Compiling module adc_pll
# 
# Top level modules:
# 	adc_pll
# End time: 11:28:58 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/async_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:28:58 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/async_fifo.v 
# -- Compiling module async_fifo
# 
# Top level modules:
# 	async_fifo
# End time: 11:28:58 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/db {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/db/adc_pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:28:58 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/db" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/db/adc_pll_altpll.v 
# -- Compiling module adc_pll_altpll
# 
# Top level modules:
# 	adc_pll_altpll
# End time: 11:28:58 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/db {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/db/i2c_pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:28:58 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/db" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/db/i2c_pll_altpll.v 
# -- Compiling module i2c_pll_altpll
# 
# Top level modules:
# 	i2c_pll_altpll
# End time: 11:28:58 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/fft.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:28:58 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/fft.v 
# -- Compiling module FFT
# 
# Top level modules:
# 	FFT
# End time: 11:28:58 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/sdfunit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:28:58 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/sdfunit.v 
# -- Compiling module SdfUnit
# 
# Top level modules:
# 	SdfUnit
# End time: 11:28:58 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/butterfly.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:28:58 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/butterfly.v 
# -- Compiling module Butterfly
# 
# Top level modules:
# 	Butterfly
# End time: 11:28:58 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/delaybuffer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:28:58 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/delaybuffer.v 
# -- Compiling module DelayBuffer
# 
# Top level modules:
# 	DelayBuffer
# End time: 11:28:58 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/twiddle.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:28:58 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/twiddle.v 
# -- Compiling module Twiddle
# 
# Top level modules:
# 	Twiddle
# End time: 11:28:58 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/multiply.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:28:58 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/multiply.v 
# -- Compiling module Multiply
# 
# Top level modules:
# 	Multiply
# End time: 11:28:58 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/dstream.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:28:58 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/dstream.sv 
# -- Compiling interface dstream
# 
# Top level modules:
# 	--none--
# End time: 11:28:58 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/seven_seg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:28:59 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/seven_seg.sv 
# -- Compiling module seven_seg
# 
# Top level modules:
# 	seven_seg
# End time: 11:28:59 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/display.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:28:59 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/display.sv 
# -- Compiling module display
# 
# Top level modules:
# 	display
# End time: 11:28:59 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_find_peak.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:28:59 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_find_peak.sv 
# -- Compiling module fft_find_peak
# 
# Top level modules:
# 	fft_find_peak
# End time: 11:28:59 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_mag_sq.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:28:59 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_mag_sq.sv 
# -- Compiling module fft_mag_sq
# 
# Top level modules:
# 	fft_mag_sq
# End time: 11:28:59 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/set_audio_encoder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:28:59 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/set_audio_encoder.sv 
# -- Compiling module set_audio_encoder
# 
# Top level modules:
# 	set_audio_encoder
# End time: 11:28:59 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/i2c_master.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:28:59 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/i2c_master.sv 
# -- Compiling module i2c_master
# 
# Top level modules:
# 	i2c_master
# End time: 11:28:59 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/mic_load.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:28:59 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/mic_load.sv 
# -- Compiling module mic_load
# 
# Top level modules:
# 	mic_load
# End time: 11:28:59 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_pitch_detect.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:28:59 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_pitch_detect.sv 
# -- Compiling module fft_pitch_detect
# 
# Top level modules:
# 	fft_pitch_detect
# End time: 11:28:59 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/top_level.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:28:59 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/top_level.sv 
# -- Compiling module top_level
# 
# Top level modules:
# 	top_level
# End time: 11:28:59 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_input_buffer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:28:59 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_input_buffer.sv 
# -- Compiling module fft_input_buffer
# 
# Top level modules:
# 	fft_input_buffer
# End time: 11:28:59 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/low_pass_conv.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:28:59 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/low_pass_conv.sv 
# -- Compiling module low_pass_conv
# 
# Top level modules:
# 	low_pass_conv
# End time: 11:28:59 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_pitch_detect_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:28:59 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_pitch_detect_tb.sv 
# -- Compiling module fft_pitch_detect_tb
# 
# Top level modules:
# 	fft_pitch_detect_tb
# End time: 11:28:59 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  fft_pitch_detect_tb
# End time: 11:29:00 on Sep 19,2024, Elapsed time: 0:05:45
# Errors: 0, Warnings: 3
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" fft_pitch_detect_tb 
# Start time: 11:29:00 on Sep 19,2024
# Loading sv_std.std
# Loading work.fft_pitch_detect_tb
# Loading work.dstream
# Loading work.fft_pitch_detect
# Loading work.low_pass_conv
# Loading work.fft_input_buffer
# Loading work.async_fifo
# Loading altera_mf_ver.dcfifo
# Loading altera_mf_ver.dcfifo_mixed_widths
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.dcfifo_low_latency
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION
# Loading altera_mf_ver.dcfifo_dffpipe
# Loading work.FFT
# Loading work.SdfUnit
# Loading work.Butterfly
# Loading work.DelayBuffer
# Loading work.Twiddle
# Loading work.Multiply
# Loading work.fft_mag_sq
# Loading work.fft_find_peak
# Loading altera_mf_ver.dcfifo_async
# Loading altera_mf_ver.dcfifo_fefifo
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'DCFIFO_MW'.  Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /fft_pitch_detect_tb/DUT/u_fft_input_buffer/u_fifo/dcfifo_component/DCFIFO_MW File: $MODEL_TECH/../altera/verilog/src/altera_mf.v Line: 31791
# ** Warning: (vsim-3722) $MODEL_TECH/../altera/verilog/src/altera_mf.v(31791): [TFMPC] - Missing connection for port 'eccstatus'.
# 
# do C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/simulation/modelsim/wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /fft_pitch_detect_tb/DUT/u_anti_alias_filter/W
# add wave -noupdate /fft_pitch_detect_tb/DUT/u_anti_alias_filter/W_FRAC
# add wave -noupdate /fft_pitch_detect_tb/DUT/u_anti_alias_filter/N
# add wave -noupdate /fft_pitch_detect_tb/DUT/u_anti_alias_filter/clk
# add wave -noupdate /fft_pitch_detect_tb/DUT/u_anti_alias_filter/h
# add wave -noupdate /fft_pitch_detect_tb/DUT/u_anti_alias_filter/shift_reg
# add wave -noupdate /fft_pitch_detect_tb/DUT/u_anti_alias_filter/mult_result
# add wave -noupdate /fft_pitch_detect_tb/DUT/u_anti_alias_filter/macc
# add wave -noupdate /fft_pitch_detect_tb/DUT/u_anti_alias_filter/overflow
# add wave -noupdate /fft_pitch_detect_tb/DUT/u_anti_alias_filter/x_valid_q
# add wave -noupdate /fft_pitch_detect_tb/DUT/u_anti_alias_filter/x_valid_q
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {58891010 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 362
# configure wave -valuecolwidth 178
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {223238016 ps}
restart -f; run -a;
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'DCFIFO_MW'.  Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /fft_pitch_detect_tb/DUT/u_fft_input_buffer/u_fifo/dcfifo_component/DCFIFO_MW File: $MODEL_TECH/../altera/verilog/src/altera_mf.v Line: 31791
# ** Warning: (vsim-3722) $MODEL_TECH/../altera/verilog/src/altera_mf.v(31791): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-PLI-3407) Too many data words read on line 1025 of file "hex_recording.hex". (Current address [1024], address range [0:1023])    : C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_pitch_detect_tb.sv(23)
#    Time: 0 ps  Iteration: 0  Instance: /fft_pitch_detect_tb
do FFT_stream_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/i2c_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:35:20 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/i2c_pll.v 
# -- Compiling module i2c_pll
# 
# Top level modules:
# 	i2c_pll
# End time: 11:35:20 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/adc_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:35:20 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/adc_pll.v 
# -- Compiling module adc_pll
# 
# Top level modules:
# 	adc_pll
# End time: 11:35:20 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/async_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:35:20 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/async_fifo.v 
# -- Compiling module async_fifo
# 
# Top level modules:
# 	async_fifo
# End time: 11:35:20 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/db {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/db/adc_pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:35:20 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/db" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/db/adc_pll_altpll.v 
# -- Compiling module adc_pll_altpll
# 
# Top level modules:
# 	adc_pll_altpll
# End time: 11:35:20 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/db {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/db/i2c_pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:35:20 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/db" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/db/i2c_pll_altpll.v 
# -- Compiling module i2c_pll_altpll
# 
# Top level modules:
# 	i2c_pll_altpll
# End time: 11:35:20 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/fft.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:35:20 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/fft.v 
# -- Compiling module FFT
# 
# Top level modules:
# 	FFT
# End time: 11:35:20 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/sdfunit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:35:20 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/sdfunit.v 
# -- Compiling module SdfUnit
# 
# Top level modules:
# 	SdfUnit
# End time: 11:35:20 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/butterfly.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:35:20 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/butterfly.v 
# -- Compiling module Butterfly
# 
# Top level modules:
# 	Butterfly
# End time: 11:35:20 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/delaybuffer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:35:20 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/delaybuffer.v 
# -- Compiling module DelayBuffer
# 
# Top level modules:
# 	DelayBuffer
# End time: 11:35:20 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/twiddle.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:35:20 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/twiddle.v 
# -- Compiling module Twiddle
# 
# Top level modules:
# 	Twiddle
# End time: 11:35:20 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/multiply.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:35:20 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/r22sdf/multiply.v 
# -- Compiling module Multiply
# 
# Top level modules:
# 	Multiply
# End time: 11:35:20 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/dstream.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:35:20 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/dstream.sv 
# -- Compiling interface dstream
# 
# Top level modules:
# 	--none--
# End time: 11:35:20 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/seven_seg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:35:20 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/seven_seg.sv 
# -- Compiling module seven_seg
# 
# Top level modules:
# 	seven_seg
# End time: 11:35:20 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/display.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:35:20 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/display.sv 
# -- Compiling module display
# 
# Top level modules:
# 	display
# End time: 11:35:20 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_find_peak.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:35:20 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_find_peak.sv 
# -- Compiling module fft_find_peak
# 
# Top level modules:
# 	fft_find_peak
# End time: 11:35:20 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_mag_sq.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:35:20 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_mag_sq.sv 
# -- Compiling module fft_mag_sq
# 
# Top level modules:
# 	fft_mag_sq
# End time: 11:35:20 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/set_audio_encoder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:35:21 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/set_audio_encoder.sv 
# -- Compiling module set_audio_encoder
# 
# Top level modules:
# 	set_audio_encoder
# End time: 11:35:21 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/i2c_master.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:35:21 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/i2c_master.sv 
# -- Compiling module i2c_master
# 
# Top level modules:
# 	i2c_master
# End time: 11:35:21 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/mic_load.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:35:21 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/mic/mic_load.sv 
# -- Compiling module mic_load
# 
# Top level modules:
# 	mic_load
# End time: 11:35:21 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_pitch_detect.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:35:21 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_pitch_detect.sv 
# -- Compiling module fft_pitch_detect
# 
# Top level modules:
# 	fft_pitch_detect
# End time: 11:35:21 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/top_level.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:35:21 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/top_level.sv 
# -- Compiling module top_level
# 
# Top level modules:
# 	top_level
# End time: 11:35:21 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_input_buffer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:35:21 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_input_buffer.sv 
# -- Compiling module fft_input_buffer
# 
# Top level modules:
# 	fft_input_buffer
# End time: 11:35:21 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/low_pass_conv.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:35:21 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/low_pass_conv.sv 
# -- Compiling module low_pass_conv
# 
# Top level modules:
# 	low_pass_conv
# End time: 11:35:21 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch {C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_pitch_detect_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:35:21 on Sep 19,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch" C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_pitch_detect_tb.sv 
# -- Compiling module fft_pitch_detect_tb
# 
# Top level modules:
# 	fft_pitch_detect_tb
# End time: 11:35:21 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  fft_pitch_detect_tb
# End time: 11:35:21 on Sep 19,2024, Elapsed time: 0:06:21
# Errors: 0, Warnings: 3
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" fft_pitch_detect_tb 
# Start time: 11:35:21 on Sep 19,2024
# Loading sv_std.std
# Loading work.fft_pitch_detect_tb
# Loading work.dstream
# Loading work.fft_pitch_detect
# Loading work.low_pass_conv
# Loading work.fft_input_buffer
# Loading work.async_fifo
# Loading altera_mf_ver.dcfifo
# Loading altera_mf_ver.dcfifo_mixed_widths
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.dcfifo_low_latency
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION
# Loading altera_mf_ver.dcfifo_dffpipe
# Loading work.FFT
# Loading work.SdfUnit
# Loading work.Butterfly
# Loading work.DelayBuffer
# Loading work.Twiddle
# Loading work.Multiply
# Loading work.fft_mag_sq
# Loading work.fft_find_peak
# Loading altera_mf_ver.dcfifo_async
# Loading altera_mf_ver.dcfifo_fefifo
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'DCFIFO_MW'.  Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /fft_pitch_detect_tb/DUT/u_fft_input_buffer/u_fifo/dcfifo_component/DCFIFO_MW File: $MODEL_TECH/../altera/verilog/src/altera_mf.v Line: 31791
# ** Warning: (vsim-3722) $MODEL_TECH/../altera/verilog/src/altera_mf.v(31791): [TFMPC] - Missing connection for port 'eccstatus'.
# 
# do C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/simulation/modelsim/wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /fft_pitch_detect_tb/DUT/u_anti_alias_filter/W
# add wave -noupdate /fft_pitch_detect_tb/DUT/u_anti_alias_filter/W_FRAC
# add wave -noupdate /fft_pitch_detect_tb/DUT/u_anti_alias_filter/N
# add wave -noupdate /fft_pitch_detect_tb/DUT/u_anti_alias_filter/clk
# add wave -noupdate /fft_pitch_detect_tb/DUT/u_anti_alias_filter/h
# add wave -noupdate /fft_pitch_detect_tb/DUT/u_anti_alias_filter/shift_reg
# add wave -noupdate /fft_pitch_detect_tb/DUT/u_anti_alias_filter/mult_result
# add wave -noupdate /fft_pitch_detect_tb/DUT/u_anti_alias_filter/macc
# add wave -noupdate /fft_pitch_detect_tb/DUT/u_anti_alias_filter/overflow
# add wave -noupdate /fft_pitch_detect_tb/DUT/u_anti_alias_filter/x_valid_q
# add wave -noupdate /fft_pitch_detect_tb/DUT/u_anti_alias_filter/x_valid_q
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {58891010 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 362
# configure wave -valuecolwidth 178
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {223238016 ps}
restart -f; run -a;
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'DCFIFO_MW'.  Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /fft_pitch_detect_tb/DUT/u_fft_input_buffer/u_fifo/dcfifo_component/DCFIFO_MW File: $MODEL_TECH/../altera/verilog/src/altera_mf.v Line: 31791
# ** Warning: (vsim-3722) $MODEL_TECH/../altera/verilog/src/altera_mf.v(31791): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-PLI-3407) Too many data words read on line 1025 of file "hex_recording.hex". (Current address [1024], address range [0:1023])    : C:/Users/lykan/MTRX3700_Assignment2/mic_find_pitch/fft_pitch_detect_tb.sv(23)
#    Time: 0 ps  Iteration: 0  Instance: /fft_pitch_detect_tb
# End time: 11:40:46 on Sep 19,2024, Elapsed time: 0:05:25
# Errors: 0, Warnings: 3
