Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Wed Aug  2 20:24:49 2017
| Host         : Elsa running 64-bit Ubuntu 16.04.3 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |  1438 |
| Unused register locations in slices containing registers |  2625 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             461 |          180 |
| No           | No                    | Yes                    |             288 |          114 |
| No           | Yes                   | No                     |            1352 |          526 |
| Yes          | No                    | No                     |           33079 |         9580 |
| Yes          | No                    | Yes                    |             240 |           49 |
| Yes          | Yes                   | No                     |            6347 |         1792 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                                                                           Enable Signal                                                                                                                          |                                                                                                                              Set/Reset Signal                                                                                                                             | Slice Load Count | Bel Load Count |
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                            |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                            |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                 |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                 |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_axi_rready                                                                                   |                                                                                                                                                                                                                                                                           |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                            |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                 |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                 |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.splitter_aw_si/s_axi_awready[2]                                                                                                                                     | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                            |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                 |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/m_payload_i_reg[0][0]                                                                                         |                                                                                                                                                                                                                                                                           |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                 |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_1_n_0                                                    | design_1_i/axi_mem_intercon/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_1_n_0                                                    | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/m_payload_i_reg[0][0]                                                                                         |                                                                                                                                                                                                                                                                           |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_axi_rready                                                                                   |                                                                                                                                                                                                                                                                           |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/s_axi_awready[0]                                                                                                                                     | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[4].gen_si_write.splitter_aw_si/s_axi_awready[4]                                                                                                                                     | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_axi_rready                                                                                   |                                                                                                                                                                                                                                                                           |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_1_n_0                                                    | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/m_payload_i_reg[0][0]                                                                                         |                                                                                                                                                                                                                                                                           |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/Q[7]                                                                                                                                                                                | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/Q[5]                                                                                                                                                                                | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/Q[1]                                                                                                                                                                                | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/Q[3]                                                                                                                                                                                | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/m_payload_i_reg[0][0]                                                                                         |                                                                                                                                                                                                                                                                           |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_1_n_0                                                    | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_axi_rready                                                                                   |                                                                                                                                                                                                                                                                           |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[6].gen_si_write.splitter_aw_si/s_axi_awready[6]                                                                                                                                     | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                            |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                 |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                 |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                            |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                            |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                            |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                                                                                 | design_1_i/sobel_1/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                          |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                               |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                          |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                2 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                               |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                          |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b_pipe/reset                                                                                                                                                                |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/fifo_resp/push_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                               |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                                                                                 | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                               |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                          |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                      |                                                                                                                                                                                                                                                                           |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                                                                                 | design_1_i/sobel_2/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                      |                                                                                                                                                                                                                                                                           |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/fifo_resp/push_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/ap_enable_reg_pp2_iter5_reg                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                2 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/fifo_resp/push_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/ap_enable_reg_pp2_iter5_reg                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                2 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                                                                                 | design_1_i/sobel_3/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/ap_enable_reg_pp2_iter5_reg                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                2 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/fifo_resp/push_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                  |                                                                                                                                                                                                                                                                           |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                      |                                                                                                                                                                                                                                                                           |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                      |                                                                                                                                                                                                                                                                           |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/ap_enable_reg_pp2_iter5_reg                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                2 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/push                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[4].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                                                                                                  |                                                                                                                                                                                                                                                                           |                2 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]         |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b_pipe/m_payload_i[4]_i_1__0_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                           |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]         |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]              |                2 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]         |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[5].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                                                                                                  |                                                                                                                                                                                                                                                                           |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                2 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b_pipe/m_payload_i[4]_i_1__2_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                           |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                                                                                                  |                                                                                                                                                                                                                                                                           |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/push_1                                                                                                                                                                              |                                                                                                                                                                                                                                                                           |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                                                                                                  |                                                                                                                                                                                                                                                                           |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                                                                                                  |                                                                                                                                                                                                                                                                           |                2 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[6].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                                                                                                  |                                                                                                                                                                                                                                                                           |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]              |                2 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                                                                                                  |                                                                                                                                                                                                                                                                           |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/m_payload_i[4]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                                                                           |                2 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[7].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                                                                                                  |                                                                                                                                                                                                                                                                           |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]              |                2 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]              |                2 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]              |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]              |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b_pipe/m_payload_i[4]_i_1__1_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                           |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/push_2                                                                                                                                                                              |                                                                                                                                                                                                                                                                           |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]         |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]         |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/push_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                           |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]              |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]         |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]         |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]              |                2 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]         |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                                                                                              |                                                                                                                                                                                                                                                                           |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                       |                                                                                                                                                                                                                                                                           |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                            | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[7].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                                         |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[4].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                            | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[7].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                                         |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/E[0]                                                                                                                                                        | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/fifo_resp/pout[3]_i_1__0_n_2                                                                                                                                                                   | design_1_i/sobel_1/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/bus_wide_gen.first_pad_reg[0]                                                                                                                                                       | design_1_i/sobel_1/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/gen_master_slots[1].r_issuing_cnt_reg[8]_0[0]                                                                                                               | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/bus_wide_gen.first_pad_reg[0]                                                                                                                                                       | design_1_i/sobel_3/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b_pipe/E[0]                                                                                                                                                        | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0]                                                                                               | design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                                                                                                                      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                                                  |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg_0[0]                                                                                                               | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[7].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                                         |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[5].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                            | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[7].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                                         |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[5].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_out                                                                                                                              | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/fifo_resp/pout[3]_i_1__0_n_2                                                                                                                                                                   | design_1_i/sobel_3/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_out                                                                                                                              | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                                                  |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                    |                                                                                                                                                                                                                                                                           |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i__0                                                                                                                     | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[7].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                                         |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/gen_master_slots[3].r_issuing_cnt_reg[24]_0[0]                                                                                                              | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/bus_wide_gen.first_pad_reg[0]                                                                                                                                                       | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/pushed_commands_reg[0]                                                                                       | design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1_n_2                                                                                                                                                                        | design_1_i/sobel_1/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1_n_2                                                                                                                                                                        | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/E[0]                                                                                                                             | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[7].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                                         |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                    |                                                                                                                                                                                                                                                                           |                4 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b_pipe/E[0]                                                                                                                                                        | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r_pipe/gen_master_slots[2].r_issuing_cnt_reg[16]_0[0]                                                                                                              | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/fifo_resp/pout[3]_i_1__0_n_2                                                                                                                                                                   | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/gen_master_slots[0].r_issuing_cnt_reg[0]_0[0]                                                                                                               | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                       |                                                                                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r_pipe/skid_buffer_reg[66]_0                                                                                                                                       |                                                                                                                                                                                                                                                                           |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                            | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[7].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                                         |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_out                                                                                                                              | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                       |                                                                                                                                                                                                                                                                           |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_out                                                                                                                              | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/pushed_commands_reg[0]                                                                                       | design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0]                                                                                               | design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                    |                                                                                                                                                                                                                                                                           |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                    |                                                                                                                                                                                                                                                                           |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                       |                                                                                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[7].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                            | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[7].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                                         |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[7].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_out                                                                                                                              | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                            | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[7].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                                         |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                                                                                                                                                 |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                                                                                                                                                 |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[6].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                            | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[7].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                                         |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[6].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_out                                                                                                                              | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0]                                                                                               | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_out                                                                                                                              | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1_n_2                                                                                                                                                                        | design_1_i/sobel_3/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/bus_wide_gen.first_pad_reg[0]                                                                                                                                                       | design_1_i/sobel_2/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/fifo_resp/pout[3]_i_1__0_n_2                                                                                                                                                                   | design_1_i/sobel_2/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0]                                                                                               | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[4].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_out                                                                                                                              | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg_0[0]                                                                                                               | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[7].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                                         |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b_pipe/E[0]                                                                                                                                                        | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/pushed_commands_reg[0]                                                                                       | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                      |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg_0[0]                                                                                                               | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[7].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                                         |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                            | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[7].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                                         |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/pushed_commands_reg[0]                                                                                       | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1_n_2                                                                                                                                                                        | design_1_i/sobel_2/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q                                                                                                     | design_1_i/axi_mem_intercon/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/sobel_AXILiteS_s_axi_U/waddr                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                           |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[4][0] |                                                                                                                                                                                                                                                                           |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q                                                                                                     | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                      |                                                                                                                                                                                                                                                                           |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[4]_i_1__0_n_0                                                                                                         | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q                                                                                                     | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q                                                                                                       | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[4]_i_1__1_n_0                                                                                                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q                                                                                                       | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q                                                                                                       | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q                                                                                                       | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[4].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[4]_i_1__8_n_0                                                                                                         | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[5].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[4]_i_1__10_n_0                                                                                                        | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[4].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[4]_i_1__7_n_0                                                                                                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[4]_i_1_n_0                                                                                                             | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/sobel_AXILiteS_s_axi_U/waddr                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                           |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                    | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[6].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[4]_i_1__12_n_0                                                                                                        | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                    | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q                                                                                                       | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[5].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[4]_i_1__9_n_0                                                                                                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q                                                                                                     | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q                                                                                                     | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q                                                                                                     | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q                                                                                                     | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                    | design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[4][0] |                                                                                                                                                                                                                                                                           |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q                                                                                                       | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[4]_i_1__6_n_0                                                                                                         | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[4]_i_1__4_n_0                                                                                                         | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q                                                                                                       | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[4]_i_1__5_n_0                                                                                                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q                                                                                                     | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q                                                                                                       | design_1_i/axi_mem_intercon/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_read.si_transactor_ar/gen_single_thread.mux_resp_single_thread/E[0]                                                                                                       | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[4][0] |                                                                                                                                                                                                                                                                           |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_AXILiteS_s_axi_U/waddr                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                           |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/sobel_AXILiteS_s_axi_U/waddr                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                           |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                    | design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[4][0] |                                                                                                                                                                                                                                                                           |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                      |                                                                                                                                                                                                                                                                           |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                      |                                                                                                                                                                                                                                                                           |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                      |                                                                                                                                                                                                                                                                           |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[7].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[4]_i_1__14_n_0                                                                                                        | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[7].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[4]_i_1__13_n_0                                                                                                         | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/rst_ps7_0_250M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                              |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[6].gen_si_read.si_transactor_ar/gen_single_thread.mux_resp_single_thread/E[0]                                                                                                       | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[4]_i_1__2_n_0                                                                                                         | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r_pipe/m_payload_i[69]_i_1__2_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                           |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                         | design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/next_loop                                                                                                                                                              | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/SR[0]                                                                                                                                                                           |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/next_loop                                                                                                                                                                | design_1_i/sobel_2/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/could_multi_bursts.loop_cnt_reg[5][0]                                                                                                                                             |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/ap_enable_reg_pp2_iter5_reg                                                                                                                                                         | design_1_i/sobel_2/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/cmd_depth_reg[5]_0[0]                                                                                                                               | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                         | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                         | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/next_loop                                                                                                                                                                | design_1_i/sobel_3/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/could_multi_bursts.loop_cnt_reg[5][0]                                                                                                                                             |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/cmd_depth_reg[5]_0[0]                                                                                                                               | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                 | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                 | design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/ap_enable_reg_pp2_iter5_reg                                                                                                                                                         | design_1_i/sobel_1/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/ap_enable_reg_pp2_iter5_reg                                                                                                                                                         | design_1_i/sobel_3/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                4 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                 | design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/next_loop                                                                                                                                                                | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/could_multi_bursts.loop_cnt_reg[5][0]                                                                                                                                             |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                         | design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/next_loop                                                                                                                                                              | design_1_i/sobel_2/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/SR[0]                                                                                                                                                                           |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/cmd_depth_reg[5]_0[0]                                                                                                                               | design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/ap_enable_reg_pp2_iter5_reg                                                                                                                                                         | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                4 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/next_loop                                                                                                                                                              | design_1_i/sobel_3/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/SR[0]                                                                                                                                                                           |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_250M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                      | design_1_i/rst_ps7_0_250M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                        |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/next_loop                                                                                                                                                              | design_1_i/sobel_1/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/SR[0]                                                                                                                                                                           |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/cmd_depth_reg[5]_0[0]                                                                                                                               | design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/next_loop                                                                                                                                                                | design_1_i/sobel_1/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/could_multi_bursts.loop_cnt_reg[5][0]                                                                                                                                             |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                           |                                                                                                                                                                                                                                                                           |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                         | design_1_i/axi_mem_intercon/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                4 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                       | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                4 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.splitter_aw_si/s_axi_awready[1]                                                                                                                                     | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[6][0]      |                                                                                                                                                                                                                                                                           |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                           |                                                                                                                                                                                                                                                                           |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[6][0]      |                                                                                                                                                                                                                                                                           |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                           |                                                                                                                                                                                                                                                                           |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.splitter_aw_si/s_axi_awready[3]                                                                                                                                     | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                4 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                         | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                         | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                       | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/mul7_reg_43938_reg[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                5 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                         | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                         | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                         | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/mul7_reg_43938_reg[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                       | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                4 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/Q[0]                                                                                                                                                                                | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                           |                                                                                                                                                                                                                                                                           |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/Q[6]                                                                                                                                                                                | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/Q[4]                                                                                                                                                                                | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/mul7_reg_43938_reg[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/Q[2]                                                                                                                                                                                | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                5 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[7].gen_si_write.splitter_aw_si/s_axi_awready[7]                                                                                                                                     | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[5].gen_si_write.splitter_aw_si/s_axi_awready[5]                                                                                                                                     | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                         | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[6][0]      |                                                                                                                                                                                                                                                                           |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[6][0]      |                                                                                                                                                                                                                                                                           |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                         | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                4 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                       | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/mul7_reg_43938_reg[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/reg_23652[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/input_buffer_10_loa_34_reg_445330                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/reg_23612[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/reg_23660[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/reg_23644[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/reg_23636[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/reg_23628[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/reg_23620[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/ap_phi_precharge_reg_pp2_iter6_input_buffer_load_2_s_reg_23271[7]_i_1_n_2                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0             | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0             | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/input_buffer_0_load_reg_440720                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/ap_phi_precharge_reg_pp2_iter6_input_buffer_load_6_s_reg_23383[7]_i_1_n_2                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0             | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0             | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/ap_phi_precharge_reg_pp2_iter6_input_buffer_load_5_s_reg_23356[7]_i_1_n_2                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/tmp_27_reg_447320                                                                                                                                                                                                                        | design_1_i/sobel_1/inst/tmp_27_reg_44732                                                                                                                                                                                                                                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/input_buffer_10_loa_32_reg_446120                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/reg_23532[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/reg_23596[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/reg_23540[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/reg_23548[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/reg_23556[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/reg_23564[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/reg_23572[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/input_buffer_10_loa_34_reg_445330                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/reg_23580[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/reg_23588[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/reg_23604[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/reg_23502[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/reg_24000[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/reg_24007[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/reg_24014[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/reg_24021[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/reg_24028[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/reg_24035[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/reg_24042[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/reg_24049[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/reg_24056[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/reg_24063[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/reg_24070[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/reg_24077[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/reg_24084[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/reg_24091[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/reg_24098[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/reg_23993[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/reg_24105[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/ap_phi_precharge_reg_pp2_iter6_input_buffer_load_2_s_reg_23271[7]_i_1_n_2                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0             | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/reg_23524[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/ap_phi_precharge_reg_pp2_iter6_input_buffer_load_6_s_reg_23383[7]_i_1_n_2                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/ap_phi_precharge_reg_pp2_iter7_input_buffer_load_8_s_reg_23438[7]_i_1_n_2                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/ap_phi_precharge_reg_pp2_iter6_input_buffer_load_7_s_reg_23410[7]_i_1_n_2                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/input_buffer_6_load_reg_440420                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/input_buffer_7_load_reg_440370                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/input_buffer_9_load_2_reg_445430                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/input_buffer_8_load_2_reg_445480                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/input_buffer_8_load_reg_440320                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/reg_23516[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/input_buffer_9_load_reg_440270                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/input_buffer_6_load_2_reg_445580                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/reg_23676[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/reg_23683[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/input_buffer_10_loa_33_reg_445380                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/ap_phi_precharge_reg_pp2_iter7_input_buffer_load_8_s_reg_23438[7]_i_1_n_2                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/ap_phi_precharge_reg_pp2_iter6_input_buffer_load_7_s_reg_23410[7]_i_1_n_2                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/reg_237000                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/input_buffer_10_loa_33_reg_445380                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/input_buffer_load_7_s_reg_234100                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/input_buffer_10_loa_32_reg_446120                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/input_buffer_0_load_reg_440720                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/input_buffer_0_load_2_reg_445880                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/input_buffer_21_loa_98_reg_445970                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/input_buffer_21_loa_97_reg_446020                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/input_buffer_1_load_reg_440670                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/input_buffer_1_load_2_reg_445830                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/reg_23668[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/input_buffer_7_load_2_reg_445530                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/input_buffer_5_load_reg_440470                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/input_buffer_1_load_2_reg_445830                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/input_buffer_4_load_reg_440520                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/input_buffer_5_load_2_reg_445630                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/ap_phi_precharge_reg_pp2_iter6_input_buffer_load_5_s_reg_23356[7]_i_1_n_2                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/reg_23972[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/reg_23979[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/input_buffer_3_load_reg_440570                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/input_buffer_4_load_2_reg_445680                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/input_buffer_3_load_2_reg_445730                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/input_buffer_2_load_reg_440620                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/reg_23986[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/input_buffer_2_load_2_reg_445780                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/reg_24166_reg[0][0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.len_cnt_reg[7]_0[0]                                                                                                                                       | design_1_i/sobel_3/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.len_cnt_reg[7][0]                                                                                                                                                  |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/reg_23700_reg[0][0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/reg_24124_reg[0][0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/reg_24131_reg[0][0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/reg_24138_reg[0][0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/reg_24145_reg[0][0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/reg_24152_reg[0][0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/reg_24159_reg[0][0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/push                                                                                                                                                                   |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/reg_24173_reg[0][0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/reg_24180_reg[0][0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/reg_24187_reg[0][0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/reg_237000                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/reg_23683[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/reg_23676[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/reg_23668[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/reg_23652[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/reg_24028[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/input_buffer_3_load_2_reg_445730                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/input_buffer_2_load_reg_440620                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/input_buffer_2_load_2_reg_445780                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/reg_24063[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/reg_24056[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/reg_24049[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/reg_24042[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/reg_24035[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/reg_23660[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/reg_24021[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/reg_24014[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/reg_24007[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/reg_24000[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/reg_23993[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/reg_23986[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/reg_23979[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/reg_23972[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/tmp_27_reg_447320                                                                                                                                                                                                                        | design_1_i/sobel_2/inst/tmp_27_reg_44732                                                                                                                                                                                                                                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/reg_23516[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/ap_phi_precharge_reg_pp2_iter6_input_buffer_load_1_s_reg_23244_reg[0]                                                                                                               |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/reg_24105[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/reg_24098[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/reg_24091[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/reg_24084[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/reg_24077[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/reg_24070[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/usedw[7]_i_1__0_n_2                                                                                                                                                                 | design_1_i/sobel_3/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__1_n_2                                                                                                                                                                  | design_1_i/sobel_3/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                              |                                                                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/last_split                                                                                                                                                               | design_1_i/sobel_3/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.len_cnt_reg[7][0]                                                                                                                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1_n_2                                                                                                                                                                      | design_1_i/sobel_3/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/next_loop                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/reg_23580[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/reg_23644[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/reg_23636[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/reg_23628[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/reg_23620[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/reg_23612[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/reg_23596[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/reg_23604[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/reg_23588[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/input_buffer_4_load_2_reg_445680                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/reg_23572[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/reg_23564[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/reg_23556[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/reg_23548[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/reg_23540[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/reg_23532[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/reg_23502[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/reg_23524[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/reg_24131_reg[0][0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/reg_24187_reg[0][0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/reg_24180_reg[0][0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/reg_24173_reg[0][0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/reg_24166_reg[0][0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/reg_24159_reg[0][0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/reg_24152_reg[0][0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/reg_24145_reg[0][0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/reg_24138_reg[0][0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__1_n_2                                                                                                                                                                  | design_1_i/sobel_2/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/reg_24124_reg[0][0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/reg_23700_reg[0][0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/ap_phi_precharge_reg_pp2_iter6_input_buffer_load_1_s_reg_23244_reg[0]                                                                                                               |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0             | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/push                                                                                                                                                                   |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/throttl_cnt_reg[7][0]                                                                                                                                                                          | design_1_i/sobel_3/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                              |                                                                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/next_loop                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[55][0]                    | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[47][0]                    | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                                               |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[39][0]                    | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[31][0]                    | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[23][0]                    | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[15][0]                    | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7][0]                     | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1_n_2                                                                                                                                                                      | design_1_i/sobel_2/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.len_cnt_reg[7]_0[0]                                                                                                                                       | design_1_i/sobel_2/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.len_cnt_reg[7][0]                                                                                                                                                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/last_split                                                                                                                                                               | design_1_i/sobel_2/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.len_cnt_reg[7][0]                                                                                                                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0              | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0             | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0             | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/usedw[7]_i_1__0_n_2                                                                                                                                                                 | design_1_i/sobel_2/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/input_buffer_9_load_2_reg_445430                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/input_buffer_1_load_reg_440670                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0              | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/input_buffer_21_loa_98_reg_445970                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/input_buffer_21_loa_97_reg_446020                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/input_buffer_load_7_s_reg_234100                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/input_buffer_9_load_reg_440270                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/input_buffer_8_load_reg_440320                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/input_buffer_8_load_2_reg_445480                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/input_buffer_0_load_2_reg_445880                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/input_buffer_7_load_reg_440370                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/input_buffer_6_load_reg_440420                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/input_buffer_6_load_2_reg_445580                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/input_buffer_7_load_2_reg_445530                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/input_buffer_5_load_reg_440470                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/input_buffer_4_load_reg_440520                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/input_buffer_5_load_2_reg_445630                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/input_buffer_3_load_reg_440570                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/ap_phi_precharge_reg_pp2_iter6_input_buffer_load_2_s_reg_23271[7]_i_1_n_2                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0             | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/throttl_cnt_reg[7][0]                                                                                                                                                                          | design_1_i/sobel_2/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0             | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0             | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0             | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0                                                                                                    |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0][0]                                                                                                         |                                                                                                                                                                                                                                                                           |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63][0]                    | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/ap_phi_precharge_reg_pp2_iter7_input_buffer_load_8_s_reg_23438[7]_i_1_n_2                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/ap_phi_precharge_reg_pp2_iter6_input_buffer_load_7_s_reg_23410[7]_i_1_n_2                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/ap_phi_precharge_reg_pp2_iter6_input_buffer_load_6_s_reg_23383[7]_i_1_n_2                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/ap_phi_precharge_reg_pp2_iter6_input_buffer_load_5_s_reg_23356[7]_i_1_n_2                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/input_buffer_10_loa_33_reg_445380                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/input_buffer_10_loa_34_reg_445330                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/input_buffer_10_loa_32_reg_446120                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/input_buffer_0_load_reg_440720                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/input_buffer_2_load_2_reg_445780                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/input_buffer_10_loa_34_reg_445330                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/input_buffer_10_loa_32_reg_446120                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/input_buffer_0_load_reg_440720                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/input_buffer_0_load_2_reg_445880                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/input_buffer_21_loa_98_reg_445970                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/input_buffer_21_loa_97_reg_446020                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/input_buffer_1_load_reg_440670                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/input_buffer_1_load_2_reg_445830                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/input_buffer_2_load_reg_440620                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/input_buffer_10_loa_33_reg_445380                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/input_buffer_load_7_s_reg_234100                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/input_buffer_9_load_reg_440270                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/input_buffer_8_load_reg_440320                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/input_buffer_8_load_2_reg_445480                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/input_buffer_9_load_2_reg_445430                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/input_buffer_7_load_reg_440370                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/input_buffer_6_load_reg_440420                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/input_buffer_6_load_2_reg_445580                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[39][0]                    | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                                               |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7][0]                     | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                                               |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/throttl_cnt_reg[7][0]                                                                                                                                                                          | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/reg_237000                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11]                                                                                                                      |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7][0]                     | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                                               |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[15][0]                    | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                                               |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[23][0]                    | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                                               |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[31][0]                    | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                                               |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0             | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[47][0]                    | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                                               |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[55][0]                    | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                                               |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63][0]                    | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                                               |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/ap_phi_precharge_reg_pp2_iter6_input_buffer_load_6_s_reg_23383[7]_i_1_n_2                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/ap_phi_precharge_reg_pp2_iter6_input_buffer_load_5_s_reg_23356[7]_i_1_n_2                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/ap_phi_precharge_reg_pp2_iter6_input_buffer_load_2_s_reg_23271[7]_i_1_n_2                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/ap_phi_precharge_reg_pp2_iter7_input_buffer_load_8_s_reg_23438[7]_i_1_n_2                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/ap_phi_precharge_reg_pp2_iter6_input_buffer_load_7_s_reg_23410[7]_i_1_n_2                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/reg_23972[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_24021[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_24014[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_24007[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_24000[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_23993[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_23986[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_23979[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_23972[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_24028[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/reg_23979[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/reg_23986[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/reg_23993[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/reg_24000[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/reg_24007[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/reg_24014[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_237000                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/reg_24021[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_24091[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/input_buffer_5_load_reg_440470                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/input_buffer_4_load_reg_440520                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/input_buffer_5_load_2_reg_445630                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/input_buffer_3_load_reg_440570                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/input_buffer_4_load_2_reg_445680                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/input_buffer_3_load_2_reg_445730                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_24105[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_24098[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/reg_23683[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_24084[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_24077[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_24070[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_24063[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_24056[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_24049[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_24042[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_24035[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1_n_2                                                                                                                                                                      | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63][0]                    | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                                               |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[55][0]                    | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/tmp_27_reg_447320                                                                                                                                                                                                                        | design_1_i/sobel_3/inst/tmp_27_reg_44732                                                                                                                                                                                                                                  |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/reg_23516[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[47][0]                    | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/reg_23524[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/reg_23502[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/reg_23532[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                              |                                                                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/reg_23540[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/reg_23548[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/reg_23556[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/reg_23564[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/next_loop                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/reg_23572[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/last_split                                                                                                                                                               | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.len_cnt_reg[7][0]                                                                                                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[39][0]                    | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0             | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                      | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                     |                                                                                                                                                                                                                                                                           |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                                               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i[7]_i_1__0_n_0                                                                                                                                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.s_ready_i[7]_i_1_n_0                                                                                                                                                             |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                                               |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                                               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/reg_23580[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0             | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0             | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0             | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0             | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0             | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0             | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0              | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                              |                                                                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/reg_23700_reg[0][0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/reg_24173_reg[0][0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/reg_24166_reg[0][0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/reg_24159_reg[0][0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/reg_24152_reg[0][0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/reg_24145_reg[0][0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/reg_24138_reg[0][0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/reg_24131_reg[0][0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/reg_24124_reg[0][0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/reg_24180_reg[0][0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/reg_23636[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/reg_23644[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.len_cnt_reg[7]_0[0]                                                                                                                                       | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.len_cnt_reg[7][0]                                                                                                                                                  |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/reg_23660[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/push                                                                                                                                                                   |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/reg_23652[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/reg_23668[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/reg_23676[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[23][0]                    | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/reg_23588[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/reg_23604[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/reg_23596[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/reg_23612[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[31][0]                    | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/input_buffer_7_load_2_reg_445530                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__1_n_2                                                                                                                                                                  | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/reg_23620[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/ap_phi_precharge_reg_pp2_iter6_input_buffer_load_1_s_reg_23244_reg[0]                                                                                                               |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[15][0]                    | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                                               |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/reg_23628[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/usedw[7]_i_1__0_n_2                                                                                                                                                                 | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/reg_24187_reg[0][0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/input_buffer_9_load_2_reg_445430                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[47][0]                    | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                                               |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[39][0]                    | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[31][0]                    | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/input_buffer_7_load_2_reg_445530                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/input_buffer_6_load_2_reg_445580                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/input_buffer_6_load_reg_440420                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1_n_2                                                                                                                                                                      | design_1_i/sobel_1/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/input_buffer_7_load_reg_440370                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[55][0]                    | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/input_buffer_8_load_2_reg_445480                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/input_buffer_8_load_reg_440320                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/next_loop                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/input_buffer_9_load_reg_440270                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/last_split                                                                                                                                                               | design_1_i/sobel_1/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.len_cnt_reg[7][0]                                                                                                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[23][0]                    | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                                               |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/input_buffer_load_7_s_reg_234100                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/input_buffer_2_load_2_reg_445780                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/reg_24056[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0             | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0             | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0             | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0             | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0             | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0              | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0             | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0             | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/input_buffer_2_load_reg_440620                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/reg_24063[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/reg_24070[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/reg_24077[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/reg_24084[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/reg_24091[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/reg_24098[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/reg_24105[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63][0]                    | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.len_cnt_reg[7]_0[0]                                                                                                                                       | design_1_i/sobel_1/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.len_cnt_reg[7][0]                                                                                                                                                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/reg_24152_reg[0][0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/reg_24145_reg[0][0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/reg_24138_reg[0][0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/reg_24131_reg[0][0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/reg_24124_reg[0][0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/reg_23700_reg[0][0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/input_buffer_4_load_reg_440520                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/input_buffer_5_load_reg_440470                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/reg_24159_reg[0][0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/input_buffer_1_load_2_reg_445830                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/push                                                                                                                                                                   |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/input_buffer_1_load_reg_440670                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/input_buffer_21_loa_97_reg_446020                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/input_buffer_21_loa_98_reg_445970                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/input_buffer_0_load_2_reg_445880                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0             | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/throttl_cnt_reg[7][0]                                                                                                                                                                          | design_1_i/sobel_1/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/input_buffer_3_load_2_reg_445730                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/input_buffer_4_load_2_reg_445680                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[15][0]                    | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                                               |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7][0]                     | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__1_n_2                                                                                                                                                                  | design_1_i/sobel_1/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_23683[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/input_buffer_3_load_reg_440570                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/ap_phi_precharge_reg_pp2_iter6_input_buffer_load_1_s_reg_23244_reg[0]                                                                                                               |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/input_buffer_5_load_2_reg_445630                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/usedw[7]_i_1__0_n_2                                                                                                                                                                 | design_1_i/sobel_1/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/reg_24187_reg[0][0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/reg_24180_reg[0][0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/reg_24173_reg[0][0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/reg_24166_reg[0][0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_23604[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/reg_24028[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_23524[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_23502[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_23532[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_23540[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_23548[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_23556[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_23564[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_23572[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_23580[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_23588[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/tmp_27_reg_447320                                                                                                                                                                                                                        | design_1_i/sobel_0/inst/tmp_27_reg_44732                                                                                                                                                                                                                                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_23596[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_23612[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_23620[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_23628[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_23636[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_23644[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_23660[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_23652[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_23668[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_23676[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/reg_24049[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/reg_24042[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/reg_24035[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_23516[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/pop0                                                                                                                                                                     | design_1_i/sobel_1/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_gen[4].strb_buf_reg[3][0]                                                                                                                            | design_1_i/sobel_3/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_gen[4].data_buf_reg[31][0]                                                                                                                                    |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_gen[3].strb_buf_reg[2]_0[0]                                                                                                                          | design_1_i/sobel_3/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_gen[3].strb_buf_reg[2][0]                                                                                                                                     |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_gen[1].strb_buf_reg[0]_0[0]                                                                                                                          | design_1_i/sobel_3/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_gen[1].strb_buf_reg[0][0]                                                                                                                                     |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_gen[2].strb_buf_reg[1]_0[0]                                                                                                                          | design_1_i/sobel_3/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_gen[2].strb_buf_reg[1][0]                                                                                                                                     |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                                 | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/pop0                                                                                                                                                                     | design_1_i/sobel_2/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/pop_mi_data                                                                                                  | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/pop_mi_data                                                                                                  | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/pop0_0                                                                                                                                                                 | design_1_i/sobel_2/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/pop0                                                                                                                                                                     | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_gen[4].strb_buf_reg[3][0]                                                                                                                            | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_gen[4].data_buf_reg[31][0]                                                                                                                                    |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_gen[3].strb_buf_reg[2]_0[0]                                                                                                                          | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_gen[3].strb_buf_reg[2][0]                                                                                                                                     |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_gen[1].strb_buf_reg[0]_0[0]                                                                                                                          | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_gen[1].strb_buf_reg[0][0]                                                                                                                                     |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_gen[2].strb_buf_reg[1]_0[0]                                                                                                                          | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_gen[2].strb_buf_reg[1][0]                                                                                                                                     |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/pop0_0                                                                                                                                                                 | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_251_in                                                                                                    | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_gen[2].strb_buf_reg[1]_0[0]                                                                                                                          | design_1_i/sobel_1/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_gen[2].strb_buf_reg[1][0]                                                                                                                                     |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/pop0                                                                                                                                                                     | design_1_i/sobel_3/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                           | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.grant_hot[7]_i_1__0_n_0                                                                                                                                                          |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/pop_mi_data                                                                                                  | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/pop_mi_data                                                                                                  | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_251_in                                                                                                    | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/pop0_0                                                                                                                                                                 | design_1_i/sobel_1/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/pop_mi_data                                                                                                  | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                5 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_251_in                                                                                                    | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                           | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.grant_hot[7]_i_1_n_0                                                                                                                                                             |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_gen[1].strb_buf_reg[0]_0[0]                                                                                                                          | design_1_i/sobel_1/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_gen[1].strb_buf_reg[0][0]                                                                                                                                     |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                                 | design_1_i/sobel_3/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_gen[3].strb_buf_reg[2]_0[0]                                                                                                                          | design_1_i/sobel_1/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_gen[3].strb_buf_reg[2][0]                                                                                                                                     |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_gen[4].strb_buf_reg[3][0]                                                                                                                            | design_1_i/sobel_1/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_gen[4].data_buf_reg[31][0]                                                                                                                                    |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/pop_mi_data                                                                                                  | design_1_i/axi_mem_intercon/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_gen[1].strb_buf_reg[0]_0[0]                                                                                                                          | design_1_i/sobel_2/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_gen[1].strb_buf_reg[0][0]                                                                                                                                     |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                                 | design_1_i/sobel_1/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/pop0_0                                                                                                                                                                 | design_1_i/sobel_3/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_gen[2].strb_buf_reg[1]_0[0]                                                                                                                          | design_1_i/sobel_2/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_gen[2].strb_buf_reg[1][0]                                                                                                                                     |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/pop_mi_data                                                                                                  | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_gen[3].strb_buf_reg[2]_0[0]                                                                                                                          | design_1_i/sobel_2/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_gen[3].strb_buf_reg[2][0]                                                                                                                                     |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_gen[4].strb_buf_reg[3][0]                                                                                                                            | design_1_i/sobel_2/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_gen[4].data_buf_reg[31][0]                                                                                                                                    |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_251_in                                                                                                    | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                5 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/pop_mi_data                                                                                                  | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                                 | design_1_i/sobel_2/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                          |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                      | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/ap_CS_fsm_state177                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                           |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/sect_len_buf_reg[9]                                                                                                                                                    | design_1_i/sobel_1/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/fifo_resp_to_user/i_reg_23209_reg[9][0]                                                                                                                                                        | design_1_i/sobel_3/inst/ap_CS_fsm_state34                                                                                                                                                                                                                                 |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                      | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                          |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/posx2_reg_438650                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                      | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                           | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                               |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]              | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                              | design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                          |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                               |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                      | design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                      | design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                          |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                          |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/sobel_3/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                                         |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]              | design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                               |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]              | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                      | design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                      | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                          |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/posx2_reg_438650                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                              | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                          |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                           | design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                               |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/ap_CS_fsm_state177                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                           |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                   | design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                               |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                   | design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                               |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                           | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                               |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                           | design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                               |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                      | design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                          |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/posx2_reg_438650                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                              | design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                          |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]              | design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/fifo_resp_to_user/i_reg_23209_reg[9][0]                                                                                                                                                        | design_1_i/sobel_0/inst/ap_CS_fsm_state34                                                                                                                                                                                                                                 |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                   | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                               |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                               |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                          |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/sect_len_buf_reg[9]                                                                                                                                                    | design_1_i/sobel_2/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                          |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/posx2_reg_438650                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/fifo_resp_to_user/i_reg_23209_reg[9][0]                                                                                                                                                        | design_1_i/sobel_2/inst/ap_CS_fsm_state34                                                                                                                                                                                                                                 |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                              | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                          |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/fifo_resp_to_user/i_reg_23209_reg[9][0]                                                                                                                                                        | design_1_i/sobel_1/inst/ap_CS_fsm_state34                                                                                                                                                                                                                                 |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                                         |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                   | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                               |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/ap_CS_fsm_state177                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                           |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/sect_len_buf_reg[9]                                                                                                                                                    | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/sobel_1/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                                         |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/sobel_2/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                                         |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                               |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/ap_CS_fsm_state177                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                           |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/sect_len_buf_reg[9]                                                                                                                                                    | design_1_i/sobel_3/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/E[0]                                                                                                                                                                   | design_1_i/sobel_2/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/align_len_reg[31][0]                                                                                                                                                            |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/res_assign_2_i_reg_44677_reg[0][0]                                                                                                                                                  |                                                                                                                                                                                                                                                                           |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/res_1_reg_446940                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/rs_rdata/indvar1_reg_23221_reg[0]_0[0]                                                                                                                                                           | design_1_i/sobel_1/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/rs_rdata/indvar1_reg_23221_reg[0][0]                                                                                                                                                                      |                2 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/res_1_reg_446940                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/E[0]                                                                                                                                                                   | design_1_i/sobel_1/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/align_len_reg[31][0]                                                                                                                                                            |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/rs_rdata/indvar1_reg_23221_reg[0]_0[0]                                                                                                                                                           | design_1_i/sobel_3/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/rs_rdata/indvar1_reg_23221_reg[0][0]                                                                                                                                                                      |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/rs_rdata/indvar1_reg_23221_reg[0]_0[0]                                                                                                                                                           | design_1_i/sobel_2/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/rs_rdata/indvar1_reg_23221_reg[0][0]                                                                                                                                                                      |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/res_assign_2_i_reg_44677_reg[0][0]                                                                                                                                                  |                                                                                                                                                                                                                                                                           |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/rs_rdata/indvar1_reg_23221_reg[0]_0[0]                                                                                                                                                           | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/rs_rdata/indvar1_reg_23221_reg[0][0]                                                                                                                                                                      |                2 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/res_assign_2_i_reg_44677_reg[0][0]                                                                                                                                                  |                                                                                                                                                                                                                                                                           |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/res_1_reg_446940                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/res_assign_2_i_reg_44677_reg[0][0]                                                                                                                                                  |                                                                                                                                                                                                                                                                           |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/E[0]                                                                                                                                                                   | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/align_len_reg[31][0]                                                                                                                                                            |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/res_1_reg_446940                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/E[0]                                                                                                                                                                   | design_1_i/sobel_3/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/align_len_reg[31][0]                                                                                                                                                            |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/E[0]                                                                                                                                                                     | design_1_i/sobel_3/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/sect_addr_buf_reg[0][0]                                                                                                                                                           |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/p_74_in                                                                                                                                                                | design_1_i/sobel_2/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/sect_addr_buf_reg[1][0]                                                                                                                                                         |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/tmp_24_reg_447270                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/rs_rdata/indvar_reg_231980                                                                                                                                                                       | design_1_i/sobel_2/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/rs_rdata/indvar_reg_23198_reg[11]                                                                                                                                                                         |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/arrayNo3_reg_438990                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                           |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/rs_rdata/indvar_reg_231980                                                                                                                                                                       | design_1_i/sobel_3/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/rs_rdata/indvar_reg_23198_reg[11]                                                                                                                                                                         |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/tmp_24_reg_447270                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/arrayNo3_reg_438990                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                           |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/p_74_in                                                                                                                                                                | design_1_i/sobel_1/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/sect_addr_buf_reg[1][0]                                                                                                                                                         |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/arrayNo3_reg_438990                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                           |                6 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/E[0]                                                                                                                                                                     | design_1_i/sobel_1/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/sect_addr_buf_reg[0][0]                                                                                                                                                           |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/rs_rdata/tmp_1_reg_25181_reg[0][0]                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/p_74_in                                                                                                                                                                | design_1_i/sobel_3/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/sect_addr_buf_reg[1][0]                                                                                                                                                         |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/tmp_24_reg_447270                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/rs_rdata/indvar_reg_231980                                                                                                                                                                       | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/rs_rdata/indvar_reg_23198_reg[11]                                                                                                                                                                         |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/E[0]                                                                                                                                                                     | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/sect_addr_buf_reg[0][0]                                                                                                                                                           |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/rs_rdata/tmp_1_reg_25181_reg[0][0]                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/rs_rdata/tmp_1_reg_25181_reg[0][0]                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/rs_rdata/tmp_1_reg_25181_reg[0][0]                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/E[0]                                                                                                                                                                     | design_1_i/sobel_2/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/sect_addr_buf_reg[0][0]                                                                                                                                                           |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/arrayNo3_reg_438990                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                           |                6 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/tmp_24_reg_447270                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/rs_rdata/indvar_reg_231980                                                                                                                                                                       | design_1_i/sobel_1/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/rs_rdata/indvar_reg_23198_reg[11]                                                                                                                                                                         |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/p_74_in                                                                                                                                                                | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/sect_addr_buf_reg[1][0]                                                                                                                                                         |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                    |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                               |                                                                                                                                                                                                                                                                           |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/rs_rdata/I_RREADY2                                                                                                                                                                               | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/rs_rdata/I_RREADY2                                                                                                                                                                               | design_1_i/sobel_3/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/rs_rdata/I_RREADY2                                                                                                                                                                               | design_1_i/sobel_2/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                                                                  |                                                                                                                                                                                                                                                                           |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/rs_rdata/I_RREADY2                                                                                                                                                                               | design_1_i/sobel_1/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                                                                                    |                                                                                                                                                                                                                                                                           |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/rs_rdata/ap_pipeline_reg_pp0_iter16_arrayNo1_reg_25197_reg[0]__0                                                                                                                                 | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/p_399_in                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/rs_rdata/ap_pipeline_reg_pp0_iter16_arrayNo1_reg_25197_reg[0]__0                                                                                                                                 | design_1_i/sobel_3/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/rs_rdata/ap_pipeline_reg_pp0_iter16_arrayNo1_reg_25197_reg[0]__0                                                                                                                                 | design_1_i/sobel_1/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/p_399_in                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/p_399_in                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/rs_rdata/ap_pipeline_reg_pp0_iter16_arrayNo1_reg_25197_reg[0]__0                                                                                                                                 | design_1_i/sobel_2/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/p_399_in                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/reg_237120                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/reg_241940                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/reg_238020                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/reg_236900                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/reg_237520                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/reg_237920                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/reg_237820                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/ap_CS_fsm_state82                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/reg_237620                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/ap_phi_precharge_reg_pp2_iter6_input_buffer_load_4_s_reg_23327[7]_i_1_n_2                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/reg_237420                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                   |                                                                                                                                                                                                                                                                           |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/reg_238720                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                   |                                                                                                                                                                                                                                                                           |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/reg_237220                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/reg_239520                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/reg_239420                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/reg_239320                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/reg_239220                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/reg_239120                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/reg_239020                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/reg_238920                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/reg_238820                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/reg_238120                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/reg_238620                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/reg_238520                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/reg_237720                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/reg_238420                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/reg_238320                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/reg_237220                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                           | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/reg_24112[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/reg_237320                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/reg_238220                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/ap_phi_precharge_reg_pp2_iter6_input_buffer_load_4_s_reg_23327[7]_i_1_n_2                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_238120                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_238220                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_238320                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_238420                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/reg_238020                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_238520                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_238620                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                   |                                                                                                                                                                                                                                                                           |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                     |                                                                                                                                                                                                                                                                           |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_238720                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/reg_238120                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_238820                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_238020                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_238920                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_239020                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_239120                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/reg_239520                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/reg_239420                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/reg_239320                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                8 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_239220                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/reg_239220                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/reg_239120                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/reg_238920                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/reg_238820                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/reg_238720                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/reg_237720                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/reg_236900                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/reg_237120                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/ap_phi_precharge_reg_pp2_iter6_input_buffer_load_4_s_reg_23327[7]_i_1_n_2                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                           | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/reg_237320                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/reg_237420                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/reg_237520                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/ap_CS_fsm_state82                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/reg_237620                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/input_buffer_30_U/sobel_input_buffebkb_ram_U/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |                9 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/input_buffer_30_U/sobel_input_buffebkb_ram_U/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/ap_CS_fsm_state82                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/reg_239020                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/reg_237820                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_236900                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_237120                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/reg_237920                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_237220                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_237320                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_237420                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_237520                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_237620                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_237720                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_237820                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_237920                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/reg_238820                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/reg_24112[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_241940                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/ap_phi_precharge_reg_pp2_iter6_input_buffer_load_4_s_reg_23327[7]_i_1_n_2                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/reg_238620                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/reg_238320                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/ap_CS_fsm_state82                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/reg_238420                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/reg_238520                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/reg_238620                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/input_buffer_30_U/sobel_input_buffebkb_ram_U/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/reg_238720                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                                                                                                                      |                                                                                                                                                                                                                                                                           |                8 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/reg_238220                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                   |                                                                                                                                                                                                                                                                           |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/input_buffer_30_U/sobel_input_buffebkb_ram_U/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                   |                                                                                                                                                                                                                                                                           |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/reg_238920                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/reg_239020                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/reg_239120                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/reg_239220                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/reg_239320                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/reg_239420                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/reg_241940                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/reg_239520                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/reg_24112[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/reg_241940                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/reg_238520                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/reg_238420                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_239320                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/reg_238320                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_239420                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/reg_238220                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/reg_238120                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/reg_238020                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/reg_237920                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/reg_237820                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/reg_237720                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/reg_237620                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/reg_237520                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_24112[7]_i_1_n_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_239520                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/reg_236900                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/reg_237120                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                9 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/reg_237220                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/reg_237320                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/reg_237420                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/push                                                                                                                                                                                | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                3 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/push                                                                                                                                                                                | design_1_i/sobel_2/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                3 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/push                                                                                                                                                                                | design_1_i/sobel_1/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                6 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/push                                                                                                                                                                                | design_1_i/sobel_3/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                5 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/res_assign_4_i1_reg_446720                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                6 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/res_assign_4_i1_reg_446720                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                6 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/res_assign_4_i1_reg_446720                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                6 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/res_assign_4_i1_reg_446720                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                6 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/arrayNo9_reg_440130                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                           |                9 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/arrayNo9_reg_440130                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                           |                5 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/arrayNo9_reg_440130                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                           |                7 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/arrayNo9_reg_440130                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                           |                7 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/fifo_wreq/sect_cnt_reg_0__s_net_1                                                                                                                                                              | design_1_i/sobel_3/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/fifo_wreq/sect_cnt_reg_0__s_net_1                                                                                                                                                              | design_1_i/sobel_1/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |               12 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |               15 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/sect_cnt_reg[0]                                                                                                                                                          | design_1_i/sobel_3/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/sect_cnt_reg[0]                                                                                                                                                          | design_1_i/sobel_1/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |               10 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/sect_cnt_reg[0]                                                                                                                                                          | design_1_i/sobel_2/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/fifo_wreq/sect_cnt_reg_0__s_net_1                                                                                                                                                              | design_1_i/sobel_2/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/sect_cnt_reg[0]                                                                                                                                                          | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/fifo_wreq/sect_cnt_reg_0__s_net_1                                                                                                                                                              | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |               10 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/tmp_12_reg_438780                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |                3 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/rs_rdata/ap_pipeline_reg_pp0_iter16_arrayNo1_reg_25197_reg[0]__0                                                                                                                                 |                                                                                                                                                                                                                                                                           |                6 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                      | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                    |                7 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |               12 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |               13 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |               14 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/p_267_in                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |                6 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/rs_rdata/I_RREADY2                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                5 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/p_267_in                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |                6 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/p_74_in                                                                                                                                                                | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                7 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |               14 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/p_267_in                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |                6 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/tmp_12_reg_438780                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |                4 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/rs_rdata/I_RREADY2                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                7 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/rs_rdata/ap_pipeline_reg_pp0_iter16_arrayNo1_reg_25197_reg[0]__0                                                                                                                                 |                                                                                                                                                                                                                                                                           |                6 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/p_74_in                                                                                                                                                                | design_1_i/sobel_1/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                6 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/rs_rdata/I_RREADY2                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                8 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/rs_rdata/ap_pipeline_reg_pp0_iter16_arrayNo1_reg_25197_reg[0]__0                                                                                                                                 |                                                                                                                                                                                                                                                                           |                7 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/p_74_in                                                                                                                                                                | design_1_i/sobel_2/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                9 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/rs_rdata/ap_pipeline_reg_pp0_iter16_arrayNo1_reg_25197_reg[0]__0                                                                                                                                 |                                                                                                                                                                                                                                                                           |                7 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/p_74_in                                                                                                                                                                | design_1_i/sobel_3/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                7 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/p_267_in                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |                6 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/tmp_12_reg_438780                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |                6 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/rs_rdata/I_RREADY2                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                7 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/tmp_12_reg_438780                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |                4 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/abs5_reg_447070                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                4 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/abs5_reg_447070                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                4 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/abs5_reg_447070                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                6 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/abs5_reg_447070                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                5 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/ap_phi_precharge_reg_pp2_iter7_input_buffer_load_7_s_reg_23410_reg[0][0]                                                                                                            |                                                                                                                                                                                                                                                                           |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/ap_phi_precharge_reg_pp2_iter7_input_buffer_load_7_s_reg_23410_reg[0][0]                                                                                                            |                                                                                                                                                                                                                                                                           |                7 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/ap_phi_precharge_reg_pp2_iter7_input_buffer_load_7_s_reg_23410_reg[0][0]                                                                                                            |                                                                                                                                                                                                                                                                           |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/ap_phi_precharge_reg_pp2_iter7_input_buffer_load_7_s_reg_23410_reg[0][0]                                                                                                            |                                                                                                                                                                                                                                                                           |                7 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                  |                                                                                                                                                                                                                                                                           |                8 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                  |                                                                                                                                                                                                                                                                           |                7 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                  |                                                                                                                                                                                                                                                                           |                8 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                  |                                                                                                                                                                                                                                                                           |                7 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                  |                                                                                                                                                                                                                                                                           |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                |                                                                                                                                                                                                                                                                           |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                  |                                                                                                                                                                                                                                                                           |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                |                                                                                                                                                                                                                                                                           |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                |                                                                                                                                                                                                                                                                           |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_1__0_n_0                                                   | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                8 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                  |                                                                                                                                                                                                                                                                           |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                  |                                                                                                                                                                                                                                                                           |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_1__0_n_0                                                   | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                8 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_1__0_n_0                                                   | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                9 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                |                                                                                                                                                                                                                                                                           |                8 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_1__0_n_0                                                   | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                9 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_1_n_0                                                    | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                8 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_1__0_n_0                                                   | design_1_i/axi_mem_intercon/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                8 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_1__0_n_0                                                   | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                8 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_1_n_0                                                    | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                8 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_1__0_n_0                                                   | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                8 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_1_n_0                                                    | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                8 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_1__0_n_0                                                   | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                8 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_1_n_0                                                    | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |                9 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/E[0]                                                                                                                                                                     | design_1_i/sobel_3/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |               10 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/E[0]                                                                                                                                                                     | design_1_i/sobel_1/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                9 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/E[0]                                                                                                                                                                     | design_1_i/sobel_2/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/E[0]                                                                                                                                                                     | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |               10 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/E[0]                                                                                                                                                                   | design_1_i/sobel_3/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/E[0]                                                                                                                                                                   | design_1_i/sobel_2/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/posx0_reg_438410                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_AXILiteS_s_axi_U/int_output_r[31]_i_1_n_2                                                                                                                                                                                          | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_AXILiteS_s_axi_U/int_input_r[31]_i_1_n_2                                                                                                                                                                                           | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                                             | design_1_i/sobel_0/inst/sobel_AXILiteS_s_axi_U/rdata[31]_i_1_n_2                                                                                                                                                                                                          |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/E[0]                                                                                                                                                                                  | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/E[0]                                                                                                                                                                   | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/posx0_reg_438410                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/ap_CS_fsm_state27                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/ap_CS_fsm_state148                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                           |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/sobel_AXILiteS_s_axi_U/int_input_r[31]_i_1_n_2                                                                                                                                                                                           | design_1_i/sobel_1/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/E[0]                                                                                                                                                                   | design_1_i/sobel_1/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/ap_CS_fsm_state27                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/ap_CS_fsm_state148                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                           |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/sobel_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                                             | design_1_i/sobel_3/inst/sobel_AXILiteS_s_axi_U/rdata[31]_i_1_n_2                                                                                                                                                                                                          |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/sobel_AXILiteS_s_axi_U/int_input_r[31]_i_1_n_2                                                                                                                                                                                           | design_1_i/sobel_3/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/ap_CS_fsm_state27                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/sobel_AXILiteS_s_axi_U/int_output_r[31]_i_1_n_2                                                                                                                                                                                          | design_1_i/sobel_3/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/ap_CS_fsm_state148                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                           |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/posx0_reg_438410                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/E[0]                                                                                                                                                                                  | design_1_i/sobel_1/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/sobel_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                                             | design_1_i/sobel_1/inst/sobel_AXILiteS_s_axi_U/rdata[31]_i_1_n_2                                                                                                                                                                                                          |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/sobel_AXILiteS_s_axi_U/int_output_r[31]_i_1_n_2                                                                                                                                                                                          | design_1_i/sobel_1/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/sobel_AXILiteS_s_axi_U/int_output_r[31]_i_1_n_2                                                                                                                                                                                          | design_1_i/sobel_2/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/sobel_AXILiteS_s_axi_U/int_input_r[31]_i_1_n_2                                                                                                                                                                                           | design_1_i/sobel_2/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/ap_CS_fsm_state148                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                           |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/ap_CS_fsm_state27                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/sobel_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                                             | design_1_i/sobel_2/inst/sobel_AXILiteS_s_axi_U/rdata[31]_i_1_n_2                                                                                                                                                                                                          |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/E[0]                                                                                                                                                                                  | design_1_i/sobel_2/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                             |                                                                                                                                                                                                                                                                           |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/posx0_reg_438410                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/E[0]                                                                                                                                                                                  | design_1_i/sobel_3/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0]                                                                                               | design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |                9 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0]                                                                                               | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |                9 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0]                                                                                               | design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |                8 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0]                                                                                               | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |                9 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/next_loop                                                                                                                                                                | design_1_i/sobel_3/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |               10 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |               10 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |               16 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/next_loop                                                                                                                                                                | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |               11 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |               10 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |               16 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/next_loop                                                                                                                                                              | design_1_i/sobel_3/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |               10 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/next_loop                                                                                                                                                              | design_1_i/sobel_1/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |               10 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/next_loop                                                                                                                                                                | design_1_i/sobel_1/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                9 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/next_loop                                                                                                                                                              | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |               11 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/next_loop                                                                                                                                                                | design_1_i/sobel_2/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |               11 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/next_loop                                                                                                                                                              | design_1_i/sobel_2/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                9 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                  |                                                                                                                                                                                                                                                                           |                9 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                           |                6 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                                                   | design_1_i/sobel_2/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |               11 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                                                   | design_1_i/sobel_3/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |               10 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                                                   | design_1_i/sobel_1/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |               13 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                                                   | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |               15 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/arrayNo4_reg_440770                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                           |               17 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/arrayNo4_reg_440770                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                           |               15 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/arrayNo4_reg_440770                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                           |               16 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/arrayNo4_reg_440770                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                           |               22 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                    |                                                                                                                                                                                                                                                                           |               14 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                    |                                                                                                                                                                                                                                                                           |               10 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                       |                                                                                                                                                                                                                                                                           |               11 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                       |                                                                                                                                                                                                                                                                           |               14 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                    |                                                                                                                                                                                                                                                                           |               12 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                    |                                                                                                                                                                                                                                                                           |               12 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                       |                                                                                                                                                                                                                                                                           |                9 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                       |                                                                                                                                                                                                                                                                           |               12 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                                                                   |                                                                                                                                                                                                                                                                           |                6 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                                  | design_1_i/sobel_1/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |               12 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                                  | design_1_i/sobel_3/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                8 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/fifo_wreq/push                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |                6 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                                                                   |                                                                                                                                                                                                                                                                           |                6 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/input_buffer_21_add_101_reg_44412_reg[0][0]                                                                                                                                         |                                                                                                                                                                                                                                                                           |               11 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                                  | design_1_i/sobel_2/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |               10 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/input_buffer_21_add_101_reg_44412_reg[0][0]                                                                                                                                         |                                                                                                                                                                                                                                                                           |               17 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                                                                   |                                                                                                                                                                                                                                                                           |                6 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/fifo_wreq/push                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |                6 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/input_buffer_21_add_101_reg_44412_reg[0][0]                                                                                                                                         |                                                                                                                                                                                                                                                                           |               19 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                                                                   |                                                                                                                                                                                                                                                                           |                6 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/fifo_wreq/push                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |                6 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/input_buffer_21_add_101_reg_44412_reg[0][0]                                                                                                                                         |                                                                                                                                                                                                                                                                           |               13 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/fifo_wreq/push                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |                6 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                                  | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |               10 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/pop0                                                                                                                                                                   | design_1_i/sobel_1/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                7 |             42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/fifo_rreq/pop0                                                                                                                                                                                   | design_1_i/sobel_3/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                7 |             42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/pop0                                                                                                                                                                   | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                7 |             42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/fifo_rreq/pop0                                                                                                                                                                                   | design_1_i/sobel_1/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                7 |             42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/fifo_rreq/pop0                                                                                                                                                                                   | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                7 |             42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/fifo_rreq/pop0                                                                                                                                                                                   | design_1_i/sobel_2/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                7 |             42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/pop0                                                                                                                                                                   | design_1_i/sobel_2/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                7 |             42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/pop0                                                                                                                                                                   | design_1_i/sobel_3/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                7 |             42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/fifo_rreq/align_len_reg[10][0]                                                                                                                                                                   | design_1_i/sobel_1/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |               10 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/fifo_rreq/align_len_reg[10][0]                                                                                                                                                                   | design_1_i/sobel_3/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |               11 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/fifo_rreq/align_len_reg[10][0]                                                                                                                                                                   | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |                8 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/fifo_rreq/align_len_reg[10][0]                                                                                                                                                                   | design_1_i/sobel_2/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |               12 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                                                  |                                                                                                                                                                                                                                                                           |                9 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arready                                                                                                                                          |                                                                                                                                                                                                                                                                           |                9 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready                                                                                                                                          |                                                                                                                                                                                                                                                                           |                8 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                              | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |               26 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                    |                                                                                                                                                                                                                                                                           |                9 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                      | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |               11 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                      | design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |               11 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                      | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |               13 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                      | design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |               12 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                              | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |               26 |             46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                                                                  |                                                                                                                                                                                                                                                                           |               13 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                                                                    |                                                                                                                                                                                                                                                                           |                8 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                        |               29 |             55 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                      |               11 |             57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/sobel_AXILiteS_s_axi_U/E[0]                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                           |               14 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/ap_CS_fsm_state8                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |               19 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/ap_CS_fsm_state8                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |               14 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/sobel_AXILiteS_s_axi_U/E[0]                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                           |               17 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/ap_CS_fsm_state8                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |               14 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_AXILiteS_s_axi_U/E[0]                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                           |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/sobel_AXILiteS_s_axi_U/E[0]                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                           |               15 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/ap_CS_fsm_state8                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |               12 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_AXI_RDATA_I_reg[63]_0[0]                                                                                   | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |               16 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_AXI_RDATA_I_reg[63]_0[0]                                                                                   | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |               18 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_AXI_RDATA_I_reg[63]_0[0]                                                                                   | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |               16 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_AXI_RDATA_I_reg[63]_0[0]                                                                                   | design_1_i/axi_mem_intercon/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                     |               18 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |               19 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_axi_rready                                                                                   |                                                                                                                                                                                                                                                                           |               19 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/m_payload_i_reg[0][0]                                                                                         |                                                                                                                                                                                                                                                                           |               12 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/m_payload_i_reg[0][0]                                                                                         |                                                                                                                                                                                                                                                                           |               15 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_axi_rready                                                                                   |                                                                                                                                                                                                                                                                           |               16 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/m_payload_i_reg[0][0]                                                                                         |                                                                                                                                                                                                                                                                           |               13 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_axi_rready                                                                                   |                                                                                                                                                                                                                                                                           |               12 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/m_payload_i_reg[0][0]                                                                                         |                                                                                                                                                                                                                                                                           |               18 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                | design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |               16 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_axi_rready                                                                                   |                                                                                                                                                                                                                                                                           |               20 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |               24 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                | design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |               23 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r_pipe/m_axi_rready[2]                                                                                                                                             |                                                                                                                                                                                                                                                                           |               19 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/m_payload_i[69]_i_1__1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                           |               20 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/m_axi_rready[1]                                                                                                                                             |                                                                                                                                                                                                                                                                           |               20 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/m_axi_rready[0]                                                                                                                                             |                                                                                                                                                                                                                                                                           |               21 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/m_payload_i[69]_i_1__0_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                           |               19 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/m_payload_i[69]_i_1__3_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                           |               15 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/m_axi_rready[3]                                                                                                                                             |                                                                                                                                                                                                                                                                           |               19 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r_pipe/m_payload_i[69]_i_1_n_0                                                                                                                                     |                                                                                                                                                                                                                                                                           |               16 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                                                                                   | design_1_i/sobel_3/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |               13 |             74 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                                                                                   | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |               14 |             74 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                                                                                   | design_1_i/sobel_1/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |               17 |             74 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                                                                                   | design_1_i/sobel_2/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |               11 |             74 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/ap_CS_fsm_pp2_stage1                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |               17 |             75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/ap_CS_fsm_pp2_stage1                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |               18 |             75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/ap_CS_fsm_pp2_stage1                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |               19 |             75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/ap_CS_fsm_pp2_stage1                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |               16 |             75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/fifo_wreq/next_wreq                                                                                                                                                                            | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |               18 |             76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/fifo_wreq/next_wreq                                                                                                                                                                            | design_1_i/sobel_3/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |               15 |             76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/fifo_wreq/next_wreq                                                                                                                                                                            | design_1_i/sobel_1/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |               15 |             76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/fifo_wreq/next_wreq                                                                                                                                                                            | design_1_i/sobel_2/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |               17 |             76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/ap_CS_fsm_state51                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               20 |             80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/ap_CS_fsm_state51                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               19 |             80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/ap_CS_fsm_state51                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               22 |             80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/ap_CS_fsm_state51                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               22 |             80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/rs_rdata/loop[11].remd_tmp_reg[12][0]                                                                                                                                                            |                                                                                                                                                                                                                                                                           |               23 |             81 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/rs_rdata/loop[11].remd_tmp_reg[12][0]                                                                                                                                                            |                                                                                                                                                                                                                                                                           |               24 |             81 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/rs_rdata/loop[11].remd_tmp_reg[12][0]                                                                                                                                                            |                                                                                                                                                                                                                                                                           |               22 |             81 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/rs_rdata/loop[11].remd_tmp_reg[12][0]                                                                                                                                                            |                                                                                                                                                                                                                                                                           |               28 |             81 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/rs_rdata/p_414_in                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |               23 |             83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/rs_rdata/p_414_in                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |               23 |             83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/rs_rdata/p_414_in                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |               25 |             83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/rs_rdata/p_414_in                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |               26 |             83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/ap_CS_fsm_pp2_stage0                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |               31 |            114 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/ap_CS_fsm_pp2_stage0                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |               30 |            114 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/ap_CS_fsm_pp2_stage0                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |               31 |            114 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/ap_CS_fsm_pp2_stage0                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |               35 |            114 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/ap_CS_fsm_state53                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               37 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/ap_CS_fsm_state55                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               41 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/ap_CS_fsm_state56                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               41 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/ap_CS_fsm_state57                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               52 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/ap_CS_fsm_state58                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               50 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/ap_CS_fsm_state59                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               50 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/ap_CS_fsm_state58                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               44 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/ap_CS_fsm_state60                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               51 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/ap_CS_fsm_state61                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               43 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/ap_CS_fsm_state55                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               39 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/reg_242040                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |               26 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/ap_CS_fsm_state61                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               45 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/ap_CS_fsm_state62                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               46 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/ap_CS_fsm_state63                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               44 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/ap_CS_fsm_state64                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               40 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/ap_CS_fsm_state65                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               44 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/ap_CS_fsm_state66                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               42 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/ap_CS_fsm_state67                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               47 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/ap_CS_fsm_state54                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               39 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/ap_CS_fsm_state68                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               44 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/ap_CS_fsm_state53                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               43 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/ap_CS_fsm_state68                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               47 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/ap_CS_fsm_state56                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               40 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/ap_CS_fsm_state57                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               45 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/ap_CS_fsm_state58                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               47 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/ap_CS_fsm_state59                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               44 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/ap_CS_fsm_state60                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               50 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/reg_242040                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |               28 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/ap_CS_fsm_state64                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               48 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/ap_CS_fsm_state65                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               47 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/ap_CS_fsm_state66                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               50 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/ap_CS_fsm_state67                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               52 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/ap_CS_fsm_state54                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               40 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/ap_CS_fsm_state56                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               40 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/ap_CS_fsm_state65                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               55 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/ap_CS_fsm_state66                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               53 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/ap_CS_fsm_state67                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               50 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/ap_CS_fsm_state54                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               34 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/ap_CS_fsm_state68                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               57 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/reg_242040                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |               34 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/ap_CS_fsm_state54                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               41 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/ap_CS_fsm_state68                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               50 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/ap_CS_fsm_state53                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               40 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/ap_CS_fsm_state55                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               45 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/ap_CS_fsm_state62                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               48 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/ap_CS_fsm_state57                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               43 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/ap_CS_fsm_state67                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               51 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/ap_CS_fsm_state66                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               47 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/ap_CS_fsm_state65                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               47 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/ap_CS_fsm_state64                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               44 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/ap_CS_fsm_state63                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               49 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/ap_CS_fsm_state62                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               46 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/ap_CS_fsm_state61                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               51 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/ap_CS_fsm_state60                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               43 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/ap_CS_fsm_state59                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               43 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/ap_CS_fsm_state59                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               60 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/ap_CS_fsm_state62                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               56 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/ap_CS_fsm_state61                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               62 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/ap_CS_fsm_state63                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               58 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/ap_CS_fsm_state60                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               61 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/ap_CS_fsm_state58                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               61 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/ap_CS_fsm_state57                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               58 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/ap_CS_fsm_state64                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               56 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/ap_CS_fsm_state56                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               39 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/ap_CS_fsm_state55                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               44 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/ap_CS_fsm_state53                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               34 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/reg_242040                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |               35 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/ap_CS_fsm_state63                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               48 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/ap_CS_fsm_state74                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               54 |            176 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/ap_CS_fsm_state79                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               48 |            176 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/ap_CS_fsm_state52                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               43 |            176 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/ap_CS_fsm_state73                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               48 |            176 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/ap_CS_fsm_state69                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               50 |            176 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/ap_CS_fsm_state71                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               54 |            176 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/ap_CS_fsm_state73                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               53 |            176 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/ap_CS_fsm_state74                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               53 |            176 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/ap_CS_fsm_state75                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               48 |            176 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/ap_CS_fsm_state76                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               48 |            176 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/ap_CS_fsm_state71                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               53 |            176 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/ap_CS_fsm_state77                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               50 |            176 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/ap_CS_fsm_state72                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               53 |            176 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/ap_CS_fsm_state75                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               51 |            176 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/ap_CS_fsm_state70                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               53 |            176 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/ap_CS_fsm_state76                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               50 |            176 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/ap_CS_fsm_state77                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               48 |            176 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/ap_CS_fsm_state78                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               47 |            176 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/ap_CS_fsm_state74                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               50 |            176 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/ap_CS_fsm_state80                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               48 |            176 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/ap_CS_fsm_state81                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               49 |            176 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/ap_CS_fsm_state80                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               54 |            176 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/ap_CS_fsm_state81                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               54 |            176 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/ap_CS_fsm_state70                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               53 |            176 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/ap_CS_fsm_state70                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               50 |            176 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/ap_CS_fsm_state74                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               54 |            176 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/ap_CS_fsm_state73                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               61 |            176 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/ap_CS_fsm_state71                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               57 |            176 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/ap_CS_fsm_state69                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               64 |            176 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/ap_CS_fsm_state77                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               52 |            176 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/ap_CS_fsm_state52                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               44 |            176 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/ap_CS_fsm_state72                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               62 |            176 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/ap_CS_fsm_state70                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               60 |            176 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/ap_CS_fsm_state78                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               48 |            176 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/ap_CS_fsm_state76                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               51 |            176 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/ap_CS_fsm_state72                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               57 |            176 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/ap_CS_fsm_state52                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               43 |            176 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/ap_CS_fsm_state75                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               50 |            176 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/ap_CS_fsm_state69                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               53 |            176 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/ap_CS_fsm_state71                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               54 |            176 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/ap_CS_fsm_state73                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               50 |            176 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/ap_CS_fsm_state75                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               57 |            176 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/ap_CS_fsm_state69                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               49 |            176 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/ap_CS_fsm_state79                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               45 |            176 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/ap_CS_fsm_state80                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               47 |            176 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/ap_CS_fsm_state79                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               57 |            176 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/ap_CS_fsm_state81                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               48 |            176 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/ap_CS_fsm_state52                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               44 |            176 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/ap_CS_fsm_state72                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               52 |            176 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/ap_CS_fsm_state78                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               58 |            176 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/ap_CS_fsm_state81                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               55 |            176 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/ap_CS_fsm_state80                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               58 |            176 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/ap_CS_fsm_state79                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               59 |            176 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/ap_CS_fsm_state78                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               55 |            176 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/ap_CS_fsm_state77                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               55 |            176 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/ap_CS_fsm_state76                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               58 |            176 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/sobel_3/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |               77 |            218 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/sobel_2/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |               92 |            218 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/sobel_1/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |               66 |            218 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | design_1_i/sobel_0/inst/sobel_XSOBEL_INPUT_BUS_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                          |               71 |            218 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |              181 |            462 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_3/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/grp_fu_24517_ce                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |              150 |            525 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/grp_fu_24517_ce                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |              153 |            525 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_1/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/grp_fu_24517_ce                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |              148 |            525 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sobel_2/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/grp_fu_24517_ce                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |              169 |            525 |
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    44 |
| 2      |                    30 |
| 3      |                    41 |
| 4      |                    62 |
| 5      |                    49 |
| 6      |                    26 |
| 7      |                    32 |
| 8      |                   480 |
| 9      |                    42 |
| 10     |                    56 |
| 11     |                    16 |
| 12     |                    24 |
| 13     |                     2 |
| 14     |                     6 |
| 15     |                     8 |
| 16+    |                   520 |
+--------+-----------------------+


