// Seed: 1426757011
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output uwire id_1;
  wire id_4;
  wire id_5;
  ;
  wire  id_6 = id_5;
  logic id_7;
  assign id_1 = ~id_2 ? id_7 : -1;
endmodule
module module_1 #(
    parameter id_2 = 32'd23
) (
    input tri0 id_0,
    input supply1 id_1,
    input tri0 _id_2,
    input supply0 id_3,
    input supply0 id_4
);
  integer [id_2 : id_2] id_6 = -1;
  assign id_6 = id_6;
  assign id_6 = id_0;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6
  );
  assign id_6 = 1;
  logic [1 'b0 : 1] id_7;
endmodule
