// Seed: 3244151718
module module_0 (
    input tri id_0,
    output supply0 id_1
);
  logic id_3, id_4;
  assign module_2.id_0 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    output logic id_1,
    output tri id_2,
    input supply0 id_3,
    output supply1 id_4,
    input wand id_5,
    input supply1 id_6,
    input supply0 id_7
);
  always id_1 = #1 id_7 == -1;
  nand primCall (id_2, id_7, id_3);
  module_0 modCall_1 (
      id_7,
      id_2
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    output wand id_0,
    input tri id_1,
    input wire id_2
    , id_6,
    input tri0 id_3,
    output supply0 id_4
);
  assign id_0 = 1;
  xnor primCall (id_0, id_6, id_2, id_1, id_3);
  module_0 modCall_1 (
      id_2,
      id_0
  );
endmodule
