(set-info :Origin "This instance was generated by: BanditFuzz-- an RL fuzzer for SMT solvers" )
(set-info :Author "Joe Scott, Fed Mora, Vijay Ganesh" )
(set-info :Contact "Joe Scott, joseph.scott@uwaterloo.ca")
(set-logic QF_BV)
(declare-const bool_0 Bool)
(declare-const bool_1 Bool)
(declare-const bool_2 Bool)
(declare-const bool_3 Bool)
(declare-const bool_4 Bool)
(declare-const bv_0 (_ BitVec 32))
(declare-const bv_1 (_ BitVec 32))
(declare-const bv_2 (_ BitVec 32))
(declare-const bv_3 (_ BitVec 32))
(declare-const bv_4 (_ BitVec 32))
(assert (and (not (bvsge #x5be2d352  bv_2)) (bvule (bvsmod #x2531711c  bv_0) (bvsdiv #xf7558fc4  #xcb2e9394 ))))
(assert (bvugt (bvashr (bvnor #x7f700d6d  #x9caa684d ) (bvxnor #x374f38fa  bv_2)) (bvxor (bvudiv bv_3 bv_1) (bvudiv bv_1 #xb60417c0 ))))
(assert (bvsle (bvmul (bvand bv_2 #xba54fce7 ) (bvsdiv #xd4140bc5  #x676047af )) (bvor (bvnand bv_0 bv_1) (bvsub #x79f5cd47  #xf7a8d760 ))))
(assert (=> (or (or bool_0 bool_0) (xor bool_0 bool_3)) (bvugt (bvor bv_3 #x03f80d5a ) (bvashr #x6d540e3e  bv_4))))
(assert (bvuge (bvsub (bvshl bv_2 #xc0224810 ) (bvlshr #xae64250c  #x8daf4528 )) (bvnand (bvxnor #xb03cb575  #xcf535c99 ) (bvsrem bv_1 bv_1))))
(check-sat)
(exit)
