Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 09:36:25 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/NonUniformILP/fir_SHI_NonUniformILP_49_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.425ns  (required time - arrival time)
  Source:                 Delay1No17_instance/Y_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.424ns  (logic 1.061ns (30.987%)  route 2.363ns (69.013%))
  Logic Levels:           10  (CARRY8=3 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.909ns = ( 6.909 - 4.000 ) 
    Source Clock Delay      (SCD):    3.471ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.430ns (routing 1.366ns, distribution 1.064ns)
  Clock Net Delay (Destination): 2.162ns (routing 1.239ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BC9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BC9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.665     0.665 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.665    clk_IBUF_inst/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.665 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.348     1.013    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.041 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=16062, routed)       2.430     3.471    Delay1No17_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X136Y168       FDCE                                         r  Delay1No17_instance/Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y168       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.550 r  Delay1No17_instance/Y_reg[0]/Q
                         net (fo=5, routed)           0.675     4.225    Delay1No16_instance/Y_reg[33]_0[0]
    SLICE_X123Y200       LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     4.349 r  Delay1No16_instance/geqOp_carry_i_16__6/O
                         net (fo=1, routed)           0.009     4.358    Sum10_2_impl_instance/FPAddSubOp_instance/S[0]
    SLICE_X123Y200       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     4.548 r  Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.574    Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X123Y201       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.589 r  Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.615    Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X123Y202       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.667 r  Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.250     4.917    Delay1No17_instance/CO[0]
    SLICE_X122Y206       LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.111     5.028 f  Delay1No17_instance/shiftedFracY_d1[12]_i_4__6/O
                         net (fo=3, routed)           0.285     5.313    Delay1No16_instance/Y_reg[23]_0[0]
    SLICE_X122Y206       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152     5.465 f  Delay1No16_instance/shiftedFracY_d1[32]_i_9__6/O
                         net (fo=3, routed)           0.104     5.569    Delay1No16_instance/shiftedFracY_d1[32]_i_9__6_n_0
    SLICE_X122Y205       LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.100     5.669 r  Delay1No16_instance/shiftedFracY_d1[49]_i_7__6/O
                         net (fo=32, routed)          0.369     6.038    Delay1No17_instance/Y_reg[23]_0
    SLICE_X119Y202       LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.090     6.128 r  Delay1No17_instance/shiftedFracY_d1[45]_i_2__6/O
                         net (fo=4, routed)           0.255     6.383    Delay1No17_instance/shiftedFracY_d1_reg[38][12]
    SLICE_X120Y200       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     6.480 r  Delay1No17_instance/shiftedFracY_d1[33]_i_4__6/O
                         net (fo=2, routed)           0.292     6.772    Delay1No16_instance/Y_reg[26]_0[10]
    SLICE_X118Y202       LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.051     6.823 r  Delay1No16_instance/shiftedFracY_d1[33]_i_1__6/O
                         net (fo=1, routed)           0.072     6.895    Sum10_2_impl_instance/FPAddSubOp_instance/D[22]
    SLICE_X118Y202       FDRE                                         r  Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    BC9                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    BC9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.414     4.414 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.414    clk_IBUF_inst/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.414 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.309     4.723    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.747 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=16062, routed)       2.162     6.909    Sum10_2_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X118Y202       FDRE                                         r  Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[33]/C
                         clock pessimism              0.421     7.330    
                         clock uncertainty           -0.035     7.295    
    SLICE_X118Y202       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     7.320    Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[33]
  -------------------------------------------------------------------
                         required time                          7.320    
                         arrival time                          -6.895    
  -------------------------------------------------------------------
                         slack                                  0.425    




