Release 9.2i - xst J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to ./xst/projnav.tmp
CPU : 0.00 / 0.10 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.10 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: smicro.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "smicro.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "smicro"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : smicro
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : smicro.lso
Keep Hierarchy                     : NO
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/ERIK/Dropbox/cmpen471/projects/pj6_Be/ea2NAND.vhd" in Library work.
Architecture behavioral of Entity ea2nand is up to date.
Compiling vhdl file "C:/Users/ERIK/Dropbox/cmpen471/projects/pj6_Be/eaINVERT.vhd" in Library work.
Architecture behavioral of Entity eainvert is up to date.
Compiling vhdl file "C:/Users/ERIK/Dropbox/cmpen471/projects/pj6_Be/ea2to1MUX.vhd" in Library work.
Architecture struct of Entity ea2to1mux is up to date.
Compiling vhdl file "C:/Users/ERIK/Dropbox/cmpen471/projects/pj6_Be/eaDLatch.vhd" in Library work.
Architecture struc of Entity eadlatch is up to date.
Compiling vhdl file "C:/Users/ERIK/Dropbox/cmpen471/projects/pj6_Be/eainvbuf.vhd" in Library work.
Architecture behavioral of Entity eainvbuf is up to date.
Compiling vhdl file "C:/Users/ERIK/Dropbox/cmpen471/projects/pj6_Be/ea3NAND.vhd" in Library work.
Architecture behavioral of Entity ea3nand is up to date.
Compiling vhdl file "C:/Users/ERIK/Dropbox/cmpen471/projects/pj6_Be/ea4NAND.vhd" in Library work.
Architecture behavioral of Entity ea4nand is up to date.
Compiling vhdl file "C:/Users/ERIK/Dropbox/cmpen471/projects/pj6_Be/eaFlipFlop.vhd" in Library work.
Architecture struct of Entity eaflipflop is up to date.
Compiling vhdl file "C:/Users/ERIK/Dropbox/cmpen471/projects/pj6_Be/ea6Dlatch.vhd" in Library work.
Architecture struct of Entity ea6dlatch is up to date.
Compiling vhdl file "C:/Users/ERIK/Dropbox/cmpen471/projects/pj6_Be/eainv6buf.vhd" in Library work.
Architecture struct of Entity eainv6buf is up to date.
Compiling vhdl file "C:/Users/ERIK/Dropbox/cmpen471/projects/pj6_Be/ea2AND.vhd" in Library work.
Architecture behavioral of Entity ea2and is up to date.
Compiling vhdl file "C:/Users/ERIK/Dropbox/cmpen471/projects/pj6_Be/ea6AND.vhd" in Library work.
Architecture behavioral of Entity ea6and is up to date.
Compiling vhdl file "C:/Users/ERIK/Dropbox/cmpen471/projects/pj6_Be/ea1bitadder.vhd" in Library work.
Architecture behavioral of Entity ea1bitadder is up to date.
Compiling vhdl file "C:/Users/ERIK/Dropbox/cmpen471/projects/pj6_Be/eaXOR.vhd" in Library work.
Architecture behavioral of Entity eaxor is up to date.
Compiling vhdl file "C:/Users/ERIK/Dropbox/cmpen471/projects/pj6_Be/ea6Flip.vhd" in Library work.
Architecture struct of Entity ea6flip is up to date.
Compiling vhdl file "C:/Users/ERIK/Dropbox/cmpen471/projects/pj6_Be/ea6bitMUX.vhd" in Library work.
Architecture struct of Entity ea6bitmux is up to date.
Compiling vhdl file "C:/Users/ERIK/Dropbox/cmpen471/projects/pj6_Be/ea3AND.vhd" in Library work.
Architecture behavioral of Entity ea3and is up to date.
Compiling vhdl file "C:/Users/ERIK/Dropbox/cmpen471/projects/pj6_Be/eabuf.vhd" in Library work.
Architecture behavioral of Entity eabuf is up to date.
Compiling vhdl file "C:/Users/ERIK/Dropbox/cmpen471/projects/pj6_Be/ea5to32Decoder.vhd" in Library work.
Architecture struct of Entity ea5to32decoder is up to date.
Compiling vhdl file "C:/Users/ERIK/Dropbox/cmpen471/projects/pj6_Be/ea3NOR.vhd" in Library work.
Architecture behavioral of Entity ea3nor is up to date.
Compiling vhdl file "C:/Users/ERIK/Dropbox/cmpen471/projects/pj6_Be/eaOutputBuf.vhd" in Library work.
Architecture struct of Entity eaoutputbuf is up to date.
Compiling vhdl file "C:/Users/ERIK/Dropbox/cmpen471/projects/pj6_Be/ea6Ram.vhd" in Library work.
Architecture struc of Entity ea6ram is up to date.
Compiling vhdl file "C:/Users/ERIK/Dropbox/cmpen471/projects/pj6_Be/ea7AND.vhd" in Library work.
Architecture behavioral of Entity ea7and is up to date.
Compiling vhdl file "C:/Users/ERIK/Dropbox/cmpen471/projects/pj6_Be/ea6XOR.vhd" in Library work.
Architecture struct of Entity ea6xor is up to date.
Compiling vhdl file "C:/Users/ERIK/Dropbox/cmpen471/projects/pj6_Be/eaadd6bit.vhd" in Library work.
Architecture struct of Entity eaadd6bit is up to date.
Compiling vhdl file "C:/Users/ERIK/Dropbox/cmpen471/projects/pj6_Be/eaSM.vhd" in Library work.
Architecture struct of Entity easm is up to date.
Compiling vhdl file "C:/Users/ERIK/Dropbox/cmpen471/projects/pj6_Be/eaID.vhd" in Library work.
Entity <eaid> compiled.
Entity <eaid> (Architecture <struct>) compiled.
Compiling vhdl file "C:/Users/ERIK/Dropbox/cmpen471/projects/pj6_Be/eaIR.vhd" in Library work.
Architecture struct of Entity eair is up to date.
Compiling vhdl file "C:/Users/ERIK/Dropbox/cmpen471/projects/pj6_Be/ea4to1MUX.vhd" in Library work.
Architecture struct of Entity ea4to1mux is up to date.
Compiling vhdl file "C:/Users/ERIK/Dropbox/cmpen471/projects/pj6_Be/eaOBnon.vhd" in Library work.
Architecture struct of Entity eaobnon is up to date.
Compiling vhdl file "C:/Users/ERIK/Dropbox/cmpen471/projects/pj6_Be/ea32x6Ram.vhd" in Library work.
Architecture struct of Entity ea32x6ram is up to date.
Compiling vhdl file "C:/Users/ERIK/Dropbox/cmpen471/projects/pj6_Be/ea2OR.vhd" in Library work.
Architecture behavioral of Entity ea2or is up to date.
Compiling vhdl file "C:/Users/ERIK/Dropbox/cmpen471/projects/pj6_Be/ea6bitto64decoder.vhd" in Library work.
Architecture struct of Entity ea6bitto64decoder is up to date.
Compiling vhdl file "C:/Users/ERIK/Dropbox/cmpen471/projects/pj6_Be/ea6bit64word.vhd" in Library work.
Entity <ea6bit64word> compiled.
Entity <ea6bit64word> (Architecture <struct>) compiled.
Compiling vhdl file "C:/Users/ERIK/Dropbox/cmpen471/projects/pj6_Be/ea2NOR.vhd" in Library work.
Architecture behavioral of Entity ea2nor is up to date.
Compiling vhdl file "C:/Users/ERIK/Dropbox/cmpen471/projects/pj6_Be/ea6PCf.vhd" in Library work.
Architecture struct of Entity ea6pcf is up to date.
Compiling vhdl file "C:/Users/ERIK/Dropbox/cmpen471/projects/pj6_Be/eaBGMUX.vhd" in Library work.
Entity <eabgmux> compiled.
Entity <eabgmux> (Architecture <struct>) compiled.
Compiling vhdl file "C:/Users/ERIK/Dropbox/cmpen471/projects/pj6_Be/eaCU.vhd" in Library work.
Architecture struct of Entity eacu is up to date.
Compiling vhdl file "C:/Users/ERIK/Dropbox/cmpen471/projects/pj6_Be/ea6SUB.vhd" in Library work.
Architecture struct of Entity ea6sub is up to date.
Compiling vhdl file "C:/Users/ERIK/Dropbox/cmpen471/projects/pj6_Be/eaCPU.vhd" in Library work.
Architecture struct of Entity eacpu is up to date.
Compiling vhdl file "C:/Users/ERIK/Dropbox/cmpen471/projects/pj6_Be/ea64Rom.vhd" in Library work.
Architecture struct of Entity ea64rom is up to date.
Compiling vhdl file "C:/Users/ERIK/Dropbox/cmpen471/projects/pj6_Be/ea64x6Ram.vhd" in Library work.
Architecture struct of Entity ea64x6ram is up to date.
Compiling vhdl file "C:/Users/ERIK/Dropbox/cmpen471/projects/pj6_Be/eaIOlatch.vhd" in Library work.
Architecture struc of Entity eaiolatch is up to date.
Compiling vhdl file "C:/Users/ERIK/Dropbox/cmpen471/projects/pj6_Be/smicro.vhd" in Library work.
Architecture struct of Entity smicro is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <smicro> in library <work> (architecture <struct>).

Analyzing hierarchy for entity <eaCPU> in library <work> (architecture <struct>).

Analyzing hierarchy for entity <ea64Rom> in library <work> (architecture <struct>).

Analyzing hierarchy for entity <ea64x6Ram> in library <work> (architecture <struct>).

Analyzing hierarchy for entity <eaINVERT> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ea2NAND> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <eaIOlatch> in library <work> (architecture <struc>).

Analyzing hierarchy for entity <ea3AND> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ea3NAND> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ea6PCf> in library <work> (architecture <struct>).

Analyzing hierarchy for entity <eaBGMUX> in library <work> (architecture <struct>).

Analyzing hierarchy for entity <ea6Flip> in library <work> (architecture <struct>).

Analyzing hierarchy for entity <eaOBnon> in library <work> (architecture <struct>).

Analyzing hierarchy for entity <eaCU> in library <work> (architecture <struct>).

Analyzing hierarchy for entity <ea6bitMUX> in library <work> (architecture <struct>).

Analyzing hierarchy for entity <eaFlipFlop> in library <work> (architecture <struct>).

Analyzing hierarchy for entity <ea6SUB> in library <work> (architecture <struct>).

Analyzing hierarchy for entity <ea6bitto64decoder> in library <work> (architecture <struct>).

Analyzing hierarchy for entity <ea6bit64word> in library <work> (architecture <struct>).

Analyzing hierarchy for entity <ea2NOR> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <eaOutputBuf> in library <work> (architecture <struct>).

Analyzing hierarchy for entity <ea32x6Ram> in library <work> (architecture <struct>).

Analyzing hierarchy for entity <ea2OR> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ea6Dlatch> in library <work> (architecture <struct>).

Analyzing hierarchy for entity <eaadd6bit> in library <work> (architecture <struct>).

Analyzing hierarchy for entity <ea4to1MUX> in library <work> (architecture <struct>).

Analyzing hierarchy for entity <eabuf> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <eaSM> in library <work> (architecture <struct>).

Analyzing hierarchy for entity <eaID> in library <work> (architecture <struct>).

Analyzing hierarchy for entity <eaIR> in library <work> (architecture <struct>).

Analyzing hierarchy for entity <ea2to1MUX> in library <work> (architecture <struct>).

Analyzing hierarchy for entity <eaDlatch> in library <work> (architecture <struc>).

Analyzing hierarchy for entity <eaINVERT> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ea6XOR> in library <work> (architecture <struct>).

Analyzing hierarchy for entity <eaXOR> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ea7AND> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <eainv6buf> in library <work> (architecture <struct>).

Analyzing hierarchy for entity <eainvbuf> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ea5to32Decoder> in library <work> (architecture <struct>).

Analyzing hierarchy for entity <ea3NOR> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <eaOutputBuf> in library <work> (architecture <struct>).

Analyzing hierarchy for entity <ea6Ram> in library <work> (architecture <struc>).

Analyzing hierarchy for entity <ea1bitadder> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ea3NAND> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ea4NAND> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <eaFlipFlop> in library <work> (architecture <struct>).

Analyzing hierarchy for entity <ea2AND> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ea3AND> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ea2NAND> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ea6Flip> in library <work> (architecture <struct>).

Analyzing hierarchy for entity <ea6bitMUX> in library <work> (architecture <struct>).

Analyzing hierarchy for entity <ea2to1MUX> in library <work> (architecture <struct>).

Analyzing hierarchy for entity <ea6AND> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <eaINVERT> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <eaINVERT> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <eaINVERT> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <eaINVERT> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <eaINVERT> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <eaINVERT> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <eainvbuf> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ea6Dlatch> in library <work> (architecture <struct>).

Analyzing hierarchy for entity <eainv6buf> in library <work> (architecture <struct>).

Analyzing hierarchy for entity <eaINVERT> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <eaINVERT> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <eaINVERT> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <eaDlatch> in library <work> (architecture <struc>).

Analyzing hierarchy for entity <eaINVERT> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <eaFlipFlop> in library <work> (architecture <struct>).

Analyzing hierarchy for entity <eaFlipFlop> in library <work> (architecture <struct>).

Analyzing hierarchy for entity <eaFlipFlop> in library <work> (architecture <struct>).

Analyzing hierarchy for entity <eaFlipFlop> in library <work> (architecture <struct>).

Analyzing hierarchy for entity <eaFlipFlop> in library <work> (architecture <struct>).

Analyzing hierarchy for entity <eaFlipFlop> in library <work> (architecture <struct>).

Analyzing hierarchy for entity <ea2NAND> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <eainvbuf> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ea2to1MUX> in library <work> (architecture <struct>).

Analyzing hierarchy for entity <eaDlatch> in library <work> (architecture <struc>).

Analyzing hierarchy for entity <eaINVERT> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <eaDlatch> in library <work> (architecture <struc>).

Analyzing hierarchy for entity <eaINVERT> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <eaDlatch> in library <work> (architecture <struc>).

Analyzing hierarchy for entity <eaINVERT> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <eaDlatch> in library <work> (architecture <struc>).

Analyzing hierarchy for entity <eaINVERT> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <eaDlatch> in library <work> (architecture <struc>).

Analyzing hierarchy for entity <eaINVERT> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <eaINVERT> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ea2NAND> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ea2to1MUX> in library <work> (architecture <struct>).

Analyzing hierarchy for entity <ea2NAND> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <eaINVERT> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <smicro> in library <work> (Architecture <struct>).
Entity <smicro> analyzed. Unit <smicro> generated.

Analyzing Entity <eaCPU> in library <work> (Architecture <struct>).
WARNING:Xst:753 - "C:/Users/ERIK/Dropbox/cmpen471/projects/pj6_Be/eaCPU.vhd" line 156: Unconnected output port 'SUM' of component 'ea6PCf'.
WARNING:Xst:753 - "C:/Users/ERIK/Dropbox/cmpen471/projects/pj6_Be/eaCPU.vhd" line 156: Unconnected output port 'C' of component 'ea6PCf'.
Entity <eaCPU> analyzed. Unit <eaCPU> generated.

Analyzing Entity <ea6PCf> in library <work> (Architecture <struct>).
Entity <ea6PCf> analyzed. Unit <ea6PCf> generated.

Analyzing Entity <eaadd6bit> in library <work> (Architecture <struct>).
Entity <eaadd6bit> analyzed. Unit <eaadd6bit> generated.

Analyzing Entity <ea1bitadder> in library <work> (Architecture <behavioral>).
Entity <ea1bitadder> analyzed. Unit <ea1bitadder> generated.

Analyzing Entity <ea4NAND> in library <work> (Architecture <behavioral>).
Entity <ea4NAND> analyzed. Unit <ea4NAND> generated.

Analyzing Entity <eaBGMUX> in library <work> (Architecture <struct>).
Entity <eaBGMUX> analyzed. Unit <eaBGMUX> generated.

Analyzing Entity <ea4to1MUX> in library <work> (Architecture <struct>).
Entity <ea4to1MUX> analyzed. Unit <ea4to1MUX> generated.

Analyzing Entity <ea6Flip> in library <work> (Architecture <struct>).
Entity <ea6Flip> analyzed. Unit <ea6Flip> generated.

Analyzing Entity <eaOBnon> in library <work> (Architecture <struct>).
Entity <eaOBnon> analyzed. Unit <eaOBnon> generated.

Analyzing Entity <eabuf> in library <work> (Architecture <behavioral>).
Entity <eabuf> analyzed. Unit <eabuf> generated.

Analyzing Entity <eaCU> in library <work> (Architecture <struct>).
Entity <eaCU> analyzed. Unit <eaCU> generated.

Analyzing Entity <eaSM> in library <work> (Architecture <struct>).
Entity <eaSM> analyzed. Unit <eaSM> generated.

Analyzing Entity <ea2to1MUX> in library <work> (Architecture <struct>).
Entity <ea2to1MUX> analyzed. Unit <ea2to1MUX> generated.

Analyzing Entity <eaID> in library <work> (Architecture <struct>).
Entity <eaID> analyzed. Unit <eaID> generated.

Analyzing Entity <ea2AND> in library <work> (Architecture <behavioral>).
Entity <ea2AND> analyzed. Unit <ea2AND> generated.

Analyzing Entity <eaIR> in library <work> (Architecture <struct>).
Entity <eaIR> analyzed. Unit <eaIR> generated.

Analyzing Entity <ea6bitMUX> in library <work> (Architecture <struct>).
Entity <ea6bitMUX> analyzed. Unit <ea6bitMUX> generated.

Analyzing Entity <eaFlipFlop> in library <work> (Architecture <struct>).
Entity <eaFlipFlop> analyzed. Unit <eaFlipFlop> generated.

Analyzing Entity <eaDlatch> in library <work> (Architecture <struc>).
Entity <eaDlatch> analyzed. Unit <eaDlatch> generated.

Analyzing Entity <ea6SUB> in library <work> (Architecture <struct>).
Entity <ea6SUB> analyzed. Unit <ea6SUB> generated.

Analyzing Entity <ea6XOR> in library <work> (Architecture <struct>).
Entity <ea6XOR> analyzed. Unit <ea6XOR> generated.

Analyzing Entity <eaXOR> in library <work> (Architecture <behavioral>).
Entity <eaXOR> analyzed. Unit <eaXOR> generated.

Analyzing Entity <ea64Rom> in library <work> (Architecture <struct>).
Entity <ea64Rom> analyzed. Unit <ea64Rom> generated.

Analyzing Entity <ea6bitto64decoder> in library <work> (Architecture <struct>).
Entity <ea6bitto64decoder> analyzed. Unit <ea6bitto64decoder> generated.

Analyzing Entity <ea7AND> in library <work> (Architecture <behavioral>).
Entity <ea7AND> analyzed. Unit <ea7AND> generated.

Analyzing Entity <ea6bit64word> in library <work> (Architecture <struct>).
Entity <ea6bit64word> analyzed. Unit <ea6bit64word> generated.

Analyzing Entity <eainv6buf> in library <work> (Architecture <struct>).
Entity <eainv6buf> analyzed. Unit <eainv6buf> generated.

Analyzing Entity <eainvbuf> in library <work> (Architecture <behavioral>).
Entity <eainvbuf> analyzed. Unit <eainvbuf> generated.

Analyzing Entity <ea2NOR> in library <work> (Architecture <behavioral>).
Entity <ea2NOR> analyzed. Unit <ea2NOR> generated.

Analyzing Entity <eaOutputBuf> in library <work> (Architecture <struct>).
Entity <eaOutputBuf> analyzed. Unit <eaOutputBuf> generated.

Analyzing Entity <ea64x6Ram> in library <work> (Architecture <struct>).
Entity <ea64x6Ram> analyzed. Unit <ea64x6Ram> generated.

Analyzing Entity <ea32x6Ram> in library <work> (Architecture <struct>).
Entity <ea32x6Ram> analyzed. Unit <ea32x6Ram> generated.

Analyzing Entity <ea5to32Decoder> in library <work> (Architecture <struct>).
Entity <ea5to32Decoder> analyzed. Unit <ea5to32Decoder> generated.

Analyzing Entity <ea6AND> in library <work> (Architecture <behavioral>).
Entity <ea6AND> analyzed. Unit <ea6AND> generated.

Analyzing Entity <ea3NOR> in library <work> (Architecture <behavioral>).
Entity <ea3NOR> analyzed. Unit <ea3NOR> generated.

Analyzing Entity <ea6Ram> in library <work> (Architecture <struc>).
Entity <ea6Ram> analyzed. Unit <ea6Ram> generated.

Analyzing Entity <ea6Dlatch> in library <work> (Architecture <struct>).
Entity <ea6Dlatch> analyzed. Unit <ea6Dlatch> generated.

Analyzing Entity <ea2OR> in library <work> (Architecture <behavioral>).
Entity <ea2OR> analyzed. Unit <ea2OR> generated.

Analyzing Entity <eaINVERT> in library <work> (Architecture <behavioral>).
Entity <eaINVERT> analyzed. Unit <eaINVERT> generated.

Analyzing Entity <ea2NAND> in library <work> (Architecture <behavioral>).
Entity <ea2NAND> analyzed. Unit <ea2NAND> generated.

Analyzing Entity <eaIOlatch> in library <work> (Architecture <struc>).
Entity <eaIOlatch> analyzed. Unit <eaIOlatch> generated.

Analyzing Entity <ea3AND> in library <work> (Architecture <behavioral>).
Entity <ea3AND> analyzed. Unit <ea3AND> generated.

Analyzing Entity <ea3NAND> in library <work> (Architecture <behavioral>).
Entity <ea3NAND> analyzed. Unit <ea3NAND> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <eaINVERT>.
    Related source file is "C:/Users/ERIK/Dropbox/cmpen471/projects/pj6_Be/eaINVERT.vhd".
Unit <eaINVERT> synthesized.


Synthesizing Unit <ea2NAND>.
    Related source file is "C:/Users/ERIK/Dropbox/cmpen471/projects/pj6_Be/ea2NAND.vhd".
Unit <ea2NAND> synthesized.


Synthesizing Unit <ea3AND>.
    Related source file is "C:/Users/ERIK/Dropbox/cmpen471/projects/pj6_Be/ea3AND.vhd".
Unit <ea3AND> synthesized.


Synthesizing Unit <ea3NAND>.
    Related source file is "C:/Users/ERIK/Dropbox/cmpen471/projects/pj6_Be/ea3NAND.vhd".
Unit <ea3NAND> synthesized.


Synthesizing Unit <ea4NAND>.
    Related source file is "C:/Users/ERIK/Dropbox/cmpen471/projects/pj6_Be/ea4NAND.vhd".
Unit <ea4NAND> synthesized.


Synthesizing Unit <eabuf>.
    Related source file is "C:/Users/ERIK/Dropbox/cmpen471/projects/pj6_Be/eabuf.vhd".
    Found 1-bit tristate buffer for signal <z>.
    Summary:
	inferred   1 Tristate(s).
Unit <eabuf> synthesized.


Synthesizing Unit <ea2AND>.
    Related source file is "C:/Users/ERIK/Dropbox/cmpen471/projects/pj6_Be/ea2AND.vhd".
Unit <ea2AND> synthesized.


Synthesizing Unit <eaXOR>.
    Related source file is "C:/Users/ERIK/Dropbox/cmpen471/projects/pj6_Be/eaXOR.vhd".
    Found 1-bit xor2 for signal <z>.
Unit <eaXOR> synthesized.


Synthesizing Unit <ea2NOR>.
    Related source file is "C:/Users/ERIK/Dropbox/cmpen471/projects/pj6_Be/ea2NOR.vhd".
Unit <ea2NOR> synthesized.


Synthesizing Unit <ea7AND>.
    Related source file is "C:/Users/ERIK/Dropbox/cmpen471/projects/pj6_Be/ea7AND.vhd".
Unit <ea7AND> synthesized.


Synthesizing Unit <eainvbuf>.
    Related source file is "C:/Users/ERIK/Dropbox/cmpen471/projects/pj6_Be/eainvbuf.vhd".
    Found 1-bit tristate buffer for signal <z>.
    Summary:
	inferred   1 Tristate(s).
Unit <eainvbuf> synthesized.


Synthesizing Unit <ea2OR>.
    Related source file is "C:/Users/ERIK/Dropbox/cmpen471/projects/pj6_Be/ea2OR.vhd".
Unit <ea2OR> synthesized.


Synthesizing Unit <ea3NOR>.
    Related source file is "C:/Users/ERIK/Dropbox/cmpen471/projects/pj6_Be/ea3NOR.vhd".
Unit <ea3NOR> synthesized.


Synthesizing Unit <ea6AND>.
    Related source file is "C:/Users/ERIK/Dropbox/cmpen471/projects/pj6_Be/ea6AND.vhd".
Unit <ea6AND> synthesized.


Synthesizing Unit <eaOBnon>.
    Related source file is "C:/Users/ERIK/Dropbox/cmpen471/projects/pj6_Be/eaOBnon.vhd".
WARNING:Xst:1780 - Signal <TEST> is never used or assigned.
Unit <eaOBnon> synthesized.


Synthesizing Unit <ea1bitadder>.
    Related source file is "C:/Users/ERIK/Dropbox/cmpen471/projects/pj6_Be/ea1bitadder.vhd".
Unit <ea1bitadder> synthesized.


Synthesizing Unit <ea4to1MUX>.
    Related source file is "C:/Users/ERIK/Dropbox/cmpen471/projects/pj6_Be/ea4to1MUX.vhd".
Unit <ea4to1MUX> synthesized.


Synthesizing Unit <eaID>.
    Related source file is "C:/Users/ERIK/Dropbox/cmpen471/projects/pj6_Be/eaID.vhd".
WARNING:Xst:1780 - Signal <AB> is never used or assigned.
WARNING:Xst:1780 - Signal <AD> is never used or assigned.
WARNING:Xst:1780 - Signal <AE> is never used or assigned.
Unit <eaID> synthesized.


Synthesizing Unit <ea2to1MUX>.
    Related source file is "C:/Users/ERIK/Dropbox/cmpen471/projects/pj6_Be/ea2to1MUX.vhd".
Unit <ea2to1MUX> synthesized.


Synthesizing Unit <ea6XOR>.
    Related source file is "C:/Users/ERIK/Dropbox/cmpen471/projects/pj6_Be/ea6XOR.vhd".
Unit <ea6XOR> synthesized.


Synthesizing Unit <ea6bitto64decoder>.
    Related source file is "C:/Users/ERIK/Dropbox/cmpen471/projects/pj6_Be/ea6bitto64decoder.vhd".
Unit <ea6bitto64decoder> synthesized.


Synthesizing Unit <eaOutputBuf>.
    Related source file is "C:/Users/ERIK/Dropbox/cmpen471/projects/pj6_Be/eaOutputBuf.vhd".
Unit <eaOutputBuf> synthesized.


Synthesizing Unit <eainv6buf>.
    Related source file is "C:/Users/ERIK/Dropbox/cmpen471/projects/pj6_Be/eainv6buf.vhd".
Unit <eainv6buf> synthesized.


Synthesizing Unit <ea5to32Decoder>.
    Related source file is "C:/Users/ERIK/Dropbox/cmpen471/projects/pj6_Be/ea5to32Decoder.vhd".
WARNING:Xst:1780 - Signal <AN<5>> is never used or assigned.
Unit <ea5to32Decoder> synthesized.


Synthesizing Unit <eaBGMUX>.
    Related source file is "C:/Users/ERIK/Dropbox/cmpen471/projects/pj6_Be/eaBGMUX.vhd".
Unit <eaBGMUX> synthesized.


Synthesizing Unit <ea6bitMUX>.
    Related source file is "C:/Users/ERIK/Dropbox/cmpen471/projects/pj6_Be/ea6bitMUX.vhd".
WARNING:Xst:1780 - Signal <M2> is never used or assigned.
WARNING:Xst:1780 - Signal <M3> is never used or assigned.
WARNING:Xst:1780 - Signal <M4> is never used or assigned.
Unit <ea6bitMUX> synthesized.


Synthesizing Unit <eaadd6bit>.
    Related source file is "C:/Users/ERIK/Dropbox/cmpen471/projects/pj6_Be/eaadd6bit.vhd".
Unit <eaadd6bit> synthesized.


Synthesizing Unit <eaDlatch>.
    Related source file is "C:/Users/ERIK/Dropbox/cmpen471/projects/pj6_Be/eaDLatch.vhd".
Unit <eaDlatch> synthesized.


Synthesizing Unit <ea6bit64word>.
    Related source file is "C:/Users/ERIK/Dropbox/cmpen471/projects/pj6_Be/ea6bit64word.vhd".
Unit <ea6bit64word> synthesized.


Synthesizing Unit <ea64Rom>.
    Related source file is "C:/Users/ERIK/Dropbox/cmpen471/projects/pj6_Be/ea64Rom.vhd".
Unit <ea64Rom> synthesized.


Synthesizing Unit <eaFlipFlop>.
    Related source file is "C:/Users/ERIK/Dropbox/cmpen471/projects/pj6_Be/eaFlipFlop.vhd".
Unit <eaFlipFlop> synthesized.


Synthesizing Unit <ea6SUB>.
    Related source file is "C:/Users/ERIK/Dropbox/cmpen471/projects/pj6_Be/ea6SUB.vhd".
Unit <ea6SUB> synthesized.


Synthesizing Unit <ea6Dlatch>.
    Related source file is "C:/Users/ERIK/Dropbox/cmpen471/projects/pj6_Be/ea6Dlatch.vhd".
Unit <ea6Dlatch> synthesized.


Synthesizing Unit <eaIOlatch>.
    Related source file is "C:/Users/ERIK/Dropbox/cmpen471/projects/pj6_Be/eaIOlatch.vhd".
WARNING:Xst:1780 - Signal <A0> is never used or assigned.
WARNING:Xst:1780 - Signal <A1> is never used or assigned.
Unit <eaIOlatch> synthesized.


Synthesizing Unit <ea6Flip>.
    Related source file is "C:/Users/ERIK/Dropbox/cmpen471/projects/pj6_Be/ea6Flip.vhd".
Unit <ea6Flip> synthesized.


Synthesizing Unit <eaSM>.
    Related source file is "C:/Users/ERIK/Dropbox/cmpen471/projects/pj6_Be/eaSM.vhd".
Unit <eaSM> synthesized.


Synthesizing Unit <ea6Ram>.
    Related source file is "C:/Users/ERIK/Dropbox/cmpen471/projects/pj6_Be/ea6Ram.vhd".
Unit <ea6Ram> synthesized.


Synthesizing Unit <ea6PCf>.
    Related source file is "C:/Users/ERIK/Dropbox/cmpen471/projects/pj6_Be/ea6PCf.vhd".
WARNING:Xst:647 - Input <Cin> is never used.
WARNING:Xst:646 - Signal <FA> is assigned but never used.
Unit <ea6PCf> synthesized.


Synthesizing Unit <eaIR>.
    Related source file is "C:/Users/ERIK/Dropbox/cmpen471/projects/pj6_Be/eaIR.vhd".
Unit <eaIR> synthesized.


Synthesizing Unit <ea32x6Ram>.
    Related source file is "C:/Users/ERIK/Dropbox/cmpen471/projects/pj6_Be/ea32x6Ram.vhd".
WARNING:Xst:1780 - Signal <DB> is never used or assigned.
WARNING:Xst:1780 - Signal <OE32RAM> is never used or assigned.
WARNING:Xst:1780 - Signal <CS32RAM> is never used or assigned.
WARNING:Xst:1780 - Signal <RW32RAM> is never used or assigned.
WARNING:Xst:1780 - Signal <A1> is never used or assigned.
Unit <ea32x6Ram> synthesized.


Synthesizing Unit <ea64x6Ram>.
    Related source file is "C:/Users/ERIK/Dropbox/cmpen471/projects/pj6_Be/ea64x6Ram.vhd".
Unit <ea64x6Ram> synthesized.


Synthesizing Unit <eaCU>.
    Related source file is "C:/Users/ERIK/Dropbox/cmpen471/projects/pj6_Be/eaCU.vhd".
Unit <eaCU> synthesized.


Synthesizing Unit <eaCPU>.
    Related source file is "C:/Users/ERIK/Dropbox/cmpen471/projects/pj6_Be/eaCPU.vhd".
WARNING:Xst:1780 - Signal <D0> is never used or assigned.
WARNING:Xst:1780 - Signal <TESTS> is never used or assigned.
WARNING:Xst:646 - Signal <SD> is assigned but never used.
WARNING:Xst:1780 - Signal <A0> is never used or assigned.
WARNING:Xst:1780 - Signal <A1> is never used or assigned.
Unit <eaCPU> synthesized.


Synthesizing Unit <smicro>.
    Related source file is "C:/Users/ERIK/Dropbox/cmpen471/projects/pj6_Be/smicro.vhd".
WARNING:Xst:646 - Signal <A3ON> is assigned but never used.
WARNING:Xst:646 - Signal <A31N> is assigned but never used.
WARNING:Xst:646 - Signal <NANDO> is assigned but never used.
Unit <smicro> synthesized.

WARNING:Xst:524 - All outputs of the instance <gate3> of the block <eaINVERT> are unconnected in block <smicro>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <gate4> of the block <ea2NAND> are unconnected in block <smicro>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <gate6> of the block <eaINVERT> are unconnected in block <smicro>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <gate9> of the block <eaINVERT> are unconnected in block <smicro>.
   This instance will be removed from the design along with all underlying logic

=========================================================================
HDL Synthesis Report

Macro Statistics
# Tristates                                            : 804
 1-bit tristate buffer                                 : 804
# Xors                                                 : 8
 1-bit xor2                                            : 8

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Loading device for application Rf_Device from file '3s500e.nph' in environment C:\Xilinx92i.
WARNING:Xst:1290 - Hierarchical block <gate4> is unconnected in block <gate1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <gate5> is unconnected in block <gate1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <gate6> is unconnected in block <gate1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <gate7> is unconnected in block <gate1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <gate1> is unconnected in block <gate1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <gate4> is unconnected in block <gate1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <gate1> is unconnected in block <gate2>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <gate4> is unconnected in block <gate2>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <gate1> is unconnected in block <gate3>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <gate4> is unconnected in block <gate3>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <gate1> is unconnected in block <gate4>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <gate4> is unconnected in block <gate4>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <gate1> is unconnected in block <gate5>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <gate4> is unconnected in block <gate5>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <gate1> is unconnected in block <gate6>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <gate4> is unconnected in block <gate6>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <gate1> is unconnected in block <gate6>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <gate4> is unconnected in block <gate6>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <gate6> is unconnected in block <gate6>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <gate8> is unconnected in block <gate6>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <gate11> is unconnected in block <gate6>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <gate4> is unconnected in block <gate1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <gate4> is unconnected in block <gate2>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <gate4> is unconnected in block <gate3>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <gate4> is unconnected in block <gate4>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <gate4> is unconnected in block <gate5>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <gate4> is unconnected in block <gate6>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <gate1> is unconnected in block <gate2>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <gate4> is unconnected in block <gate2>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <gate2> is unconnected in block <gate1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <gate2> is unconnected in block <gate2>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <gate2> is unconnected in block <gate3>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <gate2> is unconnected in block <gate4>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <gate2> is unconnected in block <gate5>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <gate2> is unconnected in block <gate6>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <gate1> is unconnected in block <gate1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <gate4> is unconnected in block <gate1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <gate1> is unconnected in block <gate2>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <gate4> is unconnected in block <gate2>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <gate1> is unconnected in block <gate3>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <gate4> is unconnected in block <gate3>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <gate1> is unconnected in block <gate4>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <gate4> is unconnected in block <gate4>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <gate1> is unconnected in block <gate5>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <gate4> is unconnected in block <gate5>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <gate70> is unconnected in block <gate1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <gate3> is unconnected in block <gate1>.
   It will be removed from the design.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Xors                                                 : 8
 1-bit xor2                                            : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate8/D0<5>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate0/gate2/gate1/gate1/gate1/M0.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate17/D0<5>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate11/D0<4>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate14/D0<3>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate12/D0<5>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate5/D0<4>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate0/gate2/gate6/gate1/gate1/M0.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate36/D0<5>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate23/D0<3>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: SDM.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate10/D0<4>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate27/D0<4>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate11/D0<5>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate19/D0<4>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate7/D0<0>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate25/D0<1>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate31/D0<1>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate30/D0<2>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate26/D0<1>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate7/D0<5>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate34/D0<5>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate9/D0<4>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate14/D0<4>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate10/D0<5>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate11/D0<5>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate7/D0<2>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate33/D0<4>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate16/D0<3>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate30/D0<5>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate16/D0<0>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: iadr<5>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate19/D0<1>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate22/D0<4>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate16/D0<3>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate9/D0<5>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate5/D0<1>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate14/D0<0>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate5/D0<5>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate33/D0<2>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate17/D0<5>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate6/D0<5>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: iadr<4>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate5/D0<4>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate13/D0<1>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate9/D0<5>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate28/D0<5>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate33/D0<5>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate33/D0<2>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: iadr<3>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate22/D0<2>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate17/D0<2>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate15/D0<2>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate5/D0<5>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate18/D0<1>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: iadr<2>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate18/D0<2>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate12/D0<2>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate8/D0<2>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate0/gate0/gate2/gate2/Q1.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate35/D0<4>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate29/D0<2>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate18/D0<0>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: iadr<1>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate12/D0<5>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate8/D0<5>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate0/gate4/gate2/gate0/gate3/gate1/gate1/M0.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate33/D0<3>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate28/D0<2>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: iadr<0>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate18/D0<2>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate0/gate2/gate2/gate1/gate1/M0.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate8/D0<1>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate35/D0<2>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate27/D0<3>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate5/D0<0>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate32/D0<0>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate33/D0<1>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate30/D0<1>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate20/D0<4>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate18/D0<5>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate15/D0<0>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate11/D0<0>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate20/D0<1>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate6/D0<5>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate26/D0<0>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate34/D0<3>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate0/gate0/gate2/gate6/Q1.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate35/D0<5>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate27/D0<2>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: TEST<5>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate32/D0<0>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate15/D0<4>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate11/D0<3>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate33/D0<0>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate10/D0<4>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate20/D0<0>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate0/gate4/gate2/gate0/gate1/gate1/gate1/M0.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate15/D0<4>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate0/gate4/IRo<5>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate27/D0<5>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: TEST<4>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate18/D0<4>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate23/D0<1>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate21/D0<3>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate15/D0<2>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate11/D0<2>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate6/D0<4>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate34/D0<4>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate30/D0<0>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate0/gate4/A1.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate29/D0<5>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: TEST<3>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate23/D0<5>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate22/D0<5>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate17/D0<3>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate27/D0<5>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate9/D0<3>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate26/D0<1>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate36/D0<1>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: TEST<2>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate21/D0<2>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate17/D0<2>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate14/D0<1>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate12/D0<1>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate9/D0<2>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate5/D0<2>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate33/D0<3>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate0/gate0/gate2/gate1/Q1.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate21/D0<3>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate18/D0<3>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate24/D0<1>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: TEST<1>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: CF.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate32/D0<3>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate27/D0<1>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate9/D0<1>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate5/D0<3>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate33/D0<4>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate23/D0<4>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate30/D0<5>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate24/D0<0>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: TEST<0>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate29/D0<3>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate0/gate2/gate3/gate1/gate1/M0.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate5/D0<2>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate5/D0<5>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate29/D0<2>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate34/D0<0>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate0/gate4/gate2/gate0/gate2/gate3/gate1/M0.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate33/D0<0>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate28/D0<5>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate18/D0<1>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate9/D0<0>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate34/D0<1>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate33/D0<1>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate31/D0<4>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate24/D0<5>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate20/D0<0>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate29/D0<0>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate36/D0<1>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate26/D0<2>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate34/D0<2>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate25/D0<4>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate0/gate0/gate2/gate5/Q1.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate31/D0<3>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate31/D0<3>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate27/D0<0>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate0/gate4/gate0/gate0/Q1.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate24/D0<2>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate20/D0<3>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate29/D0<4>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate6/D0<2>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate0/gate4/gate2/gate0/gate2/gate1/gate1/M0.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate28/D0<3>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate24/D0<3>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate24/D0<4>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate22/D0<5>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate11/D0<1>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate8/D0<0>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate6/D0<3>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate36/D0<3>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate7/D0<5>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate36/D0<3>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate34/D0<5>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate30/D0<3>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate24/D0<2>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate36/D0<4>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate31/D0<5>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate17/D0<3>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate25/D0<3>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate21/D0<0>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate21/D0<5>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate0/gate4/gate2/gate0/gate4/gate1/gate1/M0.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate21/D0<4>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate13/D0<4>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate36/D0<5>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate15/D0<0>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate28/D0<2>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate34/D0<1>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate27/D0<2>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: SUB.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate17/D0<1>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate24/D0<4>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate27/D0<3>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate13/D0<3>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate21/D0<2>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate5/D0<1>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate7/D0<4>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate23/D0<1>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate23/D0<3>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate30/D0<4>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate26/D0<3>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate25/D0<4>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate21/D0<5>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate0/gate2/gate4/gate1/gate1/M0.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate19/D0<3>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate16/D0<1>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate7/D0<3>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate26/D0<5>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate36/D0<2>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate25/D0<5>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate34/D0<2>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate30/D0<0>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate17/D0<1>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate25/D0<5>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate19/D0<3>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate21/D0<4>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate8/D0<0>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate7/D0<2>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate36/D0<4>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate34/D0<3>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate0/gate6/Q1.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate28/D0<0>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate20/D0<2>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate19/D0<4>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate8/D0<1>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate16/D0<0>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate31/D0<5>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate13/D0<5>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate9/D0<4>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate7/D0<3>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate7/D0<1>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate31/D0<2>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate28/D0<4>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate36/D0<0>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate7/D0<0>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate19/D0<1>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate19/D0<5>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate29/D0<4>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate8/D0<2>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate14/D0<0>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate7/D0<0>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate28/D0<1>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate17/D0<0>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate28/D0<1>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate26/D0<5>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate7/D0<1>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate19/D0<2>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate8/D0<3>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate12/D0<4>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate35/D0<5>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate10/D0<5>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate14/D0<1>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate7/D0<4>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate22/D0<0>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate13/D0<0>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate6/D0<0>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate22/D0<1>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate7/D0<2>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate8/D0<4>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate15/D0<1>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate12/D0<0>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate7/D0<5>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate5/D0<0>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate12/D0<0>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate13/D0<1>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate17/D0<4>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate15/D0<3>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate6/D0<1>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate7/D0<3>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate33/D0<5>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate18/D0<4>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate0/gate4/gate2/gate0/gate5/gate1/gate1/M0.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate16/D0<1>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate14/D0<5>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate11/D0<0>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate12/D0<1>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate16/D0<2>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate5/D0<0>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate24/D0<3>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate6/D0<2>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate0/gate2/gate5/gate1/gate1/M0.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate22/D0<0>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate18/D0<0>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate7/D0<4>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate22/D0<3>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate10/D0<2>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate10/D0<0>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate5/D0<3>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate30/D0<3>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate5/D0<1>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate22/D0<3>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate6/D0<3>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate17/D0<0>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate15/D0<5>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate9/D0<0>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate10/D0<0>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate27/D0<4>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate5/D0<2>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate6/D0<4>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate20/D0<4>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate10/D0<1>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate6/D0<1>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate25/D0<0>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate27/D0<1>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate21/D0<1>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate5/D0<3>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate20/D0<5>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate18/D0<3>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate6/D0<0>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate5/D0<4>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate19/D0<5>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate27/D0<0>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate0/gate4/gate2/gate0/gate6/gate3/gate1/M0.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate32/D0<1>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate30/D0<1>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate21/D0<1>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate12/D0<3>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate24/D0<0>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate34/D0<4>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate23/D0<2>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate16/D0<2>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate32/D0<1>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate13/D0<2>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate35/D0<1>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate30/D0<2>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate24/D0<1>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate0/gate4/gate2/gate0/gate6/gate1/gate1/M0.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate11/D0<1>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate36/D0<2>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate12/D0<2>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate13/D0<3>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate0/gate0/gate2/gate4/Q1.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate35/D0<3>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate16/D0<4>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate32/D0<4>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate30/D0<4>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate28/D0<4>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate26/D0<0>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate23/D0<4>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate14/D0<3>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate10/D0<1>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate11/D0<2>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate12/D0<3>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate13/D0<4>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate32/D0<5>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate32/D0<4>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate26/D0<4>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate14/D0<5>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate24/D0<5>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate9/D0<1>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate10/D0<2>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate11/D0<3>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate16/D0<5>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate31/D0<0>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate26/D0<2>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate29/D0<1>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate20/D0<1>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate22/D0<1>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate14/D0<2>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate9/D0<2>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate22/D0<2>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate31/D0<1>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate10/D0<3>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate35/D0<3>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate26/D0<3>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate15/D0<1>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate31/D0<2>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate29/D0<5>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate15/D0<3>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate19/D0<0>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate9/D0<3>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate7/D0<1>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate35/D0<1>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate35/D0<0>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate25/D0<1>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate25/D0<2>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate21/D0<0>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate22/D0<4>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate20/D0<2>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate18/D0<5>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate16/D0<5>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate23/D0<5>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate10/D0<3>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate8/D0<3>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate35/D0<2>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate15/D0<5>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate34/D0<0>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate32/D0<2>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate29/D0<1>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate20/D0<3>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate16/D0<4>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate32/D0<5>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate14/D0<4>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate32/D0<2>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate31/D0<0>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate36/D0<0>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate35/D0<0>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate23/D0<0>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate29/D0<3>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate25/D0<3>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate25/D0<0>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: SDM1.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate20/D0<5>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate13/D0<0>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate8/D0<4>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate35/D0<4>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate29/D0<0>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate25/D0<2>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate13/D0<2>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate0/gate0/gate2/gate3/Q1.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate32/D0<3>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate23/D0<2>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate23/D0<0>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate19/D0<0>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate17/D0<4>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate31/D0<4>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate11/D0<4>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate14/D0<2>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate12/D0<4>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate13/D0<5>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate28/D0<0>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate1/gate26/D0<4>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate28/D0<3>.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: gate2/gate0/gate19/D0<2>.
WARNING:Xst:2042 - Unit smicro: 6 internal tristates are replaced by logic (pull-up yes): N10, N11, N12, N13, N8, N9.
WARNING:Xst:2040 - Unit smicro: 18 multi-source signals are replaced by logic (pull-up yes): gate2/gate0/DA<0>, gate2/gate0/DA<1>, gate2/gate0/DA<2>, gate2/gate0/DA<3>, gate2/gate0/DA<4>, gate2/gate0/DA<5>, gate2/gate1/DA<0>, gate2/gate1/DA<1>, gate2/gate1/DA<2>, gate2/gate1/DA<3>, gate2/gate1/DA<4>, gate2/gate1/DA<5>, mdat<0>_MLTSRCEDGE, mdat<1>_MLTSRCEDGE, mdat<2>_MLTSRCEDGE, mdat<3>_MLTSRCEDGE, mdat<4>_MLTSRCEDGE, mdat<5>_MLTSRCEDGE.
WARNING:Xst:2040 - Unit ea6bit64word: 6 multi-source signals are replaced by logic (pull-up yes): z<0>, z<1>, z<2>, z<3>, z<4>, z<5>.

Optimizing unit <smicro> ...

Optimizing unit <ea6bit64word> ...

Mapping all equations...
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: N5.
WARNING:Xst:2170 - Unit smicro : the following signal(s) form a combinatorial loop: N31.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block smicro, actual ratio is 9.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : smicro.ngr
Top Level Output File Name         : smicro
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 71

Cell Usage :
# BELS                             : 727
#      INV                         : 8
#      LUT2                        : 42
#      LUT3                        : 364
#      LUT4                        : 227
#      MUXF5                       : 85
#      VCC                         : 1
# IO Buffers                       : 71
#      IBUF                        : 8
#      OBUF                        : 57
#      OBUFT                       : 6
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                     354  out of   4656     7%  
 Number of 4 input LUTs:               641  out of   9312     6%  
 Number of IOs:                         71
 Number of bonded IOBs:                 71  out of    232    30%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
No clock signals found in this design

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 109.764ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 185550190 / 61
-------------------------------------------------------------------------
Delay:               109.764ns (Levels of Logic = 78)
  Source:            clock (PAD)
  Destination:       CF (PAD)

  Data Path: clock to CF
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            28   1.218   1.340  clock_IBUF (clock_IBUF)
     LUT2:I1->O            5   0.704   0.712  gate0/gate0/gate2/gate1/gate1/gate1/gate3/z41 (N59)
     LUT4:I1->O            2   0.704   0.526  gate0/gate4/gate0/gate0/gate1/gate1/gate3/z1 (gate0/gate4/gate0/gate0/Q1)
     LUT3:I1->O           23   0.704   1.377  gate0/gate4/gate0/gate0/gate3/gate1/gate3/z1 (gate0/gate4/A1)
     LUT2:I0->O           11   0.704   1.012  gate0/gate4/gate2/gate0/gate1/gate3/gate1/gate3/z11 (N17)
     LUT2:I1->O            2   0.704   0.482  gate0/gate4/gate2/gate0/gate6/gate1/gate1/M01 (gate0/gate4/gate2/gate0/gate6/gate1/gate1/M0)
     LUT3:I2->O            4   0.704   0.666  gate0/gate0/gate2/gate5/gate1/gate1/gate3/z11 (N5)
     LUT2:I1->O            6   0.704   0.748  gate0/gate0/gate2/gate5/gate1/gate1/gate3/z241 (SPC_OBUF)
     LUT2:I1->O            5   0.704   0.712  gate0/gate0/gate2/gate1/gate1/gate1/gate3/z31 (N51)
     LUT2:I1->O            1   0.704   0.000  gate0/gate0/gate2/gate6/gate1/gate1/gate3/z201 (N2590)
     MUXF5:I1->O           1   0.321   0.455  gate0/gate0/gate2/gate6/gate1/gate1/gate3/z20_f5 (gate0/gate0/gate2/gate6/gate1/gate1/gate3/z_map8)
     LUT3:I2->O            2   0.704   0.526  gate0/gate0/gate2/gate6/gate1/gate1/gate3/z25 (gate0/gate0/gate2/gate6/Q1)
     LUT3:I1->O           15   0.704   1.192  gate0/gate0/gate2/gate6/gate3/gate1/gate3/z1 (iadr_0_OBUF)
     LUT4:I0->O            1   0.704   0.455  gate0/gate0/gate2/gate5/gate1/gate1/gate3/z2_SW0 (N508)
     LUT4:I2->O            1   0.704   0.455  gate0/gate0/gate2/gate5/gate1/gate1/gate3/z2 (N27)
     LUT4:I2->O            2   0.704   0.526  gate0/gate0/gate2/gate5/gate1/gate1/gate3/z1 (gate0/gate0/gate2/gate5/Q1)
     LUT3:I1->O           13   0.704   1.158  gate0/gate0/gate2/gate5/gate3/gate1/gate3/z1 (iadr_1_OBUF)
     LUT3:I0->O            5   0.704   0.808  gate1/gate1/gate11/z11 (N44)
     LUT4:I0->O            1   0.704   0.595  gate1/gate2/z<1>LogicTrst11163 (gate1/gate2/z<1>LogicTrst111_map19)
     LUT4:I0->O            2   0.704   0.622  gate1/gate2/z<1>LogicTrst111522 (N1178)
     LUT4:I0->O            2   0.704   0.622  gate1/gate2/z<4>LogicTrst1 (gate1/gate2/N3)
     LUT4:I0->O           83   0.704   1.313  gate1/gate2/z<3>LogicTrst (gate1/WORD<3>)
     LUT4:I2->O            1   0.704   0.455  gate0/gate0/gate2/gate3/gate1/gate1/gate3/z36 (gate0/gate0/gate2/gate3/gate1/gate1/gate3/z_map15)
     LUT3:I2->O            1   0.704   0.424  gate0/gate0/gate2/gate3/gate1/gate1/gate3/z42 (gate0/gate0/gate2/gate3/gate1/gate1/gate3/z_map16)
     LUT4:I3->O            2   0.704   0.526  gate0/gate0/gate2/gate3/gate1/gate1/gate3/z63 (gate0/gate0/gate2/gate3/Q1)
     LUT3:I1->O           63   0.704   1.351  gate0/gate0/gate2/gate3/gate3/gate1/gate3/z1 (iadr_3_OBUF)
     LUT4:I1->O            4   0.704   0.762  gate1/gate1/gate22/z1 (gate1/DEOUT<22>)
     LUT3:I0->O            1   0.704   0.595  gate1/gate2/z<2>LogicTrst111 (gate1/gate2/z<2>LogicTrst_map6)
     LUT4:I0->O            1   0.704   0.595  gate1/gate2/z<2>LogicTrst22 (gate1/gate2/z<2>LogicTrst_map8)
     LUT2:I0->O           82   0.704   1.313  gate1/gate2/z<2>LogicTrst30 (gate1/WORD<2>)
     LUT4:I2->O            1   0.704   0.455  gate0/gate0/gate2/gate4/gate1/gate1/gate3/z36 (gate0/gate0/gate2/gate4/gate1/gate1/gate3/z_map15)
     LUT3:I2->O            1   0.704   0.424  gate0/gate0/gate2/gate4/gate1/gate1/gate3/z42 (gate0/gate0/gate2/gate4/gate1/gate1/gate3/z_map16)
     LUT4:I3->O            2   0.704   0.526  gate0/gate0/gate2/gate4/gate1/gate1/gate3/z63 (gate0/gate0/gate2/gate4/Q1)
     LUT3:I1->O           64   0.704   1.351  gate0/gate0/gate2/gate4/gate3/gate1/gate3/z1 (iadr_2_OBUF)
     LUT4:I1->O            3   0.704   0.706  gate1/gate1/gate9/z1 (gate1/DEOUT<9>)
     LUT3:I0->O           36   0.704   1.342  gate1/gate2/z<4>LogicTrst22 (gate1/WORD<4>)
     LUT4:I1->O            3   0.704   0.531  gate0/gate0/gate3/gate2/gate7/z1 (gate0/gate0/gate3/X2)
     INV:I->O              1   0.704   0.595  gate0/gate0/gate2/gate1/gate1/gate1/gate3/z26_INV_0 (gate0/gate0/gate2/gate1/gate1/gate1/gate3/z_map11)
     LUT4:I0->O            1   0.704   0.000  gate0/gate0/gate2/gate1/gate1/gate1/gate3/z4111 (N2592)
     MUXF5:I1->O           2   0.321   0.451  gate0/gate0/gate2/gate1/gate1/gate1/gate3/z411_f5 (gate0/gate0/gate2/gate1/gate1/gate1/gate3/z_map16)
     LUT4:I3->O            1   0.704   0.000  gate0/gate0/gate2/gate1/gate1/gate1/gate3/z481 (N2594)
     MUXF5:I1->O           1   0.321   0.455  gate0/gate0/gate2/gate1/gate1/gate1/gate3/z48_f5 (gate0/gate0/gate2/gate1/gate1/gate1/gate3/z_map17)
     LUT3:I2->O            2   0.704   0.526  gate0/gate0/gate2/gate1/gate1/gate1/gate3/z62 (gate0/gate0/gate2/gate1/Q1)
     LUT3:I1->O           63   0.704   1.447  gate0/gate0/gate2/gate1/gate3/gate1/gate3/z1 (iadr_5_OBUF)
     LUT4:I0->O            5   0.704   0.808  gate1/gate1/gate5/z1 (gate1/DEOUT<5>)
     LUT4:I0->O           19   0.704   1.164  gate1/gate2/z<1>LogicTrst46 (gate1/WORD<1>)
     LUT4:I1->O            3   0.704   0.706  gate0/gate0/gate3/gate5/gate7/z (gate0/gate0/gate3/X5)
     LUT4:I0->O            3   0.704   0.706  gate0/gate0/gate3/gate4/gate7/z1 (gate0/gate0/gate3/X4)
     LUT4:I0->O            4   0.704   0.666  gate0/gate0/gate3/gate3/gate7/z1 (gate0/gate0/gate3/X3)
     LUT2:I1->O            1   0.704   0.595  gate0/gate0/gate2/gate2/gate1/gate1/gate3/z9 (gate0/gate0/gate2/gate2/gate1/gate1/gate3/z_map6)
     LUT3:I0->O            1   0.704   0.424  gate0/gate0/gate2/gate2/gate1/gate1/gate3/z12 (gate0/gate0/gate2/gate2/gate1/gate1/gate3/z_map7)
     LUT4:I3->O            1   0.704   0.455  gate0/gate0/gate2/gate2/gate1/gate1/gate3/z48 (gate0/gate0/gate2/gate2/gate1/gate1/gate3/z_map17)
     LUT3:I2->O            2   0.704   0.526  gate0/gate0/gate2/gate2/gate1/gate1/gate3/z62 (gate0/gate0/gate2/gate2/Q1)
     LUT3:I1->O           14   0.704   1.175  gate0/gate0/gate2/gate2/gate3/gate1/gate3/z1 (iadr_4_OBUF)
     LUT3:I0->O            8   0.704   0.932  gate1/gate1/gate17/z11 (N45)
     LUT4:I0->O            3   0.704   0.706  gate1/gate1/gate17/z1 (gate1/DEOUT<17>)
     LUT4:I0->O            2   0.704   0.622  gate1/gate2/z<4>LogicTrst1121 (N849)
     LUT4:I0->O           16   0.704   1.113  gate1/gate2/z<5>LogicTrst (gate1/WORD<5>)
     LUT4:I1->O           32   0.704   1.437  gate2/gate1/gate10/gate3/z11 (N41)
     LUT4:I0->O            6   0.704   0.844  gate2/gate1/gate36/gate3/z1 (gate2/gate1/gate36/A0)
     LUT3:I0->O            2   0.704   0.526  gate2/gate1/gate36/gate1/gate6/gate1/gate3/z1 (gate2/gate1/gate36/D0<0>)
     LUT3:I1->O            1   0.704   0.000  mdat<0>_MLTSRCEDGELogicTrst116_G (N2554)
     MUXF5:I1->O           1   0.321   0.499  mdat<0>_MLTSRCEDGELogicTrst116 (mdat<0>_MLTSRCEDGELogicTrst_map37)
     LUT4:I1->O            1   0.704   0.000  mdat<0>_MLTSRCEDGELogicTrst1432 (N2644)
     MUXF5:I0->O           1   0.321   0.595  mdat<0>_MLTSRCEDGELogicTrst143_f5 (mdat<0>_MLTSRCEDGELogicTrst_map40)
     LUT3:I0->O            1   0.704   0.595  mdat<0>_MLTSRCEDGELogicTrst334_SW0 (N2381)
     LUT4:I0->O            1   0.704   0.595  mdat<0>_MLTSRCEDGELogicTrst334 (mdat<0>_MLTSRCEDGELogicTrst_map80)
     LUT4:I0->O            1   0.704   0.424  mdat<0>_MLTSRCEDGELogicTrst361 (mdat<0>_MLTSRCEDGELogicTrst_map84)
     LUT4:I3->O           38   0.704   1.439  mdat<0>_MLTSRCEDGELogicTrst388 (mdat<0>_MLTSRCEDGE)
     LUT4:I0->O            3   0.704   0.706  gate0/gate7/gate4/gate6/gate7/z1 (gate0/gate7/gate4/X6)
     LUT3:I0->O            3   0.704   0.706  gate0/gate1/gate4/gate7/z111 (N29)
     LUT3:I0->O            3   0.704   0.706  gate0/gate7/gate4/gate4/gate7/z1 (gate0/gate7/gate4/X4)
     LUT3:I0->O            3   0.704   0.706  gate0/gate1/gate2/gate7/z111 (N28)
     LUT3:I0->O            3   0.704   0.535  gate0/gate7/gate4/gate2/gate7/z1 (gate0/gate7/gate4/X2)
     LUT4:I3->O            2   0.704   0.482  gate0/gate7/gate3/Mxor_z_Result1 (SUBOUTC_OBUF)
     LUT3:I2->O            2   0.704   0.526  gate0/gate6/gate1/gate1/gate3/z1 (gate0/gate6/Q1)
     LUT3:I1->O            5   0.704   0.633  gate0/gate6/gate3/gate1/gate3/z1 (CF_OBUF)
     OBUF:I->O                 3.272          CF_OBUF (CF)
    ----------------------------------------
    Total                    109.764ns (56.079ns logic, 53.685ns route)
                                       (51.1% logic, 48.9% route)

=========================================================================
CPU : 12.30 / 12.42 s | Elapsed : 13.00 / 13.00 s
 
--> 

Total memory usage is 220244 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  519 (   0 filtered)
Number of infos    :    0 (   0 filtered)

