// Define a module named "counter" with 1 input and 2 outputs
module counter (
  input clk,
  output [7:0] count,
  output [7:0] prev_count
  );

  // Declare internal reg variables to store count and previous count
  reg [7:0] count_reg;
  reg [7:0] prev_count_reg;

  // Assign output ports to internal variables
  assign count = count_reg;
  assign prev_count = prev_count_reg;

  // Define always block to increment the count on each clk edge
  always @(posedge clk) begin
    count_reg <= count_reg + 1;
    prev_count_reg <= count_reg;
  end

endmodule