// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vcache_simX.h for the primary calling header

#include "Vcache_simX_VX_dmem_controller__V0_VB1000.h" // For This
#include "Vcache_simX__Syms.h"

//--------------------
// STATIC VARIABLES

VL_ST_SIG8(Vcache_simX_VX_dmem_controller__V0_VB1000::__Vtable1_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__0__KET____DOT____Vcellout__vx_priority_encoder__index[16],1,0);
VL_ST_SIG8(Vcache_simX_VX_dmem_controller__V0_VB1000::__Vtable1_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__0__KET____DOT____Vcellout__vx_priority_encoder__found[16],0,0);
VL_ST_SIG(Vcache_simX_VX_dmem_controller__V0_VB1000::__Vtable1___PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__0__KET____DOT__vx_priority_encoder__DOT__i[16],31,0);
VL_ST_SIG8(Vcache_simX_VX_dmem_controller__V0_VB1000::__Vtable2_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__1__KET____DOT____Vcellout__vx_priority_encoder__index[16],1,0);
VL_ST_SIG8(Vcache_simX_VX_dmem_controller__V0_VB1000::__Vtable2_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__1__KET____DOT____Vcellout__vx_priority_encoder__found[16],0,0);
VL_ST_SIG(Vcache_simX_VX_dmem_controller__V0_VB1000::__Vtable2___PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__1__KET____DOT__vx_priority_encoder__DOT__i[16],31,0);
VL_ST_SIG8(Vcache_simX_VX_dmem_controller__V0_VB1000::__Vtable3_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__2__KET____DOT____Vcellout__vx_priority_encoder__index[16],1,0);
VL_ST_SIG8(Vcache_simX_VX_dmem_controller__V0_VB1000::__Vtable3_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__2__KET____DOT____Vcellout__vx_priority_encoder__found[16],0,0);
VL_ST_SIG(Vcache_simX_VX_dmem_controller__V0_VB1000::__Vtable3___PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__2__KET____DOT__vx_priority_encoder__DOT__i[16],31,0);
VL_ST_SIG8(Vcache_simX_VX_dmem_controller__V0_VB1000::__Vtable4_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__3__KET____DOT____Vcellout__vx_priority_encoder__index[16],1,0);
VL_ST_SIG8(Vcache_simX_VX_dmem_controller__V0_VB1000::__Vtable4_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__3__KET____DOT____Vcellout__vx_priority_encoder__found[16],0,0);
VL_ST_SIG(Vcache_simX_VX_dmem_controller__V0_VB1000::__Vtable4___PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__3__KET____DOT__vx_priority_encoder__DOT__i[16],31,0);
VL_ST_SIG8(Vcache_simX_VX_dmem_controller__V0_VB1000::__Vtable5___PVT__dcache__DOT__miss_bank_index[16],1,0);
VL_ST_SIG8(Vcache_simX_VX_dmem_controller__V0_VB1000::__Vtable5___PVT__dcache__DOT__miss_found[16],0,0);
VL_ST_SIG(Vcache_simX_VX_dmem_controller__V0_VB1000::__Vtable5___PVT__dcache__DOT__get_miss_index__DOT__i[16],31,0);
VL_ST_SIG8(Vcache_simX_VX_dmem_controller__V0_VB1000::__Vtable6_dcache__DOT__genblk1__BRA__0__KET____DOT____Vcellout__choose_thread__index[16],1,0);
VL_ST_SIG8(Vcache_simX_VX_dmem_controller__V0_VB1000::__Vtable6_dcache__DOT__genblk1__BRA__0__KET____DOT____Vcellout__choose_thread__found[16],0,0);
VL_ST_SIG(Vcache_simX_VX_dmem_controller__V0_VB1000::__Vtable6___PVT__dcache__DOT__genblk1__BRA__0__KET____DOT__choose_thread__DOT__i[16],31,0);
VL_ST_SIG8(Vcache_simX_VX_dmem_controller__V0_VB1000::__Vtable7_dcache__DOT__genblk1__BRA__1__KET____DOT____Vcellout__choose_thread__index[16],1,0);
VL_ST_SIG8(Vcache_simX_VX_dmem_controller__V0_VB1000::__Vtable7_dcache__DOT__genblk1__BRA__1__KET____DOT____Vcellout__choose_thread__found[16],0,0);
VL_ST_SIG(Vcache_simX_VX_dmem_controller__V0_VB1000::__Vtable7___PVT__dcache__DOT__genblk1__BRA__1__KET____DOT__choose_thread__DOT__i[16],31,0);
VL_ST_SIG8(Vcache_simX_VX_dmem_controller__V0_VB1000::__Vtable8_dcache__DOT__genblk1__BRA__2__KET____DOT____Vcellout__choose_thread__index[16],1,0);
VL_ST_SIG8(Vcache_simX_VX_dmem_controller__V0_VB1000::__Vtable8_dcache__DOT__genblk1__BRA__2__KET____DOT____Vcellout__choose_thread__found[16],0,0);
VL_ST_SIG(Vcache_simX_VX_dmem_controller__V0_VB1000::__Vtable8___PVT__dcache__DOT__genblk1__BRA__2__KET____DOT__choose_thread__DOT__i[16],31,0);
VL_ST_SIG8(Vcache_simX_VX_dmem_controller__V0_VB1000::__Vtable9_dcache__DOT__genblk1__BRA__3__KET____DOT____Vcellout__choose_thread__index[16],1,0);
VL_ST_SIG8(Vcache_simX_VX_dmem_controller__V0_VB1000::__Vtable9_dcache__DOT__genblk1__BRA__3__KET____DOT____Vcellout__choose_thread__found[16],0,0);
VL_ST_SIG(Vcache_simX_VX_dmem_controller__V0_VB1000::__Vtable9___PVT__dcache__DOT__genblk1__BRA__3__KET____DOT__choose_thread__DOT__i[16],31,0);

//--------------------

VL_CTOR_IMP(Vcache_simX_VX_dmem_controller__V0_VB1000) {
    // Reset internal values
    // Reset structure values
    __PVT__clk = VL_RAND_RESET_I(1);
    __PVT__reset = VL_RAND_RESET_I(1);
    __PVT__sm_driver_in_valid = VL_RAND_RESET_I(4);
    __PVT__cache_driver_in_valid = VL_RAND_RESET_I(4);
    __PVT__read_or_write = VL_RAND_RESET_I(1);
    __PVT__cache_driver_in_mem_read = VL_RAND_RESET_I(3);
    __PVT__cache_driver_in_mem_write = VL_RAND_RESET_I(3);
    __PVT__sm_driver_in_mem_read = VL_RAND_RESET_I(3);
    __PVT__sm_driver_in_mem_write = VL_RAND_RESET_I(3);
    __PVT__icache_driver_in_mem_read = VL_RAND_RESET_I(3);
    VL_RAND_RESET_W(512,__Vcellout__dcache__o_m_writedata);
    __PVT__shared_memory__DOT__temp_out_valid = VL_RAND_RESET_I(4);
    VL_RAND_RESET_W(128,__PVT__shared_memory__DOT__temp_out_data);
    __PVT__shared_memory__DOT__block_addr = VL_RAND_RESET_I(28);
    VL_RAND_RESET_W(512,__PVT__shared_memory__DOT__block_wdata);
    VL_RAND_RESET_W(512,__PVT__shared_memory__DOT__block_rdata);
    __PVT__shared_memory__DOT__block_we = VL_RAND_RESET_I(8);
    __PVT__shared_memory__DOT__orig_in_valid = VL_RAND_RESET_I(4);
    VL_RAND_RESET_W(128,shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_data);
    VL_RAND_RESET_W(128,shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address);
    __PVT__shared_memory__DOT__genblk2__BRA__0__KET____DOT__shm_write = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(128,shared_memory__DOT__genblk2__BRA__0__KET____DOT____Vcellout__vx_shared_memory_block__data_out);
    __PVT__shared_memory__DOT__genblk2__BRA__1__KET____DOT__shm_write = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(128,shared_memory__DOT__genblk2__BRA__1__KET____DOT____Vcellout__vx_shared_memory_block__data_out);
    __PVT__shared_memory__DOT__genblk2__BRA__2__KET____DOT__shm_write = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(128,shared_memory__DOT__genblk2__BRA__2__KET____DOT____Vcellout__vx_shared_memory_block__data_out);
    __PVT__shared_memory__DOT__genblk2__BRA__3__KET____DOT__shm_write = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(128,shared_memory__DOT__genblk2__BRA__3__KET____DOT____Vcellout__vx_shared_memory_block__data_out);
    shared_memory__DOT____Vlvbound1 = VL_RAND_RESET_I(7);
    shared_memory__DOT____Vlvbound2 = VL_RAND_RESET_I(7);
    __PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__left_requests = VL_RAND_RESET_I(4);
    __PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__serviced = VL_RAND_RESET_I(4);
    __PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__use_valid = VL_RAND_RESET_I(4);
    shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids = VL_RAND_RESET_I(16);
    __PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__more_than_one_valid = VL_RAND_RESET_I(4);
    __PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_req_num = VL_RAND_RESET_I(8);
    __PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_out_valid = VL_RAND_RESET_I(4);
    __PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__serviced_qual = VL_RAND_RESET_I(4);
    __PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__new_left_requests = VL_RAND_RESET_I(4);
    __PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk1__BRA__0__KET____DOT__num_valids = VL_RAND_RESET_I(3);
    __PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk1__BRA__1__KET____DOT__num_valids = VL_RAND_RESET_I(3);
    __PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk1__BRA__2__KET____DOT__num_valids = VL_RAND_RESET_I(3);
    __PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk1__BRA__3__KET____DOT__num_valids = VL_RAND_RESET_I(3);
    shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__0__KET____DOT____Vcellout__vx_priority_encoder__found = VL_RAND_RESET_I(1);
    shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__0__KET____DOT____Vcellout__vx_priority_encoder__index = VL_RAND_RESET_I(2);
    shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__1__KET____DOT____Vcellout__vx_priority_encoder__found = VL_RAND_RESET_I(1);
    shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__1__KET____DOT____Vcellout__vx_priority_encoder__index = VL_RAND_RESET_I(2);
    shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__2__KET____DOT____Vcellout__vx_priority_encoder__found = VL_RAND_RESET_I(1);
    shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__2__KET____DOT____Vcellout__vx_priority_encoder__index = VL_RAND_RESET_I(2);
    shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__3__KET____DOT____Vcellout__vx_priority_encoder__found = VL_RAND_RESET_I(1);
    shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__3__KET____DOT____Vcellout__vx_priority_encoder__index = VL_RAND_RESET_I(2);
    __PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__0__KET____DOT__vx_priority_encoder__DOT__i = VL_RAND_RESET_I(32);
    __PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__1__KET____DOT__vx_priority_encoder__DOT__i = VL_RAND_RESET_I(32);
    __PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__2__KET____DOT__vx_priority_encoder__DOT__i = VL_RAND_RESET_I(32);
    __PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__3__KET____DOT__vx_priority_encoder__DOT__i = VL_RAND_RESET_I(32);
    { int __Vi0=0; for (; __Vi0<128; ++__Vi0) {
	    VL_RAND_RESET_W(128,__PVT__shared_memory__DOT__genblk2__BRA__0__KET____DOT__vx_shared_memory_block__DOT__shared_memory[__Vi0]);
    }}
    __PVT__shared_memory__DOT__genblk2__BRA__0__KET____DOT__vx_shared_memory_block__DOT__curr_ind = VL_RAND_RESET_I(32);
    { int __Vi0=0; for (; __Vi0<128; ++__Vi0) {
	    VL_RAND_RESET_W(128,__PVT__shared_memory__DOT__genblk2__BRA__1__KET____DOT__vx_shared_memory_block__DOT__shared_memory[__Vi0]);
    }}
    __PVT__shared_memory__DOT__genblk2__BRA__1__KET____DOT__vx_shared_memory_block__DOT__curr_ind = VL_RAND_RESET_I(32);
    { int __Vi0=0; for (; __Vi0<128; ++__Vi0) {
	    VL_RAND_RESET_W(128,__PVT__shared_memory__DOT__genblk2__BRA__2__KET____DOT__vx_shared_memory_block__DOT__shared_memory[__Vi0]);
    }}
    __PVT__shared_memory__DOT__genblk2__BRA__2__KET____DOT__vx_shared_memory_block__DOT__curr_ind = VL_RAND_RESET_I(32);
    { int __Vi0=0; for (; __Vi0<128; ++__Vi0) {
	    VL_RAND_RESET_W(128,__PVT__shared_memory__DOT__genblk2__BRA__3__KET____DOT__vx_shared_memory_block__DOT__shared_memory[__Vi0]);
    }}
    __PVT__shared_memory__DOT__genblk2__BRA__3__KET____DOT__vx_shared_memory_block__DOT__curr_ind = VL_RAND_RESET_I(32);
    VL_RAND_RESET_W(128,__PVT__dcache__DOT__final_data_read);
    VL_RAND_RESET_W(128,__PVT__dcache__DOT__new_final_data_read);
    VL_RAND_RESET_W(128,__PVT__dcache__DOT__new_final_data_read_Qual);
    __PVT__dcache__DOT__global_way_to_evict = VL_RAND_RESET_I(1);
    __PVT__dcache__DOT__index_per_bank = VL_RAND_RESET_I(8);
    __PVT__dcache__DOT__use_mask_per_bank = VL_RAND_RESET_I(16);
    __PVT__dcache__DOT__valid_per_bank = VL_RAND_RESET_I(4);
    __PVT__dcache__DOT__threads_serviced_per_bank = VL_RAND_RESET_I(16);
    VL_RAND_RESET_W(128,__PVT__dcache__DOT__readdata_per_bank);
    __PVT__dcache__DOT__hit_per_bank = VL_RAND_RESET_I(4);
    __PVT__dcache__DOT__eviction_wb = VL_RAND_RESET_I(4);
    __PVT__dcache__DOT__eviction_wb_old = VL_RAND_RESET_I(4);
    __PVT__dcache__DOT__state = VL_RAND_RESET_I(4);
    __PVT__dcache__DOT__new_state = VL_RAND_RESET_I(4);
    __PVT__dcache__DOT__use_valid = VL_RAND_RESET_I(4);
    __PVT__dcache__DOT__stored_valid = VL_RAND_RESET_I(4);
    __PVT__dcache__DOT__new_stored_valid = VL_RAND_RESET_I(4);
    VL_RAND_RESET_W(128,__PVT__dcache__DOT__eviction_addr_per_bank);
    __PVT__dcache__DOT__miss_addr = VL_RAND_RESET_I(32);
    dcache__DOT____Vcellout__multip_banks__thread_track_banks = VL_RAND_RESET_I(16);
    __PVT__dcache__DOT__threads_serviced_Qual = VL_RAND_RESET_I(4);
    { int __Vi0=0; for (; __Vi0<4; ++__Vi0) {
	    __PVT__dcache__DOT__debug_hit_per_bank_mask[__Vi0] = VL_RAND_RESET_I(4);
    }}
    __PVT__dcache__DOT__detect_bank_miss = VL_RAND_RESET_I(4);
    __PVT__dcache__DOT__miss_bank_index = VL_RAND_RESET_I(2);
    __PVT__dcache__DOT__miss_found = VL_RAND_RESET_I(1);
    __PVT__dcache__DOT__update_global_way_to_evict = VL_RAND_RESET_I(1);
    __PVT__dcache__DOT__init_b = VL_RAND_RESET_I(32);
    dcache__DOT__genblk1__BRA__0__KET____DOT____Vcellout__choose_thread__found = VL_RAND_RESET_I(1);
    dcache__DOT__genblk1__BRA__0__KET____DOT____Vcellout__choose_thread__index = VL_RAND_RESET_I(2);
    dcache__DOT__genblk1__BRA__1__KET____DOT____Vcellout__choose_thread__found = VL_RAND_RESET_I(1);
    dcache__DOT__genblk1__BRA__1__KET____DOT____Vcellout__choose_thread__index = VL_RAND_RESET_I(2);
    dcache__DOT__genblk1__BRA__2__KET____DOT____Vcellout__choose_thread__found = VL_RAND_RESET_I(1);
    dcache__DOT__genblk1__BRA__2__KET____DOT____Vcellout__choose_thread__index = VL_RAND_RESET_I(2);
    dcache__DOT__genblk1__BRA__3__KET____DOT____Vcellout__choose_thread__found = VL_RAND_RESET_I(1);
    dcache__DOT__genblk1__BRA__3__KET____DOT____Vcellout__choose_thread__index = VL_RAND_RESET_I(2);
    __PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_addr = VL_RAND_RESET_I(32);
    __PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__use_valid_in = VL_RAND_RESET_I(1);
    __PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_addr = VL_RAND_RESET_I(32);
    __PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__use_valid_in = VL_RAND_RESET_I(1);
    __PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_addr = VL_RAND_RESET_I(32);
    __PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__use_valid_in = VL_RAND_RESET_I(1);
    __PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_addr = VL_RAND_RESET_I(32);
    __PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__use_valid_in = VL_RAND_RESET_I(1);
    __PVT__dcache__DOT__get_miss_index__DOT__i = VL_RAND_RESET_I(32);
    __PVT__dcache__DOT__genblk1__BRA__0__KET____DOT__choose_thread__DOT__i = VL_RAND_RESET_I(32);
    __PVT__dcache__DOT__genblk1__BRA__1__KET____DOT__choose_thread__DOT__i = VL_RAND_RESET_I(32);
    __PVT__dcache__DOT__genblk1__BRA__2__KET____DOT__choose_thread__DOT__i = VL_RAND_RESET_I(32);
    __PVT__dcache__DOT__genblk1__BRA__3__KET____DOT__choose_thread__DOT__i = VL_RAND_RESET_I(32);
    __PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__tag_use = VL_RAND_RESET_I(21);
    __PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__valid_use = VL_RAND_RESET_I(1);
    __PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__access = VL_RAND_RESET_I(1);
    __PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__write_from_mem = VL_RAND_RESET_I(1);
    __PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__way_to_update = VL_RAND_RESET_I(1);
    __PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_unQual = VL_RAND_RESET_I(32);
    __PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__use_write_data = VL_RAND_RESET_I(32);
    __PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__we = VL_RAND_RESET_I(16);
    VL_RAND_RESET_W(128,__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_write);
    VL_RAND_RESET_W(128,dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use);
    __PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__genblk1__BRA__0__KET____DOT__normal_write = VL_RAND_RESET_I(1);
    __PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__tag_use_per_way = VL_RAND_RESET_Q(42);
    VL_RAND_RESET_W(256,__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way);
    __PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__valid_use_per_way = VL_RAND_RESET_I(2);
    __PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__dirty_use_per_way = VL_RAND_RESET_I(2);
    __PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__hit_per_way = VL_RAND_RESET_I(2);
    __PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way = VL_RAND_RESET_I(32);
    VL_RAND_RESET_W(256,__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way);
    __PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__write_from_mem_per_way = VL_RAND_RESET_I(2);
    __PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__invalid_found = VL_RAND_RESET_I(1);
    __PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_index = VL_RAND_RESET_I(1);
    __PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__invalid_index = VL_RAND_RESET_I(1);
    __PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual = VL_RAND_RESET_I(1);
    dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__dirty_use = VL_RAND_RESET_I(1);
    dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__valid_use = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(128,dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__data_use);
    dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__tag_use = VL_RAND_RESET_I(21);
    dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__dirty_use = VL_RAND_RESET_I(1);
    dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__valid_use = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(128,dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__data_use);
    dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__tag_use = VL_RAND_RESET_I(21);
    __PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__genblk1__DOT__way_indexing__DOT__found = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<32; ++__Vi0) {
	    VL_RAND_RESET_W(128,__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[__Vi0]);
    }}
    { int __Vi0=0; for (; __Vi0<32; ++__Vi0) {
	    __PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[__Vi0] = VL_RAND_RESET_I(21);
    }}
    { int __Vi0=0; for (; __Vi0<32; ++__Vi0) {
	    __PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[__Vi0] = VL_RAND_RESET_I(1);
    }}
    { int __Vi0=0; for (; __Vi0<32; ++__Vi0) {
	    __PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[__Vi0] = VL_RAND_RESET_I(1);
    }}
    __PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__f = VL_RAND_RESET_I(32);
    __PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__ini_ind = VL_RAND_RESET_I(32);
    { int __Vi0=0; for (; __Vi0<32; ++__Vi0) {
	    VL_RAND_RESET_W(128,__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[__Vi0]);
    }}
    { int __Vi0=0; for (; __Vi0<32; ++__Vi0) {
	    __PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[__Vi0] = VL_RAND_RESET_I(21);
    }}
    { int __Vi0=0; for (; __Vi0<32; ++__Vi0) {
	    __PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[__Vi0] = VL_RAND_RESET_I(1);
    }}
    { int __Vi0=0; for (; __Vi0<32; ++__Vi0) {
	    __PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[__Vi0] = VL_RAND_RESET_I(1);
    }}
    __PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__f = VL_RAND_RESET_I(32);
    __PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__ini_ind = VL_RAND_RESET_I(32);
    __PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__tag_use = VL_RAND_RESET_I(21);
    __PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__valid_use = VL_RAND_RESET_I(1);
    __PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__access = VL_RAND_RESET_I(1);
    __PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__write_from_mem = VL_RAND_RESET_I(1);
    __PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__way_to_update = VL_RAND_RESET_I(1);
    __PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_unQual = VL_RAND_RESET_I(32);
    __PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__use_write_data = VL_RAND_RESET_I(32);
    __PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__we = VL_RAND_RESET_I(16);
    VL_RAND_RESET_W(128,__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_write);
    VL_RAND_RESET_W(128,dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use);
    __PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__genblk1__BRA__0__KET____DOT__normal_write = VL_RAND_RESET_I(1);
    __PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__tag_use_per_way = VL_RAND_RESET_Q(42);
    VL_RAND_RESET_W(256,__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way);
    __PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__valid_use_per_way = VL_RAND_RESET_I(2);
    __PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__dirty_use_per_way = VL_RAND_RESET_I(2);
    __PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__hit_per_way = VL_RAND_RESET_I(2);
    __PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way = VL_RAND_RESET_I(32);
    VL_RAND_RESET_W(256,__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way);
    __PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__write_from_mem_per_way = VL_RAND_RESET_I(2);
    __PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__invalid_found = VL_RAND_RESET_I(1);
    __PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__way_index = VL_RAND_RESET_I(1);
    __PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__invalid_index = VL_RAND_RESET_I(1);
    __PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual = VL_RAND_RESET_I(1);
    dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__dirty_use = VL_RAND_RESET_I(1);
    dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__valid_use = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(128,dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__data_use);
    dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__tag_use = VL_RAND_RESET_I(21);
    dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__dirty_use = VL_RAND_RESET_I(1);
    dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__valid_use = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(128,dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__data_use);
    dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__tag_use = VL_RAND_RESET_I(21);
    __PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__genblk1__DOT__way_indexing__DOT__found = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<32; ++__Vi0) {
	    VL_RAND_RESET_W(128,__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[__Vi0]);
    }}
    { int __Vi0=0; for (; __Vi0<32; ++__Vi0) {
	    __PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[__Vi0] = VL_RAND_RESET_I(21);
    }}
    { int __Vi0=0; for (; __Vi0<32; ++__Vi0) {
	    __PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[__Vi0] = VL_RAND_RESET_I(1);
    }}
    { int __Vi0=0; for (; __Vi0<32; ++__Vi0) {
	    __PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[__Vi0] = VL_RAND_RESET_I(1);
    }}
    __PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__f = VL_RAND_RESET_I(32);
    __PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__ini_ind = VL_RAND_RESET_I(32);
    { int __Vi0=0; for (; __Vi0<32; ++__Vi0) {
	    VL_RAND_RESET_W(128,__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[__Vi0]);
    }}
    { int __Vi0=0; for (; __Vi0<32; ++__Vi0) {
	    __PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[__Vi0] = VL_RAND_RESET_I(21);
    }}
    { int __Vi0=0; for (; __Vi0<32; ++__Vi0) {
	    __PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[__Vi0] = VL_RAND_RESET_I(1);
    }}
    { int __Vi0=0; for (; __Vi0<32; ++__Vi0) {
	    __PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[__Vi0] = VL_RAND_RESET_I(1);
    }}
    __PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__f = VL_RAND_RESET_I(32);
    __PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__ini_ind = VL_RAND_RESET_I(32);
    __PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__tag_use = VL_RAND_RESET_I(21);
    __PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__valid_use = VL_RAND_RESET_I(1);
    __PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__access = VL_RAND_RESET_I(1);
    __PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__write_from_mem = VL_RAND_RESET_I(1);
    __PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__way_to_update = VL_RAND_RESET_I(1);
    __PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_unQual = VL_RAND_RESET_I(32);
    __PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__use_write_data = VL_RAND_RESET_I(32);
    __PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__we = VL_RAND_RESET_I(16);
    VL_RAND_RESET_W(128,__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_write);
    VL_RAND_RESET_W(128,dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use);
    __PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__genblk1__BRA__0__KET____DOT__normal_write = VL_RAND_RESET_I(1);
    __PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__tag_use_per_way = VL_RAND_RESET_Q(42);
    VL_RAND_RESET_W(256,__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way);
    __PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__valid_use_per_way = VL_RAND_RESET_I(2);
    __PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__dirty_use_per_way = VL_RAND_RESET_I(2);
    __PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__hit_per_way = VL_RAND_RESET_I(2);
    __PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way = VL_RAND_RESET_I(32);
    VL_RAND_RESET_W(256,__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way);
    __PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__write_from_mem_per_way = VL_RAND_RESET_I(2);
    __PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__invalid_found = VL_RAND_RESET_I(1);
    __PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__way_index = VL_RAND_RESET_I(1);
    __PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__invalid_index = VL_RAND_RESET_I(1);
    __PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual = VL_RAND_RESET_I(1);
    dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__dirty_use = VL_RAND_RESET_I(1);
    dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__valid_use = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(128,dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__data_use);
    dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__tag_use = VL_RAND_RESET_I(21);
    dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__dirty_use = VL_RAND_RESET_I(1);
    dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__valid_use = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(128,dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__data_use);
    dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__tag_use = VL_RAND_RESET_I(21);
    __PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__genblk1__DOT__way_indexing__DOT__found = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<32; ++__Vi0) {
	    VL_RAND_RESET_W(128,__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[__Vi0]);
    }}
    { int __Vi0=0; for (; __Vi0<32; ++__Vi0) {
	    __PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[__Vi0] = VL_RAND_RESET_I(21);
    }}
    { int __Vi0=0; for (; __Vi0<32; ++__Vi0) {
	    __PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[__Vi0] = VL_RAND_RESET_I(1);
    }}
    { int __Vi0=0; for (; __Vi0<32; ++__Vi0) {
	    __PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[__Vi0] = VL_RAND_RESET_I(1);
    }}
    __PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__f = VL_RAND_RESET_I(32);
    __PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__ini_ind = VL_RAND_RESET_I(32);
    { int __Vi0=0; for (; __Vi0<32; ++__Vi0) {
	    VL_RAND_RESET_W(128,__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[__Vi0]);
    }}
    { int __Vi0=0; for (; __Vi0<32; ++__Vi0) {
	    __PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[__Vi0] = VL_RAND_RESET_I(21);
    }}
    { int __Vi0=0; for (; __Vi0<32; ++__Vi0) {
	    __PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[__Vi0] = VL_RAND_RESET_I(1);
    }}
    { int __Vi0=0; for (; __Vi0<32; ++__Vi0) {
	    __PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[__Vi0] = VL_RAND_RESET_I(1);
    }}
    __PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__f = VL_RAND_RESET_I(32);
    __PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__ini_ind = VL_RAND_RESET_I(32);
    __PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__tag_use = VL_RAND_RESET_I(21);
    __PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__valid_use = VL_RAND_RESET_I(1);
    __PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__access = VL_RAND_RESET_I(1);
    __PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__write_from_mem = VL_RAND_RESET_I(1);
    __PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__way_to_update = VL_RAND_RESET_I(1);
    __PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_unQual = VL_RAND_RESET_I(32);
    __PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__use_write_data = VL_RAND_RESET_I(32);
    __PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__we = VL_RAND_RESET_I(16);
    VL_RAND_RESET_W(128,__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_write);
    VL_RAND_RESET_W(128,dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use);
    __PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__genblk1__BRA__0__KET____DOT__normal_write = VL_RAND_RESET_I(1);
    __PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__tag_use_per_way = VL_RAND_RESET_Q(42);
    VL_RAND_RESET_W(256,__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way);
    __PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__valid_use_per_way = VL_RAND_RESET_I(2);
    __PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__dirty_use_per_way = VL_RAND_RESET_I(2);
    __PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__hit_per_way = VL_RAND_RESET_I(2);
    __PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way = VL_RAND_RESET_I(32);
    VL_RAND_RESET_W(256,__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way);
    __PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__write_from_mem_per_way = VL_RAND_RESET_I(2);
    __PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__invalid_found = VL_RAND_RESET_I(1);
    __PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__way_index = VL_RAND_RESET_I(1);
    __PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__invalid_index = VL_RAND_RESET_I(1);
    __PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual = VL_RAND_RESET_I(1);
    dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__dirty_use = VL_RAND_RESET_I(1);
    dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__valid_use = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(128,dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__data_use);
    dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__tag_use = VL_RAND_RESET_I(21);
    dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__dirty_use = VL_RAND_RESET_I(1);
    dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__valid_use = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(128,dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__data_use);
    dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__tag_use = VL_RAND_RESET_I(21);
    __PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__genblk1__DOT__way_indexing__DOT__found = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<32; ++__Vi0) {
	    VL_RAND_RESET_W(128,__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[__Vi0]);
    }}
    { int __Vi0=0; for (; __Vi0<32; ++__Vi0) {
	    __PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[__Vi0] = VL_RAND_RESET_I(21);
    }}
    { int __Vi0=0; for (; __Vi0<32; ++__Vi0) {
	    __PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[__Vi0] = VL_RAND_RESET_I(1);
    }}
    { int __Vi0=0; for (; __Vi0<32; ++__Vi0) {
	    __PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[__Vi0] = VL_RAND_RESET_I(1);
    }}
    __PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__f = VL_RAND_RESET_I(32);
    __PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__ini_ind = VL_RAND_RESET_I(32);
    { int __Vi0=0; for (; __Vi0<32; ++__Vi0) {
	    VL_RAND_RESET_W(128,__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[__Vi0]);
    }}
    { int __Vi0=0; for (; __Vi0<32; ++__Vi0) {
	    __PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[__Vi0] = VL_RAND_RESET_I(21);
    }}
    { int __Vi0=0; for (; __Vi0<32; ++__Vi0) {
	    __PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[__Vi0] = VL_RAND_RESET_I(1);
    }}
    { int __Vi0=0; for (; __Vi0<32; ++__Vi0) {
	    __PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[__Vi0] = VL_RAND_RESET_I(1);
    }}
    __PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__f = VL_RAND_RESET_I(32);
    __PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__ini_ind = VL_RAND_RESET_I(32);
    __PVT__icache__DOT__final_data_read = VL_RAND_RESET_I(32);
    __PVT__icache__DOT__new_final_data_read = VL_RAND_RESET_I(32);
    __PVT__icache__DOT__new_final_data_read_Qual = VL_RAND_RESET_I(32);
    __PVT__icache__DOT__global_way_to_evict = VL_RAND_RESET_I(1);
    __PVT__icache__DOT__thread_track_banks = VL_RAND_RESET_I(1);
    __PVT__icache__DOT__index_per_bank = VL_RAND_RESET_I(1);
    __PVT__icache__DOT__valid_per_bank = VL_RAND_RESET_I(1);
    __PVT__icache__DOT__threads_serviced_per_bank = VL_RAND_RESET_I(1);
    __PVT__icache__DOT__hit_per_bank = VL_RAND_RESET_I(1);
    __PVT__icache__DOT__eviction_wb_old = VL_RAND_RESET_I(1);
    __PVT__icache__DOT__state = VL_RAND_RESET_I(4);
    __PVT__icache__DOT__new_state = VL_RAND_RESET_I(4);
    __PVT__icache__DOT__use_valid = VL_RAND_RESET_I(1);
    __PVT__icache__DOT__stored_valid = VL_RAND_RESET_I(1);
    __PVT__icache__DOT__new_stored_valid = VL_RAND_RESET_I(1);
    __PVT__icache__DOT__miss_addr = VL_RAND_RESET_I(32);
    { int __Vi0=0; for (; __Vi0<1; ++__Vi0) {
	    __PVT__icache__DOT__debug_hit_per_bank_mask[__Vi0] = VL_RAND_RESET_I(1);
    }}
    __PVT__icache__DOT__detect_bank_miss = VL_RAND_RESET_I(1);
    __PVT__icache__DOT__miss_bank_index = VL_RAND_RESET_I(1);
    __PVT__icache__DOT__miss_found = VL_RAND_RESET_I(1);
    __PVT__icache__DOT__update_global_way_to_evict = VL_RAND_RESET_I(1);
    __PVT__icache__DOT__init_b = VL_RAND_RESET_I(32);
    __PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_addr = VL_RAND_RESET_I(32);
    __PVT__icache__DOT__genblk3__BRA__0__KET____DOT__use_valid_in = VL_RAND_RESET_I(1);
    icache__DOT__multip_banks__DOT____Vlvbound1 = VL_RAND_RESET_I(1);
    __PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__tag_use = VL_RAND_RESET_I(23);
    __PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__valid_use = VL_RAND_RESET_I(1);
    __PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__access = VL_RAND_RESET_I(1);
    __PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__write_from_mem = VL_RAND_RESET_I(1);
    __PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__way_to_update = VL_RAND_RESET_I(1);
    __PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_unQual = VL_RAND_RESET_I(32);
    __PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__we = VL_RAND_RESET_I(16);
    VL_RAND_RESET_W(128,__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_write);
    __PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__tag_use_per_way = VL_RAND_RESET_Q(46);
    VL_RAND_RESET_W(256,__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way);
    __PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__valid_use_per_way = VL_RAND_RESET_I(2);
    __PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__dirty_use_per_way = VL_RAND_RESET_I(2);
    __PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__hit_per_way = VL_RAND_RESET_I(2);
    __PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way = VL_RAND_RESET_I(32);
    VL_RAND_RESET_W(256,__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way);
    __PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__write_from_mem_per_way = VL_RAND_RESET_I(2);
    __PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__invalid_found = VL_RAND_RESET_I(1);
    __PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_index = VL_RAND_RESET_I(1);
    __PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__invalid_index = VL_RAND_RESET_I(1);
    __PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual = VL_RAND_RESET_I(1);
    icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__dirty_use = VL_RAND_RESET_I(1);
    icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__valid_use = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(128,icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__data_use);
    icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__tag_use = VL_RAND_RESET_I(23);
    icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__dirty_use = VL_RAND_RESET_I(1);
    icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__valid_use = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(128,icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__data_use);
    icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__tag_use = VL_RAND_RESET_I(23);
    __PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__genblk1__DOT__way_indexing__DOT__found = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<32; ++__Vi0) {
	    VL_RAND_RESET_W(128,__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[__Vi0]);
    }}
    { int __Vi0=0; for (; __Vi0<32; ++__Vi0) {
	    __PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[__Vi0] = VL_RAND_RESET_I(23);
    }}
    { int __Vi0=0; for (; __Vi0<32; ++__Vi0) {
	    __PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[__Vi0] = VL_RAND_RESET_I(1);
    }}
    { int __Vi0=0; for (; __Vi0<32; ++__Vi0) {
	    __PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[__Vi0] = VL_RAND_RESET_I(1);
    }}
    __PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__f = VL_RAND_RESET_I(32);
    __PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__ini_ind = VL_RAND_RESET_I(32);
    { int __Vi0=0; for (; __Vi0<32; ++__Vi0) {
	    VL_RAND_RESET_W(128,__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[__Vi0]);
    }}
    { int __Vi0=0; for (; __Vi0<32; ++__Vi0) {
	    __PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[__Vi0] = VL_RAND_RESET_I(23);
    }}
    { int __Vi0=0; for (; __Vi0<32; ++__Vi0) {
	    __PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[__Vi0] = VL_RAND_RESET_I(1);
    }}
    { int __Vi0=0; for (; __Vi0<32; ++__Vi0) {
	    __PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[__Vi0] = VL_RAND_RESET_I(1);
    }}
    __PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__f = VL_RAND_RESET_I(32);
    __PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__ini_ind = VL_RAND_RESET_I(32);
    __Vtableidx1 = VL_RAND_RESET_I(4);
    __Vtable1_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__0__KET____DOT____Vcellout__vx_priority_encoder__index[0] = 0U;
    __Vtable1_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__0__KET____DOT____Vcellout__vx_priority_encoder__index[1] = 0U;
    __Vtable1_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__0__KET____DOT____Vcellout__vx_priority_encoder__index[2] = 1U;
    __Vtable1_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__0__KET____DOT____Vcellout__vx_priority_encoder__index[3] = 0U;
    __Vtable1_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__0__KET____DOT____Vcellout__vx_priority_encoder__index[4] = 2U;
    __Vtable1_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__0__KET____DOT____Vcellout__vx_priority_encoder__index[5] = 0U;
    __Vtable1_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__0__KET____DOT____Vcellout__vx_priority_encoder__index[6] = 1U;
    __Vtable1_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__0__KET____DOT____Vcellout__vx_priority_encoder__index[7] = 0U;
    __Vtable1_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__0__KET____DOT____Vcellout__vx_priority_encoder__index[8] = 3U;
    __Vtable1_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__0__KET____DOT____Vcellout__vx_priority_encoder__index[9] = 0U;
    __Vtable1_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__0__KET____DOT____Vcellout__vx_priority_encoder__index[10] = 1U;
    __Vtable1_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__0__KET____DOT____Vcellout__vx_priority_encoder__index[11] = 0U;
    __Vtable1_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__0__KET____DOT____Vcellout__vx_priority_encoder__index[12] = 2U;
    __Vtable1_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__0__KET____DOT____Vcellout__vx_priority_encoder__index[13] = 0U;
    __Vtable1_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__0__KET____DOT____Vcellout__vx_priority_encoder__index[14] = 1U;
    __Vtable1_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__0__KET____DOT____Vcellout__vx_priority_encoder__index[15] = 0U;
    __Vtable1_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__0__KET____DOT____Vcellout__vx_priority_encoder__found[0] = 0U;
    __Vtable1_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__0__KET____DOT____Vcellout__vx_priority_encoder__found[1] = 1U;
    __Vtable1_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__0__KET____DOT____Vcellout__vx_priority_encoder__found[2] = 1U;
    __Vtable1_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__0__KET____DOT____Vcellout__vx_priority_encoder__found[3] = 1U;
    __Vtable1_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__0__KET____DOT____Vcellout__vx_priority_encoder__found[4] = 1U;
    __Vtable1_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__0__KET____DOT____Vcellout__vx_priority_encoder__found[5] = 1U;
    __Vtable1_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__0__KET____DOT____Vcellout__vx_priority_encoder__found[6] = 1U;
    __Vtable1_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__0__KET____DOT____Vcellout__vx_priority_encoder__found[7] = 1U;
    __Vtable1_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__0__KET____DOT____Vcellout__vx_priority_encoder__found[8] = 1U;
    __Vtable1_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__0__KET____DOT____Vcellout__vx_priority_encoder__found[9] = 1U;
    __Vtable1_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__0__KET____DOT____Vcellout__vx_priority_encoder__found[10] = 1U;
    __Vtable1_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__0__KET____DOT____Vcellout__vx_priority_encoder__found[11] = 1U;
    __Vtable1_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__0__KET____DOT____Vcellout__vx_priority_encoder__found[12] = 1U;
    __Vtable1_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__0__KET____DOT____Vcellout__vx_priority_encoder__found[13] = 1U;
    __Vtable1_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__0__KET____DOT____Vcellout__vx_priority_encoder__found[14] = 1U;
    __Vtable1_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__0__KET____DOT____Vcellout__vx_priority_encoder__found[15] = 1U;
    __Vtable1___PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__0__KET____DOT__vx_priority_encoder__DOT__i[0] = 0xffffffffU;
    __Vtable1___PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__0__KET____DOT__vx_priority_encoder__DOT__i[1] = 0xffffffffU;
    __Vtable1___PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__0__KET____DOT__vx_priority_encoder__DOT__i[2] = 0xffffffffU;
    __Vtable1___PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__0__KET____DOT__vx_priority_encoder__DOT__i[3] = 0xffffffffU;
    __Vtable1___PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__0__KET____DOT__vx_priority_encoder__DOT__i[4] = 0xffffffffU;
    __Vtable1___PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__0__KET____DOT__vx_priority_encoder__DOT__i[5] = 0xffffffffU;
    __Vtable1___PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__0__KET____DOT__vx_priority_encoder__DOT__i[6] = 0xffffffffU;
    __Vtable1___PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__0__KET____DOT__vx_priority_encoder__DOT__i[7] = 0xffffffffU;
    __Vtable1___PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__0__KET____DOT__vx_priority_encoder__DOT__i[8] = 0xffffffffU;
    __Vtable1___PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__0__KET____DOT__vx_priority_encoder__DOT__i[9] = 0xffffffffU;
    __Vtable1___PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__0__KET____DOT__vx_priority_encoder__DOT__i[10] = 0xffffffffU;
    __Vtable1___PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__0__KET____DOT__vx_priority_encoder__DOT__i[11] = 0xffffffffU;
    __Vtable1___PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__0__KET____DOT__vx_priority_encoder__DOT__i[12] = 0xffffffffU;
    __Vtable1___PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__0__KET____DOT__vx_priority_encoder__DOT__i[13] = 0xffffffffU;
    __Vtable1___PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__0__KET____DOT__vx_priority_encoder__DOT__i[14] = 0xffffffffU;
    __Vtable1___PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__0__KET____DOT__vx_priority_encoder__DOT__i[15] = 0xffffffffU;
    __Vtableidx2 = VL_RAND_RESET_I(4);
    __Vtable2_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__1__KET____DOT____Vcellout__vx_priority_encoder__index[0] = 0U;
    __Vtable2_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__1__KET____DOT____Vcellout__vx_priority_encoder__index[1] = 0U;
    __Vtable2_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__1__KET____DOT____Vcellout__vx_priority_encoder__index[2] = 1U;
    __Vtable2_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__1__KET____DOT____Vcellout__vx_priority_encoder__index[3] = 0U;
    __Vtable2_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__1__KET____DOT____Vcellout__vx_priority_encoder__index[4] = 2U;
    __Vtable2_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__1__KET____DOT____Vcellout__vx_priority_encoder__index[5] = 0U;
    __Vtable2_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__1__KET____DOT____Vcellout__vx_priority_encoder__index[6] = 1U;
    __Vtable2_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__1__KET____DOT____Vcellout__vx_priority_encoder__index[7] = 0U;
    __Vtable2_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__1__KET____DOT____Vcellout__vx_priority_encoder__index[8] = 3U;
    __Vtable2_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__1__KET____DOT____Vcellout__vx_priority_encoder__index[9] = 0U;
    __Vtable2_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__1__KET____DOT____Vcellout__vx_priority_encoder__index[10] = 1U;
    __Vtable2_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__1__KET____DOT____Vcellout__vx_priority_encoder__index[11] = 0U;
    __Vtable2_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__1__KET____DOT____Vcellout__vx_priority_encoder__index[12] = 2U;
    __Vtable2_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__1__KET____DOT____Vcellout__vx_priority_encoder__index[13] = 0U;
    __Vtable2_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__1__KET____DOT____Vcellout__vx_priority_encoder__index[14] = 1U;
    __Vtable2_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__1__KET____DOT____Vcellout__vx_priority_encoder__index[15] = 0U;
    __Vtable2_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__1__KET____DOT____Vcellout__vx_priority_encoder__found[0] = 0U;
    __Vtable2_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__1__KET____DOT____Vcellout__vx_priority_encoder__found[1] = 1U;
    __Vtable2_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__1__KET____DOT____Vcellout__vx_priority_encoder__found[2] = 1U;
    __Vtable2_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__1__KET____DOT____Vcellout__vx_priority_encoder__found[3] = 1U;
    __Vtable2_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__1__KET____DOT____Vcellout__vx_priority_encoder__found[4] = 1U;
    __Vtable2_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__1__KET____DOT____Vcellout__vx_priority_encoder__found[5] = 1U;
    __Vtable2_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__1__KET____DOT____Vcellout__vx_priority_encoder__found[6] = 1U;
    __Vtable2_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__1__KET____DOT____Vcellout__vx_priority_encoder__found[7] = 1U;
    __Vtable2_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__1__KET____DOT____Vcellout__vx_priority_encoder__found[8] = 1U;
    __Vtable2_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__1__KET____DOT____Vcellout__vx_priority_encoder__found[9] = 1U;
    __Vtable2_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__1__KET____DOT____Vcellout__vx_priority_encoder__found[10] = 1U;
    __Vtable2_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__1__KET____DOT____Vcellout__vx_priority_encoder__found[11] = 1U;
    __Vtable2_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__1__KET____DOT____Vcellout__vx_priority_encoder__found[12] = 1U;
    __Vtable2_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__1__KET____DOT____Vcellout__vx_priority_encoder__found[13] = 1U;
    __Vtable2_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__1__KET____DOT____Vcellout__vx_priority_encoder__found[14] = 1U;
    __Vtable2_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__1__KET____DOT____Vcellout__vx_priority_encoder__found[15] = 1U;
    __Vtable2___PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__1__KET____DOT__vx_priority_encoder__DOT__i[0] = 0xffffffffU;
    __Vtable2___PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__1__KET____DOT__vx_priority_encoder__DOT__i[1] = 0xffffffffU;
    __Vtable2___PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__1__KET____DOT__vx_priority_encoder__DOT__i[2] = 0xffffffffU;
    __Vtable2___PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__1__KET____DOT__vx_priority_encoder__DOT__i[3] = 0xffffffffU;
    __Vtable2___PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__1__KET____DOT__vx_priority_encoder__DOT__i[4] = 0xffffffffU;
    __Vtable2___PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__1__KET____DOT__vx_priority_encoder__DOT__i[5] = 0xffffffffU;
    __Vtable2___PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__1__KET____DOT__vx_priority_encoder__DOT__i[6] = 0xffffffffU;
    __Vtable2___PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__1__KET____DOT__vx_priority_encoder__DOT__i[7] = 0xffffffffU;
    __Vtable2___PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__1__KET____DOT__vx_priority_encoder__DOT__i[8] = 0xffffffffU;
    __Vtable2___PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__1__KET____DOT__vx_priority_encoder__DOT__i[9] = 0xffffffffU;
    __Vtable2___PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__1__KET____DOT__vx_priority_encoder__DOT__i[10] = 0xffffffffU;
    __Vtable2___PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__1__KET____DOT__vx_priority_encoder__DOT__i[11] = 0xffffffffU;
    __Vtable2___PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__1__KET____DOT__vx_priority_encoder__DOT__i[12] = 0xffffffffU;
    __Vtable2___PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__1__KET____DOT__vx_priority_encoder__DOT__i[13] = 0xffffffffU;
    __Vtable2___PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__1__KET____DOT__vx_priority_encoder__DOT__i[14] = 0xffffffffU;
    __Vtable2___PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__1__KET____DOT__vx_priority_encoder__DOT__i[15] = 0xffffffffU;
    __Vtableidx3 = VL_RAND_RESET_I(4);
    __Vtable3_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__2__KET____DOT____Vcellout__vx_priority_encoder__index[0] = 0U;
    __Vtable3_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__2__KET____DOT____Vcellout__vx_priority_encoder__index[1] = 0U;
    __Vtable3_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__2__KET____DOT____Vcellout__vx_priority_encoder__index[2] = 1U;
    __Vtable3_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__2__KET____DOT____Vcellout__vx_priority_encoder__index[3] = 0U;
    __Vtable3_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__2__KET____DOT____Vcellout__vx_priority_encoder__index[4] = 2U;
    __Vtable3_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__2__KET____DOT____Vcellout__vx_priority_encoder__index[5] = 0U;
    __Vtable3_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__2__KET____DOT____Vcellout__vx_priority_encoder__index[6] = 1U;
    __Vtable3_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__2__KET____DOT____Vcellout__vx_priority_encoder__index[7] = 0U;
    __Vtable3_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__2__KET____DOT____Vcellout__vx_priority_encoder__index[8] = 3U;
    __Vtable3_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__2__KET____DOT____Vcellout__vx_priority_encoder__index[9] = 0U;
    __Vtable3_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__2__KET____DOT____Vcellout__vx_priority_encoder__index[10] = 1U;
    __Vtable3_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__2__KET____DOT____Vcellout__vx_priority_encoder__index[11] = 0U;
    __Vtable3_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__2__KET____DOT____Vcellout__vx_priority_encoder__index[12] = 2U;
    __Vtable3_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__2__KET____DOT____Vcellout__vx_priority_encoder__index[13] = 0U;
    __Vtable3_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__2__KET____DOT____Vcellout__vx_priority_encoder__index[14] = 1U;
    __Vtable3_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__2__KET____DOT____Vcellout__vx_priority_encoder__index[15] = 0U;
    __Vtable3_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__2__KET____DOT____Vcellout__vx_priority_encoder__found[0] = 0U;
    __Vtable3_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__2__KET____DOT____Vcellout__vx_priority_encoder__found[1] = 1U;
    __Vtable3_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__2__KET____DOT____Vcellout__vx_priority_encoder__found[2] = 1U;
    __Vtable3_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__2__KET____DOT____Vcellout__vx_priority_encoder__found[3] = 1U;
    __Vtable3_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__2__KET____DOT____Vcellout__vx_priority_encoder__found[4] = 1U;
    __Vtable3_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__2__KET____DOT____Vcellout__vx_priority_encoder__found[5] = 1U;
    __Vtable3_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__2__KET____DOT____Vcellout__vx_priority_encoder__found[6] = 1U;
    __Vtable3_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__2__KET____DOT____Vcellout__vx_priority_encoder__found[7] = 1U;
    __Vtable3_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__2__KET____DOT____Vcellout__vx_priority_encoder__found[8] = 1U;
    __Vtable3_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__2__KET____DOT____Vcellout__vx_priority_encoder__found[9] = 1U;
    __Vtable3_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__2__KET____DOT____Vcellout__vx_priority_encoder__found[10] = 1U;
    __Vtable3_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__2__KET____DOT____Vcellout__vx_priority_encoder__found[11] = 1U;
    __Vtable3_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__2__KET____DOT____Vcellout__vx_priority_encoder__found[12] = 1U;
    __Vtable3_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__2__KET____DOT____Vcellout__vx_priority_encoder__found[13] = 1U;
    __Vtable3_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__2__KET____DOT____Vcellout__vx_priority_encoder__found[14] = 1U;
    __Vtable3_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__2__KET____DOT____Vcellout__vx_priority_encoder__found[15] = 1U;
    __Vtable3___PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__2__KET____DOT__vx_priority_encoder__DOT__i[0] = 0xffffffffU;
    __Vtable3___PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__2__KET____DOT__vx_priority_encoder__DOT__i[1] = 0xffffffffU;
    __Vtable3___PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__2__KET____DOT__vx_priority_encoder__DOT__i[2] = 0xffffffffU;
    __Vtable3___PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__2__KET____DOT__vx_priority_encoder__DOT__i[3] = 0xffffffffU;
    __Vtable3___PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__2__KET____DOT__vx_priority_encoder__DOT__i[4] = 0xffffffffU;
    __Vtable3___PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__2__KET____DOT__vx_priority_encoder__DOT__i[5] = 0xffffffffU;
    __Vtable3___PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__2__KET____DOT__vx_priority_encoder__DOT__i[6] = 0xffffffffU;
    __Vtable3___PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__2__KET____DOT__vx_priority_encoder__DOT__i[7] = 0xffffffffU;
    __Vtable3___PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__2__KET____DOT__vx_priority_encoder__DOT__i[8] = 0xffffffffU;
    __Vtable3___PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__2__KET____DOT__vx_priority_encoder__DOT__i[9] = 0xffffffffU;
    __Vtable3___PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__2__KET____DOT__vx_priority_encoder__DOT__i[10] = 0xffffffffU;
    __Vtable3___PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__2__KET____DOT__vx_priority_encoder__DOT__i[11] = 0xffffffffU;
    __Vtable3___PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__2__KET____DOT__vx_priority_encoder__DOT__i[12] = 0xffffffffU;
    __Vtable3___PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__2__KET____DOT__vx_priority_encoder__DOT__i[13] = 0xffffffffU;
    __Vtable3___PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__2__KET____DOT__vx_priority_encoder__DOT__i[14] = 0xffffffffU;
    __Vtable3___PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__2__KET____DOT__vx_priority_encoder__DOT__i[15] = 0xffffffffU;
    __Vtableidx4 = VL_RAND_RESET_I(4);
    __Vtable4_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__3__KET____DOT____Vcellout__vx_priority_encoder__index[0] = 0U;
    __Vtable4_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__3__KET____DOT____Vcellout__vx_priority_encoder__index[1] = 0U;
    __Vtable4_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__3__KET____DOT____Vcellout__vx_priority_encoder__index[2] = 1U;
    __Vtable4_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__3__KET____DOT____Vcellout__vx_priority_encoder__index[3] = 0U;
    __Vtable4_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__3__KET____DOT____Vcellout__vx_priority_encoder__index[4] = 2U;
    __Vtable4_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__3__KET____DOT____Vcellout__vx_priority_encoder__index[5] = 0U;
    __Vtable4_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__3__KET____DOT____Vcellout__vx_priority_encoder__index[6] = 1U;
    __Vtable4_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__3__KET____DOT____Vcellout__vx_priority_encoder__index[7] = 0U;
    __Vtable4_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__3__KET____DOT____Vcellout__vx_priority_encoder__index[8] = 3U;
    __Vtable4_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__3__KET____DOT____Vcellout__vx_priority_encoder__index[9] = 0U;
    __Vtable4_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__3__KET____DOT____Vcellout__vx_priority_encoder__index[10] = 1U;
    __Vtable4_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__3__KET____DOT____Vcellout__vx_priority_encoder__index[11] = 0U;
    __Vtable4_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__3__KET____DOT____Vcellout__vx_priority_encoder__index[12] = 2U;
    __Vtable4_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__3__KET____DOT____Vcellout__vx_priority_encoder__index[13] = 0U;
    __Vtable4_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__3__KET____DOT____Vcellout__vx_priority_encoder__index[14] = 1U;
    __Vtable4_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__3__KET____DOT____Vcellout__vx_priority_encoder__index[15] = 0U;
    __Vtable4_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__3__KET____DOT____Vcellout__vx_priority_encoder__found[0] = 0U;
    __Vtable4_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__3__KET____DOT____Vcellout__vx_priority_encoder__found[1] = 1U;
    __Vtable4_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__3__KET____DOT____Vcellout__vx_priority_encoder__found[2] = 1U;
    __Vtable4_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__3__KET____DOT____Vcellout__vx_priority_encoder__found[3] = 1U;
    __Vtable4_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__3__KET____DOT____Vcellout__vx_priority_encoder__found[4] = 1U;
    __Vtable4_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__3__KET____DOT____Vcellout__vx_priority_encoder__found[5] = 1U;
    __Vtable4_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__3__KET____DOT____Vcellout__vx_priority_encoder__found[6] = 1U;
    __Vtable4_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__3__KET____DOT____Vcellout__vx_priority_encoder__found[7] = 1U;
    __Vtable4_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__3__KET____DOT____Vcellout__vx_priority_encoder__found[8] = 1U;
    __Vtable4_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__3__KET____DOT____Vcellout__vx_priority_encoder__found[9] = 1U;
    __Vtable4_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__3__KET____DOT____Vcellout__vx_priority_encoder__found[10] = 1U;
    __Vtable4_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__3__KET____DOT____Vcellout__vx_priority_encoder__found[11] = 1U;
    __Vtable4_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__3__KET____DOT____Vcellout__vx_priority_encoder__found[12] = 1U;
    __Vtable4_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__3__KET____DOT____Vcellout__vx_priority_encoder__found[13] = 1U;
    __Vtable4_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__3__KET____DOT____Vcellout__vx_priority_encoder__found[14] = 1U;
    __Vtable4_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__3__KET____DOT____Vcellout__vx_priority_encoder__found[15] = 1U;
    __Vtable4___PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__3__KET____DOT__vx_priority_encoder__DOT__i[0] = 0xffffffffU;
    __Vtable4___PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__3__KET____DOT__vx_priority_encoder__DOT__i[1] = 0xffffffffU;
    __Vtable4___PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__3__KET____DOT__vx_priority_encoder__DOT__i[2] = 0xffffffffU;
    __Vtable4___PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__3__KET____DOT__vx_priority_encoder__DOT__i[3] = 0xffffffffU;
    __Vtable4___PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__3__KET____DOT__vx_priority_encoder__DOT__i[4] = 0xffffffffU;
    __Vtable4___PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__3__KET____DOT__vx_priority_encoder__DOT__i[5] = 0xffffffffU;
    __Vtable4___PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__3__KET____DOT__vx_priority_encoder__DOT__i[6] = 0xffffffffU;
    __Vtable4___PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__3__KET____DOT__vx_priority_encoder__DOT__i[7] = 0xffffffffU;
    __Vtable4___PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__3__KET____DOT__vx_priority_encoder__DOT__i[8] = 0xffffffffU;
    __Vtable4___PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__3__KET____DOT__vx_priority_encoder__DOT__i[9] = 0xffffffffU;
    __Vtable4___PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__3__KET____DOT__vx_priority_encoder__DOT__i[10] = 0xffffffffU;
    __Vtable4___PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__3__KET____DOT__vx_priority_encoder__DOT__i[11] = 0xffffffffU;
    __Vtable4___PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__3__KET____DOT__vx_priority_encoder__DOT__i[12] = 0xffffffffU;
    __Vtable4___PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__3__KET____DOT__vx_priority_encoder__DOT__i[13] = 0xffffffffU;
    __Vtable4___PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__3__KET____DOT__vx_priority_encoder__DOT__i[14] = 0xffffffffU;
    __Vtable4___PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__3__KET____DOT__vx_priority_encoder__DOT__i[15] = 0xffffffffU;
    __Vtableidx5 = VL_RAND_RESET_I(4);
    __Vtable5___PVT__dcache__DOT__miss_bank_index[0] = 0U;
    __Vtable5___PVT__dcache__DOT__miss_bank_index[1] = 0U;
    __Vtable5___PVT__dcache__DOT__miss_bank_index[2] = 1U;
    __Vtable5___PVT__dcache__DOT__miss_bank_index[3] = 0U;
    __Vtable5___PVT__dcache__DOT__miss_bank_index[4] = 2U;
    __Vtable5___PVT__dcache__DOT__miss_bank_index[5] = 0U;
    __Vtable5___PVT__dcache__DOT__miss_bank_index[6] = 1U;
    __Vtable5___PVT__dcache__DOT__miss_bank_index[7] = 0U;
    __Vtable5___PVT__dcache__DOT__miss_bank_index[8] = 3U;
    __Vtable5___PVT__dcache__DOT__miss_bank_index[9] = 0U;
    __Vtable5___PVT__dcache__DOT__miss_bank_index[10] = 1U;
    __Vtable5___PVT__dcache__DOT__miss_bank_index[11] = 0U;
    __Vtable5___PVT__dcache__DOT__miss_bank_index[12] = 2U;
    __Vtable5___PVT__dcache__DOT__miss_bank_index[13] = 0U;
    __Vtable5___PVT__dcache__DOT__miss_bank_index[14] = 1U;
    __Vtable5___PVT__dcache__DOT__miss_bank_index[15] = 0U;
    __Vtable5___PVT__dcache__DOT__miss_found[0] = 0U;
    __Vtable5___PVT__dcache__DOT__miss_found[1] = 1U;
    __Vtable5___PVT__dcache__DOT__miss_found[2] = 1U;
    __Vtable5___PVT__dcache__DOT__miss_found[3] = 1U;
    __Vtable5___PVT__dcache__DOT__miss_found[4] = 1U;
    __Vtable5___PVT__dcache__DOT__miss_found[5] = 1U;
    __Vtable5___PVT__dcache__DOT__miss_found[6] = 1U;
    __Vtable5___PVT__dcache__DOT__miss_found[7] = 1U;
    __Vtable5___PVT__dcache__DOT__miss_found[8] = 1U;
    __Vtable5___PVT__dcache__DOT__miss_found[9] = 1U;
    __Vtable5___PVT__dcache__DOT__miss_found[10] = 1U;
    __Vtable5___PVT__dcache__DOT__miss_found[11] = 1U;
    __Vtable5___PVT__dcache__DOT__miss_found[12] = 1U;
    __Vtable5___PVT__dcache__DOT__miss_found[13] = 1U;
    __Vtable5___PVT__dcache__DOT__miss_found[14] = 1U;
    __Vtable5___PVT__dcache__DOT__miss_found[15] = 1U;
    __Vtable5___PVT__dcache__DOT__get_miss_index__DOT__i[0] = 0xffffffffU;
    __Vtable5___PVT__dcache__DOT__get_miss_index__DOT__i[1] = 0xffffffffU;
    __Vtable5___PVT__dcache__DOT__get_miss_index__DOT__i[2] = 0xffffffffU;
    __Vtable5___PVT__dcache__DOT__get_miss_index__DOT__i[3] = 0xffffffffU;
    __Vtable5___PVT__dcache__DOT__get_miss_index__DOT__i[4] = 0xffffffffU;
    __Vtable5___PVT__dcache__DOT__get_miss_index__DOT__i[5] = 0xffffffffU;
    __Vtable5___PVT__dcache__DOT__get_miss_index__DOT__i[6] = 0xffffffffU;
    __Vtable5___PVT__dcache__DOT__get_miss_index__DOT__i[7] = 0xffffffffU;
    __Vtable5___PVT__dcache__DOT__get_miss_index__DOT__i[8] = 0xffffffffU;
    __Vtable5___PVT__dcache__DOT__get_miss_index__DOT__i[9] = 0xffffffffU;
    __Vtable5___PVT__dcache__DOT__get_miss_index__DOT__i[10] = 0xffffffffU;
    __Vtable5___PVT__dcache__DOT__get_miss_index__DOT__i[11] = 0xffffffffU;
    __Vtable5___PVT__dcache__DOT__get_miss_index__DOT__i[12] = 0xffffffffU;
    __Vtable5___PVT__dcache__DOT__get_miss_index__DOT__i[13] = 0xffffffffU;
    __Vtable5___PVT__dcache__DOT__get_miss_index__DOT__i[14] = 0xffffffffU;
    __Vtable5___PVT__dcache__DOT__get_miss_index__DOT__i[15] = 0xffffffffU;
    __Vtableidx6 = VL_RAND_RESET_I(4);
    __Vtable6_dcache__DOT__genblk1__BRA__0__KET____DOT____Vcellout__choose_thread__index[0] = 0U;
    __Vtable6_dcache__DOT__genblk1__BRA__0__KET____DOT____Vcellout__choose_thread__index[1] = 0U;
    __Vtable6_dcache__DOT__genblk1__BRA__0__KET____DOT____Vcellout__choose_thread__index[2] = 1U;
    __Vtable6_dcache__DOT__genblk1__BRA__0__KET____DOT____Vcellout__choose_thread__index[3] = 1U;
    __Vtable6_dcache__DOT__genblk1__BRA__0__KET____DOT____Vcellout__choose_thread__index[4] = 2U;
    __Vtable6_dcache__DOT__genblk1__BRA__0__KET____DOT____Vcellout__choose_thread__index[5] = 2U;
    __Vtable6_dcache__DOT__genblk1__BRA__0__KET____DOT____Vcellout__choose_thread__index[6] = 2U;
    __Vtable6_dcache__DOT__genblk1__BRA__0__KET____DOT____Vcellout__choose_thread__index[7] = 2U;
    __Vtable6_dcache__DOT__genblk1__BRA__0__KET____DOT____Vcellout__choose_thread__index[8] = 3U;
    __Vtable6_dcache__DOT__genblk1__BRA__0__KET____DOT____Vcellout__choose_thread__index[9] = 3U;
    __Vtable6_dcache__DOT__genblk1__BRA__0__KET____DOT____Vcellout__choose_thread__index[10] = 3U;
    __Vtable6_dcache__DOT__genblk1__BRA__0__KET____DOT____Vcellout__choose_thread__index[11] = 3U;
    __Vtable6_dcache__DOT__genblk1__BRA__0__KET____DOT____Vcellout__choose_thread__index[12] = 3U;
    __Vtable6_dcache__DOT__genblk1__BRA__0__KET____DOT____Vcellout__choose_thread__index[13] = 3U;
    __Vtable6_dcache__DOT__genblk1__BRA__0__KET____DOT____Vcellout__choose_thread__index[14] = 3U;
    __Vtable6_dcache__DOT__genblk1__BRA__0__KET____DOT____Vcellout__choose_thread__index[15] = 3U;
    __Vtable6_dcache__DOT__genblk1__BRA__0__KET____DOT____Vcellout__choose_thread__found[0] = 0U;
    __Vtable6_dcache__DOT__genblk1__BRA__0__KET____DOT____Vcellout__choose_thread__found[1] = 1U;
    __Vtable6_dcache__DOT__genblk1__BRA__0__KET____DOT____Vcellout__choose_thread__found[2] = 1U;
    __Vtable6_dcache__DOT__genblk1__BRA__0__KET____DOT____Vcellout__choose_thread__found[3] = 1U;
    __Vtable6_dcache__DOT__genblk1__BRA__0__KET____DOT____Vcellout__choose_thread__found[4] = 1U;
    __Vtable6_dcache__DOT__genblk1__BRA__0__KET____DOT____Vcellout__choose_thread__found[5] = 1U;
    __Vtable6_dcache__DOT__genblk1__BRA__0__KET____DOT____Vcellout__choose_thread__found[6] = 1U;
    __Vtable6_dcache__DOT__genblk1__BRA__0__KET____DOT____Vcellout__choose_thread__found[7] = 1U;
    __Vtable6_dcache__DOT__genblk1__BRA__0__KET____DOT____Vcellout__choose_thread__found[8] = 1U;
    __Vtable6_dcache__DOT__genblk1__BRA__0__KET____DOT____Vcellout__choose_thread__found[9] = 1U;
    __Vtable6_dcache__DOT__genblk1__BRA__0__KET____DOT____Vcellout__choose_thread__found[10] = 1U;
    __Vtable6_dcache__DOT__genblk1__BRA__0__KET____DOT____Vcellout__choose_thread__found[11] = 1U;
    __Vtable6_dcache__DOT__genblk1__BRA__0__KET____DOT____Vcellout__choose_thread__found[12] = 1U;
    __Vtable6_dcache__DOT__genblk1__BRA__0__KET____DOT____Vcellout__choose_thread__found[13] = 1U;
    __Vtable6_dcache__DOT__genblk1__BRA__0__KET____DOT____Vcellout__choose_thread__found[14] = 1U;
    __Vtable6_dcache__DOT__genblk1__BRA__0__KET____DOT____Vcellout__choose_thread__found[15] = 1U;
    __Vtable6___PVT__dcache__DOT__genblk1__BRA__0__KET____DOT__choose_thread__DOT__i[0] = 4U;
    __Vtable6___PVT__dcache__DOT__genblk1__BRA__0__KET____DOT__choose_thread__DOT__i[1] = 4U;
    __Vtable6___PVT__dcache__DOT__genblk1__BRA__0__KET____DOT__choose_thread__DOT__i[2] = 4U;
    __Vtable6___PVT__dcache__DOT__genblk1__BRA__0__KET____DOT__choose_thread__DOT__i[3] = 4U;
    __Vtable6___PVT__dcache__DOT__genblk1__BRA__0__KET____DOT__choose_thread__DOT__i[4] = 4U;
    __Vtable6___PVT__dcache__DOT__genblk1__BRA__0__KET____DOT__choose_thread__DOT__i[5] = 4U;
    __Vtable6___PVT__dcache__DOT__genblk1__BRA__0__KET____DOT__choose_thread__DOT__i[6] = 4U;
    __Vtable6___PVT__dcache__DOT__genblk1__BRA__0__KET____DOT__choose_thread__DOT__i[7] = 4U;
    __Vtable6___PVT__dcache__DOT__genblk1__BRA__0__KET____DOT__choose_thread__DOT__i[8] = 4U;
    __Vtable6___PVT__dcache__DOT__genblk1__BRA__0__KET____DOT__choose_thread__DOT__i[9] = 4U;
    __Vtable6___PVT__dcache__DOT__genblk1__BRA__0__KET____DOT__choose_thread__DOT__i[10] = 4U;
    __Vtable6___PVT__dcache__DOT__genblk1__BRA__0__KET____DOT__choose_thread__DOT__i[11] = 4U;
    __Vtable6___PVT__dcache__DOT__genblk1__BRA__0__KET____DOT__choose_thread__DOT__i[12] = 4U;
    __Vtable6___PVT__dcache__DOT__genblk1__BRA__0__KET____DOT__choose_thread__DOT__i[13] = 4U;
    __Vtable6___PVT__dcache__DOT__genblk1__BRA__0__KET____DOT__choose_thread__DOT__i[14] = 4U;
    __Vtable6___PVT__dcache__DOT__genblk1__BRA__0__KET____DOT__choose_thread__DOT__i[15] = 4U;
    __Vtableidx7 = VL_RAND_RESET_I(4);
    __Vtable7_dcache__DOT__genblk1__BRA__1__KET____DOT____Vcellout__choose_thread__index[0] = 0U;
    __Vtable7_dcache__DOT__genblk1__BRA__1__KET____DOT____Vcellout__choose_thread__index[1] = 0U;
    __Vtable7_dcache__DOT__genblk1__BRA__1__KET____DOT____Vcellout__choose_thread__index[2] = 1U;
    __Vtable7_dcache__DOT__genblk1__BRA__1__KET____DOT____Vcellout__choose_thread__index[3] = 1U;
    __Vtable7_dcache__DOT__genblk1__BRA__1__KET____DOT____Vcellout__choose_thread__index[4] = 2U;
    __Vtable7_dcache__DOT__genblk1__BRA__1__KET____DOT____Vcellout__choose_thread__index[5] = 2U;
    __Vtable7_dcache__DOT__genblk1__BRA__1__KET____DOT____Vcellout__choose_thread__index[6] = 2U;
    __Vtable7_dcache__DOT__genblk1__BRA__1__KET____DOT____Vcellout__choose_thread__index[7] = 2U;
    __Vtable7_dcache__DOT__genblk1__BRA__1__KET____DOT____Vcellout__choose_thread__index[8] = 3U;
    __Vtable7_dcache__DOT__genblk1__BRA__1__KET____DOT____Vcellout__choose_thread__index[9] = 3U;
    __Vtable7_dcache__DOT__genblk1__BRA__1__KET____DOT____Vcellout__choose_thread__index[10] = 3U;
    __Vtable7_dcache__DOT__genblk1__BRA__1__KET____DOT____Vcellout__choose_thread__index[11] = 3U;
    __Vtable7_dcache__DOT__genblk1__BRA__1__KET____DOT____Vcellout__choose_thread__index[12] = 3U;
    __Vtable7_dcache__DOT__genblk1__BRA__1__KET____DOT____Vcellout__choose_thread__index[13] = 3U;
    __Vtable7_dcache__DOT__genblk1__BRA__1__KET____DOT____Vcellout__choose_thread__index[14] = 3U;
    __Vtable7_dcache__DOT__genblk1__BRA__1__KET____DOT____Vcellout__choose_thread__index[15] = 3U;
    __Vtable7_dcache__DOT__genblk1__BRA__1__KET____DOT____Vcellout__choose_thread__found[0] = 0U;
    __Vtable7_dcache__DOT__genblk1__BRA__1__KET____DOT____Vcellout__choose_thread__found[1] = 1U;
    __Vtable7_dcache__DOT__genblk1__BRA__1__KET____DOT____Vcellout__choose_thread__found[2] = 1U;
    __Vtable7_dcache__DOT__genblk1__BRA__1__KET____DOT____Vcellout__choose_thread__found[3] = 1U;
    __Vtable7_dcache__DOT__genblk1__BRA__1__KET____DOT____Vcellout__choose_thread__found[4] = 1U;
    __Vtable7_dcache__DOT__genblk1__BRA__1__KET____DOT____Vcellout__choose_thread__found[5] = 1U;
    __Vtable7_dcache__DOT__genblk1__BRA__1__KET____DOT____Vcellout__choose_thread__found[6] = 1U;
    __Vtable7_dcache__DOT__genblk1__BRA__1__KET____DOT____Vcellout__choose_thread__found[7] = 1U;
    __Vtable7_dcache__DOT__genblk1__BRA__1__KET____DOT____Vcellout__choose_thread__found[8] = 1U;
    __Vtable7_dcache__DOT__genblk1__BRA__1__KET____DOT____Vcellout__choose_thread__found[9] = 1U;
    __Vtable7_dcache__DOT__genblk1__BRA__1__KET____DOT____Vcellout__choose_thread__found[10] = 1U;
    __Vtable7_dcache__DOT__genblk1__BRA__1__KET____DOT____Vcellout__choose_thread__found[11] = 1U;
    __Vtable7_dcache__DOT__genblk1__BRA__1__KET____DOT____Vcellout__choose_thread__found[12] = 1U;
    __Vtable7_dcache__DOT__genblk1__BRA__1__KET____DOT____Vcellout__choose_thread__found[13] = 1U;
    __Vtable7_dcache__DOT__genblk1__BRA__1__KET____DOT____Vcellout__choose_thread__found[14] = 1U;
    __Vtable7_dcache__DOT__genblk1__BRA__1__KET____DOT____Vcellout__choose_thread__found[15] = 1U;
    __Vtable7___PVT__dcache__DOT__genblk1__BRA__1__KET____DOT__choose_thread__DOT__i[0] = 4U;
    __Vtable7___PVT__dcache__DOT__genblk1__BRA__1__KET____DOT__choose_thread__DOT__i[1] = 4U;
    __Vtable7___PVT__dcache__DOT__genblk1__BRA__1__KET____DOT__choose_thread__DOT__i[2] = 4U;
    __Vtable7___PVT__dcache__DOT__genblk1__BRA__1__KET____DOT__choose_thread__DOT__i[3] = 4U;
    __Vtable7___PVT__dcache__DOT__genblk1__BRA__1__KET____DOT__choose_thread__DOT__i[4] = 4U;
    __Vtable7___PVT__dcache__DOT__genblk1__BRA__1__KET____DOT__choose_thread__DOT__i[5] = 4U;
    __Vtable7___PVT__dcache__DOT__genblk1__BRA__1__KET____DOT__choose_thread__DOT__i[6] = 4U;
    __Vtable7___PVT__dcache__DOT__genblk1__BRA__1__KET____DOT__choose_thread__DOT__i[7] = 4U;
    __Vtable7___PVT__dcache__DOT__genblk1__BRA__1__KET____DOT__choose_thread__DOT__i[8] = 4U;
    __Vtable7___PVT__dcache__DOT__genblk1__BRA__1__KET____DOT__choose_thread__DOT__i[9] = 4U;
    __Vtable7___PVT__dcache__DOT__genblk1__BRA__1__KET____DOT__choose_thread__DOT__i[10] = 4U;
    __Vtable7___PVT__dcache__DOT__genblk1__BRA__1__KET____DOT__choose_thread__DOT__i[11] = 4U;
    __Vtable7___PVT__dcache__DOT__genblk1__BRA__1__KET____DOT__choose_thread__DOT__i[12] = 4U;
    __Vtable7___PVT__dcache__DOT__genblk1__BRA__1__KET____DOT__choose_thread__DOT__i[13] = 4U;
    __Vtable7___PVT__dcache__DOT__genblk1__BRA__1__KET____DOT__choose_thread__DOT__i[14] = 4U;
    __Vtable7___PVT__dcache__DOT__genblk1__BRA__1__KET____DOT__choose_thread__DOT__i[15] = 4U;
    __Vtableidx8 = VL_RAND_RESET_I(4);
    __Vtable8_dcache__DOT__genblk1__BRA__2__KET____DOT____Vcellout__choose_thread__index[0] = 0U;
    __Vtable8_dcache__DOT__genblk1__BRA__2__KET____DOT____Vcellout__choose_thread__index[1] = 0U;
    __Vtable8_dcache__DOT__genblk1__BRA__2__KET____DOT____Vcellout__choose_thread__index[2] = 1U;
    __Vtable8_dcache__DOT__genblk1__BRA__2__KET____DOT____Vcellout__choose_thread__index[3] = 1U;
    __Vtable8_dcache__DOT__genblk1__BRA__2__KET____DOT____Vcellout__choose_thread__index[4] = 2U;
    __Vtable8_dcache__DOT__genblk1__BRA__2__KET____DOT____Vcellout__choose_thread__index[5] = 2U;
    __Vtable8_dcache__DOT__genblk1__BRA__2__KET____DOT____Vcellout__choose_thread__index[6] = 2U;
    __Vtable8_dcache__DOT__genblk1__BRA__2__KET____DOT____Vcellout__choose_thread__index[7] = 2U;
    __Vtable8_dcache__DOT__genblk1__BRA__2__KET____DOT____Vcellout__choose_thread__index[8] = 3U;
    __Vtable8_dcache__DOT__genblk1__BRA__2__KET____DOT____Vcellout__choose_thread__index[9] = 3U;
    __Vtable8_dcache__DOT__genblk1__BRA__2__KET____DOT____Vcellout__choose_thread__index[10] = 3U;
    __Vtable8_dcache__DOT__genblk1__BRA__2__KET____DOT____Vcellout__choose_thread__index[11] = 3U;
    __Vtable8_dcache__DOT__genblk1__BRA__2__KET____DOT____Vcellout__choose_thread__index[12] = 3U;
    __Vtable8_dcache__DOT__genblk1__BRA__2__KET____DOT____Vcellout__choose_thread__index[13] = 3U;
    __Vtable8_dcache__DOT__genblk1__BRA__2__KET____DOT____Vcellout__choose_thread__index[14] = 3U;
    __Vtable8_dcache__DOT__genblk1__BRA__2__KET____DOT____Vcellout__choose_thread__index[15] = 3U;
    __Vtable8_dcache__DOT__genblk1__BRA__2__KET____DOT____Vcellout__choose_thread__found[0] = 0U;
    __Vtable8_dcache__DOT__genblk1__BRA__2__KET____DOT____Vcellout__choose_thread__found[1] = 1U;
    __Vtable8_dcache__DOT__genblk1__BRA__2__KET____DOT____Vcellout__choose_thread__found[2] = 1U;
    __Vtable8_dcache__DOT__genblk1__BRA__2__KET____DOT____Vcellout__choose_thread__found[3] = 1U;
    __Vtable8_dcache__DOT__genblk1__BRA__2__KET____DOT____Vcellout__choose_thread__found[4] = 1U;
    __Vtable8_dcache__DOT__genblk1__BRA__2__KET____DOT____Vcellout__choose_thread__found[5] = 1U;
    __Vtable8_dcache__DOT__genblk1__BRA__2__KET____DOT____Vcellout__choose_thread__found[6] = 1U;
    __Vtable8_dcache__DOT__genblk1__BRA__2__KET____DOT____Vcellout__choose_thread__found[7] = 1U;
    __Vtable8_dcache__DOT__genblk1__BRA__2__KET____DOT____Vcellout__choose_thread__found[8] = 1U;
    __Vtable8_dcache__DOT__genblk1__BRA__2__KET____DOT____Vcellout__choose_thread__found[9] = 1U;
    __Vtable8_dcache__DOT__genblk1__BRA__2__KET____DOT____Vcellout__choose_thread__found[10] = 1U;
    __Vtable8_dcache__DOT__genblk1__BRA__2__KET____DOT____Vcellout__choose_thread__found[11] = 1U;
    __Vtable8_dcache__DOT__genblk1__BRA__2__KET____DOT____Vcellout__choose_thread__found[12] = 1U;
    __Vtable8_dcache__DOT__genblk1__BRA__2__KET____DOT____Vcellout__choose_thread__found[13] = 1U;
    __Vtable8_dcache__DOT__genblk1__BRA__2__KET____DOT____Vcellout__choose_thread__found[14] = 1U;
    __Vtable8_dcache__DOT__genblk1__BRA__2__KET____DOT____Vcellout__choose_thread__found[15] = 1U;
    __Vtable8___PVT__dcache__DOT__genblk1__BRA__2__KET____DOT__choose_thread__DOT__i[0] = 4U;
    __Vtable8___PVT__dcache__DOT__genblk1__BRA__2__KET____DOT__choose_thread__DOT__i[1] = 4U;
    __Vtable8___PVT__dcache__DOT__genblk1__BRA__2__KET____DOT__choose_thread__DOT__i[2] = 4U;
    __Vtable8___PVT__dcache__DOT__genblk1__BRA__2__KET____DOT__choose_thread__DOT__i[3] = 4U;
    __Vtable8___PVT__dcache__DOT__genblk1__BRA__2__KET____DOT__choose_thread__DOT__i[4] = 4U;
    __Vtable8___PVT__dcache__DOT__genblk1__BRA__2__KET____DOT__choose_thread__DOT__i[5] = 4U;
    __Vtable8___PVT__dcache__DOT__genblk1__BRA__2__KET____DOT__choose_thread__DOT__i[6] = 4U;
    __Vtable8___PVT__dcache__DOT__genblk1__BRA__2__KET____DOT__choose_thread__DOT__i[7] = 4U;
    __Vtable8___PVT__dcache__DOT__genblk1__BRA__2__KET____DOT__choose_thread__DOT__i[8] = 4U;
    __Vtable8___PVT__dcache__DOT__genblk1__BRA__2__KET____DOT__choose_thread__DOT__i[9] = 4U;
    __Vtable8___PVT__dcache__DOT__genblk1__BRA__2__KET____DOT__choose_thread__DOT__i[10] = 4U;
    __Vtable8___PVT__dcache__DOT__genblk1__BRA__2__KET____DOT__choose_thread__DOT__i[11] = 4U;
    __Vtable8___PVT__dcache__DOT__genblk1__BRA__2__KET____DOT__choose_thread__DOT__i[12] = 4U;
    __Vtable8___PVT__dcache__DOT__genblk1__BRA__2__KET____DOT__choose_thread__DOT__i[13] = 4U;
    __Vtable8___PVT__dcache__DOT__genblk1__BRA__2__KET____DOT__choose_thread__DOT__i[14] = 4U;
    __Vtable8___PVT__dcache__DOT__genblk1__BRA__2__KET____DOT__choose_thread__DOT__i[15] = 4U;
    __Vtableidx9 = VL_RAND_RESET_I(4);
    __Vtable9_dcache__DOT__genblk1__BRA__3__KET____DOT____Vcellout__choose_thread__index[0] = 0U;
    __Vtable9_dcache__DOT__genblk1__BRA__3__KET____DOT____Vcellout__choose_thread__index[1] = 0U;
    __Vtable9_dcache__DOT__genblk1__BRA__3__KET____DOT____Vcellout__choose_thread__index[2] = 1U;
    __Vtable9_dcache__DOT__genblk1__BRA__3__KET____DOT____Vcellout__choose_thread__index[3] = 1U;
    __Vtable9_dcache__DOT__genblk1__BRA__3__KET____DOT____Vcellout__choose_thread__index[4] = 2U;
    __Vtable9_dcache__DOT__genblk1__BRA__3__KET____DOT____Vcellout__choose_thread__index[5] = 2U;
    __Vtable9_dcache__DOT__genblk1__BRA__3__KET____DOT____Vcellout__choose_thread__index[6] = 2U;
    __Vtable9_dcache__DOT__genblk1__BRA__3__KET____DOT____Vcellout__choose_thread__index[7] = 2U;
    __Vtable9_dcache__DOT__genblk1__BRA__3__KET____DOT____Vcellout__choose_thread__index[8] = 3U;
    __Vtable9_dcache__DOT__genblk1__BRA__3__KET____DOT____Vcellout__choose_thread__index[9] = 3U;
    __Vtable9_dcache__DOT__genblk1__BRA__3__KET____DOT____Vcellout__choose_thread__index[10] = 3U;
    __Vtable9_dcache__DOT__genblk1__BRA__3__KET____DOT____Vcellout__choose_thread__index[11] = 3U;
    __Vtable9_dcache__DOT__genblk1__BRA__3__KET____DOT____Vcellout__choose_thread__index[12] = 3U;
    __Vtable9_dcache__DOT__genblk1__BRA__3__KET____DOT____Vcellout__choose_thread__index[13] = 3U;
    __Vtable9_dcache__DOT__genblk1__BRA__3__KET____DOT____Vcellout__choose_thread__index[14] = 3U;
    __Vtable9_dcache__DOT__genblk1__BRA__3__KET____DOT____Vcellout__choose_thread__index[15] = 3U;
    __Vtable9_dcache__DOT__genblk1__BRA__3__KET____DOT____Vcellout__choose_thread__found[0] = 0U;
    __Vtable9_dcache__DOT__genblk1__BRA__3__KET____DOT____Vcellout__choose_thread__found[1] = 1U;
    __Vtable9_dcache__DOT__genblk1__BRA__3__KET____DOT____Vcellout__choose_thread__found[2] = 1U;
    __Vtable9_dcache__DOT__genblk1__BRA__3__KET____DOT____Vcellout__choose_thread__found[3] = 1U;
    __Vtable9_dcache__DOT__genblk1__BRA__3__KET____DOT____Vcellout__choose_thread__found[4] = 1U;
    __Vtable9_dcache__DOT__genblk1__BRA__3__KET____DOT____Vcellout__choose_thread__found[5] = 1U;
    __Vtable9_dcache__DOT__genblk1__BRA__3__KET____DOT____Vcellout__choose_thread__found[6] = 1U;
    __Vtable9_dcache__DOT__genblk1__BRA__3__KET____DOT____Vcellout__choose_thread__found[7] = 1U;
    __Vtable9_dcache__DOT__genblk1__BRA__3__KET____DOT____Vcellout__choose_thread__found[8] = 1U;
    __Vtable9_dcache__DOT__genblk1__BRA__3__KET____DOT____Vcellout__choose_thread__found[9] = 1U;
    __Vtable9_dcache__DOT__genblk1__BRA__3__KET____DOT____Vcellout__choose_thread__found[10] = 1U;
    __Vtable9_dcache__DOT__genblk1__BRA__3__KET____DOT____Vcellout__choose_thread__found[11] = 1U;
    __Vtable9_dcache__DOT__genblk1__BRA__3__KET____DOT____Vcellout__choose_thread__found[12] = 1U;
    __Vtable9_dcache__DOT__genblk1__BRA__3__KET____DOT____Vcellout__choose_thread__found[13] = 1U;
    __Vtable9_dcache__DOT__genblk1__BRA__3__KET____DOT____Vcellout__choose_thread__found[14] = 1U;
    __Vtable9_dcache__DOT__genblk1__BRA__3__KET____DOT____Vcellout__choose_thread__found[15] = 1U;
    __Vtable9___PVT__dcache__DOT__genblk1__BRA__3__KET____DOT__choose_thread__DOT__i[0] = 4U;
    __Vtable9___PVT__dcache__DOT__genblk1__BRA__3__KET____DOT__choose_thread__DOT__i[1] = 4U;
    __Vtable9___PVT__dcache__DOT__genblk1__BRA__3__KET____DOT__choose_thread__DOT__i[2] = 4U;
    __Vtable9___PVT__dcache__DOT__genblk1__BRA__3__KET____DOT__choose_thread__DOT__i[3] = 4U;
    __Vtable9___PVT__dcache__DOT__genblk1__BRA__3__KET____DOT__choose_thread__DOT__i[4] = 4U;
    __Vtable9___PVT__dcache__DOT__genblk1__BRA__3__KET____DOT__choose_thread__DOT__i[5] = 4U;
    __Vtable9___PVT__dcache__DOT__genblk1__BRA__3__KET____DOT__choose_thread__DOT__i[6] = 4U;
    __Vtable9___PVT__dcache__DOT__genblk1__BRA__3__KET____DOT__choose_thread__DOT__i[7] = 4U;
    __Vtable9___PVT__dcache__DOT__genblk1__BRA__3__KET____DOT__choose_thread__DOT__i[8] = 4U;
    __Vtable9___PVT__dcache__DOT__genblk1__BRA__3__KET____DOT__choose_thread__DOT__i[9] = 4U;
    __Vtable9___PVT__dcache__DOT__genblk1__BRA__3__KET____DOT__choose_thread__DOT__i[10] = 4U;
    __Vtable9___PVT__dcache__DOT__genblk1__BRA__3__KET____DOT__choose_thread__DOT__i[11] = 4U;
    __Vtable9___PVT__dcache__DOT__genblk1__BRA__3__KET____DOT__choose_thread__DOT__i[12] = 4U;
    __Vtable9___PVT__dcache__DOT__genblk1__BRA__3__KET____DOT__choose_thread__DOT__i[13] = 4U;
    __Vtable9___PVT__dcache__DOT__genblk1__BRA__3__KET____DOT__choose_thread__DOT__i[14] = 4U;
    __Vtable9___PVT__dcache__DOT__genblk1__BRA__3__KET____DOT__choose_thread__DOT__i[15] = 4U;
    __Vdly__dcache__DOT__state = VL_RAND_RESET_I(4);
    __Vdly__dcache__DOT__global_way_to_evict = VL_RAND_RESET_I(1);
    __Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v0 = VL_RAND_RESET_I(1);
    __Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty__v32 = VL_RAND_RESET_I(1);
    __Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty__v32 = VL_RAND_RESET_I(1);
    __Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag__v32 = VL_RAND_RESET_I(21);
    __Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag__v32 = VL_RAND_RESET_I(1);
    __Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid__v32 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v32 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v32 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v32 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v33 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v33 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v33 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v34 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v34 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v34 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v35 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v35 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v35 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v36 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v36 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v36 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v37 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v37 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v37 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v38 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v38 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v38 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v39 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v39 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v39 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v40 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v40 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v40 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v41 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v41 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v41 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v42 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v42 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v42 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v43 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v43 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v43 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v44 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v44 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v44 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v45 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v45 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v45 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v46 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v46 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v46 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v47 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v47 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v47 = VL_RAND_RESET_I(1);
    __Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v0 = VL_RAND_RESET_I(1);
    __Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty__v32 = VL_RAND_RESET_I(1);
    __Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty__v32 = VL_RAND_RESET_I(1);
    __Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag__v32 = VL_RAND_RESET_I(21);
    __Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag__v32 = VL_RAND_RESET_I(1);
    __Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid__v32 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v32 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v32 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v32 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v33 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v33 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v33 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v34 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v34 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v34 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v35 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v35 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v35 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v36 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v36 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v36 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v37 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v37 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v37 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v38 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v38 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v38 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v39 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v39 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v39 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v40 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v40 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v40 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v41 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v41 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v41 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v42 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v42 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v42 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v43 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v43 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v43 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v44 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v44 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v44 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v45 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v45 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v45 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v46 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v46 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v46 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v47 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v47 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v47 = VL_RAND_RESET_I(1);
    __Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v0 = VL_RAND_RESET_I(1);
    __Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty__v32 = VL_RAND_RESET_I(1);
    __Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty__v32 = VL_RAND_RESET_I(1);
    __Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag__v32 = VL_RAND_RESET_I(21);
    __Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag__v32 = VL_RAND_RESET_I(1);
    __Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid__v32 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v32 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v32 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v32 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v33 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v33 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v33 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v34 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v34 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v34 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v35 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v35 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v35 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v36 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v36 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v36 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v37 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v37 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v37 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v38 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v38 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v38 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v39 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v39 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v39 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v40 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v40 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v40 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v41 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v41 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v41 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v42 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v42 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v42 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v43 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v43 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v43 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v44 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v44 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v44 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v45 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v45 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v45 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v46 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v46 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v46 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v47 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v47 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v47 = VL_RAND_RESET_I(1);
    __Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v0 = VL_RAND_RESET_I(1);
    __Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty__v32 = VL_RAND_RESET_I(1);
    __Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty__v32 = VL_RAND_RESET_I(1);
    __Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag__v32 = VL_RAND_RESET_I(21);
    __Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag__v32 = VL_RAND_RESET_I(1);
    __Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid__v32 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v32 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v32 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v32 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v33 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v33 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v33 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v34 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v34 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v34 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v35 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v35 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v35 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v36 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v36 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v36 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v37 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v37 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v37 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v38 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v38 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v38 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v39 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v39 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v39 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v40 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v40 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v40 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v41 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v41 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v41 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v42 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v42 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v42 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v43 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v43 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v43 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v44 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v44 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v44 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v45 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v45 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v45 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v46 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v46 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v46 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v47 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v47 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v47 = VL_RAND_RESET_I(1);
    __Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v0 = VL_RAND_RESET_I(1);
    __Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty__v32 = VL_RAND_RESET_I(1);
    __Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty__v32 = VL_RAND_RESET_I(1);
    __Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag__v32 = VL_RAND_RESET_I(21);
    __Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag__v32 = VL_RAND_RESET_I(1);
    __Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid__v32 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v32 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v32 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v32 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v33 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v33 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v33 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v34 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v34 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v34 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v35 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v35 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v35 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v36 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v36 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v36 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v37 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v37 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v37 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v38 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v38 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v38 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v39 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v39 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v39 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v40 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v40 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v40 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v41 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v41 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v41 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v42 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v42 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v42 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v43 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v43 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v43 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v44 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v44 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v44 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v45 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v45 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v45 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v46 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v46 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v46 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v47 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v47 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v47 = VL_RAND_RESET_I(1);
    __Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v0 = VL_RAND_RESET_I(1);
    __Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty__v32 = VL_RAND_RESET_I(1);
    __Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty__v32 = VL_RAND_RESET_I(1);
    __Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag__v32 = VL_RAND_RESET_I(21);
    __Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag__v32 = VL_RAND_RESET_I(1);
    __Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid__v32 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v32 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v32 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v32 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v33 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v33 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v33 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v34 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v34 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v34 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v35 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v35 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v35 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v36 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v36 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v36 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v37 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v37 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v37 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v38 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v38 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v38 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v39 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v39 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v39 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v40 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v40 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v40 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v41 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v41 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v41 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v42 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v42 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v42 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v43 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v43 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v43 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v44 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v44 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v44 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v45 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v45 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v45 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v46 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v46 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v46 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v47 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v47 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v47 = VL_RAND_RESET_I(1);
    __Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v0 = VL_RAND_RESET_I(1);
    __Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty__v32 = VL_RAND_RESET_I(1);
    __Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty__v32 = VL_RAND_RESET_I(1);
    __Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag__v32 = VL_RAND_RESET_I(21);
    __Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag__v32 = VL_RAND_RESET_I(1);
    __Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid__v32 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v32 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v32 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v32 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v33 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v33 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v33 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v34 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v34 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v34 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v35 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v35 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v35 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v36 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v36 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v36 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v37 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v37 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v37 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v38 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v38 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v38 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v39 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v39 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v39 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v40 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v40 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v40 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v41 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v41 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v41 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v42 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v42 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v42 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v43 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v43 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v43 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v44 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v44 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v44 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v45 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v45 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v45 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v46 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v46 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v46 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v47 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v47 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v47 = VL_RAND_RESET_I(1);
    __Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v0 = VL_RAND_RESET_I(1);
    __Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty__v32 = VL_RAND_RESET_I(1);
    __Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty__v32 = VL_RAND_RESET_I(1);
    __Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag__v32 = VL_RAND_RESET_I(21);
    __Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag__v32 = VL_RAND_RESET_I(1);
    __Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid__v32 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v32 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v32 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v32 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v33 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v33 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v33 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v34 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v34 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v34 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v35 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v35 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v35 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v36 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v36 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v36 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v37 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v37 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v37 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v38 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v38 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v38 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v39 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v39 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v39 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v40 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v40 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v40 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v41 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v41 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v41 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v42 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v42 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v42 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v43 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v43 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v43 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v44 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v44 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v44 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v45 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v45 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v45 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v46 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v46 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v46 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v47 = VL_RAND_RESET_I(7);
    __Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v47 = VL_RAND_RESET_I(8);
    __Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v47 = VL_RAND_RESET_I(1);
    __Vdly__icache__DOT__state = VL_RAND_RESET_I(4);
    __Vdly__icache__DOT__global_way_to_evict = VL_RAND_RESET_I(1);
    __Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v0 = VL_RAND_RESET_I(1);
    __Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty__v32 = VL_RAND_RESET_I(1);
    __Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty__v32 = VL_RAND_RESET_I(1);
    __Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag__v32 = VL_RAND_RESET_I(23);
    __Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag__v32 = VL_RAND_RESET_I(1);
    __Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid__v32 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v32 = VL_RAND_RESET_I(7);
    __Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v32 = VL_RAND_RESET_I(8);
    __Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v32 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v33 = VL_RAND_RESET_I(7);
    __Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v33 = VL_RAND_RESET_I(8);
    __Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v33 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v34 = VL_RAND_RESET_I(7);
    __Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v34 = VL_RAND_RESET_I(8);
    __Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v34 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v35 = VL_RAND_RESET_I(7);
    __Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v35 = VL_RAND_RESET_I(8);
    __Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v35 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v36 = VL_RAND_RESET_I(7);
    __Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v36 = VL_RAND_RESET_I(8);
    __Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v36 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v37 = VL_RAND_RESET_I(7);
    __Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v37 = VL_RAND_RESET_I(8);
    __Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v37 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v38 = VL_RAND_RESET_I(7);
    __Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v38 = VL_RAND_RESET_I(8);
    __Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v38 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v39 = VL_RAND_RESET_I(7);
    __Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v39 = VL_RAND_RESET_I(8);
    __Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v39 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v40 = VL_RAND_RESET_I(7);
    __Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v40 = VL_RAND_RESET_I(8);
    __Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v40 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v41 = VL_RAND_RESET_I(7);
    __Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v41 = VL_RAND_RESET_I(8);
    __Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v41 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v42 = VL_RAND_RESET_I(7);
    __Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v42 = VL_RAND_RESET_I(8);
    __Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v42 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v43 = VL_RAND_RESET_I(7);
    __Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v43 = VL_RAND_RESET_I(8);
    __Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v43 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v44 = VL_RAND_RESET_I(7);
    __Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v44 = VL_RAND_RESET_I(8);
    __Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v44 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v45 = VL_RAND_RESET_I(7);
    __Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v45 = VL_RAND_RESET_I(8);
    __Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v45 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v46 = VL_RAND_RESET_I(7);
    __Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v46 = VL_RAND_RESET_I(8);
    __Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v46 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v47 = VL_RAND_RESET_I(7);
    __Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v47 = VL_RAND_RESET_I(8);
    __Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v47 = VL_RAND_RESET_I(1);
    __Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v0 = VL_RAND_RESET_I(1);
    __Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty__v32 = VL_RAND_RESET_I(1);
    __Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty__v32 = VL_RAND_RESET_I(1);
    __Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag__v32 = VL_RAND_RESET_I(23);
    __Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag__v32 = VL_RAND_RESET_I(1);
    __Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid__v32 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v32 = VL_RAND_RESET_I(7);
    __Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v32 = VL_RAND_RESET_I(8);
    __Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v32 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v33 = VL_RAND_RESET_I(7);
    __Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v33 = VL_RAND_RESET_I(8);
    __Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v33 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v34 = VL_RAND_RESET_I(7);
    __Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v34 = VL_RAND_RESET_I(8);
    __Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v34 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v35 = VL_RAND_RESET_I(7);
    __Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v35 = VL_RAND_RESET_I(8);
    __Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v35 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v36 = VL_RAND_RESET_I(7);
    __Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v36 = VL_RAND_RESET_I(8);
    __Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v36 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v37 = VL_RAND_RESET_I(7);
    __Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v37 = VL_RAND_RESET_I(8);
    __Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v37 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v38 = VL_RAND_RESET_I(7);
    __Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v38 = VL_RAND_RESET_I(8);
    __Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v38 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v39 = VL_RAND_RESET_I(7);
    __Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v39 = VL_RAND_RESET_I(8);
    __Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v39 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v40 = VL_RAND_RESET_I(7);
    __Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v40 = VL_RAND_RESET_I(8);
    __Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v40 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v41 = VL_RAND_RESET_I(7);
    __Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v41 = VL_RAND_RESET_I(8);
    __Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v41 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v42 = VL_RAND_RESET_I(7);
    __Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v42 = VL_RAND_RESET_I(8);
    __Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v42 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v43 = VL_RAND_RESET_I(7);
    __Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v43 = VL_RAND_RESET_I(8);
    __Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v43 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v44 = VL_RAND_RESET_I(7);
    __Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v44 = VL_RAND_RESET_I(8);
    __Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v44 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v45 = VL_RAND_RESET_I(7);
    __Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v45 = VL_RAND_RESET_I(8);
    __Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v45 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v46 = VL_RAND_RESET_I(7);
    __Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v46 = VL_RAND_RESET_I(8);
    __Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v46 = VL_RAND_RESET_I(1);
    __Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v47 = VL_RAND_RESET_I(7);
    __Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v47 = VL_RAND_RESET_I(8);
    __Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v47 = VL_RAND_RESET_I(1);
}

void Vcache_simX_VX_dmem_controller__V0_VB1000::__Vconfigure(Vcache_simX__Syms* vlSymsp, bool first) {
    if (0 && first) {}  // Prevent unused
    this->__VlSymsp = vlSymsp;
}

Vcache_simX_VX_dmem_controller__V0_VB1000::~Vcache_simX_VX_dmem_controller__V0_VB1000() {
}

//--------------------
// Internal Methods

VL_INLINE_OPT void Vcache_simX_VX_dmem_controller__V0_VB1000::_combo__TOP__v__dmem_controller__1(Vcache_simX__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_PRINTF("        Vcache_simX_VX_dmem_controller__V0_VB1000::_combo__TOP__v__dmem_controller__1\n"); );
    Vcache_simX* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlSymsp->TOP__v__dmem_controller.__PVT__icache_driver_in_mem_read 
	= ((IData)(vlTOPp->in_icache_valid_pc_addr)
	    ? ((IData)(vlTOPp->in_icache_valid_pc_addr)
	        ? 2U : 7U) : 7U);
}

VL_INLINE_OPT void Vcache_simX_VX_dmem_controller__V0_VB1000::_sequent__TOP__v__dmem_controller__3(Vcache_simX__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_PRINTF("        Vcache_simX_VX_dmem_controller__V0_VB1000::_sequent__TOP__v__dmem_controller__3\n"); );
    Vcache_simX* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty__v32 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty__v32 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag__v32 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag__v32 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid__v32 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid__v32 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdly__icache__DOT__global_way_to_evict 
	= vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__global_way_to_evict;
    vlSymsp->TOP__v__dmem_controller.__Vdly__icache__DOT__state 
	= vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__state;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v32 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v33 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v34 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v35 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v36 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v37 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v38 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v39 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v40 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v41 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v42 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v43 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v44 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v45 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v46 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v47 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v0 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v32 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v33 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v34 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v35 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v36 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v37 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v38 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v39 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v40 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v41 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v42 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v43 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v44 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v45 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v46 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v47 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v0 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty__v32 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty__v32 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty__v32 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty__v32 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty__v32 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty__v32 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty__v32 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty__v32 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid__v32 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid__v32 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid__v32 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid__v32 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid__v32 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid__v32 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid__v32 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid__v32 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag__v32 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag__v32 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag__v32 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag__v32 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag__v32 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag__v32 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag__v32 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag__v32 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v32 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v33 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v34 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v35 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v36 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v37 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v38 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v39 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v40 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v41 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v42 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v43 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v44 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v45 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v46 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v47 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v0 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v32 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v33 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v34 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v35 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v36 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v37 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v38 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v39 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v40 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v41 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v42 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v43 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v44 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v45 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v46 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v47 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v0 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v32 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v33 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v34 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v35 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v36 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v37 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v38 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v39 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v40 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v41 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v42 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v43 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v44 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v45 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v46 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v47 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v0 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v32 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v33 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v34 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v35 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v36 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v37 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v38 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v39 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v40 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v41 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v42 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v43 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v44 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v45 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v46 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v47 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v0 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v32 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v33 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v34 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v35 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v36 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v37 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v38 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v39 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v40 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v41 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v42 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v43 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v44 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v45 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v46 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v47 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v0 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v32 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v33 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v34 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v35 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v36 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v37 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v38 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v39 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v40 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v41 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v42 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v43 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v44 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v45 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v46 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v47 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v0 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v32 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v33 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v34 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v35 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v36 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v37 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v38 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v39 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v40 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v41 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v42 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v43 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v44 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v45 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v46 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v47 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v0 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v32 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v33 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v34 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v35 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v36 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v37 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v38 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v39 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v40 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v41 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v42 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v43 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v44 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v45 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v46 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v47 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v0 = 0U;
    vlSymsp->TOP__v__dmem_controller.__Vdly__dcache__DOT__global_way_to_evict 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__global_way_to_evict;
    vlSymsp->TOP__v__dmem_controller.__Vdly__dcache__DOT__state 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__state;
    // ALWAYS at ../rtl/shared_memory/VX_shared_memory_block.v:36
    if (vlTOPp->reset) {
	vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__0__KET____DOT__vx_shared_memory_block__DOT__curr_ind = 0U;
	while (VL_GTS_III(1,32,32, 0x80U, vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__0__KET____DOT__vx_shared_memory_block__DOT__curr_ind)) {
	    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__0__KET____DOT__vx_shared_memory_block__DOT__shared_memory[(0x7fU 
										& vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__0__KET____DOT__vx_shared_memory_block__DOT__curr_ind)][0U] = 0U;
	    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__0__KET____DOT__vx_shared_memory_block__DOT__shared_memory[(0x7fU 
										& vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__0__KET____DOT__vx_shared_memory_block__DOT__curr_ind)][1U] = 0U;
	    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__0__KET____DOT__vx_shared_memory_block__DOT__shared_memory[(0x7fU 
										& vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__0__KET____DOT__vx_shared_memory_block__DOT__curr_ind)][2U] = 0U;
	    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__0__KET____DOT__vx_shared_memory_block__DOT__shared_memory[(0x7fU 
										& vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__0__KET____DOT__vx_shared_memory_block__DOT__curr_ind)][3U] = 0U;
	    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__0__KET____DOT__vx_shared_memory_block__DOT__curr_ind 
		= ((IData)(1U) + vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__0__KET____DOT__vx_shared_memory_block__DOT__curr_ind);
	}
    } else {
	if (vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__0__KET____DOT__shm_write) {
	    VL_ASSIGNSEL_WIII(32,(0x60U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_we) 
					   << 5U)), 
			      vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__0__KET____DOT__vx_shared_memory_block__DOT__shared_memory
			      [(0x7fU & vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_addr)], 
			      vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_wdata[
			      (3U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_we))]);
	}
    }
    // ALWAYS at ../rtl/shared_memory/VX_shared_memory_block.v:36
    if (vlTOPp->reset) {
	vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__1__KET____DOT__vx_shared_memory_block__DOT__curr_ind = 0U;
	while (VL_GTS_III(1,32,32, 0x80U, vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__1__KET____DOT__vx_shared_memory_block__DOT__curr_ind)) {
	    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__1__KET____DOT__vx_shared_memory_block__DOT__shared_memory[(0x7fU 
										& vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__1__KET____DOT__vx_shared_memory_block__DOT__curr_ind)][0U] = 0U;
	    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__1__KET____DOT__vx_shared_memory_block__DOT__shared_memory[(0x7fU 
										& vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__1__KET____DOT__vx_shared_memory_block__DOT__curr_ind)][1U] = 0U;
	    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__1__KET____DOT__vx_shared_memory_block__DOT__shared_memory[(0x7fU 
										& vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__1__KET____DOT__vx_shared_memory_block__DOT__curr_ind)][2U] = 0U;
	    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__1__KET____DOT__vx_shared_memory_block__DOT__shared_memory[(0x7fU 
										& vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__1__KET____DOT__vx_shared_memory_block__DOT__curr_ind)][3U] = 0U;
	    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__1__KET____DOT__vx_shared_memory_block__DOT__curr_ind 
		= ((IData)(1U) + vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__1__KET____DOT__vx_shared_memory_block__DOT__curr_ind);
	}
    } else {
	if (vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__1__KET____DOT__shm_write) {
	    VL_ASSIGNSEL_WIII(32,(0x60U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_we) 
					   << 3U)), 
			      vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__1__KET____DOT__vx_shared_memory_block__DOT__shared_memory
			      [(0x7fU & (vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_addr 
					 >> 7U))], 
			      (((0U == (0x1fU & ((IData)(0x80U) 
						 + 
						 (0x60U 
						  & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_we) 
						     << 3U)))))
				 ? 0U : (vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_wdata[
					 ((IData)(1U) 
					  + (0xfU & 
					     (((IData)(0x80U) 
					       + (0x60U 
						  & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_we) 
						     << 3U))) 
					      >> 5U)))] 
					 << ((IData)(0x20U) 
					     - (0x1fU 
						& ((IData)(0x80U) 
						   + 
						   (0x60U 
						    & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_we) 
						       << 3U))))))) 
			       | (vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_wdata[
				  (0xfU & (((IData)(0x80U) 
					    + (0x60U 
					       & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_we) 
						  << 3U))) 
					   >> 5U))] 
				  >> (0x1fU & ((IData)(0x80U) 
					       + (0x60U 
						  & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_we) 
						     << 3U)))))));
	}
    }
    // ALWAYS at ../rtl/shared_memory/VX_shared_memory_block.v:36
    if (vlTOPp->reset) {
	vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__2__KET____DOT__vx_shared_memory_block__DOT__curr_ind = 0U;
	while (VL_GTS_III(1,32,32, 0x80U, vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__2__KET____DOT__vx_shared_memory_block__DOT__curr_ind)) {
	    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__2__KET____DOT__vx_shared_memory_block__DOT__shared_memory[(0x7fU 
										& vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__2__KET____DOT__vx_shared_memory_block__DOT__curr_ind)][0U] = 0U;
	    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__2__KET____DOT__vx_shared_memory_block__DOT__shared_memory[(0x7fU 
										& vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__2__KET____DOT__vx_shared_memory_block__DOT__curr_ind)][1U] = 0U;
	    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__2__KET____DOT__vx_shared_memory_block__DOT__shared_memory[(0x7fU 
										& vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__2__KET____DOT__vx_shared_memory_block__DOT__curr_ind)][2U] = 0U;
	    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__2__KET____DOT__vx_shared_memory_block__DOT__shared_memory[(0x7fU 
										& vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__2__KET____DOT__vx_shared_memory_block__DOT__curr_ind)][3U] = 0U;
	    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__2__KET____DOT__vx_shared_memory_block__DOT__curr_ind 
		= ((IData)(1U) + vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__2__KET____DOT__vx_shared_memory_block__DOT__curr_ind);
	}
    } else {
	if (vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__2__KET____DOT__shm_write) {
	    VL_ASSIGNSEL_WIII(32,(0x60U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_we) 
					   << 1U)), 
			      vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__2__KET____DOT__vx_shared_memory_block__DOT__shared_memory
			      [(0x7fU & (vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_addr 
					 >> 0xeU))], 
			      (((0U == (0x1fU & ((IData)(0x100U) 
						 + 
						 (0x60U 
						  & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_we) 
						     << 1U)))))
				 ? 0U : (vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_wdata[
					 ((IData)(1U) 
					  + (0xfU & 
					     (((IData)(0x100U) 
					       + (0x60U 
						  & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_we) 
						     << 1U))) 
					      >> 5U)))] 
					 << ((IData)(0x20U) 
					     - (0x1fU 
						& ((IData)(0x100U) 
						   + 
						   (0x60U 
						    & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_we) 
						       << 1U))))))) 
			       | (vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_wdata[
				  (0xfU & (((IData)(0x100U) 
					    + (0x60U 
					       & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_we) 
						  << 1U))) 
					   >> 5U))] 
				  >> (0x1fU & ((IData)(0x100U) 
					       + (0x60U 
						  & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_we) 
						     << 1U)))))));
	}
    }
    // ALWAYS at ../rtl/shared_memory/VX_shared_memory_block.v:36
    if (vlTOPp->reset) {
	vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__3__KET____DOT__vx_shared_memory_block__DOT__curr_ind = 0U;
	while (VL_GTS_III(1,32,32, 0x80U, vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__3__KET____DOT__vx_shared_memory_block__DOT__curr_ind)) {
	    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__3__KET____DOT__vx_shared_memory_block__DOT__shared_memory[(0x7fU 
										& vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__3__KET____DOT__vx_shared_memory_block__DOT__curr_ind)][0U] = 0U;
	    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__3__KET____DOT__vx_shared_memory_block__DOT__shared_memory[(0x7fU 
										& vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__3__KET____DOT__vx_shared_memory_block__DOT__curr_ind)][1U] = 0U;
	    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__3__KET____DOT__vx_shared_memory_block__DOT__shared_memory[(0x7fU 
										& vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__3__KET____DOT__vx_shared_memory_block__DOT__curr_ind)][2U] = 0U;
	    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__3__KET____DOT__vx_shared_memory_block__DOT__shared_memory[(0x7fU 
										& vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__3__KET____DOT__vx_shared_memory_block__DOT__curr_ind)][3U] = 0U;
	    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__3__KET____DOT__vx_shared_memory_block__DOT__curr_ind 
		= ((IData)(1U) + vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__3__KET____DOT__vx_shared_memory_block__DOT__curr_ind);
	}
    } else {
	if (vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__3__KET____DOT__shm_write) {
	    VL_ASSIGNSEL_WIII(32,(0x60U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_we) 
					   >> 1U)), 
			      vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__3__KET____DOT__vx_shared_memory_block__DOT__shared_memory
			      [(0x7fU & (vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_addr 
					 >> 0x15U))], 
			      (((0U == (0x1fU & ((IData)(0x180U) 
						 + 
						 (0x60U 
						  & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_we) 
						     >> 1U)))))
				 ? 0U : (vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_wdata[
					 ((IData)(1U) 
					  + (0xfU & 
					     (((IData)(0x180U) 
					       + (0x60U 
						  & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_we) 
						     >> 1U))) 
					      >> 5U)))] 
					 << ((IData)(0x20U) 
					     - (0x1fU 
						& ((IData)(0x180U) 
						   + 
						   (0x60U 
						    & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_we) 
						       >> 1U))))))) 
			       | (vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_wdata[
				  (0xfU & (((IData)(0x180U) 
					    + (0x60U 
					       & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_we) 
						  >> 1U))) 
					   >> 5U))] 
				  >> (0x1fU & ((IData)(0x180U) 
					       + (0x60U 
						  & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_we) 
						     >> 1U)))))));
	}
    }
    // ALWAYS at ../rtl/shared_memory/VX_priority_encoder_sm.v:105
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__left_requests 
	= ((IData)(vlTOPp->reset) ? 0U : ((0U != (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__more_than_one_valid))
					   ? (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__new_left_requests)
					   : 0U));
    // ALWAYS at ../rtl/cache/VX_d_cache.v:251
    if (vlTOPp->reset) {
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__final_data_read = 0U;
	vlSymsp->TOP__v__dmem_controller.__Vdly__icache__DOT__state = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__stored_valid = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__miss_addr = 0U;
	vlSymsp->TOP__v__dmem_controller.__Vdly__icache__DOT__global_way_to_evict = 0U;
    } else {
	vlSymsp->TOP__v__dmem_controller.__Vdly__icache__DOT__global_way_to_evict 
	    = (1U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__update_global_way_to_evict)
		      ? ((IData)(1U) + (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__global_way_to_evict))
		      : (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__global_way_to_evict)));
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__stored_valid 
	    = vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__new_stored_valid;
	if ((0U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__state))) {
	    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__miss_addr 
		= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__miss_found)
		    ? (vlTOPp->in_icache_pc_addr >> 
		       (0x1fU & (((0U >= (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__miss_bank_index)) 
				  & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__index_per_bank) 
				     >> (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__miss_bank_index))) 
				 << 5U))) : 0U);
	}
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__final_data_read 
	    = vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__new_final_data_read_Qual;
	vlSymsp->TOP__v__dmem_controller.__Vdly__icache__DOT__state 
	    = vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__new_state;
    }
    // ALWAYS at ../rtl/cache/VX_cache_data.v:79
    if (vlTOPp->reset) {
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__ini_ind = 0x20U;
	vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v0 = 1U;
    } else {
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__f = 4U;
	if ((1U & (((~ (IData)(vlSymsp->TOP__v__dmem_controller.icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__dirty_use)) 
		    & (0U != (0xffffU & vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way))) 
		   | (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__write_from_mem_per_way)))) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty__v32 
		= (1U & ((1U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__write_from_mem_per_way))
			  ? 0U : (0U != (0xffffU & vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way))));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty__v32 = 1U;
	}
	if ((1U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__write_from_mem_per_way))) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag__v32 
		= (0x7fffffU & (vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_addr 
				>> 9U));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag__v32 = 1U;
	}
	if ((1U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__write_from_mem_per_way))) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid__v32 = 1U;
	}
	if ((1U & vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v32 
		= (0xffU & vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[0U]);
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v32 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v32 = 0U;
	}
	if ((2U & vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v33 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[1U] 
			     << 0x18U) | (vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[0U] 
					  >> 8U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v33 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v33 = 8U;
	}
	if ((4U & vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v34 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[1U] 
			     << 0x10U) | (vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[0U] 
					  >> 0x10U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v34 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v34 = 0x10U;
	}
	if ((8U & vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v35 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[1U] 
			     << 8U) | (vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[0U] 
				       >> 0x18U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v35 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v35 = 0x18U;
	}
	if ((0x10U & vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v36 
		= (0xffU & vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[1U]);
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v36 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v36 = 0x20U;
	}
	if ((0x20U & vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v37 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[2U] 
			     << 0x18U) | (vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[1U] 
					  >> 8U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v37 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v37 = 0x28U;
	}
	if ((0x40U & vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v38 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[2U] 
			     << 0x10U) | (vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[1U] 
					  >> 0x10U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v38 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v38 = 0x30U;
	}
	if ((0x80U & vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v39 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[2U] 
			     << 8U) | (vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[1U] 
				       >> 0x18U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v39 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v39 = 0x38U;
	}
	if ((0x100U & vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v40 
		= (0xffU & vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[2U]);
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v40 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v40 = 0x40U;
	}
	if ((0x200U & vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v41 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[3U] 
			     << 0x18U) | (vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[2U] 
					  >> 8U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v41 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v41 = 0x48U;
	}
	if ((0x400U & vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v42 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[3U] 
			     << 0x10U) | (vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[2U] 
					  >> 0x10U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v42 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v42 = 0x50U;
	}
	if ((0x800U & vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v43 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[3U] 
			     << 8U) | (vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[2U] 
				       >> 0x18U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v43 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v43 = 0x58U;
	}
	if ((0x1000U & vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v44 
		= (0xffU & vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[3U]);
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v44 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v44 = 0x60U;
	}
	if ((0x2000U & vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v45 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[4U] 
			     << 0x18U) | (vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[3U] 
					  >> 8U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v45 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v45 = 0x68U;
	}
	if ((0x4000U & vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v46 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[4U] 
			     << 0x10U) | (vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[3U] 
					  >> 0x10U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v46 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v46 = 0x70U;
	}
	if ((0x8000U & vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v47 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[4U] 
			     << 8U) | (vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[3U] 
				       >> 0x18U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v47 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v47 = 0x78U;
	}
    }
    // ALWAYS at ../rtl/cache/VX_cache_data.v:79
    if (vlTOPp->reset) {
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__ini_ind = 0x20U;
	vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v0 = 1U;
    } else {
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__f = 4U;
	if ((1U & (((~ (IData)(vlSymsp->TOP__v__dmem_controller.icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__dirty_use)) 
		    & (0U != (0xffffU & (vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way 
					 >> 0x10U)))) 
		   | ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__write_from_mem_per_way) 
		      >> 1U)))) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty__v32 
		= (1U & ((2U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__write_from_mem_per_way))
			  ? 0U : (0U != (0xffffU & 
					 (vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way 
					  >> 0x10U)))));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty__v32 = 1U;
	}
	if ((2U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__write_from_mem_per_way))) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag__v32 
		= (0x7fffffU & (vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_addr 
				>> 9U));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag__v32 = 1U;
	}
	if ((2U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__write_from_mem_per_way))) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid__v32 = 1U;
	}
	if ((0x10000U & vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v32 
		= (0xffU & vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[4U]);
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v32 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v32 = 0U;
	}
	if ((0x20000U & vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v33 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[5U] 
			     << 0x18U) | (vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[4U] 
					  >> 8U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v33 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v33 = 8U;
	}
	if ((0x40000U & vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v34 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[5U] 
			     << 0x10U) | (vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[4U] 
					  >> 0x10U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v34 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v34 = 0x10U;
	}
	if ((0x80000U & vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v35 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[5U] 
			     << 8U) | (vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[4U] 
				       >> 0x18U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v35 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v35 = 0x18U;
	}
	if ((0x100000U & vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v36 
		= (0xffU & vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[5U]);
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v36 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v36 = 0x20U;
	}
	if ((0x200000U & vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v37 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[6U] 
			     << 0x18U) | (vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[5U] 
					  >> 8U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v37 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v37 = 0x28U;
	}
	if ((0x400000U & vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v38 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[6U] 
			     << 0x10U) | (vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[5U] 
					  >> 0x10U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v38 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v38 = 0x30U;
	}
	if ((0x800000U & vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v39 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[6U] 
			     << 8U) | (vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[5U] 
				       >> 0x18U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v39 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v39 = 0x38U;
	}
	if ((0x1000000U & vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v40 
		= (0xffU & vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[6U]);
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v40 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v40 = 0x40U;
	}
	if ((0x2000000U & vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v41 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[7U] 
			     << 0x18U) | (vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[6U] 
					  >> 8U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v41 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v41 = 0x48U;
	}
	if ((0x4000000U & vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v42 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[7U] 
			     << 0x10U) | (vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[6U] 
					  >> 0x10U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v42 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v42 = 0x50U;
	}
	if ((0x8000000U & vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v43 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[7U] 
			     << 8U) | (vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[6U] 
				       >> 0x18U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v43 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v43 = 0x58U;
	}
	if ((0x10000000U & vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v44 
		= (0xffU & vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[7U]);
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v44 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v44 = 0x60U;
	}
	if ((0x20000000U & vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v45 
		= (0xffU & (vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[7U] 
			    >> 8U));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v45 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v45 = 0x68U;
	}
	if ((0x40000000U & vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v46 
		= (0xffU & (vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[7U] 
			    >> 0x10U));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v46 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v46 = 0x70U;
	}
	if ((0x80000000U & vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v47 
		= (0xffU & (vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[7U] 
			    >> 0x18U));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v47 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v47 = 0x78U;
	}
    }
    // ALWAYS at ../rtl/cache/VX_cache_data.v:79
    if (vlTOPp->reset) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__ini_ind = 0x20U;
	vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v0 = 1U;
    } else {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__f = 4U;
	if ((1U & (((~ (IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__dirty_use)) 
		    & (0U != (0xffffU & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way))) 
		   | (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__write_from_mem_per_way)))) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty__v32 
		= (1U & ((1U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__write_from_mem_per_way))
			  ? 0U : (0U != (0xffffU & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way))));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty__v32 = 1U;
	}
	if ((1U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__write_from_mem_per_way))) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag__v32 
		= (0x1fffffU & (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_addr 
				>> 0xbU));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag__v32 = 1U;
	}
	if ((1U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__write_from_mem_per_way))) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid__v32 = 1U;
	}
	if ((1U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v32 
		= (0xffU & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[0U]);
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v32 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v32 = 0U;
	}
	if ((2U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v33 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[1U] 
			     << 0x18U) | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[0U] 
					  >> 8U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v33 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v33 = 8U;
	}
	if ((4U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v34 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[1U] 
			     << 0x10U) | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[0U] 
					  >> 0x10U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v34 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v34 = 0x10U;
	}
	if ((8U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v35 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[1U] 
			     << 8U) | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[0U] 
				       >> 0x18U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v35 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v35 = 0x18U;
	}
	if ((0x10U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v36 
		= (0xffU & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[1U]);
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v36 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v36 = 0x20U;
	}
	if ((0x20U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v37 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[2U] 
			     << 0x18U) | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[1U] 
					  >> 8U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v37 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v37 = 0x28U;
	}
	if ((0x40U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v38 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[2U] 
			     << 0x10U) | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[1U] 
					  >> 0x10U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v38 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v38 = 0x30U;
	}
	if ((0x80U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v39 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[2U] 
			     << 8U) | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[1U] 
				       >> 0x18U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v39 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v39 = 0x38U;
	}
	if ((0x100U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v40 
		= (0xffU & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[2U]);
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v40 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v40 = 0x40U;
	}
	if ((0x200U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v41 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[3U] 
			     << 0x18U) | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[2U] 
					  >> 8U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v41 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v41 = 0x48U;
	}
	if ((0x400U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v42 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[3U] 
			     << 0x10U) | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[2U] 
					  >> 0x10U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v42 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v42 = 0x50U;
	}
	if ((0x800U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v43 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[3U] 
			     << 8U) | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[2U] 
				       >> 0x18U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v43 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v43 = 0x58U;
	}
	if ((0x1000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v44 
		= (0xffU & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[3U]);
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v44 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v44 = 0x60U;
	}
	if ((0x2000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v45 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[4U] 
			     << 0x18U) | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[3U] 
					  >> 8U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v45 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v45 = 0x68U;
	}
	if ((0x4000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v46 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[4U] 
			     << 0x10U) | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[3U] 
					  >> 0x10U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v46 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v46 = 0x70U;
	}
	if ((0x8000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v47 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[4U] 
			     << 8U) | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[3U] 
				       >> 0x18U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v47 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v47 = 0x78U;
	}
    }
    // ALWAYS at ../rtl/cache/VX_cache_data.v:79
    if (vlTOPp->reset) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__ini_ind = 0x20U;
	vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v0 = 1U;
    } else {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__f = 4U;
	if ((1U & (((~ (IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__dirty_use)) 
		    & (0U != (0xffffU & (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way 
					 >> 0x10U)))) 
		   | ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__write_from_mem_per_way) 
		      >> 1U)))) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty__v32 
		= (1U & ((2U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__write_from_mem_per_way))
			  ? 0U : (0U != (0xffffU & 
					 (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way 
					  >> 0x10U)))));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty__v32 = 1U;
	}
	if ((2U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__write_from_mem_per_way))) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag__v32 
		= (0x1fffffU & (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_addr 
				>> 0xbU));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag__v32 = 1U;
	}
	if ((2U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__write_from_mem_per_way))) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid__v32 = 1U;
	}
	if ((0x10000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v32 
		= (0xffU & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[4U]);
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v32 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v32 = 0U;
	}
	if ((0x20000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v33 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[5U] 
			     << 0x18U) | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[4U] 
					  >> 8U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v33 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v33 = 8U;
	}
	if ((0x40000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v34 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[5U] 
			     << 0x10U) | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[4U] 
					  >> 0x10U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v34 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v34 = 0x10U;
	}
	if ((0x80000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v35 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[5U] 
			     << 8U) | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[4U] 
				       >> 0x18U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v35 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v35 = 0x18U;
	}
	if ((0x100000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v36 
		= (0xffU & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[5U]);
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v36 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v36 = 0x20U;
	}
	if ((0x200000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v37 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[6U] 
			     << 0x18U) | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[5U] 
					  >> 8U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v37 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v37 = 0x28U;
	}
	if ((0x400000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v38 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[6U] 
			     << 0x10U) | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[5U] 
					  >> 0x10U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v38 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v38 = 0x30U;
	}
	if ((0x800000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v39 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[6U] 
			     << 8U) | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[5U] 
				       >> 0x18U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v39 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v39 = 0x38U;
	}
	if ((0x1000000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v40 
		= (0xffU & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[6U]);
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v40 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v40 = 0x40U;
	}
	if ((0x2000000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v41 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[7U] 
			     << 0x18U) | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[6U] 
					  >> 8U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v41 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v41 = 0x48U;
	}
	if ((0x4000000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v42 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[7U] 
			     << 0x10U) | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[6U] 
					  >> 0x10U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v42 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v42 = 0x50U;
	}
	if ((0x8000000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v43 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[7U] 
			     << 8U) | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[6U] 
				       >> 0x18U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v43 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v43 = 0x58U;
	}
	if ((0x10000000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v44 
		= (0xffU & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[7U]);
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v44 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v44 = 0x60U;
	}
	if ((0x20000000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v45 
		= (0xffU & (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[7U] 
			    >> 8U));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v45 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v45 = 0x68U;
	}
	if ((0x40000000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v46 
		= (0xffU & (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[7U] 
			    >> 0x10U));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v46 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v46 = 0x70U;
	}
	if ((0x80000000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v47 
		= (0xffU & (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[7U] 
			    >> 0x18U));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v47 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v47 = 0x78U;
	}
    }
    // ALWAYS at ../rtl/cache/VX_cache_data.v:79
    if (vlTOPp->reset) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__ini_ind = 0x20U;
	vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v0 = 1U;
    } else {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__f = 4U;
	if ((1U & (((~ (IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__dirty_use)) 
		    & (0U != (0xffffU & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way))) 
		   | (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__write_from_mem_per_way)))) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty__v32 
		= (1U & ((1U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__write_from_mem_per_way))
			  ? 0U : (0U != (0xffffU & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way))));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty__v32 = 1U;
	}
	if ((1U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__write_from_mem_per_way))) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag__v32 
		= (0x1fffffU & (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_addr 
				>> 0xbU));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag__v32 = 1U;
	}
	if ((1U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__write_from_mem_per_way))) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid__v32 = 1U;
	}
	if ((1U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v32 
		= (0xffU & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[0U]);
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v32 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v32 = 0U;
	}
	if ((2U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v33 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[1U] 
			     << 0x18U) | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[0U] 
					  >> 8U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v33 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v33 = 8U;
	}
	if ((4U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v34 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[1U] 
			     << 0x10U) | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[0U] 
					  >> 0x10U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v34 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v34 = 0x10U;
	}
	if ((8U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v35 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[1U] 
			     << 8U) | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[0U] 
				       >> 0x18U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v35 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v35 = 0x18U;
	}
	if ((0x10U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v36 
		= (0xffU & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[1U]);
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v36 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v36 = 0x20U;
	}
	if ((0x20U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v37 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[2U] 
			     << 0x18U) | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[1U] 
					  >> 8U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v37 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v37 = 0x28U;
	}
	if ((0x40U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v38 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[2U] 
			     << 0x10U) | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[1U] 
					  >> 0x10U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v38 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v38 = 0x30U;
	}
	if ((0x80U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v39 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[2U] 
			     << 8U) | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[1U] 
				       >> 0x18U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v39 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v39 = 0x38U;
	}
	if ((0x100U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v40 
		= (0xffU & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[2U]);
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v40 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v40 = 0x40U;
	}
	if ((0x200U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v41 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[3U] 
			     << 0x18U) | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[2U] 
					  >> 8U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v41 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v41 = 0x48U;
	}
	if ((0x400U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v42 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[3U] 
			     << 0x10U) | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[2U] 
					  >> 0x10U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v42 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v42 = 0x50U;
	}
	if ((0x800U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v43 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[3U] 
			     << 8U) | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[2U] 
				       >> 0x18U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v43 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v43 = 0x58U;
	}
	if ((0x1000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v44 
		= (0xffU & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[3U]);
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v44 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v44 = 0x60U;
	}
	if ((0x2000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v45 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[4U] 
			     << 0x18U) | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[3U] 
					  >> 8U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v45 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v45 = 0x68U;
	}
	if ((0x4000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v46 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[4U] 
			     << 0x10U) | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[3U] 
					  >> 0x10U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v46 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v46 = 0x70U;
	}
	if ((0x8000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v47 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[4U] 
			     << 8U) | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[3U] 
				       >> 0x18U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v47 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v47 = 0x78U;
	}
    }
    // ALWAYS at ../rtl/cache/VX_cache_data.v:79
    if (vlTOPp->reset) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__ini_ind = 0x20U;
	vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v0 = 1U;
    } else {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__f = 4U;
	if ((1U & (((~ (IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__dirty_use)) 
		    & (0U != (0xffffU & (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way 
					 >> 0x10U)))) 
		   | ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__write_from_mem_per_way) 
		      >> 1U)))) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty__v32 
		= (1U & ((2U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__write_from_mem_per_way))
			  ? 0U : (0U != (0xffffU & 
					 (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way 
					  >> 0x10U)))));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty__v32 = 1U;
	}
	if ((2U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__write_from_mem_per_way))) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag__v32 
		= (0x1fffffU & (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_addr 
				>> 0xbU));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag__v32 = 1U;
	}
	if ((2U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__write_from_mem_per_way))) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid__v32 = 1U;
	}
	if ((0x10000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v32 
		= (0xffU & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[4U]);
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v32 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v32 = 0U;
	}
	if ((0x20000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v33 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[5U] 
			     << 0x18U) | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[4U] 
					  >> 8U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v33 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v33 = 8U;
	}
	if ((0x40000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v34 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[5U] 
			     << 0x10U) | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[4U] 
					  >> 0x10U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v34 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v34 = 0x10U;
	}
	if ((0x80000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v35 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[5U] 
			     << 8U) | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[4U] 
				       >> 0x18U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v35 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v35 = 0x18U;
	}
	if ((0x100000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v36 
		= (0xffU & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[5U]);
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v36 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v36 = 0x20U;
	}
	if ((0x200000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v37 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[6U] 
			     << 0x18U) | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[5U] 
					  >> 8U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v37 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v37 = 0x28U;
	}
	if ((0x400000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v38 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[6U] 
			     << 0x10U) | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[5U] 
					  >> 0x10U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v38 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v38 = 0x30U;
	}
	if ((0x800000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v39 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[6U] 
			     << 8U) | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[5U] 
				       >> 0x18U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v39 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v39 = 0x38U;
	}
	if ((0x1000000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v40 
		= (0xffU & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[6U]);
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v40 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v40 = 0x40U;
	}
	if ((0x2000000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v41 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[7U] 
			     << 0x18U) | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[6U] 
					  >> 8U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v41 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v41 = 0x48U;
	}
	if ((0x4000000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v42 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[7U] 
			     << 0x10U) | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[6U] 
					  >> 0x10U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v42 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v42 = 0x50U;
	}
	if ((0x8000000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v43 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[7U] 
			     << 8U) | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[6U] 
				       >> 0x18U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v43 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v43 = 0x58U;
	}
	if ((0x10000000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v44 
		= (0xffU & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[7U]);
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v44 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v44 = 0x60U;
	}
	if ((0x20000000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v45 
		= (0xffU & (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[7U] 
			    >> 8U));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v45 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v45 = 0x68U;
	}
	if ((0x40000000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v46 
		= (0xffU & (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[7U] 
			    >> 0x10U));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v46 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v46 = 0x70U;
	}
	if ((0x80000000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v47 
		= (0xffU & (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[7U] 
			    >> 0x18U));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v47 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v47 = 0x78U;
	}
    }
    // ALWAYS at ../rtl/cache/VX_cache_data.v:79
    if (vlTOPp->reset) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__ini_ind = 0x20U;
	vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v0 = 1U;
    } else {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__f = 4U;
	if ((1U & (((~ (IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__dirty_use)) 
		    & (0U != (0xffffU & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way))) 
		   | (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__write_from_mem_per_way)))) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty__v32 
		= (1U & ((1U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__write_from_mem_per_way))
			  ? 0U : (0U != (0xffffU & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way))));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty__v32 = 1U;
	}
	if ((1U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__write_from_mem_per_way))) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag__v32 
		= (0x1fffffU & (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_addr 
				>> 0xbU));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag__v32 = 1U;
	}
	if ((1U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__write_from_mem_per_way))) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid__v32 = 1U;
	}
	if ((1U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v32 
		= (0xffU & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[0U]);
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v32 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v32 = 0U;
	}
	if ((2U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v33 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[1U] 
			     << 0x18U) | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[0U] 
					  >> 8U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v33 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v33 = 8U;
	}
	if ((4U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v34 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[1U] 
			     << 0x10U) | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[0U] 
					  >> 0x10U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v34 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v34 = 0x10U;
	}
	if ((8U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v35 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[1U] 
			     << 8U) | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[0U] 
				       >> 0x18U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v35 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v35 = 0x18U;
	}
	if ((0x10U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v36 
		= (0xffU & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[1U]);
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v36 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v36 = 0x20U;
	}
	if ((0x20U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v37 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[2U] 
			     << 0x18U) | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[1U] 
					  >> 8U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v37 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v37 = 0x28U;
	}
	if ((0x40U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v38 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[2U] 
			     << 0x10U) | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[1U] 
					  >> 0x10U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v38 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v38 = 0x30U;
	}
	if ((0x80U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v39 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[2U] 
			     << 8U) | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[1U] 
				       >> 0x18U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v39 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v39 = 0x38U;
	}
	if ((0x100U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v40 
		= (0xffU & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[2U]);
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v40 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v40 = 0x40U;
	}
	if ((0x200U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v41 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[3U] 
			     << 0x18U) | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[2U] 
					  >> 8U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v41 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v41 = 0x48U;
	}
	if ((0x400U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v42 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[3U] 
			     << 0x10U) | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[2U] 
					  >> 0x10U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v42 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v42 = 0x50U;
	}
	if ((0x800U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v43 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[3U] 
			     << 8U) | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[2U] 
				       >> 0x18U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v43 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v43 = 0x58U;
	}
	if ((0x1000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v44 
		= (0xffU & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[3U]);
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v44 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v44 = 0x60U;
	}
	if ((0x2000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v45 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[4U] 
			     << 0x18U) | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[3U] 
					  >> 8U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v45 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v45 = 0x68U;
	}
	if ((0x4000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v46 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[4U] 
			     << 0x10U) | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[3U] 
					  >> 0x10U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v46 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v46 = 0x70U;
	}
	if ((0x8000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v47 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[4U] 
			     << 8U) | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[3U] 
				       >> 0x18U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v47 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v47 = 0x78U;
	}
    }
    // ALWAYS at ../rtl/cache/VX_cache_data.v:79
    if (vlTOPp->reset) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__ini_ind = 0x20U;
	vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v0 = 1U;
    } else {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__f = 4U;
	if ((1U & (((~ (IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__dirty_use)) 
		    & (0U != (0xffffU & (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way 
					 >> 0x10U)))) 
		   | ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__write_from_mem_per_way) 
		      >> 1U)))) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty__v32 
		= (1U & ((2U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__write_from_mem_per_way))
			  ? 0U : (0U != (0xffffU & 
					 (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way 
					  >> 0x10U)))));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty__v32 = 1U;
	}
	if ((2U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__write_from_mem_per_way))) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag__v32 
		= (0x1fffffU & (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_addr 
				>> 0xbU));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag__v32 = 1U;
	}
	if ((2U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__write_from_mem_per_way))) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid__v32 = 1U;
	}
	if ((0x10000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v32 
		= (0xffU & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[4U]);
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v32 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v32 = 0U;
	}
	if ((0x20000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v33 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[5U] 
			     << 0x18U) | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[4U] 
					  >> 8U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v33 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v33 = 8U;
	}
	if ((0x40000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v34 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[5U] 
			     << 0x10U) | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[4U] 
					  >> 0x10U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v34 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v34 = 0x10U;
	}
	if ((0x80000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v35 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[5U] 
			     << 8U) | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[4U] 
				       >> 0x18U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v35 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v35 = 0x18U;
	}
	if ((0x100000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v36 
		= (0xffU & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[5U]);
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v36 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v36 = 0x20U;
	}
	if ((0x200000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v37 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[6U] 
			     << 0x18U) | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[5U] 
					  >> 8U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v37 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v37 = 0x28U;
	}
	if ((0x400000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v38 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[6U] 
			     << 0x10U) | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[5U] 
					  >> 0x10U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v38 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v38 = 0x30U;
	}
	if ((0x800000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v39 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[6U] 
			     << 8U) | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[5U] 
				       >> 0x18U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v39 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v39 = 0x38U;
	}
	if ((0x1000000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v40 
		= (0xffU & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[6U]);
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v40 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v40 = 0x40U;
	}
	if ((0x2000000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v41 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[7U] 
			     << 0x18U) | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[6U] 
					  >> 8U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v41 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v41 = 0x48U;
	}
	if ((0x4000000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v42 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[7U] 
			     << 0x10U) | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[6U] 
					  >> 0x10U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v42 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v42 = 0x50U;
	}
	if ((0x8000000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v43 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[7U] 
			     << 8U) | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[6U] 
				       >> 0x18U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v43 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v43 = 0x58U;
	}
	if ((0x10000000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v44 
		= (0xffU & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[7U]);
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v44 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v44 = 0x60U;
	}
	if ((0x20000000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v45 
		= (0xffU & (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[7U] 
			    >> 8U));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v45 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v45 = 0x68U;
	}
	if ((0x40000000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v46 
		= (0xffU & (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[7U] 
			    >> 0x10U));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v46 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v46 = 0x70U;
	}
	if ((0x80000000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v47 
		= (0xffU & (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[7U] 
			    >> 0x18U));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v47 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v47 = 0x78U;
	}
    }
    // ALWAYS at ../rtl/cache/VX_cache_data.v:79
    if (vlTOPp->reset) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__ini_ind = 0x20U;
	vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v0 = 1U;
    } else {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__f = 4U;
	if ((1U & (((~ (IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__dirty_use)) 
		    & (0U != (0xffffU & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way))) 
		   | (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__write_from_mem_per_way)))) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty__v32 
		= (1U & ((1U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__write_from_mem_per_way))
			  ? 0U : (0U != (0xffffU & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way))));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty__v32 = 1U;
	}
	if ((1U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__write_from_mem_per_way))) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag__v32 
		= (0x1fffffU & (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_addr 
				>> 0xbU));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag__v32 = 1U;
	}
	if ((1U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__write_from_mem_per_way))) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid__v32 = 1U;
	}
	if ((1U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v32 
		= (0xffU & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[0U]);
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v32 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v32 = 0U;
	}
	if ((2U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v33 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[1U] 
			     << 0x18U) | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[0U] 
					  >> 8U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v33 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v33 = 8U;
	}
	if ((4U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v34 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[1U] 
			     << 0x10U) | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[0U] 
					  >> 0x10U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v34 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v34 = 0x10U;
	}
	if ((8U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v35 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[1U] 
			     << 8U) | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[0U] 
				       >> 0x18U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v35 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v35 = 0x18U;
	}
	if ((0x10U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v36 
		= (0xffU & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[1U]);
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v36 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v36 = 0x20U;
	}
	if ((0x20U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v37 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[2U] 
			     << 0x18U) | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[1U] 
					  >> 8U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v37 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v37 = 0x28U;
	}
	if ((0x40U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v38 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[2U] 
			     << 0x10U) | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[1U] 
					  >> 0x10U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v38 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v38 = 0x30U;
	}
	if ((0x80U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v39 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[2U] 
			     << 8U) | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[1U] 
				       >> 0x18U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v39 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v39 = 0x38U;
	}
	if ((0x100U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v40 
		= (0xffU & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[2U]);
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v40 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v40 = 0x40U;
	}
	if ((0x200U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v41 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[3U] 
			     << 0x18U) | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[2U] 
					  >> 8U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v41 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v41 = 0x48U;
	}
	if ((0x400U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v42 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[3U] 
			     << 0x10U) | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[2U] 
					  >> 0x10U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v42 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v42 = 0x50U;
	}
	if ((0x800U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v43 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[3U] 
			     << 8U) | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[2U] 
				       >> 0x18U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v43 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v43 = 0x58U;
	}
	if ((0x1000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v44 
		= (0xffU & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[3U]);
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v44 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v44 = 0x60U;
	}
	if ((0x2000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v45 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[4U] 
			     << 0x18U) | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[3U] 
					  >> 8U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v45 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v45 = 0x68U;
	}
	if ((0x4000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v46 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[4U] 
			     << 0x10U) | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[3U] 
					  >> 0x10U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v46 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v46 = 0x70U;
	}
	if ((0x8000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v47 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[4U] 
			     << 8U) | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[3U] 
				       >> 0x18U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v47 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v47 = 0x78U;
	}
    }
    // ALWAYS at ../rtl/cache/VX_cache_data.v:79
    if (vlTOPp->reset) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__ini_ind = 0x20U;
	vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v0 = 1U;
    } else {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__f = 4U;
	if ((1U & (((~ (IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__dirty_use)) 
		    & (0U != (0xffffU & (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way 
					 >> 0x10U)))) 
		   | ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__write_from_mem_per_way) 
		      >> 1U)))) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty__v32 
		= (1U & ((2U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__write_from_mem_per_way))
			  ? 0U : (0U != (0xffffU & 
					 (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way 
					  >> 0x10U)))));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty__v32 = 1U;
	}
	if ((2U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__write_from_mem_per_way))) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag__v32 
		= (0x1fffffU & (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_addr 
				>> 0xbU));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag__v32 = 1U;
	}
	if ((2U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__write_from_mem_per_way))) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid__v32 = 1U;
	}
	if ((0x10000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v32 
		= (0xffU & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[4U]);
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v32 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v32 = 0U;
	}
	if ((0x20000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v33 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[5U] 
			     << 0x18U) | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[4U] 
					  >> 8U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v33 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v33 = 8U;
	}
	if ((0x40000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v34 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[5U] 
			     << 0x10U) | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[4U] 
					  >> 0x10U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v34 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v34 = 0x10U;
	}
	if ((0x80000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v35 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[5U] 
			     << 8U) | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[4U] 
				       >> 0x18U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v35 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v35 = 0x18U;
	}
	if ((0x100000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v36 
		= (0xffU & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[5U]);
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v36 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v36 = 0x20U;
	}
	if ((0x200000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v37 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[6U] 
			     << 0x18U) | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[5U] 
					  >> 8U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v37 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v37 = 0x28U;
	}
	if ((0x400000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v38 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[6U] 
			     << 0x10U) | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[5U] 
					  >> 0x10U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v38 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v38 = 0x30U;
	}
	if ((0x800000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v39 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[6U] 
			     << 8U) | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[5U] 
				       >> 0x18U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v39 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v39 = 0x38U;
	}
	if ((0x1000000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v40 
		= (0xffU & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[6U]);
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v40 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v40 = 0x40U;
	}
	if ((0x2000000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v41 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[7U] 
			     << 0x18U) | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[6U] 
					  >> 8U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v41 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v41 = 0x48U;
	}
	if ((0x4000000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v42 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[7U] 
			     << 0x10U) | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[6U] 
					  >> 0x10U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v42 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v42 = 0x50U;
	}
	if ((0x8000000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v43 
		= (0xffU & ((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[7U] 
			     << 8U) | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[6U] 
				       >> 0x18U)));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v43 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v43 = 0x58U;
	}
	if ((0x10000000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v44 
		= (0xffU & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[7U]);
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v44 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v44 = 0x60U;
	}
	if ((0x20000000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v45 
		= (0xffU & (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[7U] 
			    >> 8U));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v45 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v45 = 0x68U;
	}
	if ((0x40000000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v46 
		= (0xffU & (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[7U] 
			    >> 0x10U));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v46 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v46 = 0x70U;
	}
	if ((0x80000000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way)) {
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v47 
		= (0xffU & (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[7U] 
			    >> 0x18U));
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v47 = 1U;
	    vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v47 = 0x78U;
	}
    }
    // ALWAYS at ../rtl/cache/VX_d_cache.v:251
    if (vlTOPp->reset) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__final_data_read[0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__final_data_read[1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__final_data_read[2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__final_data_read[3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__Vdly__dcache__DOT__state = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__stored_valid = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__miss_addr = 0U;
	vlSymsp->TOP__v__dmem_controller.__Vdly__dcache__DOT__global_way_to_evict = 0U;
    } else {
	vlSymsp->TOP__v__dmem_controller.__Vdly__dcache__DOT__global_way_to_evict 
	    = (1U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__update_global_way_to_evict)
		      ? ((IData)(1U) + (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__global_way_to_evict))
		      : (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__global_way_to_evict)));
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__stored_valid 
	    = vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__new_stored_valid;
	if ((0U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__state))) {
	    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__miss_addr 
		= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__miss_found)
		    ? vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[
		   (3U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__index_per_bank) 
			  >> (7U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__miss_bank_index) 
				    << 1U))))] : 0U);
	}
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__final_data_read[0U] 
	    = vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__new_final_data_read_Qual[0U];
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__final_data_read[1U] 
	    = vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__new_final_data_read_Qual[1U];
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__final_data_read[2U] 
	    = vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__new_final_data_read_Qual[2U];
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__final_data_read[3U] 
	    = vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__new_final_data_read_Qual[3U];
	vlSymsp->TOP__v__dmem_controller.__Vdly__dcache__DOT__state 
	    = vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__new_state;
    }
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__global_way_to_evict 
	= vlSymsp->TOP__v__dmem_controller.__Vdly__icache__DOT__global_way_to_evict;
    // ALWAYSPOST at ../rtl/cache/VX_cache_data.v:85
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v0) {
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[4U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[5U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[6U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[7U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[8U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[9U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0xaU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0xbU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0xcU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0xdU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0xeU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0xfU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0x10U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0x11U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0x12U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0x13U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0x14U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0x15U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0x16U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0x17U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0x18U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0x19U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0x1aU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0x1bU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0x1cU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0x1dU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0x1eU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0x1fU] = 0U;
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty__v32) {
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0U] 
	    = vlSymsp->TOP__v__dmem_controller.__Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty__v32;
    }
    // ALWAYSPOST at ../rtl/cache/VX_cache_data.v:82
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v0) {
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[1U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[1U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[1U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[1U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[2U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[2U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[2U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[2U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[3U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[3U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[3U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[3U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[4U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[4U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[4U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[4U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[5U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[5U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[5U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[5U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[6U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[6U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[6U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[6U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[7U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[7U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[7U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[7U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[8U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[8U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[8U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[8U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[9U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[9U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[9U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[9U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xaU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xaU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xaU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xaU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xbU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xbU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xbU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xbU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xcU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xcU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xcU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xcU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xdU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xdU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xdU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xdU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xeU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xeU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xeU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xeU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xfU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xfU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xfU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xfU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x10U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x10U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x10U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x10U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x11U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x11U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x11U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x11U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x12U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x12U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x12U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x12U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x13U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x13U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x13U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x13U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x14U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x14U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x14U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x14U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x15U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x15U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x15U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x15U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x16U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x16U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x16U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x16U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x17U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x17U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x17U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x17U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x18U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x18U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x18U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x18U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x19U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x19U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x19U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x19U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1aU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1aU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1aU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1aU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1bU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1bU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1bU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1bU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1cU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1cU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1cU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1cU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1dU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1dU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1dU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1dU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1eU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1eU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1eU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1eU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1fU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1fU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1fU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1fU][3U] = 0U;
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v32) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v32), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v32);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v33) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v33), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v33);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v34) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v34), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v34);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v35) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v35), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v35);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v36) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v36), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v36);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v37) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v37), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v37);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v38) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v38), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v38);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v39) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v39), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v39);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v40) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v40), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v40);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v41) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v41), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v41);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v42) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v42), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v42);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v43) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v43), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v43);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v44) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v44), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v44);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v45) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v45), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v45);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v46) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v46), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v46);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v47) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v47), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v47);
    }
    // ALWAYSPOST at ../rtl/cache/VX_cache_data.v:83
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v0) {
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[4U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[5U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[6U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[7U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[8U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[9U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0xaU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0xbU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0xcU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0xdU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0xeU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0xfU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0x10U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0x11U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0x12U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0x13U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0x14U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0x15U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0x16U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0x17U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0x18U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0x19U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0x1aU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0x1bU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0x1cU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0x1dU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0x1eU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0x1fU] = 0U;
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag__v32) {
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0U] 
	    = vlSymsp->TOP__v__dmem_controller.__Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag__v32;
    }
    // ALWAYSPOST at ../rtl/cache/VX_cache_data.v:84
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v0) {
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[4U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[5U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[6U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[7U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[8U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[9U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0xaU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0xbU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0xcU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0xdU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0xeU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0xfU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0x10U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0x11U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0x12U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0x13U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0x14U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0x15U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0x16U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0x17U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0x18U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0x19U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0x1aU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0x1bU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0x1cU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0x1dU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0x1eU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0x1fU] = 0U;
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid__v32) {
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0U] = 1U;
    }
    // ALWAYSPOST at ../rtl/cache/VX_cache_data.v:85
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v0) {
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[4U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[5U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[6U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[7U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[8U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[9U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0xaU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0xbU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0xcU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0xdU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0xeU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0xfU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0x10U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0x11U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0x12U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0x13U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0x14U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0x15U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0x16U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0x17U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0x18U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0x19U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0x1aU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0x1bU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0x1cU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0x1dU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0x1eU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0x1fU] = 0U;
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty__v32) {
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0U] 
	    = vlSymsp->TOP__v__dmem_controller.__Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty__v32;
    }
    // ALWAYSPOST at ../rtl/cache/VX_cache_data.v:82
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v0) {
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[1U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[1U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[1U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[1U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[2U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[2U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[2U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[2U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[3U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[3U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[3U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[3U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[4U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[4U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[4U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[4U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[5U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[5U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[5U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[5U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[6U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[6U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[6U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[6U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[7U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[7U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[7U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[7U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[8U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[8U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[8U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[8U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[9U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[9U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[9U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[9U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xaU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xaU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xaU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xaU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xbU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xbU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xbU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xbU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xcU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xcU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xcU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xcU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xdU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xdU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xdU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xdU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xeU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xeU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xeU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xeU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xfU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xfU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xfU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xfU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x10U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x10U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x10U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x10U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x11U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x11U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x11U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x11U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x12U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x12U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x12U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x12U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x13U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x13U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x13U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x13U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x14U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x14U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x14U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x14U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x15U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x15U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x15U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x15U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x16U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x16U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x16U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x16U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x17U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x17U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x17U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x17U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x18U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x18U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x18U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x18U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x19U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x19U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x19U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x19U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1aU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1aU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1aU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1aU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1bU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1bU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1bU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1bU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1cU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1cU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1cU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1cU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1dU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1dU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1dU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1dU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1eU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1eU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1eU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1eU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1fU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1fU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1fU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1fU][3U] = 0U;
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v32) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v32), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v32);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v33) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v33), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v33);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v34) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v34), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v34);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v35) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v35), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v35);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v36) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v36), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v36);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v37) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v37), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v37);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v38) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v38), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v38);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v39) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v39), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v39);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v40) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v40), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v40);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v41) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v41), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v41);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v42) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v42), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v42);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v43) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v43), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v43);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v44) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v44), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v44);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v45) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v45), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v45);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v46) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v46), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v46);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v47) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v47), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v47);
    }
    // ALWAYSPOST at ../rtl/cache/VX_cache_data.v:83
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v0) {
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[4U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[5U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[6U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[7U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[8U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[9U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0xaU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0xbU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0xcU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0xdU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0xeU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0xfU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0x10U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0x11U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0x12U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0x13U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0x14U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0x15U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0x16U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0x17U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0x18U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0x19U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0x1aU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0x1bU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0x1cU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0x1dU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0x1eU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0x1fU] = 0U;
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag__v32) {
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0U] 
	    = vlSymsp->TOP__v__dmem_controller.__Vdlyvval__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag__v32;
    }
    // ALWAYSPOST at ../rtl/cache/VX_cache_data.v:84
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v0) {
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[4U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[5U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[6U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[7U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[8U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[9U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0xaU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0xbU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0xcU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0xdU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0xeU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0xfU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0x10U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0x11U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0x12U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0x13U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0x14U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0x15U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0x16U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0x17U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0x18U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0x19U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0x1aU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0x1bU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0x1cU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0x1dU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0x1eU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0x1fU] = 0U;
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid__v32) {
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0U] = 1U;
    }
    // ALWAYSPOST at ../rtl/cache/VX_cache_data.v:85
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v0) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[4U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[5U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[6U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[7U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[8U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[9U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0xaU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0xbU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0xcU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0xdU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0xeU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0xfU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0x10U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0x11U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0x12U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0x13U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0x14U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0x15U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0x16U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0x17U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0x18U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0x19U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0x1aU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0x1bU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0x1cU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0x1dU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0x1eU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0x1fU] = 0U;
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty__v32) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0U] 
	    = vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty__v32;
    }
    // ALWAYSPOST at ../rtl/cache/VX_cache_data.v:82
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v0) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[1U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[1U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[1U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[1U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[2U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[2U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[2U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[2U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[3U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[3U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[3U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[3U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[4U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[4U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[4U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[4U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[5U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[5U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[5U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[5U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[6U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[6U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[6U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[6U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[7U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[7U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[7U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[7U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[8U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[8U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[8U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[8U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[9U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[9U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[9U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[9U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xaU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xaU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xaU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xaU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xbU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xbU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xbU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xbU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xcU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xcU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xcU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xcU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xdU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xdU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xdU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xdU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xeU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xeU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xeU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xeU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xfU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xfU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xfU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xfU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x10U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x10U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x10U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x10U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x11U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x11U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x11U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x11U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x12U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x12U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x12U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x12U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x13U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x13U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x13U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x13U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x14U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x14U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x14U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x14U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x15U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x15U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x15U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x15U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x16U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x16U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x16U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x16U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x17U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x17U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x17U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x17U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x18U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x18U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x18U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x18U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x19U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x19U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x19U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x19U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1aU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1aU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1aU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1aU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1bU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1bU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1bU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1bU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1cU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1cU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1cU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1cU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1dU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1dU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1dU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1dU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1eU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1eU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1eU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1eU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1fU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1fU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1fU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1fU][3U] = 0U;
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v32) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v32), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v32);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v33) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v33), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v33);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v34) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v34), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v34);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v35) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v35), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v35);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v36) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v36), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v36);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v37) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v37), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v37);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v38) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v38), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v38);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v39) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v39), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v39);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v40) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v40), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v40);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v41) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v41), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v41);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v42) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v42), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v42);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v43) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v43), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v43);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v44) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v44), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v44);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v45) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v45), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v45);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v46) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v46), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v46);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v47) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v47), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v47);
    }
    // ALWAYSPOST at ../rtl/cache/VX_cache_data.v:84
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v0) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[4U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[5U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[6U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[7U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[8U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[9U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0xaU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0xbU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0xcU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0xdU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0xeU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0xfU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0x10U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0x11U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0x12U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0x13U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0x14U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0x15U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0x16U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0x17U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0x18U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0x19U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0x1aU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0x1bU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0x1cU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0x1dU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0x1eU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0x1fU] = 0U;
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid__v32) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0U] = 1U;
    }
    // ALWAYSPOST at ../rtl/cache/VX_cache_data.v:83
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v0) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[4U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[5U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[6U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[7U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[8U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[9U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0xaU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0xbU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0xcU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0xdU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0xeU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0xfU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0x10U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0x11U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0x12U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0x13U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0x14U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0x15U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0x16U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0x17U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0x18U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0x19U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0x1aU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0x1bU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0x1cU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0x1dU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0x1eU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0x1fU] = 0U;
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag__v32) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0U] 
	    = vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag__v32;
    }
    // ALWAYSPOST at ../rtl/cache/VX_cache_data.v:85
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v0) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[4U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[5U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[6U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[7U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[8U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[9U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0xaU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0xbU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0xcU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0xdU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0xeU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0xfU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0x10U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0x11U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0x12U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0x13U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0x14U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0x15U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0x16U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0x17U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0x18U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0x19U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0x1aU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0x1bU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0x1cU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0x1dU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0x1eU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0x1fU] = 0U;
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty__v32) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0U] 
	    = vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty__v32;
    }
    // ALWAYSPOST at ../rtl/cache/VX_cache_data.v:82
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v0) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[1U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[1U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[1U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[1U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[2U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[2U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[2U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[2U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[3U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[3U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[3U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[3U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[4U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[4U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[4U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[4U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[5U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[5U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[5U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[5U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[6U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[6U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[6U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[6U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[7U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[7U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[7U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[7U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[8U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[8U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[8U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[8U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[9U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[9U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[9U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[9U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xaU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xaU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xaU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xaU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xbU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xbU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xbU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xbU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xcU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xcU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xcU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xcU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xdU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xdU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xdU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xdU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xeU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xeU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xeU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xeU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xfU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xfU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xfU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xfU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x10U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x10U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x10U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x10U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x11U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x11U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x11U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x11U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x12U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x12U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x12U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x12U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x13U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x13U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x13U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x13U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x14U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x14U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x14U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x14U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x15U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x15U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x15U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x15U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x16U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x16U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x16U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x16U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x17U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x17U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x17U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x17U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x18U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x18U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x18U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x18U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x19U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x19U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x19U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x19U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1aU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1aU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1aU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1aU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1bU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1bU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1bU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1bU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1cU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1cU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1cU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1cU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1dU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1dU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1dU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1dU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1eU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1eU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1eU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1eU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1fU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1fU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1fU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1fU][3U] = 0U;
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v32) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v32), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v32);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v33) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v33), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v33);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v34) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v34), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v34);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v35) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v35), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v35);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v36) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v36), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v36);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v37) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v37), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v37);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v38) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v38), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v38);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v39) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v39), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v39);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v40) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v40), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v40);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v41) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v41), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v41);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v42) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v42), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v42);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v43) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v43), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v43);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v44) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v44), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v44);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v45) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v45), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v45);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v46) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v46), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v46);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v47) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v47), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v47);
    }
    // ALWAYSPOST at ../rtl/cache/VX_cache_data.v:84
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v0) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[4U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[5U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[6U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[7U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[8U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[9U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0xaU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0xbU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0xcU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0xdU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0xeU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0xfU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0x10U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0x11U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0x12U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0x13U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0x14U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0x15U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0x16U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0x17U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0x18U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0x19U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0x1aU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0x1bU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0x1cU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0x1dU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0x1eU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0x1fU] = 0U;
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid__v32) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0U] = 1U;
    }
    // ALWAYSPOST at ../rtl/cache/VX_cache_data.v:83
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v0) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[4U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[5U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[6U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[7U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[8U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[9U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0xaU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0xbU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0xcU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0xdU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0xeU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0xfU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0x10U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0x11U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0x12U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0x13U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0x14U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0x15U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0x16U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0x17U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0x18U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0x19U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0x1aU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0x1bU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0x1cU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0x1dU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0x1eU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0x1fU] = 0U;
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag__v32) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0U] 
	    = vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag__v32;
    }
    // ALWAYSPOST at ../rtl/cache/VX_cache_data.v:85
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v0) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[4U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[5U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[6U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[7U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[8U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[9U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0xaU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0xbU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0xcU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0xdU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0xeU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0xfU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0x10U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0x11U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0x12U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0x13U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0x14U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0x15U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0x16U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0x17U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0x18U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0x19U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0x1aU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0x1bU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0x1cU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0x1dU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0x1eU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0x1fU] = 0U;
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty__v32) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0U] 
	    = vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty__v32;
    }
    // ALWAYSPOST at ../rtl/cache/VX_cache_data.v:82
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v0) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[1U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[1U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[1U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[1U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[2U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[2U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[2U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[2U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[3U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[3U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[3U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[3U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[4U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[4U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[4U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[4U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[5U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[5U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[5U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[5U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[6U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[6U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[6U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[6U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[7U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[7U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[7U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[7U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[8U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[8U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[8U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[8U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[9U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[9U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[9U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[9U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xaU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xaU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xaU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xaU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xbU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xbU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xbU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xbU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xcU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xcU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xcU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xcU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xdU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xdU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xdU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xdU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xeU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xeU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xeU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xeU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xfU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xfU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xfU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xfU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x10U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x10U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x10U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x10U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x11U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x11U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x11U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x11U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x12U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x12U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x12U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x12U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x13U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x13U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x13U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x13U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x14U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x14U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x14U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x14U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x15U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x15U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x15U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x15U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x16U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x16U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x16U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x16U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x17U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x17U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x17U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x17U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x18U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x18U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x18U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x18U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x19U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x19U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x19U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x19U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1aU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1aU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1aU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1aU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1bU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1bU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1bU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1bU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1cU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1cU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1cU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1cU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1dU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1dU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1dU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1dU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1eU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1eU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1eU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1eU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1fU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1fU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1fU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1fU][3U] = 0U;
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v32) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v32), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v32);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v33) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v33), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v33);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v34) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v34), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v34);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v35) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v35), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v35);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v36) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v36), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v36);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v37) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v37), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v37);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v38) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v38), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v38);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v39) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v39), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v39);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v40) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v40), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v40);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v41) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v41), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v41);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v42) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v42), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v42);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v43) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v43), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v43);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v44) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v44), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v44);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v45) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v45), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v45);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v46) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v46), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v46);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v47) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v47), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v47);
    }
    // ALWAYSPOST at ../rtl/cache/VX_cache_data.v:84
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v0) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[4U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[5U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[6U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[7U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[8U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[9U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0xaU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0xbU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0xcU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0xdU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0xeU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0xfU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0x10U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0x11U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0x12U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0x13U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0x14U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0x15U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0x16U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0x17U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0x18U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0x19U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0x1aU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0x1bU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0x1cU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0x1dU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0x1eU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0x1fU] = 0U;
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid__v32) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0U] = 1U;
    }
    // ALWAYSPOST at ../rtl/cache/VX_cache_data.v:83
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v0) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[4U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[5U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[6U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[7U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[8U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[9U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0xaU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0xbU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0xcU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0xdU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0xeU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0xfU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0x10U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0x11U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0x12U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0x13U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0x14U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0x15U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0x16U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0x17U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0x18U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0x19U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0x1aU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0x1bU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0x1cU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0x1dU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0x1eU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0x1fU] = 0U;
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag__v32) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0U] 
	    = vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag__v32;
    }
    // ALWAYSPOST at ../rtl/cache/VX_cache_data.v:85
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v0) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[4U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[5U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[6U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[7U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[8U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[9U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0xaU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0xbU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0xcU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0xdU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0xeU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0xfU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0x10U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0x11U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0x12U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0x13U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0x14U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0x15U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0x16U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0x17U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0x18U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0x19U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0x1aU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0x1bU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0x1cU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0x1dU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0x1eU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0x1fU] = 0U;
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty__v32) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0U] 
	    = vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty__v32;
    }
    // ALWAYSPOST at ../rtl/cache/VX_cache_data.v:82
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v0) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[1U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[1U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[1U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[1U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[2U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[2U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[2U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[2U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[3U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[3U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[3U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[3U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[4U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[4U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[4U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[4U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[5U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[5U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[5U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[5U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[6U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[6U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[6U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[6U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[7U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[7U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[7U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[7U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[8U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[8U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[8U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[8U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[9U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[9U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[9U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[9U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xaU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xaU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xaU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xaU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xbU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xbU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xbU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xbU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xcU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xcU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xcU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xcU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xdU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xdU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xdU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xdU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xeU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xeU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xeU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xeU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xfU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xfU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xfU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xfU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x10U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x10U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x10U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x10U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x11U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x11U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x11U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x11U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x12U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x12U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x12U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x12U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x13U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x13U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x13U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x13U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x14U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x14U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x14U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x14U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x15U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x15U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x15U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x15U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x16U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x16U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x16U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x16U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x17U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x17U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x17U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x17U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x18U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x18U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x18U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x18U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x19U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x19U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x19U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x19U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1aU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1aU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1aU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1aU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1bU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1bU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1bU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1bU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1cU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1cU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1cU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1cU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1dU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1dU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1dU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1dU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1eU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1eU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1eU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1eU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1fU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1fU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1fU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1fU][3U] = 0U;
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v32) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v32), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v32);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v33) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v33), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v33);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v34) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v34), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v34);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v35) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v35), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v35);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v36) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v36), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v36);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v37) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v37), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v37);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v38) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v38), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v38);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v39) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v39), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v39);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v40) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v40), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v40);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v41) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v41), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v41);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v42) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v42), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v42);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v43) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v43), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v43);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v44) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v44), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v44);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v45) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v45), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v45);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v46) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v46), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v46);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v47) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v47), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v47);
    }
    // ALWAYSPOST at ../rtl/cache/VX_cache_data.v:84
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v0) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[4U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[5U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[6U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[7U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[8U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[9U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0xaU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0xbU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0xcU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0xdU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0xeU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0xfU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0x10U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0x11U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0x12U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0x13U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0x14U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0x15U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0x16U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0x17U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0x18U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0x19U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0x1aU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0x1bU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0x1cU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0x1dU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0x1eU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0x1fU] = 0U;
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid__v32) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0U] = 1U;
    }
    // ALWAYSPOST at ../rtl/cache/VX_cache_data.v:83
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v0) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[4U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[5U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[6U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[7U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[8U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[9U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0xaU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0xbU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0xcU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0xdU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0xeU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0xfU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0x10U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0x11U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0x12U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0x13U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0x14U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0x15U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0x16U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0x17U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0x18U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0x19U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0x1aU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0x1bU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0x1cU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0x1dU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0x1eU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0x1fU] = 0U;
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag__v32) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0U] 
	    = vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag__v32;
    }
    // ALWAYSPOST at ../rtl/cache/VX_cache_data.v:85
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v0) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[4U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[5U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[6U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[7U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[8U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[9U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0xaU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0xbU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0xcU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0xdU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0xeU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0xfU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0x10U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0x11U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0x12U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0x13U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0x14U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0x15U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0x16U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0x17U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0x18U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0x19U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0x1aU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0x1bU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0x1cU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0x1dU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0x1eU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0x1fU] = 0U;
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty__v32) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0U] 
	    = vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty__v32;
    }
    // ALWAYSPOST at ../rtl/cache/VX_cache_data.v:82
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v0) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[1U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[1U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[1U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[1U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[2U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[2U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[2U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[2U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[3U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[3U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[3U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[3U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[4U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[4U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[4U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[4U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[5U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[5U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[5U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[5U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[6U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[6U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[6U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[6U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[7U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[7U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[7U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[7U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[8U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[8U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[8U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[8U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[9U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[9U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[9U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[9U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xaU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xaU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xaU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xaU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xbU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xbU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xbU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xbU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xcU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xcU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xcU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xcU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xdU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xdU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xdU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xdU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xeU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xeU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xeU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xeU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xfU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xfU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xfU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xfU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x10U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x10U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x10U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x10U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x11U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x11U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x11U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x11U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x12U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x12U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x12U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x12U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x13U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x13U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x13U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x13U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x14U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x14U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x14U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x14U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x15U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x15U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x15U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x15U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x16U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x16U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x16U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x16U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x17U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x17U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x17U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x17U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x18U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x18U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x18U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x18U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x19U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x19U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x19U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x19U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1aU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1aU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1aU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1aU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1bU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1bU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1bU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1bU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1cU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1cU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1cU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1cU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1dU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1dU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1dU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1dU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1eU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1eU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1eU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1eU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1fU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1fU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1fU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1fU][3U] = 0U;
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v32) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v32), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v32);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v33) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v33), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v33);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v34) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v34), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v34);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v35) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v35), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v35);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v36) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v36), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v36);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v37) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v37), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v37);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v38) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v38), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v38);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v39) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v39), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v39);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v40) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v40), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v40);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v41) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v41), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v41);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v42) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v42), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v42);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v43) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v43), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v43);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v44) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v44), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v44);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v45) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v45), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v45);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v46) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v46), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v46);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v47) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v47), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v47);
    }
    // ALWAYSPOST at ../rtl/cache/VX_cache_data.v:84
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v0) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[4U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[5U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[6U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[7U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[8U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[9U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0xaU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0xbU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0xcU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0xdU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0xeU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0xfU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0x10U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0x11U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0x12U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0x13U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0x14U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0x15U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0x16U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0x17U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0x18U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0x19U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0x1aU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0x1bU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0x1cU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0x1dU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0x1eU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0x1fU] = 0U;
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid__v32) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0U] = 1U;
    }
    // ALWAYSPOST at ../rtl/cache/VX_cache_data.v:83
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v0) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[4U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[5U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[6U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[7U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[8U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[9U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0xaU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0xbU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0xcU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0xdU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0xeU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0xfU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0x10U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0x11U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0x12U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0x13U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0x14U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0x15U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0x16U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0x17U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0x18U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0x19U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0x1aU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0x1bU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0x1cU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0x1dU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0x1eU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0x1fU] = 0U;
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag__v32) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0U] 
	    = vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag__v32;
    }
    // ALWAYSPOST at ../rtl/cache/VX_cache_data.v:85
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v0) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[4U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[5U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[6U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[7U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[8U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[9U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0xaU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0xbU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0xcU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0xdU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0xeU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0xfU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0x10U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0x11U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0x12U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0x13U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0x14U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0x15U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0x16U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0x17U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0x18U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0x19U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0x1aU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0x1bU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0x1cU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0x1dU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0x1eU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0x1fU] = 0U;
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty__v32) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0U] 
	    = vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty__v32;
    }
    // ALWAYSPOST at ../rtl/cache/VX_cache_data.v:82
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v0) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[1U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[1U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[1U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[1U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[2U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[2U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[2U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[2U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[3U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[3U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[3U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[3U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[4U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[4U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[4U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[4U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[5U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[5U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[5U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[5U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[6U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[6U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[6U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[6U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[7U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[7U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[7U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[7U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[8U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[8U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[8U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[8U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[9U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[9U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[9U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[9U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xaU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xaU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xaU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xaU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xbU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xbU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xbU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xbU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xcU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xcU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xcU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xcU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xdU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xdU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xdU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xdU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xeU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xeU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xeU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xeU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xfU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xfU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xfU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xfU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x10U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x10U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x10U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x10U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x11U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x11U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x11U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x11U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x12U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x12U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x12U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x12U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x13U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x13U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x13U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x13U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x14U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x14U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x14U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x14U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x15U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x15U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x15U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x15U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x16U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x16U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x16U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x16U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x17U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x17U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x17U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x17U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x18U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x18U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x18U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x18U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x19U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x19U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x19U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x19U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1aU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1aU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1aU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1aU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1bU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1bU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1bU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1bU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1cU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1cU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1cU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1cU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1dU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1dU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1dU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1dU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1eU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1eU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1eU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1eU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1fU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1fU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1fU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1fU][3U] = 0U;
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v32) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v32), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v32);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v33) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v33), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v33);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v34) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v34), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v34);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v35) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v35), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v35);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v36) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v36), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v36);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v37) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v37), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v37);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v38) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v38), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v38);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v39) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v39), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v39);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v40) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v40), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v40);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v41) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v41), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v41);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v42) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v42), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v42);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v43) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v43), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v43);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v44) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v44), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v44);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v45) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v45), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v45);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v46) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v46), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v46);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v47) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v47), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v47);
    }
    // ALWAYSPOST at ../rtl/cache/VX_cache_data.v:84
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v0) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[4U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[5U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[6U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[7U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[8U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[9U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0xaU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0xbU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0xcU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0xdU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0xeU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0xfU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0x10U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0x11U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0x12U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0x13U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0x14U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0x15U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0x16U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0x17U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0x18U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0x19U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0x1aU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0x1bU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0x1cU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0x1dU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0x1eU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0x1fU] = 0U;
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid__v32) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0U] = 1U;
    }
    // ALWAYSPOST at ../rtl/cache/VX_cache_data.v:83
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v0) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[4U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[5U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[6U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[7U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[8U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[9U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0xaU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0xbU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0xcU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0xdU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0xeU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0xfU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0x10U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0x11U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0x12U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0x13U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0x14U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0x15U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0x16U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0x17U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0x18U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0x19U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0x1aU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0x1bU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0x1cU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0x1dU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0x1eU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0x1fU] = 0U;
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag__v32) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0U] 
	    = vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag__v32;
    }
    // ALWAYSPOST at ../rtl/cache/VX_cache_data.v:85
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v0) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[4U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[5U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[6U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[7U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[8U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[9U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0xaU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0xbU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0xcU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0xdU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0xeU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0xfU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0x10U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0x11U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0x12U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0x13U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0x14U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0x15U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0x16U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0x17U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0x18U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0x19U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0x1aU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0x1bU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0x1cU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0x1dU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0x1eU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0x1fU] = 0U;
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty__v32) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty[0U] 
	    = vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty__v32;
    }
    // ALWAYSPOST at ../rtl/cache/VX_cache_data.v:82
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v0) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[1U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[1U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[1U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[1U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[2U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[2U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[2U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[2U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[3U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[3U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[3U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[3U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[4U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[4U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[4U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[4U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[5U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[5U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[5U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[5U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[6U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[6U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[6U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[6U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[7U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[7U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[7U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[7U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[8U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[8U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[8U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[8U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[9U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[9U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[9U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[9U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xaU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xaU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xaU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xaU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xbU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xbU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xbU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xbU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xcU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xcU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xcU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xcU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xdU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xdU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xdU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xdU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xeU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xeU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xeU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xeU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xfU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xfU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xfU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0xfU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x10U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x10U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x10U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x10U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x11U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x11U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x11U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x11U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x12U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x12U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x12U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x12U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x13U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x13U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x13U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x13U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x14U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x14U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x14U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x14U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x15U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x15U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x15U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x15U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x16U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x16U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x16U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x16U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x17U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x17U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x17U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x17U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x18U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x18U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x18U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x18U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x19U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x19U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x19U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x19U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1aU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1aU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1aU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1aU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1bU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1bU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1bU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1bU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1cU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1cU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1cU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1cU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1dU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1dU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1dU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1dU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1eU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1eU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1eU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1eU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1fU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1fU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1fU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data[0x1fU][3U] = 0U;
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v32) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v32), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v32);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v33) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v33), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v33);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v34) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v34), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v34);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v35) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v35), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v35);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v36) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v36), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v36);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v37) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v37), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v37);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v38) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v38), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v38);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v39) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v39), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v39);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v40) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v40), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v40);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v41) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v41), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v41);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v42) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v42), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v42);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v43) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v43), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v43);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v44) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v44), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v44);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v45) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v45), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v45);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v46) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v46), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v46);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v47) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v47), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v47);
    }
    // ALWAYSPOST at ../rtl/cache/VX_cache_data.v:84
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v0) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[4U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[5U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[6U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[7U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[8U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[9U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0xaU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0xbU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0xcU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0xdU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0xeU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0xfU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0x10U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0x11U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0x12U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0x13U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0x14U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0x15U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0x16U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0x17U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0x18U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0x19U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0x1aU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0x1bU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0x1cU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0x1dU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0x1eU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0x1fU] = 0U;
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid__v32) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid[0U] = 1U;
    }
    // ALWAYSPOST at ../rtl/cache/VX_cache_data.v:83
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data__v0) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[4U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[5U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[6U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[7U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[8U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[9U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0xaU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0xbU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0xcU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0xdU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0xeU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0xfU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0x10U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0x11U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0x12U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0x13U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0x14U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0x15U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0x16U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0x17U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0x18U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0x19U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0x1aU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0x1bU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0x1cU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0x1dU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0x1eU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0x1fU] = 0U;
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag__v32) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag[0U] 
	    = vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag__v32;
    }
    // ALWAYSPOST at ../rtl/cache/VX_cache_data.v:85
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v0) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[4U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[5U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[6U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[7U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[8U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[9U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0xaU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0xbU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0xcU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0xdU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0xeU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0xfU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0x10U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0x11U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0x12U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0x13U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0x14U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0x15U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0x16U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0x17U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0x18U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0x19U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0x1aU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0x1bU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0x1cU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0x1dU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0x1eU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0x1fU] = 0U;
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty__v32) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty[0U] 
	    = vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty__v32;
    }
    // ALWAYSPOST at ../rtl/cache/VX_cache_data.v:82
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v0) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[1U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[1U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[1U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[1U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[2U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[2U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[2U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[2U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[3U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[3U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[3U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[3U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[4U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[4U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[4U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[4U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[5U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[5U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[5U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[5U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[6U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[6U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[6U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[6U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[7U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[7U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[7U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[7U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[8U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[8U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[8U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[8U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[9U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[9U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[9U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[9U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xaU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xaU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xaU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xaU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xbU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xbU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xbU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xbU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xcU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xcU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xcU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xcU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xdU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xdU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xdU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xdU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xeU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xeU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xeU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xeU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xfU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xfU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xfU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0xfU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x10U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x10U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x10U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x10U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x11U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x11U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x11U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x11U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x12U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x12U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x12U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x12U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x13U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x13U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x13U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x13U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x14U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x14U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x14U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x14U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x15U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x15U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x15U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x15U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x16U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x16U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x16U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x16U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x17U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x17U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x17U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x17U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x18U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x18U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x18U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x18U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x19U][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x19U][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x19U][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x19U][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1aU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1aU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1aU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1aU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1bU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1bU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1bU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1bU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1cU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1cU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1cU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1cU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1dU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1dU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1dU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1dU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1eU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1eU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1eU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1eU][3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1fU][0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1fU][1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1fU][2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data[0x1fU][3U] = 0U;
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v32) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v32), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v32);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v33) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v33), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v33);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v34) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v34), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v34);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v35) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v35), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v35);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v36) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v36), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v36);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v37) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v37), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v37);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v38) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v38), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v38);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v39) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v39), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v39);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v40) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v40), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v40);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v41) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v41), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v41);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v42) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v42), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v42);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v43) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v43), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v43);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v44) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v44), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v44);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v45) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v45), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v45);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v46) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v46), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v46);
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v47) {
	VL_ASSIGNSEL_WIII(8,(IData)(vlSymsp->TOP__v__dmem_controller.__Vdlyvlsb__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v47), 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
			  [0U], vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v47);
    }
    // ALWAYSPOST at ../rtl/cache/VX_cache_data.v:84
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v0) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[4U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[5U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[6U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[7U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[8U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[9U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0xaU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0xbU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0xcU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0xdU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0xeU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0xfU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0x10U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0x11U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0x12U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0x13U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0x14U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0x15U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0x16U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0x17U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0x18U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0x19U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0x1aU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0x1bU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0x1cU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0x1dU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0x1eU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0x1fU] = 0U;
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid__v32) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid[0U] = 1U;
    }
    // ALWAYSPOST at ../rtl/cache/VX_cache_data.v:83
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data__v0) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[1U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[2U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[3U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[4U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[5U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[6U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[7U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[8U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[9U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0xaU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0xbU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0xcU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0xdU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0xeU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0xfU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0x10U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0x11U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0x12U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0x13U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0x14U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0x15U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0x16U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0x17U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0x18U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0x19U] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0x1aU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0x1bU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0x1cU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0x1dU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0x1eU] = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0x1fU] = 0U;
    }
    if (vlSymsp->TOP__v__dmem_controller.__Vdlyvset__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag__v32) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag[0U] 
	    = vlSymsp->TOP__v__dmem_controller.__Vdlyvval__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag__v32;
    }
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__global_way_to_evict 
	= vlSymsp->TOP__v__dmem_controller.__Vdly__dcache__DOT__global_way_to_evict;
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__way_to_update 
	= vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__global_way_to_evict;
    vlSymsp->TOP__v__dmem_controller.icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__dirty_use 
	= vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty
	[0U];
    vlSymsp->TOP__v__dmem_controller.icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__data_use[0U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
	[0U][0U];
    vlSymsp->TOP__v__dmem_controller.icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__data_use[1U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
	[0U][1U];
    vlSymsp->TOP__v__dmem_controller.icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__data_use[2U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
	[0U][2U];
    vlSymsp->TOP__v__dmem_controller.icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__data_use[3U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
	[0U][3U];
    vlSymsp->TOP__v__dmem_controller.icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__tag_use 
	= vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag
	[0U];
    vlSymsp->TOP__v__dmem_controller.icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__valid_use 
	= vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid
	[0U];
    vlSymsp->TOP__v__dmem_controller.icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__dirty_use 
	= vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty
	[0U];
    vlSymsp->TOP__v__dmem_controller.icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__data_use[0U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
	[0U][0U];
    vlSymsp->TOP__v__dmem_controller.icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__data_use[1U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
	[0U][1U];
    vlSymsp->TOP__v__dmem_controller.icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__data_use[2U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
	[0U][2U];
    vlSymsp->TOP__v__dmem_controller.icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__data_use[3U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
	[0U][3U];
    vlSymsp->TOP__v__dmem_controller.icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__tag_use 
	= vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag
	[0U];
    vlSymsp->TOP__v__dmem_controller.icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__valid_use 
	= vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid
	[0U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__dirty_use 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty
	[0U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__data_use[0U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
	[0U][0U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__data_use[1U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
	[0U][1U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__data_use[2U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
	[0U][2U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__data_use[3U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
	[0U][3U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__valid_use 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid
	[0U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__tag_use 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag
	[0U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__dirty_use 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty
	[0U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__data_use[0U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
	[0U][0U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__data_use[1U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
	[0U][1U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__data_use[2U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
	[0U][2U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__data_use[3U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
	[0U][3U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__valid_use 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid
	[0U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__tag_use 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag
	[0U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__dirty_use 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty
	[0U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__data_use[0U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
	[0U][0U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__data_use[1U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
	[0U][1U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__data_use[2U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
	[0U][2U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__data_use[3U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
	[0U][3U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__valid_use 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid
	[0U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__tag_use 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag
	[0U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__dirty_use 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty
	[0U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__data_use[0U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
	[0U][0U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__data_use[1U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
	[0U][1U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__data_use[2U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
	[0U][2U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__data_use[3U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
	[0U][3U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__valid_use 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid
	[0U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__tag_use 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag
	[0U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__dirty_use 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty
	[0U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__data_use[0U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
	[0U][0U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__data_use[1U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
	[0U][1U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__data_use[2U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
	[0U][2U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__data_use[3U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
	[0U][3U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__valid_use 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid
	[0U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__tag_use 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag
	[0U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__dirty_use 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty
	[0U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__data_use[0U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
	[0U][0U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__data_use[1U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
	[0U][1U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__data_use[2U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
	[0U][2U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__data_use[3U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
	[0U][3U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__valid_use 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid
	[0U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__tag_use 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag
	[0U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__dirty_use 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty
	[0U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__data_use[0U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
	[0U][0U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__data_use[1U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
	[0U][1U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__data_use[2U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
	[0U][2U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__data_use[3U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
	[0U][3U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__valid_use 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid
	[0U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__tag_use 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag
	[0U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__dirty_use 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty
	[0U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__data_use[0U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
	[0U][0U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__data_use[1U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
	[0U][1U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__data_use[2U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
	[0U][2U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__data_use[3U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
	[0U][3U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__valid_use 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid
	[0U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__tag_use 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag
	[0U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__way_to_update 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__global_way_to_evict;
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__way_to_update 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__global_way_to_evict;
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__way_to_update 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__global_way_to_evict;
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__way_to_update 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__global_way_to_evict;
}

VL_INLINE_OPT void Vcache_simX_VX_dmem_controller__V0_VB1000::_sequent__TOP__v__dmem_controller__4(Vcache_simX__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_PRINTF("        Vcache_simX_VX_dmem_controller__V0_VB1000::_sequent__TOP__v__dmem_controller__4\n"); );
    Vcache_simX* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__state 
	= vlSymsp->TOP__v__dmem_controller.__Vdly__icache__DOT__state;
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__state 
	= vlSymsp->TOP__v__dmem_controller.__Vdly__dcache__DOT__state;
}

VL_INLINE_OPT void Vcache_simX_VX_dmem_controller__V0_VB1000::_combo__TOP__v__dmem_controller__5(Vcache_simX__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_PRINTF("        Vcache_simX_VX_dmem_controller__V0_VB1000::_combo__TOP__v__dmem_controller__5\n"); );
    Vcache_simX* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__use_valid 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__stored_valid)
	    ? (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__stored_valid)
	    : (IData)(vlTOPp->in_icache_valid_pc_addr));
}

void Vcache_simX_VX_dmem_controller__V0_VB1000::_settle__TOP__v__dmem_controller__6(Vcache_simX__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_PRINTF("        Vcache_simX_VX_dmem_controller__V0_VB1000::_settle__TOP__v__dmem_controller__6\n"); );
    Vcache_simX* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__way_to_update 
	= vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__global_way_to_evict;
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__use_valid 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__stored_valid)
	    ? (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__stored_valid)
	    : (IData)(vlTOPp->in_icache_valid_pc_addr));
    vlSymsp->TOP__v__dmem_controller.icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__dirty_use 
	= vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty
	[0U];
    vlSymsp->TOP__v__dmem_controller.icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__data_use[0U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
	[0U][0U];
    vlSymsp->TOP__v__dmem_controller.icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__data_use[1U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
	[0U][1U];
    vlSymsp->TOP__v__dmem_controller.icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__data_use[2U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
	[0U][2U];
    vlSymsp->TOP__v__dmem_controller.icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__data_use[3U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
	[0U][3U];
    vlSymsp->TOP__v__dmem_controller.icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__tag_use 
	= vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag
	[0U];
    vlSymsp->TOP__v__dmem_controller.icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__valid_use 
	= vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid
	[0U];
    vlSymsp->TOP__v__dmem_controller.icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__dirty_use 
	= vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty
	[0U];
    vlSymsp->TOP__v__dmem_controller.icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__data_use[0U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
	[0U][0U];
    vlSymsp->TOP__v__dmem_controller.icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__data_use[1U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
	[0U][1U];
    vlSymsp->TOP__v__dmem_controller.icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__data_use[2U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
	[0U][2U];
    vlSymsp->TOP__v__dmem_controller.icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__data_use[3U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
	[0U][3U];
    vlSymsp->TOP__v__dmem_controller.icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__tag_use 
	= vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag
	[0U];
    vlSymsp->TOP__v__dmem_controller.icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__valid_use 
	= vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid
	[0U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__dirty_use 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty
	[0U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__data_use[0U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
	[0U][0U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__data_use[1U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
	[0U][1U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__data_use[2U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
	[0U][2U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__data_use[3U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
	[0U][3U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__valid_use 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid
	[0U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__tag_use 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag
	[0U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__dirty_use 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty
	[0U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__data_use[0U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
	[0U][0U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__data_use[1U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
	[0U][1U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__data_use[2U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
	[0U][2U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__data_use[3U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
	[0U][3U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__valid_use 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid
	[0U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__tag_use 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag
	[0U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__dirty_use 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty
	[0U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__data_use[0U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
	[0U][0U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__data_use[1U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
	[0U][1U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__data_use[2U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
	[0U][2U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__data_use[3U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
	[0U][3U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__valid_use 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid
	[0U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__tag_use 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag
	[0U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__dirty_use 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty
	[0U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__data_use[0U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
	[0U][0U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__data_use[1U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
	[0U][1U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__data_use[2U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
	[0U][2U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__data_use[3U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
	[0U][3U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__valid_use 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid
	[0U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__tag_use 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag
	[0U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__dirty_use 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty
	[0U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__data_use[0U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
	[0U][0U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__data_use[1U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
	[0U][1U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__data_use[2U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
	[0U][2U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__data_use[3U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
	[0U][3U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__valid_use 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid
	[0U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__tag_use 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag
	[0U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__dirty_use 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty
	[0U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__data_use[0U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
	[0U][0U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__data_use[1U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
	[0U][1U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__data_use[2U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
	[0U][2U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__data_use[3U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
	[0U][3U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__valid_use 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid
	[0U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__tag_use 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag
	[0U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__dirty_use 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__dirty
	[0U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__data_use[0U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
	[0U][0U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__data_use[1U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
	[0U][1U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__data_use[2U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
	[0U][2U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__data_use[3U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__data
	[0U][3U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__valid_use 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__valid
	[0U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__tag_use 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT__data_structures__DOT__tag
	[0U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__dirty_use 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__dirty
	[0U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__data_use[0U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
	[0U][0U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__data_use[1U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
	[0U][1U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__data_use[2U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
	[0U][2U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__data_use[3U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__data
	[0U][3U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__valid_use 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__valid
	[0U];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__tag_use 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT__data_structures__DOT__tag
	[0U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__way_to_update 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__global_way_to_evict;
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__way_to_update 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__global_way_to_evict;
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__way_to_update 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__global_way_to_evict;
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__way_to_update 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__global_way_to_evict;
    vlSymsp->TOP__v__dmem_controller.__PVT__sm_driver_in_valid 
	= ((IData)(vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_valid) 
	   & VL_NEGATE_I((IData)((0xffU == (0xffU & 
					    ((vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[1U] 
					      << 8U) 
					     | (vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[0U] 
						>> 0x18U)))))));
    vlSymsp->TOP__v__dmem_controller.__PVT__cache_driver_in_valid 
	= ((IData)(vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_valid) 
	   & VL_NEGATE_I((IData)((0xffU != (0xffU & 
					    ((vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[1U] 
					      << 8U) 
					     | (vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[0U] 
						>> 0x18U)))))));
    // ALWAYS at ../rtl/cache/VX_cache_bank_valid.v:24
    vlSymsp->TOP__v__dmem_controller.icache__DOT__multip_banks__DOT____Vlvbound1 
	= vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__use_valid;
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__thread_track_banks 
	= vlSymsp->TOP__v__dmem_controller.icache__DOT__multip_banks__DOT____Vlvbound1;
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__dirty_use_per_way 
	= ((2U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__dirty_use_per_way)) 
	   | (IData)(vlSymsp->TOP__v__dmem_controller.icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__dirty_use));
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[0U] 
	= vlSymsp->TOP__v__dmem_controller.icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__data_use[0U];
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[1U] 
	= vlSymsp->TOP__v__dmem_controller.icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__data_use[1U];
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[2U] 
	= vlSymsp->TOP__v__dmem_controller.icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__data_use[2U];
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[3U] 
	= vlSymsp->TOP__v__dmem_controller.icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__data_use[3U];
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__tag_use_per_way 
	= ((VL_ULL(0x3fffff800000) & vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__tag_use_per_way) 
	   | (IData)((IData)(vlSymsp->TOP__v__dmem_controller.icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__tag_use)));
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__valid_use_per_way 
	= ((2U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__valid_use_per_way)) 
	   | (IData)(vlSymsp->TOP__v__dmem_controller.icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__valid_use));
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__dirty_use_per_way 
	= ((1U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__dirty_use_per_way)) 
	   | ((IData)(vlSymsp->TOP__v__dmem_controller.icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__dirty_use) 
	      << 1U));
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[4U] 
	= vlSymsp->TOP__v__dmem_controller.icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__data_use[0U];
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[5U] 
	= vlSymsp->TOP__v__dmem_controller.icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__data_use[1U];
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[6U] 
	= vlSymsp->TOP__v__dmem_controller.icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__data_use[2U];
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[7U] 
	= vlSymsp->TOP__v__dmem_controller.icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__data_use[3U];
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__tag_use_per_way 
	= ((VL_ULL(0x7fffff) & vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__tag_use_per_way) 
	   | ((QData)((IData)(vlSymsp->TOP__v__dmem_controller.icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__tag_use)) 
	      << 0x17U));
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__valid_use_per_way 
	= ((1U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__valid_use_per_way)) 
	   | ((IData)(vlSymsp->TOP__v__dmem_controller.icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__valid_use) 
	      << 1U));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__dirty_use_per_way 
	= ((2U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__dirty_use_per_way)) 
	   | (IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__dirty_use));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[0U] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__data_use[0U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[1U] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__data_use[1U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[2U] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__data_use[2U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[3U] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__data_use[3U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__valid_use_per_way 
	= ((2U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__valid_use_per_way)) 
	   | (IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__valid_use));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__tag_use_per_way 
	= ((VL_ULL(0x3ffffe00000) & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__tag_use_per_way) 
	   | (IData)((IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__tag_use)));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__dirty_use_per_way 
	= ((1U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__dirty_use_per_way)) 
	   | ((IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__dirty_use) 
	      << 1U));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[4U] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__data_use[0U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[5U] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__data_use[1U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[6U] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__data_use[2U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[7U] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__data_use[3U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__valid_use_per_way 
	= ((1U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__valid_use_per_way)) 
	   | ((IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__valid_use) 
	      << 1U));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__tag_use_per_way 
	= ((VL_ULL(0x1fffff) & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__tag_use_per_way) 
	   | ((QData)((IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__tag_use)) 
	      << 0x15U));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__dirty_use_per_way 
	= ((2U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__dirty_use_per_way)) 
	   | (IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__dirty_use));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[0U] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__data_use[0U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[1U] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__data_use[1U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[2U] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__data_use[2U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[3U] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__data_use[3U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__valid_use_per_way 
	= ((2U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__valid_use_per_way)) 
	   | (IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__valid_use));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__tag_use_per_way 
	= ((VL_ULL(0x3ffffe00000) & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__tag_use_per_way) 
	   | (IData)((IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__tag_use)));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__dirty_use_per_way 
	= ((1U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__dirty_use_per_way)) 
	   | ((IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__dirty_use) 
	      << 1U));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[4U] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__data_use[0U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[5U] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__data_use[1U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[6U] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__data_use[2U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[7U] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__data_use[3U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__valid_use_per_way 
	= ((1U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__valid_use_per_way)) 
	   | ((IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__valid_use) 
	      << 1U));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__tag_use_per_way 
	= ((VL_ULL(0x1fffff) & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__tag_use_per_way) 
	   | ((QData)((IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__tag_use)) 
	      << 0x15U));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__dirty_use_per_way 
	= ((2U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__dirty_use_per_way)) 
	   | (IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__dirty_use));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[0U] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__data_use[0U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[1U] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__data_use[1U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[2U] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__data_use[2U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[3U] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__data_use[3U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__valid_use_per_way 
	= ((2U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__valid_use_per_way)) 
	   | (IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__valid_use));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__tag_use_per_way 
	= ((VL_ULL(0x3ffffe00000) & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__tag_use_per_way) 
	   | (IData)((IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__tag_use)));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__dirty_use_per_way 
	= ((1U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__dirty_use_per_way)) 
	   | ((IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__dirty_use) 
	      << 1U));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[4U] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__data_use[0U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[5U] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__data_use[1U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[6U] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__data_use[2U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[7U] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__data_use[3U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__valid_use_per_way 
	= ((1U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__valid_use_per_way)) 
	   | ((IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__valid_use) 
	      << 1U));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__tag_use_per_way 
	= ((VL_ULL(0x1fffff) & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__tag_use_per_way) 
	   | ((QData)((IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__tag_use)) 
	      << 0x15U));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__dirty_use_per_way 
	= ((2U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__dirty_use_per_way)) 
	   | (IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__dirty_use));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[0U] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__data_use[0U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[1U] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__data_use[1U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[2U] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__data_use[2U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[3U] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__data_use[3U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__valid_use_per_way 
	= ((2U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__valid_use_per_way)) 
	   | (IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__valid_use));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__tag_use_per_way 
	= ((VL_ULL(0x3ffffe00000) & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__tag_use_per_way) 
	   | (IData)((IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__tag_use)));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__dirty_use_per_way 
	= ((1U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__dirty_use_per_way)) 
	   | ((IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__dirty_use) 
	      << 1U));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[4U] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__data_use[0U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[5U] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__data_use[1U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[6U] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__data_use[2U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[7U] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__data_use[3U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__valid_use_per_way 
	= ((1U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__valid_use_per_way)) 
	   | ((IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__valid_use) 
	      << 1U));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__tag_use_per_way 
	= ((VL_ULL(0x1fffff) & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__tag_use_per_way) 
	   | ((QData)((IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__tag_use)) 
	      << 0x15U));
}

VL_INLINE_OPT void Vcache_simX_VX_dmem_controller__V0_VB1000::_combo__TOP__v__dmem_controller__7(Vcache_simX__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_PRINTF("        Vcache_simX_VX_dmem_controller__V0_VB1000::_combo__TOP__v__dmem_controller__7\n"); );
    Vcache_simX* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlSymsp->TOP__v__dmem_controller.__PVT__sm_driver_in_valid 
	= ((IData)(vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_valid) 
	   & VL_NEGATE_I((IData)((0xffU == (0xffU & 
					    ((vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[1U] 
					      << 8U) 
					     | (vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[0U] 
						>> 0x18U)))))));
    vlSymsp->TOP__v__dmem_controller.__PVT__cache_driver_in_valid 
	= ((IData)(vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_valid) 
	   & VL_NEGATE_I((IData)((0xffU != (0xffU & 
					    ((vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[1U] 
					      << 8U) 
					     | (vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[0U] 
						>> 0x18U)))))));
    // ALWAYS at ../rtl/cache/VX_cache_bank_valid.v:24
    vlSymsp->TOP__v__dmem_controller.icache__DOT__multip_banks__DOT____Vlvbound1 
	= vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__use_valid;
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__thread_track_banks 
	= vlSymsp->TOP__v__dmem_controller.icache__DOT__multip_banks__DOT____Vlvbound1;
    vlSymsp->TOP__v__dmem_controller.__PVT__sm_driver_in_mem_read 
	= ((0U != (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__sm_driver_in_valid))
	    ? (IData)(vlTOPp->in_dcache_mem_read) : 7U);
    vlSymsp->TOP__v__dmem_controller.__PVT__sm_driver_in_mem_write 
	= ((0U != (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__sm_driver_in_valid))
	    ? (IData)(vlTOPp->in_dcache_mem_write) : 7U);
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__orig_in_valid 
	= ((0xeU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__orig_in_valid)) 
	   | (1U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__sm_driver_in_valid)));
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__orig_in_valid 
	= ((0xdU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__orig_in_valid)) 
	   | (2U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__sm_driver_in_valid)));
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__orig_in_valid 
	= ((0xbU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__orig_in_valid)) 
	   | (4U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__sm_driver_in_valid)));
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__orig_in_valid 
	= ((7U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__orig_in_valid)) 
	   | (8U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__sm_driver_in_valid)));
    vlSymsp->TOP__v__dmem_controller.__PVT__read_or_write 
	= ((7U != (IData)(vlTOPp->in_dcache_mem_write)) 
	   & (0U != (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__cache_driver_in_valid)));
    vlSymsp->TOP__v__dmem_controller.__PVT__cache_driver_in_mem_write 
	= ((0U != (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__cache_driver_in_valid))
	    ? (IData)(vlTOPp->in_dcache_mem_write) : 7U);
    vlSymsp->TOP__v__dmem_controller.__PVT__cache_driver_in_mem_read 
	= ((0U != (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__cache_driver_in_valid))
	    ? (IData)(vlTOPp->in_dcache_mem_read) : 7U);
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__use_valid 
	= ((0U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__stored_valid))
	    ? (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__cache_driver_in_valid)
	    : (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__stored_valid));
    // ALWAYS at ../rtl/VX_priority_encoder_w_mask.v:17
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__index_per_bank = 0U;
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__valid_per_bank = 0U;
    if (vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__thread_track_banks) {
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__index_per_bank = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__valid_per_bank = 1U;
    }
}

VL_INLINE_OPT void Vcache_simX_VX_dmem_controller__V0_VB1000::_sequent__TOP__v__dmem_controller__8(Vcache_simX__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_PRINTF("        Vcache_simX_VX_dmem_controller__V0_VB1000::_sequent__TOP__v__dmem_controller__8\n"); );
    Vcache_simX* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__dirty_use_per_way 
	= ((2U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__dirty_use_per_way)) 
	   | (IData)(vlSymsp->TOP__v__dmem_controller.icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__dirty_use));
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[0U] 
	= vlSymsp->TOP__v__dmem_controller.icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__data_use[0U];
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[1U] 
	= vlSymsp->TOP__v__dmem_controller.icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__data_use[1U];
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[2U] 
	= vlSymsp->TOP__v__dmem_controller.icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__data_use[2U];
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[3U] 
	= vlSymsp->TOP__v__dmem_controller.icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__data_use[3U];
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__tag_use_per_way 
	= ((VL_ULL(0x3fffff800000) & vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__tag_use_per_way) 
	   | (IData)((IData)(vlSymsp->TOP__v__dmem_controller.icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__tag_use)));
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__valid_use_per_way 
	= ((2U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__valid_use_per_way)) 
	   | (IData)(vlSymsp->TOP__v__dmem_controller.icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__valid_use));
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__dirty_use_per_way 
	= ((1U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__dirty_use_per_way)) 
	   | ((IData)(vlSymsp->TOP__v__dmem_controller.icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__dirty_use) 
	      << 1U));
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[4U] 
	= vlSymsp->TOP__v__dmem_controller.icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__data_use[0U];
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[5U] 
	= vlSymsp->TOP__v__dmem_controller.icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__data_use[1U];
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[6U] 
	= vlSymsp->TOP__v__dmem_controller.icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__data_use[2U];
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[7U] 
	= vlSymsp->TOP__v__dmem_controller.icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__data_use[3U];
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__tag_use_per_way 
	= ((VL_ULL(0x7fffff) & vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__tag_use_per_way) 
	   | ((QData)((IData)(vlSymsp->TOP__v__dmem_controller.icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__tag_use)) 
	      << 0x17U));
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__valid_use_per_way 
	= ((1U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__valid_use_per_way)) 
	   | ((IData)(vlSymsp->TOP__v__dmem_controller.icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__valid_use) 
	      << 1U));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__dirty_use_per_way 
	= ((2U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__dirty_use_per_way)) 
	   | (IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__dirty_use));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[0U] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__data_use[0U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[1U] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__data_use[1U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[2U] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__data_use[2U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[3U] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__data_use[3U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__valid_use_per_way 
	= ((2U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__valid_use_per_way)) 
	   | (IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__valid_use));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__tag_use_per_way 
	= ((VL_ULL(0x3ffffe00000) & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__tag_use_per_way) 
	   | (IData)((IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__tag_use)));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__dirty_use_per_way 
	= ((1U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__dirty_use_per_way)) 
	   | ((IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__dirty_use) 
	      << 1U));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[4U] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__data_use[0U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[5U] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__data_use[1U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[6U] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__data_use[2U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[7U] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__data_use[3U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__valid_use_per_way 
	= ((1U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__valid_use_per_way)) 
	   | ((IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__valid_use) 
	      << 1U));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__tag_use_per_way 
	= ((VL_ULL(0x1fffff) & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__tag_use_per_way) 
	   | ((QData)((IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__tag_use)) 
	      << 0x15U));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__dirty_use_per_way 
	= ((2U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__dirty_use_per_way)) 
	   | (IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__dirty_use));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[0U] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__data_use[0U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[1U] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__data_use[1U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[2U] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__data_use[2U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[3U] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__data_use[3U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__valid_use_per_way 
	= ((2U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__valid_use_per_way)) 
	   | (IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__valid_use));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__tag_use_per_way 
	= ((VL_ULL(0x3ffffe00000) & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__tag_use_per_way) 
	   | (IData)((IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__tag_use)));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__dirty_use_per_way 
	= ((1U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__dirty_use_per_way)) 
	   | ((IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__dirty_use) 
	      << 1U));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[4U] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__data_use[0U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[5U] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__data_use[1U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[6U] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__data_use[2U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[7U] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__data_use[3U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__valid_use_per_way 
	= ((1U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__valid_use_per_way)) 
	   | ((IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__valid_use) 
	      << 1U));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__tag_use_per_way 
	= ((VL_ULL(0x1fffff) & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__tag_use_per_way) 
	   | ((QData)((IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__tag_use)) 
	      << 0x15U));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__dirty_use_per_way 
	= ((2U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__dirty_use_per_way)) 
	   | (IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__dirty_use));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[0U] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__data_use[0U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[1U] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__data_use[1U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[2U] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__data_use[2U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[3U] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__data_use[3U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__valid_use_per_way 
	= ((2U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__valid_use_per_way)) 
	   | (IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__valid_use));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__tag_use_per_way 
	= ((VL_ULL(0x3ffffe00000) & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__tag_use_per_way) 
	   | (IData)((IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__tag_use)));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__dirty_use_per_way 
	= ((1U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__dirty_use_per_way)) 
	   | ((IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__dirty_use) 
	      << 1U));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[4U] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__data_use[0U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[5U] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__data_use[1U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[6U] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__data_use[2U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[7U] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__data_use[3U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__valid_use_per_way 
	= ((1U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__valid_use_per_way)) 
	   | ((IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__valid_use) 
	      << 1U));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__tag_use_per_way 
	= ((VL_ULL(0x1fffff) & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__tag_use_per_way) 
	   | ((QData)((IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__tag_use)) 
	      << 0x15U));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__dirty_use_per_way 
	= ((2U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__dirty_use_per_way)) 
	   | (IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__dirty_use));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[0U] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__data_use[0U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[1U] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__data_use[1U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[2U] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__data_use[2U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[3U] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__data_use[3U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__valid_use_per_way 
	= ((2U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__valid_use_per_way)) 
	   | (IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__valid_use));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__tag_use_per_way 
	= ((VL_ULL(0x3ffffe00000) & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__tag_use_per_way) 
	   | (IData)((IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__0__KET____DOT____Vcellout__data_structures__tag_use)));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__dirty_use_per_way 
	= ((1U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__dirty_use_per_way)) 
	   | ((IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__dirty_use) 
	      << 1U));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[4U] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__data_use[0U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[5U] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__data_use[1U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[6U] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__data_use[2U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[7U] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__data_use[3U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__valid_use_per_way 
	= ((1U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__valid_use_per_way)) 
	   | ((IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__valid_use) 
	      << 1U));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__tag_use_per_way 
	= ((VL_ULL(0x1fffff) & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__tag_use_per_way) 
	   | ((QData)((IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__each_way__BRA__1__KET____DOT____Vcellout__data_structures__tag_use)) 
	      << 0x15U));
    // ALWAYS at ../rtl/VX_generic_priority_encoder.v:17
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__invalid_index = 0U;
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__invalid_found = 0U;
    if ((1U & (~ ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__valid_use_per_way) 
		  >> 1U)))) {
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__invalid_index = 1U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__invalid_found = 1U;
    }
    if ((1U & (~ (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__valid_use_per_way)))) {
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__invalid_index = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__invalid_found = 1U;
    }
    // ALWAYS at ../rtl/VX_generic_priority_encoder.v:17
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__invalid_index = 0U;
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__invalid_found = 0U;
    if ((1U & (~ ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__valid_use_per_way) 
		  >> 1U)))) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__invalid_index = 1U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__invalid_found = 1U;
    }
    if ((1U & (~ (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__valid_use_per_way)))) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__invalid_index = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__invalid_found = 1U;
    }
    // ALWAYS at ../rtl/VX_generic_priority_encoder.v:17
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__invalid_index = 0U;
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__invalid_found = 0U;
    if ((1U & (~ ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__valid_use_per_way) 
		  >> 1U)))) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__invalid_index = 1U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__invalid_found = 1U;
    }
    if ((1U & (~ (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__valid_use_per_way)))) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__invalid_index = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__invalid_found = 1U;
    }
    // ALWAYS at ../rtl/VX_generic_priority_encoder.v:17
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__invalid_index = 0U;
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__invalid_found = 0U;
    if ((1U & (~ ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__valid_use_per_way) 
		  >> 1U)))) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__invalid_index = 1U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__invalid_found = 1U;
    }
    if ((1U & (~ (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__valid_use_per_way)))) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__invalid_index = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__invalid_found = 1U;
    }
    // ALWAYS at ../rtl/VX_generic_priority_encoder.v:17
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__invalid_index = 0U;
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__invalid_found = 0U;
    if ((1U & (~ ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__valid_use_per_way) 
		  >> 1U)))) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__invalid_index = 1U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__invalid_found = 1U;
    }
    if ((1U & (~ (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__valid_use_per_way)))) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__invalid_index = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__invalid_found = 1U;
    }
}

void Vcache_simX_VX_dmem_controller__V0_VB1000::_settle__TOP__v__dmem_controller__9(Vcache_simX__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_PRINTF("        Vcache_simX_VX_dmem_controller__V0_VB1000::_settle__TOP__v__dmem_controller__9\n"); );
    Vcache_simX* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlSymsp->TOP__v__dmem_controller.__PVT__sm_driver_in_mem_read 
	= ((0U != (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__sm_driver_in_valid))
	    ? (IData)(vlTOPp->in_dcache_mem_read) : 7U);
    vlSymsp->TOP__v__dmem_controller.__PVT__sm_driver_in_mem_write 
	= ((0U != (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__sm_driver_in_valid))
	    ? (IData)(vlTOPp->in_dcache_mem_write) : 7U);
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__orig_in_valid 
	= ((0xeU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__orig_in_valid)) 
	   | (1U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__sm_driver_in_valid)));
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__orig_in_valid 
	= ((0xdU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__orig_in_valid)) 
	   | (2U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__sm_driver_in_valid)));
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__orig_in_valid 
	= ((0xbU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__orig_in_valid)) 
	   | (4U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__sm_driver_in_valid)));
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__orig_in_valid 
	= ((7U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__orig_in_valid)) 
	   | (8U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__sm_driver_in_valid)));
    vlSymsp->TOP__v__dmem_controller.__PVT__read_or_write 
	= ((7U != (IData)(vlTOPp->in_dcache_mem_write)) 
	   & (0U != (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__cache_driver_in_valid)));
    vlSymsp->TOP__v__dmem_controller.__PVT__cache_driver_in_mem_write 
	= ((0U != (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__cache_driver_in_valid))
	    ? (IData)(vlTOPp->in_dcache_mem_write) : 7U);
    vlSymsp->TOP__v__dmem_controller.__PVT__cache_driver_in_mem_read 
	= ((0U != (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__cache_driver_in_valid))
	    ? (IData)(vlTOPp->in_dcache_mem_read) : 7U);
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__use_valid 
	= ((0U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__stored_valid))
	    ? (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__cache_driver_in_valid)
	    : (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__stored_valid));
    // ALWAYS at ../rtl/VX_priority_encoder_w_mask.v:17
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__index_per_bank = 0U;
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__valid_per_bank = 0U;
    if (vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__thread_track_banks) {
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__index_per_bank = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__valid_per_bank = 1U;
    }
    // ALWAYS at ../rtl/VX_generic_priority_encoder.v:17
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__invalid_index = 0U;
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__invalid_found = 0U;
    if ((1U & (~ ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__valid_use_per_way) 
		  >> 1U)))) {
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__invalid_index = 1U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__invalid_found = 1U;
    }
    if ((1U & (~ (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__valid_use_per_way)))) {
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__invalid_index = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__invalid_found = 1U;
    }
    // ALWAYS at ../rtl/VX_generic_priority_encoder.v:17
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__invalid_index = 0U;
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__invalid_found = 0U;
    if ((1U & (~ ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__valid_use_per_way) 
		  >> 1U)))) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__invalid_index = 1U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__invalid_found = 1U;
    }
    if ((1U & (~ (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__valid_use_per_way)))) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__invalid_index = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__invalid_found = 1U;
    }
    // ALWAYS at ../rtl/VX_generic_priority_encoder.v:17
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__invalid_index = 0U;
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__invalid_found = 0U;
    if ((1U & (~ ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__valid_use_per_way) 
		  >> 1U)))) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__invalid_index = 1U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__invalid_found = 1U;
    }
    if ((1U & (~ (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__valid_use_per_way)))) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__invalid_index = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__invalid_found = 1U;
    }
    // ALWAYS at ../rtl/VX_generic_priority_encoder.v:17
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__invalid_index = 0U;
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__invalid_found = 0U;
    if ((1U & (~ ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__valid_use_per_way) 
		  >> 1U)))) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__invalid_index = 1U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__invalid_found = 1U;
    }
    if ((1U & (~ (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__valid_use_per_way)))) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__invalid_index = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__invalid_found = 1U;
    }
    // ALWAYS at ../rtl/VX_generic_priority_encoder.v:17
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__invalid_index = 0U;
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__invalid_found = 0U;
    if ((1U & (~ ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__valid_use_per_way) 
		  >> 1U)))) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__invalid_index = 1U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__invalid_found = 1U;
    }
    if ((1U & (~ (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__valid_use_per_way)))) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__invalid_index = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__invalid_found = 1U;
    }
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__use_valid 
	= ((0U != (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__left_requests))
	    ? (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__left_requests)
	    : (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__orig_in_valid));
    // ALWAYS at ../rtl/cache/VX_cache_bank_valid.v:18
    vlSymsp->TOP__v__dmem_controller.dcache__DOT____Vcellout__multip_banks__thread_track_banks = 0U;
    vlSymsp->TOP__v__dmem_controller.dcache__DOT____Vcellout__multip_banks__thread_track_banks 
	= (((~ ((IData)(1U) << (0xcU & vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[0U]))) 
	    & (IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT____Vcellout__multip_banks__thread_track_banks)) 
	   | ((1U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__use_valid)) 
	      << (0xcU & vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[0U])));
    vlSymsp->TOP__v__dmem_controller.dcache__DOT____Vcellout__multip_banks__thread_track_banks 
	= (((~ ((IData)(1U) << (0xfU & ((IData)(1U) 
					+ (0xcU & vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[1U]))))) 
	    & (IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT____Vcellout__multip_banks__thread_track_banks)) 
	   | ((1U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__use_valid) 
		     >> 1U)) << (0xfU & ((IData)(1U) 
					 + (0xcU & 
					    vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[1U])))));
    vlSymsp->TOP__v__dmem_controller.dcache__DOT____Vcellout__multip_banks__thread_track_banks 
	= (((~ ((IData)(1U) << (0xfU & ((IData)(2U) 
					+ (0xcU & vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[2U]))))) 
	    & (IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT____Vcellout__multip_banks__thread_track_banks)) 
	   | ((1U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__use_valid) 
		     >> 2U)) << (0xfU & ((IData)(2U) 
					 + (0xcU & 
					    vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[2U])))));
    vlSymsp->TOP__v__dmem_controller.dcache__DOT____Vcellout__multip_banks__thread_track_banks 
	= (((~ ((IData)(1U) << (0xfU & ((IData)(3U) 
					+ (0xcU & vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[3U]))))) 
	    & (IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT____Vcellout__multip_banks__thread_track_banks)) 
	   | ((1U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__use_valid) 
		     >> 3U)) << (0xfU & ((IData)(3U) 
					 + (0xcU & 
					    vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[3U])))));
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__use_valid_in 
	= (((2U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__state)) 
	    & (IData)(vlSymsp->TOP__v.__PVT__icache_i_m_ready)) 
	   | ((~ ((2U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__state)) 
		  & (~ (IData)(vlSymsp->TOP__v.__PVT__icache_i_m_ready)))) 
	      & ((1U != (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__state)) 
		 & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__valid_per_bank))));
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_addr 
	= ((1U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__state))
	    ? vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__miss_addr
	    : ((2U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__state))
	        ? vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__miss_addr
	        : (vlTOPp->in_icache_pc_addr >> (0x1fU 
						 & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__index_per_bank) 
						    << 5U)))));
}

VL_INLINE_OPT void Vcache_simX_VX_dmem_controller__V0_VB1000::_combo__TOP__v__dmem_controller__10(Vcache_simX__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_PRINTF("        Vcache_simX_VX_dmem_controller__V0_VB1000::_combo__TOP__v__dmem_controller__10\n"); );
    Vcache_simX* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__use_valid 
	= ((0U != (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__left_requests))
	    ? (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__left_requests)
	    : (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__orig_in_valid));
    // ALWAYS at ../rtl/cache/VX_cache_bank_valid.v:18
    vlSymsp->TOP__v__dmem_controller.dcache__DOT____Vcellout__multip_banks__thread_track_banks = 0U;
    vlSymsp->TOP__v__dmem_controller.dcache__DOT____Vcellout__multip_banks__thread_track_banks 
	= (((~ ((IData)(1U) << (0xcU & vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[0U]))) 
	    & (IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT____Vcellout__multip_banks__thread_track_banks)) 
	   | ((1U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__use_valid)) 
	      << (0xcU & vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[0U])));
    vlSymsp->TOP__v__dmem_controller.dcache__DOT____Vcellout__multip_banks__thread_track_banks 
	= (((~ ((IData)(1U) << (0xfU & ((IData)(1U) 
					+ (0xcU & vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[1U]))))) 
	    & (IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT____Vcellout__multip_banks__thread_track_banks)) 
	   | ((1U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__use_valid) 
		     >> 1U)) << (0xfU & ((IData)(1U) 
					 + (0xcU & 
					    vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[1U])))));
    vlSymsp->TOP__v__dmem_controller.dcache__DOT____Vcellout__multip_banks__thread_track_banks 
	= (((~ ((IData)(1U) << (0xfU & ((IData)(2U) 
					+ (0xcU & vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[2U]))))) 
	    & (IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT____Vcellout__multip_banks__thread_track_banks)) 
	   | ((1U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__use_valid) 
		     >> 2U)) << (0xfU & ((IData)(2U) 
					 + (0xcU & 
					    vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[2U])))));
    vlSymsp->TOP__v__dmem_controller.dcache__DOT____Vcellout__multip_banks__thread_track_banks 
	= (((~ ((IData)(1U) << (0xfU & ((IData)(3U) 
					+ (0xcU & vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[3U]))))) 
	    & (IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT____Vcellout__multip_banks__thread_track_banks)) 
	   | ((1U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__use_valid) 
		     >> 3U)) << (0xfU & ((IData)(3U) 
					 + (0xcU & 
					    vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[3U])))));
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__use_valid_in 
	= (((2U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__state)) 
	    & (IData)(vlSymsp->TOP__v.__PVT__icache_i_m_ready)) 
	   | ((~ ((2U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__state)) 
		  & (~ (IData)(vlSymsp->TOP__v.__PVT__icache_i_m_ready)))) 
	      & ((1U != (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__state)) 
		 & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__valid_per_bank))));
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_addr 
	= ((1U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__state))
	    ? vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__miss_addr
	    : ((2U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__state))
	        ? vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__miss_addr
	        : (vlTOPp->in_icache_pc_addr >> (0x1fU 
						 & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__index_per_bank) 
						    << 5U)))));
    // ALWAYS at ../rtl/shared_memory/VX_bank_valids.v:20
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids 
	= ((1U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__use_valid))
	    ? ((0U == (3U & ((vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[1U] 
			      << 0x1eU) | (vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[0U] 
					   >> 2U))))
	        ? (1U | (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids))
	        : (0xfffeU & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids)))
	    : (0xfffeU & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids)));
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids 
	= ((2U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__use_valid))
	    ? ((0U == (3U & ((vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[2U] 
			      << 0x1eU) | (vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[1U] 
					   >> 2U))))
	        ? (2U | (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids))
	        : (0xfffdU & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids)))
	    : (0xfffdU & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids)));
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids 
	= ((4U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__use_valid))
	    ? ((0U == (3U & ((vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[3U] 
			      << 0x1eU) | (vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[2U] 
					   >> 2U))))
	        ? (4U | (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids))
	        : (0xfffbU & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids)))
	    : (0xfffbU & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids)));
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids 
	= ((8U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__use_valid))
	    ? ((0U == (3U & (vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[3U] 
			     >> 2U))) ? (8U | (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids))
	        : (0xfff7U & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids)))
	    : (0xfff7U & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids)));
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids 
	= ((1U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__use_valid))
	    ? ((1U == (3U & ((vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[1U] 
			      << 0x1eU) | (vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[0U] 
					   >> 2U))))
	        ? (0x10U | (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids))
	        : (0xffefU & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids)))
	    : (0xffefU & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids)));
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids 
	= ((2U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__use_valid))
	    ? ((1U == (3U & ((vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[2U] 
			      << 0x1eU) | (vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[1U] 
					   >> 2U))))
	        ? (0x20U | (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids))
	        : (0xffdfU & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids)))
	    : (0xffdfU & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids)));
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids 
	= ((4U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__use_valid))
	    ? ((1U == (3U & ((vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[3U] 
			      << 0x1eU) | (vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[2U] 
					   >> 2U))))
	        ? (0x40U | (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids))
	        : (0xffbfU & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids)))
	    : (0xffbfU & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids)));
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids 
	= ((8U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__use_valid))
	    ? ((1U == (3U & (vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[3U] 
			     >> 2U))) ? (0x80U | (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids))
	        : (0xff7fU & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids)))
	    : (0xff7fU & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids)));
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids 
	= ((1U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__use_valid))
	    ? ((2U == (3U & ((vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[1U] 
			      << 0x1eU) | (vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[0U] 
					   >> 2U))))
	        ? (0x100U | (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids))
	        : (0xfeffU & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids)))
	    : (0xfeffU & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids)));
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids 
	= ((2U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__use_valid))
	    ? ((2U == (3U & ((vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[2U] 
			      << 0x1eU) | (vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[1U] 
					   >> 2U))))
	        ? (0x200U | (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids))
	        : (0xfdffU & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids)))
	    : (0xfdffU & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids)));
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids 
	= ((4U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__use_valid))
	    ? ((2U == (3U & ((vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[3U] 
			      << 0x1eU) | (vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[2U] 
					   >> 2U))))
	        ? (0x400U | (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids))
	        : (0xfbffU & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids)))
	    : (0xfbffU & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids)));
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids 
	= ((8U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__use_valid))
	    ? ((2U == (3U & (vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[3U] 
			     >> 2U))) ? (0x800U | (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids))
	        : (0xf7ffU & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids)))
	    : (0xf7ffU & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids)));
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids 
	= ((1U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__use_valid))
	    ? ((3U == (3U & ((vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[1U] 
			      << 0x1eU) | (vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[0U] 
					   >> 2U))))
	        ? (0x1000U | (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids))
	        : (0xefffU & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids)))
	    : (0xefffU & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids)));
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids 
	= ((2U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__use_valid))
	    ? ((3U == (3U & ((vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[2U] 
			      << 0x1eU) | (vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[1U] 
					   >> 2U))))
	        ? (0x2000U | (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids))
	        : (0xdfffU & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids)))
	    : (0xdfffU & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids)));
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids 
	= ((4U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__use_valid))
	    ? ((3U == (3U & ((vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[3U] 
			      << 0x1eU) | (vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[2U] 
					   >> 2U))))
	        ? (0x4000U | (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids))
	        : (0xbfffU & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids)))
	    : (0xbfffU & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids)));
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids 
	= ((8U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__use_valid))
	    ? ((3U == (3U & (vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[3U] 
			     >> 2U))) ? (0x8000U | (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids))
	        : (0x7fffU & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids)))
	    : (0x7fffU & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids)));
    // ALWAYS at ../rtl/VX_priority_encoder_w_mask.v:16
    vlSymsp->TOP__v__dmem_controller.__Vtableidx6 = 
	(0xfU & (IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT____Vcellout__multip_banks__thread_track_banks));
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk1__BRA__0__KET____DOT____Vcellout__choose_thread__index 
	= vlSymsp->TOP__v__dmem_controller.__Vtable6_dcache__DOT__genblk1__BRA__0__KET____DOT____Vcellout__choose_thread__index
	[vlSymsp->TOP__v__dmem_controller.__Vtableidx6];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk1__BRA__0__KET____DOT____Vcellout__choose_thread__found 
	= vlSymsp->TOP__v__dmem_controller.__Vtable6_dcache__DOT__genblk1__BRA__0__KET____DOT____Vcellout__choose_thread__found
	[vlSymsp->TOP__v__dmem_controller.__Vtableidx6];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk1__BRA__0__KET____DOT__choose_thread__DOT__i 
	= vlSymsp->TOP__v__dmem_controller.__Vtable6___PVT__dcache__DOT__genblk1__BRA__0__KET____DOT__choose_thread__DOT__i
	[vlSymsp->TOP__v__dmem_controller.__Vtableidx6];
    // ALWAYS at ../rtl/VX_priority_encoder_w_mask.v:16
    vlSymsp->TOP__v__dmem_controller.__Vtableidx7 = 
	(0xfU & ((IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT____Vcellout__multip_banks__thread_track_banks) 
		 >> 4U));
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk1__BRA__1__KET____DOT____Vcellout__choose_thread__index 
	= vlSymsp->TOP__v__dmem_controller.__Vtable7_dcache__DOT__genblk1__BRA__1__KET____DOT____Vcellout__choose_thread__index
	[vlSymsp->TOP__v__dmem_controller.__Vtableidx7];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk1__BRA__1__KET____DOT____Vcellout__choose_thread__found 
	= vlSymsp->TOP__v__dmem_controller.__Vtable7_dcache__DOT__genblk1__BRA__1__KET____DOT____Vcellout__choose_thread__found
	[vlSymsp->TOP__v__dmem_controller.__Vtableidx7];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk1__BRA__1__KET____DOT__choose_thread__DOT__i 
	= vlSymsp->TOP__v__dmem_controller.__Vtable7___PVT__dcache__DOT__genblk1__BRA__1__KET____DOT__choose_thread__DOT__i
	[vlSymsp->TOP__v__dmem_controller.__Vtableidx7];
    // ALWAYS at ../rtl/VX_priority_encoder_w_mask.v:16
    vlSymsp->TOP__v__dmem_controller.__Vtableidx8 = 
	(0xfU & ((IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT____Vcellout__multip_banks__thread_track_banks) 
		 >> 8U));
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk1__BRA__2__KET____DOT____Vcellout__choose_thread__index 
	= vlSymsp->TOP__v__dmem_controller.__Vtable8_dcache__DOT__genblk1__BRA__2__KET____DOT____Vcellout__choose_thread__index
	[vlSymsp->TOP__v__dmem_controller.__Vtableidx8];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk1__BRA__2__KET____DOT____Vcellout__choose_thread__found 
	= vlSymsp->TOP__v__dmem_controller.__Vtable8_dcache__DOT__genblk1__BRA__2__KET____DOT____Vcellout__choose_thread__found
	[vlSymsp->TOP__v__dmem_controller.__Vtableidx8];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk1__BRA__2__KET____DOT__choose_thread__DOT__i 
	= vlSymsp->TOP__v__dmem_controller.__Vtable8___PVT__dcache__DOT__genblk1__BRA__2__KET____DOT__choose_thread__DOT__i
	[vlSymsp->TOP__v__dmem_controller.__Vtableidx8];
    // ALWAYS at ../rtl/VX_priority_encoder_w_mask.v:16
    vlSymsp->TOP__v__dmem_controller.__Vtableidx9 = 
	(0xfU & ((IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT____Vcellout__multip_banks__thread_track_banks) 
		 >> 0xcU));
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk1__BRA__3__KET____DOT____Vcellout__choose_thread__index 
	= vlSymsp->TOP__v__dmem_controller.__Vtable9_dcache__DOT__genblk1__BRA__3__KET____DOT____Vcellout__choose_thread__index
	[vlSymsp->TOP__v__dmem_controller.__Vtableidx9];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk1__BRA__3__KET____DOT____Vcellout__choose_thread__found 
	= vlSymsp->TOP__v__dmem_controller.__Vtable9_dcache__DOT__genblk1__BRA__3__KET____DOT____Vcellout__choose_thread__found
	[vlSymsp->TOP__v__dmem_controller.__Vtableidx9];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk1__BRA__3__KET____DOT__choose_thread__DOT__i 
	= vlSymsp->TOP__v__dmem_controller.__Vtable9___PVT__dcache__DOT__genblk1__BRA__3__KET____DOT__choose_thread__DOT__i
	[vlSymsp->TOP__v__dmem_controller.__Vtableidx9];
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__write_from_mem 
	= ((2U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__state)) 
	   & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__use_valid_in));
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__access 
	= ((0U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__state)) 
	   & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__use_valid_in));
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__hit_per_way 
	= ((2U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__hit_per_way)) 
	   | (1U & (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__valid_use_per_way) 
		     & ((0x7fffffU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__tag_use_per_way)) 
			== (0x7fffffU & (vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_addr 
					 >> 9U)))) ? 1U
		     : 0U)));
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__hit_per_way 
	= ((1U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__hit_per_way)) 
	   | (2U & (((((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__valid_use_per_way) 
		       >> 1U) & ((0x7fffffU & (IData)(
						      (vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__tag_use_per_way 
						       >> 0x17U))) 
				 == (0x7fffffU & (vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_addr 
						  >> 9U))))
		      ? 1U : 0U) << 1U)));
}

void Vcache_simX_VX_dmem_controller__V0_VB1000::_settle__TOP__v__dmem_controller__11(Vcache_simX__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_PRINTF("        Vcache_simX_VX_dmem_controller__V0_VB1000::_settle__TOP__v__dmem_controller__11\n"); );
    Vcache_simX* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ../rtl/shared_memory/VX_bank_valids.v:20
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids 
	= ((1U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__use_valid))
	    ? ((0U == (3U & ((vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[1U] 
			      << 0x1eU) | (vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[0U] 
					   >> 2U))))
	        ? (1U | (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids))
	        : (0xfffeU & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids)))
	    : (0xfffeU & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids)));
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids 
	= ((2U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__use_valid))
	    ? ((0U == (3U & ((vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[2U] 
			      << 0x1eU) | (vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[1U] 
					   >> 2U))))
	        ? (2U | (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids))
	        : (0xfffdU & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids)))
	    : (0xfffdU & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids)));
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids 
	= ((4U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__use_valid))
	    ? ((0U == (3U & ((vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[3U] 
			      << 0x1eU) | (vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[2U] 
					   >> 2U))))
	        ? (4U | (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids))
	        : (0xfffbU & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids)))
	    : (0xfffbU & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids)));
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids 
	= ((8U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__use_valid))
	    ? ((0U == (3U & (vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[3U] 
			     >> 2U))) ? (8U | (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids))
	        : (0xfff7U & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids)))
	    : (0xfff7U & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids)));
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids 
	= ((1U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__use_valid))
	    ? ((1U == (3U & ((vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[1U] 
			      << 0x1eU) | (vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[0U] 
					   >> 2U))))
	        ? (0x10U | (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids))
	        : (0xffefU & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids)))
	    : (0xffefU & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids)));
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids 
	= ((2U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__use_valid))
	    ? ((1U == (3U & ((vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[2U] 
			      << 0x1eU) | (vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[1U] 
					   >> 2U))))
	        ? (0x20U | (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids))
	        : (0xffdfU & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids)))
	    : (0xffdfU & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids)));
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids 
	= ((4U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__use_valid))
	    ? ((1U == (3U & ((vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[3U] 
			      << 0x1eU) | (vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[2U] 
					   >> 2U))))
	        ? (0x40U | (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids))
	        : (0xffbfU & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids)))
	    : (0xffbfU & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids)));
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids 
	= ((8U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__use_valid))
	    ? ((1U == (3U & (vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[3U] 
			     >> 2U))) ? (0x80U | (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids))
	        : (0xff7fU & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids)))
	    : (0xff7fU & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids)));
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids 
	= ((1U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__use_valid))
	    ? ((2U == (3U & ((vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[1U] 
			      << 0x1eU) | (vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[0U] 
					   >> 2U))))
	        ? (0x100U | (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids))
	        : (0xfeffU & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids)))
	    : (0xfeffU & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids)));
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids 
	= ((2U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__use_valid))
	    ? ((2U == (3U & ((vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[2U] 
			      << 0x1eU) | (vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[1U] 
					   >> 2U))))
	        ? (0x200U | (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids))
	        : (0xfdffU & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids)))
	    : (0xfdffU & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids)));
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids 
	= ((4U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__use_valid))
	    ? ((2U == (3U & ((vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[3U] 
			      << 0x1eU) | (vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[2U] 
					   >> 2U))))
	        ? (0x400U | (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids))
	        : (0xfbffU & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids)))
	    : (0xfbffU & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids)));
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids 
	= ((8U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__use_valid))
	    ? ((2U == (3U & (vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[3U] 
			     >> 2U))) ? (0x800U | (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids))
	        : (0xf7ffU & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids)))
	    : (0xf7ffU & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids)));
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids 
	= ((1U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__use_valid))
	    ? ((3U == (3U & ((vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[1U] 
			      << 0x1eU) | (vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[0U] 
					   >> 2U))))
	        ? (0x1000U | (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids))
	        : (0xefffU & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids)))
	    : (0xefffU & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids)));
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids 
	= ((2U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__use_valid))
	    ? ((3U == (3U & ((vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[2U] 
			      << 0x1eU) | (vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[1U] 
					   >> 2U))))
	        ? (0x2000U | (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids))
	        : (0xdfffU & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids)))
	    : (0xdfffU & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids)));
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids 
	= ((4U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__use_valid))
	    ? ((3U == (3U & ((vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[3U] 
			      << 0x1eU) | (vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[2U] 
					   >> 2U))))
	        ? (0x4000U | (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids))
	        : (0xbfffU & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids)))
	    : (0xbfffU & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids)));
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids 
	= ((8U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__use_valid))
	    ? ((3U == (3U & (vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[3U] 
			     >> 2U))) ? (0x8000U | (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids))
	        : (0x7fffU & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids)))
	    : (0x7fffU & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids)));
    // ALWAYS at ../rtl/VX_priority_encoder_w_mask.v:16
    vlSymsp->TOP__v__dmem_controller.__Vtableidx6 = 
	(0xfU & (IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT____Vcellout__multip_banks__thread_track_banks));
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk1__BRA__0__KET____DOT____Vcellout__choose_thread__index 
	= vlSymsp->TOP__v__dmem_controller.__Vtable6_dcache__DOT__genblk1__BRA__0__KET____DOT____Vcellout__choose_thread__index
	[vlSymsp->TOP__v__dmem_controller.__Vtableidx6];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk1__BRA__0__KET____DOT____Vcellout__choose_thread__found 
	= vlSymsp->TOP__v__dmem_controller.__Vtable6_dcache__DOT__genblk1__BRA__0__KET____DOT____Vcellout__choose_thread__found
	[vlSymsp->TOP__v__dmem_controller.__Vtableidx6];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk1__BRA__0__KET____DOT__choose_thread__DOT__i 
	= vlSymsp->TOP__v__dmem_controller.__Vtable6___PVT__dcache__DOT__genblk1__BRA__0__KET____DOT__choose_thread__DOT__i
	[vlSymsp->TOP__v__dmem_controller.__Vtableidx6];
    // ALWAYS at ../rtl/VX_priority_encoder_w_mask.v:16
    vlSymsp->TOP__v__dmem_controller.__Vtableidx7 = 
	(0xfU & ((IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT____Vcellout__multip_banks__thread_track_banks) 
		 >> 4U));
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk1__BRA__1__KET____DOT____Vcellout__choose_thread__index 
	= vlSymsp->TOP__v__dmem_controller.__Vtable7_dcache__DOT__genblk1__BRA__1__KET____DOT____Vcellout__choose_thread__index
	[vlSymsp->TOP__v__dmem_controller.__Vtableidx7];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk1__BRA__1__KET____DOT____Vcellout__choose_thread__found 
	= vlSymsp->TOP__v__dmem_controller.__Vtable7_dcache__DOT__genblk1__BRA__1__KET____DOT____Vcellout__choose_thread__found
	[vlSymsp->TOP__v__dmem_controller.__Vtableidx7];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk1__BRA__1__KET____DOT__choose_thread__DOT__i 
	= vlSymsp->TOP__v__dmem_controller.__Vtable7___PVT__dcache__DOT__genblk1__BRA__1__KET____DOT__choose_thread__DOT__i
	[vlSymsp->TOP__v__dmem_controller.__Vtableidx7];
    // ALWAYS at ../rtl/VX_priority_encoder_w_mask.v:16
    vlSymsp->TOP__v__dmem_controller.__Vtableidx8 = 
	(0xfU & ((IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT____Vcellout__multip_banks__thread_track_banks) 
		 >> 8U));
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk1__BRA__2__KET____DOT____Vcellout__choose_thread__index 
	= vlSymsp->TOP__v__dmem_controller.__Vtable8_dcache__DOT__genblk1__BRA__2__KET____DOT____Vcellout__choose_thread__index
	[vlSymsp->TOP__v__dmem_controller.__Vtableidx8];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk1__BRA__2__KET____DOT____Vcellout__choose_thread__found 
	= vlSymsp->TOP__v__dmem_controller.__Vtable8_dcache__DOT__genblk1__BRA__2__KET____DOT____Vcellout__choose_thread__found
	[vlSymsp->TOP__v__dmem_controller.__Vtableidx8];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk1__BRA__2__KET____DOT__choose_thread__DOT__i 
	= vlSymsp->TOP__v__dmem_controller.__Vtable8___PVT__dcache__DOT__genblk1__BRA__2__KET____DOT__choose_thread__DOT__i
	[vlSymsp->TOP__v__dmem_controller.__Vtableidx8];
    // ALWAYS at ../rtl/VX_priority_encoder_w_mask.v:16
    vlSymsp->TOP__v__dmem_controller.__Vtableidx9 = 
	(0xfU & ((IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT____Vcellout__multip_banks__thread_track_banks) 
		 >> 0xcU));
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk1__BRA__3__KET____DOT____Vcellout__choose_thread__index 
	= vlSymsp->TOP__v__dmem_controller.__Vtable9_dcache__DOT__genblk1__BRA__3__KET____DOT____Vcellout__choose_thread__index
	[vlSymsp->TOP__v__dmem_controller.__Vtableidx9];
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk1__BRA__3__KET____DOT____Vcellout__choose_thread__found 
	= vlSymsp->TOP__v__dmem_controller.__Vtable9_dcache__DOT__genblk1__BRA__3__KET____DOT____Vcellout__choose_thread__found
	[vlSymsp->TOP__v__dmem_controller.__Vtableidx9];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk1__BRA__3__KET____DOT__choose_thread__DOT__i 
	= vlSymsp->TOP__v__dmem_controller.__Vtable9___PVT__dcache__DOT__genblk1__BRA__3__KET____DOT__choose_thread__DOT__i
	[vlSymsp->TOP__v__dmem_controller.__Vtableidx9];
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__write_from_mem 
	= ((2U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__state)) 
	   & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__use_valid_in));
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__access 
	= ((0U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__state)) 
	   & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__use_valid_in));
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__hit_per_way 
	= ((2U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__hit_per_way)) 
	   | (1U & (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__valid_use_per_way) 
		     & ((0x7fffffU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__tag_use_per_way)) 
			== (0x7fffffU & (vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_addr 
					 >> 9U)))) ? 1U
		     : 0U)));
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__hit_per_way 
	= ((1U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__hit_per_way)) 
	   | (2U & (((((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__valid_use_per_way) 
		       >> 1U) & ((0x7fffffU & (IData)(
						      (vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__tag_use_per_way 
						       >> 0x17U))) 
				 == (0x7fffffU & (vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_addr 
						  >> 9U))))
		      ? 1U : 0U) << 1U)));
    // ALWAYS at ../rtl/VX_countones.v:14
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk1__BRA__0__KET____DOT__num_valids = 0U;
    if ((8U & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids))) {
	vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk1__BRA__0__KET____DOT__num_valids 
	    = (7U & ((IData)(1U) + (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk1__BRA__0__KET____DOT__num_valids)));
    }
    if ((4U & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids))) {
	vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk1__BRA__0__KET____DOT__num_valids 
	    = (7U & ((IData)(1U) + (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk1__BRA__0__KET____DOT__num_valids)));
    }
    if ((2U & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids))) {
	vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk1__BRA__0__KET____DOT__num_valids 
	    = (7U & ((IData)(1U) + (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk1__BRA__0__KET____DOT__num_valids)));
    }
    if ((1U & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids))) {
	vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk1__BRA__0__KET____DOT__num_valids 
	    = (7U & ((IData)(1U) + (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk1__BRA__0__KET____DOT__num_valids)));
    }
    // ALWAYS at ../rtl/VX_countones.v:14
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk1__BRA__1__KET____DOT__num_valids = 0U;
    if ((0x80U & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids))) {
	vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk1__BRA__1__KET____DOT__num_valids 
	    = (7U & ((IData)(1U) + (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk1__BRA__1__KET____DOT__num_valids)));
    }
    if ((0x40U & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids))) {
	vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk1__BRA__1__KET____DOT__num_valids 
	    = (7U & ((IData)(1U) + (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk1__BRA__1__KET____DOT__num_valids)));
    }
    if ((0x20U & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids))) {
	vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk1__BRA__1__KET____DOT__num_valids 
	    = (7U & ((IData)(1U) + (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk1__BRA__1__KET____DOT__num_valids)));
    }
    if ((0x10U & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids))) {
	vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk1__BRA__1__KET____DOT__num_valids 
	    = (7U & ((IData)(1U) + (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk1__BRA__1__KET____DOT__num_valids)));
    }
    // ALWAYS at ../rtl/VX_countones.v:14
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk1__BRA__2__KET____DOT__num_valids = 0U;
    if ((0x800U & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids))) {
	vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk1__BRA__2__KET____DOT__num_valids 
	    = (7U & ((IData)(1U) + (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk1__BRA__2__KET____DOT__num_valids)));
    }
    if ((0x400U & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids))) {
	vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk1__BRA__2__KET____DOT__num_valids 
	    = (7U & ((IData)(1U) + (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk1__BRA__2__KET____DOT__num_valids)));
    }
    if ((0x200U & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids))) {
	vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk1__BRA__2__KET____DOT__num_valids 
	    = (7U & ((IData)(1U) + (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk1__BRA__2__KET____DOT__num_valids)));
    }
    if ((0x100U & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids))) {
	vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk1__BRA__2__KET____DOT__num_valids 
	    = (7U & ((IData)(1U) + (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk1__BRA__2__KET____DOT__num_valids)));
    }
    // ALWAYS at ../rtl/VX_countones.v:14
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk1__BRA__3__KET____DOT__num_valids = 0U;
    if ((0x8000U & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids))) {
	vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk1__BRA__3__KET____DOT__num_valids 
	    = (7U & ((IData)(1U) + (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk1__BRA__3__KET____DOT__num_valids)));
    }
    if ((0x4000U & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids))) {
	vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk1__BRA__3__KET____DOT__num_valids 
	    = (7U & ((IData)(1U) + (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk1__BRA__3__KET____DOT__num_valids)));
    }
    if ((0x2000U & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids))) {
	vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk1__BRA__3__KET____DOT__num_valids 
	    = (7U & ((IData)(1U) + (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk1__BRA__3__KET____DOT__num_valids)));
    }
    if ((0x1000U & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids))) {
	vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk1__BRA__3__KET____DOT__num_valids 
	    = (7U & ((IData)(1U) + (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk1__BRA__3__KET____DOT__num_valids)));
    }
    // ALWAYS at ../rtl/VX_generic_priority_encoder.v:16
    vlSymsp->TOP__v__dmem_controller.__Vtableidx1 = 
	(0xfU & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids));
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__0__KET____DOT____Vcellout__vx_priority_encoder__index 
	= vlSymsp->TOP__v__dmem_controller.__Vtable1_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__0__KET____DOT____Vcellout__vx_priority_encoder__index
	[vlSymsp->TOP__v__dmem_controller.__Vtableidx1];
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__0__KET____DOT____Vcellout__vx_priority_encoder__found 
	= vlSymsp->TOP__v__dmem_controller.__Vtable1_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__0__KET____DOT____Vcellout__vx_priority_encoder__found
	[vlSymsp->TOP__v__dmem_controller.__Vtableidx1];
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__0__KET____DOT__vx_priority_encoder__DOT__i 
	= vlSymsp->TOP__v__dmem_controller.__Vtable1___PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__0__KET____DOT__vx_priority_encoder__DOT__i
	[vlSymsp->TOP__v__dmem_controller.__Vtableidx1];
    // ALWAYS at ../rtl/VX_generic_priority_encoder.v:16
    vlSymsp->TOP__v__dmem_controller.__Vtableidx2 = 
	(0xfU & ((IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids) 
		 >> 4U));
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__1__KET____DOT____Vcellout__vx_priority_encoder__index 
	= vlSymsp->TOP__v__dmem_controller.__Vtable2_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__1__KET____DOT____Vcellout__vx_priority_encoder__index
	[vlSymsp->TOP__v__dmem_controller.__Vtableidx2];
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__1__KET____DOT____Vcellout__vx_priority_encoder__found 
	= vlSymsp->TOP__v__dmem_controller.__Vtable2_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__1__KET____DOT____Vcellout__vx_priority_encoder__found
	[vlSymsp->TOP__v__dmem_controller.__Vtableidx2];
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__1__KET____DOT__vx_priority_encoder__DOT__i 
	= vlSymsp->TOP__v__dmem_controller.__Vtable2___PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__1__KET____DOT__vx_priority_encoder__DOT__i
	[vlSymsp->TOP__v__dmem_controller.__Vtableidx2];
    // ALWAYS at ../rtl/VX_generic_priority_encoder.v:16
    vlSymsp->TOP__v__dmem_controller.__Vtableidx3 = 
	(0xfU & ((IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids) 
		 >> 8U));
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__2__KET____DOT____Vcellout__vx_priority_encoder__index 
	= vlSymsp->TOP__v__dmem_controller.__Vtable3_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__2__KET____DOT____Vcellout__vx_priority_encoder__index
	[vlSymsp->TOP__v__dmem_controller.__Vtableidx3];
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__2__KET____DOT____Vcellout__vx_priority_encoder__found 
	= vlSymsp->TOP__v__dmem_controller.__Vtable3_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__2__KET____DOT____Vcellout__vx_priority_encoder__found
	[vlSymsp->TOP__v__dmem_controller.__Vtableidx3];
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__2__KET____DOT__vx_priority_encoder__DOT__i 
	= vlSymsp->TOP__v__dmem_controller.__Vtable3___PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__2__KET____DOT__vx_priority_encoder__DOT__i
	[vlSymsp->TOP__v__dmem_controller.__Vtableidx3];
    // ALWAYS at ../rtl/VX_generic_priority_encoder.v:16
    vlSymsp->TOP__v__dmem_controller.__Vtableidx4 = 
	(0xfU & ((IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids) 
		 >> 0xcU));
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__3__KET____DOT____Vcellout__vx_priority_encoder__index 
	= vlSymsp->TOP__v__dmem_controller.__Vtable4_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__3__KET____DOT____Vcellout__vx_priority_encoder__index
	[vlSymsp->TOP__v__dmem_controller.__Vtableidx4];
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__3__KET____DOT____Vcellout__vx_priority_encoder__found 
	= vlSymsp->TOP__v__dmem_controller.__Vtable4_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__3__KET____DOT____Vcellout__vx_priority_encoder__found
	[vlSymsp->TOP__v__dmem_controller.__Vtableidx4];
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__3__KET____DOT__vx_priority_encoder__DOT__i 
	= vlSymsp->TOP__v__dmem_controller.__Vtable4___PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__3__KET____DOT__vx_priority_encoder__DOT__i
	[vlSymsp->TOP__v__dmem_controller.__Vtableidx4];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__use_mask_per_bank 
	= ((0xfff0U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__use_mask_per_bank)) 
	   | (0xfU & ((IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk1__BRA__0__KET____DOT____Vcellout__choose_thread__found)
		       ? ((IData)(1U) << (IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk1__BRA__0__KET____DOT____Vcellout__choose_thread__index))
		       : 0U)));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__valid_per_bank 
	= ((0xeU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__valid_per_bank)) 
	   | (IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk1__BRA__0__KET____DOT____Vcellout__choose_thread__found));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__index_per_bank 
	= ((0xfcU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__index_per_bank)) 
	   | (IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk1__BRA__0__KET____DOT____Vcellout__choose_thread__index));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__use_mask_per_bank 
	= ((0xff0fU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__use_mask_per_bank)) 
	   | (0xf0U & (((IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk1__BRA__1__KET____DOT____Vcellout__choose_thread__found)
			 ? ((IData)(1U) << (IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk1__BRA__1__KET____DOT____Vcellout__choose_thread__index))
			 : 0U) << 4U)));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__valid_per_bank 
	= ((0xdU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__valid_per_bank)) 
	   | ((IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk1__BRA__1__KET____DOT____Vcellout__choose_thread__found) 
	      << 1U));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__index_per_bank 
	= ((0xf3U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__index_per_bank)) 
	   | ((IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk1__BRA__1__KET____DOT____Vcellout__choose_thread__index) 
	      << 2U));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__use_mask_per_bank 
	= ((0xf0ffU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__use_mask_per_bank)) 
	   | (0xf00U & (((IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk1__BRA__2__KET____DOT____Vcellout__choose_thread__found)
			  ? ((IData)(1U) << (IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk1__BRA__2__KET____DOT____Vcellout__choose_thread__index))
			  : 0U) << 8U)));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__valid_per_bank 
	= ((0xbU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__valid_per_bank)) 
	   | ((IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk1__BRA__2__KET____DOT____Vcellout__choose_thread__found) 
	      << 2U));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__index_per_bank 
	= ((0xcfU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__index_per_bank)) 
	   | ((IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk1__BRA__2__KET____DOT____Vcellout__choose_thread__index) 
	      << 4U));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__use_mask_per_bank 
	= ((0xfffU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__use_mask_per_bank)) 
	   | (0xf000U & (((IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk1__BRA__3__KET____DOT____Vcellout__choose_thread__found)
			   ? ((IData)(1U) << (IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk1__BRA__3__KET____DOT____Vcellout__choose_thread__index))
			   : 0U) << 0xcU)));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__valid_per_bank 
	= ((7U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__valid_per_bank)) 
	   | ((IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk1__BRA__3__KET____DOT____Vcellout__choose_thread__found) 
	      << 3U));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__index_per_bank 
	= ((0x3fU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__index_per_bank)) 
	   | ((IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk1__BRA__3__KET____DOT____Vcellout__choose_thread__index) 
	      << 6U));
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_write[0U] 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__write_from_mem)
	    ? vlSymsp->TOP__v__VX_dram_req_rsp_icache.__PVT__i_m_readdata[0U]
	    : 0U);
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_write[1U] 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__write_from_mem)
	    ? vlSymsp->TOP__v__VX_dram_req_rsp_icache.__PVT__i_m_readdata[1U]
	    : 0U);
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_write[2U] 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__write_from_mem)
	    ? vlSymsp->TOP__v__VX_dram_req_rsp_icache.__PVT__i_m_readdata[2U]
	    : 0U);
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_write[3U] 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__write_from_mem)
	    ? vlSymsp->TOP__v__VX_dram_req_rsp_icache.__PVT__i_m_readdata[3U]
	    : 0U);
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__we 
	= ((0xfff0U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__we)) 
	   | ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__write_from_mem)
	       ? 0xfU : 0U));
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__we 
	= ((0xff0fU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__we)) 
	   | (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__write_from_mem)
	        ? 0xfU : 0U) << 4U));
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__we 
	= ((0xf0ffU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__we)) 
	   | (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__write_from_mem)
	        ? 0xfU : 0U) << 8U));
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__we 
	= ((0xfffU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__we)) 
	   | (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__write_from_mem)
	        ? 0xfU : 0U) << 0xcU));
    // ALWAYS at ../rtl/VX_generic_priority_encoder.v:17
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_index = 0U;
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__genblk1__DOT__way_indexing__DOT__found = 0U;
    if ((2U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__hit_per_way))) {
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_index = 1U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__genblk1__DOT__way_indexing__DOT__found = 1U;
    }
    if ((1U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__hit_per_way))) {
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_index = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__genblk1__DOT__way_indexing__DOT__found = 1U;
    }
}

VL_INLINE_OPT void Vcache_simX_VX_dmem_controller__V0_VB1000::_combo__TOP__v__dmem_controller__12(Vcache_simX__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_PRINTF("        Vcache_simX_VX_dmem_controller__V0_VB1000::_combo__TOP__v__dmem_controller__12\n"); );
    Vcache_simX* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ../rtl/VX_countones.v:14
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk1__BRA__0__KET____DOT__num_valids = 0U;
    if ((8U & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids))) {
	vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk1__BRA__0__KET____DOT__num_valids 
	    = (7U & ((IData)(1U) + (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk1__BRA__0__KET____DOT__num_valids)));
    }
    if ((4U & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids))) {
	vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk1__BRA__0__KET____DOT__num_valids 
	    = (7U & ((IData)(1U) + (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk1__BRA__0__KET____DOT__num_valids)));
    }
    if ((2U & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids))) {
	vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk1__BRA__0__KET____DOT__num_valids 
	    = (7U & ((IData)(1U) + (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk1__BRA__0__KET____DOT__num_valids)));
    }
    if ((1U & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids))) {
	vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk1__BRA__0__KET____DOT__num_valids 
	    = (7U & ((IData)(1U) + (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk1__BRA__0__KET____DOT__num_valids)));
    }
    // ALWAYS at ../rtl/VX_countones.v:14
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk1__BRA__1__KET____DOT__num_valids = 0U;
    if ((0x80U & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids))) {
	vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk1__BRA__1__KET____DOT__num_valids 
	    = (7U & ((IData)(1U) + (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk1__BRA__1__KET____DOT__num_valids)));
    }
    if ((0x40U & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids))) {
	vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk1__BRA__1__KET____DOT__num_valids 
	    = (7U & ((IData)(1U) + (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk1__BRA__1__KET____DOT__num_valids)));
    }
    if ((0x20U & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids))) {
	vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk1__BRA__1__KET____DOT__num_valids 
	    = (7U & ((IData)(1U) + (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk1__BRA__1__KET____DOT__num_valids)));
    }
    if ((0x10U & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids))) {
	vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk1__BRA__1__KET____DOT__num_valids 
	    = (7U & ((IData)(1U) + (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk1__BRA__1__KET____DOT__num_valids)));
    }
    // ALWAYS at ../rtl/VX_countones.v:14
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk1__BRA__2__KET____DOT__num_valids = 0U;
    if ((0x800U & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids))) {
	vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk1__BRA__2__KET____DOT__num_valids 
	    = (7U & ((IData)(1U) + (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk1__BRA__2__KET____DOT__num_valids)));
    }
    if ((0x400U & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids))) {
	vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk1__BRA__2__KET____DOT__num_valids 
	    = (7U & ((IData)(1U) + (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk1__BRA__2__KET____DOT__num_valids)));
    }
    if ((0x200U & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids))) {
	vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk1__BRA__2__KET____DOT__num_valids 
	    = (7U & ((IData)(1U) + (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk1__BRA__2__KET____DOT__num_valids)));
    }
    if ((0x100U & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids))) {
	vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk1__BRA__2__KET____DOT__num_valids 
	    = (7U & ((IData)(1U) + (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk1__BRA__2__KET____DOT__num_valids)));
    }
    // ALWAYS at ../rtl/VX_countones.v:14
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk1__BRA__3__KET____DOT__num_valids = 0U;
    if ((0x8000U & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids))) {
	vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk1__BRA__3__KET____DOT__num_valids 
	    = (7U & ((IData)(1U) + (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk1__BRA__3__KET____DOT__num_valids)));
    }
    if ((0x4000U & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids))) {
	vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk1__BRA__3__KET____DOT__num_valids 
	    = (7U & ((IData)(1U) + (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk1__BRA__3__KET____DOT__num_valids)));
    }
    if ((0x2000U & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids))) {
	vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk1__BRA__3__KET____DOT__num_valids 
	    = (7U & ((IData)(1U) + (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk1__BRA__3__KET____DOT__num_valids)));
    }
    if ((0x1000U & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids))) {
	vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk1__BRA__3__KET____DOT__num_valids 
	    = (7U & ((IData)(1U) + (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk1__BRA__3__KET____DOT__num_valids)));
    }
    // ALWAYS at ../rtl/VX_generic_priority_encoder.v:16
    vlSymsp->TOP__v__dmem_controller.__Vtableidx1 = 
	(0xfU & (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids));
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__0__KET____DOT____Vcellout__vx_priority_encoder__index 
	= vlSymsp->TOP__v__dmem_controller.__Vtable1_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__0__KET____DOT____Vcellout__vx_priority_encoder__index
	[vlSymsp->TOP__v__dmem_controller.__Vtableidx1];
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__0__KET____DOT____Vcellout__vx_priority_encoder__found 
	= vlSymsp->TOP__v__dmem_controller.__Vtable1_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__0__KET____DOT____Vcellout__vx_priority_encoder__found
	[vlSymsp->TOP__v__dmem_controller.__Vtableidx1];
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__0__KET____DOT__vx_priority_encoder__DOT__i 
	= vlSymsp->TOP__v__dmem_controller.__Vtable1___PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__0__KET____DOT__vx_priority_encoder__DOT__i
	[vlSymsp->TOP__v__dmem_controller.__Vtableidx1];
    // ALWAYS at ../rtl/VX_generic_priority_encoder.v:16
    vlSymsp->TOP__v__dmem_controller.__Vtableidx2 = 
	(0xfU & ((IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids) 
		 >> 4U));
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__1__KET____DOT____Vcellout__vx_priority_encoder__index 
	= vlSymsp->TOP__v__dmem_controller.__Vtable2_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__1__KET____DOT____Vcellout__vx_priority_encoder__index
	[vlSymsp->TOP__v__dmem_controller.__Vtableidx2];
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__1__KET____DOT____Vcellout__vx_priority_encoder__found 
	= vlSymsp->TOP__v__dmem_controller.__Vtable2_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__1__KET____DOT____Vcellout__vx_priority_encoder__found
	[vlSymsp->TOP__v__dmem_controller.__Vtableidx2];
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__1__KET____DOT__vx_priority_encoder__DOT__i 
	= vlSymsp->TOP__v__dmem_controller.__Vtable2___PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__1__KET____DOT__vx_priority_encoder__DOT__i
	[vlSymsp->TOP__v__dmem_controller.__Vtableidx2];
    // ALWAYS at ../rtl/VX_generic_priority_encoder.v:16
    vlSymsp->TOP__v__dmem_controller.__Vtableidx3 = 
	(0xfU & ((IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids) 
		 >> 8U));
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__2__KET____DOT____Vcellout__vx_priority_encoder__index 
	= vlSymsp->TOP__v__dmem_controller.__Vtable3_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__2__KET____DOT____Vcellout__vx_priority_encoder__index
	[vlSymsp->TOP__v__dmem_controller.__Vtableidx3];
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__2__KET____DOT____Vcellout__vx_priority_encoder__found 
	= vlSymsp->TOP__v__dmem_controller.__Vtable3_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__2__KET____DOT____Vcellout__vx_priority_encoder__found
	[vlSymsp->TOP__v__dmem_controller.__Vtableidx3];
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__2__KET____DOT__vx_priority_encoder__DOT__i 
	= vlSymsp->TOP__v__dmem_controller.__Vtable3___PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__2__KET____DOT__vx_priority_encoder__DOT__i
	[vlSymsp->TOP__v__dmem_controller.__Vtableidx3];
    // ALWAYS at ../rtl/VX_generic_priority_encoder.v:16
    vlSymsp->TOP__v__dmem_controller.__Vtableidx4 = 
	(0xfU & ((IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT____Vcellout__vx_bank_valid__bank_valids) 
		 >> 0xcU));
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__3__KET____DOT____Vcellout__vx_priority_encoder__index 
	= vlSymsp->TOP__v__dmem_controller.__Vtable4_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__3__KET____DOT____Vcellout__vx_priority_encoder__index
	[vlSymsp->TOP__v__dmem_controller.__Vtableidx4];
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__3__KET____DOT____Vcellout__vx_priority_encoder__found 
	= vlSymsp->TOP__v__dmem_controller.__Vtable4_shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__3__KET____DOT____Vcellout__vx_priority_encoder__found
	[vlSymsp->TOP__v__dmem_controller.__Vtableidx4];
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__3__KET____DOT__vx_priority_encoder__DOT__i 
	= vlSymsp->TOP__v__dmem_controller.__Vtable4___PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__3__KET____DOT__vx_priority_encoder__DOT__i
	[vlSymsp->TOP__v__dmem_controller.__Vtableidx4];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__use_mask_per_bank 
	= ((0xfff0U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__use_mask_per_bank)) 
	   | (0xfU & ((IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk1__BRA__0__KET____DOT____Vcellout__choose_thread__found)
		       ? ((IData)(1U) << (IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk1__BRA__0__KET____DOT____Vcellout__choose_thread__index))
		       : 0U)));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__valid_per_bank 
	= ((0xeU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__valid_per_bank)) 
	   | (IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk1__BRA__0__KET____DOT____Vcellout__choose_thread__found));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__index_per_bank 
	= ((0xfcU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__index_per_bank)) 
	   | (IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk1__BRA__0__KET____DOT____Vcellout__choose_thread__index));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__use_mask_per_bank 
	= ((0xff0fU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__use_mask_per_bank)) 
	   | (0xf0U & (((IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk1__BRA__1__KET____DOT____Vcellout__choose_thread__found)
			 ? ((IData)(1U) << (IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk1__BRA__1__KET____DOT____Vcellout__choose_thread__index))
			 : 0U) << 4U)));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__valid_per_bank 
	= ((0xdU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__valid_per_bank)) 
	   | ((IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk1__BRA__1__KET____DOT____Vcellout__choose_thread__found) 
	      << 1U));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__index_per_bank 
	= ((0xf3U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__index_per_bank)) 
	   | ((IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk1__BRA__1__KET____DOT____Vcellout__choose_thread__index) 
	      << 2U));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__use_mask_per_bank 
	= ((0xf0ffU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__use_mask_per_bank)) 
	   | (0xf00U & (((IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk1__BRA__2__KET____DOT____Vcellout__choose_thread__found)
			  ? ((IData)(1U) << (IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk1__BRA__2__KET____DOT____Vcellout__choose_thread__index))
			  : 0U) << 8U)));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__valid_per_bank 
	= ((0xbU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__valid_per_bank)) 
	   | ((IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk1__BRA__2__KET____DOT____Vcellout__choose_thread__found) 
	      << 2U));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__index_per_bank 
	= ((0xcfU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__index_per_bank)) 
	   | ((IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk1__BRA__2__KET____DOT____Vcellout__choose_thread__index) 
	      << 4U));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__use_mask_per_bank 
	= ((0xfffU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__use_mask_per_bank)) 
	   | (0xf000U & (((IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk1__BRA__3__KET____DOT____Vcellout__choose_thread__found)
			   ? ((IData)(1U) << (IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk1__BRA__3__KET____DOT____Vcellout__choose_thread__index))
			   : 0U) << 0xcU)));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__valid_per_bank 
	= ((7U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__valid_per_bank)) 
	   | ((IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk1__BRA__3__KET____DOT____Vcellout__choose_thread__found) 
	      << 3U));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__index_per_bank 
	= ((0x3fU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__index_per_bank)) 
	   | ((IData)(vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk1__BRA__3__KET____DOT____Vcellout__choose_thread__index) 
	      << 6U));
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_write[0U] 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__write_from_mem)
	    ? vlSymsp->TOP__v__VX_dram_req_rsp_icache.__PVT__i_m_readdata[0U]
	    : 0U);
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_write[1U] 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__write_from_mem)
	    ? vlSymsp->TOP__v__VX_dram_req_rsp_icache.__PVT__i_m_readdata[1U]
	    : 0U);
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_write[2U] 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__write_from_mem)
	    ? vlSymsp->TOP__v__VX_dram_req_rsp_icache.__PVT__i_m_readdata[2U]
	    : 0U);
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_write[3U] 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__write_from_mem)
	    ? vlSymsp->TOP__v__VX_dram_req_rsp_icache.__PVT__i_m_readdata[3U]
	    : 0U);
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__we 
	= ((0xfff0U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__we)) 
	   | ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__write_from_mem)
	       ? 0xfU : 0U));
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__we 
	= ((0xff0fU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__we)) 
	   | (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__write_from_mem)
	        ? 0xfU : 0U) << 4U));
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__we 
	= ((0xf0ffU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__we)) 
	   | (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__write_from_mem)
	        ? 0xfU : 0U) << 8U));
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__we 
	= ((0xfffU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__we)) 
	   | (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__write_from_mem)
	        ? 0xfU : 0U) << 0xcU));
    // ALWAYS at ../rtl/VX_generic_priority_encoder.v:17
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_index = 0U;
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__genblk1__DOT__way_indexing__DOT__found = 0U;
    if ((2U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__hit_per_way))) {
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_index = 1U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__genblk1__DOT__way_indexing__DOT__found = 1U;
    }
    if ((1U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__hit_per_way))) {
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_index = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__genblk1__DOT__way_indexing__DOT__found = 1U;
    }
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__more_than_one_valid 
	= ((0xeU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__more_than_one_valid)) 
	   | (1U < (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk1__BRA__0__KET____DOT__num_valids)));
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__more_than_one_valid 
	= ((0xdU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__more_than_one_valid)) 
	   | ((1U < (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk1__BRA__1__KET____DOT__num_valids)) 
	      << 1U));
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__more_than_one_valid 
	= ((0xbU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__more_than_one_valid)) 
	   | ((1U < (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk1__BRA__2__KET____DOT__num_valids)) 
	      << 2U));
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__more_than_one_valid 
	= ((7U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__more_than_one_valid)) 
	   | ((1U < (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk1__BRA__3__KET____DOT__num_valids)) 
	      << 3U));
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_req_num 
	= ((0xfcU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_req_num)) 
	   | (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__0__KET____DOT____Vcellout__vx_priority_encoder__index));
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_out_valid 
	= ((0xeU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_out_valid)) 
	   | (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__0__KET____DOT____Vcellout__vx_priority_encoder__found));
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_req_num 
	= ((0xf3U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_req_num)) 
	   | ((IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__1__KET____DOT____Vcellout__vx_priority_encoder__index) 
	      << 2U));
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_out_valid 
	= ((0xdU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_out_valid)) 
	   | ((IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__1__KET____DOT____Vcellout__vx_priority_encoder__found) 
	      << 1U));
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_req_num 
	= ((0xcfU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_req_num)) 
	   | ((IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__2__KET____DOT____Vcellout__vx_priority_encoder__index) 
	      << 4U));
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_out_valid 
	= ((0xbU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_out_valid)) 
	   | ((IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__2__KET____DOT____Vcellout__vx_priority_encoder__found) 
	      << 2U));
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_req_num 
	= ((0x3fU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_req_num)) 
	   | ((IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__3__KET____DOT____Vcellout__vx_priority_encoder__index) 
	      << 6U));
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_out_valid 
	= ((7U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_out_valid)) 
	   | ((IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__3__KET____DOT____Vcellout__vx_priority_encoder__found) 
	      << 3U));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__use_valid_in 
	= (((2U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__state)) 
	    & (IData)(vlSymsp->TOP__v.__PVT__dcache_i_m_ready)) 
	   | ((~ ((2U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__state)) 
		  & (~ (IData)(vlSymsp->TOP__v.__PVT__dcache_i_m_ready)))) 
	      & ((1U != (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__state)) 
		 & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__valid_per_bank))));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__use_valid_in 
	= (((2U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__state)) 
	    & (IData)(vlSymsp->TOP__v.__PVT__dcache_i_m_ready)) 
	   | ((~ ((2U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__state)) 
		  & (~ (IData)(vlSymsp->TOP__v.__PVT__dcache_i_m_ready)))) 
	      & ((1U != (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__state)) 
		 & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__valid_per_bank) 
		    >> 1U))));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__use_valid_in 
	= (((2U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__state)) 
	    & (IData)(vlSymsp->TOP__v.__PVT__dcache_i_m_ready)) 
	   | ((~ ((2U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__state)) 
		  & (~ (IData)(vlSymsp->TOP__v.__PVT__dcache_i_m_ready)))) 
	      & ((1U != (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__state)) 
		 & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__valid_per_bank) 
		    >> 2U))));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__use_valid_in 
	= (((2U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__state)) 
	    & (IData)(vlSymsp->TOP__v.__PVT__dcache_i_m_ready)) 
	   | ((~ ((2U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__state)) 
		  & (~ (IData)(vlSymsp->TOP__v.__PVT__dcache_i_m_ready)))) 
	      & ((1U != (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__state)) 
		 & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__valid_per_bank) 
		    >> 3U))));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_addr 
	= ((1U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__state))
	    ? vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__miss_addr
	    : ((2U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__state))
	        ? vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__miss_addr
	        : vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[
	       (3U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__index_per_bank))]));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_addr 
	= ((1U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__state))
	    ? vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__miss_addr
	    : ((2U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__state))
	        ? vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__miss_addr
	        : vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[
	       (3U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__index_per_bank) 
		      >> 2U))]));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_addr 
	= ((1U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__state))
	    ? vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__miss_addr
	    : ((2U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__state))
	        ? vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__miss_addr
	        : vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[
	       (3U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__index_per_bank) 
		      >> 4U))]));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_addr 
	= ((1U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__state))
	    ? vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__miss_addr
	    : ((2U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__state))
	        ? vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__miss_addr
	        : vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[
	       (3U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__index_per_bank) 
		      >> 6U))]));
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[0U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_write[0U];
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[1U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_write[1U];
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[2U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_write[2U];
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[3U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_write[3U];
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[4U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_write[0U];
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[5U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_write[1U];
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[6U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_write[2U];
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[7U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_write[3U];
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual 
	= ((0U != (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__state))
	    ? (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__way_to_update)
	    : (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_index));
}

void Vcache_simX_VX_dmem_controller__V0_VB1000::_settle__TOP__v__dmem_controller__13(Vcache_simX__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_PRINTF("        Vcache_simX_VX_dmem_controller__V0_VB1000::_settle__TOP__v__dmem_controller__13\n"); );
    Vcache_simX* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Variables
    VL_SIGW(__Vtemp381,127,0,4);
    VL_SIGW(__Vtemp382,127,0,4);
    VL_SIGW(__Vtemp383,127,0,4);
    VL_SIGW(__Vtemp384,127,0,4);
    VL_SIGW(__Vtemp385,127,0,4);
    VL_SIGW(__Vtemp386,127,0,4);
    VL_SIGW(__Vtemp387,127,0,4);
    VL_SIGW(__Vtemp388,127,0,4);
    VL_SIGW(__Vtemp389,127,0,4);
    VL_SIGW(__Vtemp390,127,0,4);
    VL_SIGW(__Vtemp391,127,0,4);
    VL_SIGW(__Vtemp392,127,0,4);
    VL_SIGW(__Vtemp393,127,0,4);
    VL_SIGW(__Vtemp394,127,0,4);
    VL_SIGW(__Vtemp395,127,0,4);
    VL_SIGW(__Vtemp396,127,0,4);
    VL_SIGW(__Vtemp397,127,0,4);
    VL_SIGW(__Vtemp398,127,0,4);
    VL_SIGW(__Vtemp399,127,0,4);
    VL_SIGW(__Vtemp400,127,0,4);
    VL_SIGW(__Vtemp401,127,0,4);
    VL_SIGW(__Vtemp402,127,0,4);
    VL_SIGW(__Vtemp403,127,0,4);
    VL_SIGW(__Vtemp404,127,0,4);
    VL_SIGW(__Vtemp405,127,0,4);
    VL_SIGW(__Vtemp406,127,0,4);
    VL_SIGW(__Vtemp407,127,0,4);
    VL_SIGW(__Vtemp408,127,0,4);
    VL_SIGW(__Vtemp409,127,0,4);
    VL_SIGW(__Vtemp410,127,0,4);
    VL_SIGW(__Vtemp411,127,0,4);
    VL_SIGW(__Vtemp412,127,0,4);
    // Body
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__more_than_one_valid 
	= ((0xeU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__more_than_one_valid)) 
	   | (1U < (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk1__BRA__0__KET____DOT__num_valids)));
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__more_than_one_valid 
	= ((0xdU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__more_than_one_valid)) 
	   | ((1U < (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk1__BRA__1__KET____DOT__num_valids)) 
	      << 1U));
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__more_than_one_valid 
	= ((0xbU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__more_than_one_valid)) 
	   | ((1U < (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk1__BRA__2__KET____DOT__num_valids)) 
	      << 2U));
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__more_than_one_valid 
	= ((7U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__more_than_one_valid)) 
	   | ((1U < (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk1__BRA__3__KET____DOT__num_valids)) 
	      << 3U));
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_req_num 
	= ((0xfcU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_req_num)) 
	   | (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__0__KET____DOT____Vcellout__vx_priority_encoder__index));
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_out_valid 
	= ((0xeU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_out_valid)) 
	   | (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__0__KET____DOT____Vcellout__vx_priority_encoder__found));
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_req_num 
	= ((0xf3U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_req_num)) 
	   | ((IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__1__KET____DOT____Vcellout__vx_priority_encoder__index) 
	      << 2U));
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_out_valid 
	= ((0xdU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_out_valid)) 
	   | ((IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__1__KET____DOT____Vcellout__vx_priority_encoder__found) 
	      << 1U));
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_req_num 
	= ((0xcfU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_req_num)) 
	   | ((IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__2__KET____DOT____Vcellout__vx_priority_encoder__index) 
	      << 4U));
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_out_valid 
	= ((0xbU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_out_valid)) 
	   | ((IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__2__KET____DOT____Vcellout__vx_priority_encoder__found) 
	      << 2U));
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_req_num 
	= ((0x3fU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_req_num)) 
	   | ((IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__3__KET____DOT____Vcellout__vx_priority_encoder__index) 
	      << 6U));
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_out_valid 
	= ((7U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_out_valid)) 
	   | ((IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__vx_priority_encoder_sm__DOT__genblk2__BRA__3__KET____DOT____Vcellout__vx_priority_encoder__found) 
	      << 3U));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__use_valid_in 
	= (((2U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__state)) 
	    & (IData)(vlSymsp->TOP__v.__PVT__dcache_i_m_ready)) 
	   | ((~ ((2U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__state)) 
		  & (~ (IData)(vlSymsp->TOP__v.__PVT__dcache_i_m_ready)))) 
	      & ((1U != (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__state)) 
		 & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__valid_per_bank))));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__use_valid_in 
	= (((2U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__state)) 
	    & (IData)(vlSymsp->TOP__v.__PVT__dcache_i_m_ready)) 
	   | ((~ ((2U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__state)) 
		  & (~ (IData)(vlSymsp->TOP__v.__PVT__dcache_i_m_ready)))) 
	      & ((1U != (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__state)) 
		 & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__valid_per_bank) 
		    >> 1U))));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__use_valid_in 
	= (((2U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__state)) 
	    & (IData)(vlSymsp->TOP__v.__PVT__dcache_i_m_ready)) 
	   | ((~ ((2U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__state)) 
		  & (~ (IData)(vlSymsp->TOP__v.__PVT__dcache_i_m_ready)))) 
	      & ((1U != (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__state)) 
		 & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__valid_per_bank) 
		    >> 2U))));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__use_valid_in 
	= (((2U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__state)) 
	    & (IData)(vlSymsp->TOP__v.__PVT__dcache_i_m_ready)) 
	   | ((~ ((2U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__state)) 
		  & (~ (IData)(vlSymsp->TOP__v.__PVT__dcache_i_m_ready)))) 
	      & ((1U != (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__state)) 
		 & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__valid_per_bank) 
		    >> 3U))));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_addr 
	= ((1U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__state))
	    ? vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__miss_addr
	    : ((2U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__state))
	        ? vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__miss_addr
	        : vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[
	       (3U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__index_per_bank))]));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_addr 
	= ((1U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__state))
	    ? vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__miss_addr
	    : ((2U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__state))
	        ? vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__miss_addr
	        : vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[
	       (3U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__index_per_bank) 
		      >> 2U))]));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_addr 
	= ((1U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__state))
	    ? vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__miss_addr
	    : ((2U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__state))
	        ? vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__miss_addr
	        : vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[
	       (3U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__index_per_bank) 
		      >> 4U))]));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_addr 
	= ((1U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__state))
	    ? vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__miss_addr
	    : ((2U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__state))
	        ? vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__miss_addr
	        : vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[
	       (3U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__index_per_bank) 
		      >> 6U))]));
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[0U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_write[0U];
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[1U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_write[1U];
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[2U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_write[2U];
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[3U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_write[3U];
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[4U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_write[0U];
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[5U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_write[1U];
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[6U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_write[2U];
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[7U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_write[3U];
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual 
	= ((0U != (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__state))
	    ? (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__way_to_update)
	    : (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_index));
    // ALWAYS at ../rtl/shared_memory/VX_priority_encoder_sm.v:88
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__serviced = 0U;
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__serviced 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__serviced) 
	   | ((IData)(1U) << (3U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_req_num))));
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__serviced 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__serviced) 
	   | ((IData)(1U) << (3U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_req_num) 
				    >> 2U))));
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__serviced 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__serviced) 
	   | ((IData)(1U) << (3U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_req_num) 
				    >> 4U))));
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__serviced 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__serviced) 
	   | ((IData)(1U) << (3U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_req_num) 
				    >> 6U))));
    __Vtemp381[0U] = 0U;
    __Vtemp381[1U] = 0U;
    __Vtemp381[2U] = 0U;
    __Vtemp381[3U] = 0U;
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_data[0U] 
	= ((1U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_out_valid))
	    ? __Vtemp381[(3U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_req_num))]
	    : 0U);
    __Vtemp382[0U] = 0U;
    __Vtemp382[1U] = 0U;
    __Vtemp382[2U] = 0U;
    __Vtemp382[3U] = 0U;
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_data[1U] 
	= ((2U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_out_valid))
	    ? __Vtemp382[(3U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_req_num) 
				>> 2U))] : 0U);
    __Vtemp383[0U] = 0U;
    __Vtemp383[1U] = 0U;
    __Vtemp383[2U] = 0U;
    __Vtemp383[3U] = 0U;
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_data[2U] 
	= ((4U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_out_valid))
	    ? __Vtemp383[(3U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_req_num) 
				>> 4U))] : 0U);
    __Vtemp384[0U] = 0U;
    __Vtemp384[1U] = 0U;
    __Vtemp384[2U] = 0U;
    __Vtemp384[3U] = 0U;
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_data[3U] 
	= ((8U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_out_valid))
	    ? __Vtemp384[(3U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_req_num) 
				>> 6U))] : 0U);
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[0U] 
	= ((1U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_out_valid))
	    ? vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[
	   (3U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_req_num))]
	    : 0U);
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[1U] 
	= ((2U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_out_valid))
	    ? vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[
	   (3U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_req_num) 
		  >> 2U))] : 0U);
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[2U] 
	= ((4U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_out_valid))
	    ? vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[
	   (3U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_req_num) 
		  >> 4U))] : 0U);
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[3U] 
	= ((8U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_out_valid))
	    ? vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[
	   (3U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_req_num) 
		  >> 6U))] : 0U);
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__0__KET____DOT__shm_write 
	= ((7U != (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__sm_driver_in_mem_write)) 
	   & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_out_valid));
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__1__KET____DOT__shm_write 
	= ((7U != (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__sm_driver_in_mem_write)) 
	   & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_out_valid) 
	      >> 1U));
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__2__KET____DOT__shm_write 
	= ((7U != (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__sm_driver_in_mem_write)) 
	   & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_out_valid) 
	      >> 2U));
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__3__KET____DOT__shm_write 
	= ((7U != (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__sm_driver_in_mem_write)) 
	   & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_out_valid) 
	      >> 3U));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__write_from_mem 
	= ((2U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__state)) 
	   & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__use_valid_in));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__access 
	= ((0U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__state)) 
	   & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__use_valid_in));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__write_from_mem 
	= ((2U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__state)) 
	   & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__use_valid_in));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__access 
	= ((0U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__state)) 
	   & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__use_valid_in));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__write_from_mem 
	= ((2U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__state)) 
	   & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__use_valid_in));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__access 
	= ((0U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__state)) 
	   & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__use_valid_in));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__write_from_mem 
	= ((2U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__state)) 
	   & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__use_valid_in));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__access 
	= ((0U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__state)) 
	   & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__use_valid_in));
    __Vtemp385[0U] = 0U;
    __Vtemp385[1U] = 0U;
    __Vtemp385[2U] = 0U;
    __Vtemp385[3U] = 0U;
    __Vtemp386[0U] = 0U;
    __Vtemp386[1U] = 0U;
    __Vtemp386[2U] = 0U;
    __Vtemp386[3U] = 0U;
    __Vtemp387[0U] = 0U;
    __Vtemp387[1U] = 0U;
    __Vtemp387[2U] = 0U;
    __Vtemp387[3U] = 0U;
    __Vtemp388[0U] = 0U;
    __Vtemp388[1U] = 0U;
    __Vtemp388[2U] = 0U;
    __Vtemp388[3U] = 0U;
    __Vtemp389[0U] = 0U;
    __Vtemp389[1U] = 0U;
    __Vtemp389[2U] = 0U;
    __Vtemp389[3U] = 0U;
    __Vtemp390[0U] = 0U;
    __Vtemp390[1U] = 0U;
    __Vtemp390[2U] = 0U;
    __Vtemp390[3U] = 0U;
    __Vtemp391[0U] = 0U;
    __Vtemp391[1U] = 0U;
    __Vtemp391[2U] = 0U;
    __Vtemp391[3U] = 0U;
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__use_write_data 
	= ((0U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__cache_driver_in_mem_write))
	    ? ((1U == (3U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_addr))
	        ? (0xff00U & (__Vtemp385[(3U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__index_per_bank))] 
			      << 8U)) : ((2U == (3U 
						 & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_addr))
					  ? (0xff0000U 
					     & (__Vtemp386[
						(3U 
						 & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__index_per_bank))] 
						<< 0x10U))
					  : ((3U == 
					      (3U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_addr))
					      ? (0xff000000U 
						 & (__Vtemp387[
						    (3U 
						     & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__index_per_bank))] 
						    << 0x18U))
					      : __Vtemp388[
					     (3U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__index_per_bank))])))
	    : ((1U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__cache_driver_in_mem_write))
	        ? ((2U == (3U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_addr))
		    ? (0xffff0000U & (__Vtemp389[(3U 
						  & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__index_per_bank))] 
				      << 0x10U)) : 
		   __Vtemp390[(3U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__index_per_bank))])
	        : __Vtemp391[(3U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__index_per_bank))]));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__hit_per_way 
	= ((2U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__hit_per_way)) 
	   | (1U & (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__valid_use_per_way) 
		     & ((0x1fffffU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__tag_use_per_way)) 
			== (0x1fffffU & (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_addr 
					 >> 0xbU))))
		     ? 1U : 0U)));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__hit_per_way 
	= ((1U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__hit_per_way)) 
	   | (2U & (((((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__valid_use_per_way) 
		       >> 1U) & ((0x1fffffU & (IData)(
						      (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__tag_use_per_way 
						       >> 0x15U))) 
				 == (0x1fffffU & (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_addr 
						  >> 0xbU))))
		      ? 1U : 0U) << 1U)));
    __Vtemp392[0U] = 0U;
    __Vtemp392[1U] = 0U;
    __Vtemp392[2U] = 0U;
    __Vtemp392[3U] = 0U;
    __Vtemp393[0U] = 0U;
    __Vtemp393[1U] = 0U;
    __Vtemp393[2U] = 0U;
    __Vtemp393[3U] = 0U;
    __Vtemp394[0U] = 0U;
    __Vtemp394[1U] = 0U;
    __Vtemp394[2U] = 0U;
    __Vtemp394[3U] = 0U;
    __Vtemp395[0U] = 0U;
    __Vtemp395[1U] = 0U;
    __Vtemp395[2U] = 0U;
    __Vtemp395[3U] = 0U;
    __Vtemp396[0U] = 0U;
    __Vtemp396[1U] = 0U;
    __Vtemp396[2U] = 0U;
    __Vtemp396[3U] = 0U;
    __Vtemp397[0U] = 0U;
    __Vtemp397[1U] = 0U;
    __Vtemp397[2U] = 0U;
    __Vtemp397[3U] = 0U;
    __Vtemp398[0U] = 0U;
    __Vtemp398[1U] = 0U;
    __Vtemp398[2U] = 0U;
    __Vtemp398[3U] = 0U;
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__use_write_data 
	= ((0U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__cache_driver_in_mem_write))
	    ? ((1U == (3U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_addr))
	        ? (0xff00U & (__Vtemp392[(3U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__index_per_bank) 
						>> 2U))] 
			      << 8U)) : ((2U == (3U 
						 & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_addr))
					  ? (0xff0000U 
					     & (__Vtemp393[
						(3U 
						 & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__index_per_bank) 
						    >> 2U))] 
						<< 0x10U))
					  : ((3U == 
					      (3U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_addr))
					      ? (0xff000000U 
						 & (__Vtemp394[
						    (3U 
						     & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__index_per_bank) 
							>> 2U))] 
						    << 0x18U))
					      : __Vtemp395[
					     (3U & 
					      ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__index_per_bank) 
					       >> 2U))])))
	    : ((1U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__cache_driver_in_mem_write))
	        ? ((2U == (3U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_addr))
		    ? (0xffff0000U & (__Vtemp396[(3U 
						  & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__index_per_bank) 
						     >> 2U))] 
				      << 0x10U)) : 
		   __Vtemp397[(3U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__index_per_bank) 
				     >> 2U))]) : __Vtemp398[
	       (3U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__index_per_bank) 
		      >> 2U))]));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__hit_per_way 
	= ((2U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__hit_per_way)) 
	   | (1U & (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__valid_use_per_way) 
		     & ((0x1fffffU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__tag_use_per_way)) 
			== (0x1fffffU & (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_addr 
					 >> 0xbU))))
		     ? 1U : 0U)));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__hit_per_way 
	= ((1U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__hit_per_way)) 
	   | (2U & (((((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__valid_use_per_way) 
		       >> 1U) & ((0x1fffffU & (IData)(
						      (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__tag_use_per_way 
						       >> 0x15U))) 
				 == (0x1fffffU & (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_addr 
						  >> 0xbU))))
		      ? 1U : 0U) << 1U)));
    __Vtemp399[0U] = 0U;
    __Vtemp399[1U] = 0U;
    __Vtemp399[2U] = 0U;
    __Vtemp399[3U] = 0U;
    __Vtemp400[0U] = 0U;
    __Vtemp400[1U] = 0U;
    __Vtemp400[2U] = 0U;
    __Vtemp400[3U] = 0U;
    __Vtemp401[0U] = 0U;
    __Vtemp401[1U] = 0U;
    __Vtemp401[2U] = 0U;
    __Vtemp401[3U] = 0U;
    __Vtemp402[0U] = 0U;
    __Vtemp402[1U] = 0U;
    __Vtemp402[2U] = 0U;
    __Vtemp402[3U] = 0U;
    __Vtemp403[0U] = 0U;
    __Vtemp403[1U] = 0U;
    __Vtemp403[2U] = 0U;
    __Vtemp403[3U] = 0U;
    __Vtemp404[0U] = 0U;
    __Vtemp404[1U] = 0U;
    __Vtemp404[2U] = 0U;
    __Vtemp404[3U] = 0U;
    __Vtemp405[0U] = 0U;
    __Vtemp405[1U] = 0U;
    __Vtemp405[2U] = 0U;
    __Vtemp405[3U] = 0U;
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__use_write_data 
	= ((0U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__cache_driver_in_mem_write))
	    ? ((1U == (3U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_addr))
	        ? (0xff00U & (__Vtemp399[(3U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__index_per_bank) 
						>> 4U))] 
			      << 8U)) : ((2U == (3U 
						 & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_addr))
					  ? (0xff0000U 
					     & (__Vtemp400[
						(3U 
						 & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__index_per_bank) 
						    >> 4U))] 
						<< 0x10U))
					  : ((3U == 
					      (3U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_addr))
					      ? (0xff000000U 
						 & (__Vtemp401[
						    (3U 
						     & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__index_per_bank) 
							>> 4U))] 
						    << 0x18U))
					      : __Vtemp402[
					     (3U & 
					      ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__index_per_bank) 
					       >> 4U))])))
	    : ((1U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__cache_driver_in_mem_write))
	        ? ((2U == (3U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_addr))
		    ? (0xffff0000U & (__Vtemp403[(3U 
						  & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__index_per_bank) 
						     >> 4U))] 
				      << 0x10U)) : 
		   __Vtemp404[(3U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__index_per_bank) 
				     >> 4U))]) : __Vtemp405[
	       (3U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__index_per_bank) 
		      >> 4U))]));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__hit_per_way 
	= ((2U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__hit_per_way)) 
	   | (1U & (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__valid_use_per_way) 
		     & ((0x1fffffU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__tag_use_per_way)) 
			== (0x1fffffU & (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_addr 
					 >> 0xbU))))
		     ? 1U : 0U)));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__hit_per_way 
	= ((1U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__hit_per_way)) 
	   | (2U & (((((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__valid_use_per_way) 
		       >> 1U) & ((0x1fffffU & (IData)(
						      (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__tag_use_per_way 
						       >> 0x15U))) 
				 == (0x1fffffU & (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_addr 
						  >> 0xbU))))
		      ? 1U : 0U) << 1U)));
    __Vtemp406[0U] = 0U;
    __Vtemp406[1U] = 0U;
    __Vtemp406[2U] = 0U;
    __Vtemp406[3U] = 0U;
    __Vtemp407[0U] = 0U;
    __Vtemp407[1U] = 0U;
    __Vtemp407[2U] = 0U;
    __Vtemp407[3U] = 0U;
    __Vtemp408[0U] = 0U;
    __Vtemp408[1U] = 0U;
    __Vtemp408[2U] = 0U;
    __Vtemp408[3U] = 0U;
    __Vtemp409[0U] = 0U;
    __Vtemp409[1U] = 0U;
    __Vtemp409[2U] = 0U;
    __Vtemp409[3U] = 0U;
    __Vtemp410[0U] = 0U;
    __Vtemp410[1U] = 0U;
    __Vtemp410[2U] = 0U;
    __Vtemp410[3U] = 0U;
    __Vtemp411[0U] = 0U;
    __Vtemp411[1U] = 0U;
    __Vtemp411[2U] = 0U;
    __Vtemp411[3U] = 0U;
    __Vtemp412[0U] = 0U;
    __Vtemp412[1U] = 0U;
    __Vtemp412[2U] = 0U;
    __Vtemp412[3U] = 0U;
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__use_write_data 
	= ((0U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__cache_driver_in_mem_write))
	    ? ((1U == (3U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_addr))
	        ? (0xff00U & (__Vtemp406[(3U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__index_per_bank) 
						>> 6U))] 
			      << 8U)) : ((2U == (3U 
						 & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_addr))
					  ? (0xff0000U 
					     & (__Vtemp407[
						(3U 
						 & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__index_per_bank) 
						    >> 6U))] 
						<< 0x10U))
					  : ((3U == 
					      (3U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_addr))
					      ? (0xff000000U 
						 & (__Vtemp408[
						    (3U 
						     & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__index_per_bank) 
							>> 6U))] 
						    << 0x18U))
					      : __Vtemp409[
					     (3U & 
					      ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__index_per_bank) 
					       >> 6U))])))
	    : ((1U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__cache_driver_in_mem_write))
	        ? ((2U == (3U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_addr))
		    ? (0xffff0000U & (__Vtemp410[(3U 
						  & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__index_per_bank) 
						     >> 6U))] 
				      << 0x10U)) : 
		   __Vtemp411[(3U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__index_per_bank) 
				     >> 6U))]) : __Vtemp412[
	       (3U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__index_per_bank) 
		      >> 6U))]));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__hit_per_way 
	= ((2U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__hit_per_way)) 
	   | (1U & (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__valid_use_per_way) 
		     & ((0x1fffffU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__tag_use_per_way)) 
			== (0x1fffffU & (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_addr 
					 >> 0xbU))))
		     ? 1U : 0U)));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__hit_per_way 
	= ((1U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__hit_per_way)) 
	   | (2U & (((((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__valid_use_per_way) 
		       >> 1U) & ((0x1fffffU & (IData)(
						      (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__tag_use_per_way 
						       >> 0x15U))) 
				 == (0x1fffffU & (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_addr 
						  >> 0xbU))))
		      ? 1U : 0U) << 1U)));
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__write_from_mem_per_way 
	= ((2U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__write_from_mem_per_way)) 
	   | ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__write_from_mem) 
	      & (~ (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual))));
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way 
	= ((0xffff0000U & vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way) 
	   | (0xffffU & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual)
			  ? 0U : (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__we))));
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__write_from_mem_per_way 
	= ((1U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__write_from_mem_per_way)) 
	   | (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__write_from_mem) 
	       & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual)) 
	      << 1U));
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way 
	= ((0xffffU & vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way) 
	   | (0xffff0000U & (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual)
			       ? (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__we)
			       : 0U) << 0x10U)));
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_unQual 
	= (((0U == (3U & vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_addr)) 
	    | (2U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache_driver_in_mem_read)))
	    ? (((0U == (0x1fU & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
				 << 7U))) ? 0U : (vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[
						  ((IData)(1U) 
						   + 
						   (4U 
						    & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						       << 2U)))] 
						  << 
						  ((IData)(0x20U) 
						   - 
						   (0x1fU 
						    & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						       << 7U))))) 
	       | (vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[
		  (4U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
			 << 2U))] >> (0x1fU & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
					       << 7U))))
	    : ((1U == (3U & vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_addr))
	        ? ((((0U == (0x1fU & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
				      << 7U))) ? 0U
		      : (vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[
			 ((IData)(1U) + (4U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
					       << 2U)))] 
			 << ((IData)(0x20U) - (0x1fU 
					       & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						  << 7U))))) 
		    | (vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[
		       (4U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
			      << 2U))] >> (0x1fU & 
					   ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
					    << 7U)))) 
		   >> 8U) : ((2U == (3U & vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_addr))
			      ? ((((0U == (0x1fU & 
					   ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
					    << 7U)))
				    ? 0U : (vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[
					    ((IData)(1U) 
					     + (4U 
						& ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						   << 2U)))] 
					    << ((IData)(0x20U) 
						- (0x1fU 
						   & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						      << 7U))))) 
				  | (vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[
				     (4U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
					    << 2U))] 
				     >> (0x1fU & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						  << 7U)))) 
				 >> 0x10U) : ((((0U 
						 == 
						 (0x1fU 
						  & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						     << 7U)))
						 ? 0U
						 : 
						(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[
						 ((IData)(1U) 
						  + 
						  (4U 
						   & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						      << 2U)))] 
						 << 
						 ((IData)(0x20U) 
						  - 
						  (0x1fU 
						   & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						      << 7U))))) 
					       | (vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[
						  (4U 
						   & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						      << 2U))] 
						  >> 
						  (0x1fU 
						   & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						      << 7U)))) 
					      >> 0x18U))));
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__tag_use 
	= (0x7fffffU & ((0x2dU >= (0x3fU & ((IData)(0x17U) 
					    * (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual))))
			 ? (IData)((vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__tag_use_per_way 
				    >> (0x3fU & ((IData)(0x17U) 
						 * (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual)))))
			 : 0U));
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__valid_use 
	= (1U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__valid_use_per_way) 
		 >> (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual)));
}

VL_INLINE_OPT void Vcache_simX_VX_dmem_controller__V0_VB1000::_combo__TOP__v__dmem_controller__14(Vcache_simX__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_PRINTF("        Vcache_simX_VX_dmem_controller__V0_VB1000::_combo__TOP__v__dmem_controller__14\n"); );
    Vcache_simX* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Variables
    //char	__VpadToAlign756[4];
    VL_SIGW(__Vtemp413,127,0,4);
    VL_SIGW(__Vtemp414,127,0,4);
    VL_SIGW(__Vtemp415,127,0,4);
    VL_SIGW(__Vtemp416,127,0,4);
    VL_SIGW(__Vtemp417,127,0,4);
    VL_SIGW(__Vtemp418,127,0,4);
    VL_SIGW(__Vtemp419,127,0,4);
    VL_SIGW(__Vtemp420,127,0,4);
    VL_SIGW(__Vtemp421,127,0,4);
    VL_SIGW(__Vtemp422,127,0,4);
    VL_SIGW(__Vtemp423,127,0,4);
    VL_SIGW(__Vtemp424,127,0,4);
    VL_SIGW(__Vtemp425,127,0,4);
    VL_SIGW(__Vtemp426,127,0,4);
    VL_SIGW(__Vtemp427,127,0,4);
    VL_SIGW(__Vtemp428,127,0,4);
    VL_SIGW(__Vtemp429,127,0,4);
    VL_SIGW(__Vtemp430,127,0,4);
    VL_SIGW(__Vtemp431,127,0,4);
    VL_SIGW(__Vtemp432,127,0,4);
    VL_SIGW(__Vtemp433,127,0,4);
    VL_SIGW(__Vtemp434,127,0,4);
    VL_SIGW(__Vtemp435,127,0,4);
    VL_SIGW(__Vtemp436,127,0,4);
    VL_SIGW(__Vtemp437,127,0,4);
    VL_SIGW(__Vtemp438,127,0,4);
    VL_SIGW(__Vtemp439,127,0,4);
    VL_SIGW(__Vtemp440,127,0,4);
    VL_SIGW(__Vtemp441,127,0,4);
    VL_SIGW(__Vtemp442,127,0,4);
    VL_SIGW(__Vtemp443,127,0,4);
    VL_SIGW(__Vtemp444,127,0,4);
    // Body
    // ALWAYS at ../rtl/shared_memory/VX_priority_encoder_sm.v:88
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__serviced = 0U;
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__serviced 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__serviced) 
	   | ((IData)(1U) << (3U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_req_num))));
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__serviced 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__serviced) 
	   | ((IData)(1U) << (3U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_req_num) 
				    >> 2U))));
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__serviced 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__serviced) 
	   | ((IData)(1U) << (3U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_req_num) 
				    >> 4U))));
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__serviced 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__serviced) 
	   | ((IData)(1U) << (3U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_req_num) 
				    >> 6U))));
    __Vtemp413[0U] = 0U;
    __Vtemp413[1U] = 0U;
    __Vtemp413[2U] = 0U;
    __Vtemp413[3U] = 0U;
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_data[0U] 
	= ((1U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_out_valid))
	    ? __Vtemp413[(3U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_req_num))]
	    : 0U);
    __Vtemp414[0U] = 0U;
    __Vtemp414[1U] = 0U;
    __Vtemp414[2U] = 0U;
    __Vtemp414[3U] = 0U;
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_data[1U] 
	= ((2U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_out_valid))
	    ? __Vtemp414[(3U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_req_num) 
				>> 2U))] : 0U);
    __Vtemp415[0U] = 0U;
    __Vtemp415[1U] = 0U;
    __Vtemp415[2U] = 0U;
    __Vtemp415[3U] = 0U;
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_data[2U] 
	= ((4U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_out_valid))
	    ? __Vtemp415[(3U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_req_num) 
				>> 4U))] : 0U);
    __Vtemp416[0U] = 0U;
    __Vtemp416[1U] = 0U;
    __Vtemp416[2U] = 0U;
    __Vtemp416[3U] = 0U;
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_data[3U] 
	= ((8U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_out_valid))
	    ? __Vtemp416[(3U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_req_num) 
				>> 6U))] : 0U);
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[0U] 
	= ((1U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_out_valid))
	    ? vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[
	   (3U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_req_num))]
	    : 0U);
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[1U] 
	= ((2U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_out_valid))
	    ? vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[
	   (3U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_req_num) 
		  >> 2U))] : 0U);
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[2U] 
	= ((4U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_out_valid))
	    ? vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[
	   (3U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_req_num) 
		  >> 4U))] : 0U);
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[3U] 
	= ((8U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_out_valid))
	    ? vlSymsp->TOP__v__VX_dcache_req.__PVT__out_cache_driver_in_address[
	   (3U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_req_num) 
		  >> 6U))] : 0U);
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__0__KET____DOT__shm_write 
	= ((7U != (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__sm_driver_in_mem_write)) 
	   & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_out_valid));
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__1__KET____DOT__shm_write 
	= ((7U != (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__sm_driver_in_mem_write)) 
	   & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_out_valid) 
	      >> 1U));
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__2__KET____DOT__shm_write 
	= ((7U != (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__sm_driver_in_mem_write)) 
	   & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_out_valid) 
	      >> 2U));
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__3__KET____DOT__shm_write 
	= ((7U != (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__sm_driver_in_mem_write)) 
	   & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_out_valid) 
	      >> 3U));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__write_from_mem 
	= ((2U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__state)) 
	   & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__use_valid_in));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__access 
	= ((0U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__state)) 
	   & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__use_valid_in));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__write_from_mem 
	= ((2U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__state)) 
	   & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__use_valid_in));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__access 
	= ((0U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__state)) 
	   & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__use_valid_in));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__write_from_mem 
	= ((2U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__state)) 
	   & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__use_valid_in));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__access 
	= ((0U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__state)) 
	   & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__use_valid_in));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__write_from_mem 
	= ((2U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__state)) 
	   & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__use_valid_in));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__access 
	= ((0U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__state)) 
	   & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__use_valid_in));
    __Vtemp417[0U] = 0U;
    __Vtemp417[1U] = 0U;
    __Vtemp417[2U] = 0U;
    __Vtemp417[3U] = 0U;
    __Vtemp418[0U] = 0U;
    __Vtemp418[1U] = 0U;
    __Vtemp418[2U] = 0U;
    __Vtemp418[3U] = 0U;
    __Vtemp419[0U] = 0U;
    __Vtemp419[1U] = 0U;
    __Vtemp419[2U] = 0U;
    __Vtemp419[3U] = 0U;
    __Vtemp420[0U] = 0U;
    __Vtemp420[1U] = 0U;
    __Vtemp420[2U] = 0U;
    __Vtemp420[3U] = 0U;
    __Vtemp421[0U] = 0U;
    __Vtemp421[1U] = 0U;
    __Vtemp421[2U] = 0U;
    __Vtemp421[3U] = 0U;
    __Vtemp422[0U] = 0U;
    __Vtemp422[1U] = 0U;
    __Vtemp422[2U] = 0U;
    __Vtemp422[3U] = 0U;
    __Vtemp423[0U] = 0U;
    __Vtemp423[1U] = 0U;
    __Vtemp423[2U] = 0U;
    __Vtemp423[3U] = 0U;
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__use_write_data 
	= ((0U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__cache_driver_in_mem_write))
	    ? ((1U == (3U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_addr))
	        ? (0xff00U & (__Vtemp417[(3U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__index_per_bank))] 
			      << 8U)) : ((2U == (3U 
						 & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_addr))
					  ? (0xff0000U 
					     & (__Vtemp418[
						(3U 
						 & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__index_per_bank))] 
						<< 0x10U))
					  : ((3U == 
					      (3U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_addr))
					      ? (0xff000000U 
						 & (__Vtemp419[
						    (3U 
						     & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__index_per_bank))] 
						    << 0x18U))
					      : __Vtemp420[
					     (3U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__index_per_bank))])))
	    : ((1U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__cache_driver_in_mem_write))
	        ? ((2U == (3U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_addr))
		    ? (0xffff0000U & (__Vtemp421[(3U 
						  & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__index_per_bank))] 
				      << 0x10U)) : 
		   __Vtemp422[(3U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__index_per_bank))])
	        : __Vtemp423[(3U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__index_per_bank))]));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__hit_per_way 
	= ((2U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__hit_per_way)) 
	   | (1U & (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__valid_use_per_way) 
		     & ((0x1fffffU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__tag_use_per_way)) 
			== (0x1fffffU & (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_addr 
					 >> 0xbU))))
		     ? 1U : 0U)));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__hit_per_way 
	= ((1U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__hit_per_way)) 
	   | (2U & (((((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__valid_use_per_way) 
		       >> 1U) & ((0x1fffffU & (IData)(
						      (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__tag_use_per_way 
						       >> 0x15U))) 
				 == (0x1fffffU & (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_addr 
						  >> 0xbU))))
		      ? 1U : 0U) << 1U)));
    __Vtemp424[0U] = 0U;
    __Vtemp424[1U] = 0U;
    __Vtemp424[2U] = 0U;
    __Vtemp424[3U] = 0U;
    __Vtemp425[0U] = 0U;
    __Vtemp425[1U] = 0U;
    __Vtemp425[2U] = 0U;
    __Vtemp425[3U] = 0U;
    __Vtemp426[0U] = 0U;
    __Vtemp426[1U] = 0U;
    __Vtemp426[2U] = 0U;
    __Vtemp426[3U] = 0U;
    __Vtemp427[0U] = 0U;
    __Vtemp427[1U] = 0U;
    __Vtemp427[2U] = 0U;
    __Vtemp427[3U] = 0U;
    __Vtemp428[0U] = 0U;
    __Vtemp428[1U] = 0U;
    __Vtemp428[2U] = 0U;
    __Vtemp428[3U] = 0U;
    __Vtemp429[0U] = 0U;
    __Vtemp429[1U] = 0U;
    __Vtemp429[2U] = 0U;
    __Vtemp429[3U] = 0U;
    __Vtemp430[0U] = 0U;
    __Vtemp430[1U] = 0U;
    __Vtemp430[2U] = 0U;
    __Vtemp430[3U] = 0U;
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__use_write_data 
	= ((0U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__cache_driver_in_mem_write))
	    ? ((1U == (3U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_addr))
	        ? (0xff00U & (__Vtemp424[(3U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__index_per_bank) 
						>> 2U))] 
			      << 8U)) : ((2U == (3U 
						 & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_addr))
					  ? (0xff0000U 
					     & (__Vtemp425[
						(3U 
						 & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__index_per_bank) 
						    >> 2U))] 
						<< 0x10U))
					  : ((3U == 
					      (3U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_addr))
					      ? (0xff000000U 
						 & (__Vtemp426[
						    (3U 
						     & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__index_per_bank) 
							>> 2U))] 
						    << 0x18U))
					      : __Vtemp427[
					     (3U & 
					      ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__index_per_bank) 
					       >> 2U))])))
	    : ((1U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__cache_driver_in_mem_write))
	        ? ((2U == (3U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_addr))
		    ? (0xffff0000U & (__Vtemp428[(3U 
						  & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__index_per_bank) 
						     >> 2U))] 
				      << 0x10U)) : 
		   __Vtemp429[(3U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__index_per_bank) 
				     >> 2U))]) : __Vtemp430[
	       (3U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__index_per_bank) 
		      >> 2U))]));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__hit_per_way 
	= ((2U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__hit_per_way)) 
	   | (1U & (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__valid_use_per_way) 
		     & ((0x1fffffU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__tag_use_per_way)) 
			== (0x1fffffU & (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_addr 
					 >> 0xbU))))
		     ? 1U : 0U)));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__hit_per_way 
	= ((1U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__hit_per_way)) 
	   | (2U & (((((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__valid_use_per_way) 
		       >> 1U) & ((0x1fffffU & (IData)(
						      (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__tag_use_per_way 
						       >> 0x15U))) 
				 == (0x1fffffU & (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_addr 
						  >> 0xbU))))
		      ? 1U : 0U) << 1U)));
    __Vtemp431[0U] = 0U;
    __Vtemp431[1U] = 0U;
    __Vtemp431[2U] = 0U;
    __Vtemp431[3U] = 0U;
    __Vtemp432[0U] = 0U;
    __Vtemp432[1U] = 0U;
    __Vtemp432[2U] = 0U;
    __Vtemp432[3U] = 0U;
    __Vtemp433[0U] = 0U;
    __Vtemp433[1U] = 0U;
    __Vtemp433[2U] = 0U;
    __Vtemp433[3U] = 0U;
    __Vtemp434[0U] = 0U;
    __Vtemp434[1U] = 0U;
    __Vtemp434[2U] = 0U;
    __Vtemp434[3U] = 0U;
    __Vtemp435[0U] = 0U;
    __Vtemp435[1U] = 0U;
    __Vtemp435[2U] = 0U;
    __Vtemp435[3U] = 0U;
    __Vtemp436[0U] = 0U;
    __Vtemp436[1U] = 0U;
    __Vtemp436[2U] = 0U;
    __Vtemp436[3U] = 0U;
    __Vtemp437[0U] = 0U;
    __Vtemp437[1U] = 0U;
    __Vtemp437[2U] = 0U;
    __Vtemp437[3U] = 0U;
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__use_write_data 
	= ((0U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__cache_driver_in_mem_write))
	    ? ((1U == (3U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_addr))
	        ? (0xff00U & (__Vtemp431[(3U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__index_per_bank) 
						>> 4U))] 
			      << 8U)) : ((2U == (3U 
						 & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_addr))
					  ? (0xff0000U 
					     & (__Vtemp432[
						(3U 
						 & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__index_per_bank) 
						    >> 4U))] 
						<< 0x10U))
					  : ((3U == 
					      (3U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_addr))
					      ? (0xff000000U 
						 & (__Vtemp433[
						    (3U 
						     & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__index_per_bank) 
							>> 4U))] 
						    << 0x18U))
					      : __Vtemp434[
					     (3U & 
					      ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__index_per_bank) 
					       >> 4U))])))
	    : ((1U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__cache_driver_in_mem_write))
	        ? ((2U == (3U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_addr))
		    ? (0xffff0000U & (__Vtemp435[(3U 
						  & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__index_per_bank) 
						     >> 4U))] 
				      << 0x10U)) : 
		   __Vtemp436[(3U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__index_per_bank) 
				     >> 4U))]) : __Vtemp437[
	       (3U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__index_per_bank) 
		      >> 4U))]));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__hit_per_way 
	= ((2U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__hit_per_way)) 
	   | (1U & (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__valid_use_per_way) 
		     & ((0x1fffffU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__tag_use_per_way)) 
			== (0x1fffffU & (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_addr 
					 >> 0xbU))))
		     ? 1U : 0U)));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__hit_per_way 
	= ((1U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__hit_per_way)) 
	   | (2U & (((((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__valid_use_per_way) 
		       >> 1U) & ((0x1fffffU & (IData)(
						      (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__tag_use_per_way 
						       >> 0x15U))) 
				 == (0x1fffffU & (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_addr 
						  >> 0xbU))))
		      ? 1U : 0U) << 1U)));
    __Vtemp438[0U] = 0U;
    __Vtemp438[1U] = 0U;
    __Vtemp438[2U] = 0U;
    __Vtemp438[3U] = 0U;
    __Vtemp439[0U] = 0U;
    __Vtemp439[1U] = 0U;
    __Vtemp439[2U] = 0U;
    __Vtemp439[3U] = 0U;
    __Vtemp440[0U] = 0U;
    __Vtemp440[1U] = 0U;
    __Vtemp440[2U] = 0U;
    __Vtemp440[3U] = 0U;
    __Vtemp441[0U] = 0U;
    __Vtemp441[1U] = 0U;
    __Vtemp441[2U] = 0U;
    __Vtemp441[3U] = 0U;
    __Vtemp442[0U] = 0U;
    __Vtemp442[1U] = 0U;
    __Vtemp442[2U] = 0U;
    __Vtemp442[3U] = 0U;
    __Vtemp443[0U] = 0U;
    __Vtemp443[1U] = 0U;
    __Vtemp443[2U] = 0U;
    __Vtemp443[3U] = 0U;
    __Vtemp444[0U] = 0U;
    __Vtemp444[1U] = 0U;
    __Vtemp444[2U] = 0U;
    __Vtemp444[3U] = 0U;
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__use_write_data 
	= ((0U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__cache_driver_in_mem_write))
	    ? ((1U == (3U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_addr))
	        ? (0xff00U & (__Vtemp438[(3U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__index_per_bank) 
						>> 6U))] 
			      << 8U)) : ((2U == (3U 
						 & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_addr))
					  ? (0xff0000U 
					     & (__Vtemp439[
						(3U 
						 & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__index_per_bank) 
						    >> 6U))] 
						<< 0x10U))
					  : ((3U == 
					      (3U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_addr))
					      ? (0xff000000U 
						 & (__Vtemp440[
						    (3U 
						     & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__index_per_bank) 
							>> 6U))] 
						    << 0x18U))
					      : __Vtemp441[
					     (3U & 
					      ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__index_per_bank) 
					       >> 6U))])))
	    : ((1U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__cache_driver_in_mem_write))
	        ? ((2U == (3U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_addr))
		    ? (0xffff0000U & (__Vtemp442[(3U 
						  & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__index_per_bank) 
						     >> 6U))] 
				      << 0x10U)) : 
		   __Vtemp443[(3U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__index_per_bank) 
				     >> 6U))]) : __Vtemp444[
	       (3U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__index_per_bank) 
		      >> 6U))]));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__hit_per_way 
	= ((2U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__hit_per_way)) 
	   | (1U & (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__valid_use_per_way) 
		     & ((0x1fffffU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__tag_use_per_way)) 
			== (0x1fffffU & (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_addr 
					 >> 0xbU))))
		     ? 1U : 0U)));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__hit_per_way 
	= ((1U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__hit_per_way)) 
	   | (2U & (((((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__valid_use_per_way) 
		       >> 1U) & ((0x1fffffU & (IData)(
						      (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__tag_use_per_way 
						       >> 0x15U))) 
				 == (0x1fffffU & (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_addr 
						  >> 0xbU))))
		      ? 1U : 0U) << 1U)));
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__write_from_mem_per_way 
	= ((2U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__write_from_mem_per_way)) 
	   | ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__write_from_mem) 
	      & (~ (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual))));
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way 
	= ((0xffff0000U & vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way) 
	   | (0xffffU & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual)
			  ? 0U : (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__we))));
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__write_from_mem_per_way 
	= ((1U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__write_from_mem_per_way)) 
	   | (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__write_from_mem) 
	       & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual)) 
	      << 1U));
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way 
	= ((0xffffU & vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way) 
	   | (0xffff0000U & (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual)
			       ? (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__we)
			       : 0U) << 0x10U)));
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_unQual 
	= (((0U == (3U & vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_addr)) 
	    | (2U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache_driver_in_mem_read)))
	    ? (((0U == (0x1fU & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
				 << 7U))) ? 0U : (vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[
						  ((IData)(1U) 
						   + 
						   (4U 
						    & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						       << 2U)))] 
						  << 
						  ((IData)(0x20U) 
						   - 
						   (0x1fU 
						    & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						       << 7U))))) 
	       | (vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[
		  (4U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
			 << 2U))] >> (0x1fU & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
					       << 7U))))
	    : ((1U == (3U & vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_addr))
	        ? ((((0U == (0x1fU & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
				      << 7U))) ? 0U
		      : (vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[
			 ((IData)(1U) + (4U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
					       << 2U)))] 
			 << ((IData)(0x20U) - (0x1fU 
					       & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						  << 7U))))) 
		    | (vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[
		       (4U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
			      << 2U))] >> (0x1fU & 
					   ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
					    << 7U)))) 
		   >> 8U) : ((2U == (3U & vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_addr))
			      ? ((((0U == (0x1fU & 
					   ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
					    << 7U)))
				    ? 0U : (vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[
					    ((IData)(1U) 
					     + (4U 
						& ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						   << 2U)))] 
					    << ((IData)(0x20U) 
						- (0x1fU 
						   & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						      << 7U))))) 
				  | (vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[
				     (4U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
					    << 2U))] 
				     >> (0x1fU & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						  << 7U)))) 
				 >> 0x10U) : ((((0U 
						 == 
						 (0x1fU 
						  & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						     << 7U)))
						 ? 0U
						 : 
						(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[
						 ((IData)(1U) 
						  + 
						  (4U 
						   & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						      << 2U)))] 
						 << 
						 ((IData)(0x20U) 
						  - 
						  (0x1fU 
						   & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						      << 7U))))) 
					       | (vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[
						  (4U 
						   & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						      << 2U))] 
						  >> 
						  (0x1fU 
						   & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						      << 7U)))) 
					      >> 0x18U))));
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__tag_use 
	= (0x7fffffU & ((0x2dU >= (0x3fU & ((IData)(0x17U) 
					    * (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual))))
			 ? (IData)((vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__tag_use_per_way 
				    >> (0x3fU & ((IData)(0x17U) 
						 * (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual)))))
			 : 0U));
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__valid_use 
	= (1U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__valid_use_per_way) 
		 >> (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual)));
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__serviced_qual 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__orig_in_valid) 
	   & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__serviced));
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__genblk2__BRA__0__KET____DOT____Vcellout__vx_shared_memory_block__data_out[0U] 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__0__KET____DOT__shm_write)
	    ? 0U : vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__0__KET____DOT__vx_shared_memory_block__DOT__shared_memory
	   [(0x7fU & vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_addr)][0U]);
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__genblk2__BRA__0__KET____DOT____Vcellout__vx_shared_memory_block__data_out[1U] 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__0__KET____DOT__shm_write)
	    ? 0U : vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__0__KET____DOT__vx_shared_memory_block__DOT__shared_memory
	   [(0x7fU & vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_addr)][1U]);
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__genblk2__BRA__0__KET____DOT____Vcellout__vx_shared_memory_block__data_out[2U] 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__0__KET____DOT__shm_write)
	    ? 0U : vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__0__KET____DOT__vx_shared_memory_block__DOT__shared_memory
	   [(0x7fU & vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_addr)][2U]);
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__genblk2__BRA__0__KET____DOT____Vcellout__vx_shared_memory_block__data_out[3U] 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__0__KET____DOT__shm_write)
	    ? 0U : vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__0__KET____DOT__vx_shared_memory_block__DOT__shared_memory
	   [(0x7fU & vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_addr)][3U]);
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__genblk2__BRA__1__KET____DOT____Vcellout__vx_shared_memory_block__data_out[0U] 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__1__KET____DOT__shm_write)
	    ? 0U : vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__1__KET____DOT__vx_shared_memory_block__DOT__shared_memory
	   [(0x7fU & (vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_addr 
		      >> 7U))][0U]);
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__genblk2__BRA__1__KET____DOT____Vcellout__vx_shared_memory_block__data_out[1U] 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__1__KET____DOT__shm_write)
	    ? 0U : vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__1__KET____DOT__vx_shared_memory_block__DOT__shared_memory
	   [(0x7fU & (vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_addr 
		      >> 7U))][1U]);
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__genblk2__BRA__1__KET____DOT____Vcellout__vx_shared_memory_block__data_out[2U] 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__1__KET____DOT__shm_write)
	    ? 0U : vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__1__KET____DOT__vx_shared_memory_block__DOT__shared_memory
	   [(0x7fU & (vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_addr 
		      >> 7U))][2U]);
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__genblk2__BRA__1__KET____DOT____Vcellout__vx_shared_memory_block__data_out[3U] 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__1__KET____DOT__shm_write)
	    ? 0U : vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__1__KET____DOT__vx_shared_memory_block__DOT__shared_memory
	   [(0x7fU & (vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_addr 
		      >> 7U))][3U]);
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__genblk2__BRA__2__KET____DOT____Vcellout__vx_shared_memory_block__data_out[0U] 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__2__KET____DOT__shm_write)
	    ? 0U : vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__2__KET____DOT__vx_shared_memory_block__DOT__shared_memory
	   [(0x7fU & (vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_addr 
		      >> 0xeU))][0U]);
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__genblk2__BRA__2__KET____DOT____Vcellout__vx_shared_memory_block__data_out[1U] 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__2__KET____DOT__shm_write)
	    ? 0U : vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__2__KET____DOT__vx_shared_memory_block__DOT__shared_memory
	   [(0x7fU & (vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_addr 
		      >> 0xeU))][1U]);
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__genblk2__BRA__2__KET____DOT____Vcellout__vx_shared_memory_block__data_out[2U] 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__2__KET____DOT__shm_write)
	    ? 0U : vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__2__KET____DOT__vx_shared_memory_block__DOT__shared_memory
	   [(0x7fU & (vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_addr 
		      >> 0xeU))][2U]);
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__genblk2__BRA__2__KET____DOT____Vcellout__vx_shared_memory_block__data_out[3U] 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__2__KET____DOT__shm_write)
	    ? 0U : vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__2__KET____DOT__vx_shared_memory_block__DOT__shared_memory
	   [(0x7fU & (vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_addr 
		      >> 0xeU))][3U]);
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__genblk2__BRA__3__KET____DOT____Vcellout__vx_shared_memory_block__data_out[0U] 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__3__KET____DOT__shm_write)
	    ? 0U : vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__3__KET____DOT__vx_shared_memory_block__DOT__shared_memory
	   [(0x7fU & (vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_addr 
		      >> 0x15U))][0U]);
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__genblk2__BRA__3__KET____DOT____Vcellout__vx_shared_memory_block__data_out[1U] 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__3__KET____DOT__shm_write)
	    ? 0U : vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__3__KET____DOT__vx_shared_memory_block__DOT__shared_memory
	   [(0x7fU & (vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_addr 
		      >> 0x15U))][1U]);
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__genblk2__BRA__3__KET____DOT____Vcellout__vx_shared_memory_block__data_out[2U] 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__3__KET____DOT__shm_write)
	    ? 0U : vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__3__KET____DOT__vx_shared_memory_block__DOT__shared_memory
	   [(0x7fU & (vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_addr 
		      >> 0x15U))][2U]);
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__genblk2__BRA__3__KET____DOT____Vcellout__vx_shared_memory_block__data_out[3U] 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__3__KET____DOT__shm_write)
	    ? 0U : vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__3__KET____DOT__vx_shared_memory_block__DOT__shared_memory
	   [(0x7fU & (vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_addr 
		      >> 0x15U))][3U]);
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__we 
	= ((0xff0fU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__we)) 
	   | (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__write_from_mem)
	        ? 0xfU : 0U) << 4U));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__we 
	= ((0xf0ffU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__we)) 
	   | (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__write_from_mem)
	        ? 0xfU : 0U) << 8U));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__we 
	= ((0xfffU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__we)) 
	   | (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__write_from_mem)
	        ? 0xfU : 0U) << 0xcU));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__we 
	= ((0xff0fU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__we)) 
	   | (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__write_from_mem)
	        ? 0xfU : 0U) << 4U));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__we 
	= ((0xf0ffU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__we)) 
	   | (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__write_from_mem)
	        ? 0xfU : 0U) << 8U));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__we 
	= ((0xfffU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__we)) 
	   | (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__write_from_mem)
	        ? 0xfU : 0U) << 0xcU));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__we 
	= ((0xff0fU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__we)) 
	   | (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__write_from_mem)
	        ? 0xfU : 0U) << 4U));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__we 
	= ((0xf0ffU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__we)) 
	   | (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__write_from_mem)
	        ? 0xfU : 0U) << 8U));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__we 
	= ((0xfffU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__we)) 
	   | (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__write_from_mem)
	        ? 0xfU : 0U) << 0xcU));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__we 
	= ((0xff0fU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__we)) 
	   | (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__write_from_mem)
	        ? 0xfU : 0U) << 4U));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__we 
	= ((0xf0ffU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__we)) 
	   | (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__write_from_mem)
	        ? 0xfU : 0U) << 8U));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__we 
	= ((0xfffU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__we)) 
	   | (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__write_from_mem)
	        ? 0xfU : 0U) << 0xcU));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_write[0U] 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__write_from_mem)
	    ? vlSymsp->TOP__v__VX_dram_req_rsp.__PVT__i_m_readdata[0U]
	    : vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__use_write_data);
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_write[1U] 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__write_from_mem)
	    ? vlSymsp->TOP__v__VX_dram_req_rsp.__PVT__i_m_readdata[1U]
	    : vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__use_write_data);
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_write[2U] 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__write_from_mem)
	    ? vlSymsp->TOP__v__VX_dram_req_rsp.__PVT__i_m_readdata[2U]
	    : vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__use_write_data);
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_write[3U] 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__write_from_mem)
	    ? vlSymsp->TOP__v__VX_dram_req_rsp.__PVT__i_m_readdata[3U]
	    : vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__use_write_data);
    // ALWAYS at ../rtl/VX_generic_priority_encoder.v:17
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_index = 0U;
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__genblk1__DOT__way_indexing__DOT__found = 0U;
    if ((2U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__hit_per_way))) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_index = 1U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__genblk1__DOT__way_indexing__DOT__found = 1U;
    }
    if ((1U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__hit_per_way))) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_index = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__genblk1__DOT__way_indexing__DOT__found = 1U;
    }
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_write[0U] 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__write_from_mem)
	    ? vlSymsp->TOP__v__VX_dram_req_rsp.__PVT__i_m_readdata[4U]
	    : vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__use_write_data);
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_write[1U] 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__write_from_mem)
	    ? vlSymsp->TOP__v__VX_dram_req_rsp.__PVT__i_m_readdata[5U]
	    : vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__use_write_data);
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_write[2U] 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__write_from_mem)
	    ? vlSymsp->TOP__v__VX_dram_req_rsp.__PVT__i_m_readdata[6U]
	    : vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__use_write_data);
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_write[3U] 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__write_from_mem)
	    ? vlSymsp->TOP__v__VX_dram_req_rsp.__PVT__i_m_readdata[7U]
	    : vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__use_write_data);
    // ALWAYS at ../rtl/VX_generic_priority_encoder.v:17
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__way_index = 0U;
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__genblk1__DOT__way_indexing__DOT__found = 0U;
    if ((2U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__hit_per_way))) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__way_index = 1U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__genblk1__DOT__way_indexing__DOT__found = 1U;
    }
    if ((1U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__hit_per_way))) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__way_index = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__genblk1__DOT__way_indexing__DOT__found = 1U;
    }
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_write[0U] 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__write_from_mem)
	    ? vlSymsp->TOP__v__VX_dram_req_rsp.__PVT__i_m_readdata[8U]
	    : vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__use_write_data);
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_write[1U] 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__write_from_mem)
	    ? vlSymsp->TOP__v__VX_dram_req_rsp.__PVT__i_m_readdata[9U]
	    : vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__use_write_data);
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_write[2U] 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__write_from_mem)
	    ? vlSymsp->TOP__v__VX_dram_req_rsp.__PVT__i_m_readdata[0xaU]
	    : vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__use_write_data);
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_write[3U] 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__write_from_mem)
	    ? vlSymsp->TOP__v__VX_dram_req_rsp.__PVT__i_m_readdata[0xbU]
	    : vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__use_write_data);
    // ALWAYS at ../rtl/VX_generic_priority_encoder.v:17
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__way_index = 0U;
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__genblk1__DOT__way_indexing__DOT__found = 0U;
    if ((2U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__hit_per_way))) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__way_index = 1U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__genblk1__DOT__way_indexing__DOT__found = 1U;
    }
    if ((1U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__hit_per_way))) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__way_index = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__genblk1__DOT__way_indexing__DOT__found = 1U;
    }
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_write[0U] 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__write_from_mem)
	    ? vlSymsp->TOP__v__VX_dram_req_rsp.__PVT__i_m_readdata[0xcU]
	    : vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__use_write_data);
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_write[1U] 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__write_from_mem)
	    ? vlSymsp->TOP__v__VX_dram_req_rsp.__PVT__i_m_readdata[0xdU]
	    : vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__use_write_data);
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_write[2U] 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__write_from_mem)
	    ? vlSymsp->TOP__v__VX_dram_req_rsp.__PVT__i_m_readdata[0xeU]
	    : vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__use_write_data);
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_write[3U] 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__write_from_mem)
	    ? vlSymsp->TOP__v__VX_dram_req_rsp.__PVT__i_m_readdata[0xfU]
	    : vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__use_write_data);
    // ALWAYS at ../rtl/VX_generic_priority_encoder.v:17
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__way_index = 0U;
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__genblk1__DOT__way_indexing__DOT__found = 0U;
    if ((2U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__hit_per_way))) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__way_index = 1U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__genblk1__DOT__way_indexing__DOT__found = 1U;
    }
    if ((1U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__hit_per_way))) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__way_index = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__genblk1__DOT__way_indexing__DOT__found = 1U;
    }
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__hit_per_bank 
	= (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__access) 
	    & (vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__tag_use 
	       == (0x7fffffU & (vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_addr 
				>> 9U)))) & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__valid_use));
}

void Vcache_simX_VX_dmem_controller__V0_VB1000::_settle__TOP__v__dmem_controller__15(Vcache_simX__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_PRINTF("        Vcache_simX_VX_dmem_controller__V0_VB1000::_settle__TOP__v__dmem_controller__15\n"); );
    Vcache_simX* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__serviced_qual 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__orig_in_valid) 
	   & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__serviced));
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__genblk2__BRA__0__KET____DOT____Vcellout__vx_shared_memory_block__data_out[0U] 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__0__KET____DOT__shm_write)
	    ? 0U : vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__0__KET____DOT__vx_shared_memory_block__DOT__shared_memory
	   [(0x7fU & vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_addr)][0U]);
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__genblk2__BRA__0__KET____DOT____Vcellout__vx_shared_memory_block__data_out[1U] 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__0__KET____DOT__shm_write)
	    ? 0U : vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__0__KET____DOT__vx_shared_memory_block__DOT__shared_memory
	   [(0x7fU & vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_addr)][1U]);
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__genblk2__BRA__0__KET____DOT____Vcellout__vx_shared_memory_block__data_out[2U] 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__0__KET____DOT__shm_write)
	    ? 0U : vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__0__KET____DOT__vx_shared_memory_block__DOT__shared_memory
	   [(0x7fU & vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_addr)][2U]);
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__genblk2__BRA__0__KET____DOT____Vcellout__vx_shared_memory_block__data_out[3U] 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__0__KET____DOT__shm_write)
	    ? 0U : vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__0__KET____DOT__vx_shared_memory_block__DOT__shared_memory
	   [(0x7fU & vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_addr)][3U]);
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__genblk2__BRA__1__KET____DOT____Vcellout__vx_shared_memory_block__data_out[0U] 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__1__KET____DOT__shm_write)
	    ? 0U : vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__1__KET____DOT__vx_shared_memory_block__DOT__shared_memory
	   [(0x7fU & (vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_addr 
		      >> 7U))][0U]);
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__genblk2__BRA__1__KET____DOT____Vcellout__vx_shared_memory_block__data_out[1U] 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__1__KET____DOT__shm_write)
	    ? 0U : vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__1__KET____DOT__vx_shared_memory_block__DOT__shared_memory
	   [(0x7fU & (vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_addr 
		      >> 7U))][1U]);
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__genblk2__BRA__1__KET____DOT____Vcellout__vx_shared_memory_block__data_out[2U] 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__1__KET____DOT__shm_write)
	    ? 0U : vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__1__KET____DOT__vx_shared_memory_block__DOT__shared_memory
	   [(0x7fU & (vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_addr 
		      >> 7U))][2U]);
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__genblk2__BRA__1__KET____DOT____Vcellout__vx_shared_memory_block__data_out[3U] 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__1__KET____DOT__shm_write)
	    ? 0U : vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__1__KET____DOT__vx_shared_memory_block__DOT__shared_memory
	   [(0x7fU & (vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_addr 
		      >> 7U))][3U]);
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__genblk2__BRA__2__KET____DOT____Vcellout__vx_shared_memory_block__data_out[0U] 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__2__KET____DOT__shm_write)
	    ? 0U : vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__2__KET____DOT__vx_shared_memory_block__DOT__shared_memory
	   [(0x7fU & (vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_addr 
		      >> 0xeU))][0U]);
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__genblk2__BRA__2__KET____DOT____Vcellout__vx_shared_memory_block__data_out[1U] 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__2__KET____DOT__shm_write)
	    ? 0U : vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__2__KET____DOT__vx_shared_memory_block__DOT__shared_memory
	   [(0x7fU & (vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_addr 
		      >> 0xeU))][1U]);
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__genblk2__BRA__2__KET____DOT____Vcellout__vx_shared_memory_block__data_out[2U] 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__2__KET____DOT__shm_write)
	    ? 0U : vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__2__KET____DOT__vx_shared_memory_block__DOT__shared_memory
	   [(0x7fU & (vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_addr 
		      >> 0xeU))][2U]);
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__genblk2__BRA__2__KET____DOT____Vcellout__vx_shared_memory_block__data_out[3U] 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__2__KET____DOT__shm_write)
	    ? 0U : vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__2__KET____DOT__vx_shared_memory_block__DOT__shared_memory
	   [(0x7fU & (vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_addr 
		      >> 0xeU))][3U]);
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__genblk2__BRA__3__KET____DOT____Vcellout__vx_shared_memory_block__data_out[0U] 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__3__KET____DOT__shm_write)
	    ? 0U : vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__3__KET____DOT__vx_shared_memory_block__DOT__shared_memory
	   [(0x7fU & (vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_addr 
		      >> 0x15U))][0U]);
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__genblk2__BRA__3__KET____DOT____Vcellout__vx_shared_memory_block__data_out[1U] 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__3__KET____DOT__shm_write)
	    ? 0U : vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__3__KET____DOT__vx_shared_memory_block__DOT__shared_memory
	   [(0x7fU & (vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_addr 
		      >> 0x15U))][1U]);
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__genblk2__BRA__3__KET____DOT____Vcellout__vx_shared_memory_block__data_out[2U] 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__3__KET____DOT__shm_write)
	    ? 0U : vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__3__KET____DOT__vx_shared_memory_block__DOT__shared_memory
	   [(0x7fU & (vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_addr 
		      >> 0x15U))][2U]);
    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__genblk2__BRA__3__KET____DOT____Vcellout__vx_shared_memory_block__data_out[3U] 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__3__KET____DOT__shm_write)
	    ? 0U : vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__genblk2__BRA__3__KET____DOT__vx_shared_memory_block__DOT__shared_memory
	   [(0x7fU & (vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_addr 
		      >> 0x15U))][3U]);
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__we 
	= ((0xff0fU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__we)) 
	   | (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__write_from_mem)
	        ? 0xfU : 0U) << 4U));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__we 
	= ((0xf0ffU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__we)) 
	   | (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__write_from_mem)
	        ? 0xfU : 0U) << 8U));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__we 
	= ((0xfffU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__we)) 
	   | (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__write_from_mem)
	        ? 0xfU : 0U) << 0xcU));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__we 
	= ((0xff0fU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__we)) 
	   | (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__write_from_mem)
	        ? 0xfU : 0U) << 4U));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__we 
	= ((0xf0ffU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__we)) 
	   | (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__write_from_mem)
	        ? 0xfU : 0U) << 8U));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__we 
	= ((0xfffU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__we)) 
	   | (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__write_from_mem)
	        ? 0xfU : 0U) << 0xcU));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__we 
	= ((0xff0fU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__we)) 
	   | (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__write_from_mem)
	        ? 0xfU : 0U) << 4U));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__we 
	= ((0xf0ffU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__we)) 
	   | (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__write_from_mem)
	        ? 0xfU : 0U) << 8U));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__we 
	= ((0xfffU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__we)) 
	   | (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__write_from_mem)
	        ? 0xfU : 0U) << 0xcU));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__we 
	= ((0xff0fU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__we)) 
	   | (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__write_from_mem)
	        ? 0xfU : 0U) << 4U));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__we 
	= ((0xf0ffU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__we)) 
	   | (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__write_from_mem)
	        ? 0xfU : 0U) << 8U));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__we 
	= ((0xfffU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__we)) 
	   | (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__write_from_mem)
	        ? 0xfU : 0U) << 0xcU));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_write[0U] 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__write_from_mem)
	    ? vlSymsp->TOP__v__VX_dram_req_rsp.__PVT__i_m_readdata[0U]
	    : vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__use_write_data);
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_write[1U] 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__write_from_mem)
	    ? vlSymsp->TOP__v__VX_dram_req_rsp.__PVT__i_m_readdata[1U]
	    : vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__use_write_data);
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_write[2U] 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__write_from_mem)
	    ? vlSymsp->TOP__v__VX_dram_req_rsp.__PVT__i_m_readdata[2U]
	    : vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__use_write_data);
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_write[3U] 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__write_from_mem)
	    ? vlSymsp->TOP__v__VX_dram_req_rsp.__PVT__i_m_readdata[3U]
	    : vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__use_write_data);
    // ALWAYS at ../rtl/VX_generic_priority_encoder.v:17
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_index = 0U;
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__genblk1__DOT__way_indexing__DOT__found = 0U;
    if ((2U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__hit_per_way))) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_index = 1U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__genblk1__DOT__way_indexing__DOT__found = 1U;
    }
    if ((1U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__hit_per_way))) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_index = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__genblk1__DOT__way_indexing__DOT__found = 1U;
    }
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_write[0U] 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__write_from_mem)
	    ? vlSymsp->TOP__v__VX_dram_req_rsp.__PVT__i_m_readdata[4U]
	    : vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__use_write_data);
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_write[1U] 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__write_from_mem)
	    ? vlSymsp->TOP__v__VX_dram_req_rsp.__PVT__i_m_readdata[5U]
	    : vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__use_write_data);
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_write[2U] 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__write_from_mem)
	    ? vlSymsp->TOP__v__VX_dram_req_rsp.__PVT__i_m_readdata[6U]
	    : vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__use_write_data);
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_write[3U] 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__write_from_mem)
	    ? vlSymsp->TOP__v__VX_dram_req_rsp.__PVT__i_m_readdata[7U]
	    : vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__use_write_data);
    // ALWAYS at ../rtl/VX_generic_priority_encoder.v:17
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__way_index = 0U;
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__genblk1__DOT__way_indexing__DOT__found = 0U;
    if ((2U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__hit_per_way))) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__way_index = 1U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__genblk1__DOT__way_indexing__DOT__found = 1U;
    }
    if ((1U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__hit_per_way))) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__way_index = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__genblk1__DOT__way_indexing__DOT__found = 1U;
    }
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_write[0U] 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__write_from_mem)
	    ? vlSymsp->TOP__v__VX_dram_req_rsp.__PVT__i_m_readdata[8U]
	    : vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__use_write_data);
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_write[1U] 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__write_from_mem)
	    ? vlSymsp->TOP__v__VX_dram_req_rsp.__PVT__i_m_readdata[9U]
	    : vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__use_write_data);
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_write[2U] 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__write_from_mem)
	    ? vlSymsp->TOP__v__VX_dram_req_rsp.__PVT__i_m_readdata[0xaU]
	    : vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__use_write_data);
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_write[3U] 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__write_from_mem)
	    ? vlSymsp->TOP__v__VX_dram_req_rsp.__PVT__i_m_readdata[0xbU]
	    : vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__use_write_data);
    // ALWAYS at ../rtl/VX_generic_priority_encoder.v:17
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__way_index = 0U;
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__genblk1__DOT__way_indexing__DOT__found = 0U;
    if ((2U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__hit_per_way))) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__way_index = 1U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__genblk1__DOT__way_indexing__DOT__found = 1U;
    }
    if ((1U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__hit_per_way))) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__way_index = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__genblk1__DOT__way_indexing__DOT__found = 1U;
    }
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_write[0U] 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__write_from_mem)
	    ? vlSymsp->TOP__v__VX_dram_req_rsp.__PVT__i_m_readdata[0xcU]
	    : vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__use_write_data);
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_write[1U] 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__write_from_mem)
	    ? vlSymsp->TOP__v__VX_dram_req_rsp.__PVT__i_m_readdata[0xdU]
	    : vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__use_write_data);
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_write[2U] 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__write_from_mem)
	    ? vlSymsp->TOP__v__VX_dram_req_rsp.__PVT__i_m_readdata[0xeU]
	    : vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__use_write_data);
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_write[3U] 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__write_from_mem)
	    ? vlSymsp->TOP__v__VX_dram_req_rsp.__PVT__i_m_readdata[0xfU]
	    : vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__use_write_data);
    // ALWAYS at ../rtl/VX_generic_priority_encoder.v:17
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__way_index = 0U;
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__genblk1__DOT__way_indexing__DOT__found = 0U;
    if ((2U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__hit_per_way))) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__way_index = 1U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__genblk1__DOT__way_indexing__DOT__found = 1U;
    }
    if ((1U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__hit_per_way))) {
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__way_index = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__genblk1__DOT__way_indexing__DOT__found = 1U;
    }
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__hit_per_bank 
	= (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__access) 
	    & (vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__tag_use 
	       == (0x7fffffU & (vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_addr 
				>> 9U)))) & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__valid_use));
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__new_left_requests 
	= ((0U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__left_requests))
	    ? ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__orig_in_valid) 
	       & (~ (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__serviced_qual)))
	    : ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__left_requests) 
	       & (~ (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__serviced_qual))));
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_rdata[0U] 
	= vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__genblk2__BRA__0__KET____DOT____Vcellout__vx_shared_memory_block__data_out[0U];
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_rdata[1U] 
	= vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__genblk2__BRA__0__KET____DOT____Vcellout__vx_shared_memory_block__data_out[1U];
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_rdata[2U] 
	= vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__genblk2__BRA__0__KET____DOT____Vcellout__vx_shared_memory_block__data_out[2U];
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_rdata[3U] 
	= vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__genblk2__BRA__0__KET____DOT____Vcellout__vx_shared_memory_block__data_out[3U];
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_rdata[4U] 
	= vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__genblk2__BRA__1__KET____DOT____Vcellout__vx_shared_memory_block__data_out[0U];
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_rdata[5U] 
	= vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__genblk2__BRA__1__KET____DOT____Vcellout__vx_shared_memory_block__data_out[1U];
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_rdata[6U] 
	= vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__genblk2__BRA__1__KET____DOT____Vcellout__vx_shared_memory_block__data_out[2U];
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_rdata[7U] 
	= vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__genblk2__BRA__1__KET____DOT____Vcellout__vx_shared_memory_block__data_out[3U];
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_rdata[8U] 
	= vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__genblk2__BRA__2__KET____DOT____Vcellout__vx_shared_memory_block__data_out[0U];
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_rdata[9U] 
	= vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__genblk2__BRA__2__KET____DOT____Vcellout__vx_shared_memory_block__data_out[1U];
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_rdata[0xaU] 
	= vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__genblk2__BRA__2__KET____DOT____Vcellout__vx_shared_memory_block__data_out[2U];
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_rdata[0xbU] 
	= vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__genblk2__BRA__2__KET____DOT____Vcellout__vx_shared_memory_block__data_out[3U];
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_rdata[0xcU] 
	= vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__genblk2__BRA__3__KET____DOT____Vcellout__vx_shared_memory_block__data_out[0U];
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_rdata[0xdU] 
	= vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__genblk2__BRA__3__KET____DOT____Vcellout__vx_shared_memory_block__data_out[1U];
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_rdata[0xeU] 
	= vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__genblk2__BRA__3__KET____DOT____Vcellout__vx_shared_memory_block__data_out[2U];
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_rdata[0xfU] 
	= vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__genblk2__BRA__3__KET____DOT____Vcellout__vx_shared_memory_block__data_out[3U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[0U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_write[0U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[1U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_write[1U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[2U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_write[2U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[3U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_write[3U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[4U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_write[0U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[5U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_write[1U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[6U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_write[2U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[7U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_write[3U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual 
	= ((0U != (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__state))
	    ? (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__way_to_update)
	    : (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_index));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[0U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_write[0U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[1U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_write[1U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[2U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_write[2U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[3U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_write[3U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[4U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_write[0U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[5U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_write[1U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[6U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_write[2U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[7U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_write[3U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual 
	= ((0U != (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__state))
	    ? (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__way_to_update)
	    : (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__way_index));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[0U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_write[0U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[1U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_write[1U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[2U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_write[2U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[3U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_write[3U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[4U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_write[0U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[5U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_write[1U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[6U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_write[2U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[7U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_write[3U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual 
	= ((0U != (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__state))
	    ? (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__way_to_update)
	    : (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__way_index));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[0U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_write[0U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[1U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_write[1U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[2U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_write[2U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[3U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_write[3U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[4U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_write[0U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[5U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_write[1U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[6U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_write[2U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[7U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_write[3U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual 
	= ((0U != (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__state))
	    ? (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__way_to_update)
	    : (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__way_index));
    // ALWAYS at ../rtl/cache/VX_d_cache.v:183
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__new_final_data_read = 0U;
    if (vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__hit_per_bank) {
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__new_final_data_read 
	    = (((~ ((IData)(0xffffffffU) << (0x1fU 
					     & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__index_per_bank) 
						<< 5U)))) 
		& vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__new_final_data_read) 
	       | (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__access)
		    ? ((0U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache_driver_in_mem_read))
		        ? ((0x80U & vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_unQual)
			    ? (0xffffff00U | vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_unQual)
			    : (0xffU & vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_unQual))
		        : ((1U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache_driver_in_mem_read))
			    ? ((0x8000U & vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_unQual)
			        ? (0xffff0000U | vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_unQual)
			        : (0xffffU & vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_unQual))
			    : ((5U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache_driver_in_mem_read))
			        ? (0xffffU & vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_unQual)
			        : ((4U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache_driver_in_mem_read))
				    ? (0xffU & vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_unQual)
				    : vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_unQual))))
		    : 0U) << (0x1fU & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__index_per_bank) 
				       << 5U))));
    }
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__detect_bank_miss 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__valid_per_bank) 
	   & (~ (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__hit_per_bank)));
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__debug_hit_per_bank_mask[0U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__hit_per_bank;
}

VL_INLINE_OPT void Vcache_simX_VX_dmem_controller__V0_VB1000::_combo__TOP__v__dmem_controller__16(Vcache_simX__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_PRINTF("        Vcache_simX_VX_dmem_controller__V0_VB1000::_combo__TOP__v__dmem_controller__16\n"); );
    Vcache_simX* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__new_left_requests 
	= ((0U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__left_requests))
	    ? ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__orig_in_valid) 
	       & (~ (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__serviced_qual)))
	    : ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__left_requests) 
	       & (~ (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__serviced_qual))));
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_rdata[0U] 
	= vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__genblk2__BRA__0__KET____DOT____Vcellout__vx_shared_memory_block__data_out[0U];
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_rdata[1U] 
	= vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__genblk2__BRA__0__KET____DOT____Vcellout__vx_shared_memory_block__data_out[1U];
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_rdata[2U] 
	= vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__genblk2__BRA__0__KET____DOT____Vcellout__vx_shared_memory_block__data_out[2U];
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_rdata[3U] 
	= vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__genblk2__BRA__0__KET____DOT____Vcellout__vx_shared_memory_block__data_out[3U];
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_rdata[4U] 
	= vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__genblk2__BRA__1__KET____DOT____Vcellout__vx_shared_memory_block__data_out[0U];
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_rdata[5U] 
	= vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__genblk2__BRA__1__KET____DOT____Vcellout__vx_shared_memory_block__data_out[1U];
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_rdata[6U] 
	= vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__genblk2__BRA__1__KET____DOT____Vcellout__vx_shared_memory_block__data_out[2U];
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_rdata[7U] 
	= vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__genblk2__BRA__1__KET____DOT____Vcellout__vx_shared_memory_block__data_out[3U];
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_rdata[8U] 
	= vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__genblk2__BRA__2__KET____DOT____Vcellout__vx_shared_memory_block__data_out[0U];
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_rdata[9U] 
	= vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__genblk2__BRA__2__KET____DOT____Vcellout__vx_shared_memory_block__data_out[1U];
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_rdata[0xaU] 
	= vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__genblk2__BRA__2__KET____DOT____Vcellout__vx_shared_memory_block__data_out[2U];
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_rdata[0xbU] 
	= vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__genblk2__BRA__2__KET____DOT____Vcellout__vx_shared_memory_block__data_out[3U];
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_rdata[0xcU] 
	= vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__genblk2__BRA__3__KET____DOT____Vcellout__vx_shared_memory_block__data_out[0U];
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_rdata[0xdU] 
	= vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__genblk2__BRA__3__KET____DOT____Vcellout__vx_shared_memory_block__data_out[1U];
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_rdata[0xeU] 
	= vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__genblk2__BRA__3__KET____DOT____Vcellout__vx_shared_memory_block__data_out[2U];
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_rdata[0xfU] 
	= vlSymsp->TOP__v__dmem_controller.shared_memory__DOT__genblk2__BRA__3__KET____DOT____Vcellout__vx_shared_memory_block__data_out[3U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[0U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_write[0U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[1U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_write[1U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[2U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_write[2U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[3U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_write[3U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[4U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_write[0U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[5U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_write[1U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[6U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_write[2U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[7U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_write[3U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual 
	= ((0U != (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__state))
	    ? (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__way_to_update)
	    : (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_index));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[0U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_write[0U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[1U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_write[1U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[2U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_write[2U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[3U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_write[3U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[4U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_write[0U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[5U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_write[1U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[6U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_write[2U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[7U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_write[3U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual 
	= ((0U != (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__state))
	    ? (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__way_to_update)
	    : (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__way_index));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[0U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_write[0U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[1U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_write[1U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[2U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_write[2U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[3U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_write[3U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[4U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_write[0U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[5U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_write[1U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[6U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_write[2U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[7U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_write[3U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual 
	= ((0U != (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__state))
	    ? (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__way_to_update)
	    : (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__way_index));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[0U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_write[0U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[1U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_write[1U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[2U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_write[2U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[3U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_write[3U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[4U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_write[0U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[5U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_write[1U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[6U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_write[2U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_write_per_way[7U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_write[3U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual 
	= ((0U != (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__state))
	    ? (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__way_to_update)
	    : (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__way_index));
    // ALWAYS at ../rtl/cache/VX_d_cache.v:183
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__new_final_data_read = 0U;
    if (vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__hit_per_bank) {
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__new_final_data_read 
	    = (((~ ((IData)(0xffffffffU) << (0x1fU 
					     & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__index_per_bank) 
						<< 5U)))) 
		& vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__new_final_data_read) 
	       | (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__access)
		    ? ((0U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache_driver_in_mem_read))
		        ? ((0x80U & vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_unQual)
			    ? (0xffffff00U | vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_unQual)
			    : (0xffU & vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_unQual))
		        : ((1U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache_driver_in_mem_read))
			    ? ((0x8000U & vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_unQual)
			        ? (0xffff0000U | vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_unQual)
			        : (0xffffU & vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_unQual))
			    : ((5U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache_driver_in_mem_read))
			        ? (0xffffU & vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_unQual)
			        : ((4U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache_driver_in_mem_read))
				    ? (0xffU & vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_unQual)
				    : vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_unQual))))
		    : 0U) << (0x1fU & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__index_per_bank) 
				       << 5U))));
    }
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__detect_bank_miss 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__valid_per_bank) 
	   & (~ (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__hit_per_bank)));
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__debug_hit_per_bank_mask[0U] 
	= vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__hit_per_bank;
    // ALWAYS at ../rtl/shared_memory/VX_shared_memory.v:118
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_addr = 0U;
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_we = 0U;
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_wdata[0U] = 0U;
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_wdata[1U] = 0U;
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_wdata[2U] = 0U;
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_wdata[3U] = 0U;
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_wdata[4U] = 0U;
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_wdata[5U] = 0U;
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_wdata[6U] = 0U;
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_wdata[7U] = 0U;
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_wdata[8U] = 0U;
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_wdata[9U] = 0U;
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_wdata[0xaU] = 0U;
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_wdata[0xbU] = 0U;
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_wdata[0xcU] = 0U;
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_wdata[0xdU] = 0U;
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_wdata[0xeU] = 0U;
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_wdata[0xfU] = 0U;
    if ((1U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_out_valid))) {
	if ((0xffU == (0xffU & ((vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[1U] 
				 << 8U) | (vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[0U] 
					   >> 0x18U))))) {
	    if ((7U != (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__sm_driver_in_mem_write))) {
		if ((0U != (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__sm_driver_in_mem_write))) {
		    if ((1U != (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__sm_driver_in_mem_write))) {
			if ((2U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__sm_driver_in_mem_write))) {
			    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vlvbound1 
				= (0x7fU & ((vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[1U] 
					     << 0x1aU) 
					    | (vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[0U] 
					       >> 6U)));
			    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_addr 
				= ((0xfffff80U & vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_addr) 
				   | (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vlvbound1));
			    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_we 
				= ((0xfcU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_we)) 
				   | (3U & ((vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[1U] 
					     << 0x1cU) 
					    | (vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[0U] 
					       >> 4U))));
			    VL_ASSIGNSEL_WIII(32,(0x60U 
						  & (vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[0U] 
						     << 1U)), vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_wdata, 
					      vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_data[0U]);
			}
		    }
		}
	    } else {
		if ((7U != (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__sm_driver_in_mem_read))) {
		    if ((0U != (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__sm_driver_in_mem_read))) {
			if ((1U != (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__sm_driver_in_mem_read))) {
			    if ((2U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__sm_driver_in_mem_read))) {
				vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vlvbound2 
				    = (0x7fU & ((vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[1U] 
						 << 0x1aU) 
						| (vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[0U] 
						   >> 6U)));
				vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_addr 
				    = ((0xfffff80U 
					& vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_addr) 
				       | (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vlvbound2));
				VL_ASSIGNSEL_WIII(32,
						  (0x60U 
						   & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_req_num) 
						      << 5U)), vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__temp_out_data, 
						  vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_rdata[
						  (3U 
						   & (vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[0U] 
						      >> 4U))]);
				vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__temp_out_valid 
				    = ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__temp_out_valid) 
				       | ((IData)(1U) 
					  << (3U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_req_num))));
			    }
			}
		    }
		}
	    }
	}
    }
    if ((2U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_out_valid))) {
	if ((0xffU == (0xffU & ((vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[2U] 
				 << 8U) | (vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[1U] 
					   >> 0x18U))))) {
	    if ((7U != (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__sm_driver_in_mem_write))) {
		if ((0U != (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__sm_driver_in_mem_write))) {
		    if ((1U != (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__sm_driver_in_mem_write))) {
			if ((2U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__sm_driver_in_mem_write))) {
			    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vlvbound1 
				= (0x7fU & ((vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[2U] 
					     << 0x1aU) 
					    | (vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[1U] 
					       >> 6U)));
			    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_addr 
				= ((0xfffc07fU & vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_addr) 
				   | ((IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vlvbound1) 
				      << 7U));
			    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_we 
				= ((0xf3U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_we)) 
				   | (0xcU & ((vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[2U] 
					       << 0x1eU) 
					      | (0x3ffffffcU 
						 & (vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[1U] 
						    >> 2U)))));
			    VL_ASSIGNSEL_WIII(32,(0x1ffU 
						  & ((IData)(0x80U) 
						     + 
						     (0x60U 
						      & (vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[1U] 
							 << 1U)))), vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_wdata, 
					      vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_data[1U]);
			}
		    }
		}
	    } else {
		if ((7U != (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__sm_driver_in_mem_read))) {
		    if ((0U != (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__sm_driver_in_mem_read))) {
			if ((1U != (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__sm_driver_in_mem_read))) {
			    if ((2U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__sm_driver_in_mem_read))) {
				vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vlvbound2 
				    = (0x7fU & ((vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[2U] 
						 << 0x1aU) 
						| (vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[1U] 
						   >> 6U)));
				vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_addr 
				    = ((0xfffc07fU 
					& vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_addr) 
				       | ((IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vlvbound2) 
					  << 7U));
				VL_ASSIGNSEL_WIII(32,
						  (0x60U 
						   & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_req_num) 
						      << 2U)), vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__temp_out_data, 
						  (((0U 
						     == 
						     (0x1fU 
						      & ((IData)(0x80U) 
							 + 
							 (0x60U 
							  & (vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[1U] 
							     << 1U)))))
						     ? 0U
						     : 
						    (vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_rdata[
						     ((IData)(1U) 
						      + 
						      (0xfU 
						       & (((IData)(0x80U) 
							   + 
							   (0x60U 
							    & (vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[1U] 
							       << 1U))) 
							  >> 5U)))] 
						     << 
						     ((IData)(0x20U) 
						      - 
						      (0x1fU 
						       & ((IData)(0x80U) 
							  + 
							  (0x60U 
							   & (vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[1U] 
							      << 1U))))))) 
						   | (vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_rdata[
						      (0xfU 
						       & (((IData)(0x80U) 
							   + 
							   (0x60U 
							    & (vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[1U] 
							       << 1U))) 
							  >> 5U))] 
						      >> 
						      (0x1fU 
						       & ((IData)(0x80U) 
							  + 
							  (0x60U 
							   & (vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[1U] 
							      << 1U)))))));
				vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__temp_out_valid 
				    = ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__temp_out_valid) 
				       | ((IData)(1U) 
					  << (3U & 
					      ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_req_num) 
					       >> 3U))));
			    }
			}
		    }
		}
	    }
	}
    }
    if ((4U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_out_valid))) {
	if ((0xffU == (0xffU & ((vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[3U] 
				 << 8U) | (vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[2U] 
					   >> 0x18U))))) {
	    if ((7U != (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__sm_driver_in_mem_write))) {
		if ((0U != (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__sm_driver_in_mem_write))) {
		    if ((1U != (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__sm_driver_in_mem_write))) {
			if ((2U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__sm_driver_in_mem_write))) {
			    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vlvbound1 
				= (0x7fU & ((vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[3U] 
					     << 0x1aU) 
					    | (vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[2U] 
					       >> 6U)));
			    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_addr 
				= ((0xfe03fffU & vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_addr) 
				   | ((IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vlvbound1) 
				      << 0xeU));
			    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_we 
				= ((0xcfU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_we)) 
				   | (0x30U & vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[2U]));
			    VL_ASSIGNSEL_WIII(32,(0x1ffU 
						  & ((IData)(0x100U) 
						     + 
						     (0x60U 
						      & (vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[2U] 
							 << 1U)))), vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_wdata, 
					      vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_data[2U]);
			}
		    }
		}
	    } else {
		if ((7U != (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__sm_driver_in_mem_read))) {
		    if ((0U != (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__sm_driver_in_mem_read))) {
			if ((1U != (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__sm_driver_in_mem_read))) {
			    if ((2U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__sm_driver_in_mem_read))) {
				vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vlvbound2 
				    = (0x7fU & ((vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[3U] 
						 << 0x1aU) 
						| (vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[2U] 
						   >> 6U)));
				vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_addr 
				    = ((0xfe03fffU 
					& vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_addr) 
				       | ((IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vlvbound2) 
					  << 0xeU));
				VL_ASSIGNSEL_WIII(32,
						  (0x60U 
						   & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_req_num) 
						      >> 1U)), vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__temp_out_data, 
						  (((0U 
						     == 
						     (0x1fU 
						      & ((IData)(0x100U) 
							 + 
							 (0x60U 
							  & (vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[2U] 
							     << 1U)))))
						     ? 0U
						     : 
						    (vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_rdata[
						     ((IData)(1U) 
						      + 
						      (0xfU 
						       & (((IData)(0x100U) 
							   + 
							   (0x60U 
							    & (vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[2U] 
							       << 1U))) 
							  >> 5U)))] 
						     << 
						     ((IData)(0x20U) 
						      - 
						      (0x1fU 
						       & ((IData)(0x100U) 
							  + 
							  (0x60U 
							   & (vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[2U] 
							      << 1U))))))) 
						   | (vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_rdata[
						      (0xfU 
						       & (((IData)(0x100U) 
							   + 
							   (0x60U 
							    & (vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[2U] 
							       << 1U))) 
							  >> 5U))] 
						      >> 
						      (0x1fU 
						       & ((IData)(0x100U) 
							  + 
							  (0x60U 
							   & (vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[2U] 
							      << 1U)))))));
				vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__temp_out_valid 
				    = ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__temp_out_valid) 
				       | ((IData)(1U) 
					  << (3U & 
					      ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_req_num) 
					       >> 6U))));
			    }
			}
		    }
		}
	    }
	}
    }
    if ((8U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_out_valid))) {
	if ((0xffU == (0xffU & (vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[3U] 
				>> 0x18U)))) {
	    if ((7U != (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__sm_driver_in_mem_write))) {
		if ((0U != (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__sm_driver_in_mem_write))) {
		    if ((1U != (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__sm_driver_in_mem_write))) {
			if ((2U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__sm_driver_in_mem_write))) {
			    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vlvbound1 
				= (0x7fU & (vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[3U] 
					    >> 6U));
			    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_addr 
				= ((0x1fffffU & vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_addr) 
				   | ((IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vlvbound1) 
				      << 0x15U));
			    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_we 
				= ((0x3fU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_we)) 
				   | (0xc0U & (vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[3U] 
					       << 2U)));
			    VL_ASSIGNSEL_WIII(32,(0x1ffU 
						  & ((IData)(0x180U) 
						     + 
						     (0x60U 
						      & (vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[3U] 
							 << 1U)))), vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_wdata, 
					      vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_data[3U]);
			}
		    }
		}
	    } else {
		if ((7U != (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__sm_driver_in_mem_read))) {
		    if ((0U != (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__sm_driver_in_mem_read))) {
			if ((1U != (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__sm_driver_in_mem_read))) {
			    if ((2U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__sm_driver_in_mem_read))) {
				vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vlvbound2 
				    = (0x7fU & (vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[3U] 
						>> 6U));
				vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_addr 
				    = ((0x1fffffU & vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_addr) 
				       | ((IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vlvbound2) 
					  << 0x15U));
				VL_ASSIGNSEL_WIII(32,
						  (0x60U 
						   & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_req_num) 
						      >> 4U)), vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__temp_out_data, 
						  (((0U 
						     == 
						     (0x1fU 
						      & ((IData)(0x180U) 
							 + 
							 (0x60U 
							  & (vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[3U] 
							     << 1U)))))
						     ? 0U
						     : 
						    (vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_rdata[
						     ((IData)(1U) 
						      + 
						      (0xfU 
						       & (((IData)(0x180U) 
							   + 
							   (0x60U 
							    & (vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[3U] 
							       << 1U))) 
							  >> 5U)))] 
						     << 
						     ((IData)(0x20U) 
						      - 
						      (0x1fU 
						       & ((IData)(0x180U) 
							  + 
							  (0x60U 
							   & (vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[3U] 
							      << 1U))))))) 
						   | (vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_rdata[
						      (0xfU 
						       & (((IData)(0x180U) 
							   + 
							   (0x60U 
							    & (vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[3U] 
							       << 1U))) 
							  >> 5U))] 
						      >> 
						      (0x1fU 
						       & ((IData)(0x180U) 
							  + 
							  (0x60U 
							   & (vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[3U] 
							      << 1U)))))));
				vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__temp_out_valid 
				    = ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__temp_out_valid) 
				       | ((IData)(1U) 
					  << (3U & 
					      ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_req_num) 
					       >> 9U))));
			    }
			}
		    }
		}
	    }
	}
    }
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__write_from_mem_per_way 
	= ((2U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__write_from_mem_per_way)) 
	   | ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__write_from_mem) 
	      & (~ (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual))));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__write_from_mem_per_way 
	= ((1U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__write_from_mem_per_way)) 
	   | (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__write_from_mem) 
	       & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual)) 
	      << 1U));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__eviction_wb 
	= ((0xeU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__eviction_wb)) 
	   | (1U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__dirty_use_per_way) 
		    >> (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual))));
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[0U] 
	= (((0U == (0x1fU & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
			     << 7U))) ? 0U : (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[
					      ((IData)(1U) 
					       + (4U 
						  & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						     << 2U)))] 
					      << ((IData)(0x20U) 
						  - 
						  (0x1fU 
						   & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						      << 7U))))) 
	   | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[
	      (4U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
		     << 2U))] >> (0x1fU & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
					   << 7U))));
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[1U] 
	= (((0U == (0x1fU & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
			     << 7U))) ? 0U : (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[
					      ((IData)(2U) 
					       + (4U 
						  & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						     << 2U)))] 
					      << ((IData)(0x20U) 
						  - 
						  (0x1fU 
						   & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						      << 7U))))) 
	   | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[
	      ((IData)(1U) + (4U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
				    << 2U)))] >> (0x1fU 
						  & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						     << 7U))));
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[2U] 
	= (((0U == (0x1fU & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
			     << 7U))) ? 0U : (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[
					      ((IData)(3U) 
					       + (4U 
						  & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						     << 2U)))] 
					      << ((IData)(0x20U) 
						  - 
						  (0x1fU 
						   & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						      << 7U))))) 
	   | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[
	      ((IData)(2U) + (4U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
				    << 2U)))] >> (0x1fU 
						  & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						     << 7U))));
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[3U] 
	= (((0U == (0x1fU & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
			     << 7U))) ? 0U : (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[
					      ((IData)(4U) 
					       + (4U 
						  & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						     << 2U)))] 
					      << ((IData)(0x20U) 
						  - 
						  (0x1fU 
						   & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						      << 7U))))) 
	   | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[
	      ((IData)(3U) + (4U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
				    << 2U)))] >> (0x1fU 
						  & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						     << 7U))));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__valid_use 
	= (1U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__valid_use_per_way) 
		 >> (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual)));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__tag_use 
	= (0x1fffffU & ((0x29U >= (0x3fU & ((IData)(0x15U) 
					    * (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual))))
			 ? (IData)((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__tag_use_per_way 
				    >> (0x3fU & ((IData)(0x15U) 
						 * (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual)))))
			 : 0U));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__write_from_mem_per_way 
	= ((2U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__write_from_mem_per_way)) 
	   | ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__write_from_mem) 
	      & (~ (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual))));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__write_from_mem_per_way 
	= ((1U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__write_from_mem_per_way)) 
	   | (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__write_from_mem) 
	       & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual)) 
	      << 1U));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__eviction_wb 
	= ((0xdU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__eviction_wb)) 
	   | (2U & (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__dirty_use_per_way) 
		     >> (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual)) 
		    << 1U)));
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[0U] 
	= (((0U == (0x1fU & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
			     << 7U))) ? 0U : (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[
					      ((IData)(1U) 
					       + (4U 
						  & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						     << 2U)))] 
					      << ((IData)(0x20U) 
						  - 
						  (0x1fU 
						   & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						      << 7U))))) 
	   | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[
	      (4U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
		     << 2U))] >> (0x1fU & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
					   << 7U))));
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[1U] 
	= (((0U == (0x1fU & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
			     << 7U))) ? 0U : (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[
					      ((IData)(2U) 
					       + (4U 
						  & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						     << 2U)))] 
					      << ((IData)(0x20U) 
						  - 
						  (0x1fU 
						   & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						      << 7U))))) 
	   | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[
	      ((IData)(1U) + (4U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
				    << 2U)))] >> (0x1fU 
						  & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						     << 7U))));
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[2U] 
	= (((0U == (0x1fU & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
			     << 7U))) ? 0U : (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[
					      ((IData)(3U) 
					       + (4U 
						  & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						     << 2U)))] 
					      << ((IData)(0x20U) 
						  - 
						  (0x1fU 
						   & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						      << 7U))))) 
	   | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[
	      ((IData)(2U) + (4U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
				    << 2U)))] >> (0x1fU 
						  & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						     << 7U))));
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[3U] 
	= (((0U == (0x1fU & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
			     << 7U))) ? 0U : (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[
					      ((IData)(4U) 
					       + (4U 
						  & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						     << 2U)))] 
					      << ((IData)(0x20U) 
						  - 
						  (0x1fU 
						   & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						      << 7U))))) 
	   | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[
	      ((IData)(3U) + (4U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
				    << 2U)))] >> (0x1fU 
						  & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						     << 7U))));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__valid_use 
	= (1U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__valid_use_per_way) 
		 >> (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual)));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__tag_use 
	= (0x1fffffU & ((0x29U >= (0x3fU & ((IData)(0x15U) 
					    * (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual))))
			 ? (IData)((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__tag_use_per_way 
				    >> (0x3fU & ((IData)(0x15U) 
						 * (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual)))))
			 : 0U));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__write_from_mem_per_way 
	= ((2U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__write_from_mem_per_way)) 
	   | ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__write_from_mem) 
	      & (~ (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual))));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__write_from_mem_per_way 
	= ((1U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__write_from_mem_per_way)) 
	   | (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__write_from_mem) 
	       & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual)) 
	      << 1U));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__eviction_wb 
	= ((0xbU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__eviction_wb)) 
	   | (4U & (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__dirty_use_per_way) 
		     >> (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual)) 
		    << 2U)));
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[0U] 
	= (((0U == (0x1fU & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
			     << 7U))) ? 0U : (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[
					      ((IData)(1U) 
					       + (4U 
						  & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						     << 2U)))] 
					      << ((IData)(0x20U) 
						  - 
						  (0x1fU 
						   & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						      << 7U))))) 
	   | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[
	      (4U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
		     << 2U))] >> (0x1fU & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
					   << 7U))));
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[1U] 
	= (((0U == (0x1fU & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
			     << 7U))) ? 0U : (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[
					      ((IData)(2U) 
					       + (4U 
						  & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						     << 2U)))] 
					      << ((IData)(0x20U) 
						  - 
						  (0x1fU 
						   & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						      << 7U))))) 
	   | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[
	      ((IData)(1U) + (4U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
				    << 2U)))] >> (0x1fU 
						  & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						     << 7U))));
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[2U] 
	= (((0U == (0x1fU & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
			     << 7U))) ? 0U : (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[
					      ((IData)(3U) 
					       + (4U 
						  & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						     << 2U)))] 
					      << ((IData)(0x20U) 
						  - 
						  (0x1fU 
						   & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						      << 7U))))) 
	   | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[
	      ((IData)(2U) + (4U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
				    << 2U)))] >> (0x1fU 
						  & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						     << 7U))));
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[3U] 
	= (((0U == (0x1fU & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
			     << 7U))) ? 0U : (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[
					      ((IData)(4U) 
					       + (4U 
						  & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						     << 2U)))] 
					      << ((IData)(0x20U) 
						  - 
						  (0x1fU 
						   & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						      << 7U))))) 
	   | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[
	      ((IData)(3U) + (4U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
				    << 2U)))] >> (0x1fU 
						  & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						     << 7U))));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__valid_use 
	= (1U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__valid_use_per_way) 
		 >> (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual)));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__tag_use 
	= (0x1fffffU & ((0x29U >= (0x3fU & ((IData)(0x15U) 
					    * (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual))))
			 ? (IData)((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__tag_use_per_way 
				    >> (0x3fU & ((IData)(0x15U) 
						 * (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual)))))
			 : 0U));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__write_from_mem_per_way 
	= ((2U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__write_from_mem_per_way)) 
	   | ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__write_from_mem) 
	      & (~ (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual))));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__write_from_mem_per_way 
	= ((1U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__write_from_mem_per_way)) 
	   | (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__write_from_mem) 
	       & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual)) 
	      << 1U));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__eviction_wb 
	= ((7U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__eviction_wb)) 
	   | (8U & (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__dirty_use_per_way) 
		     >> (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual)) 
		    << 3U)));
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[0U] 
	= (((0U == (0x1fU & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
			     << 7U))) ? 0U : (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[
					      ((IData)(1U) 
					       + (4U 
						  & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						     << 2U)))] 
					      << ((IData)(0x20U) 
						  - 
						  (0x1fU 
						   & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						      << 7U))))) 
	   | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[
	      (4U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
		     << 2U))] >> (0x1fU & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
					   << 7U))));
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[1U] 
	= (((0U == (0x1fU & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
			     << 7U))) ? 0U : (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[
					      ((IData)(2U) 
					       + (4U 
						  & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						     << 2U)))] 
					      << ((IData)(0x20U) 
						  - 
						  (0x1fU 
						   & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						      << 7U))))) 
	   | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[
	      ((IData)(1U) + (4U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
				    << 2U)))] >> (0x1fU 
						  & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						     << 7U))));
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[2U] 
	= (((0U == (0x1fU & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
			     << 7U))) ? 0U : (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[
					      ((IData)(3U) 
					       + (4U 
						  & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						     << 2U)))] 
					      << ((IData)(0x20U) 
						  - 
						  (0x1fU 
						   & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						      << 7U))))) 
	   | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[
	      ((IData)(2U) + (4U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
				    << 2U)))] >> (0x1fU 
						  & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						     << 7U))));
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[3U] 
	= (((0U == (0x1fU & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
			     << 7U))) ? 0U : (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[
					      ((IData)(4U) 
					       + (4U 
						  & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						     << 2U)))] 
					      << ((IData)(0x20U) 
						  - 
						  (0x1fU 
						   & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						      << 7U))))) 
	   | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[
	      ((IData)(3U) + (4U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
				    << 2U)))] >> (0x1fU 
						  & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						     << 7U))));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__valid_use 
	= (1U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__valid_use_per_way) 
		 >> (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual)));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__tag_use 
	= (0x1fffffU & ((0x29U >= (0x3fU & ((IData)(0x15U) 
					    * (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual))))
			 ? (IData)((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__tag_use_per_way 
				    >> (0x3fU & ((IData)(0x15U) 
						 * (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual)))))
			 : 0U));
    // ALWAYS at ../rtl/VX_generic_priority_encoder.v:17
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__miss_bank_index = 0U;
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__miss_found = 0U;
    if (vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__detect_bank_miss) {
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__miss_bank_index = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__miss_found = 1U;
    }
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__new_state 
	= (0xfU & (((0U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__state)) 
		    & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__detect_bank_miss))
		    ? 1U : ((1U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__state))
			     ? 2U : (((2U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__state)) 
				      & (~ (IData)(vlSymsp->TOP__v.__PVT__icache_i_m_ready)))
				      ? 2U : 0U))));
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__threads_serviced_per_bank 
	= (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__valid_per_bank)
	     ? ((IData)(1U) << (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__index_per_bank))
	     : 0U) & vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__debug_hit_per_bank_mask
	   [0U]);
}

void Vcache_simX_VX_dmem_controller__V0_VB1000::_settle__TOP__v__dmem_controller__17(Vcache_simX__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_PRINTF("        Vcache_simX_VX_dmem_controller__V0_VB1000::_settle__TOP__v__dmem_controller__17\n"); );
    Vcache_simX* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ../rtl/shared_memory/VX_shared_memory.v:118
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_addr = 0U;
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_we = 0U;
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_wdata[0U] = 0U;
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_wdata[1U] = 0U;
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_wdata[2U] = 0U;
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_wdata[3U] = 0U;
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_wdata[4U] = 0U;
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_wdata[5U] = 0U;
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_wdata[6U] = 0U;
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_wdata[7U] = 0U;
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_wdata[8U] = 0U;
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_wdata[9U] = 0U;
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_wdata[0xaU] = 0U;
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_wdata[0xbU] = 0U;
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_wdata[0xcU] = 0U;
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_wdata[0xdU] = 0U;
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_wdata[0xeU] = 0U;
    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_wdata[0xfU] = 0U;
    if ((1U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_out_valid))) {
	if ((0xffU == (0xffU & ((vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[1U] 
				 << 8U) | (vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[0U] 
					   >> 0x18U))))) {
	    if ((7U != (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__sm_driver_in_mem_write))) {
		if ((0U != (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__sm_driver_in_mem_write))) {
		    if ((1U != (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__sm_driver_in_mem_write))) {
			if ((2U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__sm_driver_in_mem_write))) {
			    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vlvbound1 
				= (0x7fU & ((vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[1U] 
					     << 0x1aU) 
					    | (vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[0U] 
					       >> 6U)));
			    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_addr 
				= ((0xfffff80U & vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_addr) 
				   | (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vlvbound1));
			    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_we 
				= ((0xfcU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_we)) 
				   | (3U & ((vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[1U] 
					     << 0x1cU) 
					    | (vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[0U] 
					       >> 4U))));
			    VL_ASSIGNSEL_WIII(32,(0x60U 
						  & (vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[0U] 
						     << 1U)), vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_wdata, 
					      vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_data[0U]);
			}
		    }
		}
	    } else {
		if ((7U != (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__sm_driver_in_mem_read))) {
		    if ((0U != (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__sm_driver_in_mem_read))) {
			if ((1U != (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__sm_driver_in_mem_read))) {
			    if ((2U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__sm_driver_in_mem_read))) {
				vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vlvbound2 
				    = (0x7fU & ((vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[1U] 
						 << 0x1aU) 
						| (vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[0U] 
						   >> 6U)));
				vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_addr 
				    = ((0xfffff80U 
					& vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_addr) 
				       | (IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vlvbound2));
				VL_ASSIGNSEL_WIII(32,
						  (0x60U 
						   & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_req_num) 
						      << 5U)), vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__temp_out_data, 
						  vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_rdata[
						  (3U 
						   & (vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[0U] 
						      >> 4U))]);
				vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__temp_out_valid 
				    = ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__temp_out_valid) 
				       | ((IData)(1U) 
					  << (3U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_req_num))));
			    }
			}
		    }
		}
	    }
	}
    }
    if ((2U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_out_valid))) {
	if ((0xffU == (0xffU & ((vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[2U] 
				 << 8U) | (vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[1U] 
					   >> 0x18U))))) {
	    if ((7U != (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__sm_driver_in_mem_write))) {
		if ((0U != (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__sm_driver_in_mem_write))) {
		    if ((1U != (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__sm_driver_in_mem_write))) {
			if ((2U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__sm_driver_in_mem_write))) {
			    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vlvbound1 
				= (0x7fU & ((vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[2U] 
					     << 0x1aU) 
					    | (vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[1U] 
					       >> 6U)));
			    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_addr 
				= ((0xfffc07fU & vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_addr) 
				   | ((IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vlvbound1) 
				      << 7U));
			    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_we 
				= ((0xf3U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_we)) 
				   | (0xcU & ((vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[2U] 
					       << 0x1eU) 
					      | (0x3ffffffcU 
						 & (vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[1U] 
						    >> 2U)))));
			    VL_ASSIGNSEL_WIII(32,(0x1ffU 
						  & ((IData)(0x80U) 
						     + 
						     (0x60U 
						      & (vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[1U] 
							 << 1U)))), vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_wdata, 
					      vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_data[1U]);
			}
		    }
		}
	    } else {
		if ((7U != (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__sm_driver_in_mem_read))) {
		    if ((0U != (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__sm_driver_in_mem_read))) {
			if ((1U != (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__sm_driver_in_mem_read))) {
			    if ((2U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__sm_driver_in_mem_read))) {
				vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vlvbound2 
				    = (0x7fU & ((vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[2U] 
						 << 0x1aU) 
						| (vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[1U] 
						   >> 6U)));
				vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_addr 
				    = ((0xfffc07fU 
					& vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_addr) 
				       | ((IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vlvbound2) 
					  << 7U));
				VL_ASSIGNSEL_WIII(32,
						  (0x60U 
						   & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_req_num) 
						      << 2U)), vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__temp_out_data, 
						  (((0U 
						     == 
						     (0x1fU 
						      & ((IData)(0x80U) 
							 + 
							 (0x60U 
							  & (vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[1U] 
							     << 1U)))))
						     ? 0U
						     : 
						    (vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_rdata[
						     ((IData)(1U) 
						      + 
						      (0xfU 
						       & (((IData)(0x80U) 
							   + 
							   (0x60U 
							    & (vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[1U] 
							       << 1U))) 
							  >> 5U)))] 
						     << 
						     ((IData)(0x20U) 
						      - 
						      (0x1fU 
						       & ((IData)(0x80U) 
							  + 
							  (0x60U 
							   & (vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[1U] 
							      << 1U))))))) 
						   | (vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_rdata[
						      (0xfU 
						       & (((IData)(0x80U) 
							   + 
							   (0x60U 
							    & (vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[1U] 
							       << 1U))) 
							  >> 5U))] 
						      >> 
						      (0x1fU 
						       & ((IData)(0x80U) 
							  + 
							  (0x60U 
							   & (vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[1U] 
							      << 1U)))))));
				vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__temp_out_valid 
				    = ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__temp_out_valid) 
				       | ((IData)(1U) 
					  << (3U & 
					      ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_req_num) 
					       >> 3U))));
			    }
			}
		    }
		}
	    }
	}
    }
    if ((4U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_out_valid))) {
	if ((0xffU == (0xffU & ((vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[3U] 
				 << 8U) | (vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[2U] 
					   >> 0x18U))))) {
	    if ((7U != (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__sm_driver_in_mem_write))) {
		if ((0U != (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__sm_driver_in_mem_write))) {
		    if ((1U != (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__sm_driver_in_mem_write))) {
			if ((2U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__sm_driver_in_mem_write))) {
			    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vlvbound1 
				= (0x7fU & ((vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[3U] 
					     << 0x1aU) 
					    | (vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[2U] 
					       >> 6U)));
			    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_addr 
				= ((0xfe03fffU & vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_addr) 
				   | ((IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vlvbound1) 
				      << 0xeU));
			    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_we 
				= ((0xcfU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_we)) 
				   | (0x30U & vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[2U]));
			    VL_ASSIGNSEL_WIII(32,(0x1ffU 
						  & ((IData)(0x100U) 
						     + 
						     (0x60U 
						      & (vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[2U] 
							 << 1U)))), vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_wdata, 
					      vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_data[2U]);
			}
		    }
		}
	    } else {
		if ((7U != (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__sm_driver_in_mem_read))) {
		    if ((0U != (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__sm_driver_in_mem_read))) {
			if ((1U != (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__sm_driver_in_mem_read))) {
			    if ((2U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__sm_driver_in_mem_read))) {
				vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vlvbound2 
				    = (0x7fU & ((vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[3U] 
						 << 0x1aU) 
						| (vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[2U] 
						   >> 6U)));
				vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_addr 
				    = ((0xfe03fffU 
					& vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_addr) 
				       | ((IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vlvbound2) 
					  << 0xeU));
				VL_ASSIGNSEL_WIII(32,
						  (0x60U 
						   & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_req_num) 
						      >> 1U)), vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__temp_out_data, 
						  (((0U 
						     == 
						     (0x1fU 
						      & ((IData)(0x100U) 
							 + 
							 (0x60U 
							  & (vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[2U] 
							     << 1U)))))
						     ? 0U
						     : 
						    (vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_rdata[
						     ((IData)(1U) 
						      + 
						      (0xfU 
						       & (((IData)(0x100U) 
							   + 
							   (0x60U 
							    & (vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[2U] 
							       << 1U))) 
							  >> 5U)))] 
						     << 
						     ((IData)(0x20U) 
						      - 
						      (0x1fU 
						       & ((IData)(0x100U) 
							  + 
							  (0x60U 
							   & (vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[2U] 
							      << 1U))))))) 
						   | (vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_rdata[
						      (0xfU 
						       & (((IData)(0x100U) 
							   + 
							   (0x60U 
							    & (vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[2U] 
							       << 1U))) 
							  >> 5U))] 
						      >> 
						      (0x1fU 
						       & ((IData)(0x100U) 
							  + 
							  (0x60U 
							   & (vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[2U] 
							      << 1U)))))));
				vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__temp_out_valid 
				    = ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__temp_out_valid) 
				       | ((IData)(1U) 
					  << (3U & 
					      ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_req_num) 
					       >> 6U))));
			    }
			}
		    }
		}
	    }
	}
    }
    if ((8U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_out_valid))) {
	if ((0xffU == (0xffU & (vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[3U] 
				>> 0x18U)))) {
	    if ((7U != (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__sm_driver_in_mem_write))) {
		if ((0U != (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__sm_driver_in_mem_write))) {
		    if ((1U != (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__sm_driver_in_mem_write))) {
			if ((2U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__sm_driver_in_mem_write))) {
			    vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vlvbound1 
				= (0x7fU & (vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[3U] 
					    >> 6U));
			    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_addr 
				= ((0x1fffffU & vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_addr) 
				   | ((IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vlvbound1) 
				      << 0x15U));
			    vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_we 
				= ((0x3fU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_we)) 
				   | (0xc0U & (vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[3U] 
					       << 2U)));
			    VL_ASSIGNSEL_WIII(32,(0x1ffU 
						  & ((IData)(0x180U) 
						     + 
						     (0x60U 
						      & (vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[3U] 
							 << 1U)))), vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_wdata, 
					      vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_data[3U]);
			}
		    }
		}
	    } else {
		if ((7U != (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__sm_driver_in_mem_read))) {
		    if ((0U != (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__sm_driver_in_mem_read))) {
			if ((1U != (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__sm_driver_in_mem_read))) {
			    if ((2U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__sm_driver_in_mem_read))) {
				vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vlvbound2 
				    = (0x7fU & (vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[3U] 
						>> 6U));
				vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_addr 
				    = ((0x1fffffU & vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_addr) 
				       | ((IData)(vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vlvbound2) 
					  << 0x15U));
				VL_ASSIGNSEL_WIII(32,
						  (0x60U 
						   & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_req_num) 
						      >> 4U)), vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__temp_out_data, 
						  (((0U 
						     == 
						     (0x1fU 
						      & ((IData)(0x180U) 
							 + 
							 (0x60U 
							  & (vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[3U] 
							     << 1U)))))
						     ? 0U
						     : 
						    (vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_rdata[
						     ((IData)(1U) 
						      + 
						      (0xfU 
						       & (((IData)(0x180U) 
							   + 
							   (0x60U 
							    & (vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[3U] 
							       << 1U))) 
							  >> 5U)))] 
						     << 
						     ((IData)(0x20U) 
						      - 
						      (0x1fU 
						       & ((IData)(0x180U) 
							  + 
							  (0x60U 
							   & (vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[3U] 
							      << 1U))))))) 
						   | (vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__block_rdata[
						      (0xfU 
						       & (((IData)(0x180U) 
							   + 
							   (0x60U 
							    & (vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[3U] 
							       << 1U))) 
							  >> 5U))] 
						      >> 
						      (0x1fU 
						       & ((IData)(0x180U) 
							  + 
							  (0x60U 
							   & (vlSymsp->TOP__v__dmem_controller.shared_memory__DOT____Vcellout__vx_priority_encoder_sm__out_address[3U] 
							      << 1U)))))));
				vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__temp_out_valid 
				    = ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__temp_out_valid) 
				       | ((IData)(1U) 
					  << (3U & 
					      ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__shared_memory__DOT__vx_priority_encoder_sm__DOT__internal_req_num) 
					       >> 9U))));
			    }
			}
		    }
		}
	    }
	}
    }
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__write_from_mem_per_way 
	= ((2U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__write_from_mem_per_way)) 
	   | ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__write_from_mem) 
	      & (~ (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual))));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__write_from_mem_per_way 
	= ((1U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__write_from_mem_per_way)) 
	   | (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__write_from_mem) 
	       & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual)) 
	      << 1U));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__eviction_wb 
	= ((0xeU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__eviction_wb)) 
	   | (1U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__dirty_use_per_way) 
		    >> (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual))));
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[0U] 
	= (((0U == (0x1fU & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
			     << 7U))) ? 0U : (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[
					      ((IData)(1U) 
					       + (4U 
						  & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						     << 2U)))] 
					      << ((IData)(0x20U) 
						  - 
						  (0x1fU 
						   & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						      << 7U))))) 
	   | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[
	      (4U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
		     << 2U))] >> (0x1fU & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
					   << 7U))));
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[1U] 
	= (((0U == (0x1fU & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
			     << 7U))) ? 0U : (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[
					      ((IData)(2U) 
					       + (4U 
						  & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						     << 2U)))] 
					      << ((IData)(0x20U) 
						  - 
						  (0x1fU 
						   & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						      << 7U))))) 
	   | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[
	      ((IData)(1U) + (4U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
				    << 2U)))] >> (0x1fU 
						  & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						     << 7U))));
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[2U] 
	= (((0U == (0x1fU & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
			     << 7U))) ? 0U : (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[
					      ((IData)(3U) 
					       + (4U 
						  & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						     << 2U)))] 
					      << ((IData)(0x20U) 
						  - 
						  (0x1fU 
						   & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						      << 7U))))) 
	   | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[
	      ((IData)(2U) + (4U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
				    << 2U)))] >> (0x1fU 
						  & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						     << 7U))));
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[3U] 
	= (((0U == (0x1fU & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
			     << 7U))) ? 0U : (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[
					      ((IData)(4U) 
					       + (4U 
						  & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						     << 2U)))] 
					      << ((IData)(0x20U) 
						  - 
						  (0x1fU 
						   & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						      << 7U))))) 
	   | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[
	      ((IData)(3U) + (4U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
				    << 2U)))] >> (0x1fU 
						  & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						     << 7U))));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__valid_use 
	= (1U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__valid_use_per_way) 
		 >> (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual)));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__tag_use 
	= (0x1fffffU & ((0x29U >= (0x3fU & ((IData)(0x15U) 
					    * (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual))))
			 ? (IData)((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__tag_use_per_way 
				    >> (0x3fU & ((IData)(0x15U) 
						 * (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual)))))
			 : 0U));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__write_from_mem_per_way 
	= ((2U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__write_from_mem_per_way)) 
	   | ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__write_from_mem) 
	      & (~ (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual))));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__write_from_mem_per_way 
	= ((1U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__write_from_mem_per_way)) 
	   | (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__write_from_mem) 
	       & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual)) 
	      << 1U));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__eviction_wb 
	= ((0xdU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__eviction_wb)) 
	   | (2U & (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__dirty_use_per_way) 
		     >> (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual)) 
		    << 1U)));
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[0U] 
	= (((0U == (0x1fU & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
			     << 7U))) ? 0U : (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[
					      ((IData)(1U) 
					       + (4U 
						  & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						     << 2U)))] 
					      << ((IData)(0x20U) 
						  - 
						  (0x1fU 
						   & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						      << 7U))))) 
	   | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[
	      (4U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
		     << 2U))] >> (0x1fU & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
					   << 7U))));
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[1U] 
	= (((0U == (0x1fU & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
			     << 7U))) ? 0U : (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[
					      ((IData)(2U) 
					       + (4U 
						  & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						     << 2U)))] 
					      << ((IData)(0x20U) 
						  - 
						  (0x1fU 
						   & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						      << 7U))))) 
	   | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[
	      ((IData)(1U) + (4U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
				    << 2U)))] >> (0x1fU 
						  & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						     << 7U))));
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[2U] 
	= (((0U == (0x1fU & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
			     << 7U))) ? 0U : (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[
					      ((IData)(3U) 
					       + (4U 
						  & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						     << 2U)))] 
					      << ((IData)(0x20U) 
						  - 
						  (0x1fU 
						   & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						      << 7U))))) 
	   | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[
	      ((IData)(2U) + (4U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
				    << 2U)))] >> (0x1fU 
						  & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						     << 7U))));
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[3U] 
	= (((0U == (0x1fU & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
			     << 7U))) ? 0U : (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[
					      ((IData)(4U) 
					       + (4U 
						  & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						     << 2U)))] 
					      << ((IData)(0x20U) 
						  - 
						  (0x1fU 
						   & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						      << 7U))))) 
	   | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[
	      ((IData)(3U) + (4U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
				    << 2U)))] >> (0x1fU 
						  & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						     << 7U))));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__valid_use 
	= (1U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__valid_use_per_way) 
		 >> (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual)));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__tag_use 
	= (0x1fffffU & ((0x29U >= (0x3fU & ((IData)(0x15U) 
					    * (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual))))
			 ? (IData)((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__tag_use_per_way 
				    >> (0x3fU & ((IData)(0x15U) 
						 * (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual)))))
			 : 0U));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__write_from_mem_per_way 
	= ((2U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__write_from_mem_per_way)) 
	   | ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__write_from_mem) 
	      & (~ (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual))));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__write_from_mem_per_way 
	= ((1U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__write_from_mem_per_way)) 
	   | (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__write_from_mem) 
	       & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual)) 
	      << 1U));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__eviction_wb 
	= ((0xbU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__eviction_wb)) 
	   | (4U & (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__dirty_use_per_way) 
		     >> (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual)) 
		    << 2U)));
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[0U] 
	= (((0U == (0x1fU & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
			     << 7U))) ? 0U : (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[
					      ((IData)(1U) 
					       + (4U 
						  & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						     << 2U)))] 
					      << ((IData)(0x20U) 
						  - 
						  (0x1fU 
						   & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						      << 7U))))) 
	   | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[
	      (4U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
		     << 2U))] >> (0x1fU & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
					   << 7U))));
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[1U] 
	= (((0U == (0x1fU & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
			     << 7U))) ? 0U : (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[
					      ((IData)(2U) 
					       + (4U 
						  & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						     << 2U)))] 
					      << ((IData)(0x20U) 
						  - 
						  (0x1fU 
						   & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						      << 7U))))) 
	   | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[
	      ((IData)(1U) + (4U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
				    << 2U)))] >> (0x1fU 
						  & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						     << 7U))));
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[2U] 
	= (((0U == (0x1fU & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
			     << 7U))) ? 0U : (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[
					      ((IData)(3U) 
					       + (4U 
						  & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						     << 2U)))] 
					      << ((IData)(0x20U) 
						  - 
						  (0x1fU 
						   & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						      << 7U))))) 
	   | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[
	      ((IData)(2U) + (4U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
				    << 2U)))] >> (0x1fU 
						  & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						     << 7U))));
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[3U] 
	= (((0U == (0x1fU & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
			     << 7U))) ? 0U : (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[
					      ((IData)(4U) 
					       + (4U 
						  & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						     << 2U)))] 
					      << ((IData)(0x20U) 
						  - 
						  (0x1fU 
						   & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						      << 7U))))) 
	   | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[
	      ((IData)(3U) + (4U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
				    << 2U)))] >> (0x1fU 
						  & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						     << 7U))));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__valid_use 
	= (1U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__valid_use_per_way) 
		 >> (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual)));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__tag_use 
	= (0x1fffffU & ((0x29U >= (0x3fU & ((IData)(0x15U) 
					    * (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual))))
			 ? (IData)((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__tag_use_per_way 
				    >> (0x3fU & ((IData)(0x15U) 
						 * (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual)))))
			 : 0U));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__write_from_mem_per_way 
	= ((2U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__write_from_mem_per_way)) 
	   | ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__write_from_mem) 
	      & (~ (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual))));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__write_from_mem_per_way 
	= ((1U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__write_from_mem_per_way)) 
	   | (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__write_from_mem) 
	       & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual)) 
	      << 1U));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__eviction_wb 
	= ((7U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__eviction_wb)) 
	   | (8U & (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__dirty_use_per_way) 
		     >> (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual)) 
		    << 3U)));
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[0U] 
	= (((0U == (0x1fU & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
			     << 7U))) ? 0U : (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[
					      ((IData)(1U) 
					       + (4U 
						  & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						     << 2U)))] 
					      << ((IData)(0x20U) 
						  - 
						  (0x1fU 
						   & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						      << 7U))))) 
	   | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[
	      (4U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
		     << 2U))] >> (0x1fU & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
					   << 7U))));
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[1U] 
	= (((0U == (0x1fU & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
			     << 7U))) ? 0U : (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[
					      ((IData)(2U) 
					       + (4U 
						  & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						     << 2U)))] 
					      << ((IData)(0x20U) 
						  - 
						  (0x1fU 
						   & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						      << 7U))))) 
	   | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[
	      ((IData)(1U) + (4U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
				    << 2U)))] >> (0x1fU 
						  & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						     << 7U))));
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[2U] 
	= (((0U == (0x1fU & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
			     << 7U))) ? 0U : (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[
					      ((IData)(3U) 
					       + (4U 
						  & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						     << 2U)))] 
					      << ((IData)(0x20U) 
						  - 
						  (0x1fU 
						   & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						      << 7U))))) 
	   | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[
	      ((IData)(2U) + (4U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
				    << 2U)))] >> (0x1fU 
						  & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						     << 7U))));
    vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[3U] 
	= (((0U == (0x1fU & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
			     << 7U))) ? 0U : (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[
					      ((IData)(4U) 
					       + (4U 
						  & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						     << 2U)))] 
					      << ((IData)(0x20U) 
						  - 
						  (0x1fU 
						   & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						      << 7U))))) 
	   | (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__data_use_per_way[
	      ((IData)(3U) + (4U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
				    << 2U)))] >> (0x1fU 
						  & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual) 
						     << 7U))));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__valid_use 
	= (1U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__valid_use_per_way) 
		 >> (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual)));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__tag_use 
	= (0x1fffffU & ((0x29U >= (0x3fU & ((IData)(0x15U) 
					    * (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual))))
			 ? (IData)((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__tag_use_per_way 
				    >> (0x3fU & ((IData)(0x15U) 
						 * (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual)))))
			 : 0U));
    // ALWAYS at ../rtl/VX_generic_priority_encoder.v:17
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__miss_bank_index = 0U;
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__miss_found = 0U;
    if (vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__detect_bank_miss) {
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__miss_bank_index = 0U;
	vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__miss_found = 1U;
    }
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__new_state 
	= (0xfU & (((0U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__state)) 
		    & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__detect_bank_miss))
		    ? 1U : ((1U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__state))
			     ? 2U : (((2U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__state)) 
				      & (~ (IData)(vlSymsp->TOP__v.__PVT__icache_i_m_ready)))
				      ? 2U : 0U))));
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__threads_serviced_per_bank 
	= (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__valid_per_bank)
	     ? ((IData)(1U) << (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__index_per_bank))
	     : 0U) & vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__debug_hit_per_bank_mask
	   [0U]);
    vlSymsp->TOP__v__dmem_controller.__Vcellout__dcache__o_m_writedata[0U] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[0U];
    vlSymsp->TOP__v__dmem_controller.__Vcellout__dcache__o_m_writedata[1U] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[1U];
    vlSymsp->TOP__v__dmem_controller.__Vcellout__dcache__o_m_writedata[2U] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[2U];
    vlSymsp->TOP__v__dmem_controller.__Vcellout__dcache__o_m_writedata[3U] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[3U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_unQual 
	= (((0U == (3U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_addr)) 
	    | (2U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__cache_driver_in_mem_read)))
	    ? vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[0U]
	    : ((1U == (3U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_addr))
	        ? (vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[0U] 
		   >> 8U) : ((2U == (3U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_addr))
			      ? (vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[0U] 
				 >> 0x10U) : (vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[0U] 
					      >> 0x18U))));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__eviction_addr_per_bank[0U] 
	= (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__tag_use 
	   << 0xbU);
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__genblk1__BRA__0__KET____DOT__normal_write 
	= (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__read_or_write) 
	    & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__access)) 
	   & (~ (((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__tag_use 
		   != (0x1fffffU & (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_addr 
				    >> 0xbU))) & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__valid_use)) 
		 & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__use_valid_in))));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__hit_per_bank 
	= ((0xeU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__hit_per_bank)) 
	   | (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__access) 
	       & (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__tag_use 
		  == (0x1fffffU & (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_addr 
				   >> 0xbU)))) & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__valid_use)));
    vlSymsp->TOP__v__dmem_controller.__Vcellout__dcache__o_m_writedata[4U] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[0U];
    vlSymsp->TOP__v__dmem_controller.__Vcellout__dcache__o_m_writedata[5U] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[1U];
    vlSymsp->TOP__v__dmem_controller.__Vcellout__dcache__o_m_writedata[6U] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[2U];
    vlSymsp->TOP__v__dmem_controller.__Vcellout__dcache__o_m_writedata[7U] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[3U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_unQual 
	= (((0U == (3U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_addr)) 
	    | (2U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__cache_driver_in_mem_read)))
	    ? vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[0U]
	    : ((1U == (3U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_addr))
	        ? (vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[0U] 
		   >> 8U) : ((2U == (3U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_addr))
			      ? (vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[0U] 
				 >> 0x10U) : (vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[0U] 
					      >> 0x18U))));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__eviction_addr_per_bank[1U] 
	= (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__tag_use 
	   << 0xbU);
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__genblk1__BRA__0__KET____DOT__normal_write 
	= (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__read_or_write) 
	    & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__access)) 
	   & (~ (((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__tag_use 
		   != (0x1fffffU & (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_addr 
				    >> 0xbU))) & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__valid_use)) 
		 & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__use_valid_in))));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__hit_per_bank 
	= ((0xdU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__hit_per_bank)) 
	   | ((((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__access) 
		& (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__tag_use 
		   == (0x1fffffU & (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_addr 
				    >> 0xbU)))) & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__valid_use)) 
	      << 1U));
    vlSymsp->TOP__v__dmem_controller.__Vcellout__dcache__o_m_writedata[8U] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[0U];
    vlSymsp->TOP__v__dmem_controller.__Vcellout__dcache__o_m_writedata[9U] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[1U];
    vlSymsp->TOP__v__dmem_controller.__Vcellout__dcache__o_m_writedata[0xaU] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[2U];
    vlSymsp->TOP__v__dmem_controller.__Vcellout__dcache__o_m_writedata[0xbU] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[3U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_unQual 
	= (((0U == (3U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_addr)) 
	    | (2U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__cache_driver_in_mem_read)))
	    ? vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[0U]
	    : ((1U == (3U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_addr))
	        ? (vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[0U] 
		   >> 8U) : ((2U == (3U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_addr))
			      ? (vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[0U] 
				 >> 0x10U) : (vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[0U] 
					      >> 0x18U))));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__eviction_addr_per_bank[2U] 
	= (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__tag_use 
	   << 0xbU);
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__genblk1__BRA__0__KET____DOT__normal_write 
	= (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__read_or_write) 
	    & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__access)) 
	   & (~ (((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__tag_use 
		   != (0x1fffffU & (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_addr 
				    >> 0xbU))) & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__valid_use)) 
		 & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__use_valid_in))));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__hit_per_bank 
	= ((0xbU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__hit_per_bank)) 
	   | ((((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__access) 
		& (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__tag_use 
		   == (0x1fffffU & (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_addr 
				    >> 0xbU)))) & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__valid_use)) 
	      << 2U));
    vlSymsp->TOP__v__dmem_controller.__Vcellout__dcache__o_m_writedata[0xcU] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[0U];
    vlSymsp->TOP__v__dmem_controller.__Vcellout__dcache__o_m_writedata[0xdU] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[1U];
    vlSymsp->TOP__v__dmem_controller.__Vcellout__dcache__o_m_writedata[0xeU] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[2U];
    vlSymsp->TOP__v__dmem_controller.__Vcellout__dcache__o_m_writedata[0xfU] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[3U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_unQual 
	= (((0U == (3U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_addr)) 
	    | (2U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__cache_driver_in_mem_read)))
	    ? vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[0U]
	    : ((1U == (3U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_addr))
	        ? (vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[0U] 
		   >> 8U) : ((2U == (3U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_addr))
			      ? (vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[0U] 
				 >> 0x10U) : (vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[0U] 
					      >> 0x18U))));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__eviction_addr_per_bank[3U] 
	= (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__tag_use 
	   << 0xbU);
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__genblk1__BRA__0__KET____DOT__normal_write 
	= (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__read_or_write) 
	    & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__access)) 
	   & (~ (((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__tag_use 
		   != (0x1fffffU & (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_addr 
				    >> 0xbU))) & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__valid_use)) 
		 & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__use_valid_in))));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__hit_per_bank 
	= ((7U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__hit_per_bank)) 
	   | ((((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__access) 
		& (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__tag_use 
		   == (0x1fffffU & (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_addr 
				    >> 0xbU)))) & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__valid_use)) 
	      << 3U));
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__update_global_way_to_evict 
	= ((2U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__state)) 
	   & (0U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__new_state)));
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__new_final_data_read_Qual 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__threads_serviced_per_bank)
	    ? vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__new_final_data_read
	    : vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__final_data_read);
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__new_stored_valid 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__use_valid) 
	   & (~ (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__threads_serviced_per_bank)));
}

VL_INLINE_OPT void Vcache_simX_VX_dmem_controller__V0_VB1000::_combo__TOP__v__dmem_controller__18(Vcache_simX__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_PRINTF("        Vcache_simX_VX_dmem_controller__V0_VB1000::_combo__TOP__v__dmem_controller__18\n"); );
    Vcache_simX* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlSymsp->TOP__v__dmem_controller.__Vcellout__dcache__o_m_writedata[0U] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[0U];
    vlSymsp->TOP__v__dmem_controller.__Vcellout__dcache__o_m_writedata[1U] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[1U];
    vlSymsp->TOP__v__dmem_controller.__Vcellout__dcache__o_m_writedata[2U] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[2U];
    vlSymsp->TOP__v__dmem_controller.__Vcellout__dcache__o_m_writedata[3U] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[3U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_unQual 
	= (((0U == (3U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_addr)) 
	    | (2U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__cache_driver_in_mem_read)))
	    ? vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[0U]
	    : ((1U == (3U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_addr))
	        ? (vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[0U] 
		   >> 8U) : ((2U == (3U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_addr))
			      ? (vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[0U] 
				 >> 0x10U) : (vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[0U] 
					      >> 0x18U))));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__eviction_addr_per_bank[0U] 
	= (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__tag_use 
	   << 0xbU);
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__genblk1__BRA__0__KET____DOT__normal_write 
	= (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__read_or_write) 
	    & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__access)) 
	   & (~ (((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__tag_use 
		   != (0x1fffffU & (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_addr 
				    >> 0xbU))) & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__valid_use)) 
		 & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__use_valid_in))));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__hit_per_bank 
	= ((0xeU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__hit_per_bank)) 
	   | (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__access) 
	       & (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__tag_use 
		  == (0x1fffffU & (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_addr 
				   >> 0xbU)))) & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__valid_use)));
    vlSymsp->TOP__v__dmem_controller.__Vcellout__dcache__o_m_writedata[4U] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[0U];
    vlSymsp->TOP__v__dmem_controller.__Vcellout__dcache__o_m_writedata[5U] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[1U];
    vlSymsp->TOP__v__dmem_controller.__Vcellout__dcache__o_m_writedata[6U] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[2U];
    vlSymsp->TOP__v__dmem_controller.__Vcellout__dcache__o_m_writedata[7U] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[3U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_unQual 
	= (((0U == (3U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_addr)) 
	    | (2U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__cache_driver_in_mem_read)))
	    ? vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[0U]
	    : ((1U == (3U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_addr))
	        ? (vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[0U] 
		   >> 8U) : ((2U == (3U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_addr))
			      ? (vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[0U] 
				 >> 0x10U) : (vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[0U] 
					      >> 0x18U))));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__eviction_addr_per_bank[1U] 
	= (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__tag_use 
	   << 0xbU);
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__genblk1__BRA__0__KET____DOT__normal_write 
	= (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__read_or_write) 
	    & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__access)) 
	   & (~ (((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__tag_use 
		   != (0x1fffffU & (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_addr 
				    >> 0xbU))) & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__valid_use)) 
		 & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__use_valid_in))));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__hit_per_bank 
	= ((0xdU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__hit_per_bank)) 
	   | ((((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__access) 
		& (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__tag_use 
		   == (0x1fffffU & (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_addr 
				    >> 0xbU)))) & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__valid_use)) 
	      << 1U));
    vlSymsp->TOP__v__dmem_controller.__Vcellout__dcache__o_m_writedata[8U] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[0U];
    vlSymsp->TOP__v__dmem_controller.__Vcellout__dcache__o_m_writedata[9U] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[1U];
    vlSymsp->TOP__v__dmem_controller.__Vcellout__dcache__o_m_writedata[0xaU] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[2U];
    vlSymsp->TOP__v__dmem_controller.__Vcellout__dcache__o_m_writedata[0xbU] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[3U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_unQual 
	= (((0U == (3U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_addr)) 
	    | (2U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__cache_driver_in_mem_read)))
	    ? vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[0U]
	    : ((1U == (3U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_addr))
	        ? (vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[0U] 
		   >> 8U) : ((2U == (3U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_addr))
			      ? (vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[0U] 
				 >> 0x10U) : (vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[0U] 
					      >> 0x18U))));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__eviction_addr_per_bank[2U] 
	= (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__tag_use 
	   << 0xbU);
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__genblk1__BRA__0__KET____DOT__normal_write 
	= (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__read_or_write) 
	    & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__access)) 
	   & (~ (((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__tag_use 
		   != (0x1fffffU & (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_addr 
				    >> 0xbU))) & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__valid_use)) 
		 & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__use_valid_in))));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__hit_per_bank 
	= ((0xbU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__hit_per_bank)) 
	   | ((((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__access) 
		& (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__tag_use 
		   == (0x1fffffU & (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_addr 
				    >> 0xbU)))) & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__valid_use)) 
	      << 2U));
    vlSymsp->TOP__v__dmem_controller.__Vcellout__dcache__o_m_writedata[0xcU] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[0U];
    vlSymsp->TOP__v__dmem_controller.__Vcellout__dcache__o_m_writedata[0xdU] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[1U];
    vlSymsp->TOP__v__dmem_controller.__Vcellout__dcache__o_m_writedata[0xeU] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[2U];
    vlSymsp->TOP__v__dmem_controller.__Vcellout__dcache__o_m_writedata[0xfU] 
	= vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[3U];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_unQual 
	= (((0U == (3U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_addr)) 
	    | (2U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__cache_driver_in_mem_read)))
	    ? vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[0U]
	    : ((1U == (3U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_addr))
	        ? (vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[0U] 
		   >> 8U) : ((2U == (3U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_addr))
			      ? (vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[0U] 
				 >> 0x10U) : (vlSymsp->TOP__v__dmem_controller.dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT____Vcellout__data_structures__data_use[0U] 
					      >> 0x18U))));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__eviction_addr_per_bank[3U] 
	= (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__tag_use 
	   << 0xbU);
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__genblk1__BRA__0__KET____DOT__normal_write 
	= (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__read_or_write) 
	    & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__access)) 
	   & (~ (((vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__tag_use 
		   != (0x1fffffU & (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_addr 
				    >> 0xbU))) & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__valid_use)) 
		 & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__use_valid_in))));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__hit_per_bank 
	= ((7U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__hit_per_bank)) 
	   | ((((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__access) 
		& (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__tag_use 
		   == (0x1fffffU & (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_addr 
				    >> 0xbU)))) & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__valid_use)) 
	      << 3U));
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__update_global_way_to_evict 
	= ((2U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__state)) 
	   & (0U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__new_state)));
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__new_final_data_read_Qual 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__threads_serviced_per_bank)
	    ? vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__new_final_data_read
	    : vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__final_data_read);
    vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__new_stored_valid 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__use_valid) 
	   & (~ (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__icache__DOT__threads_serviced_per_bank)));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__readdata_per_bank[0U] 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__access)
	    ? ((0U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__cache_driver_in_mem_read))
	        ? ((0x80U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_unQual)
		    ? (0xffffff00U | vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_unQual)
		    : (0xffU & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_unQual))
	        : ((1U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__cache_driver_in_mem_read))
		    ? ((0x8000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_unQual)
		        ? (0xffff0000U | vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_unQual)
		        : (0xffffU & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_unQual))
		    : ((5U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__cache_driver_in_mem_read))
		        ? (0xffffU & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_unQual)
		        : ((4U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__cache_driver_in_mem_read))
			    ? (0xffU & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_unQual)
			    : vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_unQual))))
	    : 0U);
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__we 
	= ((0xfff0U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__we)) 
	   | ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__write_from_mem)
	       ? 0xfU : (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__genblk1__BRA__0__KET____DOT__normal_write) 
			  & (2U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__cache_driver_in_mem_write)))
			  ? 0xfU : (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__genblk1__BRA__0__KET____DOT__normal_write) 
				     & (0U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__cache_driver_in_mem_write)))
				     ? ((0U == (3U 
						& vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_addr))
					 ? 1U : ((1U 
						  == 
						  (3U 
						   & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_addr))
						  ? 2U
						  : 
						 ((2U 
						   == 
						   (3U 
						    & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_addr))
						   ? 4U
						   : 8U)))
				     : (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__genblk1__BRA__0__KET____DOT__normal_write) 
					 & (1U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__cache_driver_in_mem_write)))
					 ? ((0U == 
					     (3U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_addr))
					     ? 3U : 0xcU)
					 : 0U)))));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__readdata_per_bank[1U] 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__access)
	    ? ((0U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__cache_driver_in_mem_read))
	        ? ((0x80U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_unQual)
		    ? (0xffffff00U | vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_unQual)
		    : (0xffU & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_unQual))
	        : ((1U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__cache_driver_in_mem_read))
		    ? ((0x8000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_unQual)
		        ? (0xffff0000U | vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_unQual)
		        : (0xffffU & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_unQual))
		    : ((5U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__cache_driver_in_mem_read))
		        ? (0xffffU & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_unQual)
		        : ((4U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__cache_driver_in_mem_read))
			    ? (0xffU & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_unQual)
			    : vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_unQual))))
	    : 0U);
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__we 
	= ((0xfff0U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__we)) 
	   | ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__write_from_mem)
	       ? 0xfU : (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__genblk1__BRA__0__KET____DOT__normal_write) 
			  & (2U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__cache_driver_in_mem_write)))
			  ? 0xfU : (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__genblk1__BRA__0__KET____DOT__normal_write) 
				     & (0U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__cache_driver_in_mem_write)))
				     ? ((0U == (3U 
						& vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_addr))
					 ? 1U : ((1U 
						  == 
						  (3U 
						   & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_addr))
						  ? 2U
						  : 
						 ((2U 
						   == 
						   (3U 
						    & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_addr))
						   ? 4U
						   : 8U)))
				     : (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__genblk1__BRA__0__KET____DOT__normal_write) 
					 & (1U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__cache_driver_in_mem_write)))
					 ? ((0U == 
					     (3U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_addr))
					     ? 3U : 0xcU)
					 : 0U)))));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__readdata_per_bank[2U] 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__access)
	    ? ((0U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__cache_driver_in_mem_read))
	        ? ((0x80U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_unQual)
		    ? (0xffffff00U | vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_unQual)
		    : (0xffU & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_unQual))
	        : ((1U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__cache_driver_in_mem_read))
		    ? ((0x8000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_unQual)
		        ? (0xffff0000U | vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_unQual)
		        : (0xffffU & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_unQual))
		    : ((5U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__cache_driver_in_mem_read))
		        ? (0xffffU & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_unQual)
		        : ((4U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__cache_driver_in_mem_read))
			    ? (0xffU & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_unQual)
			    : vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_unQual))))
	    : 0U);
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__we 
	= ((0xfff0U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__we)) 
	   | ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__write_from_mem)
	       ? 0xfU : (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__genblk1__BRA__0__KET____DOT__normal_write) 
			  & (2U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__cache_driver_in_mem_write)))
			  ? 0xfU : (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__genblk1__BRA__0__KET____DOT__normal_write) 
				     & (0U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__cache_driver_in_mem_write)))
				     ? ((0U == (3U 
						& vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_addr))
					 ? 1U : ((1U 
						  == 
						  (3U 
						   & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_addr))
						  ? 2U
						  : 
						 ((2U 
						   == 
						   (3U 
						    & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_addr))
						   ? 4U
						   : 8U)))
				     : (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__genblk1__BRA__0__KET____DOT__normal_write) 
					 & (1U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__cache_driver_in_mem_write)))
					 ? ((0U == 
					     (3U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_addr))
					     ? 3U : 0xcU)
					 : 0U)))));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__readdata_per_bank[3U] 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__access)
	    ? ((0U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__cache_driver_in_mem_read))
	        ? ((0x80U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_unQual)
		    ? (0xffffff00U | vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_unQual)
		    : (0xffU & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_unQual))
	        : ((1U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__cache_driver_in_mem_read))
		    ? ((0x8000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_unQual)
		        ? (0xffff0000U | vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_unQual)
		        : (0xffffU & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_unQual))
		    : ((5U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__cache_driver_in_mem_read))
		        ? (0xffffU & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_unQual)
		        : ((4U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__cache_driver_in_mem_read))
			    ? (0xffU & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_unQual)
			    : vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_unQual))))
	    : 0U);
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__we 
	= ((0xfff0U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__we)) 
	   | ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__write_from_mem)
	       ? 0xfU : (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__genblk1__BRA__0__KET____DOT__normal_write) 
			  & (2U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__cache_driver_in_mem_write)))
			  ? 0xfU : (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__genblk1__BRA__0__KET____DOT__normal_write) 
				     & (0U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__cache_driver_in_mem_write)))
				     ? ((0U == (3U 
						& vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_addr))
					 ? 1U : ((1U 
						  == 
						  (3U 
						   & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_addr))
						  ? 2U
						  : 
						 ((2U 
						   == 
						   (3U 
						    & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_addr))
						   ? 4U
						   : 8U)))
				     : (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__genblk1__BRA__0__KET____DOT__normal_write) 
					 & (1U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__cache_driver_in_mem_write)))
					 ? ((0U == 
					     (3U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_addr))
					     ? 3U : 0xcU)
					 : 0U)))));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__detect_bank_miss 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__valid_per_bank) 
	   & (~ (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__hit_per_bank)));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__debug_hit_per_bank_mask[0U] 
	= (0xfU & VL_NEGATE_I((IData)((1U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__hit_per_bank)))));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__debug_hit_per_bank_mask[1U] 
	= (0xfU & VL_NEGATE_I((IData)((1U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__hit_per_bank) 
					     >> 1U)))));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__debug_hit_per_bank_mask[2U] 
	= (0xfU & VL_NEGATE_I((IData)((1U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__hit_per_bank) 
					     >> 2U)))));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__debug_hit_per_bank_mask[3U] 
	= (0xfU & VL_NEGATE_I((IData)((1U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__hit_per_bank) 
					     >> 3U)))));
}

void Vcache_simX_VX_dmem_controller__V0_VB1000::_settle__TOP__v__dmem_controller__19(Vcache_simX__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_PRINTF("        Vcache_simX_VX_dmem_controller__V0_VB1000::_settle__TOP__v__dmem_controller__19\n"); );
    Vcache_simX* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__readdata_per_bank[0U] 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__access)
	    ? ((0U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__cache_driver_in_mem_read))
	        ? ((0x80U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_unQual)
		    ? (0xffffff00U | vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_unQual)
		    : (0xffU & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_unQual))
	        : ((1U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__cache_driver_in_mem_read))
		    ? ((0x8000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_unQual)
		        ? (0xffff0000U | vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_unQual)
		        : (0xffffU & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_unQual))
		    : ((5U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__cache_driver_in_mem_read))
		        ? (0xffffU & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_unQual)
		        : ((4U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__cache_driver_in_mem_read))
			    ? (0xffU & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_unQual)
			    : vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_unQual))))
	    : 0U);
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__we 
	= ((0xfff0U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__we)) 
	   | ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__write_from_mem)
	       ? 0xfU : (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__genblk1__BRA__0__KET____DOT__normal_write) 
			  & (2U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__cache_driver_in_mem_write)))
			  ? 0xfU : (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__genblk1__BRA__0__KET____DOT__normal_write) 
				     & (0U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__cache_driver_in_mem_write)))
				     ? ((0U == (3U 
						& vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_addr))
					 ? 1U : ((1U 
						  == 
						  (3U 
						   & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_addr))
						  ? 2U
						  : 
						 ((2U 
						   == 
						   (3U 
						    & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_addr))
						   ? 4U
						   : 8U)))
				     : (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__genblk1__BRA__0__KET____DOT__normal_write) 
					 & (1U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__cache_driver_in_mem_write)))
					 ? ((0U == 
					     (3U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_addr))
					     ? 3U : 0xcU)
					 : 0U)))));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__readdata_per_bank[1U] 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__access)
	    ? ((0U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__cache_driver_in_mem_read))
	        ? ((0x80U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_unQual)
		    ? (0xffffff00U | vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_unQual)
		    : (0xffU & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_unQual))
	        : ((1U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__cache_driver_in_mem_read))
		    ? ((0x8000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_unQual)
		        ? (0xffff0000U | vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_unQual)
		        : (0xffffU & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_unQual))
		    : ((5U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__cache_driver_in_mem_read))
		        ? (0xffffU & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_unQual)
		        : ((4U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__cache_driver_in_mem_read))
			    ? (0xffU & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_unQual)
			    : vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_unQual))))
	    : 0U);
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__we 
	= ((0xfff0U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__we)) 
	   | ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__write_from_mem)
	       ? 0xfU : (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__genblk1__BRA__0__KET____DOT__normal_write) 
			  & (2U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__cache_driver_in_mem_write)))
			  ? 0xfU : (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__genblk1__BRA__0__KET____DOT__normal_write) 
				     & (0U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__cache_driver_in_mem_write)))
				     ? ((0U == (3U 
						& vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_addr))
					 ? 1U : ((1U 
						  == 
						  (3U 
						   & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_addr))
						  ? 2U
						  : 
						 ((2U 
						   == 
						   (3U 
						    & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_addr))
						   ? 4U
						   : 8U)))
				     : (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__genblk1__BRA__0__KET____DOT__normal_write) 
					 & (1U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__cache_driver_in_mem_write)))
					 ? ((0U == 
					     (3U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_addr))
					     ? 3U : 0xcU)
					 : 0U)))));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__readdata_per_bank[2U] 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__access)
	    ? ((0U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__cache_driver_in_mem_read))
	        ? ((0x80U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_unQual)
		    ? (0xffffff00U | vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_unQual)
		    : (0xffU & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_unQual))
	        : ((1U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__cache_driver_in_mem_read))
		    ? ((0x8000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_unQual)
		        ? (0xffff0000U | vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_unQual)
		        : (0xffffU & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_unQual))
		    : ((5U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__cache_driver_in_mem_read))
		        ? (0xffffU & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_unQual)
		        : ((4U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__cache_driver_in_mem_read))
			    ? (0xffU & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_unQual)
			    : vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_unQual))))
	    : 0U);
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__we 
	= ((0xfff0U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__we)) 
	   | ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__write_from_mem)
	       ? 0xfU : (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__genblk1__BRA__0__KET____DOT__normal_write) 
			  & (2U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__cache_driver_in_mem_write)))
			  ? 0xfU : (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__genblk1__BRA__0__KET____DOT__normal_write) 
				     & (0U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__cache_driver_in_mem_write)))
				     ? ((0U == (3U 
						& vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_addr))
					 ? 1U : ((1U 
						  == 
						  (3U 
						   & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_addr))
						  ? 2U
						  : 
						 ((2U 
						   == 
						   (3U 
						    & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_addr))
						   ? 4U
						   : 8U)))
				     : (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__genblk1__BRA__0__KET____DOT__normal_write) 
					 & (1U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__cache_driver_in_mem_write)))
					 ? ((0U == 
					     (3U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_addr))
					     ? 3U : 0xcU)
					 : 0U)))));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__readdata_per_bank[3U] 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__access)
	    ? ((0U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__cache_driver_in_mem_read))
	        ? ((0x80U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_unQual)
		    ? (0xffffff00U | vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_unQual)
		    : (0xffU & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_unQual))
	        : ((1U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__cache_driver_in_mem_read))
		    ? ((0x8000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_unQual)
		        ? (0xffff0000U | vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_unQual)
		        : (0xffffU & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_unQual))
		    : ((5U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__cache_driver_in_mem_read))
		        ? (0xffffU & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_unQual)
		        : ((4U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__cache_driver_in_mem_read))
			    ? (0xffU & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_unQual)
			    : vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_unQual))))
	    : 0U);
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__we 
	= ((0xfff0U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__we)) 
	   | ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__write_from_mem)
	       ? 0xfU : (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__genblk1__BRA__0__KET____DOT__normal_write) 
			  & (2U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__cache_driver_in_mem_write)))
			  ? 0xfU : (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__genblk1__BRA__0__KET____DOT__normal_write) 
				     & (0U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__cache_driver_in_mem_write)))
				     ? ((0U == (3U 
						& vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_addr))
					 ? 1U : ((1U 
						  == 
						  (3U 
						   & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_addr))
						  ? 2U
						  : 
						 ((2U 
						   == 
						   (3U 
						    & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_addr))
						   ? 4U
						   : 8U)))
				     : (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__genblk1__BRA__0__KET____DOT__normal_write) 
					 & (1U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__cache_driver_in_mem_write)))
					 ? ((0U == 
					     (3U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_addr))
					     ? 3U : 0xcU)
					 : 0U)))));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__detect_bank_miss 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__valid_per_bank) 
	   & (~ (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__hit_per_bank)));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__debug_hit_per_bank_mask[0U] 
	= (0xfU & VL_NEGATE_I((IData)((1U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__hit_per_bank)))));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__debug_hit_per_bank_mask[1U] 
	= (0xfU & VL_NEGATE_I((IData)((1U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__hit_per_bank) 
					     >> 1U)))));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__debug_hit_per_bank_mask[2U] 
	= (0xfU & VL_NEGATE_I((IData)((1U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__hit_per_bank) 
					     >> 2U)))));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__debug_hit_per_bank_mask[3U] 
	= (0xfU & VL_NEGATE_I((IData)((1U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__hit_per_bank) 
					     >> 3U)))));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way 
	= ((0xffff0000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way) 
	   | (0xffffU & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual)
			  ? 0U : (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__we))));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way 
	= ((0xffffU & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way) 
	   | (0xffff0000U & (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual)
			       ? (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__we)
			       : 0U) << 0x10U)));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way 
	= ((0xffff0000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way) 
	   | (0xffffU & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual)
			  ? 0U : (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__we))));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way 
	= ((0xffffU & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way) 
	   | (0xffff0000U & (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual)
			       ? (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__we)
			       : 0U) << 0x10U)));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way 
	= ((0xffff0000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way) 
	   | (0xffffU & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual)
			  ? 0U : (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__we))));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way 
	= ((0xffffU & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way) 
	   | (0xffff0000U & (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual)
			       ? (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__we)
			       : 0U) << 0x10U)));
    // ALWAYS at ../rtl/cache/VX_d_cache.v:183
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__new_final_data_read[0U] = 0U;
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__new_final_data_read[1U] = 0U;
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__new_final_data_read[2U] = 0U;
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__new_final_data_read[3U] = 0U;
    if ((1U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__hit_per_bank))) {
	VL_ASSIGNSEL_WIII(32,(0x60U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__index_per_bank) 
				       << 5U)), vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__new_final_data_read, 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__readdata_per_bank[0U]);
    }
    if ((2U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__hit_per_bank))) {
	VL_ASSIGNSEL_WIII(32,(0x60U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__index_per_bank) 
				       << 3U)), vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__new_final_data_read, 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__readdata_per_bank[1U]);
    }
    if ((4U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__hit_per_bank))) {
	VL_ASSIGNSEL_WIII(32,(0x60U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__index_per_bank) 
				       << 1U)), vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__new_final_data_read, 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__readdata_per_bank[2U]);
    }
    if ((8U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__hit_per_bank))) {
	VL_ASSIGNSEL_WIII(32,(0x60U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__index_per_bank) 
				       >> 1U)), vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__new_final_data_read, 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__readdata_per_bank[3U]);
    }
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way 
	= ((0xffff0000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way) 
	   | (0xffffU & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual)
			  ? 0U : (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__we))));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way 
	= ((0xffffU & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way) 
	   | (0xffff0000U & (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual)
			       ? (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__we)
			       : 0U) << 0x10U)));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__new_state 
	= (0xfU & (((0U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__state)) 
		    & (0U != (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__detect_bank_miss)))
		    ? 1U : ((1U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__state))
			     ? 2U : (((2U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__state)) 
				      & (~ (IData)(vlSymsp->TOP__v.__PVT__dcache_i_m_ready)))
				      ? 2U : 0U))));
    // ALWAYS at ../rtl/VX_generic_priority_encoder.v:16
    vlSymsp->TOP__v__dmem_controller.__Vtableidx5 = vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__detect_bank_miss;
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__miss_bank_index 
	= vlSymsp->TOP__v__dmem_controller.__Vtable5___PVT__dcache__DOT__miss_bank_index
	[vlSymsp->TOP__v__dmem_controller.__Vtableidx5];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__miss_found 
	= vlSymsp->TOP__v__dmem_controller.__Vtable5___PVT__dcache__DOT__miss_found
	[vlSymsp->TOP__v__dmem_controller.__Vtableidx5];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__get_miss_index__DOT__i 
	= vlSymsp->TOP__v__dmem_controller.__Vtable5___PVT__dcache__DOT__get_miss_index__DOT__i
	[vlSymsp->TOP__v__dmem_controller.__Vtableidx5];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__threads_serviced_per_bank 
	= ((0xfff0U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__threads_serviced_per_bank)) 
	   | ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__use_mask_per_bank) 
	      & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__debug_hit_per_bank_mask
	      [0U]));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__threads_serviced_per_bank 
	= ((0xff0fU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__threads_serviced_per_bank)) 
	   | (0xfffffff0U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__use_mask_per_bank) 
			     & (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__debug_hit_per_bank_mask
				[1U] << 4U))));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__threads_serviced_per_bank 
	= ((0xf0ffU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__threads_serviced_per_bank)) 
	   | (0xffffff00U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__use_mask_per_bank) 
			     & (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__debug_hit_per_bank_mask
				[2U] << 8U))));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__threads_serviced_per_bank 
	= ((0xfffU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__threads_serviced_per_bank)) 
	   | (0xfffff000U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__use_mask_per_bank) 
			     & (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__debug_hit_per_bank_mask
				[3U] << 0xcU))));
}

VL_INLINE_OPT void Vcache_simX_VX_dmem_controller__V0_VB1000::_combo__TOP__v__dmem_controller__20(Vcache_simX__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_PRINTF("        Vcache_simX_VX_dmem_controller__V0_VB1000::_combo__TOP__v__dmem_controller__20\n"); );
    Vcache_simX* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way 
	= ((0xffff0000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way) 
	   | (0xffffU & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual)
			  ? 0U : (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__we))));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way 
	= ((0xffffU & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way) 
	   | (0xffff0000U & (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual)
			       ? (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__0__KET____DOT__bank_structure__DOT__we)
			       : 0U) << 0x10U)));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way 
	= ((0xffff0000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way) 
	   | (0xffffU & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual)
			  ? 0U : (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__we))));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way 
	= ((0xffffU & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way) 
	   | (0xffff0000U & (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual)
			       ? (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__1__KET____DOT__bank_structure__DOT__we)
			       : 0U) << 0x10U)));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way 
	= ((0xffff0000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way) 
	   | (0xffffU & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual)
			  ? 0U : (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__we))));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way 
	= ((0xffffU & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way) 
	   | (0xffff0000U & (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual)
			       ? (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__2__KET____DOT__bank_structure__DOT__we)
			       : 0U) << 0x10U)));
    // ALWAYS at ../rtl/cache/VX_d_cache.v:183
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__new_final_data_read[0U] = 0U;
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__new_final_data_read[1U] = 0U;
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__new_final_data_read[2U] = 0U;
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__new_final_data_read[3U] = 0U;
    if ((1U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__hit_per_bank))) {
	VL_ASSIGNSEL_WIII(32,(0x60U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__index_per_bank) 
				       << 5U)), vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__new_final_data_read, 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__readdata_per_bank[0U]);
    }
    if ((2U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__hit_per_bank))) {
	VL_ASSIGNSEL_WIII(32,(0x60U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__index_per_bank) 
				       << 3U)), vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__new_final_data_read, 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__readdata_per_bank[1U]);
    }
    if ((4U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__hit_per_bank))) {
	VL_ASSIGNSEL_WIII(32,(0x60U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__index_per_bank) 
				       << 1U)), vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__new_final_data_read, 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__readdata_per_bank[2U]);
    }
    if ((8U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__hit_per_bank))) {
	VL_ASSIGNSEL_WIII(32,(0x60U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__index_per_bank) 
				       >> 1U)), vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__new_final_data_read, 
			  vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__readdata_per_bank[3U]);
    }
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way 
	= ((0xffff0000U & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way) 
	   | (0xffffU & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual)
			  ? 0U : (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__we))));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way 
	= ((0xffffU & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__we_per_way) 
	   | (0xffff0000U & (((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__data_structures__DOT__way_use_Qual)
			       ? (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__genblk3__BRA__3__KET____DOT__bank_structure__DOT__we)
			       : 0U) << 0x10U)));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__new_state 
	= (0xfU & (((0U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__state)) 
		    & (0U != (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__detect_bank_miss)))
		    ? 1U : ((1U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__state))
			     ? 2U : (((2U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__state)) 
				      & (~ (IData)(vlSymsp->TOP__v.__PVT__dcache_i_m_ready)))
				      ? 2U : 0U))));
    // ALWAYS at ../rtl/VX_generic_priority_encoder.v:16
    vlSymsp->TOP__v__dmem_controller.__Vtableidx5 = vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__detect_bank_miss;
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__miss_bank_index 
	= vlSymsp->TOP__v__dmem_controller.__Vtable5___PVT__dcache__DOT__miss_bank_index
	[vlSymsp->TOP__v__dmem_controller.__Vtableidx5];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__miss_found 
	= vlSymsp->TOP__v__dmem_controller.__Vtable5___PVT__dcache__DOT__miss_found
	[vlSymsp->TOP__v__dmem_controller.__Vtableidx5];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__get_miss_index__DOT__i 
	= vlSymsp->TOP__v__dmem_controller.__Vtable5___PVT__dcache__DOT__get_miss_index__DOT__i
	[vlSymsp->TOP__v__dmem_controller.__Vtableidx5];
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__threads_serviced_per_bank 
	= ((0xfff0U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__threads_serviced_per_bank)) 
	   | ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__use_mask_per_bank) 
	      & vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__debug_hit_per_bank_mask
	      [0U]));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__threads_serviced_per_bank 
	= ((0xff0fU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__threads_serviced_per_bank)) 
	   | (0xfffffff0U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__use_mask_per_bank) 
			     & (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__debug_hit_per_bank_mask
				[1U] << 4U))));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__threads_serviced_per_bank 
	= ((0xf0ffU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__threads_serviced_per_bank)) 
	   | (0xffffff00U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__use_mask_per_bank) 
			     & (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__debug_hit_per_bank_mask
				[2U] << 8U))));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__threads_serviced_per_bank 
	= ((0xfffU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__threads_serviced_per_bank)) 
	   | (0xfffff000U & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__use_mask_per_bank) 
			     & (vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__debug_hit_per_bank_mask
				[3U] << 0xcU))));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__update_global_way_to_evict 
	= ((2U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__state)) 
	   & (0U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__new_state)));
    // ALWAYS at ../rtl/cache/VX_d_cache.v:203
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__threads_serviced_Qual 
	= (0xfU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__threads_serviced_per_bank));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__threads_serviced_Qual 
	= (0xfU & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__threads_serviced_Qual) 
		   | ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__threads_serviced_per_bank) 
		      >> 4U)));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__threads_serviced_Qual 
	= (0xfU & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__threads_serviced_Qual) 
		   | ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__threads_serviced_per_bank) 
		      >> 8U)));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__threads_serviced_Qual 
	= (0xfU & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__threads_serviced_Qual) 
		   | ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__threads_serviced_per_bank) 
		      >> 0xcU)));
}

void Vcache_simX_VX_dmem_controller__V0_VB1000::_settle__TOP__v__dmem_controller__21(Vcache_simX__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_PRINTF("        Vcache_simX_VX_dmem_controller__V0_VB1000::_settle__TOP__v__dmem_controller__21\n"); );
    Vcache_simX* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__update_global_way_to_evict 
	= ((2U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__state)) 
	   & (0U == (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__new_state)));
    // ALWAYS at ../rtl/cache/VX_d_cache.v:203
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__threads_serviced_Qual 
	= (0xfU & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__threads_serviced_per_bank));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__threads_serviced_Qual 
	= (0xfU & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__threads_serviced_Qual) 
		   | ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__threads_serviced_per_bank) 
		      >> 4U)));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__threads_serviced_Qual 
	= (0xfU & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__threads_serviced_Qual) 
		   | ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__threads_serviced_per_bank) 
		      >> 8U)));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__threads_serviced_Qual 
	= (0xfU & ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__threads_serviced_Qual) 
		   | ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__threads_serviced_per_bank) 
		      >> 0xcU)));
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__new_final_data_read_Qual[0U] 
	= ((1U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__threads_serviced_Qual))
	    ? vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__new_final_data_read[0U]
	    : vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__final_data_read[0U]);
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__new_final_data_read_Qual[1U] 
	= ((2U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__threads_serviced_Qual))
	    ? vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__new_final_data_read[1U]
	    : vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__final_data_read[1U]);
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__new_final_data_read_Qual[2U] 
	= ((4U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__threads_serviced_Qual))
	    ? vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__new_final_data_read[2U]
	    : vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__final_data_read[2U]);
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__new_final_data_read_Qual[3U] 
	= ((8U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__threads_serviced_Qual))
	    ? vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__new_final_data_read[3U]
	    : vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__final_data_read[3U]);
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__new_stored_valid 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__use_valid) 
	   & (~ (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__threads_serviced_Qual)));
}

VL_INLINE_OPT void Vcache_simX_VX_dmem_controller__V0_VB1000::_combo__TOP__v__dmem_controller__22(Vcache_simX__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_PRINTF("        Vcache_simX_VX_dmem_controller__V0_VB1000::_combo__TOP__v__dmem_controller__22\n"); );
    Vcache_simX* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__new_final_data_read_Qual[0U] 
	= ((1U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__threads_serviced_Qual))
	    ? vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__new_final_data_read[0U]
	    : vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__final_data_read[0U]);
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__new_final_data_read_Qual[1U] 
	= ((2U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__threads_serviced_Qual))
	    ? vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__new_final_data_read[1U]
	    : vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__final_data_read[1U]);
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__new_final_data_read_Qual[2U] 
	= ((4U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__threads_serviced_Qual))
	    ? vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__new_final_data_read[2U]
	    : vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__final_data_read[2U]);
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__new_final_data_read_Qual[3U] 
	= ((8U & (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__threads_serviced_Qual))
	    ? vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__new_final_data_read[3U]
	    : vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__final_data_read[3U]);
    vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__new_stored_valid 
	= ((IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__use_valid) 
	   & (~ (IData)(vlSymsp->TOP__v__dmem_controller.__PVT__dcache__DOT__threads_serviced_Qual)));
}
