<profile>
    <ReportVersion>
        <Version>2024.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu7ev-ffvc1156-2-i</Part>
        <TopModelName>conv1</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>909365</Best-caseLatency>
            <Average-caseLatency>909365</Average-caseLatency>
            <Worst-caseLatency>909365</Worst-caseLatency>
            <Best-caseRealTimeLatency>9.094 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>9.094 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>9.094 ms</Worst-caseRealTimeLatency>
            <Interval-min>909366</Interval-min>
            <Interval-max>909366</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <L5>
                <Slack>7.30</Slack>
                <TripCount>55</TripCount>
                <Latency>904585</Latency>
                <AbsoluteTimeLatency>9045850</AbsoluteTimeLatency>
                <IterationLatency>16447</IterationLatency>
                <InstanceList/>
                <L6>
                    <Slack>7.30</Slack>
                    <TripCount>55</TripCount>
                    <Latency>16445</Latency>
                    <AbsoluteTimeLatency>164450</AbsoluteTimeLatency>
                    <IterationLatency>299</IterationLatency>
                    <InstanceList/>
                </L6>
            </L5>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:107</SourceLocation>
            <SummaryOfLoopViolations>
                <L5>
                    <Name>L5</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:107</SourceLocation>
                    <L6>
                        <Name>L6</Name>
                        <IssueType>-</IssueType>
                        <ViolationType>-</ViolationType>
                        <SourceLocation>AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:110</SourceLocation>
                    </L6>
                </L5>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>19</BRAM_18K>
            <DSP>1836</DSP>
            <FF>184241</FF>
            <LUT>314279</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>624</BRAM_18K>
            <DSP>1728</DSP>
            <FF>460800</FF>
            <LUT>230400</LUT>
            <URAM>96</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>conv1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>conv1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>conv1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WSTRB</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>conv1</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_conv1_Pipeline_L2_L3_L4_fu_1629</InstName>
                    <ModuleName>conv1_Pipeline_L2_L3_L4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1629</ID>
                    <BindInstances>icmp_ln91_fu_268_p2 add_ln91_2_fu_274_p2 add_ln91_1_fu_289_p2 icmp_ln93_fu_295_p2 select_ln91_fu_301_p3 first_iter_129_fu_309_p2 or_ln91_fu_315_p2 xor_ln91_fu_321_p2 icmp_ln95_fu_327_p2 and_ln91_fu_333_p2 select_ln91_1_fu_339_p3 add_ln93_fu_347_p2 empty_37_fu_353_p2 j_mid2_fu_359_p3 first_iter_1_mid2_fu_367_p3 select_ln93_fu_375_p3 first_iter_0_fu_383_p2 mul_2ns_19ns_20_1_1_U1 add_ln91_fu_403_p2 mac_muladd_8ns_2ns_8ns_10_4_1_U2 mac_muladd_8ns_2ns_8ns_10_4_1_U2 add_ln95_fu_428_p2 add_ln93_1_fu_434_p2 select_ln93_1_fu_440_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_conv1_Pipeline_L7_fu_1651</InstName>
                    <ModuleName>conv1_Pipeline_L7</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1651</ID>
                    <BindInstances>cmp36_fu_6178_p2 icmp_ln114_fu_6202_p2 add_ln114_16_fu_6208_p2 add_ln132_10_fu_6231_p2 add_ln132_fu_6237_p2 add_ln132_1_fu_9760_p2 add_ln132_2_fu_9776_p2 add_ln132_3_fu_10242_p2 add_ln132_4_fu_10258_p2 add_ln132_5_fu_10694_p2 add_ln132_6_fu_10710_p2 add_ln132_7_fu_10987_p2 add_ln132_8_fu_11003_p2 add_ln132_9_fu_11229_p2 add_ln170_fu_6254_p2 add_ln170_1_fu_6270_p2 add_ln170_2_fu_9792_p2 add_ln170_3_fu_9807_p2 add_ln114_26_fu_6286_p2 add_ln114_17_fu_6296_p2 add_ln114_18_fu_11596_p2 add_ln114_fu_11605_p2 add_ln114_1_fu_11622_p2 add_ln114_19_fu_11455_p2 add_ln114_2_fu_11464_p2 add_ln114_3_fu_11481_p2 add_ln114_20_fu_10726_p2 add_ln114_4_fu_10735_p2 add_ln114_5_fu_10752_p2 add_ln114_21_fu_6304_p2 add_ln114_6_fu_6314_p2 add_ln114_7_fu_6332_p2 add_ln114_22_fu_12526_p2 add_ln114_8_fu_12535_p2 add_ln114_9_fu_12742_p2 add_ln114_23_fu_12540_p2 add_ln114_10_fu_12549_p2 add_ln114_11_fu_12566_p2 add_ln114_24_fu_12214_p2 add_ln114_12_fu_12223_p2 add_ln114_13_fu_12240_p2 add_ln114_25_fu_11717_p2 add_ln114_14_fu_11726_p2 add_ln114_15_fu_11743_p2 empty_31_fu_11952_p2 add_ln181_fu_11763_p2 add_ln181_1_fu_11780_p2 add_ln181_2_fu_11870_p2 add_ln181_3_fu_11887_p2 add_ln181_4_fu_11961_p2 add_ln181_5_fu_11978_p2 add_ln181_6_fu_12038_p2 add_ln181_7_fu_12054_p2 sparsemux_7_2_32_1_1_U14 sparsemux_7_2_32_1_1_U15 sparsemux_7_2_32_1_1_U16 sparsemux_7_2_32_1_1_U17 sparsemux_7_2_32_1_1_U18 sparsemux_7_2_32_1_1_U19 sparsemux_7_2_32_1_1_U20 sparsemux_7_2_32_1_1_U21 sparsemux_7_2_32_1_1_U22 sparsemux_7_2_32_1_1_U23 sparsemux_7_2_32_1_1_U24 sparsemux_7_2_32_1_1_U25 sparsemux_7_2_32_1_1_U26 sparsemux_7_2_32_1_1_U27 sparsemux_7_2_32_1_1_U28 sparsemux_7_2_32_1_1_U29 sparsemux_7_2_32_1_1_U30 sparsemux_7_2_32_1_1_U31 sparsemux_7_2_32_1_1_U32 sparsemux_7_2_32_1_1_U33 sparsemux_7_2_32_1_1_U34 sparsemux_7_2_32_1_1_U35 sparsemux_7_2_32_1_1_U36 sparsemux_7_2_32_1_1_U37 sparsemux_7_2_32_1_1_U38 sparsemux_7_2_32_1_1_U39 sparsemux_7_2_32_1_1_U40 sparsemux_7_2_32_1_1_U41 sparsemux_7_2_32_1_1_U42 sparsemux_7_2_32_1_1_U43 sparsemux_7_2_32_1_1_U44 sparsemux_7_2_32_1_1_U45 sparsemux_7_2_32_1_1_U46 sparsemux_7_2_32_1_1_U47 sparsemux_7_2_32_1_1_U48 sparsemux_7_2_32_1_1_U49 sparsemux_7_2_32_1_1_U50 sparsemux_7_2_32_1_1_U51 sparsemux_7_2_32_1_1_U52 sparsemux_7_2_32_1_1_U53 sparsemux_7_2_32_1_1_U54 sparsemux_7_2_32_1_1_U55 sparsemux_7_2_32_1_1_U56 sparsemux_7_2_32_1_1_U57 sparsemux_7_2_32_1_1_U58 sparsemux_7_2_32_1_1_U59 sparsemux_7_2_32_1_1_U60 sparsemux_7_2_32_1_1_U61 sparsemux_7_2_32_1_1_U62 sparsemux_7_2_32_1_1_U63 sparsemux_7_2_32_1_1_U64 sparsemux_7_2_32_1_1_U65 sparsemux_7_2_32_1_1_U66 sparsemux_7_2_32_1_1_U67 sparsemux_7_2_32_1_1_U68 sparsemux_7_2_32_1_1_U69 sparsemux_7_2_32_1_1_U70 sparsemux_7_2_32_1_1_U71 sparsemux_7_2_32_1_1_U72 sparsemux_7_2_32_1_1_U73 sparsemux_7_2_32_1_1_U74 sparsemux_7_2_32_1_1_U75 sparsemux_7_2_32_1_1_U76 sparsemux_7_2_32_1_1_U77 sparsemux_7_2_32_1_1_U78 sparsemux_7_2_32_1_1_U79 sparsemux_7_2_32_1_1_U80 sparsemux_7_2_32_1_1_U81 sparsemux_7_2_32_1_1_U82 sparsemux_7_2_32_1_1_U83 sparsemux_7_2_32_1_1_U84 sparsemux_7_2_32_1_1_U85 sparsemux_7_2_32_1_1_U86 sparsemux_7_2_32_1_1_U87 sparsemux_7_2_32_1_1_U88 sparsemux_7_2_32_1_1_U89 sparsemux_7_2_32_1_1_U90 add_ln144_fu_12923_p2 add_ln144_1_fu_12928_p2 add_ln144_2_fu_12965_p2 add_ln144_3_fu_13002_p2 add_ln144_4_fu_13039_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_conv1_Pipeline_L1_fu_2040</InstName>
                    <ModuleName>conv1_Pipeline_L1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2040</ID>
                    <BindInstances>icmp_ln212_fu_75911_p2 add_ln212_fu_75917_p2 sparsemux_193_7_32_1_1_U1210 fmul_32ns_32ns_32_3_max_dsp_1_U846 sparsemux_193_7_32_1_1_U1211 fmul_32ns_32ns_32_3_max_dsp_1_U847 sparsemux_193_7_32_1_1_U1212 fmul_32ns_32ns_32_3_max_dsp_1_U848 sparsemux_193_7_32_1_1_U1213 fmul_32ns_32ns_32_3_max_dsp_1_U849 sparsemux_193_7_32_1_1_U1214 fmul_32ns_32ns_32_3_max_dsp_1_U850 sparsemux_193_7_32_1_1_U1215 fmul_32ns_32ns_32_3_max_dsp_1_U851 sparsemux_193_7_32_1_1_U1216 fmul_32ns_32ns_32_3_max_dsp_1_U852 sparsemux_193_7_32_1_1_U1217 fmul_32ns_32ns_32_3_max_dsp_1_U853 sparsemux_193_7_32_1_1_U1218 fmul_32ns_32ns_32_3_max_dsp_1_U854 sparsemux_193_7_32_1_1_U1219 fmul_32ns_32ns_32_3_max_dsp_1_U855 sparsemux_193_7_32_1_1_U1220 fmul_32ns_32ns_32_3_max_dsp_1_U856 sparsemux_193_7_32_1_1_U1221 fmul_32ns_32ns_32_3_max_dsp_1_U857 sparsemux_193_7_32_1_1_U1222 fmul_32ns_32ns_32_3_max_dsp_1_U858 sparsemux_193_7_32_1_1_U1223 fmul_32ns_32ns_32_3_max_dsp_1_U859 sparsemux_193_7_32_1_1_U1224 fmul_32ns_32ns_32_3_max_dsp_1_U860 sparsemux_193_7_32_1_1_U1225 fmul_32ns_32ns_32_3_max_dsp_1_U861 sparsemux_193_7_32_1_1_U1226 fmul_32ns_32ns_32_3_max_dsp_1_U862 sparsemux_193_7_32_1_1_U1227 fmul_32ns_32ns_32_3_max_dsp_1_U863 sparsemux_193_7_32_1_1_U1228 fmul_32ns_32ns_32_3_max_dsp_1_U864 sparsemux_193_7_32_1_1_U1229 fmul_32ns_32ns_32_3_max_dsp_1_U865 sparsemux_193_7_32_1_1_U1230 fmul_32ns_32ns_32_3_max_dsp_1_U866 sparsemux_193_7_32_1_1_U1231 fmul_32ns_32ns_32_3_max_dsp_1_U867 sparsemux_193_7_32_1_1_U1232 fmul_32ns_32ns_32_3_max_dsp_1_U868 sparsemux_193_7_32_1_1_U1233 fmul_32ns_32ns_32_3_max_dsp_1_U869 sparsemux_193_7_32_1_1_U1234 fmul_32ns_32ns_32_3_max_dsp_1_U870 sparsemux_193_7_32_1_1_U1235 fmul_32ns_32ns_32_3_max_dsp_1_U871 sparsemux_193_7_32_1_1_U1236 fmul_32ns_32ns_32_3_max_dsp_1_U872 sparsemux_193_7_32_1_1_U1237 fmul_32ns_32ns_32_3_max_dsp_1_U873 sparsemux_193_7_32_1_1_U1238 fmul_32ns_32ns_32_3_max_dsp_1_U874 sparsemux_193_7_32_1_1_U1239 fmul_32ns_32ns_32_3_max_dsp_1_U875 sparsemux_193_7_32_1_1_U1240 fmul_32ns_32ns_32_3_max_dsp_1_U876 sparsemux_193_7_32_1_1_U1241 fmul_32ns_32ns_32_3_max_dsp_1_U877 sparsemux_193_7_32_1_1_U1242 fmul_32ns_32ns_32_3_max_dsp_1_U878 sparsemux_193_7_32_1_1_U1243 fmul_32ns_32ns_32_3_max_dsp_1_U879 sparsemux_193_7_32_1_1_U1244 fmul_32ns_32ns_32_3_max_dsp_1_U880 sparsemux_193_7_32_1_1_U1245 fmul_32ns_32ns_32_3_max_dsp_1_U881 sparsemux_193_7_32_1_1_U1246 fmul_32ns_32ns_32_3_max_dsp_1_U882 sparsemux_193_7_32_1_1_U1247 fmul_32ns_32ns_32_3_max_dsp_1_U883 sparsemux_193_7_32_1_1_U1248 fmul_32ns_32ns_32_3_max_dsp_1_U884 sparsemux_193_7_32_1_1_U1249 fmul_32ns_32ns_32_3_max_dsp_1_U885 sparsemux_193_7_32_1_1_U1250 fmul_32ns_32ns_32_3_max_dsp_1_U886 sparsemux_193_7_32_1_1_U1251 fmul_32ns_32ns_32_3_max_dsp_1_U887 sparsemux_193_7_32_1_1_U1252 fmul_32ns_32ns_32_3_max_dsp_1_U888 sparsemux_193_7_32_1_1_U1253 fmul_32ns_32ns_32_3_max_dsp_1_U889 sparsemux_193_7_32_1_1_U1254 fmul_32ns_32ns_32_3_max_dsp_1_U890 sparsemux_193_7_32_1_1_U1255 fmul_32ns_32ns_32_3_max_dsp_1_U891 sparsemux_193_7_32_1_1_U1256 fmul_32ns_32ns_32_3_max_dsp_1_U892 sparsemux_193_7_32_1_1_U1257 fmul_32ns_32ns_32_3_max_dsp_1_U893 sparsemux_193_7_32_1_1_U1258 fmul_32ns_32ns_32_3_max_dsp_1_U894 sparsemux_193_7_32_1_1_U1259 fmul_32ns_32ns_32_3_max_dsp_1_U895 sparsemux_193_7_32_1_1_U1260 fmul_32ns_32ns_32_3_max_dsp_1_U896 sparsemux_193_7_32_1_1_U1261 fmul_32ns_32ns_32_3_max_dsp_1_U897 sparsemux_193_7_32_1_1_U1262 fmul_32ns_32ns_32_3_max_dsp_1_U898 sparsemux_193_7_32_1_1_U1263 fmul_32ns_32ns_32_3_max_dsp_1_U899 sparsemux_193_7_32_1_1_U1264 fmul_32ns_32ns_32_3_max_dsp_1_U900 sparsemux_193_7_32_1_1_U1265 fmul_32ns_32ns_32_3_max_dsp_1_U901 sparsemux_193_7_32_1_1_U1266 fmul_32ns_32ns_32_3_max_dsp_1_U902 sparsemux_193_7_32_1_1_U1267 fmul_32ns_32ns_32_3_max_dsp_1_U903 sparsemux_193_7_32_1_1_U1268 fmul_32ns_32ns_32_3_max_dsp_1_U904 sparsemux_193_7_32_1_1_U1269 fmul_32ns_32ns_32_3_max_dsp_1_U905 sparsemux_193_7_32_1_1_U1270 fmul_32ns_32ns_32_3_max_dsp_1_U906 sparsemux_193_7_32_1_1_U1271 fmul_32ns_32ns_32_3_max_dsp_1_U907 sparsemux_193_7_32_1_1_U1272 fmul_32ns_32ns_32_3_max_dsp_1_U908 sparsemux_193_7_32_1_1_U1273 fmul_32ns_32ns_32_3_max_dsp_1_U909 sparsemux_193_7_32_1_1_U1274 fmul_32ns_32ns_32_3_max_dsp_1_U910 sparsemux_193_7_32_1_1_U1275 fmul_32ns_32ns_32_3_max_dsp_1_U911 sparsemux_193_7_32_1_1_U1276 fmul_32ns_32ns_32_3_max_dsp_1_U912 sparsemux_193_7_32_1_1_U1277 fmul_32ns_32ns_32_3_max_dsp_1_U913 sparsemux_193_7_32_1_1_U1278 fmul_32ns_32ns_32_3_max_dsp_1_U914 sparsemux_193_7_32_1_1_U1279 fmul_32ns_32ns_32_3_max_dsp_1_U915 sparsemux_193_7_32_1_1_U1280 fmul_32ns_32ns_32_3_max_dsp_1_U916 sparsemux_193_7_32_1_1_U1281 fmul_32ns_32ns_32_3_max_dsp_1_U917 sparsemux_193_7_32_1_1_U1282 fmul_32ns_32ns_32_3_max_dsp_1_U918 sparsemux_193_7_32_1_1_U1283 fmul_32ns_32ns_32_3_max_dsp_1_U919 sparsemux_193_7_32_1_1_U1284 fmul_32ns_32ns_32_3_max_dsp_1_U920 sparsemux_193_7_32_1_1_U1285 fmul_32ns_32ns_32_3_max_dsp_1_U921 sparsemux_193_7_32_1_1_U1286 fmul_32ns_32ns_32_3_max_dsp_1_U922 sparsemux_193_7_32_1_1_U1287 fmul_32ns_32ns_32_3_max_dsp_1_U923 sparsemux_193_7_32_1_1_U1288 fmul_32ns_32ns_32_3_max_dsp_1_U924 sparsemux_193_7_32_1_1_U1289 fmul_32ns_32ns_32_3_max_dsp_1_U925 sparsemux_193_7_32_1_1_U1290 fmul_32ns_32ns_32_3_max_dsp_1_U926 sparsemux_193_7_32_1_1_U1291 fmul_32ns_32ns_32_3_max_dsp_1_U927 sparsemux_193_7_32_1_1_U1292 fmul_32ns_32ns_32_3_max_dsp_1_U928 sparsemux_193_7_32_1_1_U1293 fmul_32ns_32ns_32_3_max_dsp_1_U929 sparsemux_193_7_32_1_1_U1294 fmul_32ns_32ns_32_3_max_dsp_1_U930 sparsemux_193_7_32_1_1_U1295 fmul_32ns_32ns_32_3_max_dsp_1_U931 sparsemux_193_7_32_1_1_U1296 fmul_32ns_32ns_32_3_max_dsp_1_U932 sparsemux_193_7_32_1_1_U1297 fmul_32ns_32ns_32_3_max_dsp_1_U933 sparsemux_193_7_32_1_1_U1298 fmul_32ns_32ns_32_3_max_dsp_1_U934 sparsemux_193_7_32_1_1_U1299 fmul_32ns_32ns_32_3_max_dsp_1_U935 sparsemux_193_7_32_1_1_U1300 fmul_32ns_32ns_32_3_max_dsp_1_U936 sparsemux_193_7_32_1_1_U1301 fmul_32ns_32ns_32_3_max_dsp_1_U937 sparsemux_193_7_32_1_1_U1302 fmul_32ns_32ns_32_3_max_dsp_1_U938 sparsemux_193_7_32_1_1_U1303 fmul_32ns_32ns_32_3_max_dsp_1_U939 sparsemux_193_7_32_1_1_U1304 fmul_32ns_32ns_32_3_max_dsp_1_U940 sparsemux_193_7_32_1_1_U1305 fmul_32ns_32ns_32_3_max_dsp_1_U941 sparsemux_193_7_32_1_1_U1306 fmul_32ns_32ns_32_3_max_dsp_1_U942 sparsemux_193_7_32_1_1_U1307 fmul_32ns_32ns_32_3_max_dsp_1_U943 sparsemux_193_7_32_1_1_U1308 fmul_32ns_32ns_32_3_max_dsp_1_U944 sparsemux_193_7_32_1_1_U1309 fmul_32ns_32ns_32_3_max_dsp_1_U945 sparsemux_193_7_32_1_1_U1310 fmul_32ns_32ns_32_3_max_dsp_1_U946 sparsemux_193_7_32_1_1_U1311 fmul_32ns_32ns_32_3_max_dsp_1_U947 sparsemux_193_7_32_1_1_U1312 fmul_32ns_32ns_32_3_max_dsp_1_U948 sparsemux_193_7_32_1_1_U1313 fmul_32ns_32ns_32_3_max_dsp_1_U949 sparsemux_193_7_32_1_1_U1314 fmul_32ns_32ns_32_3_max_dsp_1_U950 sparsemux_193_7_32_1_1_U1315 fmul_32ns_32ns_32_3_max_dsp_1_U951 sparsemux_193_7_32_1_1_U1316 fmul_32ns_32ns_32_3_max_dsp_1_U952 sparsemux_193_7_32_1_1_U1317 fmul_32ns_32ns_32_3_max_dsp_1_U953 sparsemux_193_7_32_1_1_U1318 fmul_32ns_32ns_32_3_max_dsp_1_U954 sparsemux_193_7_32_1_1_U1319 fmul_32ns_32ns_32_3_max_dsp_1_U955 sparsemux_193_7_32_1_1_U1320 fmul_32ns_32ns_32_3_max_dsp_1_U956 sparsemux_193_7_32_1_1_U1321 fmul_32ns_32ns_32_3_max_dsp_1_U957 sparsemux_193_7_32_1_1_U1322 fmul_32ns_32ns_32_3_max_dsp_1_U958 sparsemux_193_7_32_1_1_U1323 fmul_32ns_32ns_32_3_max_dsp_1_U959 sparsemux_193_7_32_1_1_U1324 fmul_32ns_32ns_32_3_max_dsp_1_U960 sparsemux_193_7_32_1_1_U1325 fmul_32ns_32ns_32_3_max_dsp_1_U961 sparsemux_193_7_32_1_1_U1326 fmul_32ns_32ns_32_3_max_dsp_1_U962 sparsemux_193_7_32_1_1_U1327 fmul_32ns_32ns_32_3_max_dsp_1_U963 sparsemux_193_7_32_1_1_U1328 fmul_32ns_32ns_32_3_max_dsp_1_U964 sparsemux_193_7_32_1_1_U1329 fmul_32ns_32ns_32_3_max_dsp_1_U965 sparsemux_193_7_32_1_1_U1330 fmul_32ns_32ns_32_3_max_dsp_1_U966 fadd_32ns_32ns_32_4_full_dsp_1_U473 fadd_32ns_32ns_32_4_full_dsp_1_U474 fadd_32ns_32ns_32_4_full_dsp_1_U475 fadd_32ns_32ns_32_4_full_dsp_1_U476 fadd_32ns_32ns_32_4_full_dsp_1_U477 fadd_32ns_32ns_32_4_full_dsp_1_U478 fadd_32ns_32ns_32_4_full_dsp_1_U479 fadd_32ns_32ns_32_4_full_dsp_1_U480 fadd_32ns_32ns_32_4_full_dsp_1_U481 fadd_32ns_32ns_32_4_full_dsp_1_U482 fadd_32ns_32ns_32_4_full_dsp_1_U483 fadd_32ns_32ns_32_4_full_dsp_1_U484 fadd_32ns_32ns_32_4_full_dsp_1_U485 fadd_32ns_32ns_32_4_full_dsp_1_U486 fadd_32ns_32ns_32_4_full_dsp_1_U487 fadd_32ns_32ns_32_4_full_dsp_1_U488 fadd_32ns_32ns_32_4_full_dsp_1_U489 fadd_32ns_32ns_32_4_full_dsp_1_U490 fadd_32ns_32ns_32_4_full_dsp_1_U491 fadd_32ns_32ns_32_4_full_dsp_1_U492 fadd_32ns_32ns_32_4_full_dsp_1_U493 fadd_32ns_32ns_32_4_full_dsp_1_U494 fadd_32ns_32ns_32_4_full_dsp_1_U495 fadd_32ns_32ns_32_4_full_dsp_1_U496 fadd_32ns_32ns_32_4_full_dsp_1_U497 fadd_32ns_32ns_32_4_full_dsp_1_U498 fadd_32ns_32ns_32_4_full_dsp_1_U499 fadd_32ns_32ns_32_4_full_dsp_1_U500 fadd_32ns_32ns_32_4_full_dsp_1_U501 fadd_32ns_32ns_32_4_full_dsp_1_U502 fadd_32ns_32ns_32_4_full_dsp_1_U503 fadd_32ns_32ns_32_4_full_dsp_1_U504 fadd_32ns_32ns_32_4_full_dsp_1_U505 fadd_32ns_32ns_32_4_full_dsp_1_U506 fadd_32ns_32ns_32_4_full_dsp_1_U507 fadd_32ns_32ns_32_4_full_dsp_1_U508 fadd_32ns_32ns_32_4_full_dsp_1_U509 fadd_32ns_32ns_32_4_full_dsp_1_U510 fadd_32ns_32ns_32_4_full_dsp_1_U511 fadd_32ns_32ns_32_4_full_dsp_1_U512 fadd_32ns_32ns_32_4_full_dsp_1_U513 fadd_32ns_32ns_32_4_full_dsp_1_U514 fadd_32ns_32ns_32_4_full_dsp_1_U515 fadd_32ns_32ns_32_4_full_dsp_1_U516 fadd_32ns_32ns_32_4_full_dsp_1_U517 fadd_32ns_32ns_32_4_full_dsp_1_U518 fadd_32ns_32ns_32_4_full_dsp_1_U519 fadd_32ns_32ns_32_4_full_dsp_1_U520 fadd_32ns_32ns_32_4_full_dsp_1_U521 fadd_32ns_32ns_32_4_full_dsp_1_U522 fadd_32ns_32ns_32_4_full_dsp_1_U523 fadd_32ns_32ns_32_4_full_dsp_1_U524 fadd_32ns_32ns_32_4_full_dsp_1_U525 fadd_32ns_32ns_32_4_full_dsp_1_U526 fadd_32ns_32ns_32_4_full_dsp_1_U527 fadd_32ns_32ns_32_4_full_dsp_1_U528 fadd_32ns_32ns_32_4_full_dsp_1_U529 fadd_32ns_32ns_32_4_full_dsp_1_U530 fadd_32ns_32ns_32_4_full_dsp_1_U531 fadd_32ns_32ns_32_4_full_dsp_1_U532 fadd_32ns_32ns_32_4_full_dsp_1_U533 fadd_32ns_32ns_32_4_full_dsp_1_U656 fadd_32ns_32ns_32_4_full_dsp_1_U657 fadd_32ns_32ns_32_4_full_dsp_1_U658 fadd_32ns_32ns_32_4_full_dsp_1_U659 fadd_32ns_32ns_32_4_full_dsp_1_U660 fadd_32ns_32ns_32_4_full_dsp_1_U661 fadd_32ns_32ns_32_4_full_dsp_1_U662 fadd_32ns_32ns_32_4_full_dsp_1_U663 fadd_32ns_32ns_32_4_full_dsp_1_U664 fadd_32ns_32ns_32_4_full_dsp_1_U665 fadd_32ns_32ns_32_4_full_dsp_1_U666 fadd_32ns_32ns_32_4_full_dsp_1_U667 fadd_32ns_32ns_32_4_full_dsp_1_U668 fadd_32ns_32ns_32_4_full_dsp_1_U669 fadd_32ns_32ns_32_4_full_dsp_1_U670 fadd_32ns_32ns_32_4_full_dsp_1_U671 fadd_32ns_32ns_32_4_full_dsp_1_U672 fadd_32ns_32ns_32_4_full_dsp_1_U673 fadd_32ns_32ns_32_4_full_dsp_1_U674 fadd_32ns_32ns_32_4_full_dsp_1_U675 fadd_32ns_32ns_32_4_full_dsp_1_U676 fadd_32ns_32ns_32_4_full_dsp_1_U677 fadd_32ns_32ns_32_4_full_dsp_1_U678 fadd_32ns_32ns_32_4_full_dsp_1_U679 fadd_32ns_32ns_32_4_full_dsp_1_U680 fadd_32ns_32ns_32_4_full_dsp_1_U681 fadd_32ns_32ns_32_4_full_dsp_1_U682 fadd_32ns_32ns_32_4_full_dsp_1_U683 fadd_32ns_32ns_32_4_full_dsp_1_U684 fadd_32ns_32ns_32_4_full_dsp_1_U685 fadd_32ns_32ns_32_4_full_dsp_1_U686 fadd_32ns_32ns_32_4_full_dsp_1_U749 fadd_32ns_32ns_32_4_full_dsp_1_U750 fadd_32ns_32ns_32_4_full_dsp_1_U751 fadd_32ns_32ns_32_4_full_dsp_1_U752 fadd_32ns_32ns_32_4_full_dsp_1_U753 fadd_32ns_32ns_32_4_full_dsp_1_U754 fadd_32ns_32ns_32_4_full_dsp_1_U755 fadd_32ns_32ns_32_4_full_dsp_1_U756 fadd_32ns_32ns_32_4_full_dsp_1_U757 fadd_32ns_32ns_32_4_full_dsp_1_U758 fadd_32ns_32ns_32_4_full_dsp_1_U759 fadd_32ns_32ns_32_4_full_dsp_1_U760 fadd_32ns_32ns_32_4_full_dsp_1_U761 fadd_32ns_32ns_32_4_full_dsp_1_U762 fadd_32ns_32ns_32_4_full_dsp_1_U763 fadd_32ns_32ns_32_4_full_dsp_1_U764 fadd_32ns_32ns_32_4_full_dsp_1_U797 fadd_32ns_32ns_32_4_full_dsp_1_U798 fadd_32ns_32ns_32_4_full_dsp_1_U799 fadd_32ns_32ns_32_4_full_dsp_1_U800 fadd_32ns_32ns_32_4_full_dsp_1_U801 fadd_32ns_32ns_32_4_full_dsp_1_U802 fadd_32ns_32ns_32_4_full_dsp_1_U803 fadd_32ns_32ns_32_4_full_dsp_1_U804 fadd_32ns_32ns_32_4_full_dsp_1_U821 fadd_32ns_32ns_32_4_full_dsp_1_U822 fadd_32ns_32ns_32_4_full_dsp_1_U823 fadd_32ns_32ns_32_4_full_dsp_1_U824 fadd_32ns_32ns_32_4_full_dsp_1_U833 fadd_32ns_32ns_32_4_full_dsp_1_U834 fadd_32ns_32ns_32_4_full_dsp_1_U839 fadd_32ns_32ns_32_4_full_dsp_1_U842 sparsemux_193_7_32_1_1_U1331 fmul_32ns_32ns_32_3_max_dsp_1_U967 sparsemux_193_7_32_1_1_U1332 fmul_32ns_32ns_32_3_max_dsp_1_U968 sparsemux_193_7_32_1_1_U1333 fmul_32ns_32ns_32_3_max_dsp_1_U969 sparsemux_193_7_32_1_1_U1334 fmul_32ns_32ns_32_3_max_dsp_1_U970 sparsemux_193_7_32_1_1_U1335 fmul_32ns_32ns_32_3_max_dsp_1_U971 sparsemux_193_7_32_1_1_U1336 fmul_32ns_32ns_32_3_max_dsp_1_U972 sparsemux_193_7_32_1_1_U1337 fmul_32ns_32ns_32_3_max_dsp_1_U973 sparsemux_193_7_32_1_1_U1338 fmul_32ns_32ns_32_3_max_dsp_1_U974 sparsemux_193_7_32_1_1_U1339 fmul_32ns_32ns_32_3_max_dsp_1_U975 sparsemux_193_7_32_1_1_U1340 fmul_32ns_32ns_32_3_max_dsp_1_U976 sparsemux_193_7_32_1_1_U1341 fmul_32ns_32ns_32_3_max_dsp_1_U977 sparsemux_193_7_32_1_1_U1342 fmul_32ns_32ns_32_3_max_dsp_1_U978 sparsemux_193_7_32_1_1_U1343 fmul_32ns_32ns_32_3_max_dsp_1_U979 sparsemux_193_7_32_1_1_U1344 fmul_32ns_32ns_32_3_max_dsp_1_U980 sparsemux_193_7_32_1_1_U1345 fmul_32ns_32ns_32_3_max_dsp_1_U981 sparsemux_193_7_32_1_1_U1346 fmul_32ns_32ns_32_3_max_dsp_1_U982 sparsemux_193_7_32_1_1_U1347 fmul_32ns_32ns_32_3_max_dsp_1_U983 sparsemux_193_7_32_1_1_U1348 fmul_32ns_32ns_32_3_max_dsp_1_U984 sparsemux_193_7_32_1_1_U1349 fmul_32ns_32ns_32_3_max_dsp_1_U985 sparsemux_193_7_32_1_1_U1350 fmul_32ns_32ns_32_3_max_dsp_1_U986 sparsemux_193_7_32_1_1_U1351 fmul_32ns_32ns_32_3_max_dsp_1_U987 sparsemux_193_7_32_1_1_U1352 fmul_32ns_32ns_32_3_max_dsp_1_U988 sparsemux_193_7_32_1_1_U1353 fmul_32ns_32ns_32_3_max_dsp_1_U989 sparsemux_193_7_32_1_1_U1354 fmul_32ns_32ns_32_3_max_dsp_1_U990 sparsemux_193_7_32_1_1_U1355 fmul_32ns_32ns_32_3_max_dsp_1_U991 sparsemux_193_7_32_1_1_U1356 fmul_32ns_32ns_32_3_max_dsp_1_U992 sparsemux_193_7_32_1_1_U1357 fmul_32ns_32ns_32_3_max_dsp_1_U993 sparsemux_193_7_32_1_1_U1358 fmul_32ns_32ns_32_3_max_dsp_1_U994 sparsemux_193_7_32_1_1_U1359 fmul_32ns_32ns_32_3_max_dsp_1_U995 sparsemux_193_7_32_1_1_U1360 fmul_32ns_32ns_32_3_max_dsp_1_U996 sparsemux_193_7_32_1_1_U1361 fmul_32ns_32ns_32_3_max_dsp_1_U997 sparsemux_193_7_32_1_1_U1362 fmul_32ns_32ns_32_3_max_dsp_1_U998 sparsemux_193_7_32_1_1_U1363 fmul_32ns_32ns_32_3_max_dsp_1_U999 sparsemux_193_7_32_1_1_U1364 fmul_32ns_32ns_32_3_max_dsp_1_U1000 sparsemux_193_7_32_1_1_U1365 fmul_32ns_32ns_32_3_max_dsp_1_U1001 sparsemux_193_7_32_1_1_U1366 fmul_32ns_32ns_32_3_max_dsp_1_U1002 sparsemux_193_7_32_1_1_U1367 fmul_32ns_32ns_32_3_max_dsp_1_U1003 sparsemux_193_7_32_1_1_U1368 fmul_32ns_32ns_32_3_max_dsp_1_U1004 sparsemux_193_7_32_1_1_U1369 fmul_32ns_32ns_32_3_max_dsp_1_U1005 sparsemux_193_7_32_1_1_U1370 fmul_32ns_32ns_32_3_max_dsp_1_U1006 sparsemux_193_7_32_1_1_U1371 fmul_32ns_32ns_32_3_max_dsp_1_U1007 sparsemux_193_7_32_1_1_U1372 fmul_32ns_32ns_32_3_max_dsp_1_U1008 sparsemux_193_7_32_1_1_U1373 fmul_32ns_32ns_32_3_max_dsp_1_U1009 sparsemux_193_7_32_1_1_U1374 fmul_32ns_32ns_32_3_max_dsp_1_U1010 sparsemux_193_7_32_1_1_U1375 fmul_32ns_32ns_32_3_max_dsp_1_U1011 sparsemux_193_7_32_1_1_U1376 fmul_32ns_32ns_32_3_max_dsp_1_U1012 sparsemux_193_7_32_1_1_U1377 fmul_32ns_32ns_32_3_max_dsp_1_U1013 sparsemux_193_7_32_1_1_U1378 fmul_32ns_32ns_32_3_max_dsp_1_U1014 sparsemux_193_7_32_1_1_U1379 fmul_32ns_32ns_32_3_max_dsp_1_U1015 sparsemux_193_7_32_1_1_U1380 fmul_32ns_32ns_32_3_max_dsp_1_U1016 sparsemux_193_7_32_1_1_U1381 fmul_32ns_32ns_32_3_max_dsp_1_U1017 sparsemux_193_7_32_1_1_U1382 fmul_32ns_32ns_32_3_max_dsp_1_U1018 sparsemux_193_7_32_1_1_U1383 fmul_32ns_32ns_32_3_max_dsp_1_U1019 sparsemux_193_7_32_1_1_U1384 fmul_32ns_32ns_32_3_max_dsp_1_U1020 sparsemux_193_7_32_1_1_U1385 fmul_32ns_32ns_32_3_max_dsp_1_U1021 sparsemux_193_7_32_1_1_U1386 fmul_32ns_32ns_32_3_max_dsp_1_U1022 sparsemux_193_7_32_1_1_U1387 fmul_32ns_32ns_32_3_max_dsp_1_U1023 sparsemux_193_7_32_1_1_U1388 fmul_32ns_32ns_32_3_max_dsp_1_U1024 sparsemux_193_7_32_1_1_U1389 fmul_32ns_32ns_32_3_max_dsp_1_U1025 sparsemux_193_7_32_1_1_U1390 fmul_32ns_32ns_32_3_max_dsp_1_U1026 sparsemux_193_7_32_1_1_U1391 fmul_32ns_32ns_32_3_max_dsp_1_U1027 sparsemux_193_7_32_1_1_U1392 fmul_32ns_32ns_32_3_max_dsp_1_U1028 sparsemux_193_7_32_1_1_U1393 fmul_32ns_32ns_32_3_max_dsp_1_U1029 sparsemux_193_7_32_1_1_U1394 fmul_32ns_32ns_32_3_max_dsp_1_U1030 sparsemux_193_7_32_1_1_U1395 fmul_32ns_32ns_32_3_max_dsp_1_U1031 sparsemux_193_7_32_1_1_U1396 fmul_32ns_32ns_32_3_max_dsp_1_U1032 sparsemux_193_7_32_1_1_U1397 fmul_32ns_32ns_32_3_max_dsp_1_U1033 sparsemux_193_7_32_1_1_U1398 fmul_32ns_32ns_32_3_max_dsp_1_U1034 sparsemux_193_7_32_1_1_U1399 fmul_32ns_32ns_32_3_max_dsp_1_U1035 sparsemux_193_7_32_1_1_U1400 fmul_32ns_32ns_32_3_max_dsp_1_U1036 sparsemux_193_7_32_1_1_U1401 fmul_32ns_32ns_32_3_max_dsp_1_U1037 sparsemux_193_7_32_1_1_U1402 fmul_32ns_32ns_32_3_max_dsp_1_U1038 sparsemux_193_7_32_1_1_U1403 fmul_32ns_32ns_32_3_max_dsp_1_U1039 sparsemux_193_7_32_1_1_U1404 fmul_32ns_32ns_32_3_max_dsp_1_U1040 sparsemux_193_7_32_1_1_U1405 fmul_32ns_32ns_32_3_max_dsp_1_U1041 sparsemux_193_7_32_1_1_U1406 fmul_32ns_32ns_32_3_max_dsp_1_U1042 sparsemux_193_7_32_1_1_U1407 fmul_32ns_32ns_32_3_max_dsp_1_U1043 sparsemux_193_7_32_1_1_U1408 fmul_32ns_32ns_32_3_max_dsp_1_U1044 sparsemux_193_7_32_1_1_U1409 fmul_32ns_32ns_32_3_max_dsp_1_U1045 sparsemux_193_7_32_1_1_U1410 fmul_32ns_32ns_32_3_max_dsp_1_U1046 sparsemux_193_7_32_1_1_U1411 fmul_32ns_32ns_32_3_max_dsp_1_U1047 sparsemux_193_7_32_1_1_U1412 fmul_32ns_32ns_32_3_max_dsp_1_U1048 sparsemux_193_7_32_1_1_U1413 fmul_32ns_32ns_32_3_max_dsp_1_U1049 sparsemux_193_7_32_1_1_U1414 fmul_32ns_32ns_32_3_max_dsp_1_U1050 sparsemux_193_7_32_1_1_U1415 fmul_32ns_32ns_32_3_max_dsp_1_U1051 sparsemux_193_7_32_1_1_U1416 fmul_32ns_32ns_32_3_max_dsp_1_U1052 sparsemux_193_7_32_1_1_U1417 fmul_32ns_32ns_32_3_max_dsp_1_U1053 sparsemux_193_7_32_1_1_U1418 fmul_32ns_32ns_32_3_max_dsp_1_U1054 sparsemux_193_7_32_1_1_U1419 fmul_32ns_32ns_32_3_max_dsp_1_U1055 sparsemux_193_7_32_1_1_U1420 fmul_32ns_32ns_32_3_max_dsp_1_U1056 sparsemux_193_7_32_1_1_U1421 fmul_32ns_32ns_32_3_max_dsp_1_U1057 sparsemux_193_7_32_1_1_U1422 fmul_32ns_32ns_32_3_max_dsp_1_U1058 sparsemux_193_7_32_1_1_U1423 fmul_32ns_32ns_32_3_max_dsp_1_U1059 sparsemux_193_7_32_1_1_U1424 fmul_32ns_32ns_32_3_max_dsp_1_U1060 sparsemux_193_7_32_1_1_U1425 fmul_32ns_32ns_32_3_max_dsp_1_U1061 sparsemux_193_7_32_1_1_U1426 fmul_32ns_32ns_32_3_max_dsp_1_U1062 sparsemux_193_7_32_1_1_U1427 fmul_32ns_32ns_32_3_max_dsp_1_U1063 sparsemux_193_7_32_1_1_U1428 fmul_32ns_32ns_32_3_max_dsp_1_U1064 sparsemux_193_7_32_1_1_U1429 fmul_32ns_32ns_32_3_max_dsp_1_U1065 sparsemux_193_7_32_1_1_U1430 fmul_32ns_32ns_32_3_max_dsp_1_U1066 sparsemux_193_7_32_1_1_U1431 fmul_32ns_32ns_32_3_max_dsp_1_U1067 sparsemux_193_7_32_1_1_U1432 fmul_32ns_32ns_32_3_max_dsp_1_U1068 sparsemux_193_7_32_1_1_U1433 fmul_32ns_32ns_32_3_max_dsp_1_U1069 sparsemux_193_7_32_1_1_U1434 fmul_32ns_32ns_32_3_max_dsp_1_U1070 sparsemux_193_7_32_1_1_U1435 fmul_32ns_32ns_32_3_max_dsp_1_U1071 sparsemux_193_7_32_1_1_U1436 fmul_32ns_32ns_32_3_max_dsp_1_U1072 sparsemux_193_7_32_1_1_U1437 fmul_32ns_32ns_32_3_max_dsp_1_U1073 sparsemux_193_7_32_1_1_U1438 fmul_32ns_32ns_32_3_max_dsp_1_U1074 sparsemux_193_7_32_1_1_U1439 fmul_32ns_32ns_32_3_max_dsp_1_U1075 sparsemux_193_7_32_1_1_U1440 fmul_32ns_32ns_32_3_max_dsp_1_U1076 sparsemux_193_7_32_1_1_U1441 fmul_32ns_32ns_32_3_max_dsp_1_U1077 sparsemux_193_7_32_1_1_U1442 fmul_32ns_32ns_32_3_max_dsp_1_U1078 sparsemux_193_7_32_1_1_U1443 fmul_32ns_32ns_32_3_max_dsp_1_U1079 sparsemux_193_7_32_1_1_U1444 fmul_32ns_32ns_32_3_max_dsp_1_U1080 sparsemux_193_7_32_1_1_U1445 fmul_32ns_32ns_32_3_max_dsp_1_U1081 sparsemux_193_7_32_1_1_U1446 fmul_32ns_32ns_32_3_max_dsp_1_U1082 sparsemux_193_7_32_1_1_U1447 fmul_32ns_32ns_32_3_max_dsp_1_U1083 sparsemux_193_7_32_1_1_U1448 fmul_32ns_32ns_32_3_max_dsp_1_U1084 sparsemux_193_7_32_1_1_U1449 fmul_32ns_32ns_32_3_max_dsp_1_U1085 sparsemux_193_7_32_1_1_U1450 fmul_32ns_32ns_32_3_max_dsp_1_U1086 sparsemux_193_7_32_1_1_U1451 fmul_32ns_32ns_32_3_max_dsp_1_U1087 fadd_32ns_32ns_32_4_full_dsp_1_U534 fadd_32ns_32ns_32_4_full_dsp_1_U535 fadd_32ns_32ns_32_4_full_dsp_1_U536 fadd_32ns_32ns_32_4_full_dsp_1_U537 fadd_32ns_32ns_32_4_full_dsp_1_U538 fadd_32ns_32ns_32_4_full_dsp_1_U539 fadd_32ns_32ns_32_4_full_dsp_1_U540 fadd_32ns_32ns_32_4_full_dsp_1_U541 fadd_32ns_32ns_32_4_full_dsp_1_U542 fadd_32ns_32ns_32_4_full_dsp_1_U543 fadd_32ns_32ns_32_4_full_dsp_1_U544 fadd_32ns_32ns_32_4_full_dsp_1_U545 fadd_32ns_32ns_32_4_full_dsp_1_U546 fadd_32ns_32ns_32_4_full_dsp_1_U547 fadd_32ns_32ns_32_4_full_dsp_1_U548 fadd_32ns_32ns_32_4_full_dsp_1_U549 fadd_32ns_32ns_32_4_full_dsp_1_U550 fadd_32ns_32ns_32_4_full_dsp_1_U551 fadd_32ns_32ns_32_4_full_dsp_1_U552 fadd_32ns_32ns_32_4_full_dsp_1_U553 fadd_32ns_32ns_32_4_full_dsp_1_U554 fadd_32ns_32ns_32_4_full_dsp_1_U555 fadd_32ns_32ns_32_4_full_dsp_1_U556 fadd_32ns_32ns_32_4_full_dsp_1_U557 fadd_32ns_32ns_32_4_full_dsp_1_U558 fadd_32ns_32ns_32_4_full_dsp_1_U559 fadd_32ns_32ns_32_4_full_dsp_1_U560 fadd_32ns_32ns_32_4_full_dsp_1_U561 fadd_32ns_32ns_32_4_full_dsp_1_U562 fadd_32ns_32ns_32_4_full_dsp_1_U563 fadd_32ns_32ns_32_4_full_dsp_1_U564 fadd_32ns_32ns_32_4_full_dsp_1_U565 fadd_32ns_32ns_32_4_full_dsp_1_U566 fadd_32ns_32ns_32_4_full_dsp_1_U567 fadd_32ns_32ns_32_4_full_dsp_1_U568 fadd_32ns_32ns_32_4_full_dsp_1_U569 fadd_32ns_32ns_32_4_full_dsp_1_U570 fadd_32ns_32ns_32_4_full_dsp_1_U571 fadd_32ns_32ns_32_4_full_dsp_1_U572 fadd_32ns_32ns_32_4_full_dsp_1_U573 fadd_32ns_32ns_32_4_full_dsp_1_U574 fadd_32ns_32ns_32_4_full_dsp_1_U575 fadd_32ns_32ns_32_4_full_dsp_1_U576 fadd_32ns_32ns_32_4_full_dsp_1_U577 fadd_32ns_32ns_32_4_full_dsp_1_U578 fadd_32ns_32ns_32_4_full_dsp_1_U579 fadd_32ns_32ns_32_4_full_dsp_1_U580 fadd_32ns_32ns_32_4_full_dsp_1_U581 fadd_32ns_32ns_32_4_full_dsp_1_U582 fadd_32ns_32ns_32_4_full_dsp_1_U583 fadd_32ns_32ns_32_4_full_dsp_1_U584 fadd_32ns_32ns_32_4_full_dsp_1_U585 fadd_32ns_32ns_32_4_full_dsp_1_U586 fadd_32ns_32ns_32_4_full_dsp_1_U587 fadd_32ns_32ns_32_4_full_dsp_1_U588 fadd_32ns_32ns_32_4_full_dsp_1_U589 fadd_32ns_32ns_32_4_full_dsp_1_U590 fadd_32ns_32ns_32_4_full_dsp_1_U591 fadd_32ns_32ns_32_4_full_dsp_1_U592 fadd_32ns_32ns_32_4_full_dsp_1_U593 fadd_32ns_32ns_32_4_full_dsp_1_U594 fadd_32ns_32ns_32_4_full_dsp_1_U687 fadd_32ns_32ns_32_4_full_dsp_1_U688 fadd_32ns_32ns_32_4_full_dsp_1_U689 fadd_32ns_32ns_32_4_full_dsp_1_U690 fadd_32ns_32ns_32_4_full_dsp_1_U691 fadd_32ns_32ns_32_4_full_dsp_1_U692 fadd_32ns_32ns_32_4_full_dsp_1_U693 fadd_32ns_32ns_32_4_full_dsp_1_U694 fadd_32ns_32ns_32_4_full_dsp_1_U695 fadd_32ns_32ns_32_4_full_dsp_1_U696 fadd_32ns_32ns_32_4_full_dsp_1_U697 fadd_32ns_32ns_32_4_full_dsp_1_U698 fadd_32ns_32ns_32_4_full_dsp_1_U699 fadd_32ns_32ns_32_4_full_dsp_1_U700 fadd_32ns_32ns_32_4_full_dsp_1_U701 fadd_32ns_32ns_32_4_full_dsp_1_U702 fadd_32ns_32ns_32_4_full_dsp_1_U703 fadd_32ns_32ns_32_4_full_dsp_1_U704 fadd_32ns_32ns_32_4_full_dsp_1_U705 fadd_32ns_32ns_32_4_full_dsp_1_U706 fadd_32ns_32ns_32_4_full_dsp_1_U707 fadd_32ns_32ns_32_4_full_dsp_1_U708 fadd_32ns_32ns_32_4_full_dsp_1_U709 fadd_32ns_32ns_32_4_full_dsp_1_U710 fadd_32ns_32ns_32_4_full_dsp_1_U711 fadd_32ns_32ns_32_4_full_dsp_1_U712 fadd_32ns_32ns_32_4_full_dsp_1_U713 fadd_32ns_32ns_32_4_full_dsp_1_U714 fadd_32ns_32ns_32_4_full_dsp_1_U715 fadd_32ns_32ns_32_4_full_dsp_1_U716 fadd_32ns_32ns_32_4_full_dsp_1_U717 fadd_32ns_32ns_32_4_full_dsp_1_U765 fadd_32ns_32ns_32_4_full_dsp_1_U766 fadd_32ns_32ns_32_4_full_dsp_1_U767 fadd_32ns_32ns_32_4_full_dsp_1_U768 fadd_32ns_32ns_32_4_full_dsp_1_U769 fadd_32ns_32ns_32_4_full_dsp_1_U770 fadd_32ns_32ns_32_4_full_dsp_1_U771 fadd_32ns_32ns_32_4_full_dsp_1_U772 fadd_32ns_32ns_32_4_full_dsp_1_U773 fadd_32ns_32ns_32_4_full_dsp_1_U774 fadd_32ns_32ns_32_4_full_dsp_1_U775 fadd_32ns_32ns_32_4_full_dsp_1_U776 fadd_32ns_32ns_32_4_full_dsp_1_U777 fadd_32ns_32ns_32_4_full_dsp_1_U778 fadd_32ns_32ns_32_4_full_dsp_1_U779 fadd_32ns_32ns_32_4_full_dsp_1_U780 fadd_32ns_32ns_32_4_full_dsp_1_U805 fadd_32ns_32ns_32_4_full_dsp_1_U806 fadd_32ns_32ns_32_4_full_dsp_1_U807 fadd_32ns_32ns_32_4_full_dsp_1_U808 fadd_32ns_32ns_32_4_full_dsp_1_U809 fadd_32ns_32ns_32_4_full_dsp_1_U810 fadd_32ns_32ns_32_4_full_dsp_1_U811 fadd_32ns_32ns_32_4_full_dsp_1_U812 fadd_32ns_32ns_32_4_full_dsp_1_U825 fadd_32ns_32ns_32_4_full_dsp_1_U826 fadd_32ns_32ns_32_4_full_dsp_1_U827 fadd_32ns_32ns_32_4_full_dsp_1_U828 fadd_32ns_32ns_32_4_full_dsp_1_U835 fadd_32ns_32ns_32_4_full_dsp_1_U836 fadd_32ns_32ns_32_4_full_dsp_1_U840 fadd_32ns_32ns_32_4_full_dsp_1_U843 sparsemux_193_7_32_1_1_U1452 fmul_32ns_32ns_32_3_max_dsp_1_U1088 sparsemux_193_7_32_1_1_U1453 fmul_32ns_32ns_32_3_max_dsp_1_U1089 sparsemux_193_7_32_1_1_U1454 fmul_32ns_32ns_32_3_max_dsp_1_U1090 sparsemux_193_7_32_1_1_U1455 fmul_32ns_32ns_32_3_max_dsp_1_U1091 sparsemux_193_7_32_1_1_U1456 fmul_32ns_32ns_32_3_max_dsp_1_U1092 sparsemux_193_7_32_1_1_U1457 fmul_32ns_32ns_32_3_max_dsp_1_U1093 sparsemux_193_7_32_1_1_U1458 fmul_32ns_32ns_32_3_max_dsp_1_U1094 sparsemux_193_7_32_1_1_U1459 fmul_32ns_32ns_32_3_max_dsp_1_U1095 sparsemux_193_7_32_1_1_U1460 fmul_32ns_32ns_32_3_max_dsp_1_U1096 sparsemux_193_7_32_1_1_U1461 fmul_32ns_32ns_32_3_max_dsp_1_U1097 sparsemux_193_7_32_1_1_U1462 fmul_32ns_32ns_32_3_max_dsp_1_U1098 sparsemux_193_7_32_1_1_U1463 fmul_32ns_32ns_32_3_max_dsp_1_U1099 sparsemux_193_7_32_1_1_U1464 fmul_32ns_32ns_32_3_max_dsp_1_U1100 sparsemux_193_7_32_1_1_U1465 fmul_32ns_32ns_32_3_max_dsp_1_U1101 sparsemux_193_7_32_1_1_U1466 fmul_32ns_32ns_32_3_max_dsp_1_U1102 sparsemux_193_7_32_1_1_U1467 fmul_32ns_32ns_32_3_max_dsp_1_U1103 sparsemux_193_7_32_1_1_U1468 fmul_32ns_32ns_32_3_max_dsp_1_U1104 sparsemux_193_7_32_1_1_U1469 fmul_32ns_32ns_32_3_max_dsp_1_U1105 sparsemux_193_7_32_1_1_U1470 fmul_32ns_32ns_32_3_max_dsp_1_U1106 sparsemux_193_7_32_1_1_U1471 fmul_32ns_32ns_32_3_max_dsp_1_U1107 sparsemux_193_7_32_1_1_U1472 fmul_32ns_32ns_32_3_max_dsp_1_U1108 sparsemux_193_7_32_1_1_U1473 fmul_32ns_32ns_32_3_max_dsp_1_U1109 sparsemux_193_7_32_1_1_U1474 fmul_32ns_32ns_32_3_max_dsp_1_U1110 sparsemux_193_7_32_1_1_U1475 fmul_32ns_32ns_32_3_max_dsp_1_U1111 sparsemux_193_7_32_1_1_U1476 fmul_32ns_32ns_32_3_max_dsp_1_U1112 sparsemux_193_7_32_1_1_U1477 fmul_32ns_32ns_32_3_max_dsp_1_U1113 sparsemux_193_7_32_1_1_U1478 fmul_32ns_32ns_32_3_max_dsp_1_U1114 sparsemux_193_7_32_1_1_U1479 fmul_32ns_32ns_32_3_max_dsp_1_U1115 sparsemux_193_7_32_1_1_U1480 fmul_32ns_32ns_32_3_max_dsp_1_U1116 sparsemux_193_7_32_1_1_U1481 fmul_32ns_32ns_32_3_max_dsp_1_U1117 sparsemux_193_7_32_1_1_U1482 fmul_32ns_32ns_32_3_max_dsp_1_U1118 sparsemux_193_7_32_1_1_U1483 fmul_32ns_32ns_32_3_max_dsp_1_U1119 sparsemux_193_7_32_1_1_U1484 fmul_32ns_32ns_32_3_max_dsp_1_U1120 sparsemux_193_7_32_1_1_U1485 fmul_32ns_32ns_32_3_max_dsp_1_U1121 sparsemux_193_7_32_1_1_U1486 fmul_32ns_32ns_32_3_max_dsp_1_U1122 sparsemux_193_7_32_1_1_U1487 fmul_32ns_32ns_32_3_max_dsp_1_U1123 sparsemux_193_7_32_1_1_U1488 fmul_32ns_32ns_32_3_max_dsp_1_U1124 sparsemux_193_7_32_1_1_U1489 fmul_32ns_32ns_32_3_max_dsp_1_U1125 sparsemux_193_7_32_1_1_U1490 fmul_32ns_32ns_32_3_max_dsp_1_U1126 sparsemux_193_7_32_1_1_U1491 fmul_32ns_32ns_32_3_max_dsp_1_U1127 sparsemux_193_7_32_1_1_U1492 fmul_32ns_32ns_32_3_max_dsp_1_U1128 sparsemux_193_7_32_1_1_U1493 fmul_32ns_32ns_32_3_max_dsp_1_U1129 sparsemux_193_7_32_1_1_U1494 fmul_32ns_32ns_32_3_max_dsp_1_U1130 sparsemux_193_7_32_1_1_U1495 fmul_32ns_32ns_32_3_max_dsp_1_U1131 sparsemux_193_7_32_1_1_U1496 fmul_32ns_32ns_32_3_max_dsp_1_U1132 sparsemux_193_7_32_1_1_U1497 fmul_32ns_32ns_32_3_max_dsp_1_U1133 sparsemux_193_7_32_1_1_U1498 fmul_32ns_32ns_32_3_max_dsp_1_U1134 sparsemux_193_7_32_1_1_U1499 fmul_32ns_32ns_32_3_max_dsp_1_U1135 sparsemux_193_7_32_1_1_U1500 fmul_32ns_32ns_32_3_max_dsp_1_U1136 sparsemux_193_7_32_1_1_U1501 fmul_32ns_32ns_32_3_max_dsp_1_U1137 sparsemux_193_7_32_1_1_U1502 fmul_32ns_32ns_32_3_max_dsp_1_U1138 sparsemux_193_7_32_1_1_U1503 fmul_32ns_32ns_32_3_max_dsp_1_U1139 sparsemux_193_7_32_1_1_U1504 fmul_32ns_32ns_32_3_max_dsp_1_U1140 sparsemux_193_7_32_1_1_U1505 fmul_32ns_32ns_32_3_max_dsp_1_U1141 sparsemux_193_7_32_1_1_U1506 fmul_32ns_32ns_32_3_max_dsp_1_U1142 sparsemux_193_7_32_1_1_U1507 fmul_32ns_32ns_32_3_max_dsp_1_U1143 sparsemux_193_7_32_1_1_U1508 fmul_32ns_32ns_32_3_max_dsp_1_U1144 sparsemux_193_7_32_1_1_U1509 fmul_32ns_32ns_32_3_max_dsp_1_U1145 sparsemux_193_7_32_1_1_U1510 fmul_32ns_32ns_32_3_max_dsp_1_U1146 sparsemux_193_7_32_1_1_U1511 fmul_32ns_32ns_32_3_max_dsp_1_U1147 sparsemux_193_7_32_1_1_U1512 fmul_32ns_32ns_32_3_max_dsp_1_U1148 sparsemux_193_7_32_1_1_U1513 fmul_32ns_32ns_32_3_max_dsp_1_U1149 sparsemux_193_7_32_1_1_U1514 fmul_32ns_32ns_32_3_max_dsp_1_U1150 sparsemux_193_7_32_1_1_U1515 fmul_32ns_32ns_32_3_max_dsp_1_U1151 sparsemux_193_7_32_1_1_U1516 fmul_32ns_32ns_32_3_max_dsp_1_U1152 sparsemux_193_7_32_1_1_U1517 fmul_32ns_32ns_32_3_max_dsp_1_U1153 sparsemux_193_7_32_1_1_U1518 fmul_32ns_32ns_32_3_max_dsp_1_U1154 sparsemux_193_7_32_1_1_U1519 fmul_32ns_32ns_32_3_max_dsp_1_U1155 sparsemux_193_7_32_1_1_U1520 fmul_32ns_32ns_32_3_max_dsp_1_U1156 sparsemux_193_7_32_1_1_U1521 fmul_32ns_32ns_32_3_max_dsp_1_U1157 sparsemux_193_7_32_1_1_U1522 fmul_32ns_32ns_32_3_max_dsp_1_U1158 sparsemux_193_7_32_1_1_U1523 fmul_32ns_32ns_32_3_max_dsp_1_U1159 sparsemux_193_7_32_1_1_U1524 fmul_32ns_32ns_32_3_max_dsp_1_U1160 sparsemux_193_7_32_1_1_U1525 fmul_32ns_32ns_32_3_max_dsp_1_U1161 sparsemux_193_7_32_1_1_U1526 fmul_32ns_32ns_32_3_max_dsp_1_U1162 sparsemux_193_7_32_1_1_U1527 fmul_32ns_32ns_32_3_max_dsp_1_U1163 sparsemux_193_7_32_1_1_U1528 fmul_32ns_32ns_32_3_max_dsp_1_U1164 sparsemux_193_7_32_1_1_U1529 fmul_32ns_32ns_32_3_max_dsp_1_U1165 sparsemux_193_7_32_1_1_U1530 fmul_32ns_32ns_32_3_max_dsp_1_U1166 sparsemux_193_7_32_1_1_U1531 fmul_32ns_32ns_32_3_max_dsp_1_U1167 sparsemux_193_7_32_1_1_U1532 fmul_32ns_32ns_32_3_max_dsp_1_U1168 sparsemux_193_7_32_1_1_U1533 fmul_32ns_32ns_32_3_max_dsp_1_U1169 sparsemux_193_7_32_1_1_U1534 fmul_32ns_32ns_32_3_max_dsp_1_U1170 sparsemux_193_7_32_1_1_U1535 fmul_32ns_32ns_32_3_max_dsp_1_U1171 sparsemux_193_7_32_1_1_U1536 fmul_32ns_32ns_32_3_max_dsp_1_U1172 sparsemux_193_7_32_1_1_U1537 fmul_32ns_32ns_32_3_max_dsp_1_U1173 sparsemux_193_7_32_1_1_U1538 fmul_32ns_32ns_32_3_max_dsp_1_U1174 sparsemux_193_7_32_1_1_U1539 fmul_32ns_32ns_32_3_max_dsp_1_U1175 sparsemux_193_7_32_1_1_U1540 fmul_32ns_32ns_32_3_max_dsp_1_U1176 sparsemux_193_7_32_1_1_U1541 fmul_32ns_32ns_32_3_max_dsp_1_U1177 sparsemux_193_7_32_1_1_U1542 fmul_32ns_32ns_32_3_max_dsp_1_U1178 sparsemux_193_7_32_1_1_U1543 fmul_32ns_32ns_32_3_max_dsp_1_U1179 sparsemux_193_7_32_1_1_U1544 fmul_32ns_32ns_32_3_max_dsp_1_U1180 sparsemux_193_7_32_1_1_U1545 fmul_32ns_32ns_32_3_max_dsp_1_U1181 sparsemux_193_7_32_1_1_U1546 fmul_32ns_32ns_32_3_max_dsp_1_U1182 sparsemux_193_7_32_1_1_U1547 fmul_32ns_32ns_32_3_max_dsp_1_U1183 sparsemux_193_7_32_1_1_U1548 fmul_32ns_32ns_32_3_max_dsp_1_U1184 sparsemux_193_7_32_1_1_U1549 fmul_32ns_32ns_32_3_max_dsp_1_U1185 sparsemux_193_7_32_1_1_U1550 fmul_32ns_32ns_32_3_max_dsp_1_U1186 sparsemux_193_7_32_1_1_U1551 fmul_32ns_32ns_32_3_max_dsp_1_U1187 sparsemux_193_7_32_1_1_U1552 fmul_32ns_32ns_32_3_max_dsp_1_U1188 sparsemux_193_7_32_1_1_U1553 fmul_32ns_32ns_32_3_max_dsp_1_U1189 sparsemux_193_7_32_1_1_U1554 fmul_32ns_32ns_32_3_max_dsp_1_U1190 sparsemux_193_7_32_1_1_U1555 fmul_32ns_32ns_32_3_max_dsp_1_U1191 sparsemux_193_7_32_1_1_U1556 fmul_32ns_32ns_32_3_max_dsp_1_U1192 sparsemux_193_7_32_1_1_U1557 fmul_32ns_32ns_32_3_max_dsp_1_U1193 sparsemux_193_7_32_1_1_U1558 fmul_32ns_32ns_32_3_max_dsp_1_U1194 sparsemux_193_7_32_1_1_U1559 fmul_32ns_32ns_32_3_max_dsp_1_U1195 sparsemux_193_7_32_1_1_U1560 fmul_32ns_32ns_32_3_max_dsp_1_U1196 sparsemux_193_7_32_1_1_U1561 fmul_32ns_32ns_32_3_max_dsp_1_U1197 sparsemux_193_7_32_1_1_U1562 fmul_32ns_32ns_32_3_max_dsp_1_U1198 sparsemux_193_7_32_1_1_U1563 fmul_32ns_32ns_32_3_max_dsp_1_U1199 sparsemux_193_7_32_1_1_U1564 fmul_32ns_32ns_32_3_max_dsp_1_U1200 sparsemux_193_7_32_1_1_U1565 fmul_32ns_32ns_32_3_max_dsp_1_U1201 sparsemux_193_7_32_1_1_U1566 fmul_32ns_32ns_32_3_max_dsp_1_U1202 sparsemux_193_7_32_1_1_U1567 fmul_32ns_32ns_32_3_max_dsp_1_U1203 sparsemux_193_7_32_1_1_U1568 fmul_32ns_32ns_32_3_max_dsp_1_U1204 sparsemux_193_7_32_1_1_U1569 fmul_32ns_32ns_32_3_max_dsp_1_U1205 sparsemux_193_7_32_1_1_U1570 fmul_32ns_32ns_32_3_max_dsp_1_U1206 sparsemux_193_7_32_1_1_U1571 fmul_32ns_32ns_32_3_max_dsp_1_U1207 sparsemux_193_7_32_1_1_U1572 fmul_32ns_32ns_32_3_max_dsp_1_U1208 fadd_32ns_32ns_32_4_full_dsp_1_U595 fadd_32ns_32ns_32_4_full_dsp_1_U596 fadd_32ns_32ns_32_4_full_dsp_1_U597 fadd_32ns_32ns_32_4_full_dsp_1_U598 fadd_32ns_32ns_32_4_full_dsp_1_U599 fadd_32ns_32ns_32_4_full_dsp_1_U600 fadd_32ns_32ns_32_4_full_dsp_1_U601 fadd_32ns_32ns_32_4_full_dsp_1_U602 fadd_32ns_32ns_32_4_full_dsp_1_U603 fadd_32ns_32ns_32_4_full_dsp_1_U604 fadd_32ns_32ns_32_4_full_dsp_1_U605 fadd_32ns_32ns_32_4_full_dsp_1_U606 fadd_32ns_32ns_32_4_full_dsp_1_U607 fadd_32ns_32ns_32_4_full_dsp_1_U608 fadd_32ns_32ns_32_4_full_dsp_1_U609 fadd_32ns_32ns_32_4_full_dsp_1_U610 fadd_32ns_32ns_32_4_full_dsp_1_U611 fadd_32ns_32ns_32_4_full_dsp_1_U612 fadd_32ns_32ns_32_4_full_dsp_1_U613 fadd_32ns_32ns_32_4_full_dsp_1_U614 fadd_32ns_32ns_32_4_full_dsp_1_U615 fadd_32ns_32ns_32_4_full_dsp_1_U616 fadd_32ns_32ns_32_4_full_dsp_1_U617 fadd_32ns_32ns_32_4_full_dsp_1_U618 fadd_32ns_32ns_32_4_full_dsp_1_U619 fadd_32ns_32ns_32_4_full_dsp_1_U620 fadd_32ns_32ns_32_4_full_dsp_1_U621 fadd_32ns_32ns_32_4_full_dsp_1_U622 fadd_32ns_32ns_32_4_full_dsp_1_U623 fadd_32ns_32ns_32_4_full_dsp_1_U624 fadd_32ns_32ns_32_4_full_dsp_1_U625 fadd_32ns_32ns_32_4_full_dsp_1_U626 fadd_32ns_32ns_32_4_full_dsp_1_U627 fadd_32ns_32ns_32_4_full_dsp_1_U628 fadd_32ns_32ns_32_4_full_dsp_1_U629 fadd_32ns_32ns_32_4_full_dsp_1_U630 fadd_32ns_32ns_32_4_full_dsp_1_U631 fadd_32ns_32ns_32_4_full_dsp_1_U632 fadd_32ns_32ns_32_4_full_dsp_1_U633 fadd_32ns_32ns_32_4_full_dsp_1_U634 fadd_32ns_32ns_32_4_full_dsp_1_U635 fadd_32ns_32ns_32_4_full_dsp_1_U636 fadd_32ns_32ns_32_4_full_dsp_1_U637 fadd_32ns_32ns_32_4_full_dsp_1_U638 fadd_32ns_32ns_32_4_full_dsp_1_U639 fadd_32ns_32ns_32_4_full_dsp_1_U640 fadd_32ns_32ns_32_4_full_dsp_1_U641 fadd_32ns_32ns_32_4_full_dsp_1_U642 fadd_32ns_32ns_32_4_full_dsp_1_U643 fadd_32ns_32ns_32_4_full_dsp_1_U644 fadd_32ns_32ns_32_4_full_dsp_1_U645 fadd_32ns_32ns_32_4_full_dsp_1_U646 fadd_32ns_32ns_32_4_full_dsp_1_U647 fadd_32ns_32ns_32_4_full_dsp_1_U648 fadd_32ns_32ns_32_4_full_dsp_1_U649 fadd_32ns_32ns_32_4_full_dsp_1_U650 fadd_32ns_32ns_32_4_full_dsp_1_U651 fadd_32ns_32ns_32_4_full_dsp_1_U652 fadd_32ns_32ns_32_4_full_dsp_1_U653 fadd_32ns_32ns_32_4_full_dsp_1_U654 fadd_32ns_32ns_32_4_full_dsp_1_U655 fadd_32ns_32ns_32_4_full_dsp_1_U718 fadd_32ns_32ns_32_4_full_dsp_1_U719 fadd_32ns_32ns_32_4_full_dsp_1_U720 fadd_32ns_32ns_32_4_full_dsp_1_U721 fadd_32ns_32ns_32_4_full_dsp_1_U722 fadd_32ns_32ns_32_4_full_dsp_1_U723 fadd_32ns_32ns_32_4_full_dsp_1_U724 fadd_32ns_32ns_32_4_full_dsp_1_U725 fadd_32ns_32ns_32_4_full_dsp_1_U726 fadd_32ns_32ns_32_4_full_dsp_1_U727 fadd_32ns_32ns_32_4_full_dsp_1_U728 fadd_32ns_32ns_32_4_full_dsp_1_U729 fadd_32ns_32ns_32_4_full_dsp_1_U730 fadd_32ns_32ns_32_4_full_dsp_1_U731 fadd_32ns_32ns_32_4_full_dsp_1_U732 fadd_32ns_32ns_32_4_full_dsp_1_U733 fadd_32ns_32ns_32_4_full_dsp_1_U734 fadd_32ns_32ns_32_4_full_dsp_1_U735 fadd_32ns_32ns_32_4_full_dsp_1_U736 fadd_32ns_32ns_32_4_full_dsp_1_U737 fadd_32ns_32ns_32_4_full_dsp_1_U738 fadd_32ns_32ns_32_4_full_dsp_1_U739 fadd_32ns_32ns_32_4_full_dsp_1_U740 fadd_32ns_32ns_32_4_full_dsp_1_U741 fadd_32ns_32ns_32_4_full_dsp_1_U742 fadd_32ns_32ns_32_4_full_dsp_1_U743 fadd_32ns_32ns_32_4_full_dsp_1_U744 fadd_32ns_32ns_32_4_full_dsp_1_U745 fadd_32ns_32ns_32_4_full_dsp_1_U746 fadd_32ns_32ns_32_4_full_dsp_1_U747 fadd_32ns_32ns_32_4_full_dsp_1_U748 fadd_32ns_32ns_32_4_full_dsp_1_U781 fadd_32ns_32ns_32_4_full_dsp_1_U782 fadd_32ns_32ns_32_4_full_dsp_1_U783 fadd_32ns_32ns_32_4_full_dsp_1_U784 fadd_32ns_32ns_32_4_full_dsp_1_U785 fadd_32ns_32ns_32_4_full_dsp_1_U786 fadd_32ns_32ns_32_4_full_dsp_1_U787 fadd_32ns_32ns_32_4_full_dsp_1_U788 fadd_32ns_32ns_32_4_full_dsp_1_U789 fadd_32ns_32ns_32_4_full_dsp_1_U790 fadd_32ns_32ns_32_4_full_dsp_1_U791 fadd_32ns_32ns_32_4_full_dsp_1_U792 fadd_32ns_32ns_32_4_full_dsp_1_U793 fadd_32ns_32ns_32_4_full_dsp_1_U794 fadd_32ns_32ns_32_4_full_dsp_1_U795 fadd_32ns_32ns_32_4_full_dsp_1_U796 fadd_32ns_32ns_32_4_full_dsp_1_U813 fadd_32ns_32ns_32_4_full_dsp_1_U814 fadd_32ns_32ns_32_4_full_dsp_1_U815 fadd_32ns_32ns_32_4_full_dsp_1_U816 fadd_32ns_32ns_32_4_full_dsp_1_U817 fadd_32ns_32ns_32_4_full_dsp_1_U818 fadd_32ns_32ns_32_4_full_dsp_1_U819 fadd_32ns_32ns_32_4_full_dsp_1_U820 fadd_32ns_32ns_32_4_full_dsp_1_U829 fadd_32ns_32ns_32_4_full_dsp_1_U830 fadd_32ns_32ns_32_4_full_dsp_1_U831 fadd_32ns_32ns_32_4_full_dsp_1_U832 fadd_32ns_32ns_32_4_full_dsp_1_U837 fadd_32ns_32ns_32_4_full_dsp_1_U838 fadd_32ns_32ns_32_4_full_dsp_1_U841 fadd_32ns_32ns_32_4_full_dsp_1_U844 fadd_32ns_32ns_32_4_full_dsp_1_U845 icmp_ln270_fu_218306_p2 icmp_ln270_1_fu_218312_p2 or_ln270_fu_218318_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U1209 and_ln270_fu_218324_p2 add_ln274_3_fu_218231_p2 add_ln274_1_fu_218259_p2 empty_fu_218330_p3 bias_U</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>line_buffer_3D_U line_buffer_3D_1_U line_buffer_3D_2_U line_buffer_3D_3_U line_buffer_3D_4_U line_buffer_3D_5_U line_buffer_3D_6_U add_ln107_2_fu_2438_p2 icmp_ln107_fu_2444_p2 add_ln107_1_fu_2450_p2 empty_fu_2460_p2 mul_6ns_7ns_12_1_1_U1945 mul_8ns_9ns_16_1_1_U1946 icmp_ln110_fu_2492_p2 add_ln110_1_fu_2498_p2 empty_40_fu_2513_p2 empty_41_fu_2520_p2 empty_42_fu_2527_p2 empty_43_fu_2534_p2 add_ln110_fu_2550_p2 add_ln107_fu_2556_p2 control_s_axi_U gmem_m_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>conv1_Pipeline_L2_L3_L4</Name>
            <Loops>
                <L2_L3_L4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4778</Best-caseLatency>
                    <Average-caseLatency>4778</Average-caseLatency>
                    <Worst-caseLatency>4778</Worst-caseLatency>
                    <Best-caseRealTimeLatency>47.780 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>47.780 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>47.780 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4768</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L2_L3_L4>
                        <Name>L2_L3_L4</Name>
                        <Slack>7.30</Slack>
                        <TripCount>4767</TripCount>
                        <Latency>4776</Latency>
                        <AbsoluteTimeLatency>47.760 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>11</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </L2_L3_L4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:95</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L2_L3_L4>
                            <Name>L2_L3_L4</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93</SourceLocation>
                        </L2_L3_L4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>367</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>469</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L2_L3_L4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln91_fu_268_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln91" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_L3_L4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_2_fu_274_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln91_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_L3_L4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_1_fu_289_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln91_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L2_L3_L4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln93_fu_295_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="L2_L3_L4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln91_fu_301_p3" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln91" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L2_L3_L4" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_129_fu_309_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_129" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L2_L3_L4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln91_fu_315_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln91" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L2_L3_L4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln91_fu_321_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln91" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L2_L3_L4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln95_fu_327_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:95" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln95" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L2_L3_L4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln91_fu_333_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln91" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="L2_L3_L4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln91_1_fu_339_p3" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln91_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_L3_L4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_fu_347_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L2_L3_L4" OPTYPE="or" PRAGMA="" RTLNAME="empty_37_fu_353_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="L2_L3_L4" OPTYPE="select" PRAGMA="" RTLNAME="j_mid2_fu_359_p3" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="j_mid2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="L2_L3_L4" OPTYPE="select" PRAGMA="" RTLNAME="first_iter_1_mid2_fu_367_p3" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_1_mid2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="L2_L3_L4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln93_fu_375_p3" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L2_L3_L4" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_0_fu_383_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L2_L3_L4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2ns_19ns_20_1_1_U1" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln91" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_L3_L4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_fu_403_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln91" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L2_L3_L4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_2ns_8ns_10_4_1_U2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:98" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln98" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L2_L3_L4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_2ns_8ns_10_4_1_U2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:98" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln98" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_L3_L4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_fu_428_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:95" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln95" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_L3_L4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_1_fu_434_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="L2_L3_L4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln93_1_fu_440_p3" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln93_1" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv1_Pipeline_L7</Name>
            <Loops>
                <L7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>143</Best-caseLatency>
                    <Average-caseLatency>143</Average-caseLatency>
                    <Worst-caseLatency>143</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.430 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.430 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.430 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>142</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L7>
                        <Name>L7</Name>
                        <Slack>7.30</Slack>
                        <TripCount>3</TripCount>
                        <Latency>141</Latency>
                        <AbsoluteTimeLatency>1.410 us</AbsoluteTimeLatency>
                        <PipelineII>44</PipelineII>
                        <PipelineDepth>54</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </L7>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L7>
                            <Name>L7</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114</SourceLocation>
                        </L7>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>15759</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>8039</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="cmp36_fu_6178_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L7" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln114_fu_6202_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln114" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_16_fu_6208_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln114_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_10_fu_6231_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln132_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_fu_6237_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln132" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_1_fu_9760_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln132_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_2_fu_9776_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln132_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_3_fu_10242_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln132_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_4_fu_10258_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln132_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_5_fu_10694_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln132_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_6_fu_10710_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln132_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_7_fu_10987_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln132_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_8_fu_11003_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln132_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_9_fu_11229_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln132_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln170_fu_6254_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:170" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln170" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln170_1_fu_6270_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:170" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln170_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln170_2_fu_9792_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:170" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln170_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln170_3_fu_9807_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:170" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln170_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_26_fu_6286_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln114_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_17_fu_6296_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln114_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_18_fu_11596_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln114_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_fu_11605_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln114" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_1_fu_11622_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln114_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_19_fu_11455_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln114_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_2_fu_11464_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln114_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_3_fu_11481_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln114_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_20_fu_10726_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln114_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_4_fu_10735_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln114_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_5_fu_10752_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln114_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_21_fu_6304_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln114_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_6_fu_6314_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln114_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_7_fu_6332_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln114_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_22_fu_12526_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln114_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_8_fu_12535_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln114_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_9_fu_12742_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln114_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_23_fu_12540_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln114_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_10_fu_12549_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln114_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_11_fu_12566_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln114_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_24_fu_12214_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln114_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_12_fu_12223_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln114_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_13_fu_12240_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln114_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_25_fu_11717_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln114_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_14_fu_11726_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln114_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_15_fu_11743_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln114_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L7" OPTYPE="add" PRAGMA="" RTLNAME="empty_31_fu_11952_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln181_fu_11763_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln181" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln181_1_fu_11780_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln181_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln181_2_fu_11870_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln181_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln181_3_fu_11887_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln181_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln181_4_fu_11961_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln181_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln181_5_fu_11978_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln181_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln181_6_fu_12038_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln181_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln181_7_fu_12054_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln181_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="L7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U14" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="window_3D_560" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="L7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U15" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="window_3D_363" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="L7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U16" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="window_3D_364" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="L7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U17" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="window_3D_365" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="L7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U18" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="window_3D_366" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="L7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U19" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="window_3D_367" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="L7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U20" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="window_3D_368" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="L7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U21" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="window_3D_369" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="L7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U22" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="window_3D_370" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="L7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U23" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="window_3D_371" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="L7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U24" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="window_3D_372" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="L7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U25" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="window_3D_373" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="L7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U26" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="window_3D_374" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="L7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U27" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="window_3D_375" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="L7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U28" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="window_3D_376" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="L7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U29" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="window_3D_377" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="L7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U30" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="window_3D_378" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="L7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U31" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="window_3D_379" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="L7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U32" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="window_3D_380" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="L7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U33" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="window_3D_381" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="L7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U34" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="window_3D_382" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="L7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U35" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="window_3D_383" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="L7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U36" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="window_3D_384" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="L7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U37" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="window_3D_385" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="L7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U38" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="window_3D_386" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="L7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U39" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="window_3D_387" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="L7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U40" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="window_3D_388" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="L7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U41" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="window_3D_389" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="L7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U42" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="window_3D_390" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="L7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U43" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="window_3D_391" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="L7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U44" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="window_3D_392" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="L7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U45" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="window_3D_393" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="L7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U46" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="window_3D_394" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="L7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U47" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="window_3D_395" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="L7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U48" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="window_3D_396" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="L7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U49" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="window_3D_397" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="L7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U50" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="window_3D_398" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="L7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U51" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="window_3D_399" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="L7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U52" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="window_3D_400" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="L7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U53" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="window_3D_401" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="L7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U54" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="window_3D_402" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="L7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U55" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="window_3D_403" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="L7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U56" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="window_3D_404" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="L7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U57" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="window_3D_405" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="L7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U58" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="window_3D_406" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="L7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U59" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="window_3D_407" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="L7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U60" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="window_3D_408" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="L7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U61" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="window_3D_409" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="L7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U62" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="window_3D_410" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="L7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U63" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="window_3D_411" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="L7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U64" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="window_3D_412" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="L7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U65" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="window_3D_413" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="L7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U66" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="window_3D_414" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="L7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U67" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="window_3D_415" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="L7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U68" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="window_3D_416" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="L7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U69" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="window_3D_417" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="L7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U70" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="window_3D_418" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="L7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U71" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="window_3D_419" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="L7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U72" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="window_3D_420" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="L7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U73" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="window_3D_421" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="L7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U74" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="window_3D_422" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="L7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U75" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="window_3D_423" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="L7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U76" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="window_3D_424" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="L7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U77" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="window_3D_425" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="L7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U78" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="window_3D_426" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="L7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U79" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="window_3D_427" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="L7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U80" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="window_3D_428" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="L7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U81" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="window_3D_429" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="L7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U82" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="window_3D_430" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="L7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U83" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="window_3D_431" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="L7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U84" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="window_3D_432" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="L7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U85" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="window_3D_433" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="L7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U86" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="window_3D_434" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="L7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U87" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="window_3D_435" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="L7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U88" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="window_3D_436" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="L7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U89" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="window_3D_437" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="L7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U90" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="window_3D_438" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln144_fu_12923_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:144" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln144" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln144_1_fu_12928_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:144" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln144_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln144_2_fu_12965_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:144" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln144_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln144_3_fu_13002_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:144" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln144_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln144_4_fu_13039_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:144" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln144_4" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv1_Pipeline_L1</Name>
            <Loops>
                <L1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>152</Best-caseLatency>
                    <Average-caseLatency>152</Average-caseLatency>
                    <Worst-caseLatency>152</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.520 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.520 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.520 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>97</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L1>
                        <Name>L1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>96</TripCount>
                        <Latency>150</Latency>
                        <AbsoluteTimeLatency>1.500 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>56</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </L1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L1>
                            <Name>L1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212</SourceLocation>
                        </L1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>1835</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>106</UTIL_DSP>
                    <FF>166817</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>36</UTIL_FF>
                    <LUT>303850</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>131</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln212_fu_75911_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln212" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln212_fu_75917_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln212" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1210" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U846" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1211" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U847" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1212" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U848" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1213" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U849" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1214" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U850" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1215" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U851" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1216" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U852" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1217" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U853" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1218" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U854" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1219" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U855" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1220" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U856" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1221" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U857" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1222" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U858" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1223" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U859" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1224" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U860" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1225" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U861" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1226" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U862" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1227" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U863" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1228" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U864" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1229" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U865" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1230" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U866" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1231" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U867" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1232" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U868" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1233" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U869" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1234" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U870" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1235" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U871" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1236" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U872" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1237" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U873" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1238" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U874" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1239" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U875" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1240" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U876" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1241" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U877" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1242" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U878" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1243" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U879" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1244" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U880" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1245" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U881" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1246" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U882" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1247" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U883" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1248" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U884" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1249" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U885" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1250" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U886" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1251" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U887" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1252" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U888" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1253" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U889" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1254" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U890" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1255" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U891" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1256" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U892" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1257" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_47" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U893" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1258" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_48" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U894" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1259" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U895" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1260" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U896" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1261" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U897" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_50" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1262" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_52" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U898" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1263" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U899" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_52" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1264" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U900" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1265" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_55" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U901" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1266" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_56" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U902" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_55" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1267" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_57" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U903" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1268" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_58" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U904" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1269" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_59" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U905" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_58" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1270" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U906" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_59" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1271" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U907" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1272" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_62" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U908" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_61" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1273" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_63" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U909" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_62" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1274" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U910" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1275" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_65" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U911" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1276" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_66" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U912" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_65" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1277" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U913" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1278" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_68" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U914" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_67" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1279" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U915" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_68" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1280" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_70" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U916" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1281" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_71" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U917" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_70" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1282" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_72" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U918" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_71" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1283" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U919" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_72" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1284" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_74" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U920" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_73" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1285" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_75" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U921" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_74" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1286" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_76" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U922" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_75" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1287" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_77" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U923" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_76" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1288" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_78" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U924" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_77" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1289" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_79" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U925" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_78" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1290" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_80" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U926" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_79" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1291" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_81" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U927" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_80" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1292" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_82" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U928" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_81" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1293" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_83" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U929" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_82" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1294" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_84" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U930" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_83" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1295" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_85" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U931" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_84" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1296" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_86" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U932" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_85" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1297" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_87" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U933" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_86" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1298" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_88" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U934" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_87" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1299" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_89" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U935" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_88" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1300" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U936" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_89" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1301" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_91" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U937" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_90" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1302" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_92" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U938" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_91" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1303" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U939" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_92" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1304" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_94" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U940" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_93" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1305" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_95" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U941" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_94" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1306" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_96" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U942" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_95" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1307" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_97" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U943" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_96" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1308" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_98" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U944" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_97" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1309" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_99" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U945" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_98" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1310" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_100" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U946" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_99" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1311" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_101" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U947" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_100" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1312" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_102" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U948" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_101" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1313" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_103" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U949" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_102" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1314" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_104" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U950" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_103" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1315" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_105" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U951" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_104" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1316" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_106" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U952" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_105" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1317" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_107" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U953" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_106" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1318" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_108" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U954" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_107" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1319" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_109" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U955" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_108" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1320" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_110" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U956" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_109" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1321" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_111" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U957" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_110" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1322" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U958" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_111" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1323" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_113" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U959" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_112" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1324" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_114" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U960" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_113" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1325" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_115" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U961" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_114" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1326" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_116" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U962" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_115" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1327" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_117" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U963" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_116" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1328" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_118" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U964" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_117" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1329" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_119" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U965" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_118" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1330" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_120" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U966" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_119" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U473" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U474" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U475" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U476" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U477" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U478" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U479" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U480" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U481" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U482" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U483" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U484" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U485" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U486" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U487" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U488" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U489" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U490" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U491" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U492" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U493" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U494" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U495" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U496" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U497" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U498" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U499" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U500" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U501" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U502" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U503" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U504" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U505" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U506" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U507" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U508" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U509" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U510" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U511" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U512" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U513" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U514" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U515" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U516" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U517" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U518" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U519" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U520" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U521" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U522" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U523" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U524" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_50" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U525" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U526" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_52" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U527" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U528" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U529" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_55" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U530" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U531" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U532" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_58" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U533" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_59" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U656" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="sum2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U657" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="sum2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U658" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="sum2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U659" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="sum2_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U660" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="sum2_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U661" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="sum2_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U662" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="sum2_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U663" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="sum2_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U664" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="sum2_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U665" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="sum2_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U666" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="sum2_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U667" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="sum2_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U668" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="sum2_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U669" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="sum2_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U670" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="sum2_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U671" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="sum2_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U672" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="sum2_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U673" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="sum2_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U674" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="sum2_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U675" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="sum2_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U676" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="sum2_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U677" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="sum2_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U678" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="sum2_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U679" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="sum2_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U680" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="sum2_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U681" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="sum2_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U682" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="sum2_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U683" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="sum2_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U684" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="sum2_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U685" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="sum2_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U686" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="sum2_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U749" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" STORAGESUBTYPE="" URAM="0" VARIABLE="add" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U750" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" STORAGESUBTYPE="" URAM="0" VARIABLE="add408_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U751" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" STORAGESUBTYPE="" URAM="0" VARIABLE="add408_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U752" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" STORAGESUBTYPE="" URAM="0" VARIABLE="add408_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U753" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" STORAGESUBTYPE="" URAM="0" VARIABLE="add408_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U754" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" STORAGESUBTYPE="" URAM="0" VARIABLE="add408_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U755" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" STORAGESUBTYPE="" URAM="0" VARIABLE="add408_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U756" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" STORAGESUBTYPE="" URAM="0" VARIABLE="add408_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U757" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" STORAGESUBTYPE="" URAM="0" VARIABLE="add408_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U758" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" STORAGESUBTYPE="" URAM="0" VARIABLE="add408_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U759" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" STORAGESUBTYPE="" URAM="0" VARIABLE="add408_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U760" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" STORAGESUBTYPE="" URAM="0" VARIABLE="add408_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U761" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" STORAGESUBTYPE="" URAM="0" VARIABLE="add408_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U762" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" STORAGESUBTYPE="" URAM="0" VARIABLE="add408_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U763" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" STORAGESUBTYPE="" URAM="0" VARIABLE="add408_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U764" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" STORAGESUBTYPE="" URAM="0" VARIABLE="add408_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U797" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247" STORAGESUBTYPE="" URAM="0" VARIABLE="add1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U798" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247" STORAGESUBTYPE="" URAM="0" VARIABLE="add430_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U799" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247" STORAGESUBTYPE="" URAM="0" VARIABLE="add430_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U800" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247" STORAGESUBTYPE="" URAM="0" VARIABLE="add430_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U801" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247" STORAGESUBTYPE="" URAM="0" VARIABLE="add430_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U802" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247" STORAGESUBTYPE="" URAM="0" VARIABLE="add430_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U803" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247" STORAGESUBTYPE="" URAM="0" VARIABLE="add430_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U804" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247" STORAGESUBTYPE="" URAM="0" VARIABLE="add430_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U821" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:253" STORAGESUBTYPE="" URAM="0" VARIABLE="add2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U822" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:253" STORAGESUBTYPE="" URAM="0" VARIABLE="add452_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U823" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:253" STORAGESUBTYPE="" URAM="0" VARIABLE="add452_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U824" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:253" STORAGESUBTYPE="" URAM="0" VARIABLE="add452_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U833" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:259" STORAGESUBTYPE="" URAM="0" VARIABLE="add3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U834" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:259" STORAGESUBTYPE="" URAM="0" VARIABLE="add474_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U839" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:261" STORAGESUBTYPE="" URAM="0" VARIABLE="sum7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U842" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:262" STORAGESUBTYPE="" URAM="0" VARIABLE="add5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1331" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_121" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U967" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_120" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1332" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_122" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U968" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_121" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1333" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_123" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_122" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1334" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_124" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_123" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1335" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_125" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_124" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1336" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_126" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_125" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1337" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_127" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_126" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1338" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_128" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U974" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_127" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1339" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_129" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U975" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_128" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1340" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_130" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U976" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_129" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1341" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_131" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U977" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_130" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1342" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_132" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U978" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_131" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1343" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_133" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U979" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_132" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1344" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_134" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U980" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_133" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1345" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_135" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U981" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_134" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1346" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_136" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U982" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_135" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1347" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_137" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U983" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_136" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1348" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_138" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U984" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_137" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1349" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_139" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U985" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_138" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1350" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_140" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U986" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_139" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1351" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_141" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U987" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_140" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1352" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_142" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U988" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_141" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1353" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_143" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U989" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_142" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1354" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_144" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U990" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_143" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1355" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_145" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U991" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_144" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1356" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_146" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U992" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_145" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1357" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_147" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U993" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_146" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1358" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_148" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U994" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_147" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1359" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_149" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U995" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_148" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1360" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_150" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U996" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_149" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1361" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_151" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U997" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_150" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1362" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_152" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U998" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_151" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1363" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_153" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U999" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_152" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1364" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_154" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1000" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_153" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1365" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_155" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1001" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_154" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1366" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_156" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1002" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_155" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1367" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_157" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1003" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_156" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1368" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_158" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1004" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_157" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1369" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_159" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1005" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_158" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1370" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_160" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1006" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_159" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1371" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_161" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1007" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_160" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1372" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_162" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1008" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_161" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1373" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_163" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1009" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_162" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1374" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_164" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1010" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_163" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1375" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_165" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1011" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_164" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1376" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_166" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1012" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_165" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1377" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_167" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1013" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_166" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1378" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_168" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1014" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_167" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1379" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_169" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1015" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_168" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1380" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_170" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1016" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_169" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1381" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_171" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1017" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_170" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1382" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_172" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1018" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_171" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1383" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_173" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1019" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_172" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1384" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_174" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1020" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_173" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1385" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_175" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1021" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_174" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1386" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_176" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1022" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_175" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1387" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_177" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1023" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_176" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1388" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_178" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1024" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_177" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1389" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_179" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1025" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_178" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1390" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_180" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1026" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_179" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1391" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_181" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1027" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_180" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1392" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_182" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1028" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_181" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1393" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_183" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1029" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_182" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1394" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_184" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1030" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_183" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1395" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_185" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1031" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_184" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1396" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_186" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1032" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_185" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1397" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_187" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1033" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_186" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1398" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_188" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1034" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_187" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1399" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_189" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1035" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_188" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1400" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_190" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1036" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_189" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1401" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_191" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1037" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_190" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1402" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_192" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1038" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_191" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1403" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_193" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1039" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_192" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1404" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_194" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1040" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_193" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1405" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_195" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1041" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_194" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1406" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_196" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1042" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_195" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1407" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_197" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1043" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_196" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1408" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_198" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1044" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_197" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1409" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_199" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1045" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_198" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1410" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_200" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1046" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_199" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1411" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_201" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1047" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_200" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1412" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_202" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1048" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_201" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1413" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_203" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1049" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_202" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1414" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_204" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1050" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_203" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1415" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_205" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1051" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_204" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1416" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_206" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1052" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_205" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1417" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_207" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1053" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_206" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1418" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_208" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1054" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_207" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1419" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_209" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1055" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_208" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1420" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_210" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1056" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_209" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1421" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_211" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1057" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_210" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1422" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_212" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1058" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_211" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1423" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_213" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1059" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_212" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1424" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_214" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1060" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_213" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1425" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_215" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1061" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_214" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1426" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_216" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1062" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_215" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1427" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_217" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1063" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_216" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1428" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_218" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1064" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_217" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1429" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_219" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1065" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_218" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1430" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_220" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1066" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_219" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1431" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_221" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1067" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_220" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1432" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_222" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1068" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_221" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1433" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_223" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1069" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_222" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1434" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_224" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1070" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_223" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1435" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_225" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1071" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_224" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1436" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_226" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1072" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_225" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1437" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_227" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1073" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_226" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1438" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_228" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1074" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_227" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1439" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_229" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1075" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_228" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1440" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_230" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1076" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_229" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1441" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_231" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1077" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_230" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1442" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_232" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1078" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_231" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1443" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_233" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1079" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_232" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1444" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_234" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1080" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_233" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1445" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_235" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1081" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_234" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1446" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_236" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1082" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_235" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1447" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_237" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1083" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_236" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1448" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_238" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1084" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_237" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1449" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_239" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1085" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_238" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1450" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_240" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1086" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_239" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1451" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_241" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1087" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_240" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U534" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U535" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_61" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U536" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_62" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U537" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U538" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U539" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_65" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U540" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U541" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_67" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U542" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_68" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U543" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U544" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_70" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U545" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_71" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U546" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_72" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U547" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_73" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U548" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_74" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U549" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_75" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U550" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_76" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U551" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_77" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U552" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_78" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U553" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_79" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U554" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_80" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U555" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_81" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U556" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_82" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U557" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_83" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U558" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_84" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U559" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_85" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U560" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_86" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U561" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_87" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U562" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_88" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U563" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_89" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U564" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_90" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U565" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_91" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U566" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_92" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U567" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_93" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U568" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_94" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U569" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_95" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U570" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_96" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U571" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_97" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U572" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_98" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U573" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_99" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U574" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_100" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U575" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_101" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U576" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_102" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U577" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_103" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U578" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_104" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U579" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_105" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U580" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_106" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U581" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_107" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U582" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_108" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U583" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_109" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U584" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_110" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U585" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_111" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U586" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_112" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U587" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_113" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U588" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_114" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U589" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_115" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U590" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_116" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U591" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_117" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U592" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_118" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U593" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_119" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U594" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_120" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U687" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="sum2_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U688" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="sum2_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U689" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="sum2_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U690" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="sum2_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U691" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="sum2_34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U692" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="sum2_35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U693" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="sum2_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U694" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="sum2_37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U695" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="sum2_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U696" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="sum2_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U697" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="sum2_40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U698" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="sum2_41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U699" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="sum2_42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U700" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="sum2_43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U701" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="sum2_44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U702" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="sum2_45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U703" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="sum2_46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U704" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="sum2_47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U705" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="sum2_48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U706" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="sum2_49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U707" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="sum2_50" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U708" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="sum2_51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U709" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="sum2_52" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U710" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="sum2_53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U711" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="sum2_54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U712" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="sum2_55" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U713" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="sum2_56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U714" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="sum2_57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U715" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="sum2_58" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U716" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="sum2_59" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U717" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="sum2_60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U765" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" STORAGESUBTYPE="" URAM="0" VARIABLE="add408_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U766" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" STORAGESUBTYPE="" URAM="0" VARIABLE="add408_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U767" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" STORAGESUBTYPE="" URAM="0" VARIABLE="add408_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U768" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" STORAGESUBTYPE="" URAM="0" VARIABLE="add408_1_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U769" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" STORAGESUBTYPE="" URAM="0" VARIABLE="add408_1_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U770" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" STORAGESUBTYPE="" URAM="0" VARIABLE="add408_1_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U771" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" STORAGESUBTYPE="" URAM="0" VARIABLE="add408_1_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U772" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" STORAGESUBTYPE="" URAM="0" VARIABLE="add408_1_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U773" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" STORAGESUBTYPE="" URAM="0" VARIABLE="add408_1_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U774" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" STORAGESUBTYPE="" URAM="0" VARIABLE="add408_1_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U775" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" STORAGESUBTYPE="" URAM="0" VARIABLE="add408_1_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U776" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" STORAGESUBTYPE="" URAM="0" VARIABLE="add408_1_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U777" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" STORAGESUBTYPE="" URAM="0" VARIABLE="add408_1_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U778" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" STORAGESUBTYPE="" URAM="0" VARIABLE="add408_1_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U779" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" STORAGESUBTYPE="" URAM="0" VARIABLE="add408_1_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U780" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" STORAGESUBTYPE="" URAM="0" VARIABLE="add408_1_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U805" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247" STORAGESUBTYPE="" URAM="0" VARIABLE="add430_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U806" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247" STORAGESUBTYPE="" URAM="0" VARIABLE="add430_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U807" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247" STORAGESUBTYPE="" URAM="0" VARIABLE="add430_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U808" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247" STORAGESUBTYPE="" URAM="0" VARIABLE="add430_1_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U809" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247" STORAGESUBTYPE="" URAM="0" VARIABLE="add430_1_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U810" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247" STORAGESUBTYPE="" URAM="0" VARIABLE="add430_1_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U811" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247" STORAGESUBTYPE="" URAM="0" VARIABLE="add430_1_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U812" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247" STORAGESUBTYPE="" URAM="0" VARIABLE="add430_1_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U825" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:253" STORAGESUBTYPE="" URAM="0" VARIABLE="add452_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U826" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:253" STORAGESUBTYPE="" URAM="0" VARIABLE="add452_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U827" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:253" STORAGESUBTYPE="" URAM="0" VARIABLE="add452_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U828" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:253" STORAGESUBTYPE="" URAM="0" VARIABLE="add452_1_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U835" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:259" STORAGESUBTYPE="" URAM="0" VARIABLE="add474_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U836" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:259" STORAGESUBTYPE="" URAM="0" VARIABLE="add474_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U840" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:261" STORAGESUBTYPE="" URAM="0" VARIABLE="sum7_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U843" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:262" STORAGESUBTYPE="" URAM="0" VARIABLE="add495_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1452" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_242" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1088" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_241" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1453" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_243" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1089" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_242" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1454" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_244" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1090" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_243" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1455" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_245" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1091" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_244" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1456" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_246" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1092" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_245" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1457" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_247" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1093" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_246" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1458" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_248" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1094" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_247" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1459" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_249" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1095" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_248" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1460" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_250" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1096" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_249" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1461" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_251" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1097" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_250" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1462" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_252" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1098" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_251" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1463" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_253" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1099" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_252" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1464" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_254" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1100" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_253" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1465" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_255" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1101" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_254" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1466" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_256" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1102" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_255" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1467" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_257" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1103" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_256" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1468" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_258" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1104" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_257" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1469" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_259" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1105" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_258" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1470" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_260" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1106" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_259" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1471" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_261" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1107" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_260" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1472" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_262" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1108" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_261" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1473" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_263" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1109" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_262" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1474" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_264" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1110" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_263" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1475" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_265" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1111" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_264" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1476" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_266" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1112" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_265" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1477" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_267" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1113" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_266" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1478" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_268" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1114" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_267" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1479" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_269" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1115" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_268" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1480" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_270" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1116" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_269" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1481" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_271" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1117" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_270" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1482" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_272" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1118" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_271" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1483" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_273" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1119" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_272" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1484" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_274" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1120" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_273" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1485" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_275" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1121" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_274" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1486" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_276" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1122" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_275" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1487" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_277" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1123" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_276" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1488" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_278" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1124" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_277" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1489" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_279" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1125" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_278" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1490" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_280" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1126" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_279" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1491" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_281" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1127" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_280" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1492" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_282" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1128" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_281" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1493" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_283" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1129" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_282" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1494" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_284" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1130" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_283" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1495" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_285" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1131" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_284" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1496" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_286" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1132" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_285" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1497" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_287" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1133" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_286" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1498" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_288" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1134" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_287" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1499" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_289" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1135" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_288" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1500" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_290" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1136" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_289" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1501" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_291" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1137" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_290" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1502" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_292" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1138" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_291" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1503" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_293" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1139" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_292" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1504" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_294" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1140" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_293" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1505" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_295" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1141" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_294" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1506" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_296" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1142" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_295" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1507" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_297" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1143" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_296" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1508" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_298" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1144" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_297" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1509" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_299" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1145" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_298" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1510" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_300" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1146" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_299" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1511" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_301" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1147" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_300" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1512" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_302" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1148" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_301" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1513" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_303" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1149" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_302" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1514" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_304" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1150" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_303" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1515" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_305" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1151" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_304" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1516" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_306" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1152" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_305" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1517" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_307" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1153" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_306" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1518" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_308" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1154" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_307" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1519" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_309" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1155" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_308" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1520" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_310" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1156" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_309" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1521" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_311" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1157" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_310" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1522" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_312" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1158" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_311" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1523" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_313" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1159" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_312" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1524" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_314" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1160" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_313" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1525" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_315" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1161" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_314" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1526" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_316" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1162" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_315" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1527" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_317" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1163" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_316" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1528" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_318" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1164" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_317" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1529" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_319" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1165" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_318" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1530" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_320" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1166" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_319" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1531" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_321" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1167" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_320" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1532" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_322" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1168" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_321" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1533" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_323" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1169" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_322" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1534" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_324" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1170" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_323" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1535" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_325" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1171" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_324" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1536" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_326" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1172" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_325" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1537" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_327" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1173" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_326" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1538" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_328" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1174" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_327" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1539" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_329" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1175" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_328" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1540" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_330" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1176" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_329" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1541" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_331" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1177" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_330" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1542" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_332" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1178" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_331" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1543" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_333" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1179" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_332" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1544" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_334" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1180" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_333" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1545" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_335" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1181" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_334" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1546" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_336" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1182" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_335" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1547" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_337" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1183" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_336" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1548" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_338" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1184" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_337" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1549" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_339" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1185" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_338" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1550" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_340" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1186" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_339" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1551" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_341" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1187" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_340" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1552" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_342" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1188" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_341" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1553" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_343" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1189" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_342" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1554" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_344" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1190" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_343" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1555" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_345" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1191" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_344" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1556" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_346" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1192" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_345" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1557" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_347" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1193" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_346" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1558" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_348" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1194" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_347" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1559" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_349" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1195" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_348" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1560" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_350" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1196" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_349" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1561" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_351" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1197" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_350" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1562" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_352" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1198" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_351" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1563" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_353" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1199" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_352" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1564" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_354" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1200" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_353" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1565" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_355" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1201" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_354" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1566" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_356" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1202" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_355" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1567" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_357" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1203" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_356" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1568" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_358" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1204" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_357" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1569" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_359" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1205" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_358" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1570" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_360" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1206" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_359" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1571" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_361" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1207" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_360" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_193_7_32_1_1_U1572" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_362" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="L1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1208" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_361" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U595" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_121" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U596" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_122" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U597" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_123" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U598" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_124" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U599" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_125" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U600" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_126" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U601" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_127" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U602" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_128" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U603" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_129" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U604" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_130" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U605" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_131" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U606" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_132" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U607" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_133" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U608" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_134" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U609" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_135" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U610" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_136" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U611" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_137" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U612" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_138" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U613" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_139" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U614" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_140" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U615" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_141" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U616" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_142" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U617" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_143" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U618" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_144" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U619" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_145" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U620" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_146" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U621" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_147" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U622" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_148" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U623" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_149" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U624" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_150" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U625" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_151" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U626" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_152" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U627" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_153" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U628" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_154" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U629" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_155" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U630" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_156" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U631" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_157" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U632" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_158" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U633" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_159" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U634" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_160" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U635" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_161" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U636" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_162" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U637" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_163" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U638" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_164" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U639" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_165" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U640" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_166" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U641" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_167" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U642" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_168" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U643" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_169" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U644" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_170" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U645" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_171" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U646" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_172" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U647" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_173" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U648" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_174" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U649" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_175" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U650" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_176" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U651" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_177" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U652" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_178" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U653" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_179" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U654" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_180" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U655" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_181" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U718" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="sum2_61" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U719" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="sum2_62" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U720" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="sum2_63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U721" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="sum2_64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U722" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="sum2_65" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U723" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="sum2_66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U724" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="sum2_67" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U725" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="sum2_68" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U726" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="sum2_69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U727" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="sum2_70" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U728" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="sum2_71" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U729" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="sum2_72" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U730" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="sum2_73" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U731" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="sum2_74" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U732" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="sum2_75" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U733" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="sum2_76" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U734" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="sum2_77" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U735" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="sum2_78" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U736" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="sum2_79" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U737" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="sum2_80" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U738" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="sum2_81" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U739" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="sum2_82" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U740" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="sum2_83" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U741" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="sum2_84" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U742" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="sum2_85" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U743" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="sum2_86" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U744" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="sum2_87" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U745" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="sum2_88" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U746" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="sum2_89" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U747" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="sum2_90" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U748" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="sum2_91" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U781" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" STORAGESUBTYPE="" URAM="0" VARIABLE="add408_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U782" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" STORAGESUBTYPE="" URAM="0" VARIABLE="add408_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U783" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" STORAGESUBTYPE="" URAM="0" VARIABLE="add408_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U784" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" STORAGESUBTYPE="" URAM="0" VARIABLE="add408_2_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U785" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" STORAGESUBTYPE="" URAM="0" VARIABLE="add408_2_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U786" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" STORAGESUBTYPE="" URAM="0" VARIABLE="add408_2_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U787" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" STORAGESUBTYPE="" URAM="0" VARIABLE="add408_2_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U788" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" STORAGESUBTYPE="" URAM="0" VARIABLE="add408_2_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U789" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" STORAGESUBTYPE="" URAM="0" VARIABLE="add408_2_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U790" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" STORAGESUBTYPE="" URAM="0" VARIABLE="add408_2_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U791" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" STORAGESUBTYPE="" URAM="0" VARIABLE="add408_2_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U792" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" STORAGESUBTYPE="" URAM="0" VARIABLE="add408_2_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U793" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" STORAGESUBTYPE="" URAM="0" VARIABLE="add408_2_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U794" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" STORAGESUBTYPE="" URAM="0" VARIABLE="add408_2_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U795" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" STORAGESUBTYPE="" URAM="0" VARIABLE="add408_2_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U796" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241" STORAGESUBTYPE="" URAM="0" VARIABLE="add408_2_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U813" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247" STORAGESUBTYPE="" URAM="0" VARIABLE="add430_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U814" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247" STORAGESUBTYPE="" URAM="0" VARIABLE="add430_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U815" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247" STORAGESUBTYPE="" URAM="0" VARIABLE="add430_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U816" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247" STORAGESUBTYPE="" URAM="0" VARIABLE="add430_2_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U817" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247" STORAGESUBTYPE="" URAM="0" VARIABLE="add430_2_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U818" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247" STORAGESUBTYPE="" URAM="0" VARIABLE="add430_2_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U819" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247" STORAGESUBTYPE="" URAM="0" VARIABLE="add430_2_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U820" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247" STORAGESUBTYPE="" URAM="0" VARIABLE="add430_2_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U829" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:253" STORAGESUBTYPE="" URAM="0" VARIABLE="add452_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U830" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:253" STORAGESUBTYPE="" URAM="0" VARIABLE="add452_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U831" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:253" STORAGESUBTYPE="" URAM="0" VARIABLE="add452_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U832" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:253" STORAGESUBTYPE="" URAM="0" VARIABLE="add452_2_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U837" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:259" STORAGESUBTYPE="" URAM="0" VARIABLE="add474_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U838" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:259" STORAGESUBTYPE="" URAM="0" VARIABLE="add474_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U841" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:261" STORAGESUBTYPE="" URAM="0" VARIABLE="sum7_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U844" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:262" STORAGESUBTYPE="" URAM="0" VARIABLE="filter_out" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U845" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:267" STORAGESUBTYPE="" URAM="0" VARIABLE="out" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln270_fu_218306_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:270" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln270" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln270_1_fu_218312_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:270" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln270_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln270_fu_218318_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:270" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln270" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="L1" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U1209" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:270" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_363" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln270_fu_218324_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:270" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln270" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln274_3_fu_218231_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:274" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln274_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln274_1_fu_218259_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:274" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln274_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="L1" OPTYPE="select" PRAGMA="" RTLNAME="empty_fu_218330_p3" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:270" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="bias_U" SOURCE="" STORAGESIZE="32 96 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="bias" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv1</Name>
            <Loops>
                <L5>
                    <L6/>
                </L5>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>909365</Best-caseLatency>
                    <Average-caseLatency>909365</Average-caseLatency>
                    <Worst-caseLatency>909365</Worst-caseLatency>
                    <Best-caseRealTimeLatency>9.094 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>9.094 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>9.094 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>909366</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L5>
                        <Name>L5</Name>
                        <Slack>7.30</Slack>
                        <TripCount>55</TripCount>
                        <Latency>904585</Latency>
                        <AbsoluteTimeLatency>9.046 ms</AbsoluteTimeLatency>
                        <IterationLatency>16447</IterationLatency>
                        <PipelineDepth>16447</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <L6>
                            <Name>L6</Name>
                            <Slack>7.30</Slack>
                            <TripCount>55</TripCount>
                            <Latency>16445</Latency>
                            <AbsoluteTimeLatency>0.164 ms</AbsoluteTimeLatency>
                            <IterationLatency>299</IterationLatency>
                            <PipelineDepth>299</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_conv1_Pipeline_L7_fu_1651</Instance>
                                <Instance>grp_conv1_Pipeline_L1_fu_2040</Instance>
                            </InstanceList>
                        </L6>
                    </L5>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:107</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L5>
                            <Name>L5</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:107</SourceLocation>
                            <L6>
                                <Name>L6</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:110</SourceLocation>
                            </L6>
                        </L5>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>19</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>3</UTIL_BRAM>
                    <DSP>1836</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>106</UTIL_DSP>
                    <FF>184241</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>39</UTIL_FF>
                    <LUT>314285</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>136</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="line_buffer_3D_U" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:64" STORAGESIZE="32 681 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="line_buffer_3D" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="line_buffer_3D_1_U" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:64" STORAGESIZE="32 681 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="line_buffer_3D_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="line_buffer_3D_2_U" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:64" STORAGESIZE="32 681 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="line_buffer_3D_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="line_buffer_3D_3_U" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:64" STORAGESIZE="32 681 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="line_buffer_3D_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="line_buffer_3D_4_U" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:64" STORAGESIZE="32 681 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="line_buffer_3D_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="line_buffer_3D_5_U" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:64" STORAGESIZE="32 681 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="line_buffer_3D_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="line_buffer_3D_6_U" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:64" STORAGESIZE="32 681 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="line_buffer_3D_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln107_2_fu_2438_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:107" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln107_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln107_fu_2444_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:107" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln107" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln107_1_fu_2450_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:107" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln107_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L5" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_2460_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_7ns_12_1_1_U1945" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_9ns_16_1_1_U1946" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:107" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln110_fu_2492_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln110" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_1_fu_2498_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L6" OPTYPE="add" PRAGMA="" RTLNAME="empty_40_fu_2513_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L6" OPTYPE="add" PRAGMA="" RTLNAME="empty_41_fu_2520_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L6" OPTYPE="add" PRAGMA="" RTLNAME="empty_42_fu_2527_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L6" OPTYPE="add" PRAGMA="" RTLNAME="empty_43_fu_2534_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_fu_2550_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln107_fu_2556_p2" SOURCE="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:107" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln107" VISIBLE="true"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="4" BUNDLEDNAME="gmem" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="inp_img" index="0" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="inp_img_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="inp_img_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="out_img" index="1" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="out_img_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="out_img_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="6" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="inp_img_1" access="W" description="Data signal of inp_img" range="32">
                    <fields>
                        <field offset="0" width="32" name="inp_img" access="W" description="Bit 31 to 0 of inp_img"/>
                    </fields>
                </register>
                <register offset="0x14" name="inp_img_2" access="W" description="Data signal of inp_img" range="32">
                    <fields>
                        <field offset="0" width="32" name="inp_img" access="W" description="Bit 63 to 32 of inp_img"/>
                    </fields>
                </register>
                <register offset="0x1c" name="out_img_1" access="W" description="Data signal of out_img" range="32">
                    <fields>
                        <field offset="0" width="32" name="out_img" access="W" description="Bit 31 to 0 of out_img"/>
                    </fields>
                </register>
                <register offset="0x20" name="out_img_2" access="W" description="Data signal of out_img" range="32">
                    <fields>
                        <field offset="0" width="32" name="out_img" access="W" description="Bit 63 to 32 of out_img"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="inp_img"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="out_img"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem_" paramPrefix="C_M_AXI_GMEM_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_ARADDR</port>
                <port>m_axi_gmem_ARBURST</port>
                <port>m_axi_gmem_ARCACHE</port>
                <port>m_axi_gmem_ARID</port>
                <port>m_axi_gmem_ARLEN</port>
                <port>m_axi_gmem_ARLOCK</port>
                <port>m_axi_gmem_ARPROT</port>
                <port>m_axi_gmem_ARQOS</port>
                <port>m_axi_gmem_ARREADY</port>
                <port>m_axi_gmem_ARREGION</port>
                <port>m_axi_gmem_ARSIZE</port>
                <port>m_axi_gmem_ARUSER</port>
                <port>m_axi_gmem_ARVALID</port>
                <port>m_axi_gmem_AWADDR</port>
                <port>m_axi_gmem_AWBURST</port>
                <port>m_axi_gmem_AWCACHE</port>
                <port>m_axi_gmem_AWID</port>
                <port>m_axi_gmem_AWLEN</port>
                <port>m_axi_gmem_AWLOCK</port>
                <port>m_axi_gmem_AWPROT</port>
                <port>m_axi_gmem_AWQOS</port>
                <port>m_axi_gmem_AWREADY</port>
                <port>m_axi_gmem_AWREGION</port>
                <port>m_axi_gmem_AWSIZE</port>
                <port>m_axi_gmem_AWUSER</port>
                <port>m_axi_gmem_AWVALID</port>
                <port>m_axi_gmem_BID</port>
                <port>m_axi_gmem_BREADY</port>
                <port>m_axi_gmem_BRESP</port>
                <port>m_axi_gmem_BUSER</port>
                <port>m_axi_gmem_BVALID</port>
                <port>m_axi_gmem_RDATA</port>
                <port>m_axi_gmem_RID</port>
                <port>m_axi_gmem_RLAST</port>
                <port>m_axi_gmem_RREADY</port>
                <port>m_axi_gmem_RRESP</port>
                <port>m_axi_gmem_RUSER</port>
                <port>m_axi_gmem_RVALID</port>
                <port>m_axi_gmem_WDATA</port>
                <port>m_axi_gmem_WID</port>
                <port>m_axi_gmem_WLAST</port>
                <port>m_axi_gmem_WREADY</port>
                <port>m_axi_gmem_WSTRB</port>
                <port>m_axi_gmem_WUSER</port>
                <port>m_axi_gmem_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="inp_img"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="inp_img"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="out_img"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="out_img"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="13">Interface, Read/Write, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_gmem">READ_WRITE, 32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=4</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 6, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">inp_img_1, 0x10, 32, W, Data signal of inp_img, </column>
                    <column name="s_axi_control">inp_img_2, 0x14, 32, W, Data signal of inp_img, </column>
                    <column name="s_axi_control">out_img_1, 0x1c, 32, W, Data signal of out_img, </column>
                    <column name="s_axi_control">out_img_2, 0x20, 32, W, Data signal of out_img, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="inp_img">inout, float*</column>
                    <column name="out_img">inout, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="inp_img">m_axi_gmem, interface, , channel=0</column>
                    <column name="inp_img">s_axi_control, register, offset, name=inp_img_1 offset=0x10 range=32</column>
                    <column name="inp_img">s_axi_control, register, offset, name=inp_img_2 offset=0x14 range=32</column>
                    <column name="out_img">m_axi_gmem, interface, , channel=0</column>
                    <column name="out_img">s_axi_control, register, offset, name=out_img_1 offset=0x1c range=32</column>
                    <column name="out_img">s_axi_control, register, offset, name=out_img_2 offset=0x20 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_gmem">read, 1589, 32, L3, AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93:5</column>
                    <column name="m_axi_gmem">read, 3, 32, , </column>
                    <column name="m_axi_gmem">read, 7, 32, , </column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_gmem">inp_img, AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:98:28, read, Widen Fail, , L4, AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:95:5, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">inp_img, AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:98:28, read, Fail, , L2, AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91:5, 214-230, Stride is incompatible</column>
                    <column name="m_axi_gmem">inp_img, AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:98:28, read, Inferred, 1589, L3, AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93:5, , </column>
                    <column name="m_axi_gmem">inp_img, AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:122:6, read, Widen Fail, , , , 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">inp_img, AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:122:6, read, Inferred, 3, L7, AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114:5, , </column>
                    <column name="m_axi_gmem">inp_img, AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:144:44, read, Widen Fail, , , , 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">inp_img, AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:144:44, read, Fail, , L7, AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114:5, 214-230, Stride is incompatible</column>
                    <column name="m_axi_gmem">inp_img, AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:144:44, read, Inferred, 7, L7, AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114:5, , </column>
                    <column name="m_axi_gmem">inp_img, AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:181:45, read, Fail, , L7, AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114:5, 214-230, Stride is incompatible</column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="allocation" location="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:36" status="invalid" parentFunction="conv1" variable="" isDirective="0" options="instances=fmul">
            <Msg msg_id="207-5570" msg_severity="WARNING" msg_body="unexpected pragma argument 'fmul', expects function/operation"/>
        </Pragma>
        <Pragma type="interface" location="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:37" status="valid" parentFunction="conv1" variable="inp_img" isDirective="0" options="m_axi port=inp_img offset=slave bundle=gmem"/>
        <Pragma type="interface" location="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:38" status="valid" parentFunction="conv1" variable="out_img" isDirective="0" options="m_axi port=out_img offset=slave bundle=gmem"/>
        <Pragma type="interface" location="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:40" status="valid" parentFunction="conv1" variable="inp_img" isDirective="0" options="s_axilite port=inp_img bundle=control"/>
        <Pragma type="interface" location="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:41" status="valid" parentFunction="conv1" variable="out_img" isDirective="0" options="s_axilite port=out_img bundle=control"/>
        <Pragma type="interface" location="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:43" status="valid" parentFunction="conv1" variable="return" isDirective="0" options="s_axilite port=return bundle=control"/>
        <Pragma type="array_partition" location="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:50" status="valid" parentFunction="conv1" variable="filter_local" isDirective="0" options="variable=filter_local complete dim=0"/>
        <Pragma type="array_partition" location="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:59" status="valid" parentFunction="conv1" variable="window_3D" isDirective="0" options="variable=window_3D complete dim=0"/>
        <Pragma type="array_partition" location="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:61" status="valid" parentFunction="conv1" variable="right_col_3D" isDirective="0" options="variable=right_col_3D complete dim=0"/>
        <Pragma type="array_partition" location="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:63" status="valid" parentFunction="conv1" variable="right_col_3D_l" isDirective="0" options="variable=right_col_3D_l complete dim=0"/>
        <Pragma type="array_partition" location="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:65" status="valid" parentFunction="conv1" variable="line_buffer_3D" isDirective="0" options="variable=line_buffer_3D complete dim=2"/>
        <Pragma type="array_partition" location="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:67" status="valid" parentFunction="conv1" variable="new_pixels" isDirective="0" options="variable=new_pixels complete dim=0"/>
        <Pragma type="array_partition" location="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:69" status="valid" parentFunction="conv1" variable="new_pixels_l" isDirective="0" options="variable=new_pixels_l complete dim=0"/>
        <Pragma type="array_partition" location="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:72" status="valid" parentFunction="conv1" variable="lm" isDirective="0" options="variable=lm complete dim=0"/>
        <Pragma type="array_partition" location="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:75" status="valid" parentFunction="conv1" variable="sum" isDirective="0" options="variable=sum complete dim=0"/>
        <Pragma type="array_partition" location="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:77" status="valid" parentFunction="conv1" variable="sum2" isDirective="0" options="variable=sum2 complete dim=0"/>
        <Pragma type="array_partition" location="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:79" status="valid" parentFunction="conv1" variable="sum3" isDirective="0" options="variable=sum3 complete dim=1"/>
        <Pragma type="array_partition" location="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:81" status="valid" parentFunction="conv1" variable="sum4" isDirective="0" options="variable=sum4 complete dim=0"/>
        <Pragma type="array_partition" location="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:83" status="valid" parentFunction="conv1" variable="sum5" isDirective="0" options="variable=sum5 complete dim=0"/>
        <Pragma type="array_partition" location="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:85" status="valid" parentFunction="conv1" variable="sum6" isDirective="0" options="variable=sum6 complete dim=0"/>
        <Pragma type="pipeline" location="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:97" status="valid" parentFunction="conv1" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:117" status="valid" parentFunction="conv1" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:214" status="valid" parentFunction="conv1" variable="" isDirective="0" options=""/>
        <Pragma type="interface" location="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:37" status="valid" parentFunction="conv2" variable="inp_img" isDirective="0" options="m_axi port=inp_img offset=slave bundle=gmem0"/>
        <Pragma type="interface" location="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:38" status="valid" parentFunction="conv2" variable="out_img" isDirective="0" options="m_axi port=out_img offset=slave bundle=gmem0"/>
        <Pragma type="interface" location="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:39" status="valid" parentFunction="conv2" variable="filter" isDirective="0" options="m_axi port=filter offset=slave bundle=gmem0"/>
        <Pragma type="interface" location="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:40" status="valid" parentFunction="conv2" variable="bias" isDirective="0" options="m_axi port=bias offset=slave bundle=gmem0"/>
        <Pragma type="interface" location="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:42" status="valid" parentFunction="conv2" variable="inp_img" isDirective="0" options="s_axilite port=inp_img bundle=control"/>
        <Pragma type="interface" location="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:43" status="valid" parentFunction="conv2" variable="out_img" isDirective="0" options="s_axilite port=out_img bundle=control"/>
        <Pragma type="interface" location="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:44" status="valid" parentFunction="conv2" variable="filter" isDirective="0" options="s_axilite port=filter bundle=control"/>
        <Pragma type="interface" location="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:45" status="valid" parentFunction="conv2" variable="bias" isDirective="0" options="s_axilite port=bias bundle=control"/>
        <Pragma type="interface" location="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:47" status="valid" parentFunction="conv2" variable="return" isDirective="0" options="s_axilite port=return bundle=control"/>
        <Pragma type="array_partition" location="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:51" status="valid" parentFunction="conv2" variable="inp_image_local" isDirective="0" options="variable=inp_image_local cyclic factor=155 dim=1"/>
        <Pragma type="array_partition" location="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:53" status="valid" parentFunction="conv2" variable="inp_img_2D" isDirective="0" options="variable=inp_img_2D complete dim=0"/>
        <Pragma type="array_partition" location="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:55" status="valid" parentFunction="conv2" variable="filter_local" isDirective="0" options="variable=filter_local cyclic factor=25"/>
        <Pragma type="array_partition" location="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:57" status="valid" parentFunction="conv2" variable="filter_2D" isDirective="0" options="variable=filter_2D complete dim=0"/>
        <Pragma type="array_partition" location="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:59" status="valid" parentFunction="conv2" variable="window_2D" isDirective="0" options="variable=window_2D complete dim=0"/>
        <Pragma type="array_partition" location="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:61" status="valid" parentFunction="conv2" variable="conv_out" isDirective="0" options="variable=conv_out cyclic factor=27 dim=1"/>
        <Pragma type="array_partition" location="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:63" status="valid" parentFunction="conv2" variable="sh" isDirective="0" options="variable=sh complete dim=0"/>
        <Pragma type="pipeline" location="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:71" status="valid" parentFunction="conv2" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:80" status="valid" parentFunction="conv2" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:86" status="valid" parentFunction="conv2" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:94" status="valid" parentFunction="conv2" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:100" status="valid" parentFunction="conv2" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:110" status="valid" parentFunction="conv2" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:137" status="valid" parentFunction="conv2" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:158" status="valid" parentFunction="conv2" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:168" status="valid" parentFunction="conv2" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:174" status="valid" parentFunction="conv2" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:180" status="valid" parentFunction="conv2" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:187" status="valid" parentFunction="conv2" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:197" status="valid" parentFunction="conv2" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:222" status="valid" parentFunction="conv2" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

