Traceback (most recent call last):
  File "toplevel/size_test.py", line 76, in <module>
    brd.build(_top(brd.plat,nwidth,ndepth,ndens,fpwidths))         
  File "/home/cactus/proj/migen-playground/builder.py", line 8, in build
    plat.build(module) 
  File "/home/cactus/progs/migen/migen/build/altera/platform.py", line 22, in build
    return self.toolchain.build(self, *args, **kwargs)
  File "/home/cactus/progs/migen/migen/build/altera/quartus.py", line 138, in build
    _run_quartus(build_name, toolchain_path)
  File "/home/cactus/progs/migen/migen/build/altera/quartus.py", line 112, in _run_quartus
    raise OSError("Subprocess failed")
OSError: Subprocess failed
ense 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Sun Apr 23 21:02:01 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Warning (20028): Parallel compilation is not licensed and has been disabled
Warning (10229): Verilog HDL Expression warning at top.v(36): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 36
Warning (10229): Verilog HDL Expression warning at top.v(37): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 37
Warning (10229): Verilog HDL Expression warning at top.v(38): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 38
Warning (10229): Verilog HDL Expression warning at top.v(39): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 39
Warning (10229): Verilog HDL Expression warning at top.v(40): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 40
Warning (10229): Verilog HDL Expression warning at top.v(41): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 41
Warning (10229): Verilog HDL Expression warning at top.v(42): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 42
Warning (10229): Verilog HDL Expression warning at top.v(43): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 43
Warning (10229): Verilog HDL Expression warning at top.v(44): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 44
Warning (10229): Verilog HDL Expression warning at top.v(62): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 62
Warning (10229): Verilog HDL Expression warning at top.v(78): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 78
Warning (10229): Verilog HDL Expression warning at top.v(94): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 94
Warning (10229): Verilog HDL Expression warning at top.v(131): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 131
Warning (10229): Verilog HDL Expression warning at top.v(168): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 168
Warning (10229): Verilog HDL Expression warning at top.v(184): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 184
Warning (10229): Verilog HDL Expression warning at top.v(214): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 214
Warning (10229): Verilog HDL Expression warning at top.v(244): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 244
Warning (10229): Verilog HDL Expression warning at top.v(267): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 267
Warning (10229): Verilog HDL Expression warning at top.v(283): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 283
Warning (10229): Verilog HDL Expression warning at top.v(306): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 306
Warning (10229): Verilog HDL Expression warning at top.v(329): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 329
Warning (10229): Verilog HDL Expression warning at top.v(352): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 352
Warning (10229): Verilog HDL Expression warning at top.v(375): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 375
Warning (10229): Verilog HDL Expression warning at top.v(398): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 398
Warning (10229): Verilog HDL Expression warning at top.v(421): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 421
Warning (10229): Verilog HDL Expression warning at top.v(465): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 465
Warning (10229): Verilog HDL Expression warning at top.v(495): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 495
Warning (10229): Verilog HDL Expression warning at top.v(511): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 511
Warning (10229): Verilog HDL Expression warning at top.v(534): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 534
Warning (10229): Verilog HDL Expression warning at top.v(564): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 564
Warning (10229): Verilog HDL Expression warning at top.v(594): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 594
Warning (10229): Verilog HDL Expression warning at top.v(617): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 617
Warning (10229): Verilog HDL Expression warning at top.v(647): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 647
Warning (10229): Verilog HDL Expression warning at top.v(677): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 677
Warning (10229): Verilog HDL Expression warning at top.v(693): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 693
Warning (10229): Verilog HDL Expression warning at top.v(723): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 723
Warning (10229): Verilog HDL Expression warning at top.v(760): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 760
Warning (10229): Verilog HDL Expression warning at top.v(776): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 776
Warning (10229): Verilog HDL Expression warning at top.v(806): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 806
Warning (10229): Verilog HDL Expression warning at top.v(836): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 836
Warning (10229): Verilog HDL Expression warning at top.v(866): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 866
Warning (10229): Verilog HDL Expression warning at top.v(882): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 882
Warning (10229): Verilog HDL Expression warning at top.v(898): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 898
Warning (10229): Verilog HDL Expression warning at top.v(935): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 935
Warning (10229): Verilog HDL Expression warning at top.v(951): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 951
Warning (10229): Verilog HDL Expression warning at top.v(967): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 967
Warning (10229): Verilog HDL Expression warning at top.v(983): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 983
Warning (10229): Verilog HDL Expression warning at top.v(1013): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1013
Warning (10229): Verilog HDL Expression warning at top.v(1057): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1057
Warning (10229): Verilog HDL Expression warning at top.v(1087): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1087
Warning (10229): Verilog HDL Expression warning at top.v(1110): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1110
Warning (10229): Verilog HDL Expression warning at top.v(1133): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1133
Warning (10229): Verilog HDL Expression warning at top.v(1163): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1163
Warning (10229): Verilog HDL Expression warning at top.v(1179): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1179
Warning (10259): Verilog HDL error at top.v(1345): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1345
Warning (10259): Verilog HDL error at top.v(1347): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1347
Warning (10229): Verilog HDL Expression warning at top.v(1368): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1368
Warning (10259): Verilog HDL error at top.v(1372): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1372
Warning (10259): Verilog HDL error at top.v(1373): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1373
Warning (10229): Verilog HDL Expression warning at top.v(1401): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1401
Warning (10259): Verilog HDL error at top.v(1405): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1405
Warning (10259): Verilog HDL error at top.v(1406): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1406
Warning (10229): Verilog HDL Expression warning at top.v(1434): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1434
Warning (10259): Verilog HDL error at top.v(1438): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1438
Warning (10259): Verilog HDL error at top.v(1439): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1439
Warning (10259): Verilog HDL error at top.v(1451): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1451
Warning (10259): Verilog HDL error at top.v(1454): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1454
Warning (10229): Verilog HDL Expression warning at top.v(1485): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1485
Warning (10259): Verilog HDL error at top.v(1489): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1489
Warning (10259): Verilog HDL error at top.v(1490): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1490
Warning (10229): Verilog HDL Expression warning at top.v(1536): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1536
Warning (10259): Verilog HDL error at top.v(1540): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1540
Warning (10259): Verilog HDL error at top.v(1541): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1541
Warning (10259): Verilog HDL error at top.v(1552): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1552
Warning (10229): Verilog HDL Expression warning at top.v(1569): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1569
Warning (10259): Verilog HDL error at top.v(1573): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1573
Warning (10259): Verilog HDL error at top.v(1574): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1574
Warning (10259): Verilog HDL error at top.v(1585): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1585
Warning (10259): Verilog HDL error at top.v(1588): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1588
Warning (10229): Verilog HDL Expression warning at top.v(1614): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1614
Warning (10259): Verilog HDL error at top.v(1618): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1618
Warning (10259): Verilog HDL error at top.v(1619): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1619
Warning (10259): Verilog HDL error at top.v(1630): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1630
Warning (10259): Verilog HDL error at top.v(1633): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1633
Warning (10229): Verilog HDL Expression warning at top.v(1659): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1659
Warning (10259): Verilog HDL error at top.v(1663): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1663
Warning (10259): Verilog HDL error at top.v(1664): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1664
Warning (10259): Verilog HDL error at top.v(1676): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1676
Warning (10259): Verilog HDL error at top.v(1677): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1677
Warning (10229): Verilog HDL Expression warning at top.v(1698): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1698
Warning (10259): Verilog HDL error at top.v(1702): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1702
Warning (10259): Verilog HDL error at top.v(1703): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1703
Warning (10259): Verilog HDL error at top.v(1714): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1714
Warning (10259): Verilog HDL error at top.v(1715): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1715
Warning (10229): Verilog HDL Expression warning at top.v(1731): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1731
Warning (10259): Verilog HDL error at top.v(1735): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1735
Warning (10259): Verilog HDL error at top.v(1736): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1736
Warning (10259): Verilog HDL error at top.v(1747): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1747
Warning (10259): Verilog HDL error at top.v(1749): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1749
Warning (10229): Verilog HDL Expression warning at top.v(1770): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1770
Warning (10259): Verilog HDL error at top.v(1774): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1774
Warning (10259): Verilog HDL error at top.v(1775): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1775
Warning (10259): Verilog HDL error at top.v(1787): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1787
Warning (10229): Verilog HDL Expression warning at top.v(1809): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1809
Warning (10259): Verilog HDL error at top.v(1813): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1813
Warning (10259): Verilog HDL error at top.v(1814): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1814
Warning (10229): Verilog HDL Expression warning at top.v(1848): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1848
Warning (10259): Verilog HDL error at top.v(1852): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1852
Warning (10259): Verilog HDL error at top.v(1853): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1853
Warning (10259): Verilog HDL error at top.v(1864): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1864
Warning (10229): Verilog HDL Expression warning at top.v(1887): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1887
Warning (10259): Verilog HDL error at top.v(1891): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1891
Warning (10259): Verilog HDL error at top.v(1892): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1892
Warning (10259): Verilog HDL error at top.v(1903): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1903
Warning (10259): Verilog HDL error at top.v(1904): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1904
Warning (10229): Verilog HDL Expression warning at top.v(1926): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1926
Warning (10259): Verilog HDL error at top.v(1930): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1930
Warning (10259): Verilog HDL error at top.v(1931): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1931
Warning (10259): Verilog HDL error at top.v(1942): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1942
Warning (10259): Verilog HDL error at top.v(1943): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1943
Warning (10229): Verilog HDL Expression warning at top.v(1965): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1965
Warning (10259): Verilog HDL error at top.v(1969): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1969
Warning (10259): Verilog HDL error at top.v(1970): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1970
Warning (10259): Verilog HDL error at top.v(1985): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1985
Warning (10259): Verilog HDL error at top.v(1986): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1986
Warning (10229): Verilog HDL Expression warning at top.v(2022): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2022
Warning (10259): Verilog HDL error at top.v(2026): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2026
Warning (10259): Verilog HDL error at top.v(2027): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2027
Warning (10259): Verilog HDL error at top.v(2038): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2038
Warning (10259): Verilog HDL error at top.v(2039): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2039
Warning (10229): Verilog HDL Expression warning at top.v(2067): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2067
Warning (10259): Verilog HDL error at top.v(2071): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2071
Warning (10259): Verilog HDL error at top.v(2072): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2072
Warning (10259): Verilog HDL error at top.v(2083): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2083
Warning (10259): Verilog HDL error at top.v(2084): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2084
Warning (10229): Verilog HDL Expression warning at top.v(2100): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2100
Warning (10259): Verilog HDL error at top.v(2104): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2104
Warning (10259): Verilog HDL error at top.v(2105): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2105
Warning (10259): Verilog HDL error at top.v(2116): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2116
Warning (10259): Verilog HDL error at top.v(2118): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2118
Warning (10229): Verilog HDL Expression warning at top.v(2139): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2139
Warning (10259): Verilog HDL error at top.v(2143): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2143
Warning (10259): Verilog HDL error at top.v(2144): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2144
Warning (10259): Verilog HDL error at top.v(2158): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2158
Warning (10229): Verilog HDL Expression warning at top.v(2184): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2184
Warning (10259): Verilog HDL error at top.v(2188): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2188
Warning (10259): Verilog HDL error at top.v(2189): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2189
Warning (10259): Verilog HDL error at top.v(2200): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2200
Warning (10259): Verilog HDL error at top.v(2203): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2203
Warning (10229): Verilog HDL Expression warning at top.v(2229): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2229
Warning (10259): Verilog HDL error at top.v(2233): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2233
Warning (10259): Verilog HDL error at top.v(2234): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2234
Warning (10259): Verilog HDL error at top.v(2246): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2246
Warning (10229): Verilog HDL Expression warning at top.v(2268): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2268
Warning (10259): Verilog HDL error at top.v(2272): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2272
Warning (10259): Verilog HDL error at top.v(2273): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2273
Warning (10259): Verilog HDL error at top.v(2284): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2284
Warning (10259): Verilog HDL error at top.v(2285): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2285
Warning (10259): Verilog HDL error at top.v(2286): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2286
Warning (10229): Verilog HDL Expression warning at top.v(2313): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2313
Warning (10259): Verilog HDL error at top.v(2317): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2317
Warning (10259): Verilog HDL error at top.v(2318): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2318
Warning (10259): Verilog HDL error at top.v(2331): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2331
Warning (10229): Verilog HDL Expression warning at top.v(2358): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2358
Warning (10259): Verilog HDL error at top.v(2362): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2362
Warning (10259): Verilog HDL error at top.v(2363): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2363
Warning (10229): Verilog HDL Expression warning at top.v(2391): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2391
Warning (10259): Verilog HDL error at top.v(2395): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2395
Warning (10259): Verilog HDL error at top.v(2396): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2396
Warning (10259): Verilog HDL error at top.v(2407): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2407
Warning (10259): Verilog HDL error at top.v(2408): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2408
Warning (10259): Verilog HDL error at top.v(2409): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2409
Warning (10229): Verilog HDL Expression warning at top.v(2436): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2436
Warning (10259): Verilog HDL error at top.v(2440): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2440
Warning (10259): Verilog HDL error at top.v(2441): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2441
Warning (10259): Verilog HDL error at top.v(2452): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2452
Warning (10259): Verilog HDL error at top.v(2454): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2454
Warning (10259): Verilog HDL error at top.v(2455): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2455
Warning (10259): Verilog HDL error at top.v(2456): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2456
Warning (10229): Verilog HDL Expression warning at top.v(2487): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2487
Warning (10259): Verilog HDL error at top.v(2491): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2491
Warning (10259): Verilog HDL error at top.v(2492): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2492
Warning (10259): Verilog HDL error at top.v(2504): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2504
Warning (10229): Verilog HDL Expression warning at top.v(2520): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2520
Warning (10259): Verilog HDL error at top.v(2524): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2524
Warning (10259): Verilog HDL error at top.v(2525): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2525
Warning (10259): Verilog HDL error at top.v(2536): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2536
Warning (10259): Verilog HDL error at top.v(2538): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2538
Warning (10229): Verilog HDL Expression warning at top.v(2565): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2565
Warning (10259): Verilog HDL error at top.v(2569): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2569
Warning (10259): Verilog HDL error at top.v(2570): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2570
Warning (10259): Verilog HDL error at top.v(2583): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2583
Warning (10229): Verilog HDL Expression warning at top.v(2610): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2610
Warning (10259): Verilog HDL error at top.v(2614): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2614
Warning (10259): Verilog HDL error at top.v(2615): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2615
Warning (10259): Verilog HDL error at top.v(2626): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2626
Warning (10259): Verilog HDL error at top.v(2627): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2627
Warning (10259): Verilog HDL error at top.v(2628): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2628
Warning (10229): Verilog HDL Expression warning at top.v(2655): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2655
Warning (10259): Verilog HDL error at top.v(2659): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2659
Warning (10259): Verilog HDL error at top.v(2660): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2660
Warning (10259): Verilog HDL error at top.v(2672): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2672
Warning (10229): Verilog HDL Expression warning at top.v(2688): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2688
Warning (10259): Verilog HDL error at top.v(2692): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2692
Warning (10259): Verilog HDL error at top.v(2693): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2693
Warning (10259): Verilog HDL error at top.v(2705): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2705
Warning (10229): Verilog HDL Expression warning at top.v(2721): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2721
Warning (10259): Verilog HDL error at top.v(2725): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2725
Warning (10259): Verilog HDL error at top.v(2726): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2726
Warning (10229): Verilog HDL Expression warning at top.v(2772): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2772
Warning (10259): Verilog HDL error at top.v(2776): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2776
Warning (10259): Verilog HDL error at top.v(2777): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2777
Warning (10259): Verilog HDL error at top.v(2788): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2788
Warning (10229): Verilog HDL Expression warning at top.v(2805): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2805
Warning (10259): Verilog HDL error at top.v(2809): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2809
Warning (10259): Verilog HDL error at top.v(2810): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2810
Warning (10259): Verilog HDL error at top.v(2821): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2821
Warning (10229): Verilog HDL Expression warning at top.v(2838): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2838
Warning (10259): Verilog HDL error at top.v(2842): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2842
Warning (10259): Verilog HDL error at top.v(2843): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2843
Warning (10229): Verilog HDL Expression warning at top.v(2871): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2871
Warning (10259): Verilog HDL error at top.v(2875): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2875
Warning (10259): Verilog HDL error at top.v(2876): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2876
Warning (10259): Verilog HDL error at top.v(2887): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2887
Warning (10259): Verilog HDL error at top.v(2890): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2890
Warning (10229): Verilog HDL Expression warning at top.v(2916): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2916
Warning (10259): Verilog HDL error at top.v(2920): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2920
Warning (10259): Verilog HDL error at top.v(2921): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2921
Warning (10259): Verilog HDL error at top.v(2933): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2933
Warning (10259): Verilog HDL error at top.v(2934): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2934
Warning (10259): Verilog HDL error at top.v(2935): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2935
Warning (10259): Verilog HDL error at top.v(2936): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2936
Warning (10259): Verilog HDL error at top.v(2937): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2937
Warning (10229): Verilog HDL Expression warning at top.v(2973): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2973
Warning (10259): Verilog HDL error at top.v(2977): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2977
Warning (10259): Verilog HDL error at top.v(2978): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2978
Warning (10259): Verilog HDL error at top.v(2989): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2989
Warning (10259): Verilog HDL error at top.v(2990): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2990
Warning (10259): Verilog HDL error at top.v(2991): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2991
Warning (10229): Verilog HDL Expression warning at top.v(3018): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 3018
Warning (10259): Verilog HDL error at top.v(3022): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 3022
Warning (10259): Verilog HDL error at top.v(3023): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 3023
Warning (10259): Verilog HDL error at top.v(3034): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 3034
Warning (10259): Verilog HDL error at top.v(3035): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 3035
Warning (10259): Verilog HDL error at top.v(3036): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 3036
Warning (10229): Verilog HDL Expression warning at top.v(3057): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 3057
Warning (10259): Verilog HDL error at top.v(3061): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 3061
Warning (10259): Verilog HDL error at top.v(3062): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 3062
Warning (10259): Verilog HDL error at top.v(3074): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 3074
Warning (10259): Verilog HDL error at top.v(3075): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 3075
Warning (10229): Verilog HDL Expression warning at top.v(3096): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 3096
Warning (10259): Verilog HDL error at top.v(3100): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 3100
Warning (10259): Verilog HDL error at top.v(3101): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 3101
Warning (10259): Verilog HDL error at top.v(3114): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 3114
Warning (10229): Verilog HDL Expression warning at top.v(3141): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 3141
Warning (10259): Verilog HDL error at top.v(3145): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 3145
Warning (10259): Verilog HDL error at top.v(3146): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 3146
Warning (10259): Verilog HDL error at top.v(3157): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 3157
Warning (10229): Verilog HDL Expression warning at top.v(3174): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 3174
Warning (10259): Verilog HDL error at top.v(3178): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 3178
Warning (10259): Verilog HDL error at top.v(3179): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 3179
Warning (10229): Verilog HDL Expression warning at top.v(3231): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 3231
Warning (10229): Verilog HDL Expression warning at top.v(3232): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 3232
Warning (10229): Verilog HDL Expression warning at top.v(3233): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 3233
Warning (10229): Verilog HDL Expression warning at top.v(3234): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 3234
Warning (10229): Verilog HDL Expression warning at top.v(3235): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 3235
Warning (10229): Verilog HDL Expression warning at top.v(3236): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 3236
Warning (10229): Verilog HDL Expression warning at top.v(3237): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 3237
Warning (10229): Verilog HDL Expression warning at top.v(3238): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 3238
Warning (10229): Verilog HDL Expression warning at top.v(3239): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 3239
Info (12021): Found 1 design units, including 1 entities, in source file top.v
    Info (12023): Found entity 1: top File: /home/cactus/proj/migen-playground/build/top.v Line: 2
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at top.v(1230): truncated value with size 16 to match size of target (10) File: /home/cactus/proj/migen-playground/build/top.v Line: 1230
Warning (10230): Verilog HDL assignment warning at top.v(1348): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1348
Warning (10230): Verilog HDL assignment warning at top.v(1362): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1362
Warning (10230): Verilog HDL assignment warning at top.v(1386): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1386
Warning (10230): Verilog HDL assignment warning at top.v(1395): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1395
Warning (10230): Verilog HDL assignment warning at top.v(1419): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1419
Warning (10230): Verilog HDL assignment warning at top.v(1428): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1428
Warning (10230): Verilog HDL assignment warning at top.v(1455): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1455
Warning (10230): Verilog HDL assignment warning at top.v(1479): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1479
Warning (10230): Verilog HDL assignment warning at top.v(1506): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1506
Warning (10230): Verilog HDL assignment warning at top.v(1530): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1530
Warning (10230): Verilog HDL assignment warning at top.v(1554): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1554
Warning (10230): Verilog HDL assignment warning at top.v(1563): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1563
Warning (10230): Verilog HDL assignment warning at top.v(1588): truncated value with size 17 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1588
Warning (10230): Verilog HDL assignment warning at top.v(1589): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1589
Warning (10230): Verilog HDL assignment warning at top.v(1608): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1608
Warning (10230): Verilog HDL assignment warning at top.v(1630): truncated value with size 17 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1630
Warning (10230): Verilog HDL assignment warning at top.v(1634): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1634
Warning (10230): Verilog HDL assignment warning at top.v(1653): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1653
Warning (10230): Verilog HDL assignment warning at top.v(1677): truncated value with size 17 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1677
Warning (10230): Verilog HDL assignment warning at top.v(1678): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1678
Warning (10230): Verilog HDL assignment warning at top.v(1692): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1692
Warning (10230): Verilog HDL assignment warning at top.v(1716): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1716
Warning (10230): Verilog HDL assignment warning at top.v(1725): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1725
Warning (10230): Verilog HDL assignment warning at top.v(1750): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1750
Warning (10230): Verilog HDL assignment warning at top.v(1764): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1764
Warning (10230): Verilog HDL assignment warning at top.v(1789): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1789
Warning (10230): Verilog HDL assignment warning at top.v(1803): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1803
Warning (10230): Verilog HDL assignment warning at top.v(1828): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1828
Warning (10230): Verilog HDL assignment warning at top.v(1842): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1842
Warning (10230): Verilog HDL assignment warning at top.v(1867): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1867
Warning (10230): Verilog HDL assignment warning at top.v(1881): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1881
Warning (10230): Verilog HDL assignment warning at top.v(1906): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1906
Warning (10230): Verilog HDL assignment warning at top.v(1920): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1920
Warning (10230): Verilog HDL assignment warning at top.v(1945): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1945
Warning (10230): Verilog HDL assignment warning at top.v(1959): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1959
Warning (10230): Verilog HDL assignment warning at top.v(1985): truncated value with size 17 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1985
Warning (10230): Verilog HDL assignment warning at top.v(1987): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1987
Warning (10230): Verilog HDL assignment warning at top.v(2016): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2016
Warning (10230): Verilog HDL assignment warning at top.v(2042): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2042
Warning (10230): Verilog HDL assignment warning at top.v(2061): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2061
Warning (10230): Verilog HDL assignment warning at top.v(2085): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2085
Warning (10230): Verilog HDL assignment warning at top.v(2094): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2094
Warning (10230): Verilog HDL assignment warning at top.v(2119): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2119
Warning (10230): Verilog HDL assignment warning at top.v(2133): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2133
Warning (10230): Verilog HDL assignment warning at top.v(2159): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2159
Warning (10230): Verilog HDL assignment warning at top.v(2178): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2178
Warning (10230): Verilog HDL assignment warning at top.v(2204): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2204
Warning (10230): Verilog HDL assignment warning at top.v(2223): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2223
Warning (10230): Verilog HDL assignment warning at top.v(2248): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2248
Warning (10230): Verilog HDL assignment warning at top.v(2262): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2262
Warning (10230): Verilog HDL assignment warning at top.v(2288): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2288
Warning (10230): Verilog HDL assignment warning at top.v(2307): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2307
Warning (10230): Verilog HDL assignment warning at top.v(2333): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2333
Warning (10230): Verilog HDL assignment warning at top.v(2352): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2352
Warning (10230): Verilog HDL assignment warning at top.v(2376): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2376
Warning (10230): Verilog HDL assignment warning at top.v(2385): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2385
Warning (10230): Verilog HDL assignment warning at top.v(2411): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2411
Warning (10230): Verilog HDL assignment warning at top.v(2430): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2430
Warning (10230): Verilog HDL assignment warning at top.v(2457): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2457
Warning (10230): Verilog HDL assignment warning at top.v(2481): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2481
Warning (10230): Verilog HDL assignment warning at top.v(2505): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2505
Warning (10230): Verilog HDL assignment warning at top.v(2514): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2514
Warning (10230): Verilog HDL assignment warning at top.v(2540): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2540
Warning (10230): Verilog HDL assignment warning at top.v(2559): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2559
Warning (10230): Verilog HDL assignment warning at top.v(2585): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2585
Warning (10230): Verilog HDL assignment warning at top.v(2604): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2604
Warning (10230): Verilog HDL assignment warning at top.v(2630): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2630
Warning (10230): Verilog HDL assignment warning at top.v(2649): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2649
Warning (10230): Verilog HDL assignment warning at top.v(2673): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2673
Warning (10230): Verilog HDL assignment warning at top.v(2682): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2682
Warning (10230): Verilog HDL assignment warning at top.v(2706): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2706
Warning (10230): Verilog HDL assignment warning at top.v(2715): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2715
Warning (10230): Verilog HDL assignment warning at top.v(2742): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2742
Warning (10230): Verilog HDL assignment warning at top.v(2766): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2766
Warning (10230): Verilog HDL assignment warning at top.v(2790): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2790
Warning (10230): Verilog HDL assignment warning at top.v(2799): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2799
Warning (10230): Verilog HDL assignment warning at top.v(2823): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2823
Warning (10230): Verilog HDL assignment warning at top.v(2832): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2832
Warning (10230): Verilog HDL assignment warning at top.v(2856): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2856
Warning (10230): Verilog HDL assignment warning at top.v(2865): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2865
Warning (10230): Verilog HDL assignment warning at top.v(2891): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2891
Warning (10230): Verilog HDL assignment warning at top.v(2910): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2910
Warning (10230): Verilog HDL assignment warning at top.v(2938): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2938
Warning (10230): Verilog HDL assignment warning at top.v(2967): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2967
Warning (10230): Verilog HDL assignment warning at top.v(2993): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2993
Warning (10230): Verilog HDL assignment warning at top.v(3012): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 3012
Warning (10230): Verilog HDL assignment warning at top.v(3037): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 3037
Warning (10230): Verilog HDL assignment warning at top.v(3051): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 3051
Warning (10230): Verilog HDL assignment warning at top.v(3076): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 3076
Warning (10230): Verilog HDL assignment warning at top.v(3090): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 3090
Warning (10230): Verilog HDL assignment warning at top.v(3116): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 3116
Warning (10230): Verilog HDL assignment warning at top.v(3135): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 3135
Warning (10230): Verilog HDL assignment warning at top.v(3159): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 3159
Warning (10230): Verilog HDL assignment warning at top.v(3168): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 3168
Warning (10230): Verilog HDL assignment warning at top.v(3257): truncated value with size 5 to match size of target (4) File: /home/cactus/proj/migen-playground/build/top.v Line: 3257
Info (278001): Inferred 18 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult121~macmult" File: /home/cactus/proj/migen-playground/build/top.v Line: 2852
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult117~macmult" File: /home/cactus/proj/migen-playground/build/top.v Line: 2786
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult122~macmult" File: /home/cactus/proj/migen-playground/build/top.v Line: 2861
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult123~macmult" File: /home/cactus/proj/migen-playground/build/top.v Line: 2885
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult127~macmult" File: /home/cactus/proj/migen-playground/build/top.v Line: 2930
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult133~macmult" File: /home/cactus/proj/migen-playground/build/top.v Line: 2987
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult137~macmult" File: /home/cactus/proj/migen-playground/build/top.v Line: 3032
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult140~macmult" File: /home/cactus/proj/migen-playground/build/top.v Line: 3071
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult143~macmult" File: /home/cactus/proj/migen-playground/build/top.v Line: 3110
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult147~macmult" File: /home/cactus/proj/migen-playground/build/top.v Line: 3155
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult149~macmult" File: /home/cactus/proj/migen-playground/build/top.v Line: 3188
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult125~macmult" File: /home/cactus/proj/migen-playground/build/top.v Line: 2904
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult126~macmult" File: /home/cactus/proj/migen-playground/build/top.v Line: 2906
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult128~macmult" File: /home/cactus/proj/migen-playground/build/top.v Line: 2955
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult141~macmult" File: /home/cactus/proj/migen-playground/build/top.v Line: 3084
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult144~macmult" File: /home/cactus/proj/migen-playground/build/top.v Line: 3127
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult119~macmult" File: /home/cactus/proj/migen-playground/build/top.v Line: 2819
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult145~macmult" File: /home/cactus/proj/migen-playground/build/top.v Line: 3129
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult121_rtl_0"
Info (12133): Instantiated megafunction "lpm_mult:Mult121_rtl_0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "13"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "29"
    Info (12134): Parameter "LPM_WIDTHR" = "29"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
    Info (12134): Parameter "DEDICATED_MULTIPLIER_CIRCUITRY" = "NO"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult121_rtl_0|multcore:mult_core", which is child of megafunction instantiation "lpm_mult:Mult121_rtl_0" File: /home/cactus/opt/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult121_rtl_0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lpm_mult:Mult121_rtl_0" File: /home/cactus/opt/altera_lite/15.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult121_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "lpm_mult:Mult121_rtl_0" File: /home/cactus/opt/altera_lite/15.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_3dh.tdf
    Info (12023): Found entity 1: add_sub_3dh File: /home/cactus/proj/migen-playground/build/db/add_sub_3dh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult121_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult121_rtl_0" File: /home/cactus/opt/altera_lite/15.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_92h.tdf
    Info (12023): Found entity 1: add_sub_92h File: /home/cactus/proj/migen-playground/build/db/add_sub_92h.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult121_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "lpm_mult:Mult121_rtl_0" File: /home/cactus/opt/altera_lite/15.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult121_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult121_rtl_0" File: /home/cactus/opt/altera_lite/15.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_uch.tdf
    Info (12023): Found entity 1: add_sub_uch File: /home/cactus/proj/migen-playground/build/db/add_sub_uch.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult121_rtl_0|altshift:external_latency_ffs", which is child of megafunction instantiation "lpm_mult:Mult121_rtl_0" File: /home/cactus/opt/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult122_rtl_2"
Info (12133): Instantiated megafunction "lpm_mult:Mult122_rtl_2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "15"
    Info (12134): Parameter "LPM_WIDTHB" = "14"
    Info (12134): Parameter "LPM_WIDTHP" = "29"
    Info (12134): Parameter "LPM_WIDTHR" = "29"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
    Info (12134): Parameter "DEDICATED_MULTIPLIER_CIRCUITRY" = "NO"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult122_rtl_2|multcore:mult_core", which is child of megafunction instantiation "lpm_mult:Mult122_rtl_2" File: /home/cactus/opt/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult122_rtl_2|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lpm_mult:Mult122_rtl_2" File: /home/cactus/opt/altera_lite/15.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult122_rtl_2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "lpm_mult:Mult122_rtl_2" File: /home/cactus/opt/altera_lite/15.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_5dh.tdf
    Info (12023): Found entity 1: add_sub_5dh File: /home/cactus/proj/migen-playground/build/db/add_sub_5dh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult122_rtl_2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult122_rtl_2" File: /home/cactus/opt/altera_lite/15.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_b2h.tdf
    Info (12023): Found entity 1: add_sub_b2h File: /home/cactus/proj/migen-playground/build/db/add_sub_b2h.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult122_rtl_2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "lpm_mult:Mult122_rtl_2" File: /home/cactus/opt/altera_lite/15.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult122_rtl_2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult122_rtl_2" File: /home/cactus/opt/altera_lite/15.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_0dh.tdf
    Info (12023): Found entity 1: add_sub_0dh File: /home/cactus/proj/migen-playground/build/db/add_sub_0dh.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult125_rtl_11"
Info (12133): Instantiated megafunction "lpm_mult:Mult125_rtl_11" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "14"
    Info (12134): Parameter "LPM_WIDTHP" = "30"
    Info (12134): Parameter "LPM_WIDTHR" = "30"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
    Info (12134): Parameter "DEDICATED_MULTIPLIER_CIRCUITRY" = "NO"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult125_rtl_11|multcore:mult_core", which is child of megafunction instantiation "lpm_mult:Mult125_rtl_11" File: /home/cactus/opt/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult125_rtl_11|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lpm_mult:Mult125_rtl_11" File: /home/cactus/opt/altera_lite/15.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult125_rtl_11|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "lpm_mult:Mult125_rtl_11" File: /home/cactus/opt/altera_lite/15.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_tch.tdf
    Info (12023): Found entity 1: add_sub_tch File: /home/cactus/proj/migen-playground/build/db/add_sub_tch.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult125_rtl_11|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult125_rtl_11" File: /home/cactus/opt/altera_lite/15.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_32h.tdf
    Info (12023): Found entity 1: add_sub_32h File: /home/cactus/proj/migen-playground/build/db/add_sub_32h.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult125_rtl_11|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "lpm_mult:Mult125_rtl_11" File: /home/cactus/opt/altera_lite/15.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult125_rtl_11|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult125_rtl_11" File: /home/cactus/opt/altera_lite/15.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_1dh.tdf
    Info (12023): Found entity 1: add_sub_1dh File: /home/cactus/proj/migen-playground/build/db/add_sub_1dh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult125_rtl_11|altshift:external_latency_ffs", which is child of megafunction instantiation "lpm_mult:Mult125_rtl_11" File: /home/cactus/opt/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult126_rtl_12"
Info (12133): Instantiated megafunction "lpm_mult:Mult126_rtl_12" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "14"
    Info (12134): Parameter "LPM_WIDTHP" = "30"
    Info (12134): Parameter "LPM_WIDTHR" = "30"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
    Info (12134): Parameter "DEDICATED_MULTIPLIER_CIRCUITRY" = "NO"
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult128_rtl_13"
Info (12133): Instantiated megafunction "lpm_mult:Mult128_rtl_13" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "14"
    Info (12134): Parameter "LPM_WIDTHP" = "30"
    Info (12134): Parameter "LPM_WIDTHR" = "30"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
    Info (12134): Parameter "DEDICATED_MULTIPLIER_CIRCUITRY" = "NO"
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult141_rtl_14"
Info (12133): Instantiated megafunction "lpm_mult:Mult141_rtl_14" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "14"
    Info (12134): Parameter "LPM_WIDTHB" = "14"
    Info (12134): Parameter "LPM_WIDTHP" = "28"
    Info (12134): Parameter "LPM_WIDTHR" = "28"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
    Info (12134): Parameter "DEDICATED_MULTIPLIER_CIRCUITRY" = "NO"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult141_rtl_14|multcore:mult_core", which is child of megafunction instantiation "lpm_mult:Mult141_rtl_14" File: /home/cactus/opt/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult141_rtl_14|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lpm_mult:Mult141_rtl_14" File: /home/cactus/opt/altera_lite/15.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult141_rtl_14|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "lpm_mult:Mult141_rtl_14" File: /home/cactus/opt/altera_lite/15.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_4dh.tdf
    Info (12023): Found entity 1: add_sub_4dh File: /home/cactus/proj/migen-playground/build/db/add_sub_4dh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult141_rtl_14|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult141_rtl_14" File: /home/cactus/opt/altera_lite/15.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_a2h.tdf
    Info (12023): Found entity 1: add_sub_a2h File: /home/cactus/proj/migen-playground/build/db/add_sub_a2h.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult141_rtl_14|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "lpm_mult:Mult141_rtl_14" File: /home/cactus/opt/altera_lite/15.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult141_rtl_14|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult141_rtl_14" File: /home/cactus/opt/altera_lite/15.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_vch.tdf
    Info (12023): Found entity 1: add_sub_vch File: /home/cactus/proj/migen-playground/build/db/add_sub_vch.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult141_rtl_14|altshift:external_latency_ffs", which is child of megafunction instantiation "lpm_mult:Mult141_rtl_14" File: /home/cactus/opt/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult144_rtl_15"
Info (12133): Instantiated megafunction "lpm_mult:Mult144_rtl_15" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "14"
    Info (12134): Parameter "LPM_WIDTHP" = "30"
    Info (12134): Parameter "LPM_WIDTHR" = "30"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
    Info (12134): Parameter "DEDICATED_MULTIPLIER_CIRCUITRY" = "NO"
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult145_rtl_17"
Info (12133): Instantiated megafunction "lpm_mult:Mult145_rtl_17" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "14"
    Info (12134): Parameter "LPM_WIDTHP" = "30"
    Info (12134): Parameter "LPM_WIDTHR" = "30"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
    Info (12134): Parameter "DEDICATED_MULTIPLIER_CIRCUITRY" = "NO"
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 56 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "seven_seg[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg_1[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_2[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_3[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_4[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_5[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "key" File: /home/cactus/proj/migen-playground/build/top.v Line: 19
    Warning (15610): No output dependent on input pin "key_1" File: /home/cactus/proj/migen-playground/build/top.v Line: 20
    Warning (15610): No output dependent on input pin "key_2" File: /home/cactus/proj/migen-playground/build/top.v Line: 21
    Warning (15610): No output dependent on input pin "key_3" File: /home/cactus/proj/migen-playground/build/top.v Line: 22
    Warning (15610): No output dependent on input pin "sw" File: /home/cactus/proj/migen-playground/build/top.v Line: 23
    Warning (15610): No output dependent on input pin "sw_1" File: /home/cactus/proj/migen-playground/build/top.v Line: 24
    Warning (15610): No output dependent on input pin "sw_2" File: /home/cactus/proj/migen-playground/build/top.v Line: 25
    Warning (15610): No output dependent on input pin "sw_3" File: /home/cactus/proj/migen-playground/build/top.v Line: 26
    Warning (15610): No output dependent on input pin "sw_4" File: /home/cactus/proj/migen-playground/build/top.v Line: 27
    Warning (15610): No output dependent on input pin "sw_5" File: /home/cactus/proj/migen-playground/build/top.v Line: 28
    Warning (15610): No output dependent on input pin "sw_6" File: /home/cactus/proj/migen-playground/build/top.v Line: 29
    Warning (15610): No output dependent on input pin "sw_7" File: /home/cactus/proj/migen-playground/build/top.v Line: 30
    Warning (15610): No output dependent on input pin "sw_8" File: /home/cactus/proj/migen-playground/build/top.v Line: 31
    Warning (15610): No output dependent on input pin "sw_9" File: /home/cactus/proj/migen-playground/build/top.v Line: 32
Info (21057): Implemented 2881 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 57 input pins
    Info (21059): Implemented 10 output pins
    Info (21061): Implemented 2682 logic cells
    Info (21062): Implemented 132 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 424 warnings
    Info: Peak virtual memory: 1313 megabytes
    Info: Processing ended: Sun Apr 23 21:02:34 2017
    Info: Elapsed time: 00:00:33
    Info: Total CPU time (on all processors): 00:00:55
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Sun Apr 23 21:02:40 2017
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off top -c top
Info: qfit2_default_script.tcl version: #1
Info: Project  = top
Info: Revision = top
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device 5CEBA4F23C7 for design "top"
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (184020): Starting Fitter periphery placement operations
Info (11191): Automatically promoted 1 clock (1 global)
    Info (11162): clk50~inputCLKENA0 with 312 fanout uses global clock CLKCTRL_G6
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (176233): Starting register packing
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176235): Finished register packing
    Extra Info (176218): Packed 336 registers into blocks of type DSP block
    Extra Info (176220): Created 192 register duplicates
Error (184036): Cannot place the following 41 DSP cells -- a legal placement which satisfies all the DSP requirements could not be found
    Info (184037): Node "Mult71~8"
    Info (184037): Node "Mult70~8"
    Info (184037): Node "Mult88~8"
    Info (184037): Node "Mult87~8"
    Info (184037): Node "Mult78~8"
    Info (184037): Node "Mult77~8"
    Info (184037): Node "Mult45~8"
    Info (184037): Node "Mult4~8"
    Info (184037): Node "Mult54~8"
    Info (184037): Node "Mult53~8"
    Info (184037): Node "Mult49~8"
    Info (184037): Node "Mult33~8"
    Info (184037): Node "Mult39~8"
    Info (184037): Node "Mult59~8"
    Info (184037): Node "Mult36~8"
    Info (184037): Node "Mult6~8"
    Info (184037): Node "Mult42~8"
    Info (184037): Node "Mult52~8"
    Info (184037): Node "Mult51~8"
    Info (184037): Node "Mult22~8"
    Info (184037): Node "Mult26~8"
    Info (184037): Node "Mult11~8"
    Info (184037): Node "Mult16~8"
    Info (184037): Node "Mult18~8"
    Info (184037): Node "Mult29~8"
    Info (184037): Node "Mult48~8"
    Info (184037): Node "Mult58~8"
    Info (184037): Node "Mult57~8"
    Info (184037): Node "Mult2~8"
    Info (184037): Node "Mult21~8"
    Info (184037): Node "Mult20~8"
    Info (184037): Node "Mult25~8"
    Info (184037): Node "Mult24~8"
    Info (184037): Node "Mult10~8"
    Info (184037): Node "Mult15~8"
    Info (184037): Node "Mult28~8"
    Info (184037): Node "Mult9~8"
    Info (184037): Node "Mult8~8"
    Info (184037): Node "Mult14~8"
    Info (184037): Node "Mult13~8"
    Info (184037): Node "Mult1~8"
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:09
Error (11802): Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number.
Info (144001): Generated suppressed messages file /home/cactus/proj/migen-playground/build/top.fit.smsg
Error: Quartus Prime Fitter was unsuccessful. 2 errors, 4 warnings
    Error: Peak virtual memory: 1547 megabytes
    Error: Processing ended: Sun Apr 23 21:03:06 2017
    Error: Elapsed time: 00:00:26
    Error: Total CPU time (on all processors): 00:00:26
,,,,,,,,,,,,,,,,,,,,,....................................................................................wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
