/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] _00_;
  wire [12:0] celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [18:0] celloutsig_0_4z;
  wire [5:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [3:0] celloutsig_1_11z;
  wire [16:0] celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire [6:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [11:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  wire [9:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = ~(in_data[156] & celloutsig_1_0z[1]);
  assign celloutsig_1_19z = !(celloutsig_1_17z ? celloutsig_1_5z : celloutsig_1_9z[9]);
  assign celloutsig_0_1z = !(celloutsig_0_0z[1] ? in_data[15] : in_data[12]);
  assign celloutsig_0_2z = !(celloutsig_0_1z ? in_data[43] : celloutsig_0_1z);
  assign celloutsig_1_15z = !(celloutsig_1_10z ? celloutsig_1_10z : celloutsig_1_11z[1]);
  assign celloutsig_1_4z = ~(celloutsig_1_3z | celloutsig_1_2z[10]);
  assign celloutsig_1_17z = ~((celloutsig_1_12z[15] | celloutsig_1_11z[0]) & (celloutsig_1_16z[4] | celloutsig_1_0z[2]));
  assign celloutsig_1_18z = ~((celloutsig_1_15z | celloutsig_1_0z[3]) & (celloutsig_1_16z[0] | celloutsig_1_1z));
  assign celloutsig_1_3z = ~((celloutsig_1_2z[6] | in_data[173]) & (celloutsig_1_0z[1] | celloutsig_1_2z[0]));
  assign celloutsig_1_6z = ~((celloutsig_1_4z | celloutsig_1_5z) & (celloutsig_1_1z | celloutsig_1_1z));
  assign celloutsig_1_10z = ~((celloutsig_1_6z | celloutsig_1_5z) & (celloutsig_1_2z[10] | celloutsig_1_3z));
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _00_ <= 4'h0;
    else _00_ <= celloutsig_0_0z[5:2];
  assign celloutsig_1_7z = { celloutsig_1_0z[4], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_3z } > in_data[113:103];
  assign celloutsig_1_16z = celloutsig_1_9z[6:0] % { 1'h1, celloutsig_1_9z[8:4], celloutsig_1_4z };
  assign celloutsig_1_8z = { in_data[173:169], celloutsig_1_5z } % { 1'h1, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_0_0z = in_data[43] ? in_data[67:55] : in_data[93:81];
  assign { celloutsig_0_4z[18:9], celloutsig_0_4z[5:4], celloutsig_0_4z[8:6], celloutsig_0_4z[0] } = celloutsig_0_2z ? { in_data[19:15], _00_, _00_[3], 1'h1, _00_, celloutsig_0_1z } : { celloutsig_0_0z[12:3], _00_[0], celloutsig_0_1z, _00_ };
  assign celloutsig_1_9z = celloutsig_1_2z[8] ? { celloutsig_1_2z[7:4], celloutsig_1_8z } : in_data[188:179];
  assign celloutsig_1_11z = celloutsig_1_0z[4] ? { celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_6z } : in_data[118:115];
  assign celloutsig_0_10z = ~ in_data[7:4];
  assign celloutsig_1_0z = ~ in_data[160:155];
  assign celloutsig_1_12z = ~ in_data[120:104];
  assign celloutsig_1_5z = ^ { celloutsig_1_0z[1:0], celloutsig_1_1z };
  assign celloutsig_1_2z = { in_data[136:135], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z } >> { in_data[140:131], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_11z = ~((celloutsig_0_4z[10] & in_data[32]) | celloutsig_0_4z[12]);
  assign celloutsig_0_4z[3:1] = celloutsig_0_4z[8:6];
  assign { out_data[128], out_data[96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_10z, celloutsig_0_11z };
endmodule
