14:02:10 DEBUG : Logs will be stored at 'C:/Users/Student/vitis_workspace/IDE.log'.
14:02:19 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\Student\vitis_workspace\temp_xsdb_launch_script.tcl
14:02:19 INFO  : Registering command handlers for Vitis TCF services
14:02:22 INFO  : Platform repository initialization has completed.
14:02:23 INFO  : XSCT server has started successfully.
14:02:23 INFO  : Successfully done setting XSCT server connection channel  
14:02:24 INFO  : plnx-install-location is set to ''
14:02:24 INFO  : Successfully done setting workspace for the tool. 
14:02:24 INFO  : Successfully done query RDI_DATADIR 
14:04:36 INFO  : Result from executing command 'getProjects': design_1_wrapper
14:04:36 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
14:04:36 WARN  : An unexpected exception occurred in the module 'platform project logging'
14:04:37 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
14:04:45 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
14:05:48 INFO  : Result from executing command 'getProjects': design_1_wrapper
14:05:48 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/Users/Student/vitis_workspace/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm;xilinx_vck190_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
14:05:49 INFO  : Checking for BSP changes to sync application flags for project 'ssd_ctrl'...
14:08:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:08:49 INFO  : Jtag cable 'Digilent Zed 210248B849FE' is selected.
14:08:49 INFO  : 'jtag frequency' command is executed.
14:08:49 INFO  : Context for 'APU' is selected.
14:08:49 INFO  : System reset is completed.
14:08:52 INFO  : 'after 3000' command is executed.
14:08:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B849FE" && level==0 && jtag_device_ctx=="jsn-Zed-210248B849FE-23727093-0"}' command is executed.
14:08:54 INFO  : Device configured successfully with "C:/Users/Student/vitis_workspace/ssd_ctrl/_ide/bitstream/design_1_wrapper.bit"
14:08:54 INFO  : Context for 'APU' is selected.
14:08:54 INFO  : Hardware design and registers information is loaded from 'C:/Users/Student/vitis_workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:08:54 INFO  : 'configparams force-mem-access 1' command is executed.
14:08:54 INFO  : Context for 'APU' is selected.
14:08:54 INFO  : Sourcing of 'C:/Users/Student/vitis_workspace/ssd_ctrl/_ide/psinit/ps7_init.tcl' is done.
14:08:55 INFO  : 'ps7_init' command is executed.
14:08:55 INFO  : 'ps7_post_config' command is executed.
14:08:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:08:55 INFO  : The application 'C:/Users/Student/vitis_workspace/ssd_ctrl/Debug/ssd_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:08:55 INFO  : 'configparams force-mem-access 0' command is executed.
14:08:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B849FE" && level==0 && jtag_device_ctx=="jsn-Zed-210248B849FE-23727093-0"}
fpga -file C:/Users/Student/vitis_workspace/ssd_ctrl/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Student/vitis_workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Student/vitis_workspace/ssd_ctrl/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Student/vitis_workspace/ssd_ctrl/Debug/ssd_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

14:08:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:08:55 INFO  : 'con' command is executed.
14:08:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:08:55 INFO  : Launch script is exported to file 'C:\Users\Student\vitis_workspace\ssd_ctrl_system\_ide\scripts\systemdebugger_ssd_ctrl_system_standalone.tcl'
14:10:22 INFO  : Disconnected from the channel tcfchan#3.
14:10:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:10:22 INFO  : Jtag cable 'Digilent Zed 210248B849FE' is selected.
14:10:22 INFO  : 'jtag frequency' command is executed.
14:10:22 INFO  : Context for 'APU' is selected.
14:10:22 INFO  : System reset is completed.
14:10:25 INFO  : 'after 3000' command is executed.
14:10:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B849FE" && level==0 && jtag_device_ctx=="jsn-Zed-210248B849FE-23727093-0"}' command is executed.
14:10:28 INFO  : Device configured successfully with "C:/Users/Student/vitis_workspace/ssd_ctrl/_ide/bitstream/design_1_wrapper.bit"
14:10:28 INFO  : Context for 'APU' is selected.
14:10:28 INFO  : Hardware design and registers information is loaded from 'C:/Users/Student/vitis_workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:10:28 INFO  : 'configparams force-mem-access 1' command is executed.
14:10:28 INFO  : Context for 'APU' is selected.
14:10:28 INFO  : Sourcing of 'C:/Users/Student/vitis_workspace/ssd_ctrl/_ide/psinit/ps7_init.tcl' is done.
14:10:28 INFO  : 'ps7_init' command is executed.
14:10:28 INFO  : 'ps7_post_config' command is executed.
14:10:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:10:28 INFO  : The application 'C:/Users/Student/vitis_workspace/ssd_ctrl/Debug/ssd_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:10:28 INFO  : 'configparams force-mem-access 0' command is executed.
14:10:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B849FE" && level==0 && jtag_device_ctx=="jsn-Zed-210248B849FE-23727093-0"}
fpga -file C:/Users/Student/vitis_workspace/ssd_ctrl/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Student/vitis_workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Student/vitis_workspace/ssd_ctrl/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Student/vitis_workspace/ssd_ctrl/Debug/ssd_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

14:10:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:10:28 INFO  : 'con' command is executed.
14:10:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:10:28 INFO  : Launch script is exported to file 'C:\Users\Student\vitis_workspace\ssd_ctrl_system\_ide\scripts\systemdebugger_ssd_ctrl_system_standalone.tcl'
14:16:09 INFO  : Checking for BSP changes to sync application flags for project 'ssd_ctrl'...
14:16:17 INFO  : Disconnected from the channel tcfchan#4.
14:16:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:16:17 INFO  : Jtag cable 'Digilent Zed 210248B849FE' is selected.
14:16:17 INFO  : 'jtag frequency' command is executed.
14:16:17 INFO  : Context for 'APU' is selected.
14:16:17 INFO  : System reset is completed.
14:16:20 INFO  : 'after 3000' command is executed.
14:16:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B849FE" && level==0 && jtag_device_ctx=="jsn-Zed-210248B849FE-23727093-0"}' command is executed.
14:16:22 INFO  : Device configured successfully with "C:/Users/Student/vitis_workspace/ssd_ctrl/_ide/bitstream/design_1_wrapper.bit"
14:16:22 INFO  : Context for 'APU' is selected.
14:16:22 INFO  : Hardware design and registers information is loaded from 'C:/Users/Student/vitis_workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:16:22 INFO  : 'configparams force-mem-access 1' command is executed.
14:16:22 INFO  : Context for 'APU' is selected.
14:16:22 INFO  : Sourcing of 'C:/Users/Student/vitis_workspace/ssd_ctrl/_ide/psinit/ps7_init.tcl' is done.
14:16:23 INFO  : 'ps7_init' command is executed.
14:16:23 INFO  : 'ps7_post_config' command is executed.
14:16:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:23 INFO  : The application 'C:/Users/Student/vitis_workspace/ssd_ctrl/Debug/ssd_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:16:23 INFO  : 'configparams force-mem-access 0' command is executed.
14:16:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B849FE" && level==0 && jtag_device_ctx=="jsn-Zed-210248B849FE-23727093-0"}
fpga -file C:/Users/Student/vitis_workspace/ssd_ctrl/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Student/vitis_workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Student/vitis_workspace/ssd_ctrl/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Student/vitis_workspace/ssd_ctrl/Debug/ssd_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

14:16:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:23 INFO  : 'con' command is executed.
14:16:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:16:23 INFO  : Launch script is exported to file 'C:\Users\Student\vitis_workspace\ssd_ctrl_system\_ide\scripts\systemdebugger_ssd_ctrl_system_standalone.tcl'
14:23:25 INFO  : Checking for BSP changes to sync application flags for project 'ssd_ctrl'...
14:23:36 INFO  : Disconnected from the channel tcfchan#6.
14:23:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:23:36 INFO  : Jtag cable 'Digilent Zed 210248B849FE' is selected.
14:23:36 INFO  : 'jtag frequency' command is executed.
14:23:36 INFO  : Context for 'APU' is selected.
14:23:36 INFO  : System reset is completed.
14:23:39 INFO  : 'after 3000' command is executed.
14:23:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B849FE" && level==0 && jtag_device_ctx=="jsn-Zed-210248B849FE-23727093-0"}' command is executed.
14:23:42 INFO  : Device configured successfully with "C:/Users/Student/vitis_workspace/ssd_ctrl/_ide/bitstream/design_1_wrapper.bit"
14:23:42 INFO  : Context for 'APU' is selected.
14:23:42 INFO  : Hardware design and registers information is loaded from 'C:/Users/Student/vitis_workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:23:42 INFO  : 'configparams force-mem-access 1' command is executed.
14:23:42 INFO  : Context for 'APU' is selected.
14:23:42 INFO  : Sourcing of 'C:/Users/Student/vitis_workspace/ssd_ctrl/_ide/psinit/ps7_init.tcl' is done.
14:23:42 INFO  : 'ps7_init' command is executed.
14:23:42 INFO  : 'ps7_post_config' command is executed.
14:23:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:23:42 INFO  : The application 'C:/Users/Student/vitis_workspace/ssd_ctrl/Debug/ssd_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:23:42 INFO  : 'configparams force-mem-access 0' command is executed.
14:23:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B849FE" && level==0 && jtag_device_ctx=="jsn-Zed-210248B849FE-23727093-0"}
fpga -file C:/Users/Student/vitis_workspace/ssd_ctrl/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Student/vitis_workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Student/vitis_workspace/ssd_ctrl/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Student/vitis_workspace/ssd_ctrl/Debug/ssd_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

14:23:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:23:42 INFO  : 'con' command is executed.
14:23:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:23:42 INFO  : Launch script is exported to file 'C:\Users\Student\vitis_workspace\ssd_ctrl_system\_ide\scripts\systemdebugger_ssd_ctrl_system_standalone.tcl'
14:24:05 INFO  : Disconnected from the channel tcfchan#8.
14:24:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:24:05 INFO  : Jtag cable 'Digilent Zed 210248B849FE' is selected.
14:24:05 INFO  : 'jtag frequency' command is executed.
14:24:05 INFO  : Context for 'APU' is selected.
14:24:05 INFO  : System reset is completed.
14:24:08 INFO  : 'after 3000' command is executed.
14:24:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B849FE" && level==0 && jtag_device_ctx=="jsn-Zed-210248B849FE-23727093-0"}' command is executed.
14:24:10 INFO  : Device configured successfully with "C:/Users/Student/vitis_workspace/ssd_ctrl/_ide/bitstream/design_1_wrapper.bit"
14:24:10 INFO  : Context for 'APU' is selected.
14:24:10 INFO  : Hardware design and registers information is loaded from 'C:/Users/Student/vitis_workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:24:10 INFO  : 'configparams force-mem-access 1' command is executed.
14:24:10 INFO  : Context for 'APU' is selected.
14:24:10 INFO  : Sourcing of 'C:/Users/Student/vitis_workspace/ssd_ctrl/_ide/psinit/ps7_init.tcl' is done.
14:24:10 INFO  : 'ps7_init' command is executed.
14:24:10 INFO  : 'ps7_post_config' command is executed.
14:24:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:24:10 INFO  : The application 'C:/Users/Student/vitis_workspace/ssd_ctrl/Debug/ssd_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:24:11 INFO  : 'configparams force-mem-access 0' command is executed.
14:24:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B849FE" && level==0 && jtag_device_ctx=="jsn-Zed-210248B849FE-23727093-0"}
fpga -file C:/Users/Student/vitis_workspace/ssd_ctrl/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Student/vitis_workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Student/vitis_workspace/ssd_ctrl/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Student/vitis_workspace/ssd_ctrl/Debug/ssd_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

14:24:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:24:11 INFO  : 'con' command is executed.
14:24:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:24:11 INFO  : Launch script is exported to file 'C:\Users\Student\vitis_workspace\ssd_ctrl_system\_ide\scripts\systemdebugger_ssd_ctrl_system_standalone.tcl'
14:24:16 INFO  : Disconnected from the channel tcfchan#9.
14:24:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:24:16 INFO  : Jtag cable 'Digilent Zed 210248B849FE' is selected.
14:24:16 INFO  : 'jtag frequency' command is executed.
14:24:16 INFO  : Context for 'APU' is selected.
14:24:16 INFO  : System reset is completed.
14:24:19 INFO  : 'after 3000' command is executed.
14:24:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B849FE" && level==0 && jtag_device_ctx=="jsn-Zed-210248B849FE-23727093-0"}' command is executed.
14:24:21 INFO  : Device configured successfully with "C:/Users/Student/vitis_workspace/ssd_ctrl/_ide/bitstream/design_1_wrapper.bit"
14:24:21 INFO  : Context for 'APU' is selected.
14:24:21 INFO  : Hardware design and registers information is loaded from 'C:/Users/Student/vitis_workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:24:21 INFO  : 'configparams force-mem-access 1' command is executed.
14:24:21 INFO  : Context for 'APU' is selected.
14:24:21 INFO  : Sourcing of 'C:/Users/Student/vitis_workspace/ssd_ctrl/_ide/psinit/ps7_init.tcl' is done.
14:24:21 INFO  : 'ps7_init' command is executed.
14:24:21 INFO  : 'ps7_post_config' command is executed.
14:24:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:24:21 INFO  : The application 'C:/Users/Student/vitis_workspace/ssd_ctrl/Debug/ssd_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:24:21 INFO  : 'configparams force-mem-access 0' command is executed.
14:24:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B849FE" && level==0 && jtag_device_ctx=="jsn-Zed-210248B849FE-23727093-0"}
fpga -file C:/Users/Student/vitis_workspace/ssd_ctrl/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Student/vitis_workspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Student/vitis_workspace/ssd_ctrl/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Student/vitis_workspace/ssd_ctrl/Debug/ssd_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

14:24:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:24:22 INFO  : 'con' command is executed.
14:24:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:24:22 INFO  : Launch script is exported to file 'C:\Users\Student\vitis_workspace\ssd_ctrl_system\_ide\scripts\systemdebugger_ssd_ctrl_system_standalone.tcl'
14:31:38 INFO  : Disconnected from the channel tcfchan#10.
14:34:14 DEBUG : Logs will be stored at 'C:/Users/Student/vitis_workspace/IDE.log'.
14:34:14 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\Student\vitis_workspace\temp_xsdb_launch_script.tcl
14:34:15 INFO  : XSCT server has started successfully.
14:34:15 INFO  : plnx-install-location is set to ''
14:34:15 INFO  : Successfully done setting XSCT server connection channel  
14:34:15 INFO  : Successfully done setting workspace for the tool. 
14:34:29 INFO  : Registering command handlers for Vitis TCF services
14:34:29 INFO  : Successfully done query RDI_DATADIR 
14:34:30 INFO  : Platform repository initialization has completed.
