( ( nil
  version "2.1"
  mapType "incremental"
  blockName "TB_Compliance_voltage"
  repList "spectre veriloga ahdl cmos_sch schematic"
  stopList "spectre veriloga ahdl"
  globalList "vdde! vdd3! gnd!"
  hierDelim "."
  netlistDir "/home/ykhuang/research/Sim/TB_Compliance_voltage/spectre/schematic/netlist"
 )
( net
( "gnd!" "0" )
 )
( model
( "Stimulator_IMP/CurrentMirror_x10_LV/schematic" "CurrentMirror_x10_LV" )
( "Stimulator_TestBench/TB_Compliance_voltage/schematic" "TB_Compliance_voltage" )
( "D_CELLS_M3V/LSHVT18U3VX2/cmos_sch" "LSHVT18U3VX2" )
 )
( "LSHVT18U3VX2" "ihnl/cds1/map" )
( "CurrentMirror_x10_LV" "ihnl/cds0/map" )
( "TB_Compliance_voltage" "ihnl/cds2/map" )
 )
