--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Wed Aug 09 14:05:11 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     led
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 1000.000000 -name clk0 [get_nets refclk_c]
            824 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 989.742ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             compteur.count_29__i10  (from refclk_c +)
   Destination:    FD1S3IX    CD             compteur.count_29__i1  (to refclk_c +)

   Delay:                  10.098ns  (28.8% logic, 71.2% route), 6 logic levels.

 Constraint Details:

     10.098ns data_path compteur.count_29__i10 to compteur.count_29__i1 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 989.742ns

 Path Details: compteur.count_29__i10 to compteur.count_29__i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              compteur.count_29__i10 (from refclk_c)
Route         2   e 1.198                                  compteur.count[10]
LUT4        ---     0.493              C to Z              i2_3_lut
Route         2   e 1.141                                  n347
LUT4        ---     0.493              A to Z              i2_4_lut
Route         1   e 0.941                                  n349
LUT4        ---     0.493              C to Z              i1_4_lut_adj_5
Route         1   e 0.941                                  n4_adj_2
LUT4        ---     0.493              D to Z              i1_4_lut
Route         1   e 0.941                                  n4_adj_1
LUT4        ---     0.493              D to Z              i2_4_lut_adj_4
Route        26   e 2.027                                  LED_N_78
                  --------
                   10.098  (28.8% logic, 71.2% route), 6 logic levels.


Passed:  The following path meets requirements by 989.742ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             compteur.count_29__i10  (from refclk_c +)
   Destination:    FD1S3IX    CD             compteur.count_29__i2  (to refclk_c +)

   Delay:                  10.098ns  (28.8% logic, 71.2% route), 6 logic levels.

 Constraint Details:

     10.098ns data_path compteur.count_29__i10 to compteur.count_29__i2 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 989.742ns

 Path Details: compteur.count_29__i10 to compteur.count_29__i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              compteur.count_29__i10 (from refclk_c)
Route         2   e 1.198                                  compteur.count[10]
LUT4        ---     0.493              C to Z              i2_3_lut
Route         2   e 1.141                                  n347
LUT4        ---     0.493              A to Z              i2_4_lut
Route         1   e 0.941                                  n349
LUT4        ---     0.493              C to Z              i1_4_lut_adj_5
Route         1   e 0.941                                  n4_adj_2
LUT4        ---     0.493              D to Z              i1_4_lut
Route         1   e 0.941                                  n4_adj_1
LUT4        ---     0.493              D to Z              i2_4_lut_adj_4
Route        26   e 2.027                                  LED_N_78
                  --------
                   10.098  (28.8% logic, 71.2% route), 6 logic levels.


Passed:  The following path meets requirements by 989.742ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             compteur.count_29__i10  (from refclk_c +)
   Destination:    FD1S3IX    CD             compteur.count_29__i3  (to refclk_c +)

   Delay:                  10.098ns  (28.8% logic, 71.2% route), 6 logic levels.

 Constraint Details:

     10.098ns data_path compteur.count_29__i10 to compteur.count_29__i3 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 989.742ns

 Path Details: compteur.count_29__i10 to compteur.count_29__i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              compteur.count_29__i10 (from refclk_c)
Route         2   e 1.198                                  compteur.count[10]
LUT4        ---     0.493              C to Z              i2_3_lut
Route         2   e 1.141                                  n347
LUT4        ---     0.493              A to Z              i2_4_lut
Route         1   e 0.941                                  n349
LUT4        ---     0.493              C to Z              i1_4_lut_adj_5
Route         1   e 0.941                                  n4_adj_2
LUT4        ---     0.493              D to Z              i1_4_lut
Route         1   e 0.941                                  n4_adj_1
LUT4        ---     0.493              D to Z              i2_4_lut_adj_4
Route        26   e 2.027                                  LED_N_78
                  --------
                   10.098  (28.8% logic, 71.2% route), 6 logic levels.

Report: 10.258 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets refclk_c]                |  1000.000 ns|    10.258 ns|     6  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  824 paths, 76 nets, and 159 connections (99.4% coverage)


Peak memory: 69820416 bytes, TRCE: 2134016 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
