FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"UN$1$74F07$I41$Y1";
2"UN$1$74F07$I41$Y3";
3"UN$1$74F07$I41$A3";
4"VCC\G";
5"VCC\G";
6"UN$1$CAENBUFFER$I21$CNTRL";
7"UN$1$74F164$I49$Q1";
8"DATA_RDY";
9"UN$1$CAENBUFFER$I24$CNTRL";
10"VCC\G";
11"UN$1$74F164$I47$Q0";
12"UN$1$74F164$I47$Q1";
13"UN$1$74F07$I41$A2";
14"UN$1$74F07$I41$A1";
15"UN$1$74F07$I41$A0";
16"GND\G";
17"VCC\G";
18"VCC\G";
19"DATA";
20"GND\G";
21"VCC\G";
22"UN$1$74F164$I49$Q5";
23"UN$1$74F164$I47$Q3";
24"CAEN_OUT_ANAL<1>";
25"CAEN_OUT_ANAL<7>";
26"CAEN_OUT_ANAL<6>";
27"SCOPE_OUT_ANAL<6>";
28"CAEN_OUT_ANAL<5>";
29"CAEN_OUT_ANAL<2>";
30"SCOPE_OUT_ANAL<2>";
31"SCOPE_OUT_ANAL<3>";
32"CAEN_OUT_ANAL<3>";
33"SCOPE_OUT_ANAL<4>";
34"SCOPE_OUT_ANAL<7>";
35"SCOPE_OUT_ANAL<0>";
36"SCOPE_OUT_ANAL<1>";
37"CAEN_OUT_ANAL<0>";
38"VCC\G";
39"UN$1$74F164$I49$Q6";
40"GND\G";
41"PULSE_IN_ANAL<10>";
42"PULSE_IN_ANAL<11>";
43"PULSE_IN_ANAL<8>";
44"UN$1$74F164$I49$Q7";
45"UN$1$74F164$I49$Q4";
46"UN$1$74F164$I49$Q3";
47"GND\G";
48"LE";
49"UN$1$74F164$I47$Q2";
50"GND\G";
51"GND\G";
52"UN$1$74F164$I49$Q0";
53"UN$1$74F164$I49$Q2";
54"GND\G";
55"UN$1$CAENBUFFER$I23$CNTRL";
56"VCC\G";
57"PULSE_IN_ANAL<9>";
58"UN$1$CAENBUFFER$I19$INANAL";
59"UN$1$CAENBUFFER$I5$CNTRL";
60"UN$1$CAENBUFFER$I19$CNTRL";
61"UN$1$CAENBUFFER$I22$CNTRL";
62"UN$1$CAENBUFFER$I18$CNTRL";
63"UN$1$CAENBUFFER$I20$CNTRL";
64"PULSE_IN_ANAL<3>";
65"PULSE_IN_ANAL<2>";
66"PULSE_IN_ANAL<0>";
67"PULSE_IN_ANAL<5>";
68"UN$1$PICKERING113FC$I62$CNTRL";
69"PULSE_IN_ANAL<7>";
70"UN$1$PICKERING113FC$I60$CNTRL";
71"UN$1$74F07$I41$Y0";
72"UN$1$74F07$I41$Y2";
73"CLK";
74"VCC\G";
75"UN$1$74F164$I47$Q7";
76"VCC\G";
77"PULSE_IN_ANAL<4>";
78"UN$1$PICKERING113FC$I63$CNTRL";
79"VCC\G";
80"SCOPE_OUT_ANAL<5>";
81"CAEN_OUT_ANAL<4>";
82"UN$1$CAENBUFFER$I18$VREF5M";
83"UN$1$PICKERING113FC$I61$CNTRL";
84"PULSE_IN_ANAL<1>";
85"PULSE_IN_ANAL<6>";
86"UN$1$CAENBUFFER$I20$INANAL";
87"UN$1$CAENBUFFER$I18$INANAL";
88"UN$1$CAENBUFFER$I5$INANAL";
%"OUTPORT"
"1","(2550,4525)","0","standard","I1";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"35;
%"OUTPORT"
"1","(2550,2750)","0","standard","I10";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"81;
%"OUTPORT"
"1","(2550,2875)","0","standard","I11";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"33;
%"OUTPORT"
"1","(2550,2450)","0","standard","I12";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"80;
%"OUTPORT"
"1","(2550,2325)","0","standard","I13";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"28;
%"OUTPORT"
"1","(2550,1925)","0","standard","I14";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"26;
%"OUTPORT"
"1","(2550,2050)","0","standard","I15";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"27;
%"OUTPORT"
"1","(2550,1500)","0","standard","I16";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"25;
%"OUTPORT"
"1","(2550,1625)","0","standard","I17";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"34;
%"CAEN_BUFFER"
"1","(1200,4000)","0","tubii_tk2_lib","I18";
;
USE2"work.all"
USE1"ieee.std_logic_1164.all"
LIBRARY1"ieee"
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib"
ROOM"CAEN_ANALOG";
"VREF5M"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"IN"82;
"IN_ANAL"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"IN"87;
"CNTRL"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"IN"62;
"OUT_CLIP"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"OUT"36;
"OUT_ATT"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"OUT"24;
%"CAEN_BUFFER"
"1","(1200,3575)","0","tubii_tk2_lib","I19";
;
USE2"work.all"
USE1"ieee.std_logic_1164.all"
LIBRARY1"ieee"
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE"
ROOM"CAEN_ANALOG";
"VREF5M"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"IN"82;
"IN_ANAL"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"IN"58;
"CNTRL"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"IN"60;
"OUT_CLIP"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"OUT"30;
"OUT_ATT"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"OUT"29;
%"OUTPORT"
"1","(2550,4400)","0","standard","I2";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"37;
%"CAEN_BUFFER"
"1","(1200,3150)","0","tubii_tk2_lib","I20";
;
USE2"work.all"
USE1"ieee.std_logic_1164.all"
LIBRARY1"ieee"
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE"
ROOM"CAEN_ANALOG";
"VREF5M"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"IN"82;
"IN_ANAL"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"IN"86;
"CNTRL"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"IN"63;
"OUT_CLIP"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"OUT"31;
"OUT_ATT"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"OUT"32;
%"CAEN_BUFFER"
"1","(1200,2750)","0","tubii_tk2_lib","I21";
;
USE2"work.all"
USE1"ieee.std_logic_1164.all"
LIBRARY1"ieee"
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib"
ROOM"CAEN_ANALOG";
"VREF5M"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"IN"82;
"IN_ANAL"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"IN"43;
"CNTRL"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"IN"6;
"OUT_CLIP"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"OUT"33;
"OUT_ATT"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"OUT"81;
%"CAEN_BUFFER"
"1","(1200,2325)","0","tubii_tk2_lib","I22";
;
USE2"work.all"
USE1"ieee.std_logic_1164.all"
LIBRARY1"ieee"
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE"
ROOM"CAEN_ANALOG";
"VREF5M"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"IN"82;
"IN_ANAL"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"IN"57;
"CNTRL"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"IN"61;
"OUT_CLIP"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"OUT"80;
"OUT_ATT"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"OUT"28;
%"CAEN_BUFFER"
"1","(1200,1925)","0","tubii_tk2_lib","I23";
;
USE2"work.all"
USE1"ieee.std_logic_1164.all"
LIBRARY1"ieee"
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE"
ROOM"CAEN_ANALOG";
"VREF5M"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"IN"82;
"IN_ANAL"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"IN"41;
"CNTRL"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"IN"55;
"OUT_CLIP"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"OUT"27;
"OUT_ATT"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"OUT"26;
%"CAEN_BUFFER"
"1","(1200,1500)","0","tubii_tk2_lib","I24";
;
USE2"work.all"
USE1"ieee.std_logic_1164.all"
LIBRARY1"ieee"
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE"
ROOM"CAEN_ANALOG";
"VREF5M"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"IN"82;
"IN_ANAL"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"IN"42;
"CNTRL"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"IN"9;
"OUT_CLIP"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"OUT"34;
"OUT_ATT"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"OUT"25;
%"INPORT"
"1","(-2100,4475)","0","standard","I25";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"84;
%"INPORT"
"1","(-2100,4550)","0","standard","I26";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"66;
%"INPORT"
"1","(-2100,4400)","0","standard","I27";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"65;
%"INPORT"
"1","(-2100,4325)","0","standard","I28";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"64;
%"INPORT"
"1","(-2100,4250)","0","standard","I29";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"77;
%"OUTPORT"
"1","(2550,4000)","0","standard","I3";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"24;
%"INPORT"
"1","(-2100,4175)","0","standard","I30";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"67;
%"INPORT"
"1","(-2100,4100)","0","standard","I31";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"85;
%"INPORT"
"1","(-2100,4025)","0","standard","I32";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"69;
%"RSMD0805"
"1","(-1600,3450)","0","resistors","I35";
;
$LOCATION"R183"
CDS_LOCATION"R183"
$SEC"1"
CDS_SEC"1"
VALUE"100"
PACKTYPE"0805"
POSTOL"5%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
TOL"1%"
CDS_LIB"resistors"
ROOM"CAEN_ANALOG";
"A<0>"
$PN"1"72;
"B<0>"
$PN"2"70;
%"RSMD0805"
"1","(-1600,3400)","0","resistors","I36";
;
$LOCATION"R185"
CDS_LOCATION"R185"
$SEC"1"
CDS_SEC"1"
VALUE"100"
POSTOL"5%"
PACKTYPE"0805"
TOL"1%"
CDS_LIB"resistors"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
ROOM"CAEN_ANALOG";
"A<0>"
$PN"1"2;
"B<0>"
$PN"2"68;
%"RSMD0805"
"1","(-1600,3500)","0","resistors","I37";
;
$LOCATION"R184"
CDS_LOCATION"R184"
$SEC"1"
CDS_SEC"1"
VALUE"100"
TOL"1%"
CDS_LIB"resistors"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
PACKTYPE"0805"
ROOM"CAEN_ANALOG";
"A<0>"
$PN"1"1;
"B<0>"
$PN"2"83;
%"RSMD0805"
"1","(-1600,3550)","0","resistors","I38";
;
$LOCATION"R186"
CDS_LOCATION"R186"
$SEC"1"
CDS_SEC"1"
VALUE"100"
POSTOL"5%"
PACKTYPE"0805"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
MAX_TEMP"RTMAX"
POWER"0.1"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
TOL"1%"
CDS_LIB"resistors"
ROOM"CAEN_ANALOG";
"A<0>"
$PN"1"71;
"B<0>"
$PN"2"78;
%"OUTPORT"
"1","(2550,4125)","0","standard","I4";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"36;
%"74F07"
"1","(-1925,3450)","0","ttl","I41";
;
$LOCATION"U101"
CDS_LOCATION"U101"
$SEC"1"
CDS_SEC"1"
CDS_LIB"ttl"
CDS_LMAN_SYM_OUTLINE"-125,150,125,-150"
ROOM"CAEN_ANALOG";
"Y0"
$PN"2"71;
"Y1"
$PN"4"1;
"Y2"
$PN"6"72;
"Y3"
$PN"8"2;
"Y4"
$PN"10"0;
"Y5"
$PN"12"0;
"A0"
$PN"1"15;
"A1"
$PN"3"14;
"A2"
$PN"5"13;
"A3"
$PN"9"3;
"A4"
$PN"11"0;
"A5"
$PN"13"0;
%"CSMD0805"
"1","(-2650,3750)","0","capacitors","I42";
;
$LOCATION"C139"
CDS_LOCATION"C139"
$SEC"1"
CDS_SEC"1"
PACKTYPE"0805"
VALUE"0.1UF"
VOLTAGE"50V"
PART_NAME"CSMD0805"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
POSTOL"10%"
TOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
ROOM"CAEN_ANALOG";
"B<0>"
$PN"2"16;
"A<0>"
$PN"1"79;
%"HCT374"
"1","(-2550,3275)","0","ttl","I43";
;
$LOCATION"U99"
CDS_LOCATION"U99"
$SEC"1"
CDS_SEC"1"
CDS_LIB"ttl"
CDS_LMAN_SYM_OUTLINE"-125,325,125,-225"
ROOM"CAEN_ANALOG";
"CLK"
$PN"11"8;
"OE* \B"
$PN"1"50;
"Q7"
$PN"12"0;
"Q6"
$PN"13"0;
"Q5"
$PN"14"0;
"Q4"
$PN"15"0;
"Q3"
$PN"16"3;
"Q2"
$PN"17"13;
"Q1"
$PN"18"14;
"Q0"
$PN"19"15;
"D7"
$PN"9"0;
"D6"
$PN"8"0;
"D5"
$PN"7"0;
"D4"
$PN"6"0;
"D3"
$PN"5"23;
"D2"
$PN"4"49;
"D1"
$PN"3"12;
"D0"
$PN"2"11;
"GND"
$PN"10"16;
"VCC"
$PN"20"79;
%"CSMD0805"
"1","(-2525,2775)","0","capacitors","I44";
;
$LOCATION"C140"
CDS_LOCATION"C140"
$SEC"1"
CDS_SEC"1"
PACKTYPE"0805"
VOLTAGE"50V"
VALUE"0.1UF"
PART_NAME"CSMD0805"
POSTOL"10%"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
TOL_ON_OFF"ON"
TOL"5%"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
ROOM"CAEN_ANALOG";
"B<0>"
$PN"2"54;
"A<0>"
$PN"1"10;
%"HCT374"
"1","(-2450,2275)","0","ttl","I45";
;
$LOCATION"U100"
CDS_LOCATION"U100"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-125,325,125,-225"
CDS_LIB"ttl"
ROOM"CAEN_ANALOG";
"CLK"
$PN"11"8;
"OE* \B"
$PN"1"40;
"Q7"
$PN"12"55;
"Q6"
$PN"13"59;
"Q5"
$PN"14"61;
"Q4"
$PN"15"62;
"Q3"
$PN"16"6;
"Q2"
$PN"17"63;
"Q1"
$PN"18"9;
"Q0"
$PN"19"60;
"D7"
$PN"9"44;
"D6"
$PN"8"39;
"D5"
$PN"7"22;
"D4"
$PN"6"45;
"D3"
$PN"5"46;
"D2"
$PN"4"53;
"D1"
$PN"3"7;
"D0"
$PN"2"52;
"GND"
$PN"10"54;
"VCC"
$PN"20"10;
%"CSMD0805"
"1","(-3300,3725)","0","capacitors","I46";
;
$LOCATION"C137"
CDS_LOCATION"C137"
$SEC"1"
CDS_SEC"1"
PACKTYPE"0805"
VOLTAGE"50V"
PART_NAME"CSMD0805"
VALUE"0.1UF"
POSTOL"10%"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
NEEDS_NO_SIZE"TRUE"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
TOL"5%"
ROOM"CAEN_ANALOG";
"B<0>"
$PN"2"21;
"A<0>"
$PN"1"20;
%"74F164"
"2","(-3200,3250)","0","misc","I47";
;
$LOCATION"U98"
CDS_LOCATION"U98"
$SEC"1"
CDS_SEC"1"
PACK_TYPE"2"
CDS_LMAN_SYM_OUTLINE"-125,300,125,-300"
CDS_LIB"misc"
ROOM"CAEN_ANALOG";
"VCC"
$PN"14"21;
"GND"
$PN"7"20;
"Q7"
$PN"13"75;
"Q6"
$PN"12"0;
"Q5"
$PN"11"0;
"Q4"
$PN"10"0;
"Q3"
$PN"6"23;
"Q2"
$PN"5"49;
"Q1"
$PN"4"12;
"Q0"
$PN"3"11;
"CP"
$PN"8"73;
"DSB"
$PN"2"48;
"MR* \B"
$PN"9"74;
"DSA"
$PN"1"19;
%"CSMD0805"
"1","(-3225,2750)","0","capacitors","I48";
;
$LOCATION"C138"
CDS_LOCATION"C138"
$SEC"1"
CDS_SEC"1"
PACKTYPE"0805"
VOLTAGE"50V"
PART_NAME"CSMD0805"
VALUE"0.1UF"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
TOL"5%"
POSTOL"10%"
ROOM"CAEN_ANALOG";
"B<0>"
$PN"2"18;
"A<0>"
$PN"1"47;
%"74F164"
"2","(-3225,2300)","0","misc","I49";
;
$LOCATION"U97"
CDS_LOCATION"U97"
$SEC"1"
CDS_SEC"1"
PACK_TYPE"2"
CDS_LMAN_SYM_OUTLINE"-125,300,125,-300"
CDS_LIB"misc"
ROOM"CAEN_ANALOG";
"VCC"
$PN"14"18;
"GND"
$PN"7"47;
"Q7"
$PN"13"44;
"Q6"
$PN"12"39;
"Q5"
$PN"11"22;
"Q4"
$PN"10"45;
"Q3"
$PN"6"46;
"Q2"
$PN"5"53;
"Q1"
$PN"4"7;
"Q0"
$PN"3"52;
"CP"
$PN"8"73;
"DSB"
$PN"2"48;
"MR* \B"
$PN"9"17;
"DSA"
$PN"1"75;
%"CAEN_BUFFER"
"1","(1200,4400)","0","tubii_tk2_lib","I5";
;
USE2"work.all"
USE1"ieee.std_logic_1164.all"
LIBRARY1"ieee"
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib"
ROOM"CAEN_ANALOG";
"VREF5M"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"IN"82;
"IN_ANAL"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"IN"88;
"CNTRL"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"IN"59;
"OUT_CLIP"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"OUT"35;
"OUT_ATT"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"OUT"37;
%"INPORT"
"1","(-1925,950)","0","standard","I50";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"43;
%"INPORT"
"1","(-1925,825)","0","standard","I51";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"57;
%"INPORT"
"1","(-1925,675)","0","standard","I52";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"41;
%"INPORT"
"1","(-1925,525)","0","standard","I53";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"42;
%"INPORT"
"1","(-3950,3250)","0","standard","I54";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"48;
%"INPORT"
"1","(-3950,3325)","0","standard","I55";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"19;
%"INPORT"
"1","(-3950,3175)","0","standard","I56";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"73;
%"INPORT"
"1","(-3925,2800)","0","standard","I57";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"8;
%"VREF_GEN"
"1","(-425,4625)","0","tubii_tk2_lib","I58";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
"VREF5M"
VHDL_MODE"OUT"82;
%"CSMD0805"
"1","(-1925,3150)","0","capacitors","I59";
;
$LOCATION"C182"
CDS_LOCATION"C182"
$SEC"1"
CDS_SEC"1"
PACKTYPE"0805"
VALUE"0.1UF"
VOLTAGE"50V"
PART_NAME"CSMD0805"
POSTOL"10%"
TOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
ROOM"CAEN_ANALOG";
"B<0>"
$PN"2"38;
"A<0>"
$PN"1"51;
%"OUTPORT"
"1","(2550,3700)","0","standard","I6";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"30;
%"PICKERING113FC"
"1","(-675,3950)","0","misc","I60";
;
$LOCATION"U105"
CDS_LOCATION"U105"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-125,125,125,-125"
CDS_LIB"misc"
ROOM"CAEN_ANALOG";
"IN1"
$PN"1"66;
"IN2"
$PN"2"84;
"OUT"
$PN"6"88;
"CNTRL+"
$PN"4"70;
"CNTRL-"
$PN"3"4;
%"PICKERING113FC"
"1","(-725,3250)","0","misc","I61";
;
$LOCATION"U102"
CDS_LOCATION"U102"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-125,125,125,-125"
CDS_LIB"misc"
ROOM"CAEN_ANALOG";
"IN1"
$PN"1"65;
"IN2"
$PN"2"64;
"OUT"
$PN"6"87;
"CNTRL+"
$PN"4"83;
"CNTRL-"
$PN"3"76;
%"PICKERING113FC"
"1","(-700,2475)","0","misc","I62";
;
$LOCATION"U104"
CDS_LOCATION"U104"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-125,125,125,-125"
CDS_LIB"misc"
ROOM"CAEN_ANALOG";
"IN1"
$PN"1"77;
"IN2"
$PN"2"67;
"OUT"
$PN"6"58;
"CNTRL+"
$PN"4"68;
"CNTRL-"
$PN"3"5;
%"PICKERING113FC"
"1","(-725,1800)","0","misc","I63";
;
$LOCATION"U103"
CDS_LOCATION"U103"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-125,125,125,-125"
CDS_LIB"misc"
ROOM"CAEN_ANALOG";
"IN1"
$PN"1"85;
"IN2"
$PN"2"69;
"OUT"
$PN"6"86;
"CNTRL+"
$PN"4"78;
"CNTRL-"
$PN"3"56;
%"OUTPORT"
"1","(2550,3575)","0","standard","I7";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"29;
%"OUTPORT"
"1","(2550,3275)","0","standard","I8";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"31;
%"OUTPORT"
"1","(2550,3150)","0","standard","I9";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"32;
END.
