{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1513704707601 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1513704707601 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 19 18:31:47 2017 " "Processing started: Tue Dec 19 18:31:47 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1513704707601 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513704707601 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MBE_dadda_mult_9x9 -c MBE_dadda_mult_9x9 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MBE_dadda_mult_9x9 -c MBE_dadda_mult_9x9" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513704707601 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1513704708072 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1513704708072 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "4 2 " "Parallel compilation is enabled for 4 processors, but there are only 2 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "Analysis & Synthesis" 0 -1 1513704708072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compressor_53_approx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compressor_53_approx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compressor_53_approx-DATAFLOW " "Found design unit 1: compressor_53_approx-DATAFLOW" {  } { { "compressor_53_approx.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/compressor_53_approx.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513704719862 ""} { "Info" "ISGN_ENTITY_NAME" "1 compressor_53_approx " "Found entity 1: compressor_53_approx" {  } { { "compressor_53_approx.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/compressor_53_approx.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513704719862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513704719862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_n-beh_shift " "Found design unit 1: shift_n-beh_shift" {  } { { "shift_n.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/shift_n.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513704719862 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_n " "Found entity 1: shift_n" {  } { { "shift_n.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/shift_n.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513704719862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513704719862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_mbe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_mbe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_mbe-beh_mux_mbe " "Found design unit 1: mux_mbe-beh_mux_mbe" {  } { { "mux_mbe.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/mux_mbe.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513704719872 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_mbe " "Found entity 1: mux_mbe" {  } { { "mux_mbe.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/mux_mbe.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513704719872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513704719872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mbe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mbe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MBE-beh_mbe " "Found design unit 1: MBE-beh_mbe" {  } { { "MBE.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/MBE.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513704719882 ""} { "Info" "ISGN_ENTITY_NAME" "1 MBE " "Found entity 1: MBE" {  } { { "MBE.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/MBE.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513704719882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513704719882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfadd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file halfadd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 halfadd-DATAFLOW " "Found design unit 1: halfadd-DATAFLOW" {  } { { "halfadd.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/halfadd.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513704719882 ""} { "Info" "ISGN_ENTITY_NAME" "1 halfadd " "Found entity 1: halfadd" {  } { { "halfadd.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/halfadd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513704719882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513704719882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladd-beh " "Found design unit 1: fulladd-beh" {  } { { "fulladd.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/fulladd.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513704719882 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladd " "Found entity 1: fulladd" {  } { { "fulladd.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/fulladd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513704719882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513704719882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dadda_tree_18x5_ext.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dadda_tree_18x5_ext.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dadda_tree_18x5_ext-structural " "Found design unit 1: dadda_tree_18x5_ext-structural" {  } { { "dadda_tree_18x5_ext.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/dadda_tree_18x5_ext.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513704719897 ""} { "Info" "ISGN_ENTITY_NAME" "1 dadda_tree_18x5_ext " "Found entity 1: dadda_tree_18x5_ext" {  } { { "dadda_tree_18x5_ext.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/dadda_tree_18x5_ext.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513704719897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513704719897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compressor_53.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compressor_53.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compressor_53-DATAFLOW " "Found design unit 1: compressor_53-DATAFLOW" {  } { { "compressor_53.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/compressor_53.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513704719902 ""} { "Info" "ISGN_ENTITY_NAME" "1 compressor_53 " "Found entity 1: compressor_53" {  } { { "compressor_53.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/compressor_53.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513704719902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513704719902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cell.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cell.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cell-beh_cell " "Found design unit 1: cell-beh_cell" {  } { { "cell.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/cell.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513704719902 ""} { "Info" "ISGN_ENTITY_NAME" "1 cell " "Found entity 1: cell" {  } { { "cell.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/cell.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513704719902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513704719902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mbe_dadda_mult_9x9.vhd 5 1 " "Found 5 design units, including 1 entities, in source file mbe_dadda_mult_9x9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MBE_dadda_mult_9x9-NoExt " "Found design unit 1: MBE_dadda_mult_9x9-NoExt" {  } { { "MBE_dadda_mult_9x9.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/MBE_dadda_mult_9x9.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513704719902 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 MBE_dadda_mult_9x9-approx " "Found design unit 2: MBE_dadda_mult_9x9-approx" {  } { { "MBE_dadda_mult_9x9.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/MBE_dadda_mult_9x9.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513704719902 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 MBE_dadda_mult_9x9-approxCut " "Found design unit 3: MBE_dadda_mult_9x9-approxCut" {  } { { "MBE_dadda_mult_9x9.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/MBE_dadda_mult_9x9.vhd" 158 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513704719902 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 MBE_dadda_mult_9x9-final " "Found design unit 4: MBE_dadda_mult_9x9-final" {  } { { "MBE_dadda_mult_9x9.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/MBE_dadda_mult_9x9.vhd" 230 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513704719902 ""} { "Info" "ISGN_ENTITY_NAME" "1 MBE_dadda_mult_9x9 " "Found entity 1: MBE_dadda_mult_9x9" {  } { { "MBE_dadda_mult_9x9.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/MBE_dadda_mult_9x9.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513704719902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513704719902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dadda_tree_18x6_noext.vhd 5 1 " "Found 5 design units, including 1 entities, in source file dadda_tree_18x6_noext.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dadda_tree_18x6_NoExt-Roorda " "Found design unit 1: dadda_tree_18x6_NoExt-Roorda" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/dadda_tree_18x6_NoExt.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513704719912 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dadda_tree_18x6_NoExt-approx " "Found design unit 2: dadda_tree_18x6_NoExt-approx" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/dadda_tree_18x6_NoExt.vhd" 246 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513704719912 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dadda_tree_18x6_NoExt-approxCut " "Found design unit 3: dadda_tree_18x6_NoExt-approxCut" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/dadda_tree_18x6_NoExt.vhd" 474 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513704719912 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 dadda_tree_18x6_NoExt-final " "Found design unit 4: dadda_tree_18x6_NoExt-final" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/dadda_tree_18x6_NoExt.vhd" 664 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513704719912 ""} { "Info" "ISGN_ENTITY_NAME" "1 dadda_tree_18x6_NoExt " "Found entity 1: dadda_tree_18x6_NoExt" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/dadda_tree_18x6_NoExt.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513704719912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513704719912 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MBE_dadda_mult_9x9 " "Elaborating entity \"MBE_dadda_mult_9x9\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1513704719962 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mbe_roorda.vhd 2 1 " "Using design file mbe_roorda.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MBE_Roorda-beh_mbe " "Found design unit 1: MBE_Roorda-beh_mbe" {  } { { "mbe_roorda.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/mbe_roorda.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513704720003 ""} { "Info" "ISGN_ENTITY_NAME" "1 MBE_Roorda " "Found entity 1: MBE_Roorda" {  } { { "mbe_roorda.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/mbe_roorda.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513704720003 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1513704720003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MBE_Roorda MBE_Roorda:MBE_unit " "Elaborating entity \"MBE_Roorda\" for hierarchy \"MBE_Roorda:MBE_unit\"" {  } { { "MBE_dadda_mult_9x9.vhd" "MBE_unit" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/MBE_dadda_mult_9x9.vhd" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513704720003 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cell_roorda.vhd 2 1 " "Using design file cell_roorda.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cell_Roorda-beh_cell " "Found design unit 1: cell_Roorda-beh_cell" {  } { { "cell_roorda.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/cell_roorda.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513704720023 ""} { "Info" "ISGN_ENTITY_NAME" "1 cell_Roorda " "Found entity 1: cell_Roorda" {  } { { "cell_roorda.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/cell_roorda.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513704720023 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1513704720023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cell_Roorda MBE_Roorda:MBE_unit\|cell_Roorda:\\Cells_gen:1:Single_cell " "Elaborating entity \"cell_Roorda\" for hierarchy \"MBE_Roorda:MBE_unit\|cell_Roorda:\\Cells_gen:1:Single_cell\"" {  } { { "mbe_roorda.vhd" "\\Cells_gen:1:Single_cell" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/mbe_roorda.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513704720023 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux_mbe_roorda.vhd 2 1 " "Using design file mux_mbe_roorda.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_mbe_Roorda-beh_mux_mbe " "Found design unit 1: mux_mbe_Roorda-beh_mux_mbe" {  } { { "mux_mbe_roorda.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/mux_mbe_roorda.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513704720043 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_mbe_Roorda " "Found entity 1: mux_mbe_Roorda" {  } { { "mux_mbe_roorda.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/mux_mbe_roorda.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513704720043 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1513704720043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_mbe_Roorda MBE_Roorda:MBE_unit\|cell_Roorda:\\Cells_gen:1:Single_cell\|mux_mbe_Roorda:LUT " "Elaborating entity \"mux_mbe_Roorda\" for hierarchy \"MBE_Roorda:MBE_unit\|cell_Roorda:\\Cells_gen:1:Single_cell\|mux_mbe_Roorda:LUT\"" {  } { { "cell_roorda.vhd" "LUT" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/cell_roorda.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513704720043 ""}
{ "Warning" "WSGN_SEARCH_FILE" "shift_n_roorda.vhd 2 1 " "Using design file shift_n_roorda.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_n_Roorda-beh_shift " "Found design unit 1: shift_n_Roorda-beh_shift" {  } { { "shift_n_roorda.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/shift_n_roorda.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513704720063 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_n_Roorda " "Found entity 1: shift_n_Roorda" {  } { { "shift_n_roorda.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/shift_n_roorda.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513704720063 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1513704720063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_n_Roorda MBE_Roorda:MBE_unit\|cell_Roorda:\\Cells_gen:1:Single_cell\|shift_n_Roorda:shiftREG " "Elaborating entity \"shift_n_Roorda\" for hierarchy \"MBE_Roorda:MBE_unit\|cell_Roorda:\\Cells_gen:1:Single_cell\|shift_n_Roorda:shiftREG\"" {  } { { "cell_roorda.vhd" "shiftREG" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/cell_roorda.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513704720063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cell_Roorda MBE_Roorda:MBE_unit\|cell_Roorda:\\Cells_gen:2:Single_cell " "Elaborating entity \"cell_Roorda\" for hierarchy \"MBE_Roorda:MBE_unit\|cell_Roorda:\\Cells_gen:2:Single_cell\"" {  } { { "mbe_roorda.vhd" "\\Cells_gen:2:Single_cell" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/mbe_roorda.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513704720073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_n_Roorda MBE_Roorda:MBE_unit\|cell_Roorda:\\Cells_gen:2:Single_cell\|shift_n_Roorda:shiftREG " "Elaborating entity \"shift_n_Roorda\" for hierarchy \"MBE_Roorda:MBE_unit\|cell_Roorda:\\Cells_gen:2:Single_cell\|shift_n_Roorda:shiftREG\"" {  } { { "cell_roorda.vhd" "shiftREG" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/cell_roorda.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513704720083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cell_Roorda MBE_Roorda:MBE_unit\|cell_Roorda:\\Cells_gen:3:Single_cell " "Elaborating entity \"cell_Roorda\" for hierarchy \"MBE_Roorda:MBE_unit\|cell_Roorda:\\Cells_gen:3:Single_cell\"" {  } { { "mbe_roorda.vhd" "\\Cells_gen:3:Single_cell" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/mbe_roorda.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513704720103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_n_Roorda MBE_Roorda:MBE_unit\|cell_Roorda:\\Cells_gen:3:Single_cell\|shift_n_Roorda:shiftREG " "Elaborating entity \"shift_n_Roorda\" for hierarchy \"MBE_Roorda:MBE_unit\|cell_Roorda:\\Cells_gen:3:Single_cell\|shift_n_Roorda:shiftREG\"" {  } { { "cell_roorda.vhd" "shiftREG" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/cell_roorda.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513704720103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cell_Roorda MBE_Roorda:MBE_unit\|cell_Roorda:\\Cells_gen:4:Single_cell " "Elaborating entity \"cell_Roorda\" for hierarchy \"MBE_Roorda:MBE_unit\|cell_Roorda:\\Cells_gen:4:Single_cell\"" {  } { { "mbe_roorda.vhd" "\\Cells_gen:4:Single_cell" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/mbe_roorda.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513704720123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_n_Roorda MBE_Roorda:MBE_unit\|cell_Roorda:\\Cells_gen:4:Single_cell\|shift_n_Roorda:shiftREG " "Elaborating entity \"shift_n_Roorda\" for hierarchy \"MBE_Roorda:MBE_unit\|cell_Roorda:\\Cells_gen:4:Single_cell\|shift_n_Roorda:shiftREG\"" {  } { { "cell_roorda.vhd" "shiftREG" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/cell_roorda.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513704720185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cell_Roorda MBE_Roorda:MBE_unit\|cell_Roorda:\\Cells_gen:5:Single_cell " "Elaborating entity \"cell_Roorda\" for hierarchy \"MBE_Roorda:MBE_unit\|cell_Roorda:\\Cells_gen:5:Single_cell\"" {  } { { "mbe_roorda.vhd" "\\Cells_gen:5:Single_cell" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/mbe_roorda.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513704720219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_n_Roorda MBE_Roorda:MBE_unit\|cell_Roorda:\\Cells_gen:5:Single_cell\|shift_n_Roorda:shiftREG " "Elaborating entity \"shift_n_Roorda\" for hierarchy \"MBE_Roorda:MBE_unit\|cell_Roorda:\\Cells_gen:5:Single_cell\|shift_n_Roorda:shiftREG\"" {  } { { "cell_roorda.vhd" "shiftREG" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/cell_roorda.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513704720227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "dadda_tree_18x6_NoExt dadda_tree_18x6_NoExt:dadda_tree A:final " "Elaborating entity \"dadda_tree_18x6_NoExt\" using architecture \"A:final\" for hierarchy \"dadda_tree_18x6_NoExt:dadda_tree\"" {  } { { "MBE_dadda_mult_9x9.vhd" "dadda_tree" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/MBE_dadda_mult_9x9.vhd" 284 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513704720239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfadd dadda_tree_18x6_NoExt:dadda_tree\|halfadd:\\level2to1:6:level2to1_ha_cond_first:level2to1_ha " "Elaborating entity \"halfadd\" for hierarchy \"dadda_tree_18x6_NoExt:dadda_tree\|halfadd:\\level2to1:6:level2to1_ha_cond_first:level2to1_ha\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "\\level2to1:6:level2to1_ha_cond_first:level2to1_ha" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/dadda_tree_18x6_NoExt.vhd" 752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513704720259 ""}
{ "Warning" "WSGN_SEARCH_FILE" "compressor_42_approx.vhd 2 1 " "Using design file compressor_42_approx.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compressor_42_approx-DATAFLOW " "Found design unit 1: compressor_42_approx-DATAFLOW" {  } { { "compressor_42_approx.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/compressor_42_approx.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513704720290 ""} { "Info" "ISGN_ENTITY_NAME" "1 compressor_42_approx " "Found entity 1: compressor_42_approx" {  } { { "compressor_42_approx.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/compressor_42_approx.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513704720290 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1513704720290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compressor_42_approx dadda_tree_18x6_NoExt:dadda_tree\|compressor_42_approx:\\level2to1:8:level2to1_42approx_cond:level2to1_42approx " "Elaborating entity \"compressor_42_approx\" for hierarchy \"dadda_tree_18x6_NoExt:dadda_tree\|compressor_42_approx:\\level2to1:8:level2to1_42approx_cond:level2to1_42approx\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "\\level2to1:8:level2to1_42approx_cond:level2to1_42approx" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/dadda_tree_18x6_NoExt.vhd" 758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513704720290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compressor_53 dadda_tree_18x6_NoExt:dadda_tree\|compressor_53:\\level2to1:9:level2to1_42_cond_first:level2to1_42 " "Elaborating entity \"compressor_53\" for hierarchy \"dadda_tree_18x6_NoExt:dadda_tree\|compressor_53:\\level2to1:9:level2to1_42_cond_first:level2to1_42\"" {  } { { "dadda_tree_18x6_NoExt.vhd" "\\level2to1:9:level2to1_42_cond_first:level2to1_42" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/dadda_tree_18x6_NoExt.vhd" 766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513704720303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladd dadda_tree_18x6_NoExt:dadda_tree\|compressor_53:\\level2to1:9:level2to1_42_cond_first:level2to1_42\|fulladd:f1 " "Elaborating entity \"fulladd\" for hierarchy \"dadda_tree_18x6_NoExt:dadda_tree\|compressor_53:\\level2to1:9:level2to1_42_cond_first:level2to1_42\|fulladd:f1\"" {  } { { "compressor_53.vhd" "f1" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/compressor_53.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513704720313 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "tree_add PP_ADDER18 " "Node instance \"tree_add\" instantiates undefined entity \"PP_ADDER18\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "MBE_dadda_mult_9x9.vhd" "tree_add" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/MBE_dadda_mult_9x9.vhd" 295 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1513704720343 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "766 " "Peak virtual memory: 766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1513704720503 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec 19 18:32:00 2017 " "Processing ended: Tue Dec 19 18:32:00 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1513704720503 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1513704720503 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1513704720503 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1513704720503 ""}
