#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Nov  7 14:56:03 2019
# Process ID: 15448
# Current directory: C:/Users/hp/Desktop/Jhe/Random_MW_phase_shift/project_1/project_1.runs/synth_1
# Command line: vivado.exe -log main.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl
# Log file: C:/Users/hp/Desktop/Jhe/Random_MW_phase_shift/project_1/project_1.runs/synth_1/main.vds
# Journal file: C:/Users/hp/Desktop/Jhe/Random_MW_phase_shift/project_1/project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source main.tcl -notrace
Command: synth_design -top main -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22728 
WARNING: [Synth 8-2507] parameter declaration becomes local in async_receiver with formal parameter declaration list [C:/Users/hp/Desktop/Jhe/Random_MW_phase_shift/project_1/project_1.srcs/sources_1/new/async_receiver.v:22]
WARNING: [Synth 8-2507] parameter declaration becomes local in async_receiver with formal parameter declaration list [C:/Users/hp/Desktop/Jhe/Random_MW_phase_shift/project_1/project_1.srcs/sources_1/new/async_receiver.v:23]
WARNING: [Synth 8-2507] parameter declaration becomes local in async_transmitter with formal parameter declaration list [C:/Users/hp/Desktop/Jhe/Random_MW_phase_shift/project_1/project_1.srcs/sources_1/new/async_transmitter.v:18]
WARNING: [Synth 8-2507] parameter declaration becomes local in async_transmitter with formal parameter declaration list [C:/Users/hp/Desktop/Jhe/Random_MW_phase_shift/project_1/project_1.srcs/sources_1/new/async_transmitter.v:21]
WARNING: [Synth 8-2507] parameter declaration becomes local in string_reader with formal parameter declaration list [C:/Users/hp/Desktop/Jhe/Random_MW_phase_shift/project_1/project_1.srcs/sources_1/new/string_reader.v:68]
WARNING: [Synth 8-2507] parameter declaration becomes local in string_reader with formal parameter declaration list [C:/Users/hp/Desktop/Jhe/Random_MW_phase_shift/project_1/project_1.srcs/sources_1/new/string_reader.v:69]
WARNING: [Synth 8-2507] parameter declaration becomes local in string_reader with formal parameter declaration list [C:/Users/hp/Desktop/Jhe/Random_MW_phase_shift/project_1/project_1.srcs/sources_1/new/string_reader.v:70]
WARNING: [Synth 8-2507] parameter declaration becomes local in string_reader with formal parameter declaration list [C:/Users/hp/Desktop/Jhe/Random_MW_phase_shift/project_1/project_1.srcs/sources_1/new/string_reader.v:71]
WARNING: [Synth 8-2507] parameter declaration becomes local in string_reader with formal parameter declaration list [C:/Users/hp/Desktop/Jhe/Random_MW_phase_shift/project_1/project_1.srcs/sources_1/new/string_reader.v:72]
WARNING: [Synth 8-2507] parameter declaration becomes local in string_sender with formal parameter declaration list [C:/Users/hp/Desktop/Jhe/Random_MW_phase_shift/project_1/project_1.srcs/sources_1/new/string_sender.v:43]
WARNING: [Synth 8-2507] parameter declaration becomes local in string_sender with formal parameter declaration list [C:/Users/hp/Desktop/Jhe/Random_MW_phase_shift/project_1/project_1.srcs/sources_1/new/string_sender.v:77]
WARNING: [Synth 8-2507] parameter declaration becomes local in string_sender with formal parameter declaration list [C:/Users/hp/Desktop/Jhe/Random_MW_phase_shift/project_1/project_1.srcs/sources_1/new/string_sender.v:78]
WARNING: [Synth 8-2507] parameter declaration becomes local in string_sender with formal parameter declaration list [C:/Users/hp/Desktop/Jhe/Random_MW_phase_shift/project_1/project_1.srcs/sources_1/new/string_sender.v:79]
WARNING: [Synth 8-2507] parameter declaration becomes local in string_sender with formal parameter declaration list [C:/Users/hp/Desktop/Jhe/Random_MW_phase_shift/project_1/project_1.srcs/sources_1/new/string_sender.v:80]
WARNING: [Synth 8-2507] parameter declaration becomes local in string_sender with formal parameter declaration list [C:/Users/hp/Desktop/Jhe/Random_MW_phase_shift/project_1/project_1.srcs/sources_1/new/string_sender.v:81]
WARNING: [Synth 8-2507] parameter declaration becomes local in string_sender with formal parameter declaration list [C:/Users/hp/Desktop/Jhe/Random_MW_phase_shift/project_1/project_1.srcs/sources_1/new/string_sender.v:82]
WARNING: [Synth 8-2507] parameter declaration becomes local in string_sender with formal parameter declaration list [C:/Users/hp/Desktop/Jhe/Random_MW_phase_shift/project_1/project_1.srcs/sources_1/new/string_sender.v:83]
WARNING: [Synth 8-2507] parameter declaration becomes local in string_sender with formal parameter declaration list [C:/Users/hp/Desktop/Jhe/Random_MW_phase_shift/project_1/project_1.srcs/sources_1/new/string_sender.v:84]
WARNING: [Synth 8-2507] parameter declaration becomes local in string_sender with formal parameter declaration list [C:/Users/hp/Desktop/Jhe/Random_MW_phase_shift/project_1/project_1.srcs/sources_1/new/string_sender.v:85]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 699.910 ; gain = 183.230
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Users/hp/Desktop/Jhe/Random_MW_phase_shift/project_1/project_1.srcs/sources_1/new/main.v:23]
	Parameter STRING_COUNT_BIT bound to: 5 - type: integer 
	Parameter STRING_MAX_LENGTH bound to: 32 - type: integer 
	Parameter STRING_MAX_BIT_LENGTH bound to: 256 - type: integer 
	Parameter NUMBER_MAX_BIT_LENGTH bound to: 128 - type: integer 
	Parameter ClkFreq bound to: 100000000 - type: integer 
	Parameter BaudRate bound to: 57600 - type: integer 
	Parameter IDLE bound to: 4'b0000 
	Parameter MSG_IN bound to: 4'b0001 
	Parameter TX_SEND bound to: 4'b0010 
	Parameter TX_WAIT_BUSY bound to: 4'b0011 
	Parameter TX_WAIT_UNBUSY bound to: 4'b0100 
	Parameter HELLO bound to: 4'b0101 
	Parameter phase1_state bound to: 4'b0110 
	Parameter phase2_state bound to: 4'b0111 
	Parameter phase3_state bound to: 4'b1000 
	Parameter phase4_state bound to: 4'b1001 
	Parameter phase5_state bound to: 4'b1010 
	Parameter phase6_state bound to: 4'b1011 
	Parameter phase7_state bound to: 4'b1100 
	Parameter phase8_state bound to: 4'b1101 
INFO: [Synth 8-6157] synthesizing module 'string_reader' [C:/Users/hp/Desktop/Jhe/Random_MW_phase_shift/project_1/project_1.srcs/sources_1/new/string_reader.v:8]
	Parameter RX_STRING_COUNT_BIT bound to: 5 - type: integer 
	Parameter RX_STRING_MAX_LENGTH bound to: 32 - type: integer 
	Parameter RX_STRING_MAX_BIT_LENGTH bound to: 256 - type: integer 
	Parameter RX_NUMBER_MAX_BIT_LENGTH bound to: 128 - type: integer 
	Parameter ClkFreq bound to: 100000000 - type: integer 
	Parameter BaudRate bound to: 57600 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter STARTED bound to: 3'b001 
	Parameter ANALYZE bound to: 3'b010 
	Parameter NEW_CHAR bound to: 3'b011 
	Parameter FINISHED bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'async_receiver' [C:/Users/hp/Desktop/Jhe/Random_MW_phase_shift/project_1/project_1.srcs/sources_1/new/async_receiver.v:4]
	Parameter ClkFrequency bound to: 100000000 - type: integer 
	Parameter Baud bound to: 57600 - type: integer 
	Parameter Baud8 bound to: 460800 - type: integer 
	Parameter Baud8GeneratorAccWidth bound to: 16 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element RxD_data_error_reg was removed.  [C:/Users/hp/Desktop/Jhe/Random_MW_phase_shift/project_1/project_1.srcs/sources_1/new/async_receiver.v:89]
INFO: [Synth 8-6155] done synthesizing module 'async_receiver' (1#1) [C:/Users/hp/Desktop/Jhe/Random_MW_phase_shift/project_1/project_1.srcs/sources_1/new/async_receiver.v:4]
INFO: [Synth 8-6157] synthesizing module 'ascii2hex' [C:/Users/hp/Desktop/Jhe/Random_MW_phase_shift/project_1/project_1.srcs/sources_1/new/ascii2hex.v:21]
INFO: [Synth 8-6155] done synthesizing module 'ascii2hex' (2#1) [C:/Users/hp/Desktop/Jhe/Random_MW_phase_shift/project_1/project_1.srcs/sources_1/new/ascii2hex.v:21]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/hp/Desktop/Jhe/Random_MW_phase_shift/project_1/project_1.srcs/sources_1/new/string_reader.v:85]
INFO: [Synth 8-6155] done synthesizing module 'string_reader' (3#1) [C:/Users/hp/Desktop/Jhe/Random_MW_phase_shift/project_1/project_1.srcs/sources_1/new/string_reader.v:8]
INFO: [Synth 8-6157] synthesizing module 'string_sender' [C:/Users/hp/Desktop/Jhe/Random_MW_phase_shift/project_1/project_1.srcs/sources_1/new/string_sender.v:23]
	Parameter TX_STRING_COUNT_BIT bound to: 5 - type: integer 
	Parameter TX_STRING_MAX_LENGTH bound to: 32 - type: integer 
	Parameter TX_STRING_MAX_BIT_LENGTH bound to: 256 - type: integer 
	Parameter ClkFrequency bound to: 100000000 - type: integer 
	Parameter Baud bound to: 57600 - type: integer 
	Parameter TXBuffer_BIT_LENGTH bound to: 256 - type: integer 
	Parameter IDLE bound to: 4'b0000 
	Parameter ADD_TERMINATOR bound to: 4'b0001 
	Parameter CHAR_SHIFT bound to: 4'b0010 
	Parameter START_TxD bound to: 4'b0011 
	Parameter WAIT_FOR_TxD_BUSY bound to: 4'b0100 
	Parameter WAIT_FOR_TxD_FINISH bound to: 4'b0101 
	Parameter END_START_TxD bound to: 4'b1010 
	Parameter END_WAIT_FOR_TxD_BUSY bound to: 4'b1011 
	Parameter END_WAIT_FOR_TxD_FINISH bound to: 4'b1100 
INFO: [Synth 8-6157] synthesizing module 'async_transmitter' [C:/Users/hp/Desktop/Jhe/Random_MW_phase_shift/project_1/project_1.srcs/sources_1/new/async_transmitter.v:6]
	Parameter ClkFrequency bound to: 100000000 - type: integer 
	Parameter Baud bound to: 57600 - type: integer 
	Parameter RegisterInputData bound to: 1 - type: integer 
	Parameter BaudGeneratorAccWidth bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'async_transmitter' (4#1) [C:/Users/hp/Desktop/Jhe/Random_MW_phase_shift/project_1/project_1.srcs/sources_1/new/async_transmitter.v:6]
INFO: [Synth 8-6157] synthesizing module 'hex2ascii' [C:/Users/hp/Desktop/Jhe/Random_MW_phase_shift/project_1/project_1.srcs/sources_1/new/hex2ascii.v:21]
INFO: [Synth 8-6155] done synthesizing module 'hex2ascii' (5#1) [C:/Users/hp/Desktop/Jhe/Random_MW_phase_shift/project_1/project_1.srcs/sources_1/new/hex2ascii.v:21]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/hp/Desktop/Jhe/Random_MW_phase_shift/project_1/project_1.srcs/sources_1/new/string_sender.v:98]
INFO: [Synth 8-6155] done synthesizing module 'string_sender' (6#1) [C:/Users/hp/Desktop/Jhe/Random_MW_phase_shift/project_1/project_1.srcs/sources_1/new/string_sender.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/hp/Desktop/Jhe/Random_MW_phase_shift/project_1/project_1.srcs/sources_1/new/main.v:150]
INFO: [Synth 8-6155] done synthesizing module 'main' (7#1) [C:/Users/hp/Desktop/Jhe/Random_MW_phase_shift/project_1/project_1.srcs/sources_1/new/main.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 744.820 ; gain = 228.141
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 759.105 ; gain = 242.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 759.105 ; gain = 242.426
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/hp/Desktop/Jhe/Random_MW_phase_shift/project_1/project_1.srcs/constrs_1/new/pinmap.xdc]
Finished Parsing XDC File [C:/Users/hp/Desktop/Jhe/Random_MW_phase_shift/project_1/project_1.srcs/constrs_1/new/pinmap.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/hp/Desktop/Jhe/Random_MW_phase_shift/project_1/project_1.srcs/constrs_1/new/pinmap.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 898.281 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 898.281 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 898.281 ; gain = 381.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 898.281 ; gain = 381.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 898.281 ; gain = 381.602
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'async_receiver'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'string_reader'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'async_transmitter'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/hp/Desktop/Jhe/Random_MW_phase_shift/project_1/project_1.srcs/sources_1/new/string_sender.v:98]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'string_sender'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'main'
INFO: [Synth 8-5544] ROM "output_bit" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE5 |                      00000000001 |                             0000
                 iSTATE7 |                      00000000010 |                             1000
                 iSTATE6 |                      00000000100 |                             1001
                 iSTATE3 |                      00000001000 |                             1010
                 iSTATE1 |                      00000010000 |                             1011
                 iSTATE2 |                      00000100000 |                             1100
                 iSTATE0 |                      00001000000 |                             1101
                 iSTATE9 |                      00010000000 |                             1110
                 iSTATE8 |                      00100000000 |                             1111
                 iSTATE4 |                      01000000000 |                             0001
                  iSTATE |                      10000000000 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'async_receiver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                            00001 |                              000
                 ANALYZE |                            00010 |                              010
                FINISHED |                            00100 |                              100
                NEW_CHAR |                            01000 |                              011
                 STARTED |                            10000 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'string_reader'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE7 |                    0000000000001 |                             0000
                 iSTATE6 |                    0000000000010 |                             0001
                 iSTATE0 |                    0000000000100 |                             0100
                 iSTATE9 |                    0000000001000 |                             1000
                 iSTATE8 |                    0000000010000 |                             1001
                 iSTATE5 |                    0000000100000 |                             1010
                 iSTATE4 |                    0000001000000 |                             1011
                 iSTATE3 |                    0000010000000 |                             1100
                 iSTATE1 |                    0000100000000 |                             1101
                iSTATE11 |                    0001000000000 |                             1110
                iSTATE10 |                    0010000000000 |                             1111
                 iSTATE2 |                    0100000000000 |                             0010
                  iSTATE |                    1000000000000 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'async_transmitter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                             0000
              CHAR_SHIFT |                              001 |                             0010
               START_TxD |                              010 |                             0011
       WAIT_FOR_TxD_BUSY |                              011 |                             0100
     WAIT_FOR_TxD_FINISH |                              100 |                             0101
           END_START_TxD |                              101 |                             1010
   END_WAIT_FOR_TxD_BUSY |                              110 |                             1011
 END_WAIT_FOR_TxD_FINISH |                              111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'string_sender'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   HELLO |                   00000000000001 |                             0101
                 TX_SEND |                   00000000000010 |                             0010
            TX_WAIT_BUSY |                   00000000000100 |                             0011
          TX_WAIT_UNBUSY |                   00000000001000 |                             0100
                    IDLE |                   00000000010000 |                             0000
                  MSG_IN |                   00000000100000 |                             0001
            phase8_state |                   00000001000000 |                             1101
            phase7_state |                   00000010000000 |                             1100
            phase6_state |                   00000100000000 |                             1011
            phase5_state |                   00001000000000 |                             1010
            phase4_state |                   00010000000000 |                             1001
            phase3_state |                   00100000000000 |                             1000
            phase2_state |                   01000000000000 |                             0111
            phase1_state |                   10000000000000 |                             0110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'main'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 898.281 ; gain = 381.602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 3     
	              128 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	               12 Bit    Registers := 9     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   5 Input    256 Bit        Muxes := 1     
	   2 Input    256 Bit        Muxes := 5     
	   8 Input    256 Bit        Muxes := 2     
	   2 Input    183 Bit        Muxes := 1     
	   5 Input    128 Bit        Muxes := 1     
	   2 Input    103 Bit        Muxes := 1     
	   8 Input    103 Bit        Muxes := 1     
	 131 Input     14 Bit        Muxes := 1     
	  13 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	  14 Input     12 Bit        Muxes := 1     
	  11 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   8 Input      5 Bit        Muxes := 2     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	  13 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 22    
	  11 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 8     
	  13 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module main 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
	               12 Bit    Registers := 9     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    183 Bit        Muxes := 1     
	   2 Input    103 Bit        Muxes := 1     
	   8 Input    103 Bit        Muxes := 1     
	 131 Input     14 Bit        Muxes := 1     
	  14 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
	   8 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 14    
Module async_receiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	  11 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	  11 Input      1 Bit        Muxes := 1     
Module ascii2hex 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
Module string_reader 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input    256 Bit        Muxes := 1     
	   5 Input    128 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 7     
Module async_transmitter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  13 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 1     
Module hex2ascii 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module string_sender 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 5     
	   8 Input    256 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'TXString_reg[3]' (FDE) to 'TXString_reg[7]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[2]' (FDE) to 'TXString_reg[17]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[1]' (FDE) to 'TXString_reg[4]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[6]' (FDE) to 'TXString_reg[35]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[5]' (FDE) to 'TXString_reg[8]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[7]' (FDE) to 'TXString_reg[12]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[4]' (FDE) to 'TXString_reg[20]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[0]' (FDE) to 'TXString_reg[9]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[11]' (FDE) to 'TXString_reg[27]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[10]' (FDE) to 'TXString_reg[8]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[9]' (FDE) to 'TXString_reg[19]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[14]' (FDE) to 'TXString_reg[8]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[13]' (FDE) to 'TXString_reg[8]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[15]' (FDE) to 'TXString_reg[12]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[12]' (FDE) to 'TXString_reg[16]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[8]' (FDE) to 'TXString_reg[18]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[18]' (FDE) to 'TXString_reg[21]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[17]' (FDE) to 'TXString_reg[24]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[22]' (FDE) to 'TXString_reg[21]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[21]' (FDE) to 'TXString_reg[29]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[23]' (FDE) to 'TXString_reg[16]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[20]' (FDE) to 'TXString_reg[25]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[16]' (FDE) to 'TXString_reg[28]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[27]' (FDE) to 'TXString_reg[34]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[26]' (FDE) to 'TXString_reg[32]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[25]' (FDE) to 'TXString_reg[48]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[30]' (FDE) to 'TXString_reg[29]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[29]' (FDE) to 'TXString_reg[37]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[31]' (FDE) to 'TXString_reg[28]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[28]' (FDE) to 'TXString_reg[33]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[24]' (FDE) to 'TXString_reg[40]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[35]' (FDE) to 'TXString_reg[45]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[33]' (FDE) to 'TXString_reg[36]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[38]' (FDE) to 'TXString_reg[37]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[37]' (FDE) to 'TXString_reg[46]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[39]' (FDE) to 'TXString_reg[36]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[36]' (FDE) to 'TXString_reg[42]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[32]' (FDE) to 'TXString_reg[43]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[42]' (FDE) to 'TXString_reg[44]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[41]' (FDE) to 'TXString_reg[40]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[46]' (FDE) to 'TXLen_reg[2]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[45]' (FDE) to 'TXString_reg[53]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[47]' (FDE) to 'TXString_reg[44]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[44]' (FDE) to 'TXString_reg[50]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[40]' (FDE) to 'TXString_reg[60]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[51]' (FDE) to 'TXString_reg[50]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[50]' (FDE) to 'TXString_reg[55]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[49]' (FDE) to 'TXString_reg[48]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[54]' (FDE) to 'TXString_reg[48]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[53]' (FDE) to 'TXString_reg[61]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[55]' (FDE) to 'TXString_reg[62]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[52]' (FDE) to 'TXString_reg[48]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[48]' (FDE) to 'TXString_reg[101]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[62]' (FDE) to 'TXString_reg[63]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[61]' (FDE) to 'TXString_reg[64]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[63]' (FDE) to 'TXString_reg[65]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[67]' (FDE) to 'TXString_reg[65]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[66]' (FDE) to 'TXString_reg[64]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[65]' (FDE) to 'TXString_reg[68]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[70]' (FDE) to 'TXString_reg[64]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[69]' (FDE) to 'TXString_reg[64]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[71]' (FDE) to 'TXString_reg[68]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[68]' (FDE) to 'TXString_reg[74]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[64]' (FDE) to 'TXString_reg[72]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[75]' (FDE) to 'TXString_reg[74]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[74]' (FDE) to 'TXString_reg[79]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[73]' (FDE) to 'TXString_reg[72]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[78]' (FDE) to 'TXString_reg[72]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[77]' (FDE) to 'TXString_reg[72]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[79]' (FDE) to 'TXString_reg[81]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[76]' (FDE) to 'TXString_reg[72]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[72]' (FDE) to 'TXString_reg[80]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[83]' (FDE) to 'TXString_reg[81]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[82]' (FDE) to 'TXString_reg[81]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[81]' (FDE) to 'TXString_reg[84]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[86]' (FDE) to 'TXString_reg[80]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[85]' (FDE) to 'TXString_reg[80]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[87]' (FDE) to 'TXString_reg[84]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[84]' (FDE) to 'TXString_reg[88]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[80]' (FDE) to 'TXString_reg[91]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[91]' (FDE) to 'TXString_reg[93]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[90]' (FDE) to 'TXString_reg[88]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[89]' (FDE) to 'TXString_reg[88]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[94]' (FDE) to 'TXString_reg[93]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[93]' (FDE) to 'TXString_reg[100]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[95]' (FDE) to 'TXString_reg[88]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[92]' (FDE) to 'TXString_reg[88]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[88]' (FDE) to 'TXString_reg[96]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[99]' (FDE) to 'TXString_reg[96]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[98]' (FDE) to 'TXString_reg[96]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[97]' (FDE) to 'TXString_reg[96]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[102]' (FDE) to 'TXString_reg[100]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[101]' (FDE) to 'TXString_reg[109]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[103]' (FDE) to 'TXString_reg[96]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[100]' (FDE) to 'TXLen_reg[0]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[96]' (FDE) to 'TXString_reg[104]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[107]' (FDE) to 'TXString_reg[104]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[106]' (FDE) to 'TXString_reg[104]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[105]' (FDE) to 'TXString_reg[104]'
INFO: [Synth 8-3886] merging instance 'TXString_reg[110]' (FDE) to 'TXString_reg[104]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\TXLen_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TXString_reg[248] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\string_sender/TXBuffer_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\string_sender/TXBuffer_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\string_sender/TXBuffer_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\string_sender/TXBuffer_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\string_sender/TXBuffer_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\string_sender/TXBuffer_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\string_sender/TXBuffer_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\string_sender/TXBuffer_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\string_sender/TXBuffer_reg[71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\string_sender/TXBuffer_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\string_sender/TXBuffer_reg[87] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\string_sender/TXBuffer_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\string_sender/TXBuffer_reg[103] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\string_sender/TXBuffer_reg[111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\string_sender/TXBuffer_reg[119] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\string_sender/TXBuffer_reg[127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\string_sender/TXBuffer_reg[135] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\string_sender/TXBuffer_reg[143] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\string_sender/TXBuffer_reg[151] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\string_sender/TXBuffer_reg[159] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\string_sender/TXBuffer_reg[167] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\string_sender/TXBuffer_reg[175] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\string_sender/TXBuffer_reg[183] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\string_sender/TXBuffer_reg[191] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\string_sender/TXBuffer_reg[199] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\string_sender/TXBuffer_reg[207] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\string_sender/TXBuffer_reg[215] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\string_sender/TXBuffer_reg[223] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\string_sender/TXBuffer_reg[231] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\string_sender/TXBuffer_reg[239] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\string_sender/TXBuffer_reg[247] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\string_sender/TXBuffer_reg[255] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\string_sender/ONE_BYTE_STR_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\string_sender/TXUSB/TxD_dataReg_reg[7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 898.281 ; gain = 381.602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 898.281 ; gain = 381.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 898.281 ; gain = 381.602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 901.605 ; gain = 384.926
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 908.391 ; gain = 391.711
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 908.391 ; gain = 391.711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 908.391 ; gain = 391.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 908.391 ; gain = 391.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 908.391 ; gain = 391.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 908.391 ; gain = 391.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                        | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|main        | string_reader/RXString_reg[103] | 8      | 7     | YES          | NO                 | YES               | 7      | 0       | 
+------------+---------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    10|
|3     |LUT1   |    13|
|4     |LUT2   |    25|
|5     |LUT3   |   147|
|6     |LUT4   |   160|
|7     |LUT5   |    36|
|8     |LUT6   |    84|
|9     |SRL16E |     7|
|10    |FDRE   |   586|
|11    |IBUF   |     5|
|12    |OBUF   |    13|
+------+-------+------+

Report Instance Areas: 
+------+----------------+------------------+------+
|      |Instance        |Module            |Cells |
+------+----------------+------------------+------+
|1     |top             |                  |  1087|
|2     |  string_reader |string_reader     |   309|
|3     |    RXUSB       |async_receiver    |    78|
|4     |  string_sender |string_sender     |   562|
|5     |    TXUSB       |async_transmitter |    70|
+------+----------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 908.391 ; gain = 391.711
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 908.391 ; gain = 252.535
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 908.391 ; gain = 391.711
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 922.430 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
191 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 922.430 ; gain = 627.566
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 922.430 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/hp/Desktop/Jhe/Random_MW_phase_shift/project_1/project_1.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov  7 14:56:56 2019...
