{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "ctrl_flag", "type": "input port"}, {"id": 3, "content": "bus_data", "type": "input port"}, {"id": 4, "content": "reg1_out", "type": "output port"}, {"id": 5, "content": "reg2_out", "type": "output port"}, {"id": 6, "content": "reg1", "type": "submodule"}, {"id": 7, "content": "reg2", "type": "submodule"}], "connectivity": [[3, 2, 0, 1, 3, 2, 0, 1, 6, 7], [6, 6, 6, 6, 7, 7, 7, 7, 4, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "enable", "type": "input port"}, {"id": 3, "content": "data1", "type": "input port"}, {"id": 4, "content": "data2", "type": "input port"}, {"id": 5, "content": "data3", "type": "input port"}, {"id": 6, "content": "critical_data", "type": "output port"}, {"id": 7, "content": "sensor_type", "type": "output port"}, {"id": 8, "content": "sensor1", "type": "submodule"}, {"id": 9, "content": "sensor2", "type": "submodule"}, {"id": 10, "content": "sensor3", "type": "submodule"}], "connectivity": [[0, 2, 1, 3, 0, 4, 2, 1, 5, 0, 2, 1, 10, 9, 8], [8, 8, 8, 8, 9, 9, 9, 9, 10, 10, 10, 10, 6, 6, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "encoded_ins", "type": "input port"}, {"id": 3, "content": "control_signals", "type": "output port"}, {"id": 4, "content": "op_mode", "type": "output port"}, {"id": 5, "content": "immediate_value", "type": "output port"}], "connectivity": [[2, 2, 2], [3, 4, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "sel", "type": "input port"}, {"id": 3, "content": "data_in", "type": "input port"}, {"id": 4, "content": "ctrl", "type": "output port"}, {"id": 5, "content": "flag", "type": "output port"}, {"id": 6, "content": "buffer_out", "type": "output port"}, {"id": 7, "content": "direct_decoder", "type": "submodule"}, {"id": 8, "content": "buffer_decoder", "type": "submodule"}], "connectivity": [[2, 3, 0, 1, 2, 3, 0, 1, 7, 7, 8], [7, 7, 7, 7, 8, 8, 8, 8, 4, 5, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "sel", "type": "input port"}, {"id": 3, "content": "sensor1_data", "type": "input port"}, {"id": 4, "content": "sensor2_data", "type": "input port"}, {"id": 5, "content": "sensor3_data", "type": "input port"}, {"id": 6, "content": "valid", "type": "input port"}, {"id": 7, "content": "processed_data", "type": "output port"}, {"id": 8, "content": "data_valid", "type": "output port"}, {"id": 9, "content": "proc1", "type": "submodule"}, {"id": 10, "content": "proc2", "type": "submodule"}, {"id": 11, "content": "proc3", "type": "submodule"}], "connectivity": [[6, 3, 0, 1, 6, 4, 0, 1, 6, 5, 0, 1, 11, 10, 9, 11, 10, 9], [9, 9, 9, 9, 10, 10, 10, 10, 11, 11, 11, 11, 7, 7, 7, 8, 8, 8]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "select", "type": "input port"}, {"id": 3, "content": "dataA", "type": "input port"}, {"id": 4, "content": "dataB", "type": "input port"}, {"id": 5, "content": "data_out", "type": "output port"}, {"id": 6, "content": "tag", "type": "output port"}, {"id": 7, "content": "sourceA", "type": "submodule"}, {"id": 8, "content": "sourceB", "type": "submodule"}], "connectivity": [[2, 0, 1, 3, 4, 2, 0, 1, 7, 2, 8, 7, 2, 8], [7, 7, 7, 7, 8, 8, 8, 8, 5, 5, 5, 6, 6, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "cmd", "type": "input port"}, {"id": 3, "content": "state", "type": "input port"}, {"id": 4, "content": "en_exec", "type": "output port"}, {"id": 5, "content": "en_mem", "type": "output port"}, {"id": 6, "content": "en_io", "type": "output port"}, {"id": 7, "content": "decoder", "type": "submodule"}], "connectivity": [[2, 3, 7, 7, 7], [7, 7, 4, 5, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "select", "type": "input port"}, {"id": 3, "content": "data_in", "type": "input port"}, {"id": 4, "content": "field1", "type": "output port"}, {"id": 5, "content": "field2", "type": "output port"}, {"id": 6, "content": "status", "type": "output port"}, {"id": 7, "content": "dp1", "type": "submodule"}, {"id": 8, "content": "dp2", "type": "submodule"}], "connectivity": [[3, 2, 0, 1, 3, 2, 0, 1, 7, 7, 8], [7, 7, 7, 7, 8, 8, 8, 8, 4, 5, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "select", "type": "input port"}, {"id": 3, "content": "data_in", "type": "input port"}, {"id": 4, "content": "address", "type": "output port"}, {"id": 5, "content": "command", "type": "output port"}, {"id": 6, "content": "ext_decode", "type": "submodule"}, {"id": 7, "content": "int_decode", "type": "submodule"}], "connectivity": [[3, 2, 0, 1, 3, 2, 0, 1, 7, 2, 6, 7, 2, 6], [6, 6, 6, 6, 7, 7, 7, 7, 4, 4, 4, 5, 5, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "exec_stage", "type": "input port"}, {"id": 3, "content": "instr", "type": "input port"}, {"id": 4, "content": "opcode", "type": "output port"}, {"id": 5, "content": "operand", "type": "output port"}, {"id": 6, "content": "opcode_dec", "type": "submodule"}, {"id": 7, "content": "operand_ext", "type": "submodule"}], "connectivity": [[3, 0, 1, 2, 3, 0, 1, 2, 6, 2, 7, 2], [6, 6, 6, 6, 7, 7, 7, 7, 4, 4, 5, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "sel", "type": "input port"}, {"id": 3, "content": "src1", "type": "input port"}, {"id": 4, "content": "src2", "type": "input port"}, {"id": 5, "content": "output_data", "type": "output port"}, {"id": 6, "content": "hold1", "type": "submodule"}, {"id": 7, "content": "hold2", "type": "submodule"}], "connectivity": [[3, 0, 1, 0, 1, 4, 6, 7], [6, 6, 6, 7, 7, 7, 5, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "sensor1", "type": "input port"}, {"id": 3, "content": "sensor2", "type": "input port"}, {"id": 4, "content": "control_enable", "type": "input port"}, {"id": 5, "content": "control_out", "type": "output port"}, {"id": 6, "content": "status_flags", "type": "output port"}, {"id": 7, "content": "sensor_proc1", "type": "submodule"}, {"id": 8, "content": "sensor_proc2", "type": "submodule"}], "connectivity": [[2, 0, 1, 4, 0, 3, 1, 4, 7, 8, 7, 8, 4], [7, 7, 7, 7, 8, 8, 8, 8, 5, 5, 6, 6, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "op_code", "type": "input port"}, {"id": 3, "content": "data1", "type": "input port"}, {"id": 4, "content": "data2", "type": "input port"}, {"id": 5, "content": "result", "type": "output port"}, {"id": 6, "content": "carry_out", "type": "output port"}, {"id": 7, "content": "alu", "type": "submodule"}], "connectivity": [[4, 2, 3, 7, 7], [7, 7, 7, 5, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "ctrl_bus", "type": "input port"}, {"id": 3, "content": "decode", "type": "output port"}, {"id": 4, "content": "exec_cmd", "type": "output port"}, {"id": 5, "content": "cpu_state", "type": "output port"}, {"id": 6, "content": "decoder", "type": "submodule"}, {"id": 7, "content": "executor", "type": "submodule"}, {"id": 8, "content": "state_manage", "type": "submodule"}], "connectivity": [[0, 2, 1, 6, 0, 1, 7, 0, 1, 6, 7, 8], [6, 6, 6, 7, 7, 7, 8, 8, 8, 3, 4, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "op_code", "type": "input port"}, {"id": 3, "content": "src_sel", "type": "input port"}, {"id": 4, "content": "data_a", "type": "input port"}, {"id": 5, "content": "data_b", "type": "input port"}, {"id": 6, "content": "result_add", "type": "output port"}, {"id": 7, "content": "result_sub", "type": "output port"}, {"id": 8, "content": "df_a", "type": "submodule"}, {"id": 9, "content": "df_b", "type": "submodule"}, {"id": 10, "content": "add_module", "type": "submodule"}, {"id": 11, "content": "sub_module", "type": "submodule"}], "connectivity": [[1, 0, 4, 3, 5, 1, 0, 3, 9, 1, 8, 2, 0, 9, 1, 8, 2, 0, 10, 11], [8, 8, 8, 8, 9, 9, 9, 9, 10, 10, 10, 10, 10, 11, 11, 11, 11, 11, 6, 7]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "src_sel", "type": "input port"}, {"id": 3, "content": "data_in", "type": "input port"}, {"id": 4, "content": "data_A", "type": "output port"}, {"id": 5, "content": "data_B", "type": "output port"}, {"id": 6, "content": "data_C", "type": "output port"}, {"id": 7, "content": "sensor_A", "type": "submodule"}, {"id": 8, "content": "sensor_B", "type": "submodule"}, {"id": 9, "content": "sensor_C", "type": "submodule"}], "connectivity": [[3, 1, 0, 2, 3, 1, 0, 2, 3, 1, 0, 2, 7, 8, 9], [7, 7, 7, 7, 8, 8, 8, 8, 9, 9, 9, 9, 4, 5, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "sel", "type": "input port"}, {"id": 3, "content": "data1", "type": "input port"}, {"id": 4, "content": "data2", "type": "input port"}, {"id": 5, "content": "out_data", "type": "output port"}, {"id": 6, "content": "select_unit", "type": "submodule"}], "connectivity": [[2, 4, 3, 6], [6, 6, 6, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "fetch", "type": "input port"}, {"id": 3, "content": "inst_data", "type": "input port"}, {"id": 4, "content": "opcode", "type": "output port"}, {"id": 5, "content": "operand1", "type": "output port"}, {"id": 6, "content": "operand2", "type": "output port"}, {"id": 7, "content": "dec1", "type": "submodule"}, {"id": 8, "content": "dec2", "type": "submodule"}], "connectivity": [[2, 0, 1, 3, 2, 0, 1, 3, 8, 7, 2, 7, 8, 2, 8, 7, 2], [7, 7, 7, 7, 8, 8, 8, 8, 4, 4, 4, 5, 5, 5, 6, 6, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "select", "type": "input port"}, {"id": 3, "content": "data_in", "type": "input port"}, {"id": 4, "content": "reg1_data", "type": "output port"}, {"id": 5, "content": "reg2_data", "type": "output port"}, {"id": 6, "content": "reg3_data", "type": "output port"}, {"id": 7, "content": "reg1", "type": "submodule"}, {"id": 8, "content": "reg2", "type": "submodule"}, {"id": 9, "content": "reg3", "type": "submodule"}], "connectivity": [[3, 2, 0, 1, 3, 2, 0, 1, 3, 2, 0, 1, 7, 8, 9], [7, 7, 7, 7, 8, 8, 8, 8, 9, 9, 9, 9, 4, 5, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "read_write", "type": "input port"}, {"id": 3, "content": "src_select", "type": "input port"}, {"id": 4, "content": "data_in", "type": "input port"}, {"id": 5, "content": "data_out", "type": "output port"}, {"id": 6, "content": "op_complete", "type": "output port"}, {"id": 7, "content": "dp", "type": "submodule"}], "connectivity": [[4, 3, 7, 4], [7, 7, 5, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "cmd", "type": "input port"}, {"id": 3, "content": "serial_data", "type": "input port"}, {"id": 4, "content": "operation", "type": "output port"}, {"id": 5, "content": "address", "type": "output port"}, {"id": 6, "content": "payload", "type": "output port"}, {"id": 7, "content": "ds", "type": "submodule"}], "connectivity": [[2, 3, 0, 1, 2, 7, 7], [7, 7, 7, 7, 4, 5, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "select", "type": "input port"}, {"id": 3, "content": "source1", "type": "input port"}, {"id": 4, "content": "source2", "type": "input port"}, {"id": 5, "content": "out1", "type": "output port"}, {"id": 6, "content": "out2", "type": "output port"}], "connectivity": [[3, 4], [5, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "wr_en", "type": "input port"}, {"id": 3, "content": "rd_sel", "type": "input port"}, {"id": 4, "content": "data_in", "type": "input port"}, {"id": 5, "content": "data_out", "type": "output port"}, {"id": 6, "content": "reg0", "type": "submodule"}, {"id": 7, "content": "reg1", "type": "submodule"}, {"id": 8, "content": "reg2", "type": "submodule"}, {"id": 9, "content": "reg3", "type": "submodule"}], "connectivity": [[4, 0, 1, 2, 4, 0, 1, 2, 4, 0, 1, 2, 4, 0, 1, 2, 6, 7, 8, 9, 3], [6, 6, 6, 6, 7, 7, 7, 7, 8, 8, 8, 8, 9, 9, 9, 9, 5, 5, 5, 5, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "sel", "type": "input port"}, {"id": 3, "content": "data_a", "type": "input port"}, {"id": 4, "content": "data_b", "type": "input port"}, {"id": 5, "content": "control_bits", "type": "output port"}, {"id": 6, "content": "payload", "type": "output port"}, {"id": 7, "content": "data_proc_A", "type": "submodule"}, {"id": 8, "content": "data_proc_B", "type": "submodule"}], "connectivity": [[2, 0, 3, 1, 2, 0, 1, 4, 2, 8, 7, 2, 8, 7], [7, 7, 7, 7, 8, 8, 8, 8, 5, 5, 5, 6, 6, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "ctrl", "type": "input port"}, {"id": 3, "content": "data_in", "type": "input port"}, {"id": 4, "content": "basic_out", "type": "output port"}, {"id": 5, "content": "adv_out", "type": "output port"}, {"id": 6, "content": "selected_out", "type": "output port"}, {"id": 7, "content": "basic_proc", "type": "submodule"}, {"id": 8, "content": "adv_proc", "type": "submodule"}], "connectivity": [[3, 0, 1, 3, 0, 1, 7, 8, 7, 8, 2], [7, 7, 7, 8, 8, 8, 4, 5, 6, 6, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "sel", "type": "input port"}, {"id": 3, "content": "write_en", "type": "input port"}, {"id": 4, "content": "data_in", "type": "input port"}, {"id": 5, "content": "data_out", "type": "output port"}], "connectivity": [[4], [5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "exec", "type": "input port"}, {"id": 3, "content": "instr", "type": "input port"}, {"id": 4, "content": "en_reg", "type": "output port"}, {"id": 5, "content": "addr_mem", "type": "output port"}, {"id": 6, "content": "ctrl_mem", "type": "output port"}, {"id": 7, "content": "decoder", "type": "submodule"}, {"id": 8, "content": "mem_ctrl", "type": "submodule"}], "connectivity": [[3, 0, 1, 2, 0, 1, 7, 7, 8], [7, 7, 7, 8, 8, 8, 4, 5, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "select", "type": "input port"}, {"id": 3, "content": "input_data1", "type": "input port"}, {"id": 4, "content": "input_data2", "type": "input port"}, {"id": 5, "content": "output_data", "type": "output port"}, {"id": 6, "content": "flags", "type": "output port"}, {"id": 7, "content": "process1", "type": "submodule"}, {"id": 8, "content": "process2", "type": "submodule"}], "connectivity": [[2, 3, 0, 1, 4, 2, 0, 1, 8, 2, 7, 8, 2, 7], [7, 7, 7, 7, 8, 8, 8, 8, 5, 5, 5, 6, 6, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "op_code", "type": "input port"}, {"id": 3, "content": "data_a", "type": "input port"}, {"id": 4, "content": "data_b", "type": "input port"}, {"id": 5, "content": "result_high", "type": "output port"}, {"id": 6, "content": "result_low", "type": "output port"}, {"id": 7, "content": "arithm_ops", "type": "submodule"}], "connectivity": [[3, 1, 4, 2, 0, 7, 7], [7, 7, 7, 7, 7, 5, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "ctrl", "type": "input port"}, {"id": 3, "content": "data_in", "type": "input port"}, {"id": 4, "content": "opcode", "type": "output port"}, {"id": 5, "content": "imm_val", "type": "output port"}, {"id": 6, "content": "addr", "type": "output port"}, {"id": 7, "content": "imm_decoder", "type": "submodule"}, {"id": 8, "content": "addr_decoder", "type": "submodule"}], "connectivity": [[3, 2, 0, 1, 3, 2, 0, 1, 3, 7, 8], [7, 7, 7, 7, 8, 8, 8, 8, 4, 5, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "control", "type": "input port"}, {"id": 3, "content": "data_in1", "type": "input port"}, {"id": 4, "content": "data_in2", "type": "input port"}, {"id": 5, "content": "out1", "type": "output port"}, {"id": 6, "content": "out2", "type": "output port"}, {"id": 7, "content": "out3", "type": "output port"}, {"id": 8, "content": "out4", "type": "output port"}, {"id": 9, "content": "dp1", "type": "submodule"}, {"id": 10, "content": "dp2", "type": "submodule"}], "connectivity": [[0, 3, 2, 1, 4, 0, 2, 1, 9, 9, 10, 10], [9, 9, 9, 9, 10, 10, 10, 10, 5, 6, 7, 8]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "op_code", "type": "input port"}, {"id": 3, "content": "data_in", "type": "input port"}, {"id": 4, "content": "data_out_A", "type": "output port"}, {"id": 5, "content": "data_out_B", "type": "output port"}, {"id": 6, "content": "main_ctrl", "type": "submodule"}, {"id": 7, "content": "path_A", "type": "submodule"}, {"id": 8, "content": "path_B", "type": "submodule"}], "connectivity": [[0, 2, 1, 3, 0, 6, 1, 3, 0, 6, 1, 7, 8], [6, 6, 6, 7, 7, 7, 7, 8, 8, 8, 8, 4, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "control_sig", "type": "input port"}, {"id": 3, "content": "sensor_data", "type": "input port"}, {"id": 4, "content": "action", "type": "output port"}, {"id": 5, "content": "sensor_val", "type": "output port"}, {"id": 6, "content": "sensorA", "type": "submodule"}, {"id": 7, "content": "sensorB", "type": "submodule"}], "connectivity": [[3, 2, 0, 1, 3, 2, 0, 1, 7, 2, 6, 7, 2, 6], [6, 6, 6, 6, 7, 7, 7, 7, 4, 4, 4, 5, 5, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "execute", "type": "input port"}, {"id": 3, "content": "source1", "type": "input port"}, {"id": 4, "content": "source2", "type": "input port"}, {"id": 5, "content": "result", "type": "output port"}, {"id": 6, "content": "status", "type": "output port"}, {"id": 7, "content": "adder", "type": "submodule"}, {"id": 8, "content": "subtractor", "type": "submodule"}], "connectivity": [[1, 2, 4, 0, 3, 1, 2, 4, 0, 3, 8, 2, 7, 8, 2, 7], [7, 7, 7, 7, 7, 8, 8, 8, 8, 8, 5, 5, 5, 6, 6, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "ctrl", "type": "input port"}, {"id": 3, "content": "operand1", "type": "input port"}, {"id": 4, "content": "operand2", "type": "input port"}, {"id": 5, "content": "result", "type": "output port"}, {"id": 6, "content": "zero_flag", "type": "output port"}, {"id": 7, "content": "carry_flag", "type": "output port"}, {"id": 8, "content": "alu_op", "type": "submodule"}], "connectivity": [[4, 3, 2, 8, 8, 8], [8, 8, 8, 5, 6, 7]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "control", "type": "input port"}, {"id": 3, "content": "data1", "type": "input port"}, {"id": 4, "content": "data2", "type": "input port"}, {"id": 5, "content": "data3", "type": "input port"}, {"id": 6, "content": "selected_data", "type": "output port"}, {"id": 7, "content": "valid", "type": "output port"}], "connectivity": [[5, 4, 3], [6, 6, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "select", "type": "input port"}, {"id": 3, "content": "data_in", "type": "input port"}, {"id": 4, "content": "data_field1", "type": "output port"}, {"id": 5, "content": "data_field2", "type": "output port"}, {"id": 6, "content": "data_field3", "type": "output port"}, {"id": 7, "content": "dev_a", "type": "submodule"}, {"id": 8, "content": "dev_b", "type": "submodule"}, {"id": 9, "content": "dev_c", "type": "submodule"}], "connectivity": [[3, 2, 0, 1, 3, 2, 0, 1, 3, 2, 0, 1, 7, 8, 9], [7, 7, 7, 7, 8, 8, 8, 8, 9, 9, 9, 9, 4, 5, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "opcode", "type": "input port"}, {"id": 3, "content": "inst_data", "type": "input port"}, {"id": 4, "content": "reg_select", "type": "output port"}, {"id": 5, "content": "alu_op", "type": "output port"}, {"id": 6, "content": "mem_en", "type": "output port"}], "connectivity": [[3], [4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "op_select", "type": "input port"}, {"id": 3, "content": "data_in", "type": "input port"}, {"id": 4, "content": "result", "type": "output port"}, {"id": 5, "content": "status_flags", "type": "output port"}, {"id": 6, "content": "add_unit", "type": "submodule"}, {"id": 7, "content": "sub_unit", "type": "submodule"}], "connectivity": [[3, 0, 1, 3, 0, 1, 7, 6, 2, 7, 6, 2], [6, 6, 6, 7, 7, 7, 4, 4, 4, 5, 5, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "write_enable", "type": "input port"}, {"id": 3, "content": "read_select", "type": "input port"}, {"id": 4, "content": "data_in", "type": "input port"}, {"id": 5, "content": "data_out", "type": "output port"}], "connectivity": [[4], [5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "ctrl", "type": "input port"}, {"id": 3, "content": "instr", "type": "input port"}, {"id": 4, "content": "op_type", "type": "output port"}, {"id": 5, "content": "operand1", "type": "output port"}, {"id": 6, "content": "operand2", "type": "output port"}, {"id": 7, "content": "dec_internal", "type": "submodule"}, {"id": 8, "content": "dec_external", "type": "submodule"}], "connectivity": [[2, 3, 0, 1, 2, 3, 0, 1, 8, 7, 2, 8, 7, 2, 8, 7, 2], [7, 7, 7, 7, 8, 8, 8, 8, 4, 4, 4, 5, 5, 5, 6, 6, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "select", "type": "input port"}, {"id": 3, "content": "source1", "type": "input port"}, {"id": 4, "content": "source2", "type": "input port"}, {"id": 5, "content": "source3", "type": "input port"}, {"id": 6, "content": "high_bits", "type": "output port"}, {"id": 7, "content": "mid_bits", "type": "output port"}, {"id": 8, "content": "low_bits", "type": "output port"}, {"id": 9, "content": "src1", "type": "submodule"}, {"id": 10, "content": "src2", "type": "submodule"}, {"id": 11, "content": "src3", "type": "submodule"}], "connectivity": [[0, 1, 3, 0, 4, 1, 0, 5, 1, 10, 11, 9, 2, 10, 2, 11, 9, 10, 2, 11, 9], [9, 9, 9, 10, 10, 10, 11, 11, 11, 6, 6, 6, 6, 7, 7, 7, 7, 8, 8, 8, 8]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "instruction", "type": "input port"}, {"id": 3, "content": "execute", "type": "output port"}, {"id": 4, "content": "flag", "type": "output port"}, {"id": 5, "content": "opcode_proc", "type": "submodule"}], "connectivity": [[2, 0, 1, 5, 5], [5, 5, 5, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "select", "type": "input port"}, {"id": 3, "content": "data1", "type": "input port"}, {"id": 4, "content": "data2", "type": "input port"}, {"id": 5, "content": "opcode", "type": "output port"}, {"id": 6, "content": "operand", "type": "output port"}, {"id": 7, "content": "ds1", "type": "submodule"}], "connectivity": [[4, 1, 2, 3, 0, 7, 7], [7, 7, 7, 7, 7, 5, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "op_select", "type": "input port"}, {"id": 3, "content": "source_select", "type": "input port"}, {"id": 4, "content": "data1", "type": "input port"}, {"id": 5, "content": "data2", "type": "input port"}, {"id": 6, "content": "result", "type": "output port"}, {"id": 7, "content": "adder", "type": "submodule"}, {"id": 8, "content": "ander", "type": "submodule"}, {"id": 9, "content": "result_reg", "type": "submodule"}], "connectivity": [[5, 4, 5, 4, 7, 1, 0, 2, 8, 9], [7, 7, 8, 8, 9, 9, 9, 9, 9, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "cmd", "type": "input port"}, {"id": 3, "content": "src1", "type": "input port"}, {"id": 4, "content": "src2", "type": "input port"}, {"id": 5, "content": "result", "type": "output port"}, {"id": 6, "content": "zero_flag", "type": "output port"}, {"id": 7, "content": "compute", "type": "submodule"}], "connectivity": [[2, 3, 4, 7, 7], [7, 7, 7, 5, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "operand_sel", "type": "input port"}, {"id": 3, "content": "direct_data", "type": "input port"}, {"id": 4, "content": "register_data", "type": "input port"}, {"id": 5, "content": "operand1", "type": "output port"}, {"id": 6, "content": "operand2", "type": "output port"}, {"id": 7, "content": "direct_operand", "type": "submodule"}, {"id": 8, "content": "register_operand", "type": "submodule"}], "connectivity": [[3, 0, 2, 1, 4, 0, 2, 1, 7, 8], [7, 7, 7, 7, 8, 8, 8, 8, 5, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "select", "type": "input port"}, {"id": 3, "content": "address", "type": "input port"}, {"id": 4, "content": "high_addr", "type": "output port"}, {"id": 5, "content": "low_addr", "type": "output port"}, {"id": 6, "content": "mem_data", "type": "output port"}, {"id": 7, "content": "primary", "type": "submodule"}, {"id": 8, "content": "backup", "type": "submodule"}], "connectivity": [[2, 0, 1, 3, 2, 0, 1, 3, 3, 3, 7, 2, 8], [7, 7, 7, 7, 8, 8, 8, 8, 4, 5, 6, 6, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "control", "type": "input port"}, {"id": 3, "content": "data_in0", "type": "input port"}, {"id": 4, "content": "data_in1", "type": "input port"}, {"id": 5, "content": "data_in2", "type": "input port"}, {"id": 6, "content": "data_out", "type": "output port"}, {"id": 7, "content": "status", "type": "output port"}], "connectivity": [[3, 5, 4, 2, 2], [6, 6, 6, 6, 7]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "fetch", "type": "input port"}, {"id": 3, "content": "data", "type": "input port"}, {"id": 4, "content": "result", "type": "output port"}, {"id": 5, "content": "source_info", "type": "output port"}, {"id": 6, "content": "add_proc", "type": "submodule"}, {"id": 7, "content": "and_proc", "type": "submodule"}], "connectivity": [[2, 0, 3, 1, 2, 0, 3, 1, 7, 6, 2, 2], [6, 6, 6, 6, 7, 7, 7, 7, 4, 4, 4, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "op_select", "type": "input port"}, {"id": 3, "content": "data_a", "type": "input port"}, {"id": 4, "content": "data_b", "type": "input port"}, {"id": 5, "content": "result", "type": "output port"}, {"id": 6, "content": "status_flags", "type": "output port"}, {"id": 7, "content": "adder", "type": "submodule"}, {"id": 8, "content": "subtractor", "type": "submodule"}], "connectivity": [[3, 1, 4, 0, 2, 3, 1, 4, 0, 2, 8, 7, 2, 8, 7, 2], [7, 7, 7, 7, 7, 8, 8, 8, 8, 8, 5, 5, 5, 6, 6, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "select", "type": "input port"}, {"id": 3, "content": "encoded_data", "type": "input port"}, {"id": 4, "content": "stream1_data", "type": "output port"}, {"id": 5, "content": "stream2_data", "type": "output port"}, {"id": 6, "content": "dec1", "type": "submodule"}, {"id": 7, "content": "dec2", "type": "submodule"}], "connectivity": [[3, 2, 0, 1, 2, 0, 3, 1, 6, 7], [6, 6, 6, 6, 7, 7, 7, 7, 4, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "sel", "type": "input port"}, {"id": 3, "content": "source1_data", "type": "input port"}, {"id": 4, "content": "source2_data", "type": "input port"}, {"id": 5, "content": "bus_data", "type": "output port"}, {"id": 6, "content": "buf1", "type": "submodule"}, {"id": 7, "content": "buf2", "type": "submodule"}], "connectivity": [[2, 3, 0, 1, 2, 4, 0, 1, 2, 6, 7], [6, 6, 6, 6, 7, 7, 7, 7, 5, 5, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "op_sel", "type": "input port"}, {"id": 3, "content": "op1", "type": "input port"}, {"id": 4, "content": "op2", "type": "input port"}, {"id": 5, "content": "result", "type": "output port"}, {"id": 6, "content": "status", "type": "output port"}, {"id": 7, "content": "add_mod", "type": "submodule"}, {"id": 8, "content": "sub_mod", "type": "submodule"}], "connectivity": [[1, 4, 2, 0, 3, 1, 4, 2, 0, 3, 2, 8, 7, 2, 8, 7], [7, 7, 7, 7, 7, 8, 8, 8, 8, 8, 5, 5, 5, 6, 6, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "fetch_ctrl", "type": "input port"}, {"id": 3, "content": "data_input", "type": "input port"}, {"id": 4, "content": "sensor_data", "type": "output port"}, {"id": 5, "content": "memory_data", "type": "output port"}, {"id": 6, "content": "peripheral_data", "type": "output port"}, {"id": 7, "content": "sensor_module", "type": "submodule"}, {"id": 8, "content": "memory_module", "type": "submodule"}, {"id": 9, "content": "peripheral_module", "type": "submodule"}], "connectivity": [[2, 3, 0, 1, 2, 3, 0, 1, 2, 3, 0, 1, 7, 8, 9], [7, 7, 7, 7, 8, 8, 8, 8, 9, 9, 9, 9, 4, 5, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "control", "type": "input port"}, {"id": 3, "content": "data1", "type": "input port"}, {"id": 4, "content": "data2", "type": "input port"}, {"id": 5, "content": "data3", "type": "input port"}, {"id": 6, "content": "proc1", "type": "output port"}, {"id": 7, "content": "proc2", "type": "output port"}, {"id": 8, "content": "proc3", "type": "output port"}, {"id": 9, "content": "dp1", "type": "submodule"}, {"id": 10, "content": "dp2", "type": "submodule"}, {"id": 11, "content": "dp3", "type": "submodule"}], "connectivity": [[0, 2, 1, 3, 0, 4, 2, 1, 5, 0, 2, 1, 9, 10, 11], [9, 9, 9, 9, 10, 10, 10, 10, 11, 11, 11, 11, 6, 7, 8]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "select", "type": "input port"}, {"id": 3, "content": "instruction_a", "type": "input port"}, {"id": 4, "content": "instruction_b", "type": "input port"}, {"id": 5, "content": "opcode", "type": "output port"}, {"id": 6, "content": "operand", "type": "output port"}, {"id": 7, "content": "inst_select", "type": "submodule"}], "connectivity": [[4, 1, 2, 0, 3, 7, 7], [7, 7, 7, 7, 7, 5, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "opcode", "type": "input port"}, {"id": 3, "content": "data_in", "type": "input port"}, {"id": 4, "content": "arith_data", "type": "output port"}, {"id": 5, "content": "ls_data", "type": "output port"}, {"id": 6, "content": "arith1", "type": "submodule"}, {"id": 7, "content": "ls1", "type": "submodule"}], "connectivity": [[3, 2, 0, 1, 3, 2, 0, 1, 6, 7], [6, 6, 6, 6, 7, 7, 7, 7, 4, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "select", "type": "input port"}, {"id": 3, "content": "in_data", "type": "input port"}, {"id": 4, "content": "out_data", "type": "output port"}, {"id": 5, "content": "status", "type": "output port"}, {"id": 6, "content": "proc", "type": "submodule"}], "connectivity": [[0, 1, 3, 6, 3], [6, 6, 6, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "instr", "type": "input port"}, {"id": 3, "content": "enable_decode", "type": "input port"}, {"id": 4, "content": "reg_select", "type": "output port"}, {"id": 5, "content": "op_enable", "type": "output port"}, {"id": 6, "content": "decoder", "type": "submodule"}, {"id": 7, "content": "op_ctrl", "type": "submodule"}], "connectivity": [[0, 2, 3, 1, 0, 2, 3, 1, 6, 7], [6, 6, 6, 6, 7, 7, 7, 7, 4, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "sel", "type": "input port"}, {"id": 3, "content": "src1", "type": "input port"}, {"id": 4, "content": "src2", "type": "input port"}, {"id": 5, "content": "src3", "type": "input port"}, {"id": 6, "content": "src4", "type": "input port"}, {"id": 7, "content": "data_out", "type": "output port"}, {"id": 8, "content": "active_src", "type": "output port"}], "connectivity": [[3, 6, 5, 4], [7, 7, 7, 7]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "oper", "type": "input port"}, {"id": 3, "content": "src1", "type": "input port"}, {"id": 4, "content": "src2", "type": "input port"}, {"id": 5, "content": "result", "type": "output port"}, {"id": 6, "content": "proc1", "type": "submodule"}], "connectivity": [[1, 0, 4, 2, 3, 6], [6, 6, 6, 6, 6, 5]]}
