.include "macros.inc"

.section .text, "ax"  # 0x80006940 - 0x80418B80
.global "TRKDoSetOption"
"TRKDoSetOption":
/* 80410B08 0040C7A8  94 21 FF B0 */	stwu r1, -0x50(r1)
/* 80410B0C 0040C7AC  7C 08 02 A6 */	mflr r0
/* 80410B10 0040C7B0  3C 80 80 42 */	lis r4, lbl_8041FDF8@ha
/* 80410B14 0040C7B4  90 01 00 54 */	stw r0, 0x54(r1)
/* 80410B18 0040C7B8  93 E1 00 4C */	stw r31, 0x4c(r1)
/* 80410B1C 0040C7BC  3B E4 FD F8 */	addi r31, r4, lbl_8041FDF8@l
/* 80410B20 0040C7C0  93 C1 00 48 */	stw r30, 0x48(r1)
/* 80410B24 0040C7C4  88 03 00 18 */	lbz r0, 0x18(r3)
/* 80410B28 0040C7C8  8B C3 00 1C */	lbz r30, 0x1c(r3)
/* 80410B2C 0040C7CC  28 00 00 01 */	cmplwi r0, 1
/* 80410B30 0040C7D0  40 82 00 30 */	bne lbl_80410B60
/* 80410B34 0040C7D4  38 7F 00 00 */	addi r3, r31, 0
/* 80410B38 0040C7D8  4B FF FE 01 */	bl "usr_puts_serial"
/* 80410B3C 0040C7DC  28 1E 00 00 */	cmplwi r30, 0
/* 80410B40 0040C7E0  41 82 00 10 */	beq lbl_80410B50
/* 80410B44 0040C7E4  38 7F 00 20 */	addi r3, r31, 0x20
/* 80410B48 0040C7E8  4B FF FD F1 */	bl "usr_puts_serial"
/* 80410B4C 0040C7EC  48 00 00 0C */	b lbl_80410B58
lbl_80410B50:
/* 80410B50 0040C7F0  38 7F 00 28 */	addi r3, r31, 0x28
/* 80410B54 0040C7F4  4B FF FD E5 */	bl "usr_puts_serial"
lbl_80410B58:
/* 80410B58 0040C7F8  7F C3 F3 78 */	mr r3, r30
/* 80410B5C 0040C7FC  48 00 40 81 */	bl "SetUseSerialIO"
lbl_80410B60:
/* 80410B60 0040C800  38 61 00 08 */	addi r3, r1, 8
/* 80410B64 0040C804  38 80 00 00 */	li r4, 0
/* 80410B68 0040C808  38 A0 00 40 */	li r5, 0x40
/* 80410B6C 0040C80C  4B BF 39 01 */	bl "TRK_memset"
/* 80410B70 0040C810  3C 60 80 5D */	lis r3, "g_CurrentSequence"@ha
/* 80410B74 0040C814  38 00 00 80 */	li r0, 0x80
/* 80410B78 0040C818  39 23 3A A8 */	addi r9, r3, "g_CurrentSequence"@l
/* 80410B7C 0040C81C  38 C0 00 40 */	li r6, 0x40
/* 80410B80 0040C820  81 09 00 00 */	lwz r8, 0(r9)
/* 80410B84 0040C824  38 A0 00 00 */	li r5, 0
/* 80410B88 0040C828  98 01 00 0C */	stb r0, 0xc(r1)
/* 80410B8C 0040C82C  38 61 00 08 */	addi r3, r1, 8
/* 80410B90 0040C830  38 E8 00 01 */	addi r7, r8, 1
/* 80410B94 0040C834  38 80 00 40 */	li r4, 0x40
/* 80410B98 0040C838  91 01 00 14 */	stw r8, 0x14(r1)
/* 80410B9C 0040C83C  38 07 00 01 */	addi r0, r7, 1
/* 80410BA0 0040C840  90 E9 00 00 */	stw r7, 0(r9)
/* 80410BA4 0040C844  90 C1 00 08 */	stw r6, 8(r1)
/* 80410BA8 0040C848  98 A1 00 10 */	stb r5, 0x10(r1)
/* 80410BAC 0040C84C  90 09 00 00 */	stw r0, 0(r9)
/* 80410BB0 0040C850  90 E1 00 14 */	stw r7, 0x14(r1)
/* 80410BB4 0040C854  48 00 3C 99 */	bl "TRKWriteUARTN"
/* 80410BB8 0040C858  80 01 00 54 */	lwz r0, 0x54(r1)
/* 80410BBC 0040C85C  38 60 00 00 */	li r3, 0
/* 80410BC0 0040C860  83 E1 00 4C */	lwz r31, 0x4c(r1)
/* 80410BC4 0040C864  83 C1 00 48 */	lwz r30, 0x48(r1)
/* 80410BC8 0040C868  7C 08 03 A6 */	mtlr r0
/* 80410BCC 0040C86C  38 21 00 50 */	addi r1, r1, 0x50
/* 80410BD0 0040C870  4E 80 00 20 */	blr 

.global "TRKDoStop"
"TRKDoStop":
/* 80410BD4 0040C874  94 21 FF B0 */	stwu r1, -0x50(r1)
/* 80410BD8 0040C878  7C 08 02 A6 */	mflr r0
/* 80410BDC 0040C87C  90 01 00 54 */	stw r0, 0x54(r1)
/* 80410BE0 0040C880  93 E1 00 4C */	stw r31, 0x4c(r1)
/* 80410BE4 0040C884  48 00 1C 5D */	bl "TRKTargetStop"
/* 80410BE8 0040C888  2C 03 07 04 */	cmpwi r3, 0x704
/* 80410BEC 0040C88C  41 82 00 2C */	beq lbl_80410C18
/* 80410BF0 0040C890  40 80 00 10 */	bge lbl_80410C00
/* 80410BF4 0040C894  2C 03 00 00 */	cmpwi r3, 0
/* 80410BF8 0040C898  41 82 00 18 */	beq lbl_80410C10
/* 80410BFC 0040C89C  48 00 00 34 */	b lbl_80410C30
lbl_80410C00:
/* 80410C00 0040C8A0  2C 03 07 06 */	cmpwi r3, 0x706
/* 80410C04 0040C8A4  41 82 00 24 */	beq lbl_80410C28
/* 80410C08 0040C8A8  40 80 00 28 */	bge lbl_80410C30
/* 80410C0C 0040C8AC  48 00 00 14 */	b lbl_80410C20
lbl_80410C10:
/* 80410C10 0040C8B0  3B E0 00 00 */	li r31, 0
/* 80410C14 0040C8B4  48 00 00 20 */	b lbl_80410C34
lbl_80410C18:
/* 80410C18 0040C8B8  3B E0 00 21 */	li r31, 0x21
/* 80410C1C 0040C8BC  48 00 00 18 */	b lbl_80410C34
lbl_80410C20:
/* 80410C20 0040C8C0  3B E0 00 22 */	li r31, 0x22
/* 80410C24 0040C8C4  48 00 00 10 */	b lbl_80410C34
lbl_80410C28:
/* 80410C28 0040C8C8  3B E0 00 20 */	li r31, 0x20
/* 80410C2C 0040C8CC  48 00 00 08 */	b lbl_80410C34
lbl_80410C30:
/* 80410C30 0040C8D0  3B E0 00 01 */	li r31, 1
lbl_80410C34:
/* 80410C34 0040C8D4  38 61 00 08 */	addi r3, r1, 8
/* 80410C38 0040C8D8  38 80 00 00 */	li r4, 0
/* 80410C3C 0040C8DC  38 A0 00 40 */	li r5, 0x40
/* 80410C40 0040C8E0  4B BF 38 2D */	bl "TRK_memset"
/* 80410C44 0040C8E4  3C 60 80 5D */	lis r3, "g_CurrentSequence"@ha
/* 80410C48 0040C8E8  38 00 00 80 */	li r0, 0x80
/* 80410C4C 0040C8EC  39 03 3A A8 */	addi r8, r3, "g_CurrentSequence"@l
/* 80410C50 0040C8F0  38 A0 00 40 */	li r5, 0x40
/* 80410C54 0040C8F4  80 E8 00 00 */	lwz r7, 0(r8)
/* 80410C58 0040C8F8  38 61 00 08 */	addi r3, r1, 8
/* 80410C5C 0040C8FC  98 01 00 0C */	stb r0, 0xc(r1)
/* 80410C60 0040C900  38 80 00 40 */	li r4, 0x40
/* 80410C64 0040C904  38 C7 00 01 */	addi r6, r7, 1
/* 80410C68 0040C908  90 E1 00 14 */	stw r7, 0x14(r1)
/* 80410C6C 0040C90C  38 06 00 01 */	addi r0, r6, 1
/* 80410C70 0040C910  90 C8 00 00 */	stw r6, 0(r8)
/* 80410C74 0040C914  90 A1 00 08 */	stw r5, 8(r1)
/* 80410C78 0040C918  9B E1 00 10 */	stb r31, 0x10(r1)
/* 80410C7C 0040C91C  90 08 00 00 */	stw r0, 0(r8)
/* 80410C80 0040C920  90 C1 00 14 */	stw r6, 0x14(r1)
/* 80410C84 0040C924  48 00 3B C9 */	bl "TRKWriteUARTN"
/* 80410C88 0040C928  80 01 00 54 */	lwz r0, 0x54(r1)
/* 80410C8C 0040C92C  38 60 00 00 */	li r3, 0
/* 80410C90 0040C930  83 E1 00 4C */	lwz r31, 0x4c(r1)
/* 80410C94 0040C934  7C 08 03 A6 */	mtlr r0
/* 80410C98 0040C938  38 21 00 50 */	addi r1, r1, 0x50
/* 80410C9C 0040C93C  4E 80 00 20 */	blr 

.global "TRKDoStep"
"TRKDoStep":
/* 80410CA0 0040C940  94 21 FE A0 */	stwu r1, -0x160(r1)
/* 80410CA4 0040C944  7C 08 02 A6 */	mflr r0
/* 80410CA8 0040C948  38 80 00 00 */	li r4, 0
/* 80410CAC 0040C94C  90 01 01 64 */	stw r0, 0x164(r1)
/* 80410CB0 0040C950  BF 61 01 4C */	stmw r27, 0x14c(r1)
/* 80410CB4 0040C954  7C 7B 1B 78 */	mr r27, r3
/* 80410CB8 0040C958  4B FF F8 95 */	bl "TRKSetBufferPosition"
/* 80410CBC 0040C95C  8B FB 00 18 */	lbz r31, 0x18(r27)
/* 80410CC0 0040C960  83 BB 00 20 */	lwz r29, 0x20(r27)
/* 80410CC4 0040C964  2C 1F 00 10 */	cmpwi r31, 0x10
/* 80410CC8 0040C968  83 9B 00 24 */	lwz r28, 0x24(r27)
/* 80410CCC 0040C96C  41 82 00 2C */	beq lbl_80410CF8
/* 80410CD0 0040C970  40 80 00 1C */	bge lbl_80410CEC
/* 80410CD4 0040C974  2C 1F 00 01 */	cmpwi r31, 1
/* 80410CD8 0040C978  41 82 00 8C */	beq lbl_80410D64
/* 80410CDC 0040C97C  40 80 00 FC */	bge lbl_80410DD8
/* 80410CE0 0040C980  2C 1F 00 00 */	cmpwi r31, 0
/* 80410CE4 0040C984  40 80 00 14 */	bge lbl_80410CF8
/* 80410CE8 0040C988  48 00 00 F0 */	b lbl_80410DD8
lbl_80410CEC:
/* 80410CEC 0040C98C  2C 1F 00 12 */	cmpwi r31, 0x12
/* 80410CF0 0040C990  40 80 00 E8 */	bge lbl_80410DD8
/* 80410CF4 0040C994  48 00 00 70 */	b lbl_80410D64
lbl_80410CF8:
/* 80410CF8 0040C998  8B DB 00 1C */	lbz r30, 0x1c(r27)
/* 80410CFC 0040C99C  28 1E 00 01 */	cmplwi r30, 1
/* 80410D00 0040C9A0  40 80 01 38 */	bge lbl_80410E38
/* 80410D04 0040C9A4  38 61 01 08 */	addi r3, r1, 0x108
/* 80410D08 0040C9A8  38 80 00 00 */	li r4, 0
/* 80410D0C 0040C9AC  38 A0 00 40 */	li r5, 0x40
/* 80410D10 0040C9B0  4B BF 37 5D */	bl "TRK_memset"
/* 80410D14 0040C9B4  3C 60 80 5D */	lis r3, "g_CurrentSequence"@ha
/* 80410D18 0040C9B8  38 00 00 80 */	li r0, 0x80
/* 80410D1C 0040C9BC  39 23 3A A8 */	addi r9, r3, "g_CurrentSequence"@l
/* 80410D20 0040C9C0  38 C0 00 40 */	li r6, 0x40
/* 80410D24 0040C9C4  81 09 00 00 */	lwz r8, 0(r9)
/* 80410D28 0040C9C8  38 A0 00 11 */	li r5, 0x11
/* 80410D2C 0040C9CC  98 01 01 0C */	stb r0, 0x10c(r1)
/* 80410D30 0040C9D0  38 61 01 08 */	addi r3, r1, 0x108
/* 80410D34 0040C9D4  38 E8 00 01 */	addi r7, r8, 1
/* 80410D38 0040C9D8  38 80 00 40 */	li r4, 0x40
/* 80410D3C 0040C9DC  91 01 01 14 */	stw r8, 0x114(r1)
/* 80410D40 0040C9E0  38 07 00 01 */	addi r0, r7, 1
/* 80410D44 0040C9E4  90 E9 00 00 */	stw r7, 0(r9)
/* 80410D48 0040C9E8  90 C1 01 08 */	stw r6, 0x108(r1)
/* 80410D4C 0040C9EC  98 A1 01 10 */	stb r5, 0x110(r1)
/* 80410D50 0040C9F0  90 09 00 00 */	stw r0, 0(r9)
/* 80410D54 0040C9F4  90 E1 01 14 */	stw r7, 0x114(r1)
/* 80410D58 0040C9F8  48 00 3A F5 */	bl "TRKWriteUARTN"
/* 80410D5C 0040C9FC  38 60 00 00 */	li r3, 0
/* 80410D60 0040CA00  48 00 02 00 */	b lbl_80410F60
lbl_80410D64:
/* 80410D64 0040CA04  48 00 1D 15 */	bl "TRKTargetGetPC"
/* 80410D68 0040CA08  7C 03 E8 40 */	cmplw r3, r29
/* 80410D6C 0040CA0C  41 80 00 0C */	blt lbl_80410D78
/* 80410D70 0040CA10  7C 03 E0 40 */	cmplw r3, r28
/* 80410D74 0040CA14  40 81 00 C4 */	ble lbl_80410E38
lbl_80410D78:
/* 80410D78 0040CA18  38 61 00 C8 */	addi r3, r1, 0xc8
/* 80410D7C 0040CA1C  38 80 00 00 */	li r4, 0
/* 80410D80 0040CA20  38 A0 00 40 */	li r5, 0x40
/* 80410D84 0040CA24  4B BF 36 E9 */	bl "TRK_memset"
/* 80410D88 0040CA28  3C 60 80 5D */	lis r3, "g_CurrentSequence"@ha
/* 80410D8C 0040CA2C  38 00 00 80 */	li r0, 0x80
/* 80410D90 0040CA30  39 23 3A A8 */	addi r9, r3, "g_CurrentSequence"@l
/* 80410D94 0040CA34  38 C0 00 40 */	li r6, 0x40
/* 80410D98 0040CA38  81 09 00 00 */	lwz r8, 0(r9)
/* 80410D9C 0040CA3C  38 A0 00 11 */	li r5, 0x11
/* 80410DA0 0040CA40  98 01 00 CC */	stb r0, 0xcc(r1)
/* 80410DA4 0040CA44  38 61 00 C8 */	addi r3, r1, 0xc8
/* 80410DA8 0040CA48  38 E8 00 01 */	addi r7, r8, 1
/* 80410DAC 0040CA4C  38 80 00 40 */	li r4, 0x40
/* 80410DB0 0040CA50  91 01 00 D4 */	stw r8, 0xd4(r1)
/* 80410DB4 0040CA54  38 07 00 01 */	addi r0, r7, 1
/* 80410DB8 0040CA58  90 E9 00 00 */	stw r7, 0(r9)
/* 80410DBC 0040CA5C  90 C1 00 C8 */	stw r6, 0xc8(r1)
/* 80410DC0 0040CA60  98 A1 00 D0 */	stb r5, 0xd0(r1)
/* 80410DC4 0040CA64  90 09 00 00 */	stw r0, 0(r9)
/* 80410DC8 0040CA68  90 E1 00 D4 */	stw r7, 0xd4(r1)
/* 80410DCC 0040CA6C  48 00 3A 81 */	bl "TRKWriteUARTN"
/* 80410DD0 0040CA70  38 60 00 00 */	li r3, 0
/* 80410DD4 0040CA74  48 00 01 8C */	b lbl_80410F60
lbl_80410DD8:
/* 80410DD8 0040CA78  38 61 00 88 */	addi r3, r1, 0x88
/* 80410DDC 0040CA7C  38 80 00 00 */	li r4, 0
/* 80410DE0 0040CA80  38 A0 00 40 */	li r5, 0x40
/* 80410DE4 0040CA84  4B BF 36 89 */	bl "TRK_memset"
/* 80410DE8 0040CA88  3C 60 80 5D */	lis r3, "g_CurrentSequence"@ha
/* 80410DEC 0040CA8C  38 00 00 80 */	li r0, 0x80
/* 80410DF0 0040CA90  39 23 3A A8 */	addi r9, r3, "g_CurrentSequence"@l
/* 80410DF4 0040CA94  38 C0 00 40 */	li r6, 0x40
/* 80410DF8 0040CA98  81 09 00 00 */	lwz r8, 0(r9)
/* 80410DFC 0040CA9C  38 A0 00 12 */	li r5, 0x12
/* 80410E00 0040CAA0  98 01 00 8C */	stb r0, 0x8c(r1)
/* 80410E04 0040CAA4  38 61 00 88 */	addi r3, r1, 0x88
/* 80410E08 0040CAA8  38 E8 00 01 */	addi r7, r8, 1
/* 80410E0C 0040CAAC  38 80 00 40 */	li r4, 0x40
/* 80410E10 0040CAB0  91 01 00 94 */	stw r8, 0x94(r1)
/* 80410E14 0040CAB4  38 07 00 01 */	addi r0, r7, 1
/* 80410E18 0040CAB8  90 E9 00 00 */	stw r7, 0(r9)
/* 80410E1C 0040CABC  90 C1 00 88 */	stw r6, 0x88(r1)
/* 80410E20 0040CAC0  98 A1 00 90 */	stb r5, 0x90(r1)
/* 80410E24 0040CAC4  90 09 00 00 */	stw r0, 0(r9)
/* 80410E28 0040CAC8  90 E1 00 94 */	stw r7, 0x94(r1)
/* 80410E2C 0040CACC  48 00 3A 21 */	bl "TRKWriteUARTN"
/* 80410E30 0040CAD0  38 60 00 00 */	li r3, 0
/* 80410E34 0040CAD4  48 00 01 2C */	b lbl_80410F60
lbl_80410E38:
/* 80410E38 0040CAD8  48 00 1A 31 */	bl "TRKTargetStopped"
/* 80410E3C 0040CADC  2C 03 00 00 */	cmpwi r3, 0
/* 80410E40 0040CAE0  40 82 00 64 */	bne lbl_80410EA4
/* 80410E44 0040CAE4  38 61 00 48 */	addi r3, r1, 0x48
/* 80410E48 0040CAE8  38 80 00 00 */	li r4, 0
/* 80410E4C 0040CAEC  38 A0 00 40 */	li r5, 0x40
/* 80410E50 0040CAF0  4B BF 36 1D */	bl "TRK_memset"
/* 80410E54 0040CAF4  3C 60 80 5D */	lis r3, "g_CurrentSequence"@ha
/* 80410E58 0040CAF8  38 00 00 80 */	li r0, 0x80
/* 80410E5C 0040CAFC  39 23 3A A8 */	addi r9, r3, "g_CurrentSequence"@l
/* 80410E60 0040CB00  38 C0 00 40 */	li r6, 0x40
/* 80410E64 0040CB04  81 09 00 00 */	lwz r8, 0(r9)
/* 80410E68 0040CB08  38 A0 00 16 */	li r5, 0x16
/* 80410E6C 0040CB0C  98 01 00 4C */	stb r0, 0x4c(r1)
/* 80410E70 0040CB10  38 61 00 48 */	addi r3, r1, 0x48
/* 80410E74 0040CB14  38 E8 00 01 */	addi r7, r8, 1
/* 80410E78 0040CB18  38 80 00 40 */	li r4, 0x40
/* 80410E7C 0040CB1C  91 01 00 54 */	stw r8, 0x54(r1)
/* 80410E80 0040CB20  38 07 00 01 */	addi r0, r7, 1
/* 80410E84 0040CB24  90 E9 00 00 */	stw r7, 0(r9)
/* 80410E88 0040CB28  90 C1 00 48 */	stw r6, 0x48(r1)
/* 80410E8C 0040CB2C  98 A1 00 50 */	stb r5, 0x50(r1)
/* 80410E90 0040CB30  90 09 00 00 */	stw r0, 0(r9)
/* 80410E94 0040CB34  90 E1 00 54 */	stw r7, 0x54(r1)
/* 80410E98 0040CB38  48 00 39 B5 */	bl "TRKWriteUARTN"
/* 80410E9C 0040CB3C  38 60 00 00 */	li r3, 0
/* 80410EA0 0040CB40  48 00 00 C0 */	b lbl_80410F60
lbl_80410EA4:
/* 80410EA4 0040CB44  38 61 00 08 */	addi r3, r1, 8
/* 80410EA8 0040CB48  38 80 00 00 */	li r4, 0
/* 80410EAC 0040CB4C  38 A0 00 40 */	li r5, 0x40
/* 80410EB0 0040CB50  4B BF 35 BD */	bl "TRK_memset"
/* 80410EB4 0040CB54  3C 60 80 5D */	lis r3, "g_CurrentSequence"@ha
/* 80410EB8 0040CB58  38 00 00 80 */	li r0, 0x80
/* 80410EBC 0040CB5C  39 23 3A A8 */	addi r9, r3, "g_CurrentSequence"@l
/* 80410EC0 0040CB60  38 C0 00 40 */	li r6, 0x40
/* 80410EC4 0040CB64  81 09 00 00 */	lwz r8, 0(r9)
/* 80410EC8 0040CB68  38 A0 00 00 */	li r5, 0
/* 80410ECC 0040CB6C  98 01 00 0C */	stb r0, 0xc(r1)
/* 80410ED0 0040CB70  38 61 00 08 */	addi r3, r1, 8
/* 80410ED4 0040CB74  38 E8 00 01 */	addi r7, r8, 1
/* 80410ED8 0040CB78  38 80 00 40 */	li r4, 0x40
/* 80410EDC 0040CB7C  91 01 00 14 */	stw r8, 0x14(r1)
/* 80410EE0 0040CB80  38 07 00 01 */	addi r0, r7, 1
/* 80410EE4 0040CB84  90 E9 00 00 */	stw r7, 0(r9)
/* 80410EE8 0040CB88  90 C1 00 08 */	stw r6, 8(r1)
/* 80410EEC 0040CB8C  98 A1 00 10 */	stb r5, 0x10(r1)
/* 80410EF0 0040CB90  90 09 00 00 */	stw r0, 0(r9)
/* 80410EF4 0040CB94  90 E1 00 14 */	stw r7, 0x14(r1)
/* 80410EF8 0040CB98  48 00 39 55 */	bl "TRKWriteUARTN"
/* 80410EFC 0040CB9C  2C 1F 00 10 */	cmpwi r31, 0x10
/* 80410F00 0040CBA0  38 60 00 00 */	li r3, 0
/* 80410F04 0040CBA4  41 82 00 2C */	beq lbl_80410F30
/* 80410F08 0040CBA8  40 80 00 1C */	bge lbl_80410F24
/* 80410F0C 0040CBAC  2C 1F 00 01 */	cmpwi r31, 1
/* 80410F10 0040CBB0  41 82 00 38 */	beq lbl_80410F48
/* 80410F14 0040CBB4  40 80 00 4C */	bge lbl_80410F60
/* 80410F18 0040CBB8  2C 1F 00 00 */	cmpwi r31, 0
/* 80410F1C 0040CBBC  40 80 00 14 */	bge lbl_80410F30
/* 80410F20 0040CBC0  48 00 00 40 */	b lbl_80410F60
lbl_80410F24:
/* 80410F24 0040CBC4  2C 1F 00 12 */	cmpwi r31, 0x12
/* 80410F28 0040CBC8  40 80 00 38 */	bge lbl_80410F60
/* 80410F2C 0040CBCC  48 00 00 1C */	b lbl_80410F48
lbl_80410F30:
/* 80410F30 0040CBD0  20 1F 00 10 */	subfic r0, r31, 0x10
/* 80410F34 0040CBD4  7F C3 F3 78 */	mr r3, r30
/* 80410F38 0040CBD8  7C 00 00 34 */	cntlzw r0, r0
/* 80410F3C 0040CBDC  54 04 D9 7E */	srwi r4, r0, 5
/* 80410F40 0040CBE0  48 00 1B C5 */	bl "TRKTargetSingleStep"
/* 80410F44 0040CBE4  48 00 00 1C */	b lbl_80410F60
lbl_80410F48:
/* 80410F48 0040CBE8  20 1F 00 11 */	subfic r0, r31, 0x11
/* 80410F4C 0040CBEC  7F A3 EB 78 */	mr r3, r29
/* 80410F50 0040CBF0  7C 00 00 34 */	cntlzw r0, r0
/* 80410F54 0040CBF4  7F 84 E3 78 */	mr r4, r28
/* 80410F58 0040CBF8  54 05 D9 7E */	srwi r5, r0, 5
/* 80410F5C 0040CBFC  48 00 1B 2D */	bl "TRKTargetStepOutOfRange"
lbl_80410F60:
/* 80410F60 0040CC00  BB 61 01 4C */	lmw r27, 0x14c(r1)
/* 80410F64 0040CC04  80 01 01 64 */	lwz r0, 0x164(r1)
/* 80410F68 0040CC08  7C 08 03 A6 */	mtlr r0
/* 80410F6C 0040CC0C  38 21 01 60 */	addi r1, r1, 0x160
/* 80410F70 0040CC10  4E 80 00 20 */	blr 

.global "TRKDoContinue"
"TRKDoContinue":
/* 80410F74 0040CC14  94 21 FF 70 */	stwu r1, -0x90(r1)
/* 80410F78 0040CC18  7C 08 02 A6 */	mflr r0
/* 80410F7C 0040CC1C  90 01 00 94 */	stw r0, 0x94(r1)
/* 80410F80 0040CC20  48 00 18 E9 */	bl "TRKTargetStopped"
/* 80410F84 0040CC24  2C 03 00 00 */	cmpwi r3, 0
/* 80410F88 0040CC28  40 82 00 64 */	bne lbl_80410FEC
/* 80410F8C 0040CC2C  38 61 00 48 */	addi r3, r1, 0x48
/* 80410F90 0040CC30  38 80 00 00 */	li r4, 0
/* 80410F94 0040CC34  38 A0 00 40 */	li r5, 0x40
/* 80410F98 0040CC38  4B BF 34 D5 */	bl "TRK_memset"
/* 80410F9C 0040CC3C  3C 60 80 5D */	lis r3, "g_CurrentSequence"@ha
/* 80410FA0 0040CC40  38 00 00 80 */	li r0, 0x80
/* 80410FA4 0040CC44  39 23 3A A8 */	addi r9, r3, "g_CurrentSequence"@l
/* 80410FA8 0040CC48  38 C0 00 40 */	li r6, 0x40
/* 80410FAC 0040CC4C  81 09 00 00 */	lwz r8, 0(r9)
/* 80410FB0 0040CC50  38 A0 00 16 */	li r5, 0x16
/* 80410FB4 0040CC54  98 01 00 4C */	stb r0, 0x4c(r1)
/* 80410FB8 0040CC58  38 61 00 48 */	addi r3, r1, 0x48
/* 80410FBC 0040CC5C  38 E8 00 01 */	addi r7, r8, 1
/* 80410FC0 0040CC60  38 80 00 40 */	li r4, 0x40
/* 80410FC4 0040CC64  91 01 00 54 */	stw r8, 0x54(r1)
/* 80410FC8 0040CC68  38 07 00 01 */	addi r0, r7, 1
/* 80410FCC 0040CC6C  90 E9 00 00 */	stw r7, 0(r9)
/* 80410FD0 0040CC70  90 C1 00 48 */	stw r6, 0x48(r1)
/* 80410FD4 0040CC74  98 A1 00 50 */	stb r5, 0x50(r1)
/* 80410FD8 0040CC78  90 09 00 00 */	stw r0, 0(r9)
/* 80410FDC 0040CC7C  90 E1 00 54 */	stw r7, 0x54(r1)
/* 80410FE0 0040CC80  48 00 38 6D */	bl "TRKWriteUARTN"
/* 80410FE4 0040CC84  38 60 00 00 */	li r3, 0
/* 80410FE8 0040CC88  48 00 00 60 */	b lbl_80411048
lbl_80410FEC:
/* 80410FEC 0040CC8C  38 61 00 08 */	addi r3, r1, 8
/* 80410FF0 0040CC90  38 80 00 00 */	li r4, 0
/* 80410FF4 0040CC94  38 A0 00 40 */	li r5, 0x40
/* 80410FF8 0040CC98  4B BF 34 75 */	bl "TRK_memset"
/* 80410FFC 0040CC9C  3C 60 80 5D */	lis r3, "g_CurrentSequence"@ha
/* 80411000 0040CCA0  38 00 00 80 */	li r0, 0x80
/* 80411004 0040CCA4  39 23 3A A8 */	addi r9, r3, "g_CurrentSequence"@l
/* 80411008 0040CCA8  38 C0 00 40 */	li r6, 0x40
/* 8041100C 0040CCAC  81 09 00 00 */	lwz r8, 0(r9)
/* 80411010 0040CCB0  38 A0 00 00 */	li r5, 0
/* 80411014 0040CCB4  98 01 00 0C */	stb r0, 0xc(r1)
/* 80411018 0040CCB8  38 61 00 08 */	addi r3, r1, 8
/* 8041101C 0040CCBC  38 E8 00 01 */	addi r7, r8, 1
/* 80411020 0040CCC0  38 80 00 40 */	li r4, 0x40
/* 80411024 0040CCC4  91 01 00 14 */	stw r8, 0x14(r1)
/* 80411028 0040CCC8  38 07 00 01 */	addi r0, r7, 1
/* 8041102C 0040CCCC  90 E9 00 00 */	stw r7, 0(r9)
/* 80411030 0040CCD0  90 C1 00 08 */	stw r6, 8(r1)
/* 80411034 0040CCD4  98 A1 00 10 */	stb r5, 0x10(r1)
/* 80411038 0040CCD8  90 09 00 00 */	stw r0, 0(r9)
/* 8041103C 0040CCDC  90 E1 00 14 */	stw r7, 0x14(r1)
/* 80411040 0040CCE0  48 00 38 0D */	bl "TRKWriteUARTN"
/* 80411044 0040CCE4  48 00 3B 55 */	bl "TRKTargetContinue"
lbl_80411048:
/* 80411048 0040CCE8  80 01 00 94 */	lwz r0, 0x94(r1)
/* 8041104C 0040CCEC  7C 08 03 A6 */	mtlr r0
/* 80411050 0040CCF0  38 21 00 90 */	addi r1, r1, 0x90
/* 80411054 0040CCF4  4E 80 00 20 */	blr 

.global "TRKDoWriteRegisters"
"TRKDoWriteRegisters":
/* 80411058 0040CCF8  94 21 FF 20 */	stwu r1, -0xe0(r1)
/* 8041105C 0040CCFC  7C 08 02 A6 */	mflr r0
/* 80411060 0040CD00  38 80 00 00 */	li r4, 0
/* 80411064 0040CD04  90 01 00 E4 */	stw r0, 0xe4(r1)
/* 80411068 0040CD08  93 E1 00 DC */	stw r31, 0xdc(r1)
/* 8041106C 0040CD0C  93 C1 00 D8 */	stw r30, 0xd8(r1)
/* 80411070 0040CD10  93 A1 00 D4 */	stw r29, 0xd4(r1)
/* 80411074 0040CD14  93 81 00 D0 */	stw r28, 0xd0(r1)
/* 80411078 0040CD18  7C 7C 1B 78 */	mr r28, r3
/* 8041107C 0040CD1C  8B E3 00 18 */	lbz r31, 0x18(r3)
/* 80411080 0040CD20  A3 C3 00 1C */	lhz r30, 0x1c(r3)
/* 80411084 0040CD24  A3 A3 00 20 */	lhz r29, 0x20(r3)
/* 80411088 0040CD28  4B FF F4 C5 */	bl "TRKSetBufferPosition"
/* 8041108C 0040CD2C  7C 1E E8 40 */	cmplw r30, r29
/* 80411090 0040CD30  40 81 00 64 */	ble lbl_804110F4
/* 80411094 0040CD34  38 61 00 4C */	addi r3, r1, 0x4c
/* 80411098 0040CD38  38 80 00 00 */	li r4, 0
/* 8041109C 0040CD3C  38 A0 00 40 */	li r5, 0x40
/* 804110A0 0040CD40  4B BF 33 CD */	bl "TRK_memset"
/* 804110A4 0040CD44  3C 60 80 5D */	lis r3, "g_CurrentSequence"@ha
/* 804110A8 0040CD48  38 00 00 80 */	li r0, 0x80
/* 804110AC 0040CD4C  39 23 3A A8 */	addi r9, r3, "g_CurrentSequence"@l
/* 804110B0 0040CD50  38 C0 00 40 */	li r6, 0x40
/* 804110B4 0040CD54  81 09 00 00 */	lwz r8, 0(r9)
/* 804110B8 0040CD58  38 A0 00 14 */	li r5, 0x14
/* 804110BC 0040CD5C  98 01 00 50 */	stb r0, 0x50(r1)
/* 804110C0 0040CD60  38 61 00 4C */	addi r3, r1, 0x4c
/* 804110C4 0040CD64  38 E8 00 01 */	addi r7, r8, 1
/* 804110C8 0040CD68  38 80 00 40 */	li r4, 0x40
/* 804110CC 0040CD6C  91 01 00 58 */	stw r8, 0x58(r1)
/* 804110D0 0040CD70  38 07 00 01 */	addi r0, r7, 1
/* 804110D4 0040CD74  90 E9 00 00 */	stw r7, 0(r9)
/* 804110D8 0040CD78  90 C1 00 4C */	stw r6, 0x4c(r1)
/* 804110DC 0040CD7C  98 A1 00 54 */	stb r5, 0x54(r1)
/* 804110E0 0040CD80  90 09 00 00 */	stw r0, 0(r9)
/* 804110E4 0040CD84  90 E1 00 58 */	stw r7, 0x58(r1)
/* 804110E8 0040CD88  48 00 37 65 */	bl "TRKWriteUARTN"
/* 804110EC 0040CD8C  38 60 00 00 */	li r3, 0
/* 804110F0 0040CD90  48 00 02 04 */	b lbl_804112F4
lbl_804110F4:
/* 804110F4 0040CD94  7F 83 E3 78 */	mr r3, r28
/* 804110F8 0040CD98  38 80 00 40 */	li r4, 0x40
/* 804110FC 0040CD9C  4B FF F4 51 */	bl "TRKSetBufferPosition"
/* 80411100 0040CDA0  2C 1F 00 02 */	cmpwi r31, 2
/* 80411104 0040CDA4  41 82 00 64 */	beq lbl_80411168
/* 80411108 0040CDA8  40 80 00 14 */	bge lbl_8041111C
/* 8041110C 0040CDAC  2C 1F 00 00 */	cmpwi r31, 0
/* 80411110 0040CDB0  41 82 00 18 */	beq lbl_80411128
/* 80411114 0040CDB4  40 80 00 34 */	bge lbl_80411148
/* 80411118 0040CDB8  48 00 00 90 */	b lbl_804111A8
lbl_8041111C:
/* 8041111C 0040CDBC  2C 1F 00 04 */	cmpwi r31, 4
/* 80411120 0040CDC0  40 80 00 88 */	bge lbl_804111A8
/* 80411124 0040CDC4  48 00 00 64 */	b lbl_80411188
lbl_80411128:
/* 80411128 0040CDC8  7F C3 F3 78 */	mr r3, r30
/* 8041112C 0040CDCC  7F A4 EB 78 */	mr r4, r29
/* 80411130 0040CDD0  7F 85 E3 78 */	mr r5, r28
/* 80411134 0040CDD4  38 C1 00 08 */	addi r6, r1, 8
/* 80411138 0040CDD8  38 E0 00 00 */	li r7, 0
/* 8041113C 0040CDDC  48 00 28 01 */	bl "TRKTargetAccessDefault"
/* 80411140 0040CDE0  7C 7F 1B 78 */	mr r31, r3
/* 80411144 0040CDE4  48 00 00 68 */	b lbl_804111AC
lbl_80411148:
/* 80411148 0040CDE8  7F C3 F3 78 */	mr r3, r30
/* 8041114C 0040CDEC  7F A4 EB 78 */	mr r4, r29
/* 80411150 0040CDF0  7F 85 E3 78 */	mr r5, r28
/* 80411154 0040CDF4  38 C1 00 08 */	addi r6, r1, 8
/* 80411158 0040CDF8  38 E0 00 00 */	li r7, 0
/* 8041115C 0040CDFC  48 00 22 D5 */	bl "TRKTargetAccessFP"
/* 80411160 0040CE00  7C 7F 1B 78 */	mr r31, r3
/* 80411164 0040CE04  48 00 00 48 */	b lbl_804111AC
lbl_80411168:
/* 80411168 0040CE08  7F C3 F3 78 */	mr r3, r30
/* 8041116C 0040CE0C  7F A4 EB 78 */	mr r4, r29
/* 80411170 0040CE10  7F 85 E3 78 */	mr r5, r28
/* 80411174 0040CE14  38 C1 00 08 */	addi r6, r1, 8
/* 80411178 0040CE18  38 E0 00 00 */	li r7, 0
/* 8041117C 0040CE1C  48 00 21 45 */	bl "TRKTargetAccessExtended1"
/* 80411180 0040CE20  7C 7F 1B 78 */	mr r31, r3
/* 80411184 0040CE24  48 00 00 28 */	b lbl_804111AC
lbl_80411188:
/* 80411188 0040CE28  7F C3 F3 78 */	mr r3, r30
/* 8041118C 0040CE2C  7F A4 EB 78 */	mr r4, r29
/* 80411190 0040CE30  7F 85 E3 78 */	mr r5, r28
/* 80411194 0040CE34  38 C1 00 08 */	addi r6, r1, 8
/* 80411198 0040CE38  38 E0 00 00 */	li r7, 0
/* 8041119C 0040CE3C  48 00 1C ED */	bl "TRKTargetAccessExtended2"
/* 804111A0 0040CE40  7C 7F 1B 78 */	mr r31, r3
/* 804111A4 0040CE44  48 00 00 08 */	b lbl_804111AC
lbl_804111A8:
/* 804111A8 0040CE48  3B E0 07 03 */	li r31, 0x703
lbl_804111AC:
/* 804111AC 0040CE4C  7F 83 E3 78 */	mr r3, r28
/* 804111B0 0040CE50  38 80 00 00 */	li r4, 0
/* 804111B4 0040CE54  4B FF F3 C9 */	bl "TRKResetBuffer"
/* 804111B8 0040CE58  2C 1F 00 00 */	cmpwi r31, 0
/* 804111BC 0040CE5C  40 82 00 54 */	bne lbl_80411210
/* 804111C0 0040CE60  38 61 00 8C */	addi r3, r1, 0x8c
/* 804111C4 0040CE64  38 80 00 00 */	li r4, 0
/* 804111C8 0040CE68  38 A0 00 40 */	li r5, 0x40
/* 804111CC 0040CE6C  4B BF 32 A1 */	bl "TRK_memset"
/* 804111D0 0040CE70  3C 60 80 5D */	lis r3, "g_CurrentSequence"@ha
/* 804111D4 0040CE74  38 00 00 40 */	li r0, 0x40
/* 804111D8 0040CE78  38 E3 3A A8 */	addi r7, r3, "g_CurrentSequence"@l
/* 804111DC 0040CE7C  38 A0 00 80 */	li r5, 0x80
/* 804111E0 0040CE80  80 C7 00 00 */	lwz r6, 0(r7)
/* 804111E4 0040CE84  7F 83 E3 78 */	mr r3, r28
/* 804111E8 0040CE88  90 01 00 8C */	stw r0, 0x8c(r1)
/* 804111EC 0040CE8C  38 81 00 8C */	addi r4, r1, 0x8c
/* 804111F0 0040CE90  38 06 00 01 */	addi r0, r6, 1
/* 804111F4 0040CE94  98 A1 00 90 */	stb r5, 0x90(r1)
/* 804111F8 0040CE98  38 A0 00 40 */	li r5, 0x40
/* 804111FC 0040CE9C  9B E1 00 94 */	stb r31, 0x94(r1)
/* 80411200 0040CEA0  90 07 00 00 */	stw r0, 0(r7)
/* 80411204 0040CEA4  90 C1 00 98 */	stw r6, 0x98(r1)
/* 80411208 0040CEA8  4B FF F2 A1 */	bl "TRKAppendBuffer"
/* 8041120C 0040CEAC  7C 7F 1B 78 */	mr r31, r3
lbl_80411210:
/* 80411210 0040CEB0  2C 1F 00 00 */	cmpwi r31, 0
/* 80411214 0040CEB4  41 82 00 D8 */	beq lbl_804112EC
/* 80411218 0040CEB8  2C 1F 07 03 */	cmpwi r31, 0x703
/* 8041121C 0040CEBC  41 82 00 38 */	beq lbl_80411254
/* 80411220 0040CEC0  40 80 00 1C */	bge lbl_8041123C
/* 80411224 0040CEC4  2C 1F 07 01 */	cmpwi r31, 0x701
/* 80411228 0040CEC8  41 82 00 34 */	beq lbl_8041125C
/* 8041122C 0040CECC  40 80 00 40 */	bge lbl_8041126C
/* 80411230 0040CED0  2C 1F 03 02 */	cmpwi r31, 0x302
/* 80411234 0040CED4  41 82 00 30 */	beq lbl_80411264
/* 80411238 0040CED8  48 00 00 54 */	b lbl_8041128C
lbl_8041123C:
/* 8041123C 0040CEDC  2C 1F 07 06 */	cmpwi r31, 0x706
/* 80411240 0040CEE0  41 82 00 44 */	beq lbl_80411284
/* 80411244 0040CEE4  40 80 00 48 */	bge lbl_8041128C
/* 80411248 0040CEE8  2C 1F 07 05 */	cmpwi r31, 0x705
/* 8041124C 0040CEEC  40 80 00 30 */	bge lbl_8041127C
/* 80411250 0040CEF0  48 00 00 24 */	b lbl_80411274
lbl_80411254:
/* 80411254 0040CEF4  3B E0 00 12 */	li r31, 0x12
/* 80411258 0040CEF8  48 00 00 38 */	b lbl_80411290
lbl_8041125C:
/* 8041125C 0040CEFC  3B E0 00 14 */	li r31, 0x14
/* 80411260 0040CF00  48 00 00 30 */	b lbl_80411290
lbl_80411264:
/* 80411264 0040CF04  3B E0 00 02 */	li r31, 2
/* 80411268 0040CF08  48 00 00 28 */	b lbl_80411290
lbl_8041126C:
/* 8041126C 0040CF0C  3B E0 00 15 */	li r31, 0x15
/* 80411270 0040CF10  48 00 00 20 */	b lbl_80411290
lbl_80411274:
/* 80411274 0040CF14  3B E0 00 21 */	li r31, 0x21
/* 80411278 0040CF18  48 00 00 18 */	b lbl_80411290
lbl_8041127C:
/* 8041127C 0040CF1C  3B E0 00 22 */	li r31, 0x22
/* 80411280 0040CF20  48 00 00 10 */	b lbl_80411290
lbl_80411284:
/* 80411284 0040CF24  3B E0 00 20 */	li r31, 0x20
/* 80411288 0040CF28  48 00 00 08 */	b lbl_80411290
lbl_8041128C:
/* 8041128C 0040CF2C  3B E0 00 03 */	li r31, 3
lbl_80411290:
/* 80411290 0040CF30  38 61 00 0C */	addi r3, r1, 0xc
/* 80411294 0040CF34  38 80 00 00 */	li r4, 0
/* 80411298 0040CF38  38 A0 00 40 */	li r5, 0x40
/* 8041129C 0040CF3C  4B BF 31 D1 */	bl "TRK_memset"
/* 804112A0 0040CF40  3C 60 80 5D */	lis r3, "g_CurrentSequence"@ha
/* 804112A4 0040CF44  38 00 00 80 */	li r0, 0x80
/* 804112A8 0040CF48  39 03 3A A8 */	addi r8, r3, "g_CurrentSequence"@l
/* 804112AC 0040CF4C  38 A0 00 40 */	li r5, 0x40
/* 804112B0 0040CF50  80 E8 00 00 */	lwz r7, 0(r8)
/* 804112B4 0040CF54  38 61 00 0C */	addi r3, r1, 0xc
/* 804112B8 0040CF58  98 01 00 10 */	stb r0, 0x10(r1)
/* 804112BC 0040CF5C  38 80 00 40 */	li r4, 0x40
/* 804112C0 0040CF60  38 C7 00 01 */	addi r6, r7, 1
/* 804112C4 0040CF64  90 E1 00 18 */	stw r7, 0x18(r1)
/* 804112C8 0040CF68  38 06 00 01 */	addi r0, r6, 1
/* 804112CC 0040CF6C  90 C8 00 00 */	stw r6, 0(r8)
/* 804112D0 0040CF70  90 A1 00 0C */	stw r5, 0xc(r1)
/* 804112D4 0040CF74  9B E1 00 14 */	stb r31, 0x14(r1)
/* 804112D8 0040CF78  90 08 00 00 */	stw r0, 0(r8)
/* 804112DC 0040CF7C  90 C1 00 18 */	stw r6, 0x18(r1)
/* 804112E0 0040CF80  48 00 35 6D */	bl "TRKWriteUARTN"
/* 804112E4 0040CF84  38 60 00 00 */	li r3, 0
/* 804112E8 0040CF88  48 00 00 0C */	b lbl_804112F4
lbl_804112EC:
/* 804112EC 0040CF8C  7F 83 E3 78 */	mr r3, r28
/* 804112F0 0040CF90  4B FF EC 31 */	bl "TRKMessageSend"
lbl_804112F4:
/* 804112F4 0040CF94  80 01 00 E4 */	lwz r0, 0xe4(r1)
/* 804112F8 0040CF98  83 E1 00 DC */	lwz r31, 0xdc(r1)
/* 804112FC 0040CF9C  83 C1 00 D8 */	lwz r30, 0xd8(r1)
/* 80411300 0040CFA0  83 A1 00 D4 */	lwz r29, 0xd4(r1)
/* 80411304 0040CFA4  83 81 00 D0 */	lwz r28, 0xd0(r1)
/* 80411308 0040CFA8  7C 08 03 A6 */	mtlr r0
/* 8041130C 0040CFAC  38 21 00 E0 */	addi r1, r1, 0xe0
/* 80411310 0040CFB0  4E 80 00 20 */	blr 

.global "TRKDoReadRegisters"
"TRKDoReadRegisters":
/* 80411314 0040CFB4  94 21 FF 20 */	stwu r1, -0xe0(r1)
/* 80411318 0040CFB8  7C 08 02 A6 */	mflr r0
/* 8041131C 0040CFBC  90 01 00 E4 */	stw r0, 0xe4(r1)
/* 80411320 0040CFC0  93 E1 00 DC */	stw r31, 0xdc(r1)
/* 80411324 0040CFC4  7C 7F 1B 78 */	mr r31, r3
/* 80411328 0040CFC8  A0 83 00 1C */	lhz r4, 0x1c(r3)
/* 8041132C 0040CFCC  A0 03 00 20 */	lhz r0, 0x20(r3)
/* 80411330 0040CFD0  7C 04 00 40 */	cmplw r4, r0
/* 80411334 0040CFD4  40 81 00 64 */	ble lbl_80411398
/* 80411338 0040CFD8  38 61 00 4C */	addi r3, r1, 0x4c
/* 8041133C 0040CFDC  38 80 00 00 */	li r4, 0
/* 80411340 0040CFE0  38 A0 00 40 */	li r5, 0x40
/* 80411344 0040CFE4  4B BF 31 29 */	bl "TRK_memset"
/* 80411348 0040CFE8  3C 60 80 5D */	lis r3, "g_CurrentSequence"@ha
/* 8041134C 0040CFEC  38 00 00 80 */	li r0, 0x80
/* 80411350 0040CFF0  39 23 3A A8 */	addi r9, r3, "g_CurrentSequence"@l
/* 80411354 0040CFF4  38 C0 00 40 */	li r6, 0x40
/* 80411358 0040CFF8  81 09 00 00 */	lwz r8, 0(r9)
/* 8041135C 0040CFFC  38 A0 00 14 */	li r5, 0x14
/* 80411360 0040D000  98 01 00 50 */	stb r0, 0x50(r1)
/* 80411364 0040D004  38 61 00 4C */	addi r3, r1, 0x4c
/* 80411368 0040D008  38 E8 00 01 */	addi r7, r8, 1
/* 8041136C 0040D00C  38 80 00 40 */	li r4, 0x40
/* 80411370 0040D010  91 01 00 58 */	stw r8, 0x58(r1)
/* 80411374 0040D014  38 07 00 01 */	addi r0, r7, 1
/* 80411378 0040D018  90 E9 00 00 */	stw r7, 0(r9)
/* 8041137C 0040D01C  90 C1 00 4C */	stw r6, 0x4c(r1)
/* 80411380 0040D020  98 A1 00 54 */	stb r5, 0x54(r1)
/* 80411384 0040D024  90 09 00 00 */	stw r0, 0(r9)
/* 80411388 0040D028  90 E1 00 58 */	stw r7, 0x58(r1)
/* 8041138C 0040D02C  48 00 34 C1 */	bl "TRKWriteUARTN"
/* 80411390 0040D030  38 60 00 00 */	li r3, 0
/* 80411394 0040D034  48 00 01 90 */	b lbl_80411524
lbl_80411398:
/* 80411398 0040D038  3C 80 80 5D */	lis r4, "g_CurrentSequence"@ha
/* 8041139C 0040D03C  38 00 00 80 */	li r0, 0x80
/* 804113A0 0040D040  38 C4 3A A8 */	addi r6, r4, "g_CurrentSequence"@l
/* 804113A4 0040D044  38 E0 04 68 */	li r7, 0x468
/* 804113A8 0040D048  80 A6 00 00 */	lwz r5, 0(r6)
/* 804113AC 0040D04C  38 80 00 00 */	li r4, 0
/* 804113B0 0040D050  98 01 00 90 */	stb r0, 0x90(r1)
/* 804113B4 0040D054  38 05 00 01 */	addi r0, r5, 1
/* 804113B8 0040D058  90 E1 00 8C */	stw r7, 0x8c(r1)
/* 804113BC 0040D05C  90 06 00 00 */	stw r0, 0(r6)
/* 804113C0 0040D060  90 A1 00 98 */	stw r5, 0x98(r1)
/* 804113C4 0040D064  4B FF F1 B9 */	bl "TRKResetBuffer"
/* 804113C8 0040D068  7F E3 FB 78 */	mr r3, r31
/* 804113CC 0040D06C  38 81 00 8C */	addi r4, r1, 0x8c
/* 804113D0 0040D070  38 A0 00 40 */	li r5, 0x40
/* 804113D4 0040D074  4B FF EE E5 */	bl "TRKAppendBuffer_ui8"
/* 804113D8 0040D078  7F E5 FB 78 */	mr r5, r31
/* 804113DC 0040D07C  38 C1 00 08 */	addi r6, r1, 8
/* 804113E0 0040D080  38 60 00 00 */	li r3, 0
/* 804113E4 0040D084  38 80 00 24 */	li r4, 0x24
/* 804113E8 0040D088  38 E0 00 01 */	li r7, 1
/* 804113EC 0040D08C  48 00 25 51 */	bl "TRKTargetAccessDefault"
/* 804113F0 0040D090  2C 03 00 00 */	cmpwi r3, 0
/* 804113F4 0040D094  40 82 00 1C */	bne lbl_80411410
/* 804113F8 0040D098  7F E5 FB 78 */	mr r5, r31
/* 804113FC 0040D09C  38 C1 00 08 */	addi r6, r1, 8
/* 80411400 0040D0A0  38 60 00 00 */	li r3, 0
/* 80411404 0040D0A4  38 80 00 21 */	li r4, 0x21
/* 80411408 0040D0A8  38 E0 00 01 */	li r7, 1
/* 8041140C 0040D0AC  48 00 20 25 */	bl "TRKTargetAccessFP"
lbl_80411410:
/* 80411410 0040D0B0  2C 03 00 00 */	cmpwi r3, 0
/* 80411414 0040D0B4  40 82 00 1C */	bne lbl_80411430
/* 80411418 0040D0B8  7F E5 FB 78 */	mr r5, r31
/* 8041141C 0040D0BC  38 C1 00 08 */	addi r6, r1, 8
/* 80411420 0040D0C0  38 60 00 00 */	li r3, 0
/* 80411424 0040D0C4  38 80 00 60 */	li r4, 0x60
/* 80411428 0040D0C8  38 E0 00 01 */	li r7, 1
/* 8041142C 0040D0CC  48 00 1E 95 */	bl "TRKTargetAccessExtended1"
lbl_80411430:
/* 80411430 0040D0D0  2C 03 00 00 */	cmpwi r3, 0
/* 80411434 0040D0D4  40 82 00 1C */	bne lbl_80411450
/* 80411438 0040D0D8  7F E5 FB 78 */	mr r5, r31
/* 8041143C 0040D0DC  38 C1 00 08 */	addi r6, r1, 8
/* 80411440 0040D0E0  38 60 00 00 */	li r3, 0
/* 80411444 0040D0E4  38 80 00 1F */	li r4, 0x1f
/* 80411448 0040D0E8  38 E0 00 01 */	li r7, 1
/* 8041144C 0040D0EC  48 00 1A 3D */	bl "TRKTargetAccessExtended2"
lbl_80411450:
/* 80411450 0040D0F0  2C 03 00 00 */	cmpwi r3, 0
/* 80411454 0040D0F4  41 82 00 C8 */	beq lbl_8041151C
/* 80411458 0040D0F8  2C 03 07 04 */	cmpwi r3, 0x704
/* 8041145C 0040D0FC  41 82 00 48 */	beq lbl_804114A4
/* 80411460 0040D100  40 80 00 1C */	bge lbl_8041147C
/* 80411464 0040D104  2C 03 07 02 */	cmpwi r3, 0x702
/* 80411468 0040D108  41 82 00 34 */	beq lbl_8041149C
/* 8041146C 0040D10C  40 80 00 20 */	bge lbl_8041148C
/* 80411470 0040D110  2C 03 07 01 */	cmpwi r3, 0x701
/* 80411474 0040D114  40 80 00 20 */	bge lbl_80411494
/* 80411478 0040D118  48 00 00 44 */	b lbl_804114BC
lbl_8041147C:
/* 8041147C 0040D11C  2C 03 07 06 */	cmpwi r3, 0x706
/* 80411480 0040D120  41 82 00 34 */	beq lbl_804114B4
/* 80411484 0040D124  40 80 00 38 */	bge lbl_804114BC
/* 80411488 0040D128  48 00 00 24 */	b lbl_804114AC
lbl_8041148C:
/* 8041148C 0040D12C  3B E0 00 12 */	li r31, 0x12
/* 80411490 0040D130  48 00 00 30 */	b lbl_804114C0
lbl_80411494:
/* 80411494 0040D134  3B E0 00 14 */	li r31, 0x14
/* 80411498 0040D138  48 00 00 28 */	b lbl_804114C0
lbl_8041149C:
/* 8041149C 0040D13C  3B E0 00 15 */	li r31, 0x15
/* 804114A0 0040D140  48 00 00 20 */	b lbl_804114C0
lbl_804114A4:
/* 804114A4 0040D144  3B E0 00 21 */	li r31, 0x21
/* 804114A8 0040D148  48 00 00 18 */	b lbl_804114C0
lbl_804114AC:
/* 804114AC 0040D14C  3B E0 00 22 */	li r31, 0x22
/* 804114B0 0040D150  48 00 00 10 */	b lbl_804114C0
lbl_804114B4:
/* 804114B4 0040D154  3B E0 00 20 */	li r31, 0x20
/* 804114B8 0040D158  48 00 00 08 */	b lbl_804114C0
lbl_804114BC:
/* 804114BC 0040D15C  3B E0 00 03 */	li r31, 3
lbl_804114C0:
/* 804114C0 0040D160  38 61 00 0C */	addi r3, r1, 0xc
/* 804114C4 0040D164  38 80 00 00 */	li r4, 0
/* 804114C8 0040D168  38 A0 00 40 */	li r5, 0x40
/* 804114CC 0040D16C  4B BF 2F A1 */	bl "TRK_memset"
/* 804114D0 0040D170  3C 60 80 5D */	lis r3, "g_CurrentSequence"@ha
/* 804114D4 0040D174  38 00 00 80 */	li r0, 0x80
/* 804114D8 0040D178  39 03 3A A8 */	addi r8, r3, "g_CurrentSequence"@l
/* 804114DC 0040D17C  38 A0 00 40 */	li r5, 0x40
/* 804114E0 0040D180  80 E8 00 00 */	lwz r7, 0(r8)
/* 804114E4 0040D184  38 61 00 0C */	addi r3, r1, 0xc
/* 804114E8 0040D188  98 01 00 10 */	stb r0, 0x10(r1)
/* 804114EC 0040D18C  38 80 00 40 */	li r4, 0x40
/* 804114F0 0040D190  38 C7 00 01 */	addi r6, r7, 1
/* 804114F4 0040D194  90 E1 00 18 */	stw r7, 0x18(r1)
/* 804114F8 0040D198  38 06 00 01 */	addi r0, r6, 1
/* 804114FC 0040D19C  90 C8 00 00 */	stw r6, 0(r8)
/* 80411500 0040D1A0  90 A1 00 0C */	stw r5, 0xc(r1)
/* 80411504 0040D1A4  9B E1 00 14 */	stb r31, 0x14(r1)
/* 80411508 0040D1A8  90 08 00 00 */	stw r0, 0(r8)
/* 8041150C 0040D1AC  90 C1 00 18 */	stw r6, 0x18(r1)
/* 80411510 0040D1B0  48 00 33 3D */	bl "TRKWriteUARTN"
/* 80411514 0040D1B4  38 60 00 00 */	li r3, 0
/* 80411518 0040D1B8  48 00 00 0C */	b lbl_80411524
lbl_8041151C:
/* 8041151C 0040D1BC  7F E3 FB 78 */	mr r3, r31
/* 80411520 0040D1C0  4B FF EA 01 */	bl "TRKMessageSend"
lbl_80411524:
/* 80411524 0040D1C4  80 01 00 E4 */	lwz r0, 0xe4(r1)
/* 80411528 0040D1C8  83 E1 00 DC */	lwz r31, 0xdc(r1)
/* 8041152C 0040D1CC  7C 08 03 A6 */	mtlr r0
/* 80411530 0040D1D0  38 21 00 E0 */	addi r1, r1, 0xe0
/* 80411534 0040D1D4  4E 80 00 20 */	blr 

.global "TRKDoWriteMemory"
"TRKDoWriteMemory":
/* 80411538 0040D1D8  54 2B 06 FE */	clrlwi r11, r1, 0x1b
/* 8041153C 0040D1DC  7C 2C 0B 78 */	mr r12, r1
/* 80411540 0040D1E0  21 6B F6 C0 */	subfic r11, r11, -2368
/* 80411544 0040D1E4  7C 21 59 6E */	stwux r1, r1, r11
/* 80411548 0040D1E8  7C 08 02 A6 */	mflr r0
/* 8041154C 0040D1EC  90 0C 00 04 */	stw r0, 4(r12)
/* 80411550 0040D1F0  93 EC FF FC */	stw r31, -4(r12)
/* 80411554 0040D1F4  93 CC FF F8 */	stw r30, -8(r12)
/* 80411558 0040D1F8  93 AC FF F4 */	stw r29, -0xc(r12)
/* 8041155C 0040D1FC  7C 7D 1B 78 */	mr r29, r3
/* 80411560 0040D200  8B E3 00 18 */	lbz r31, 0x18(r3)
/* 80411564 0040D204  83 C3 00 20 */	lwz r30, 0x20(r3)
/* 80411568 0040D208  57 E0 07 BD */	rlwinm. r0, r31, 0, 0x1e, 0x1e
/* 8041156C 0040D20C  A0 83 00 1C */	lhz r4, 0x1c(r3)
/* 80411570 0040D210  41 82 00 64 */	beq lbl_804115D4
/* 80411574 0040D214  38 61 00 64 */	addi r3, r1, 0x64
/* 80411578 0040D218  38 80 00 00 */	li r4, 0
/* 8041157C 0040D21C  38 A0 00 40 */	li r5, 0x40
/* 80411580 0040D220  4B BF 2E ED */	bl "TRK_memset"
/* 80411584 0040D224  3C 60 80 5D */	lis r3, "g_CurrentSequence"@ha
/* 80411588 0040D228  38 00 00 80 */	li r0, 0x80
/* 8041158C 0040D22C  39 23 3A A8 */	addi r9, r3, "g_CurrentSequence"@l
/* 80411590 0040D230  38 C0 00 40 */	li r6, 0x40
/* 80411594 0040D234  81 09 00 00 */	lwz r8, 0(r9)
/* 80411598 0040D238  38 A0 00 12 */	li r5, 0x12
/* 8041159C 0040D23C  98 01 00 68 */	stb r0, 0x68(r1)
/* 804115A0 0040D240  38 61 00 64 */	addi r3, r1, 0x64
/* 804115A4 0040D244  38 E8 00 01 */	addi r7, r8, 1
/* 804115A8 0040D248  38 80 00 40 */	li r4, 0x40
/* 804115AC 0040D24C  91 01 00 70 */	stw r8, 0x70(r1)
/* 804115B0 0040D250  38 07 00 01 */	addi r0, r7, 1
/* 804115B4 0040D254  90 E9 00 00 */	stw r7, 0(r9)
/* 804115B8 0040D258  90 C1 00 64 */	stw r6, 0x64(r1)
/* 804115BC 0040D25C  98 A1 00 6C */	stb r5, 0x6c(r1)
/* 804115C0 0040D260  90 09 00 00 */	stw r0, 0(r9)
/* 804115C4 0040D264  90 E1 00 70 */	stw r7, 0x70(r1)
/* 804115C8 0040D268  48 00 32 85 */	bl "TRKWriteUARTN"
/* 804115CC 0040D26C  38 60 00 00 */	li r3, 0
/* 804115D0 0040D270  48 00 01 64 */	b lbl_80411734
lbl_804115D4:
/* 804115D4 0040D274  90 81 00 20 */	stw r4, 0x20(r1)
/* 804115D8 0040D278  38 80 00 40 */	li r4, 0x40
/* 804115DC 0040D27C  4B FF EF 71 */	bl "TRKSetBufferPosition"
/* 804115E0 0040D280  80 A1 00 20 */	lwz r5, 0x20(r1)
/* 804115E4 0040D284  7F A3 EB 78 */	mr r3, r29
/* 804115E8 0040D288  38 81 01 00 */	addi r4, r1, 0x100
/* 804115EC 0040D28C  4B FF EE 31 */	bl "TRKReadBuffer"
/* 804115F0 0040D290  57 E0 EF FE */	rlwinm r0, r31, 0x1d, 0x1f, 0x1f
/* 804115F4 0040D294  7F C4 F3 78 */	mr r4, r30
/* 804115F8 0040D298  38 61 01 00 */	addi r3, r1, 0x100
/* 804115FC 0040D29C  38 A1 00 20 */	addi r5, r1, 0x20
/* 80411600 0040D2A0  68 06 00 01 */	xori r6, r0, 1
/* 80411604 0040D2A4  38 E0 00 00 */	li r7, 0
/* 80411608 0040D2A8  48 00 24 75 */	bl "TRKTargetAccessMemory"
/* 8041160C 0040D2AC  7C 60 1B 78 */	mr r0, r3
/* 80411610 0040D2B0  7F A3 EB 78 */	mr r3, r29
/* 80411614 0040D2B4  7C 1F 03 78 */	mr r31, r0
/* 80411618 0040D2B8  38 80 00 00 */	li r4, 0
/* 8041161C 0040D2BC  4B FF EF 61 */	bl "TRKResetBuffer"
/* 80411620 0040D2C0  2C 1F 00 00 */	cmpwi r31, 0
/* 80411624 0040D2C4  40 82 00 54 */	bne lbl_80411678
/* 80411628 0040D2C8  38 61 00 A4 */	addi r3, r1, 0xa4
/* 8041162C 0040D2CC  38 80 00 00 */	li r4, 0
/* 80411630 0040D2D0  38 A0 00 40 */	li r5, 0x40
/* 80411634 0040D2D4  4B BF 2E 39 */	bl "TRK_memset"
/* 80411638 0040D2D8  3C 60 80 5D */	lis r3, "g_CurrentSequence"@ha
/* 8041163C 0040D2DC  38 00 00 40 */	li r0, 0x40
/* 80411640 0040D2E0  38 E3 3A A8 */	addi r7, r3, "g_CurrentSequence"@l
/* 80411644 0040D2E4  38 A0 00 80 */	li r5, 0x80
/* 80411648 0040D2E8  80 C7 00 00 */	lwz r6, 0(r7)
/* 8041164C 0040D2EC  7F A3 EB 78 */	mr r3, r29
/* 80411650 0040D2F0  90 01 00 A4 */	stw r0, 0xa4(r1)
/* 80411654 0040D2F4  38 81 00 A4 */	addi r4, r1, 0xa4
/* 80411658 0040D2F8  38 06 00 01 */	addi r0, r6, 1
/* 8041165C 0040D2FC  98 A1 00 A8 */	stb r5, 0xa8(r1)
/* 80411660 0040D300  38 A0 00 40 */	li r5, 0x40
/* 80411664 0040D304  9B E1 00 AC */	stb r31, 0xac(r1)
/* 80411668 0040D308  90 07 00 00 */	stw r0, 0(r7)
/* 8041166C 0040D30C  90 C1 00 B0 */	stw r6, 0xb0(r1)
/* 80411670 0040D310  4B FF EE 39 */	bl "TRKAppendBuffer"
/* 80411674 0040D314  7C 7F 1B 78 */	mr r31, r3
lbl_80411678:
/* 80411678 0040D318  2C 1F 00 00 */	cmpwi r31, 0
/* 8041167C 0040D31C  41 82 00 B0 */	beq lbl_8041172C
/* 80411680 0040D320  38 1F F9 00 */	addi r0, r31, -1792
/* 80411684 0040D324  28 00 00 06 */	cmplwi r0, 6
/* 80411688 0040D328  41 81 00 44 */	bgt lbl_804116CC
/* 8041168C 0040D32C  3C 60 80 49 */	lis r3, lbl_80488030@ha
/* 80411690 0040D330  54 00 10 3A */	slwi r0, r0, 2
/* 80411694 0040D334  38 63 80 30 */	addi r3, r3, lbl_80488030@l
/* 80411698 0040D338  7C 03 00 2E */	lwzx r0, r3, r0
/* 8041169C 0040D33C  7C 09 03 A6 */	mtctr r0
/* 804116A0 0040D340  4E 80 04 20 */	bctr 
/* 804116A4 0040D344  3B E0 00 15 */	li r31, 0x15
/* 804116A8 0040D348  48 00 00 28 */	b lbl_804116D0
/* 804116AC 0040D34C  3B E0 00 13 */	li r31, 0x13
/* 804116B0 0040D350  48 00 00 20 */	b lbl_804116D0
/* 804116B4 0040D354  3B E0 00 21 */	li r31, 0x21
/* 804116B8 0040D358  48 00 00 18 */	b lbl_804116D0
/* 804116BC 0040D35C  3B E0 00 22 */	li r31, 0x22
/* 804116C0 0040D360  48 00 00 10 */	b lbl_804116D0
/* 804116C4 0040D364  3B E0 00 20 */	li r31, 0x20
/* 804116C8 0040D368  48 00 00 08 */	b lbl_804116D0
lbl_804116CC:
/* 804116CC 0040D36C  3B E0 00 03 */	li r31, 3
lbl_804116D0:
/* 804116D0 0040D370  38 61 00 24 */	addi r3, r1, 0x24
/* 804116D4 0040D374  38 80 00 00 */	li r4, 0
/* 804116D8 0040D378  38 A0 00 40 */	li r5, 0x40
/* 804116DC 0040D37C  4B BF 2D 91 */	bl "TRK_memset"
/* 804116E0 0040D380  3C 60 80 5D */	lis r3, "g_CurrentSequence"@ha
/* 804116E4 0040D384  38 00 00 80 */	li r0, 0x80
/* 804116E8 0040D388  39 03 3A A8 */	addi r8, r3, "g_CurrentSequence"@l
/* 804116EC 0040D38C  38 A0 00 40 */	li r5, 0x40
/* 804116F0 0040D390  80 E8 00 00 */	lwz r7, 0(r8)
/* 804116F4 0040D394  38 61 00 24 */	addi r3, r1, 0x24
/* 804116F8 0040D398  98 01 00 28 */	stb r0, 0x28(r1)
/* 804116FC 0040D39C  38 80 00 40 */	li r4, 0x40
/* 80411700 0040D3A0  38 C7 00 01 */	addi r6, r7, 1
/* 80411704 0040D3A4  90 E1 00 30 */	stw r7, 0x30(r1)
/* 80411708 0040D3A8  38 06 00 01 */	addi r0, r6, 1
/* 8041170C 0040D3AC  90 C8 00 00 */	stw r6, 0(r8)
/* 80411710 0040D3B0  90 A1 00 24 */	stw r5, 0x24(r1)
/* 80411714 0040D3B4  9B E1 00 2C */	stb r31, 0x2c(r1)
/* 80411718 0040D3B8  90 08 00 00 */	stw r0, 0(r8)
/* 8041171C 0040D3BC  90 C1 00 30 */	stw r6, 0x30(r1)
/* 80411720 0040D3C0  48 00 31 2D */	bl "TRKWriteUARTN"
/* 80411724 0040D3C4  38 60 00 00 */	li r3, 0
/* 80411728 0040D3C8  48 00 00 0C */	b lbl_80411734
lbl_8041172C:
/* 8041172C 0040D3CC  7F A3 EB 78 */	mr r3, r29
/* 80411730 0040D3D0  4B FF E7 F1 */	bl "TRKMessageSend"
lbl_80411734:
/* 80411734 0040D3D4  81 41 00 00 */	lwz r10, 0(r1)
/* 80411738 0040D3D8  80 0A 00 04 */	lwz r0, 4(r10)
/* 8041173C 0040D3DC  83 EA FF FC */	lwz r31, -4(r10)
/* 80411740 0040D3E0  83 CA FF F8 */	lwz r30, -8(r10)
/* 80411744 0040D3E4  83 AA FF F4 */	lwz r29, -0xc(r10)
/* 80411748 0040D3E8  7C 08 03 A6 */	mtlr r0
/* 8041174C 0040D3EC  7D 41 53 78 */	mr r1, r10
/* 80411750 0040D3F0  4E 80 00 20 */	blr 

.global "TRKDoReadMemory"
"TRKDoReadMemory":
/* 80411754 0040D3F4  54 2B 06 FE */	clrlwi r11, r1, 0x1b
/* 80411758 0040D3F8  7C 2C 0B 78 */	mr r12, r1
/* 8041175C 0040D3FC  21 6B F6 C0 */	subfic r11, r11, -2368
/* 80411760 0040D400  7C 21 59 6E */	stwux r1, r1, r11
/* 80411764 0040D404  7C 08 02 A6 */	mflr r0
/* 80411768 0040D408  90 0C 00 04 */	stw r0, 4(r12)
/* 8041176C 0040D40C  93 EC FF FC */	stw r31, -4(r12)
/* 80411770 0040D410  7C 7F 1B 78 */	mr r31, r3
/* 80411774 0040D414  93 CC FF F8 */	stw r30, -8(r12)
/* 80411778 0040D418  93 AC FF F4 */	stw r29, -0xc(r12)
/* 8041177C 0040D41C  93 8C FF F0 */	stw r28, -0x10(r12)
/* 80411780 0040D420  8B C3 00 18 */	lbz r30, 0x18(r3)
/* 80411784 0040D424  83 83 00 20 */	lwz r28, 0x20(r3)
/* 80411788 0040D428  57 C0 07 BD */	rlwinm. r0, r30, 0, 0x1e, 0x1e
/* 8041178C 0040D42C  A0 63 00 1C */	lhz r3, 0x1c(r3)
/* 80411790 0040D430  41 82 00 64 */	beq lbl_804117F4
/* 80411794 0040D434  38 61 00 64 */	addi r3, r1, 0x64
/* 80411798 0040D438  38 80 00 00 */	li r4, 0
/* 8041179C 0040D43C  38 A0 00 40 */	li r5, 0x40
/* 804117A0 0040D440  4B BF 2C CD */	bl "TRK_memset"
/* 804117A4 0040D444  3C 60 80 5D */	lis r3, "g_CurrentSequence"@ha
/* 804117A8 0040D448  38 00 00 80 */	li r0, 0x80
/* 804117AC 0040D44C  39 23 3A A8 */	addi r9, r3, "g_CurrentSequence"@l
/* 804117B0 0040D450  38 C0 00 40 */	li r6, 0x40
/* 804117B4 0040D454  81 09 00 00 */	lwz r8, 0(r9)
/* 804117B8 0040D458  38 A0 00 12 */	li r5, 0x12
/* 804117BC 0040D45C  98 01 00 68 */	stb r0, 0x68(r1)
/* 804117C0 0040D460  38 61 00 64 */	addi r3, r1, 0x64
/* 804117C4 0040D464  38 E8 00 01 */	addi r7, r8, 1
/* 804117C8 0040D468  38 80 00 40 */	li r4, 0x40
/* 804117CC 0040D46C  91 01 00 70 */	stw r8, 0x70(r1)
/* 804117D0 0040D470  38 07 00 01 */	addi r0, r7, 1
/* 804117D4 0040D474  90 E9 00 00 */	stw r7, 0(r9)
/* 804117D8 0040D478  90 C1 00 64 */	stw r6, 0x64(r1)
/* 804117DC 0040D47C  98 A1 00 6C */	stb r5, 0x6c(r1)
/* 804117E0 0040D480  90 09 00 00 */	stw r0, 0(r9)
/* 804117E4 0040D484  90 E1 00 70 */	stw r7, 0x70(r1)
/* 804117E8 0040D488  48 00 30 65 */	bl "TRKWriteUARTN"
/* 804117EC 0040D48C  38 60 00 00 */	li r3, 0
/* 804117F0 0040D490  48 00 01 88 */	b lbl_80411978
lbl_804117F4:
/* 804117F4 0040D494  57 C0 EF FE */	rlwinm r0, r30, 0x1d, 0x1f, 0x1f
/* 804117F8 0040D498  90 61 00 20 */	stw r3, 0x20(r1)
/* 804117FC 0040D49C  7F 84 E3 78 */	mr r4, r28
/* 80411800 0040D4A0  38 61 01 00 */	addi r3, r1, 0x100
/* 80411804 0040D4A4  38 A1 00 20 */	addi r5, r1, 0x20
/* 80411808 0040D4A8  68 06 00 01 */	xori r6, r0, 1
/* 8041180C 0040D4AC  38 E0 00 01 */	li r7, 1
/* 80411810 0040D4B0  48 00 22 6D */	bl "TRKTargetAccessMemory"
/* 80411814 0040D4B4  7C 60 1B 78 */	mr r0, r3
/* 80411818 0040D4B8  7F E3 FB 78 */	mr r3, r31
/* 8041181C 0040D4BC  7C 1D 03 78 */	mr r29, r0
/* 80411820 0040D4C0  38 80 00 00 */	li r4, 0
/* 80411824 0040D4C4  4B FF ED 59 */	bl "TRKResetBuffer"
/* 80411828 0040D4C8  2C 1D 00 00 */	cmpwi r29, 0
/* 8041182C 0040D4CC  40 82 00 90 */	bne lbl_804118BC
/* 80411830 0040D4D0  38 61 00 A4 */	addi r3, r1, 0xa4
/* 80411834 0040D4D4  38 80 00 00 */	li r4, 0
/* 80411838 0040D4D8  38 A0 00 40 */	li r5, 0x40
/* 8041183C 0040D4DC  4B BF 2C 31 */	bl "TRK_memset"
/* 80411840 0040D4E0  3C 60 80 5D */	lis r3, "g_CurrentSequence"@ha
/* 80411844 0040D4E4  80 81 00 20 */	lwz r4, 0x20(r1)
/* 80411848 0040D4E8  38 E3 3A A8 */	addi r7, r3, "g_CurrentSequence"@l
/* 8041184C 0040D4EC  39 00 00 80 */	li r8, 0x80
/* 80411850 0040D4F0  80 C7 00 00 */	lwz r6, 0(r7)
/* 80411854 0040D4F4  38 04 00 40 */	addi r0, r4, 0x40
/* 80411858 0040D4F8  90 01 00 A4 */	stw r0, 0xa4(r1)
/* 8041185C 0040D4FC  7F E3 FB 78 */	mr r3, r31
/* 80411860 0040D500  38 06 00 01 */	addi r0, r6, 1
/* 80411864 0040D504  38 81 00 A4 */	addi r4, r1, 0xa4
/* 80411868 0040D508  9B A1 00 AC */	stb r29, 0xac(r1)
/* 8041186C 0040D50C  38 A0 00 40 */	li r5, 0x40
/* 80411870 0040D510  99 01 00 A8 */	stb r8, 0xa8(r1)
/* 80411874 0040D514  90 07 00 00 */	stw r0, 0(r7)
/* 80411878 0040D518  90 C1 00 B0 */	stw r6, 0xb0(r1)
/* 8041187C 0040D51C  4B FF EC 2D */	bl "TRKAppendBuffer"
/* 80411880 0040D520  57 C0 06 73 */	rlwinm. r0, r30, 0, 0x19, 0x19
/* 80411884 0040D524  41 82 00 24 */	beq lbl_804118A8
/* 80411888 0040D528  57 80 06 FE */	clrlwi r0, r28, 0x1b
/* 8041188C 0040D52C  38 81 01 00 */	addi r4, r1, 0x100
/* 80411890 0040D530  80 A1 00 20 */	lwz r5, 0x20(r1)
/* 80411894 0040D534  7F E3 FB 78 */	mr r3, r31
/* 80411898 0040D538  7C 84 02 14 */	add r4, r4, r0
/* 8041189C 0040D53C  4B FF EC 0D */	bl "TRKAppendBuffer"
/* 804118A0 0040D540  7C 7D 1B 78 */	mr r29, r3
/* 804118A4 0040D544  48 00 00 18 */	b lbl_804118BC
lbl_804118A8:
/* 804118A8 0040D548  80 A1 00 20 */	lwz r5, 0x20(r1)
/* 804118AC 0040D54C  7F E3 FB 78 */	mr r3, r31
/* 804118B0 0040D550  38 81 01 00 */	addi r4, r1, 0x100
/* 804118B4 0040D554  4B FF EB F5 */	bl "TRKAppendBuffer"
/* 804118B8 0040D558  7C 7D 1B 78 */	mr r29, r3
lbl_804118BC:
/* 804118BC 0040D55C  2C 1D 00 00 */	cmpwi r29, 0
/* 804118C0 0040D560  41 82 00 B0 */	beq lbl_80411970
/* 804118C4 0040D564  38 1D F9 00 */	addi r0, r29, -1792
/* 804118C8 0040D568  28 00 00 06 */	cmplwi r0, 6
/* 804118CC 0040D56C  41 81 00 44 */	bgt lbl_80411910
/* 804118D0 0040D570  3C 60 80 49 */	lis r3, lbl_8048804C@ha
/* 804118D4 0040D574  54 00 10 3A */	slwi r0, r0, 2
/* 804118D8 0040D578  38 63 80 4C */	addi r3, r3, lbl_8048804C@l
/* 804118DC 0040D57C  7C 03 00 2E */	lwzx r0, r3, r0
/* 804118E0 0040D580  7C 09 03 A6 */	mtctr r0
/* 804118E4 0040D584  4E 80 04 20 */	bctr 
/* 804118E8 0040D588  3B A0 00 15 */	li r29, 0x15
/* 804118EC 0040D58C  48 00 00 28 */	b lbl_80411914
/* 804118F0 0040D590  3B A0 00 13 */	li r29, 0x13
/* 804118F4 0040D594  48 00 00 20 */	b lbl_80411914
/* 804118F8 0040D598  3B A0 00 21 */	li r29, 0x21
/* 804118FC 0040D59C  48 00 00 18 */	b lbl_80411914
/* 80411900 0040D5A0  3B A0 00 22 */	li r29, 0x22
/* 80411904 0040D5A4  48 00 00 10 */	b lbl_80411914
/* 80411908 0040D5A8  3B A0 00 20 */	li r29, 0x20
/* 8041190C 0040D5AC  48 00 00 08 */	b lbl_80411914
lbl_80411910:
/* 80411910 0040D5B0  3B A0 00 03 */	li r29, 3
lbl_80411914:
/* 80411914 0040D5B4  38 61 00 24 */	addi r3, r1, 0x24
/* 80411918 0040D5B8  38 80 00 00 */	li r4, 0
/* 8041191C 0040D5BC  38 A0 00 40 */	li r5, 0x40
/* 80411920 0040D5C0  4B BF 2B 4D */	bl "TRK_memset"
/* 80411924 0040D5C4  3C 60 80 5D */	lis r3, "g_CurrentSequence"@ha
/* 80411928 0040D5C8  38 00 00 80 */	li r0, 0x80
/* 8041192C 0040D5CC  39 03 3A A8 */	addi r8, r3, "g_CurrentSequence"@l
/* 80411930 0040D5D0  38 A0 00 40 */	li r5, 0x40
/* 80411934 0040D5D4  80 E8 00 00 */	lwz r7, 0(r8)
/* 80411938 0040D5D8  38 61 00 24 */	addi r3, r1, 0x24
/* 8041193C 0040D5DC  98 01 00 28 */	stb r0, 0x28(r1)
/* 80411940 0040D5E0  38 80 00 40 */	li r4, 0x40
/* 80411944 0040D5E4  38 C7 00 01 */	addi r6, r7, 1
/* 80411948 0040D5E8  90 E1 00 30 */	stw r7, 0x30(r1)
/* 8041194C 0040D5EC  38 06 00 01 */	addi r0, r6, 1
/* 80411950 0040D5F0  90 C8 00 00 */	stw r6, 0(r8)
/* 80411954 0040D5F4  90 A1 00 24 */	stw r5, 0x24(r1)
/* 80411958 0040D5F8  9B A1 00 2C */	stb r29, 0x2c(r1)
/* 8041195C 0040D5FC  90 08 00 00 */	stw r0, 0(r8)
/* 80411960 0040D600  90 C1 00 30 */	stw r6, 0x30(r1)
/* 80411964 0040D604  48 00 2E E9 */	bl "TRKWriteUARTN"
/* 80411968 0040D608  38 60 00 00 */	li r3, 0
/* 8041196C 0040D60C  48 00 00 0C */	b lbl_80411978
lbl_80411970:
/* 80411970 0040D610  7F E3 FB 78 */	mr r3, r31
/* 80411974 0040D614  4B FF E5 AD */	bl "TRKMessageSend"
lbl_80411978:
/* 80411978 0040D618  81 41 00 00 */	lwz r10, 0(r1)
/* 8041197C 0040D61C  80 0A 00 04 */	lwz r0, 4(r10)
/* 80411980 0040D620  83 EA FF FC */	lwz r31, -4(r10)
/* 80411984 0040D624  83 CA FF F8 */	lwz r30, -8(r10)
/* 80411988 0040D628  83 AA FF F4 */	lwz r29, -0xc(r10)
/* 8041198C 0040D62C  83 8A FF F0 */	lwz r28, -0x10(r10)
/* 80411990 0040D630  7C 08 03 A6 */	mtlr r0
/* 80411994 0040D634  7D 41 53 78 */	mr r1, r10
/* 80411998 0040D638  4E 80 00 20 */	blr 

.global "TRKDoSupportMask"
"TRKDoSupportMask":
/* 8041199C 0040D63C  38 60 00 00 */	li r3, 0
/* 804119A0 0040D640  4E 80 00 20 */	blr 

.global "TRKDoVersions"
"TRKDoVersions":
/* 804119A4 0040D644  38 60 00 00 */	li r3, 0
/* 804119A8 0040D648  4E 80 00 20 */	blr 

.global "TRKDoOverride"
"TRKDoOverride":
/* 804119AC 0040D64C  94 21 FF B0 */	stwu r1, -0x50(r1)
/* 804119B0 0040D650  7C 08 02 A6 */	mflr r0
/* 804119B4 0040D654  38 80 00 00 */	li r4, 0
/* 804119B8 0040D658  38 A0 00 40 */	li r5, 0x40
/* 804119BC 0040D65C  90 01 00 54 */	stw r0, 0x54(r1)
/* 804119C0 0040D660  38 61 00 08 */	addi r3, r1, 8
/* 804119C4 0040D664  4B BF 2A A9 */	bl "TRK_memset"
/* 804119C8 0040D668  3C 60 80 5D */	lis r3, "g_CurrentSequence"@ha
/* 804119CC 0040D66C  38 00 00 80 */	li r0, 0x80
/* 804119D0 0040D670  39 23 3A A8 */	addi r9, r3, "g_CurrentSequence"@l
/* 804119D4 0040D674  38 C0 00 40 */	li r6, 0x40
/* 804119D8 0040D678  81 09 00 00 */	lwz r8, 0(r9)
/* 804119DC 0040D67C  38 A0 00 00 */	li r5, 0
/* 804119E0 0040D680  98 01 00 0C */	stb r0, 0xc(r1)
/* 804119E4 0040D684  38 61 00 08 */	addi r3, r1, 8
/* 804119E8 0040D688  38 E8 00 01 */	addi r7, r8, 1
/* 804119EC 0040D68C  38 80 00 40 */	li r4, 0x40
/* 804119F0 0040D690  91 01 00 14 */	stw r8, 0x14(r1)
/* 804119F4 0040D694  38 07 00 01 */	addi r0, r7, 1
/* 804119F8 0040D698  90 E9 00 00 */	stw r7, 0(r9)
/* 804119FC 0040D69C  90 C1 00 08 */	stw r6, 8(r1)
/* 80411A00 0040D6A0  98 A1 00 10 */	stb r5, 0x10(r1)
/* 80411A04 0040D6A4  90 09 00 00 */	stw r0, 0(r9)
/* 80411A08 0040D6A8  90 E1 00 14 */	stw r7, 0x14(r1)
/* 80411A0C 0040D6AC  48 00 2E 41 */	bl "TRKWriteUARTN"
/* 80411A10 0040D6B0  48 00 2A E1 */	bl "__TRK_copy_vectors"
/* 80411A14 0040D6B4  80 01 00 54 */	lwz r0, 0x54(r1)
/* 80411A18 0040D6B8  38 60 00 00 */	li r3, 0
/* 80411A1C 0040D6BC  7C 08 03 A6 */	mtlr r0
/* 80411A20 0040D6C0  38 21 00 50 */	addi r1, r1, 0x50
/* 80411A24 0040D6C4  4E 80 00 20 */	blr 

.global "TRKDoReset"
"TRKDoReset":
/* 80411A28 0040D6C8  94 21 FF B0 */	stwu r1, -0x50(r1)
/* 80411A2C 0040D6CC  7C 08 02 A6 */	mflr r0
/* 80411A30 0040D6D0  38 80 00 00 */	li r4, 0
/* 80411A34 0040D6D4  38 A0 00 40 */	li r5, 0x40
/* 80411A38 0040D6D8  90 01 00 54 */	stw r0, 0x54(r1)
/* 80411A3C 0040D6DC  38 61 00 08 */	addi r3, r1, 8
/* 80411A40 0040D6E0  4B BF 2A 2D */	bl "TRK_memset"
/* 80411A44 0040D6E4  3C 60 80 5D */	lis r3, "g_CurrentSequence"@ha
/* 80411A48 0040D6E8  38 00 00 80 */	li r0, 0x80
/* 80411A4C 0040D6EC  39 23 3A A8 */	addi r9, r3, "g_CurrentSequence"@l
/* 80411A50 0040D6F0  38 C0 00 40 */	li r6, 0x40
/* 80411A54 0040D6F4  81 09 00 00 */	lwz r8, 0(r9)
/* 80411A58 0040D6F8  38 A0 00 00 */	li r5, 0
/* 80411A5C 0040D6FC  98 01 00 0C */	stb r0, 0xc(r1)
/* 80411A60 0040D700  38 61 00 08 */	addi r3, r1, 8
/* 80411A64 0040D704  38 E8 00 01 */	addi r7, r8, 1
/* 80411A68 0040D708  38 80 00 40 */	li r4, 0x40
/* 80411A6C 0040D70C  91 01 00 14 */	stw r8, 0x14(r1)
/* 80411A70 0040D710  38 07 00 01 */	addi r0, r7, 1
/* 80411A74 0040D714  90 E9 00 00 */	stw r7, 0(r9)
/* 80411A78 0040D718  90 C1 00 08 */	stw r6, 8(r1)
/* 80411A7C 0040D71C  98 A1 00 10 */	stb r5, 0x10(r1)
/* 80411A80 0040D720  90 09 00 00 */	stw r0, 0(r9)
/* 80411A84 0040D724  90 E1 00 14 */	stw r7, 0x14(r1)
/* 80411A88 0040D728  48 00 2D C5 */	bl "TRKWriteUARTN"
/* 80411A8C 0040D72C  4B BF 49 69 */	bl "__TRK_reset"
/* 80411A90 0040D730  80 01 00 54 */	lwz r0, 0x54(r1)
/* 80411A94 0040D734  38 60 00 00 */	li r3, 0
/* 80411A98 0040D738  7C 08 03 A6 */	mtlr r0
/* 80411A9C 0040D73C  38 21 00 50 */	addi r1, r1, 0x50
/* 80411AA0 0040D740  4E 80 00 20 */	blr 

.global "TRKDoDisconnect"
"TRKDoDisconnect":
/* 80411AA4 0040D744  94 21 FF A0 */	stwu r1, -0x60(r1)
/* 80411AA8 0040D748  7C 08 02 A6 */	mflr r0
/* 80411AAC 0040D74C  3C 60 80 5D */	lis r3, "IsTRKConnected"@ha
/* 80411AB0 0040D750  38 A0 00 40 */	li r5, 0x40
/* 80411AB4 0040D754  90 01 00 64 */	stw r0, 0x64(r1)
/* 80411AB8 0040D758  38 83 3A AC */	addi r4, r3, "IsTRKConnected"@l
/* 80411ABC 0040D75C  38 00 00 00 */	li r0, 0
/* 80411AC0 0040D760  38 61 00 14 */	addi r3, r1, 0x14
/* 80411AC4 0040D764  90 04 00 00 */	stw r0, 0(r4)
/* 80411AC8 0040D768  38 80 00 00 */	li r4, 0
/* 80411ACC 0040D76C  4B BF 29 A1 */	bl "TRK_memset"
/* 80411AD0 0040D770  3C 60 80 5D */	lis r3, "g_CurrentSequence"@ha
/* 80411AD4 0040D774  38 00 00 80 */	li r0, 0x80
/* 80411AD8 0040D778  39 23 3A A8 */	addi r9, r3, "g_CurrentSequence"@l
/* 80411ADC 0040D77C  38 C0 00 40 */	li r6, 0x40
/* 80411AE0 0040D780  81 09 00 00 */	lwz r8, 0(r9)
/* 80411AE4 0040D784  38 A0 00 00 */	li r5, 0
/* 80411AE8 0040D788  98 01 00 18 */	stb r0, 0x18(r1)
/* 80411AEC 0040D78C  38 61 00 14 */	addi r3, r1, 0x14
/* 80411AF0 0040D790  38 E8 00 01 */	addi r7, r8, 1
/* 80411AF4 0040D794  38 80 00 40 */	li r4, 0x40
/* 80411AF8 0040D798  91 01 00 20 */	stw r8, 0x20(r1)
/* 80411AFC 0040D79C  38 07 00 01 */	addi r0, r7, 1
/* 80411B00 0040D7A0  90 E9 00 00 */	stw r7, 0(r9)
/* 80411B04 0040D7A4  90 C1 00 14 */	stw r6, 0x14(r1)
/* 80411B08 0040D7A8  98 A1 00 1C */	stb r5, 0x1c(r1)
/* 80411B0C 0040D7AC  90 09 00 00 */	stw r0, 0(r9)
/* 80411B10 0040D7B0  90 E1 00 20 */	stw r7, 0x20(r1)
/* 80411B14 0040D7B4  48 00 2D 39 */	bl "TRKWriteUARTN"
/* 80411B18 0040D7B8  38 61 00 08 */	addi r3, r1, 8
/* 80411B1C 0040D7BC  38 80 00 01 */	li r4, 1
/* 80411B20 0040D7C0  4B FF E0 79 */	bl "TRKConstructEvent"
/* 80411B24 0040D7C4  38 61 00 08 */	addi r3, r1, 8
/* 80411B28 0040D7C8  4B FF E0 89 */	bl "TRKPostEvent"
/* 80411B2C 0040D7CC  80 01 00 64 */	lwz r0, 0x64(r1)
/* 80411B30 0040D7D0  38 60 00 00 */	li r3, 0
/* 80411B34 0040D7D4  7C 08 03 A6 */	mtlr r0
/* 80411B38 0040D7D8  38 21 00 60 */	addi r1, r1, 0x60
/* 80411B3C 0040D7DC  4E 80 00 20 */	blr 

.global "TRKDoConnect"
"TRKDoConnect":
/* 80411B40 0040D7E0  94 21 FF B0 */	stwu r1, -0x50(r1)
/* 80411B44 0040D7E4  7C 08 02 A6 */	mflr r0
/* 80411B48 0040D7E8  3C 60 80 5D */	lis r3, "IsTRKConnected"@ha
/* 80411B4C 0040D7EC  38 A0 00 40 */	li r5, 0x40
/* 80411B50 0040D7F0  90 01 00 54 */	stw r0, 0x54(r1)
/* 80411B54 0040D7F4  38 83 3A AC */	addi r4, r3, "IsTRKConnected"@l
/* 80411B58 0040D7F8  38 00 00 01 */	li r0, 1
/* 80411B5C 0040D7FC  38 61 00 08 */	addi r3, r1, 8
/* 80411B60 0040D800  90 04 00 00 */	stw r0, 0(r4)
/* 80411B64 0040D804  38 80 00 00 */	li r4, 0
/* 80411B68 0040D808  4B BF 29 05 */	bl "TRK_memset"
/* 80411B6C 0040D80C  3C 60 80 5D */	lis r3, "g_CurrentSequence"@ha
/* 80411B70 0040D810  38 00 00 80 */	li r0, 0x80
/* 80411B74 0040D814  39 23 3A A8 */	addi r9, r3, "g_CurrentSequence"@l
/* 80411B78 0040D818  38 C0 00 40 */	li r6, 0x40
/* 80411B7C 0040D81C  81 09 00 00 */	lwz r8, 0(r9)
/* 80411B80 0040D820  38 A0 00 00 */	li r5, 0
/* 80411B84 0040D824  98 01 00 0C */	stb r0, 0xc(r1)
/* 80411B88 0040D828  38 61 00 08 */	addi r3, r1, 8
/* 80411B8C 0040D82C  38 E8 00 01 */	addi r7, r8, 1
/* 80411B90 0040D830  38 80 00 40 */	li r4, 0x40
/* 80411B94 0040D834  91 01 00 14 */	stw r8, 0x14(r1)
/* 80411B98 0040D838  38 07 00 01 */	addi r0, r7, 1
/* 80411B9C 0040D83C  90 E9 00 00 */	stw r7, 0(r9)
/* 80411BA0 0040D840  90 C1 00 08 */	stw r6, 8(r1)
/* 80411BA4 0040D844  98 A1 00 10 */	stb r5, 0x10(r1)
/* 80411BA8 0040D848  90 09 00 00 */	stw r0, 0(r9)
/* 80411BAC 0040D84C  90 E1 00 14 */	stw r7, 0x14(r1)
/* 80411BB0 0040D850  48 00 2C 9D */	bl "TRKWriteUARTN"
/* 80411BB4 0040D854  80 01 00 54 */	lwz r0, 0x54(r1)
/* 80411BB8 0040D858  38 60 00 00 */	li r3, 0
/* 80411BBC 0040D85C  7C 08 03 A6 */	mtlr r0
/* 80411BC0 0040D860  38 21 00 50 */	addi r1, r1, 0x50
/* 80411BC4 0040D864  4E 80 00 20 */	blr 

.global "SetTRKConnected"
"SetTRKConnected":
/* 80411BC8 0040D868  3C 80 80 5D */	lis r4, "IsTRKConnected"@ha
/* 80411BCC 0040D86C  90 64 3A AC */	stw r3, "IsTRKConnected"@l(r4)
/* 80411BD0 0040D870  4E 80 00 20 */	blr 

.global "GetTRKConnected"
"GetTRKConnected":
/* 80411BD4 0040D874  3C 60 80 5D */	lis r3, "IsTRKConnected"@ha
/* 80411BD8 0040D878  38 63 3A AC */	addi r3, r3, "IsTRKConnected"@l
/* 80411BDC 0040D87C  80 63 00 00 */	lwz r3, 0(r3)
/* 80411BE0 0040D880  4E 80 00 20 */	blr 

.section .rodata, "a"  # 0x80418C80 - 0x80420060
.global lbl_8041FDF8
lbl_8041FDF8:
	.incbin "baserom.dol", 0x41BEF8, 0x38

.section .data, "wa"  # 0x80420060 - 0x80488160
.global lbl_80488030
lbl_80488030:
	.incbin "baserom.dol", 0x484130, 0x1C
.global lbl_8048804C
lbl_8048804C:
	.incbin "baserom.dol", 0x48414C, 0x1C

.section .bss, "wa"  # 0x80488180 - 0x805DC448
.global "g_CurrentSequence"
"g_CurrentSequence":
	.skip 0x4
.global "IsTRKConnected"
"IsTRKConnected":
	.skip 0x4
