{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1759771449427 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1759771449428 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct  6 14:24:09 2025 " "Processing started: Mon Oct  6 14:24:09 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1759771449428 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759771449428 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off terasic_de0nano_propio_pl -c terasic_de0nano_propio_pl " "Command: quartus_map --read_settings_files=on --write_settings_files=off terasic_de0nano_propio_pl -c terasic_de0nano_propio_pl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759771449429 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1759771449633 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1759771449634 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "syn_keep VexRiscv.v(509) " "Verilog HDL Attribute warning at VexRiscv.v(509): overriding existing value for attribute \"syn_keep\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759771456998 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "syn_keep VexRiscv.v(511) " "Verilog HDL Attribute warning at VexRiscv.v(511): overriding existing value for attribute \"syn_keep\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759771456998 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "syn_keep VexRiscv.v(582) " "Verilog HDL Attribute warning at VexRiscv.v(582): overriding existing value for attribute \"syn_keep\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 582 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759771456999 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "no_rw_check ../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(1323) " "Unrecognized synthesis attribute \"no_rw_check\" at ../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(1323)" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1323 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759771457003 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(1323) " "Unrecognized synthesis attribute \"ram_style\" at ../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(1323)" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1323 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759771457004 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "no_rw_check ../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(5381) " "Unrecognized synthesis attribute \"no_rw_check\" at ../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(5381)" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5381 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759771457011 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(5381) " "Unrecognized synthesis attribute \"ram_style\" at ../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(5381)" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5381 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759771457011 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "no_rw_check ../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(5382) " "Unrecognized synthesis attribute \"no_rw_check\" at ../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(5382)" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5382 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759771457011 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(5382) " "Unrecognized synthesis attribute \"ram_style\" at ../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(5382)" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5382 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759771457011 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "no_rw_check ../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(5383) " "Unrecognized synthesis attribute \"no_rw_check\" at ../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(5383)" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5383 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759771457012 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(5383) " "Unrecognized synthesis attribute \"ram_style\" at ../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(5383)" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5383 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759771457012 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "no_rw_check ../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(5384) " "Unrecognized synthesis attribute \"no_rw_check\" at ../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(5384)" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5384 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759771457012 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(5384) " "Unrecognized synthesis attribute \"ram_style\" at ../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(5384)" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5384 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759771457012 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "no_rw_check ../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(5385) " "Unrecognized synthesis attribute \"no_rw_check\" at ../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(5385)" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5385 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759771457012 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(5385) " "Unrecognized synthesis attribute \"ram_style\" at ../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(5385)" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5385 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759771457012 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "syn_keep VexRiscv.v(6071) " "Verilog HDL Attribute warning at VexRiscv.v(6071): overriding existing value for attribute \"syn_keep\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 6071 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759771457013 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "syn_keep VexRiscv.v(6086) " "Verilog HDL Attribute warning at VexRiscv.v(6086): overriding existing value for attribute \"syn_keep\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 6086 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759771457013 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "no_rw_check ../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(6127) " "Unrecognized synthesis attribute \"no_rw_check\" at ../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(6127)" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 6127 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759771457013 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(6127) " "Unrecognized synthesis attribute \"ram_style\" at ../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(6127)" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 6127 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759771457013 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "no_rw_check ../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(6128) " "Unrecognized synthesis attribute \"no_rw_check\" at ../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(6128)" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 6128 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759771457013 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(6128) " "Unrecognized synthesis attribute \"ram_style\" at ../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(6128)" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 6128 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759771457013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v 3 3 " "Found 3 design units, including 3 entities, in source file /home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" { { "Info" "ISGN_ENTITY_NAME" "1 VexRiscv " "Found entity 1: VexRiscv" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759771457016 ""} { "Info" "ISGN_ENTITY_NAME" "2 DataCache " "Found entity 2: DataCache" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5167 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759771457016 ""} { "Info" "ISGN_ENTITY_NAME" "3 InstructionCache " "Found entity 3: InstructionCache" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 6021 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759771457016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759771457016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "terasic_de0nano_propio_pl.v 1 1 " "Found 1 design units, including 1 entities, in source file terasic_de0nano_propio_pl.v" { { "Info" "ISGN_ENTITY_NAME" "1 terasic_de0nano_propio_pl " "Found entity 1: terasic_de0nano_propio_pl" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759771457036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759771457036 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "terasic_de0nano_propio_pl.v(2285) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(2285): conditional expression evaluates to a constant" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 2285 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1759771457062 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "terasic_de0nano_propio_pl.v(2401) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(2401): conditional expression evaluates to a constant" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 2401 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1759771457063 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "terasic_de0nano_propio_pl.v(3201) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(3201): conditional expression evaluates to a constant" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 3201 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1759771457066 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "terasic_de0nano_propio_pl.v(3209) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(3209): conditional expression evaluates to a constant" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 3209 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1759771457066 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "terasic_de0nano_propio_pl.v(3212) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(3212): conditional expression evaluates to a constant" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 3212 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1759771457066 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "terasic_de0nano_propio_pl.v(3245) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(3245): conditional expression evaluates to a constant" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 3245 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1759771457066 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "terasic_de0nano_propio_pl.v(3253) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(3253): conditional expression evaluates to a constant" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 3253 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1759771457067 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "terasic_de0nano_propio_pl.v(3256) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(3256): conditional expression evaluates to a constant" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 3256 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1759771457067 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "terasic_de0nano_propio_pl.v(3388) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(3388): conditional expression evaluates to a constant" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 3388 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1759771457067 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "terasic_de0nano_propio_pl.v(3402) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(3402): conditional expression evaluates to a constant" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 3402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1759771457067 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "terasic_de0nano_propio_pl.v(3423) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(3423): conditional expression evaluates to a constant" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 3423 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1759771457068 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "terasic_de0nano_propio_pl.v(5196) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(5196): conditional expression evaluates to a constant" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 5196 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1759771457079 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "terasic_de0nano_propio_pl.v(5242) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(5242): conditional expression evaluates to a constant" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 5242 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1759771457083 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "terasic_de0nano_propio_pl.v(5288) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(5288): conditional expression evaluates to a constant" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 5288 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1759771457086 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "terasic_de0nano_propio_pl.v(5334) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(5334): conditional expression evaluates to a constant" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 5334 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1759771457088 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "terasic_de0nano_propio_pl.v(5484) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(5484): conditional expression evaluates to a constant" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 5484 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1759771457092 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "terasic_de0nano_propio_pl.v(5499) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(5499): conditional expression evaluates to a constant" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 5499 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1759771457093 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "terasic_de0nano_propio_pl " "Elaborating entity \"terasic_de0nano_propio_pl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1759771457177 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_csr_bankarray_csrbank0_ev_enable0_we terasic_de0nano_propio_pl.v(361) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(361): object \"builder_csr_bankarray_csrbank0_ev_enable0_we\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 361 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457203 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_csr_bankarray_csrbank0_ev_status_r terasic_de0nano_propio_pl.v(366) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(366): object \"builder_csr_bankarray_csrbank0_ev_status_r\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 366 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457204 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_csr_bankarray_csrbank1_bus_errors_r terasic_de0nano_propio_pl.v(371) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(371): object \"builder_csr_bankarray_csrbank1_bus_errors_r\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 371 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457204 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_csr_bankarray_csrbank1_reset0_we terasic_de0nano_propio_pl.v(378) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(378): object \"builder_csr_bankarray_csrbank1_reset0_we\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 378 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457204 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_csr_bankarray_csrbank1_scratch0_we terasic_de0nano_propio_pl.v(382) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(382): object \"builder_csr_bankarray_csrbank1_scratch0_we\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 382 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457204 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_csr_bankarray_csrbank2_out0_we terasic_de0nano_propio_pl.v(387) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(387): object \"builder_csr_bankarray_csrbank2_out0_we\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 387 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457204 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_csr_bankarray_csrbank3_dfii_control0_we terasic_de0nano_propio_pl.v(392) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(392): object \"builder_csr_bankarray_csrbank3_dfii_control0_we\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 392 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457204 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_csr_bankarray_csrbank3_dfii_pi0_address0_we terasic_de0nano_propio_pl.v(396) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(396): object \"builder_csr_bankarray_csrbank3_dfii_pi0_address0_we\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 396 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457204 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_csr_bankarray_csrbank3_dfii_pi0_baddress0_we terasic_de0nano_propio_pl.v(400) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(400): object \"builder_csr_bankarray_csrbank3_dfii_pi0_baddress0_we\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 400 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457204 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_csr_bankarray_csrbank3_dfii_pi0_command0_we terasic_de0nano_propio_pl.v(404) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(404): object \"builder_csr_bankarray_csrbank3_dfii_pi0_command0_we\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 404 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457204 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_csr_bankarray_csrbank3_dfii_pi0_rddata_r terasic_de0nano_propio_pl.v(405) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(405): object \"builder_csr_bankarray_csrbank3_dfii_pi0_rddata_r\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 405 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457204 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_we terasic_de0nano_propio_pl.v(412) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(412): object \"builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_we\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 412 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457204 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_csr_bankarray_csrbank4_clk_divider0_we terasic_de0nano_propio_pl.v(417) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(417): object \"builder_csr_bankarray_csrbank4_clk_divider0_we\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 417 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457204 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_csr_bankarray_csrbank4_control0_we terasic_de0nano_propio_pl.v(421) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(421): object \"builder_csr_bankarray_csrbank4_control0_we\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 421 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457204 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_csr_bankarray_csrbank4_cs0_we terasic_de0nano_propio_pl.v(425) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(425): object \"builder_csr_bankarray_csrbank4_cs0_we\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 425 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457204 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_csr_bankarray_csrbank4_loopback0_we terasic_de0nano_propio_pl.v(429) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(429): object \"builder_csr_bankarray_csrbank4_loopback0_we\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 429 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457204 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_csr_bankarray_csrbank4_miso_r terasic_de0nano_propio_pl.v(430) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(430): object \"builder_csr_bankarray_csrbank4_miso_r\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 430 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457204 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_csr_bankarray_csrbank4_mosi0_we terasic_de0nano_propio_pl.v(437) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(437): object \"builder_csr_bankarray_csrbank4_mosi0_we\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 437 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457204 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_csr_bankarray_csrbank4_status_r terasic_de0nano_propio_pl.v(439) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(439): object \"builder_csr_bankarray_csrbank4_status_r\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 439 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457204 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_csr_bankarray_csrbank5_en0_we terasic_de0nano_propio_pl.v(446) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(446): object \"builder_csr_bankarray_csrbank5_en0_we\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 446 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457204 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_csr_bankarray_csrbank5_ev_enable0_we terasic_de0nano_propio_pl.v(450) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(450): object \"builder_csr_bankarray_csrbank5_ev_enable0_we\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 450 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457204 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_csr_bankarray_csrbank5_ev_status_r terasic_de0nano_propio_pl.v(455) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(455): object \"builder_csr_bankarray_csrbank5_ev_status_r\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 455 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457204 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_csr_bankarray_csrbank5_load0_we terasic_de0nano_propio_pl.v(462) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(462): object \"builder_csr_bankarray_csrbank5_load0_we\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 462 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457204 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_csr_bankarray_csrbank5_reload0_we terasic_de0nano_propio_pl.v(466) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(466): object \"builder_csr_bankarray_csrbank5_reload0_we\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 466 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457204 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_csr_bankarray_csrbank5_update_value0_we terasic_de0nano_propio_pl.v(471) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(471): object \"builder_csr_bankarray_csrbank5_update_value0_we\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 471 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457204 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_csr_bankarray_csrbank5_value_r terasic_de0nano_propio_pl.v(472) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(472): object \"builder_csr_bankarray_csrbank5_value_r\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 472 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457204 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_csr_bankarray_csrbank6_ev_enable0_we terasic_de0nano_propio_pl.v(479) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(479): object \"builder_csr_bankarray_csrbank6_ev_enable0_we\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 479 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457205 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_csr_bankarray_csrbank6_ev_status_r terasic_de0nano_propio_pl.v(484) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(484): object \"builder_csr_bankarray_csrbank6_ev_status_r\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 484 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457205 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_csr_bankarray_csrbank6_rxempty_r terasic_de0nano_propio_pl.v(488) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(488): object \"builder_csr_bankarray_csrbank6_rxempty_r\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 488 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457205 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_csr_bankarray_csrbank6_rxfull_r terasic_de0nano_propio_pl.v(492) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(492): object \"builder_csr_bankarray_csrbank6_rxfull_r\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 492 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457205 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_csr_bankarray_csrbank6_txempty_r terasic_de0nano_propio_pl.v(497) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(497): object \"builder_csr_bankarray_csrbank6_txempty_r\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 497 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457205 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_csr_bankarray_csrbank6_txfull_r terasic_de0nano_propio_pl.v(501) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(501): object \"builder_csr_bankarray_csrbank6_txfull_r\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 501 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457205 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_csr_bankarray_sram_bus_dat_w terasic_de0nano_propio_pl.v(545) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(545): object \"builder_csr_bankarray_sram_bus_dat_w\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 545 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457205 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_csr_bankarray_sram_bus_re terasic_de0nano_propio_pl.v(546) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(546): object \"builder_csr_bankarray_sram_bus_re\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 546 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457205 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_csr_bankarray_sram_bus_we terasic_de0nano_propio_pl.v(547) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(547): object \"builder_csr_bankarray_sram_bus_we\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 547 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457205 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_interface0_bte terasic_de0nano_propio_pl.v(628) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(628): object \"builder_interface0_bte\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 628 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457205 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_interface0_cti terasic_de0nano_propio_pl.v(629) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(629): object \"builder_interface0_cti\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 629 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457205 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_roundrobin0_ce terasic_de0nano_propio_pl.v(675) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(675): object \"builder_roundrobin0_ce\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 675 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457205 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_roundrobin0_request terasic_de0nano_propio_pl.v(677) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(677): object \"builder_roundrobin0_request\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 677 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457205 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_roundrobin1_ce terasic_de0nano_propio_pl.v(678) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(678): object \"builder_roundrobin1_ce\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 678 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457205 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_roundrobin1_request terasic_de0nano_propio_pl.v(680) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(680): object \"builder_roundrobin1_request\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 680 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457205 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_roundrobin2_ce terasic_de0nano_propio_pl.v(681) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(681): object \"builder_roundrobin2_ce\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 681 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457205 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_roundrobin2_request terasic_de0nano_propio_pl.v(683) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(683): object \"builder_roundrobin2_request\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 683 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457205 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_roundrobin3_ce terasic_de0nano_propio_pl.v(684) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(684): object \"builder_roundrobin3_ce\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 684 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457206 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_roundrobin3_request terasic_de0nano_propio_pl.v(686) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(686): object \"builder_roundrobin3_request\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 686 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457206 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_basesoc_ram_bus_bte terasic_de0nano_propio_pl.v(722) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(722): object \"main_basesoc_basesoc_ram_bus_bte\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 722 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457206 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_basesoc_ram_bus_cti terasic_de0nano_propio_pl.v(723) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(723): object \"main_basesoc_basesoc_ram_bus_cti\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 723 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457206 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_basesoc_ram_bus_dat_w terasic_de0nano_propio_pl.v(726) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(726): object \"main_basesoc_basesoc_ram_bus_dat_w\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 726 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457206 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_basesoc_ram_bus_sel terasic_de0nano_propio_pl.v(728) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(728): object \"main_basesoc_basesoc_ram_bus_sel\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 728 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457206 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_basesoc_ram_bus_we terasic_de0nano_propio_pl.v(730) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(730): object \"main_basesoc_basesoc_ram_bus_we\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 730 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457206 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_bus_errors_re terasic_de0nano_propio_pl.v(733) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(733): object \"main_basesoc_bus_errors_re\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 733 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457206 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_bus_errors_we terasic_de0nano_propio_pl.v(735) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(735): object \"main_basesoc_bus_errors_we\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 735 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457206 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_clint_bus_bte terasic_de0nano_propio_pl.v(738) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(738): object \"main_basesoc_clint_bus_bte\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 738 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457206 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_clint_bus_cti terasic_de0nano_propio_pl.v(739) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(739): object \"main_basesoc_clint_bus_cti\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 739 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457206 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_clint_bus_sel terasic_de0nano_propio_pl.v(744) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(744): object \"main_basesoc_clint_bus_sel\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 744 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457206 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_clint_enable_re terasic_de0nano_propio_pl.v(748) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(748): object \"main_basesoc_clint_enable_re\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 748 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457206 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_clint_irq terasic_de0nano_propio_pl.v(750) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(750): object \"main_basesoc_clint_irq\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 750 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457206 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_clint_msip3 terasic_de0nano_propio_pl.v(756) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(756): object \"main_basesoc_clint_msip3\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 756 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457206 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_clint_msip_clear terasic_de0nano_propio_pl.v(757) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(757): object \"main_basesoc_clint_msip_clear\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 757 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457206 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_clint_mtip2 terasic_de0nano_propio_pl.v(765) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(765): object \"main_basesoc_clint_mtip2\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 765 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457206 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_clint_mtip_clear terasic_de0nano_propio_pl.v(766) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(766): object \"main_basesoc_clint_mtip_clear\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 766 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457206 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_clint_pending_we terasic_de0nano_propio_pl.v(773) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(773): object \"main_basesoc_clint_pending_we\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 773 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457206 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_clint_status_re terasic_de0nano_propio_pl.v(774) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(774): object \"main_basesoc_clint_status_re\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 774 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457206 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_clint_status_we terasic_de0nano_propio_pl.v(776) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(776): object \"main_basesoc_clint_status_we\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 776 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457206 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_plic_bus_bte terasic_de0nano_propio_pl.v(815) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(815): object \"main_basesoc_plic_bus_bte\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 815 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457206 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_plic_bus_cti terasic_de0nano_propio_pl.v(816) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(816): object \"main_basesoc_plic_bus_cti\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 816 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457206 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_plic_bus_sel terasic_de0nano_propio_pl.v(821) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(821): object \"main_basesoc_plic_bus_sel\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 821 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457206 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_plic_found terasic_de0nano_propio_pl.v(827) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(827): object \"main_basesoc_plic_found\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 827 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457206 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_port_rdata_ready terasic_de0nano_propio_pl.v(840) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(840): object \"main_basesoc_port_rdata_ready\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 840 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457206 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_port_wdata_first terasic_de0nano_propio_pl.v(842) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(842): object \"main_basesoc_port_wdata_first\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 842 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457206 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_port_wdata_last terasic_de0nano_propio_pl.v(843) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(843): object \"main_basesoc_port_wdata_last\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 843 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457206 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_port_wdata_valid terasic_de0nano_propio_pl.v(847) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(847): object \"main_basesoc_port_wdata_valid\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 847 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457206 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_ram_bus_ram_bus_bte terasic_de0nano_propio_pl.v(852) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(852): object \"main_basesoc_ram_bus_ram_bus_bte\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 852 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457206 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_ram_bus_ram_bus_cti terasic_de0nano_propio_pl.v(853) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(853): object \"main_basesoc_ram_bus_ram_bus_cti\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 853 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457206 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_rx_source_ready terasic_de0nano_propio_pl.v(880) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(880): object \"main_basesoc_rx_source_ready\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 880 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457206 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_scratch_re terasic_de0nano_propio_pl.v(883) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(883): object \"main_basesoc_scratch_re\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 883 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457207 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_sdram_address_re terasic_de0nano_propio_pl.v(885) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(885): object \"main_basesoc_sdram_address_re\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 885 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457207 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_sdram_baddress_re terasic_de0nano_propio_pl.v(887) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(887): object \"main_basesoc_sdram_baddress_re\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 887 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457207 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_sdram_bankmachine0_source_source_first terasic_de0nano_propio_pl.v(959) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(959): object \"main_basesoc_sdram_bankmachine0_source_source_first\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 959 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457207 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_sdram_bankmachine0_source_source_last terasic_de0nano_propio_pl.v(960) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(960): object \"main_basesoc_sdram_bankmachine0_source_source_last\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 960 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457207 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_sdram_bankmachine0_trascon_valid terasic_de0nano_propio_pl.v(973) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(973): object \"main_basesoc_sdram_bankmachine0_trascon_valid\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 973 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457207 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_sdram_bankmachine0_trccon_valid terasic_de0nano_propio_pl.v(975) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(975): object \"main_basesoc_sdram_bankmachine0_trccon_valid\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 975 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457207 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_sdram_bankmachine0_wrport_dat_r terasic_de0nano_propio_pl.v(980) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(980): object \"main_basesoc_sdram_bankmachine0_wrport_dat_r\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 980 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457207 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_sdram_bankmachine1_source_source_first terasic_de0nano_propio_pl.v(1053) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1053): object \"main_basesoc_sdram_bankmachine1_source_source_first\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1053 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457207 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_sdram_bankmachine1_source_source_last terasic_de0nano_propio_pl.v(1054) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1054): object \"main_basesoc_sdram_bankmachine1_source_source_last\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1054 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457207 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_sdram_bankmachine1_trascon_valid terasic_de0nano_propio_pl.v(1067) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1067): object \"main_basesoc_sdram_bankmachine1_trascon_valid\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1067 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457207 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_sdram_bankmachine1_trccon_valid terasic_de0nano_propio_pl.v(1069) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1069): object \"main_basesoc_sdram_bankmachine1_trccon_valid\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1069 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457207 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_sdram_bankmachine1_wrport_dat_r terasic_de0nano_propio_pl.v(1074) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1074): object \"main_basesoc_sdram_bankmachine1_wrport_dat_r\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1074 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457207 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_sdram_bankmachine2_source_source_first terasic_de0nano_propio_pl.v(1147) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1147): object \"main_basesoc_sdram_bankmachine2_source_source_first\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1147 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457207 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_sdram_bankmachine2_source_source_last terasic_de0nano_propio_pl.v(1148) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1148): object \"main_basesoc_sdram_bankmachine2_source_source_last\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1148 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457207 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_sdram_bankmachine2_trascon_valid terasic_de0nano_propio_pl.v(1161) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1161): object \"main_basesoc_sdram_bankmachine2_trascon_valid\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1161 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457207 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_sdram_bankmachine2_trccon_valid terasic_de0nano_propio_pl.v(1163) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1163): object \"main_basesoc_sdram_bankmachine2_trccon_valid\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1163 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457207 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_sdram_bankmachine2_wrport_dat_r terasic_de0nano_propio_pl.v(1168) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1168): object \"main_basesoc_sdram_bankmachine2_wrport_dat_r\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457208 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_sdram_bankmachine3_source_source_first terasic_de0nano_propio_pl.v(1241) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1241): object \"main_basesoc_sdram_bankmachine3_source_source_first\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1241 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457208 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_sdram_bankmachine3_source_source_last terasic_de0nano_propio_pl.v(1242) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1242): object \"main_basesoc_sdram_bankmachine3_source_source_last\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1242 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457208 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_sdram_bankmachine3_trascon_valid terasic_de0nano_propio_pl.v(1255) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1255): object \"main_basesoc_sdram_bankmachine3_trascon_valid\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1255 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457208 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_sdram_bankmachine3_trccon_valid terasic_de0nano_propio_pl.v(1257) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1257): object \"main_basesoc_sdram_bankmachine3_trccon_valid\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1257 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457208 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_sdram_bankmachine3_wrport_dat_r terasic_de0nano_propio_pl.v(1262) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1262): object \"main_basesoc_sdram_bankmachine3_wrport_dat_r\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1262 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457208 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_sdram_choose_cmd_cmd_payload_a terasic_de0nano_propio_pl.v(1267) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1267): object \"main_basesoc_sdram_choose_cmd_cmd_payload_a\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1267 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457208 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_sdram_choose_cmd_cmd_payload_ba terasic_de0nano_propio_pl.v(1268) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1268): object \"main_basesoc_sdram_choose_cmd_cmd_payload_ba\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1268 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457208 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_sdram_choose_cmd_cmd_payload_cas terasic_de0nano_propio_pl.v(1269) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1269): object \"main_basesoc_sdram_choose_cmd_cmd_payload_cas\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1269 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457208 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_sdram_choose_cmd_cmd_payload_is_cmd terasic_de0nano_propio_pl.v(1270) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1270): object \"main_basesoc_sdram_choose_cmd_cmd_payload_is_cmd\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1270 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457208 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_sdram_choose_cmd_cmd_payload_is_read terasic_de0nano_propio_pl.v(1271) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1271): object \"main_basesoc_sdram_choose_cmd_cmd_payload_is_read\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1271 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457208 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_sdram_choose_cmd_cmd_payload_is_write terasic_de0nano_propio_pl.v(1272) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1272): object \"main_basesoc_sdram_choose_cmd_cmd_payload_is_write\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1272 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457208 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_sdram_choose_cmd_cmd_payload_ras terasic_de0nano_propio_pl.v(1273) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1273): object \"main_basesoc_sdram_choose_cmd_cmd_payload_ras\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1273 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457208 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_sdram_choose_cmd_cmd_payload_we terasic_de0nano_propio_pl.v(1274) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1274): object \"main_basesoc_sdram_choose_cmd_cmd_payload_we\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1274 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457208 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_sdram_choose_req_cmd_payload_is_cmd terasic_de0nano_propio_pl.v(1288) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1288): object \"main_basesoc_sdram_choose_req_cmd_payload_is_cmd\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1288 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457208 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_sdram_command_issue_r terasic_de0nano_propio_pl.v(1313) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1313): object \"main_basesoc_sdram_command_issue_r\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1313 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457208 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_sdram_command_issue_we terasic_de0nano_propio_pl.v(1316) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1316): object \"main_basesoc_sdram_command_issue_we\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1316 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457208 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_sdram_command_re terasic_de0nano_propio_pl.v(1317) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1317): object \"main_basesoc_sdram_command_re\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1317 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457208 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_sdram_dfi_p0_rddata_valid terasic_de0nano_propio_pl.v(1353) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1353): object \"main_basesoc_sdram_dfi_p0_rddata_valid\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1353 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457208 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_sdram_ext_dfi_p0_rddata terasic_de0nano_propio_pl.v(1369) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1369): object \"main_basesoc_sdram_ext_dfi_p0_rddata\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1369 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457208 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_sdram_ext_dfi_p0_rddata_valid terasic_de0nano_propio_pl.v(1371) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1371): object \"main_basesoc_sdram_ext_dfi_p0_rddata_valid\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1371 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457208 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_sdram_rddata_re terasic_de0nano_propio_pl.v(1435) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1435): object \"main_basesoc_sdram_rddata_re\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1435 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457208 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_sdram_rddata_we terasic_de0nano_propio_pl.v(1437) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1437): object \"main_basesoc_sdram_rddata_we\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1437 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457208 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_sdram_re terasic_de0nano_propio_pl.v(1438) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1438): object \"main_basesoc_sdram_re\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1438 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457209 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_sdram_tfawcon_valid terasic_de0nano_propio_pl.v(1472) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1472): object \"main_basesoc_sdram_tfawcon_valid\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1472 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457209 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_sdram_timer_count0 terasic_de0nano_propio_pl.v(1475) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1475): object \"main_basesoc_sdram_timer_count0\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1475 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457209 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_sdram_trrdcon_valid terasic_de0nano_propio_pl.v(1481) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1481): object \"main_basesoc_sdram_trrdcon_valid\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1481 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457209 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_sdram_wrdata_re terasic_de0nano_propio_pl.v(1486) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1486): object \"main_basesoc_sdram_wrdata_re\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1486 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457209 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_spimaster_re terasic_de0nano_propio_pl.v(1493) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1493): object \"main_basesoc_spimaster_re\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1493 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457209 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_spisdcard_cs_re terasic_de0nano_propio_pl.v(1507) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1507): object \"main_basesoc_spisdcard_cs_re\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1507 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457209 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_spisdcard_loopback_re terasic_de0nano_propio_pl.v(1515) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1515): object \"main_basesoc_spisdcard_loopback_re\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1515 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457209 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_spisdcard_miso_re terasic_de0nano_propio_pl.v(1520) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1520): object \"main_basesoc_spisdcard_miso_re\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1520 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457209 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_spisdcard_miso_we terasic_de0nano_propio_pl.v(1522) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1522): object \"main_basesoc_spisdcard_miso_we\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1522 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457209 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_spisdcard_mosi_re terasic_de0nano_propio_pl.v(1528) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1528): object \"main_basesoc_spisdcard_mosi_re\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1528 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457209 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_spisdcard_status_re terasic_de0nano_propio_pl.v(1535) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1535): object \"main_basesoc_spisdcard_status_re\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1535 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457209 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_spisdcard_status_we terasic_de0nano_propio_pl.v(1537) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1537): object \"main_basesoc_spisdcard_status_we\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1537 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457209 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_timer_en_re terasic_de0nano_propio_pl.v(1547) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1547): object \"main_basesoc_timer_en_re\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1547 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457209 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_timer_enable_re terasic_de0nano_propio_pl.v(1549) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1549): object \"main_basesoc_timer_enable_re\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1549 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457209 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_timer_load_re terasic_de0nano_propio_pl.v(1553) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1553): object \"main_basesoc_timer_load_re\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1553 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457209 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_timer_pending_we terasic_de0nano_propio_pl.v(1558) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1558): object \"main_basesoc_timer_pending_we\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1558 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457209 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_timer_reload_re terasic_de0nano_propio_pl.v(1559) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1559): object \"main_basesoc_timer_reload_re\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1559 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457209 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_timer_status_re terasic_de0nano_propio_pl.v(1561) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1561): object \"main_basesoc_timer_status_re\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1561 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457209 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_timer_status_we terasic_de0nano_propio_pl.v(1563) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1563): object \"main_basesoc_timer_status_we\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1563 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457209 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_timer_value_re terasic_de0nano_propio_pl.v(1567) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1567): object \"main_basesoc_timer_value_re\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1567 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457209 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_timer_value_we terasic_de0nano_propio_pl.v(1569) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1569): object \"main_basesoc_timer_value_we\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1569 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457209 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_timer_zero2 terasic_de0nano_propio_pl.v(1572) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1572): object \"main_basesoc_timer_zero2\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1572 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457209 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_tx_sink_first terasic_de0nano_propio_pl.v(1586) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1586): object \"main_basesoc_tx_sink_first\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1586 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457210 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_tx_sink_last terasic_de0nano_propio_pl.v(1587) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1587): object \"main_basesoc_tx_sink_last\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1587 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457210 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_uart_enable_re terasic_de0nano_propio_pl.v(1592) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1592): object \"main_basesoc_uart_enable_re\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1592 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457210 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_uart_pending_we terasic_de0nano_propio_pl.v(1598) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1598): object \"main_basesoc_uart_pending_we\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1598 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457210 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_uart_rx2 terasic_de0nano_propio_pl.v(1601) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1601): object \"main_basesoc_uart_rx2\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1601 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457210 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_uart_rx_fifo_level1 terasic_de0nano_propio_pl.v(1612) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1612): object \"main_basesoc_uart_rx_fifo_level1\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1612 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457210 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_uart_rx_fifo_source_first terasic_de0nano_propio_pl.v(1625) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1625): object \"main_basesoc_uart_rx_fifo_source_first\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1625 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457210 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_uart_rx_fifo_source_last terasic_de0nano_propio_pl.v(1626) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1626): object \"main_basesoc_uart_rx_fifo_source_last\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1626 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457210 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_uart_rx_fifo_wrport_dat_r terasic_de0nano_propio_pl.v(1637) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1637): object \"main_basesoc_uart_rx_fifo_wrport_dat_r\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1637 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457210 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_uart_rxempty_re terasic_de0nano_propio_pl.v(1643) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1643): object \"main_basesoc_uart_rxempty_re\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1643 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457210 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_uart_rxempty_we terasic_de0nano_propio_pl.v(1645) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1645): object \"main_basesoc_uart_rxempty_we\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1645 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457210 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_uart_rxfull_re terasic_de0nano_propio_pl.v(1646) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1646): object \"main_basesoc_uart_rxfull_re\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1646 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457210 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_uart_rxfull_we terasic_de0nano_propio_pl.v(1648) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1648): object \"main_basesoc_uart_rxfull_we\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1648 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457210 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_uart_rxtx_we terasic_de0nano_propio_pl.v(1652) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1652): object \"main_basesoc_uart_rxtx_we\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1652 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457210 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_uart_status_re terasic_de0nano_propio_pl.v(1653) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1653): object \"main_basesoc_uart_status_re\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1653 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457210 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_uart_status_we terasic_de0nano_propio_pl.v(1655) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1655): object \"main_basesoc_uart_status_we\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1655 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457210 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_uart_tx2 terasic_de0nano_propio_pl.v(1658) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1658): object \"main_basesoc_uart_tx2\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1658 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457210 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_uart_tx_clear terasic_de0nano_propio_pl.v(1659) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1659): object \"main_basesoc_uart_tx_clear\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1659 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457210 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_uart_tx_fifo_level1 terasic_de0nano_propio_pl.v(1669) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1669): object \"main_basesoc_uart_tx_fifo_level1\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1669 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457210 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_uart_tx_fifo_wrport_dat_r terasic_de0nano_propio_pl.v(1694) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1694): object \"main_basesoc_uart_tx_fifo_wrport_dat_r\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1694 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457210 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_uart_txempty_re terasic_de0nano_propio_pl.v(1700) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1700): object \"main_basesoc_uart_txempty_re\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1700 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457210 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_uart_txempty_we terasic_de0nano_propio_pl.v(1702) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1702): object \"main_basesoc_uart_txempty_we\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1702 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457210 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_uart_txfull_re terasic_de0nano_propio_pl.v(1703) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1703): object \"main_basesoc_uart_txfull_re\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1703 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457210 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_uart_txfull_we terasic_de0nano_propio_pl.v(1705) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1705): object \"main_basesoc_uart_txfull_we\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1705 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457210 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_wb_sdram_bte terasic_de0nano_propio_pl.v(1719) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1719): object \"main_basesoc_wb_sdram_bte\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1719 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457210 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_wb_sdram_cti terasic_de0nano_propio_pl.v(1720) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1720): object \"main_basesoc_wb_sdram_cti\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1720 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457210 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_wishbone_bridge_cmd_last terasic_de0nano_propio_pl.v(1737) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1737): object \"main_basesoc_wishbone_bridge_cmd_last\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1737 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457210 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_wishbone_bridge_flush terasic_de0nano_propio_pl.v(1745) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1745): object \"main_basesoc_wishbone_bridge_flush\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1745 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457210 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_wishbone_bridge_rdata_converter_converter_source_payload_valid_token_count terasic_de0nano_propio_pl.v(1757) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1757): object \"main_basesoc_wishbone_bridge_rdata_converter_converter_source_payload_valid_token_count\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1757 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457211 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_wishbone_bridge_rdata_first terasic_de0nano_propio_pl.v(1776) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1776): object \"main_basesoc_wishbone_bridge_rdata_first\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1776 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457211 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_wishbone_bridge_rdata_last terasic_de0nano_propio_pl.v(1777) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1777): object \"main_basesoc_wishbone_bridge_rdata_last\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1777 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457211 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_wishbone_bridge_wdata_converter_converter_source_payload_valid_token_count terasic_de0nano_propio_pl.v(1792) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1792): object \"main_basesoc_wishbone_bridge_wdata_converter_converter_source_payload_valid_token_count\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1792 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457211 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_word_clr terasic_de0nano_propio_pl.v(1818) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1818): object \"main_basesoc_word_clr\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1818 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457211 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_basesoc_word_inc terasic_de0nano_propio_pl.v(1819) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1819): object \"main_basesoc_word_inc\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1819 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457211 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_dfi_p0_act_n terasic_de0nano_propio_pl.v(1829) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1829): object \"main_dfi_p0_act_n\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1829 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457211 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_dfi_p0_odt terasic_de0nano_propio_pl.v(1835) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1835): object \"main_dfi_p0_odt\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1835 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457211 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_dfi_p0_reset_n terasic_de0nano_propio_pl.v(1840) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1840): object \"main_dfi_p0_reset_n\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1840 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457211 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sdrio_clk_1 terasic_de0nano_propio_pl.v(1853) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1853): object \"sdrio_clk_1\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1853 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457211 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sdrio_clk_10 terasic_de0nano_propio_pl.v(1854) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1854): object \"sdrio_clk_10\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1854 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457211 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sdrio_clk_11 terasic_de0nano_propio_pl.v(1855) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1855): object \"sdrio_clk_11\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1855 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457211 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sdrio_clk_12 terasic_de0nano_propio_pl.v(1856) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1856): object \"sdrio_clk_12\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1856 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457211 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sdrio_clk_13 terasic_de0nano_propio_pl.v(1857) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1857): object \"sdrio_clk_13\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1857 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457211 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sdrio_clk_14 terasic_de0nano_propio_pl.v(1858) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1858): object \"sdrio_clk_14\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1858 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457211 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sdrio_clk_15 terasic_de0nano_propio_pl.v(1859) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1859): object \"sdrio_clk_15\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1859 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457211 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sdrio_clk_2 terasic_de0nano_propio_pl.v(1860) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1860): object \"sdrio_clk_2\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1860 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457211 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sdrio_clk_3 terasic_de0nano_propio_pl.v(1861) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1861): object \"sdrio_clk_3\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1861 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457211 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sdrio_clk_4 terasic_de0nano_propio_pl.v(1862) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1862): object \"sdrio_clk_4\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1862 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457211 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sdrio_clk_5 terasic_de0nano_propio_pl.v(1863) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1863): object \"sdrio_clk_5\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1863 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457211 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sdrio_clk_6 terasic_de0nano_propio_pl.v(1864) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1864): object \"sdrio_clk_6\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1864 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457211 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sdrio_clk_7 terasic_de0nano_propio_pl.v(1865) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1865): object \"sdrio_clk_7\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1865 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457211 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sdrio_clk_8 terasic_de0nano_propio_pl.v(1866) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1866): object \"sdrio_clk_8\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1866 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457211 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sdrio_clk_9 terasic_de0nano_propio_pl.v(1867) " "Verilog HDL or VHDL warning at terasic_de0nano_propio_pl.v(1867): object \"sdrio_clk_9\" assigned a value but never read" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1867 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457211 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "rom_grain0 terasic_de0nano_propio_pl.v(6764) " "Verilog HDL warning at terasic_de0nano_propio_pl.v(6764): object rom_grain0 used but never assigned" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 6764 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1759771457211 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "rom_grain1 terasic_de0nano_propio_pl.v(6776) " "Verilog HDL warning at terasic_de0nano_propio_pl.v(6776): object rom_grain1 used but never assigned" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 6776 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1759771457212 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "rom_grain2 terasic_de0nano_propio_pl.v(6788) " "Verilog HDL warning at terasic_de0nano_propio_pl.v(6788): object rom_grain2 used but never assigned" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 6788 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1759771457212 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "rom_grain3 terasic_de0nano_propio_pl.v(6800) " "Verilog HDL warning at terasic_de0nano_propio_pl.v(6800): object rom_grain3 used but never assigned" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 6800 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1759771457212 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 16 terasic_de0nano_propio_pl.v(1944) " "Verilog HDL assignment warning at terasic_de0nano_propio_pl.v(1944): truncated value with size 30 to match size of target (16)" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1944 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759771457212 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 16 terasic_de0nano_propio_pl.v(1951) " "Verilog HDL assignment warning at terasic_de0nano_propio_pl.v(1951): truncated value with size 30 to match size of target (16)" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 1951 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759771457212 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 terasic_de0nano_propio_pl.v(2318) " "Verilog HDL assignment warning at terasic_de0nano_propio_pl.v(2318): truncated value with size 2 to match size of target (1)" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 2318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759771457212 "|terasic_de0nano_propio_pl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "terasic_de0nano_propio_pl.v(2384) " "Verilog HDL Case Statement information at terasic_de0nano_propio_pl.v(2384): all case item expressions in this case statement are onehot" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 2384 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1759771457212 "|terasic_de0nano_propio_pl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "terasic_de0nano_propio_pl.v(2500) " "Verilog HDL Case Statement information at terasic_de0nano_propio_pl.v(2500): all case item expressions in this case statement are onehot" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 2500 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1759771457212 "|terasic_de0nano_propio_pl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "terasic_de0nano_propio_pl.v(2663) " "Verilog HDL Case Statement information at terasic_de0nano_propio_pl.v(2663): all case item expressions in this case statement are onehot" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 2663 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1759771457212 "|terasic_de0nano_propio_pl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "terasic_de0nano_propio_pl.v(2826) " "Verilog HDL Case Statement information at terasic_de0nano_propio_pl.v(2826): all case item expressions in this case statement are onehot" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 2826 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1759771457212 "|terasic_de0nano_propio_pl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "terasic_de0nano_propio_pl.v(2989) " "Verilog HDL Case Statement information at terasic_de0nano_propio_pl.v(2989): all case item expressions in this case statement are onehot" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 2989 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1759771457212 "|terasic_de0nano_propio_pl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "terasic_de0nano_propio_pl.v(3197) " "Verilog HDL Case Statement information at terasic_de0nano_propio_pl.v(3197): all case item expressions in this case statement are onehot" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 3197 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1759771457212 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 28 terasic_de0nano_propio_pl.v(3349) " "Verilog HDL assignment warning at terasic_de0nano_propio_pl.v(3349): truncated value with size 30 to match size of target (28)" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 3349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759771457212 "|terasic_de0nano_propio_pl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "terasic_de0nano_propio_pl.v(3362) " "Verilog HDL Case Statement information at terasic_de0nano_propio_pl.v(3362): all case item expressions in this case statement are onehot" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 3362 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1759771457212 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 21 terasic_de0nano_propio_pl.v(3416) " "Verilog HDL assignment warning at terasic_de0nano_propio_pl.v(3416): truncated value with size 28 to match size of target (21)" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 3416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759771457212 "|terasic_de0nano_propio_pl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "terasic_de0nano_propio_pl.v(3600) " "Verilog HDL Case Statement information at terasic_de0nano_propio_pl.v(3600): all case item expressions in this case statement are onehot" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 3600 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1759771457212 "|terasic_de0nano_propio_pl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "terasic_de0nano_propio_pl.v(3666) " "Verilog HDL Case Statement information at terasic_de0nano_propio_pl.v(3666): all case item expressions in this case statement are onehot" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 3666 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1759771457212 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 14 terasic_de0nano_propio_pl.v(3782) " "Verilog HDL assignment warning at terasic_de0nano_propio_pl.v(3782): truncated value with size 30 to match size of target (14)" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 3782 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759771457212 "|terasic_de0nano_propio_pl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "terasic_de0nano_propio_pl.v(3763) " "Verilog HDL Case Statement information at terasic_de0nano_propio_pl.v(3763): all case item expressions in this case statement are onehot" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 3763 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1759771457212 "|terasic_de0nano_propio_pl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "terasic_de0nano_propio_pl.v(4380) " "Verilog HDL Case Statement information at terasic_de0nano_propio_pl.v(4380): all case item expressions in this case statement are onehot" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 4380 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1759771457212 "|terasic_de0nano_propio_pl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "terasic_de0nano_propio_pl.v(4397) " "Verilog HDL Case Statement information at terasic_de0nano_propio_pl.v(4397): all case item expressions in this case statement are onehot" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 4397 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1759771457213 "|terasic_de0nano_propio_pl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "terasic_de0nano_propio_pl.v(4414) " "Verilog HDL Case Statement information at terasic_de0nano_propio_pl.v(4414): all case item expressions in this case statement are onehot" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 4414 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1759771457213 "|terasic_de0nano_propio_pl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "terasic_de0nano_propio_pl.v(4431) " "Verilog HDL Case Statement information at terasic_de0nano_propio_pl.v(4431): all case item expressions in this case statement are onehot" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 4431 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1759771457213 "|terasic_de0nano_propio_pl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "terasic_de0nano_propio_pl.v(4448) " "Verilog HDL Case Statement information at terasic_de0nano_propio_pl.v(4448): all case item expressions in this case statement are onehot" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 4448 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1759771457213 "|terasic_de0nano_propio_pl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "terasic_de0nano_propio_pl.v(4465) " "Verilog HDL Case Statement information at terasic_de0nano_propio_pl.v(4465): all case item expressions in this case statement are onehot" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 4465 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1759771457213 "|terasic_de0nano_propio_pl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "terasic_de0nano_propio_pl.v(4482) " "Verilog HDL Case Statement information at terasic_de0nano_propio_pl.v(4482): all case item expressions in this case statement are onehot" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 4482 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1759771457213 "|terasic_de0nano_propio_pl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "terasic_de0nano_propio_pl.v(4499) " "Verilog HDL Case Statement information at terasic_de0nano_propio_pl.v(4499): all case item expressions in this case statement are onehot" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 4499 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1759771457213 "|terasic_de0nano_propio_pl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "terasic_de0nano_propio_pl.v(4516) " "Verilog HDL Case Statement information at terasic_de0nano_propio_pl.v(4516): all case item expressions in this case statement are onehot" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 4516 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1759771457213 "|terasic_de0nano_propio_pl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "terasic_de0nano_propio_pl.v(4533) " "Verilog HDL Case Statement information at terasic_de0nano_propio_pl.v(4533): all case item expressions in this case statement are onehot" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 4533 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1759771457213 "|terasic_de0nano_propio_pl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "terasic_de0nano_propio_pl.v(4550) " "Verilog HDL Case Statement information at terasic_de0nano_propio_pl.v(4550): all case item expressions in this case statement are onehot" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 4550 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1759771457213 "|terasic_de0nano_propio_pl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "terasic_de0nano_propio_pl.v(4567) " "Verilog HDL Case Statement information at terasic_de0nano_propio_pl.v(4567): all case item expressions in this case statement are onehot" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 4567 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1759771457213 "|terasic_de0nano_propio_pl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "terasic_de0nano_propio_pl.v(4584) " "Verilog HDL Case Statement information at terasic_de0nano_propio_pl.v(4584): all case item expressions in this case statement are onehot" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 4584 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1759771457213 "|terasic_de0nano_propio_pl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "terasic_de0nano_propio_pl.v(4601) " "Verilog HDL Case Statement information at terasic_de0nano_propio_pl.v(4601): all case item expressions in this case statement are onehot" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 4601 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1759771457213 "|terasic_de0nano_propio_pl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "terasic_de0nano_propio_pl.v(4618) " "Verilog HDL Case Statement information at terasic_de0nano_propio_pl.v(4618): all case item expressions in this case statement are onehot" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 4618 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1759771457213 "|terasic_de0nano_propio_pl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "terasic_de0nano_propio_pl.v(4635) " "Verilog HDL Case Statement information at terasic_de0nano_propio_pl.v(4635): all case item expressions in this case statement are onehot" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 4635 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1759771457213 "|terasic_de0nano_propio_pl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "terasic_de0nano_propio_pl.v(4652) " "Verilog HDL Case Statement information at terasic_de0nano_propio_pl.v(4652): all case item expressions in this case statement are onehot" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 4652 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1759771457213 "|terasic_de0nano_propio_pl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "terasic_de0nano_propio_pl.v(4669) " "Verilog HDL Case Statement information at terasic_de0nano_propio_pl.v(4669): all case item expressions in this case statement are onehot" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 4669 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1759771457213 "|terasic_de0nano_propio_pl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "terasic_de0nano_propio_pl.v(4782) " "Verilog HDL Case Statement information at terasic_de0nano_propio_pl.v(4782): all case item expressions in this case statement are onehot" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 4782 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1759771457213 "|terasic_de0nano_propio_pl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "terasic_de0nano_propio_pl.v(4799) " "Verilog HDL Case Statement information at terasic_de0nano_propio_pl.v(4799): all case item expressions in this case statement are onehot" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 4799 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1759771457213 "|terasic_de0nano_propio_pl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "terasic_de0nano_propio_pl.v(4816) " "Verilog HDL Case Statement information at terasic_de0nano_propio_pl.v(4816): all case item expressions in this case statement are onehot" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 4816 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1759771457213 "|terasic_de0nano_propio_pl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "terasic_de0nano_propio_pl.v(4833) " "Verilog HDL Case Statement information at terasic_de0nano_propio_pl.v(4833): all case item expressions in this case statement are onehot" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 4833 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1759771457213 "|terasic_de0nano_propio_pl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "terasic_de0nano_propio_pl.v(4850) " "Verilog HDL Case Statement information at terasic_de0nano_propio_pl.v(4850): all case item expressions in this case statement are onehot" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 4850 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1759771457213 "|terasic_de0nano_propio_pl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "terasic_de0nano_propio_pl.v(4867) " "Verilog HDL Case Statement information at terasic_de0nano_propio_pl.v(4867): all case item expressions in this case statement are onehot" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 4867 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1759771457213 "|terasic_de0nano_propio_pl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "terasic_de0nano_propio_pl.v(4884) " "Verilog HDL Case Statement information at terasic_de0nano_propio_pl.v(4884): all case item expressions in this case statement are onehot" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 4884 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1759771457213 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 terasic_de0nano_propio_pl.v(5097) " "Verilog HDL assignment warning at terasic_de0nano_propio_pl.v(5097): truncated value with size 4 to match size of target (3)" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 5097 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759771457213 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 terasic_de0nano_propio_pl.v(5598) " "Verilog HDL assignment warning at terasic_de0nano_propio_pl.v(5598): truncated value with size 9 to match size of target (8)" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 5598 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759771457213 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 terasic_de0nano_propio_pl.v(5633) " "Verilog HDL assignment warning at terasic_de0nano_propio_pl.v(5633): truncated value with size 9 to match size of target (8)" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 5633 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759771457213 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 terasic_de0nano_propio_pl.v(5635) " "Verilog HDL assignment warning at terasic_de0nano_propio_pl.v(5635): truncated value with size 9 to match size of target (8)" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 5635 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759771457213 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 terasic_de0nano_propio_pl.v(5671) " "Verilog HDL assignment warning at terasic_de0nano_propio_pl.v(5671): truncated value with size 32 to match size of target (31)" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 5671 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759771457213 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 terasic_de0nano_propio_pl.v(5674) " "Verilog HDL assignment warning at terasic_de0nano_propio_pl.v(5674): truncated value with size 32 to match size of target (31)" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 5674 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759771457213 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "terasic_de0nano_propio_pl.v(5699) " "Verilog HDL Case Statement warning at terasic_de0nano_propio_pl.v(5699): case item expression never matches the case expression" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 5699 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1759771457213 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "terasic_de0nano_propio_pl.v(5702) " "Verilog HDL Case Statement warning at terasic_de0nano_propio_pl.v(5702): case item expression never matches the case expression" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 5702 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1759771457213 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "terasic_de0nano_propio_pl.v(5718) " "Verilog HDL Case Statement warning at terasic_de0nano_propio_pl.v(5718): case item expression never matches the case expression" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 5718 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1759771457213 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "terasic_de0nano_propio_pl.v(5721) " "Verilog HDL Case Statement warning at terasic_de0nano_propio_pl.v(5721): case item expression never matches the case expression" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 5721 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1759771457214 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 2047 terasic_de0nano_propio_pl.v(6814) " "Verilog HDL warning at terasic_de0nano_propio_pl.v(6814): number of words (0) in memory file does not match the number of elements in the address range \[0:2047\]" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 6814 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1759771457214 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 2047 terasic_de0nano_propio_pl.v(6831) " "Verilog HDL warning at terasic_de0nano_propio_pl.v(6831): number of words (0) in memory file does not match the number of elements in the address range \[0:2047\]" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 6831 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1759771457214 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 2047 terasic_de0nano_propio_pl.v(6848) " "Verilog HDL warning at terasic_de0nano_propio_pl.v(6848): number of words (0) in memory file does not match the number of elements in the address range \[0:2047\]" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 6848 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1759771457214 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 2047 terasic_de0nano_propio_pl.v(6865) " "Verilog HDL warning at terasic_de0nano_propio_pl.v(6865): number of words (0) in memory file does not match the number of elements in the address range \[0:2047\]" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 6865 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1759771457214 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 terasic_de0nano_propio_pl.v(6208) " "Net \"mem.data_a\" at terasic_de0nano_propio_pl.v(6208) has no driver or initial value, using a default initial value '0'" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 6208 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1759771457214 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 terasic_de0nano_propio_pl.v(6208) " "Net \"mem.waddr_a\" at terasic_de0nano_propio_pl.v(6208) has no driver or initial value, using a default initial value '0'" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 6208 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1759771457214 "|terasic_de0nano_propio_pl"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 terasic_de0nano_propio_pl.v(6208) " "Net \"mem.we_a\" at terasic_de0nano_propio_pl.v(6208) has no driver or initial value, using a default initial value '0'" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 6208 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1759771457214 "|terasic_de0nano_propio_pl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTPLL ALTPLL:ALTPLL " "Elaborating entity \"ALTPLL\" for hierarchy \"ALTPLL:ALTPLL\"" {  } { { "terasic_de0nano_propio_pl.v" "ALTPLL" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 6497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759771457247 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALTPLL:ALTPLL " "Elaborated megafunction instantiation \"ALTPLL:ALTPLL\"" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 6497 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759771457248 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALTPLL:ALTPLL " "Instantiated megafunction \"ALTPLL:ALTPLL\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "BANDWIDTH_TYPE AUTO " "Parameter \"BANDWIDTH_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771457248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLK0_DIVIDE_BY 100000100 " "Parameter \"CLK0_DIVIDE_BY\" = \"100000100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771457248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLK0_DUTY_CYCLE 110010 " "Parameter \"CLK0_DUTY_CYCLE\" = \"110010\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771457248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLK0_MULTIPLY_BY 100000100 " "Parameter \"CLK0_MULTIPLY_BY\" = \"100000100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771457248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLK0_PHASE_SHIFT 0 " "Parameter \"CLK0_PHASE_SHIFT\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771457248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLK1_DIVIDE_BY 100000100 " "Parameter \"CLK1_DIVIDE_BY\" = \"100000100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771457248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLK1_DUTY_CYCLE 110010 " "Parameter \"CLK1_DUTY_CYCLE\" = \"110010\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771457248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLK1_MULTIPLY_BY 100000100 " "Parameter \"CLK1_MULTIPLY_BY\" = \"100000100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771457248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLK1_PHASE_SHIFT 1001110001000 " "Parameter \"CLK1_PHASE_SHIFT\" = \"1001110001000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771457248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "COMPENSATE_CLOCK CLK0 " "Parameter \"COMPENSATE_CLOCK\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771457248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INCLK0_INPUT_FREQUENCY 100111000100000 " "Parameter \"INCLK0_INPUT_FREQUENCY\" = \"100111000100000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771457248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE NORMAL " "Parameter \"OPERATION_MODE\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771457248 ""}  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 6497 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1759771457248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_s241.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_s241.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_s241 " "Found entity 1: altpll_s241" {  } { { "db/altpll_s241.tdf" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/db/altpll_s241.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759771457282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759771457282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_s241 ALTPLL:ALTPLL\|altpll_s241:auto_generated " "Elaborating entity \"altpll_s241\" for hierarchy \"ALTPLL:ALTPLL\|altpll_s241:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/tesisvm/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759771457283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VexRiscv VexRiscv:VexRiscv " "Elaborating entity \"VexRiscv\" for hierarchy \"VexRiscv:VexRiscv\"" {  } { { "terasic_de0nano_propio_pl.v" "VexRiscv" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 6534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759771457285 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writeBack_FORMAL_PC_NEXT VexRiscv.v(422) " "Verilog HDL or VHDL warning at VexRiscv.v(422): object \"writeBack_FORMAL_PC_NEXT\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 422 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457303 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_arbitration_isMoving VexRiscv.v(539) " "Verilog HDL or VHDL warning at VexRiscv.v(539): object \"decode_arbitration_isMoving\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 539 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457303 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_arbitration_isFiring VexRiscv.v(540) " "Verilog HDL or VHDL warning at VexRiscv.v(540): object \"decode_arbitration_isFiring\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 540 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457303 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_arbitration_isMoving VexRiscv.v(550) " "Verilog HDL or VHDL warning at VexRiscv.v(550): object \"execute_arbitration_isMoving\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 550 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457303 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_arbitration_isFiring VexRiscv.v(551) " "Verilog HDL or VHDL warning at VexRiscv.v(551): object \"execute_arbitration_isFiring\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 551 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457303 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memory_arbitration_isMoving VexRiscv.v(561) " "Verilog HDL or VHDL warning at VexRiscv.v(561): object \"memory_arbitration_isMoving\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 561 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457303 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memory_arbitration_isFiring VexRiscv.v(562) " "Verilog HDL or VHDL warning at VexRiscv.v(562): object \"memory_arbitration_isFiring\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 562 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457303 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writeBack_arbitration_isMoving VexRiscv.v(572) " "Verilog HDL or VHDL warning at VexRiscv.v(572): object \"writeBack_arbitration_isMoving\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 572 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457303 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lastStageInstruction VexRiscv.v(574) " "Verilog HDL or VHDL warning at VexRiscv.v(574): object \"lastStageInstruction\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 574 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457303 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lastStagePc VexRiscv.v(575) " "Verilog HDL or VHDL warning at VexRiscv.v(575): object \"lastStagePc\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 575 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457303 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lastStageIsValid VexRiscv.v(576) " "Verilog HDL or VHDL warning at VexRiscv.v(576): object \"lastStageIsValid\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 576 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457304 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lastStageIsFiring VexRiscv.v(577) " "Verilog HDL or VHDL warning at VexRiscv.v(577): object \"lastStageIsFiring\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 577 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457304 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_incomingInstruction VexRiscv.v(580) " "Verilog HDL or VHDL warning at VexRiscv.v(580): object \"IBusCachedPlugin_incomingInstruction\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 580 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457304 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_decodePrediction_rsp_wasWrong VexRiscv.v(584) " "Verilog HDL or VHDL warning at VexRiscv.v(584): object \"IBusCachedPlugin_decodePrediction_rsp_wasWrong\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 584 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457304 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_pcValids_1 VexRiscv.v(586) " "Verilog HDL or VHDL warning at VexRiscv.v(586): object \"IBusCachedPlugin_pcValids_1\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 586 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457304 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_pcValids_2 VexRiscv.v(587) " "Verilog HDL or VHDL warning at VexRiscv.v(587): object \"IBusCachedPlugin_pcValids_2\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 587 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457304 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_pcValids_3 VexRiscv.v(588) " "Verilog HDL or VHDL warning at VexRiscv.v(588): object \"IBusCachedPlugin_pcValids_3\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 588 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457304 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_mmuBus_cmd_0_isValid VexRiscv.v(592) " "Verilog HDL or VHDL warning at VexRiscv.v(592): object \"IBusCachedPlugin_mmuBus_cmd_0_isValid\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 592 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457304 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_mmuBus_cmd_0_isStuck VexRiscv.v(593) " "Verilog HDL or VHDL warning at VexRiscv.v(593): object \"IBusCachedPlugin_mmuBus_cmd_0_isStuck\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 593 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457304 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_mmuBus_cmd_0_bypassTranslation VexRiscv.v(595) " "Verilog HDL or VHDL warning at VexRiscv.v(595): object \"IBusCachedPlugin_mmuBus_cmd_0_bypassTranslation\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 595 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457304 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_mmuBus_end VexRiscv.v(605) " "Verilog HDL or VHDL warning at VexRiscv.v(605): object \"IBusCachedPlugin_mmuBus_end\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 605 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457304 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dBus_cmd_payload_uncached VexRiscv.v(610) " "Verilog HDL or VHDL warning at VexRiscv.v(610): object \"dBus_cmd_payload_uncached\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 610 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457304 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dBus_cmd_payload_last VexRiscv.v(615) " "Verilog HDL or VHDL warning at VexRiscv.v(615): object \"dBus_cmd_payload_last\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 615 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457304 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DBusCachedPlugin_mmuBus_cmd_0_isValid VexRiscv.v(620) " "Verilog HDL or VHDL warning at VexRiscv.v(620): object \"DBusCachedPlugin_mmuBus_cmd_0_isValid\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 620 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457304 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DBusCachedPlugin_mmuBus_cmd_0_isStuck VexRiscv.v(621) " "Verilog HDL or VHDL warning at VexRiscv.v(621): object \"DBusCachedPlugin_mmuBus_cmd_0_isStuck\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 621 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457304 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DBusCachedPlugin_mmuBus_cmd_0_bypassTranslation VexRiscv.v(623) " "Verilog HDL or VHDL warning at VexRiscv.v(623): object \"DBusCachedPlugin_mmuBus_cmd_0_bypassTranslation\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 623 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457304 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DBusCachedPlugin_mmuBus_end VexRiscv.v(633) " "Verilog HDL or VHDL warning at VexRiscv.v(633): object \"DBusCachedPlugin_mmuBus_end\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 633 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457304 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BranchPlugin_inDebugNoFetchFlag VexRiscv.v(648) " "Verilog HDL or VHDL warning at VexRiscv.v(648): object \"BranchPlugin_inDebugNoFetchFlag\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 648 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457304 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_csrMapping_hazardFree VexRiscv.v(653) " "Verilog HDL or VHDL warning at VexRiscv.v(653): object \"CsrPlugin_csrMapping_hazardFree\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 653 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457304 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_inWfi VexRiscv.v(655) " "Verilog HDL or VHDL warning at VexRiscv.v(655): object \"CsrPlugin_inWfi\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 655 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457304 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_exceptionPendings_0 VexRiscv.v(659) " "Verilog HDL or VHDL warning at VexRiscv.v(659): object \"CsrPlugin_exceptionPendings_0\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 659 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457304 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_exceptionPendings_1 VexRiscv.v(660) " "Verilog HDL or VHDL warning at VexRiscv.v(660): object \"CsrPlugin_exceptionPendings_1\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 660 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457304 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_exceptionPendings_2 VexRiscv.v(661) " "Verilog HDL or VHDL warning at VexRiscv.v(661): object \"CsrPlugin_exceptionPendings_2\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 661 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457304 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_exceptionPendings_3 VexRiscv.v(662) " "Verilog HDL or VHDL warning at VexRiscv.v(662): object \"CsrPlugin_exceptionPendings_3\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 662 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457305 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "contextSwitching VexRiscv.v(664) " "Verilog HDL or VHDL warning at VexRiscv.v(664): object \"contextSwitching\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 664 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457305 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_allowEbreakException VexRiscv.v(672) " "Verilog HDL or VHDL warning at VexRiscv.v(672): object \"CsrPlugin_allowEbreakException\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 672 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457305 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_xretAwayFromMachine VexRiscv.v(673) " "Verilog HDL or VHDL warning at VexRiscv.v(673): object \"CsrPlugin_xretAwayFromMachine\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 673 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457305 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_fetchPc_corrected VexRiscv.v(689) " "Verilog HDL or VHDL warning at VexRiscv.v(689): object \"IBusCachedPlugin_fetchPc_corrected\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 689 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457305 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_iBusRsp_stages_0_output_payload VexRiscv.v(706) " "Verilog HDL or VHDL warning at VexRiscv.v(706): object \"IBusCachedPlugin_iBusRsp_stages_0_output_payload\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 706 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457305 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "iBus_cmd_payload_size VexRiscv.v(767) " "Verilog HDL or VHDL warning at VexRiscv.v(767): object \"iBus_cmd_payload_size\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 767 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457305 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_misa_base VexRiscv.v(928) " "Verilog HDL or VHDL warning at VexRiscv.v(928): object \"CsrPlugin_misa_base\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 928 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457305 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_misa_extensions VexRiscv.v(929) " "Verilog HDL or VHDL warning at VexRiscv.v(929): object \"CsrPlugin_misa_extensions\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 929 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457305 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "CsrPlugin_mtvec_mode VexRiscv.v(930) " "Verilog HDL warning at VexRiscv.v(930): object CsrPlugin_mtvec_mode used but never assigned" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 930 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1759771457305 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_lastStageWasWfi VexRiscv.v(977) " "Verilog HDL or VHDL warning at VexRiscv.v(977): object \"CsrPlugin_lastStageWasWfi\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 977 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457305 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_trapCauseEbreakDebug VexRiscv.v(992) " "Verilog HDL or VHDL warning at VexRiscv.v(992): object \"CsrPlugin_trapCauseEbreakDebug\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 992 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457305 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_xtvec_mode VexRiscv.v(993) " "Verilog HDL or VHDL warning at VexRiscv.v(993): object \"CsrPlugin_xtvec_mode\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 993 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457305 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_CsrPlugin_wfiWake VexRiscv.v(1000) " "Verilog HDL or VHDL warning at VexRiscv.v(1000): object \"execute_CsrPlugin_wfiWake\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1000 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457305 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_CsrPlugin_illegalAccess VexRiscv.v(1003) " "Verilog HDL or VHDL warning at VexRiscv.v(1003): object \"execute_CsrPlugin_illegalAccess\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1003 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457305 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_CsrPlugin_illegalInstruction VexRiscv.v(1004) " "Verilog HDL or VHDL warning at VexRiscv.v(1004): object \"execute_CsrPlugin_illegalInstruction\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1004 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457305 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_CsrPlugin_readEnable VexRiscv.v(1011) " "Verilog HDL or VHDL warning at VexRiscv.v(1011): object \"execute_CsrPlugin_readEnable\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1011 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457305 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_memory_to_writeBack_ENV_CTRL_string VexRiscv.v(1243) " "Verilog HDL or VHDL warning at VexRiscv.v(1243): object \"_zz_memory_to_writeBack_ENV_CTRL_string\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1243 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457305 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_memory_to_writeBack_ENV_CTRL_1_string VexRiscv.v(1244) " "Verilog HDL or VHDL warning at VexRiscv.v(1244): object \"_zz_memory_to_writeBack_ENV_CTRL_1_string\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1244 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457305 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_execute_to_memory_ENV_CTRL_string VexRiscv.v(1245) " "Verilog HDL or VHDL warning at VexRiscv.v(1245): object \"_zz_execute_to_memory_ENV_CTRL_string\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1245 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457305 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_execute_to_memory_ENV_CTRL_1_string VexRiscv.v(1246) " "Verilog HDL or VHDL warning at VexRiscv.v(1246): object \"_zz_execute_to_memory_ENV_CTRL_1_string\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1246 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457305 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_ENV_CTRL_string VexRiscv.v(1247) " "Verilog HDL or VHDL warning at VexRiscv.v(1247): object \"decode_ENV_CTRL_string\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1247 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457305 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_ENV_CTRL_string VexRiscv.v(1248) " "Verilog HDL or VHDL warning at VexRiscv.v(1248): object \"_zz_decode_ENV_CTRL_string\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1248 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457305 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_to_execute_ENV_CTRL_string VexRiscv.v(1249) " "Verilog HDL or VHDL warning at VexRiscv.v(1249): object \"_zz_decode_to_execute_ENV_CTRL_string\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1249 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457305 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_to_execute_ENV_CTRL_1_string VexRiscv.v(1250) " "Verilog HDL or VHDL warning at VexRiscv.v(1250): object \"_zz_decode_to_execute_ENV_CTRL_1_string\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1250 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457305 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_to_execute_BRANCH_CTRL_string VexRiscv.v(1251) " "Verilog HDL or VHDL warning at VexRiscv.v(1251): object \"_zz_decode_to_execute_BRANCH_CTRL_string\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1251 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457305 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_to_execute_BRANCH_CTRL_1_string VexRiscv.v(1252) " "Verilog HDL or VHDL warning at VexRiscv.v(1252): object \"_zz_decode_to_execute_BRANCH_CTRL_1_string\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1252 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457306 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_execute_to_memory_SHIFT_CTRL_string VexRiscv.v(1253) " "Verilog HDL or VHDL warning at VexRiscv.v(1253): object \"_zz_execute_to_memory_SHIFT_CTRL_string\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1253 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457306 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_execute_to_memory_SHIFT_CTRL_1_string VexRiscv.v(1254) " "Verilog HDL or VHDL warning at VexRiscv.v(1254): object \"_zz_execute_to_memory_SHIFT_CTRL_1_string\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1254 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457306 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_SHIFT_CTRL_string VexRiscv.v(1255) " "Verilog HDL or VHDL warning at VexRiscv.v(1255): object \"decode_SHIFT_CTRL_string\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1255 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457306 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_SHIFT_CTRL_string VexRiscv.v(1256) " "Verilog HDL or VHDL warning at VexRiscv.v(1256): object \"_zz_decode_SHIFT_CTRL_string\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1256 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457306 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_to_execute_SHIFT_CTRL_string VexRiscv.v(1257) " "Verilog HDL or VHDL warning at VexRiscv.v(1257): object \"_zz_decode_to_execute_SHIFT_CTRL_string\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1257 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457306 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_to_execute_SHIFT_CTRL_1_string VexRiscv.v(1258) " "Verilog HDL or VHDL warning at VexRiscv.v(1258): object \"_zz_decode_to_execute_SHIFT_CTRL_1_string\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1258 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457306 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_ALU_BITWISE_CTRL_string VexRiscv.v(1259) " "Verilog HDL or VHDL warning at VexRiscv.v(1259): object \"decode_ALU_BITWISE_CTRL_string\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1259 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457306 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_ALU_BITWISE_CTRL_string VexRiscv.v(1260) " "Verilog HDL or VHDL warning at VexRiscv.v(1260): object \"_zz_decode_ALU_BITWISE_CTRL_string\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1260 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457306 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_to_execute_ALU_BITWISE_CTRL_string VexRiscv.v(1261) " "Verilog HDL or VHDL warning at VexRiscv.v(1261): object \"_zz_decode_to_execute_ALU_BITWISE_CTRL_string\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1261 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457306 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_to_execute_ALU_BITWISE_CTRL_1_string VexRiscv.v(1262) " "Verilog HDL or VHDL warning at VexRiscv.v(1262): object \"_zz_decode_to_execute_ALU_BITWISE_CTRL_1_string\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1262 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457306 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_SRC2_CTRL_string VexRiscv.v(1263) " "Verilog HDL or VHDL warning at VexRiscv.v(1263): object \"decode_SRC2_CTRL_string\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1263 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457306 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_SRC2_CTRL_string VexRiscv.v(1264) " "Verilog HDL or VHDL warning at VexRiscv.v(1264): object \"_zz_decode_SRC2_CTRL_string\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1264 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457306 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_to_execute_SRC2_CTRL_string VexRiscv.v(1265) " "Verilog HDL or VHDL warning at VexRiscv.v(1265): object \"_zz_decode_to_execute_SRC2_CTRL_string\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1265 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457306 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_to_execute_SRC2_CTRL_1_string VexRiscv.v(1266) " "Verilog HDL or VHDL warning at VexRiscv.v(1266): object \"_zz_decode_to_execute_SRC2_CTRL_1_string\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1266 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457306 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_ALU_CTRL_string VexRiscv.v(1267) " "Verilog HDL or VHDL warning at VexRiscv.v(1267): object \"decode_ALU_CTRL_string\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1267 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457306 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_ALU_CTRL_string VexRiscv.v(1268) " "Verilog HDL or VHDL warning at VexRiscv.v(1268): object \"_zz_decode_ALU_CTRL_string\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1268 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457306 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_to_execute_ALU_CTRL_string VexRiscv.v(1269) " "Verilog HDL or VHDL warning at VexRiscv.v(1269): object \"_zz_decode_to_execute_ALU_CTRL_string\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1269 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457306 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_to_execute_ALU_CTRL_1_string VexRiscv.v(1270) " "Verilog HDL or VHDL warning at VexRiscv.v(1270): object \"_zz_decode_to_execute_ALU_CTRL_1_string\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1270 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457306 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_SRC1_CTRL_string VexRiscv.v(1271) " "Verilog HDL or VHDL warning at VexRiscv.v(1271): object \"decode_SRC1_CTRL_string\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1271 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457306 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_SRC1_CTRL_string VexRiscv.v(1272) " "Verilog HDL or VHDL warning at VexRiscv.v(1272): object \"_zz_decode_SRC1_CTRL_string\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1272 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457306 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_to_execute_SRC1_CTRL_string VexRiscv.v(1273) " "Verilog HDL or VHDL warning at VexRiscv.v(1273): object \"_zz_decode_to_execute_SRC1_CTRL_string\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1273 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457306 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_to_execute_SRC1_CTRL_1_string VexRiscv.v(1274) " "Verilog HDL or VHDL warning at VexRiscv.v(1274): object \"_zz_decode_to_execute_SRC1_CTRL_1_string\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1274 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457306 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memory_ENV_CTRL_string VexRiscv.v(1275) " "Verilog HDL or VHDL warning at VexRiscv.v(1275): object \"memory_ENV_CTRL_string\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1275 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457306 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_memory_ENV_CTRL_string VexRiscv.v(1276) " "Verilog HDL or VHDL warning at VexRiscv.v(1276): object \"_zz_memory_ENV_CTRL_string\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1276 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457306 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_ENV_CTRL_string VexRiscv.v(1277) " "Verilog HDL or VHDL warning at VexRiscv.v(1277): object \"execute_ENV_CTRL_string\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1277 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457306 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_execute_ENV_CTRL_string VexRiscv.v(1278) " "Verilog HDL or VHDL warning at VexRiscv.v(1278): object \"_zz_execute_ENV_CTRL_string\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1278 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457306 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writeBack_ENV_CTRL_string VexRiscv.v(1279) " "Verilog HDL or VHDL warning at VexRiscv.v(1279): object \"writeBack_ENV_CTRL_string\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1279 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457306 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_writeBack_ENV_CTRL_string VexRiscv.v(1280) " "Verilog HDL or VHDL warning at VexRiscv.v(1280): object \"_zz_writeBack_ENV_CTRL_string\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1280 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457306 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_BRANCH_CTRL_string VexRiscv.v(1281) " "Verilog HDL or VHDL warning at VexRiscv.v(1281): object \"execute_BRANCH_CTRL_string\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1281 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457306 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_execute_BRANCH_CTRL_string VexRiscv.v(1282) " "Verilog HDL or VHDL warning at VexRiscv.v(1282): object \"_zz_execute_BRANCH_CTRL_string\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1282 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457306 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memory_SHIFT_CTRL_string VexRiscv.v(1283) " "Verilog HDL or VHDL warning at VexRiscv.v(1283): object \"memory_SHIFT_CTRL_string\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457306 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_memory_SHIFT_CTRL_string VexRiscv.v(1284) " "Verilog HDL or VHDL warning at VexRiscv.v(1284): object \"_zz_memory_SHIFT_CTRL_string\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1284 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457307 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_SHIFT_CTRL_string VexRiscv.v(1285) " "Verilog HDL or VHDL warning at VexRiscv.v(1285): object \"execute_SHIFT_CTRL_string\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1285 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457307 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_execute_SHIFT_CTRL_string VexRiscv.v(1286) " "Verilog HDL or VHDL warning at VexRiscv.v(1286): object \"_zz_execute_SHIFT_CTRL_string\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1286 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457307 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_SRC2_CTRL_string VexRiscv.v(1287) " "Verilog HDL or VHDL warning at VexRiscv.v(1287): object \"execute_SRC2_CTRL_string\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1287 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457307 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_execute_SRC2_CTRL_string VexRiscv.v(1288) " "Verilog HDL or VHDL warning at VexRiscv.v(1288): object \"_zz_execute_SRC2_CTRL_string\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1288 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457307 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_SRC1_CTRL_string VexRiscv.v(1289) " "Verilog HDL or VHDL warning at VexRiscv.v(1289): object \"execute_SRC1_CTRL_string\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1289 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457307 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_execute_SRC1_CTRL_string VexRiscv.v(1290) " "Verilog HDL or VHDL warning at VexRiscv.v(1290): object \"_zz_execute_SRC1_CTRL_string\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1290 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457307 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_ALU_CTRL_string VexRiscv.v(1291) " "Verilog HDL or VHDL warning at VexRiscv.v(1291): object \"execute_ALU_CTRL_string\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1291 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457307 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_execute_ALU_CTRL_string VexRiscv.v(1292) " "Verilog HDL or VHDL warning at VexRiscv.v(1292): object \"_zz_execute_ALU_CTRL_string\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1292 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457307 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_ALU_BITWISE_CTRL_string VexRiscv.v(1293) " "Verilog HDL or VHDL warning at VexRiscv.v(1293): object \"execute_ALU_BITWISE_CTRL_string\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1293 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457307 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_execute_ALU_BITWISE_CTRL_string VexRiscv.v(1294) " "Verilog HDL or VHDL warning at VexRiscv.v(1294): object \"_zz_execute_ALU_BITWISE_CTRL_string\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1294 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457307 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_ENV_CTRL_1_string VexRiscv.v(1295) " "Verilog HDL or VHDL warning at VexRiscv.v(1295): object \"_zz_decode_ENV_CTRL_1_string\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1295 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457307 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_BRANCH_CTRL_string VexRiscv.v(1296) " "Verilog HDL or VHDL warning at VexRiscv.v(1296): object \"_zz_decode_BRANCH_CTRL_string\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1296 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457307 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_SHIFT_CTRL_1_string VexRiscv.v(1297) " "Verilog HDL or VHDL warning at VexRiscv.v(1297): object \"_zz_decode_SHIFT_CTRL_1_string\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1297 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457307 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_ALU_BITWISE_CTRL_1_string VexRiscv.v(1298) " "Verilog HDL or VHDL warning at VexRiscv.v(1298): object \"_zz_decode_ALU_BITWISE_CTRL_1_string\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1298 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457307 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_SRC2_CTRL_1_string VexRiscv.v(1299) " "Verilog HDL or VHDL warning at VexRiscv.v(1299): object \"_zz_decode_SRC2_CTRL_1_string\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1299 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457307 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_ALU_CTRL_1_string VexRiscv.v(1300) " "Verilog HDL or VHDL warning at VexRiscv.v(1300): object \"_zz_decode_ALU_CTRL_1_string\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1300 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457307 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_SRC1_CTRL_1_string VexRiscv.v(1301) " "Verilog HDL or VHDL warning at VexRiscv.v(1301): object \"_zz_decode_SRC1_CTRL_1_string\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1301 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457307 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_BRANCH_CTRL_string VexRiscv.v(1302) " "Verilog HDL or VHDL warning at VexRiscv.v(1302): object \"decode_BRANCH_CTRL_string\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1302 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457307 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_BRANCH_CTRL_1_string VexRiscv.v(1303) " "Verilog HDL or VHDL warning at VexRiscv.v(1303): object \"_zz_decode_BRANCH_CTRL_1_string\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1303 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457307 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_SRC1_CTRL_2_string VexRiscv.v(1304) " "Verilog HDL or VHDL warning at VexRiscv.v(1304): object \"_zz_decode_SRC1_CTRL_2_string\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1304 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457307 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_ALU_CTRL_2_string VexRiscv.v(1305) " "Verilog HDL or VHDL warning at VexRiscv.v(1305): object \"_zz_decode_ALU_CTRL_2_string\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1305 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457307 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_SRC2_CTRL_2_string VexRiscv.v(1306) " "Verilog HDL or VHDL warning at VexRiscv.v(1306): object \"_zz_decode_SRC2_CTRL_2_string\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1306 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457307 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_ALU_BITWISE_CTRL_2_string VexRiscv.v(1307) " "Verilog HDL or VHDL warning at VexRiscv.v(1307): object \"_zz_decode_ALU_BITWISE_CTRL_2_string\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1307 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457307 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_SHIFT_CTRL_2_string VexRiscv.v(1308) " "Verilog HDL or VHDL warning at VexRiscv.v(1308): object \"_zz_decode_SHIFT_CTRL_2_string\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1308 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457307 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_BRANCH_CTRL_2_string VexRiscv.v(1309) " "Verilog HDL or VHDL warning at VexRiscv.v(1309): object \"_zz_decode_BRANCH_CTRL_2_string\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1309 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457307 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_ENV_CTRL_2_string VexRiscv.v(1310) " "Verilog HDL or VHDL warning at VexRiscv.v(1310): object \"_zz_decode_ENV_CTRL_2_string\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1310 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457307 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_to_execute_SRC1_CTRL_string VexRiscv.v(1311) " "Verilog HDL or VHDL warning at VexRiscv.v(1311): object \"decode_to_execute_SRC1_CTRL_string\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1311 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457307 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_to_execute_ALU_CTRL_string VexRiscv.v(1312) " "Verilog HDL or VHDL warning at VexRiscv.v(1312): object \"decode_to_execute_ALU_CTRL_string\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1312 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457308 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_to_execute_SRC2_CTRL_string VexRiscv.v(1313) " "Verilog HDL or VHDL warning at VexRiscv.v(1313): object \"decode_to_execute_SRC2_CTRL_string\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1313 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457308 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_to_execute_ALU_BITWISE_CTRL_string VexRiscv.v(1314) " "Verilog HDL or VHDL warning at VexRiscv.v(1314): object \"decode_to_execute_ALU_BITWISE_CTRL_string\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1314 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457308 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_to_execute_SHIFT_CTRL_string VexRiscv.v(1315) " "Verilog HDL or VHDL warning at VexRiscv.v(1315): object \"decode_to_execute_SHIFT_CTRL_string\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1315 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457308 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_to_memory_SHIFT_CTRL_string VexRiscv.v(1316) " "Verilog HDL or VHDL warning at VexRiscv.v(1316): object \"execute_to_memory_SHIFT_CTRL_string\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1316 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457308 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_to_execute_BRANCH_CTRL_string VexRiscv.v(1317) " "Verilog HDL or VHDL warning at VexRiscv.v(1317): object \"decode_to_execute_BRANCH_CTRL_string\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1317 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457308 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_to_execute_ENV_CTRL_string VexRiscv.v(1318) " "Verilog HDL or VHDL warning at VexRiscv.v(1318): object \"decode_to_execute_ENV_CTRL_string\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1318 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457308 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_to_memory_ENV_CTRL_string VexRiscv.v(1319) " "Verilog HDL or VHDL warning at VexRiscv.v(1319): object \"execute_to_memory_ENV_CTRL_string\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1319 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457308 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memory_to_writeBack_ENV_CTRL_string VexRiscv.v(1320) " "Verilog HDL or VHDL warning at VexRiscv.v(1320): object \"memory_to_writeBack_ENV_CTRL_string\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1320 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457308 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 VexRiscv.v(1349) " "Verilog HDL assignment warning at VexRiscv.v(1349): truncated value with size 32 to match size of target (27)" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759771457308 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 VexRiscv.v(1390) " "Verilog HDL assignment warning at VexRiscv.v(1390): truncated value with size 32 to match size of target (27)" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759771457308 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "VexRiscv.v(3473) " "Verilog HDL Case Statement information at VexRiscv.v(3473): all case item expressions in this case statement are onehot" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 3473 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1759771457308 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "VexRiscv.v(3487) " "Verilog HDL Case Statement information at VexRiscv.v(3487): all case item expressions in this case statement are onehot" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 3487 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1759771457308 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "VexRiscv.v(4210) " "Verilog HDL Case Statement information at VexRiscv.v(4210): all case item expressions in this case statement are onehot" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 4210 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1759771457308 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "VexRiscv.v(4224) " "Verilog HDL Case Statement information at VexRiscv.v(4224): all case item expressions in this case statement are onehot" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 4224 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1759771457308 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 VexRiscv.v(4538) " "Verilog HDL assignment warning at VexRiscv.v(4538): truncated value with size 32 to match size of target (30)" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 4538 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759771457308 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionCache VexRiscv:VexRiscv\|InstructionCache:IBusCachedPlugin_cache " "Elaborating entity \"InstructionCache\" for hierarchy \"VexRiscv:VexRiscv\|InstructionCache:IBusCachedPlugin_cache\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_cache" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759771457309 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lineLoader_wayToAllocate_willClear VexRiscv.v(6083) " "Verilog HDL or VHDL warning at VexRiscv.v(6083): object \"lineLoader_wayToAllocate_willClear\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 6083 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457312 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lineLoader_wayToAllocate_willOverflow VexRiscv.v(6085) " "Verilog HDL or VHDL warning at VexRiscv.v(6085): object \"lineLoader_wayToAllocate_willOverflow\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 6085 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457312 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decodeStage_mmuRsp_isIoAccess VexRiscv.v(6115) " "Verilog HDL or VHDL warning at VexRiscv.v(6115): object \"decodeStage_mmuRsp_isIoAccess\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 6115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457312 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decodeStage_mmuRsp_allowRead VexRiscv.v(6117) " "Verilog HDL or VHDL warning at VexRiscv.v(6117): object \"decodeStage_mmuRsp_allowRead\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 6117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457312 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decodeStage_mmuRsp_allowWrite VexRiscv.v(6118) " "Verilog HDL or VHDL warning at VexRiscv.v(6118): object \"decodeStage_mmuRsp_allowWrite\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 6118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457313 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decodeStage_mmuRsp_bypassTranslation VexRiscv.v(6122) " "Verilog HDL or VHDL warning at VexRiscv.v(6122): object \"decodeStage_mmuRsp_bypassTranslation\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 6122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457313 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataCache VexRiscv:VexRiscv\|DataCache:dataCache_1 " "Elaborating entity \"DataCache\" for hierarchy \"VexRiscv:VexRiscv\|DataCache:dataCache_1\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "dataCache_1" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759771457313 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "haltCpu VexRiscv.v(5243) " "Verilog HDL or VHDL warning at VexRiscv.v(5243): object \"haltCpu\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5243 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457316 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tagsWriteLastCmd_valid VexRiscv.v(5252) " "Verilog HDL or VHDL warning at VexRiscv.v(5252): object \"tagsWriteLastCmd_valid\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5252 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457316 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tagsWriteLastCmd_payload_way VexRiscv.v(5253) " "Verilog HDL or VHDL warning at VexRiscv.v(5253): object \"tagsWriteLastCmd_payload_way\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5253 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457316 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tagsWriteLastCmd_payload_address VexRiscv.v(5254) " "Verilog HDL or VHDL warning at VexRiscv.v(5254): object \"tagsWriteLastCmd_payload_address\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5254 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457316 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tagsWriteLastCmd_payload_data_valid VexRiscv.v(5255) " "Verilog HDL or VHDL warning at VexRiscv.v(5255): object \"tagsWriteLastCmd_payload_data_valid\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5255 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457316 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tagsWriteLastCmd_payload_data_error VexRiscv.v(5256) " "Verilog HDL or VHDL warning at VexRiscv.v(5256): object \"tagsWriteLastCmd_payload_data_error\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5256 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457316 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tagsWriteLastCmd_payload_data_address VexRiscv.v(5257) " "Verilog HDL or VHDL warning at VexRiscv.v(5257): object \"tagsWriteLastCmd_payload_data_address\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5257 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457316 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stage0_isAmo VexRiscv.v(5285) " "Verilog HDL or VHDL warning at VexRiscv.v(5285): object \"stage0_isAmo\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5285 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457316 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stageA_isAmo VexRiscv.v(5292) " "Verilog HDL or VHDL warning at VexRiscv.v(5292): object \"stageA_isAmo\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5292 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457316 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stageA_isLrsc VexRiscv.v(5293) " "Verilog HDL or VHDL warning at VexRiscv.v(5293): object \"stageA_isLrsc\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5293 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457316 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stageB_request_totalyConsistent VexRiscv.v(5304) " "Verilog HDL or VHDL warning at VexRiscv.v(5304): object \"stageB_request_totalyConsistent\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5304 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457316 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stageB_mmuRsp_allowExecute VexRiscv.v(5312) " "Verilog HDL or VHDL warning at VexRiscv.v(5312): object \"stageB_mmuRsp_allowExecute\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5312 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457316 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stageB_mmuRsp_bypassTranslation VexRiscv.v(5315) " "Verilog HDL or VHDL warning at VexRiscv.v(5315): object \"stageB_mmuRsp_bypassTranslation\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5315 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457316 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stageB_tagsReadRsp_0_valid VexRiscv.v(5317) " "Verilog HDL or VHDL warning at VexRiscv.v(5317): object \"stageB_tagsReadRsp_0_valid\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5317 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457316 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stageB_tagsReadRsp_0_address VexRiscv.v(5319) " "Verilog HDL or VHDL warning at VexRiscv.v(5319): object \"stageB_tagsReadRsp_0_address\" assigned a value but never read" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5319 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759771457316 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "io_cpu_writeBack_exclusiveOk VexRiscv.v(5210) " "Output port \"io_cpu_writeBack_exclusiveOk\" at VexRiscv.v(5210) has no driver" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5210 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1759771457316 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "io_cpu_writesPending VexRiscv.v(5216) " "Output port \"io_cpu_writesPending\" at VexRiscv.v(5216) has no driver" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5216 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1759771457317 "|terasic_de0nano_propio_pl|VexRiscv:VexRiscv|DataCache:dataCache_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTDDIO_OUT ALTDDIO_OUT:ALTDDIO_OUT " "Elaborating entity \"ALTDDIO_OUT\" for hierarchy \"ALTDDIO_OUT:ALTDDIO_OUT\"" {  } { { "terasic_de0nano_propio_pl.v" "ALTDDIO_OUT" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 6946 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759771457324 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALTDDIO_OUT:ALTDDIO_OUT " "Elaborated megafunction instantiation \"ALTDDIO_OUT:ALTDDIO_OUT\"" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 6946 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759771457325 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALTDDIO_OUT:ALTDDIO_OUT " "Instantiated megafunction \"ALTDDIO_OUT:ALTDDIO_OUT\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771457325 ""}  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 6946 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1759771457325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_sbb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_sbb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_sbb " "Found entity 1: ddio_out_sbb" {  } { { "db/ddio_out_sbb.tdf" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/db/ddio_out_sbb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759771457353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759771457353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_sbb ALTDDIO_OUT:ALTDDIO_OUT\|ddio_out_sbb:auto_generated " "Elaborating entity \"ddio_out_sbb\" for hierarchy \"ALTDDIO_OUT:ALTDDIO_OUT\|ddio_out_sbb:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/home/tesisvm/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759771457353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTDDIO_OUT ALTDDIO_OUT:ALTDDIO_OUT_1 " "Elaborating entity \"ALTDDIO_OUT\" for hierarchy \"ALTDDIO_OUT:ALTDDIO_OUT_1\"" {  } { { "terasic_de0nano_propio_pl.v" "ALTDDIO_OUT_1" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 6962 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759771457355 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALTDDIO_OUT:ALTDDIO_OUT_1 " "Elaborated megafunction instantiation \"ALTDDIO_OUT:ALTDDIO_OUT_1\"" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 6962 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759771457356 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALTDDIO_OUT:ALTDDIO_OUT_1 " "Instantiated megafunction \"ALTDDIO_OUT:ALTDDIO_OUT_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771457356 ""}  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 6962 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1759771457356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTDDIO_IN ALTDDIO_IN:ALTDDIO_IN " "Elaborating entity \"ALTDDIO_IN\" for hierarchy \"ALTDDIO_IN:ALTDDIO_IN\"" {  } { { "terasic_de0nano_propio_pl.v" "ALTDDIO_IN" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 7378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759771457405 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALTDDIO_IN:ALTDDIO_IN " "Elaborated megafunction instantiation \"ALTDDIO_IN:ALTDDIO_IN\"" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 7378 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759771457405 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALTDDIO_IN:ALTDDIO_IN " "Instantiated megafunction \"ALTDDIO_IN:ALTDDIO_IN\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771457406 ""}  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 7378 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1759771457406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_in_r7b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_in_r7b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_in_r7b " "Found entity 1: ddio_in_r7b" {  } { { "db/ddio_in_r7b.tdf" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/db/ddio_in_r7b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759771457434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759771457434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_in_r7b ALTDDIO_IN:ALTDDIO_IN\|ddio_in_r7b:auto_generated " "Elaborating entity \"ddio_in_r7b\" for hierarchy \"ALTDDIO_IN:ALTDDIO_IN\|ddio_in_r7b:auto_generated\"" {  } { { "altddio_in.tdf" "auto_generated" { Text "/home/tesisvm/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altddio_in.tdf" 85 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759771457435 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "CLK ALTPLL 2 6 " "Port \"CLK\" on the entity instantiation of \"ALTPLL\" is connected to a signal of width 2. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "terasic_de0nano_propio_pl.v" "ALTPLL" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 6497 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1759771457851 "|terasic_de0nano_propio_pl|ALTPLL:ALTPLL"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "CLKENA ALTPLL 5 6 " "Port \"CLKENA\" on the entity instantiation of \"ALTPLL\" is connected to a signal of width 5. The formal width of the signal in the module is 6.  The extra bits will be driven by GND." {  } { { "terasic_de0nano_propio_pl.v" "ALTPLL" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 6497 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1759771457851 "|terasic_de0nano_propio_pl|ALTPLL:ALTPLL"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "INCLK ALTPLL 1 2 " "Port \"INCLK\" on the entity instantiation of \"ALTPLL\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be driven by GND." {  } { { "terasic_de0nano_propio_pl.v" "ALTPLL" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 6497 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1759771457851 "|terasic_de0nano_propio_pl|ALTPLL:ALTPLL"}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "storage_rtl_0 " "Inferred dual-clock RAM node \"storage_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1759771461231 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "VexRiscv:VexRiscv\|InstructionCache:IBusCachedPlugin_cache\|ways_0_tags_rtl_0 " "Inferred dual-clock RAM node \"VexRiscv:VexRiscv\|InstructionCache:IBusCachedPlugin_cache\|ways_0_tags_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1759771461241 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "VexRiscv:VexRiscv\|DataCache:dataCache_1\|ways_0_tags_rtl_0 " "Inferred dual-clock RAM node \"VexRiscv:VexRiscv\|DataCache:dataCache_1\|ways_0_tags_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1759771461245 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "VexRiscv:VexRiscv\|InstructionCache:IBusCachedPlugin_cache\|banks_0_rtl_0 " "Inferred dual-clock RAM node \"VexRiscv:VexRiscv\|InstructionCache:IBusCachedPlugin_cache\|banks_0_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1759771461246 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/db/terasic_de0nano_propio_pl.ram1_terasic_de0nano_propio_pl_5ab241a7.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/db/terasic_de0nano_propio_pl.ram1_terasic_de0nano_propio_pl_5ab241a7.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1759771461266 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/db/terasic_de0nano_propio_pl.ram2_terasic_de0nano_propio_pl_5ab241a7.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/db/terasic_de0nano_propio_pl.ram2_terasic_de0nano_propio_pl_5ab241a7.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1759771461279 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/db/terasic_de0nano_propio_pl.ram3_terasic_de0nano_propio_pl_5ab241a7.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/db/terasic_de0nano_propio_pl.ram3_terasic_de0nano_propio_pl_5ab241a7.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1759771461308 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/db/terasic_de0nano_propio_pl.ram4_terasic_de0nano_propio_pl_5ab241a7.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/db/terasic_de0nano_propio_pl.ram4_terasic_de0nano_propio_pl_5ab241a7.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1759771461323 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "VexRiscv:VexRiscv\|DataCache:dataCache_1\|ways_0_data_symbol3_rtl_0 " "Inferred dual-clock RAM node \"VexRiscv:VexRiscv\|DataCache:dataCache_1\|ways_0_data_symbol3_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1759771461326 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "VexRiscv:VexRiscv\|DataCache:dataCache_1\|ways_0_data_symbol0_rtl_0 " "Inferred dual-clock RAM node \"VexRiscv:VexRiscv\|DataCache:dataCache_1\|ways_0_data_symbol0_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1759771461326 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "VexRiscv:VexRiscv\|DataCache:dataCache_1\|ways_0_data_symbol1_rtl_0 " "Inferred dual-clock RAM node \"VexRiscv:VexRiscv\|DataCache:dataCache_1\|ways_0_data_symbol1_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1759771461326 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "VexRiscv:VexRiscv\|DataCache:dataCache_1\|ways_0_data_symbol2_rtl_0 " "Inferred dual-clock RAM node \"VexRiscv:VexRiscv\|DataCache:dataCache_1\|ways_0_data_symbol2_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1759771461327 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "storage_1_rtl_0 " "Inferred dual-clock RAM node \"storage_1_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1759771461329 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "7 " "Found 7 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "storage_5 " "RAM logic \"storage_5\" is uninferred due to inappropriate RAM size" {  } { { "terasic_de0nano_propio_pl.v" "storage_5" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 6320 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1759771461329 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "storage_4 " "RAM logic \"storage_4\" is uninferred due to inappropriate RAM size" {  } { { "terasic_de0nano_propio_pl.v" "storage_4" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 6302 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1759771461329 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "storage_3 " "RAM logic \"storage_3\" is uninferred due to inappropriate RAM size" {  } { { "terasic_de0nano_propio_pl.v" "storage_3" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 6284 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1759771461329 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "storage_2 " "RAM logic \"storage_2\" is uninferred due to inappropriate RAM size" {  } { { "terasic_de0nano_propio_pl.v" "storage_2" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 6266 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1759771461329 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "storage " "RAM logic \"storage\" is uninferred due to asynchronous read logic" {  } { { "terasic_de0nano_propio_pl.v" "storage" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 6224 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1759771461329 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mem " "RAM logic \"mem\" is uninferred due to inappropriate RAM size" {  } { { "terasic_de0nano_propio_pl.v" "mem" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 6208 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1759771461329 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "storage_1 " "RAM logic \"storage_1\" is uninferred due to asynchronous read logic" {  } { { "terasic_de0nano_propio_pl.v" "storage_1" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 6245 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1759771461329 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1759771461329 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "64 42 /home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/db/terasic_de0nano_propio_pl.ram0_terasic_de0nano_propio_pl_5ab241a7.hdl.mif " "Memory depth (64) in the design file differs from memory depth (42) in the Memory Initialization File \"/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/db/terasic_de0nano_propio_pl.ram0_terasic_de0nano_propio_pl_5ab241a7.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1759771461333 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "32 " "Inferred 32 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "tag_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"tag_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 20 " "Parameter WIDTH_A set to 20" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "storage_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"storage_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 10 " "Parameter WIDTH_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 10 " "Parameter WIDTH_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "data_mem_grain14_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"data_mem_grain14_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "data_mem_grain12_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"data_mem_grain12_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "data_mem_grain10_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"data_mem_grain10_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "data_mem_grain8_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"data_mem_grain8_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "data_mem_grain6_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"data_mem_grain6_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "data_mem_grain4_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"data_mem_grain4_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "data_mem_grain2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"data_mem_grain2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "data_mem_grain0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"data_mem_grain0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "data_mem_grain15_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"data_mem_grain15_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "data_mem_grain13_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"data_mem_grain13_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "data_mem_grain11_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"data_mem_grain11_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "data_mem_grain9_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"data_mem_grain9_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "data_mem_grain7_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"data_mem_grain7_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "data_mem_grain5_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"data_mem_grain5_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "data_mem_grain3_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"data_mem_grain3_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "data_mem_grain1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"data_mem_grain1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VexRiscv:VexRiscv\|InstructionCache:IBusCachedPlugin_cache\|ways_0_tags_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VexRiscv:VexRiscv\|InstructionCache:IBusCachedPlugin_cache\|ways_0_tags_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 21 " "Parameter WIDTH_A set to 21" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 21 " "Parameter WIDTH_B set to 21" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VexRiscv:VexRiscv\|DataCache:dataCache_1\|ways_0_tags_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VexRiscv:VexRiscv\|DataCache:dataCache_1\|ways_0_tags_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 21 " "Parameter WIDTH_A set to 21" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 21 " "Parameter WIDTH_B set to 21" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VexRiscv:VexRiscv\|InstructionCache:IBusCachedPlugin_cache\|banks_0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VexRiscv:VexRiscv\|InstructionCache:IBusCachedPlugin_cache\|banks_0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "sram_grain0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"sram_grain0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/terasic_de0nano_propio_pl.ram1_terasic_de0nano_propio_pl_5ab241a7.hdl.mif " "Parameter INIT_FILE set to db/terasic_de0nano_propio_pl.ram1_terasic_de0nano_propio_pl_5ab241a7.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "sram_grain1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"sram_grain1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/terasic_de0nano_propio_pl.ram2_terasic_de0nano_propio_pl_5ab241a7.hdl.mif " "Parameter INIT_FILE set to db/terasic_de0nano_propio_pl.ram2_terasic_de0nano_propio_pl_5ab241a7.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "sram_grain2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"sram_grain2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/terasic_de0nano_propio_pl.ram3_terasic_de0nano_propio_pl_5ab241a7.hdl.mif " "Parameter INIT_FILE set to db/terasic_de0nano_propio_pl.ram3_terasic_de0nano_propio_pl_5ab241a7.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "sram_grain3_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"sram_grain3_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/terasic_de0nano_propio_pl.ram4_terasic_de0nano_propio_pl_5ab241a7.hdl.mif " "Parameter INIT_FILE set to db/terasic_de0nano_propio_pl.ram4_terasic_de0nano_propio_pl_5ab241a7.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VexRiscv:VexRiscv\|RegFilePlugin_regFile_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VexRiscv:VexRiscv\|RegFilePlugin_regFile_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VexRiscv:VexRiscv\|RegFilePlugin_regFile_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"VexRiscv:VexRiscv\|RegFilePlugin_regFile_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VexRiscv:VexRiscv\|DataCache:dataCache_1\|ways_0_data_symbol3_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VexRiscv:VexRiscv\|DataCache:dataCache_1\|ways_0_data_symbol3_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VexRiscv:VexRiscv\|DataCache:dataCache_1\|ways_0_data_symbol0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VexRiscv:VexRiscv\|DataCache:dataCache_1\|ways_0_data_symbol0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VexRiscv:VexRiscv\|DataCache:dataCache_1\|ways_0_data_symbol1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VexRiscv:VexRiscv\|DataCache:dataCache_1\|ways_0_data_symbol1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VexRiscv:VexRiscv\|DataCache:dataCache_1\|ways_0_data_symbol2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VexRiscv:VexRiscv\|DataCache:dataCache_1\|ways_0_data_symbol2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "storage_1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"storage_1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 10 " "Parameter WIDTH_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 10 " "Parameter WIDTH_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1759771463603 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1759771463603 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1759771463603 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "VexRiscv:VexRiscv\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VexRiscv:VexRiscv\|Mult3\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "Mult3" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2374 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771463618 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "VexRiscv:VexRiscv\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VexRiscv:VexRiscv\|Mult1\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "Mult1" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2372 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771463618 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "VexRiscv:VexRiscv\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VexRiscv:VexRiscv\|Mult0\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "Mult0" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2371 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771463618 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "VexRiscv:VexRiscv\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VexRiscv:VexRiscv\|Mult2\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "Mult2" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2373 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771463618 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1759771463618 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:tag_mem_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:tag_mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759771463677 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:tag_mem_rtl_0 " "Instantiated megafunction \"altsyncram:tag_mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771463677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 20 " "Parameter \"WIDTH_A\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771463677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771463677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771463677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771463677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771463677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771463677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771463677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771463677 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1759771463677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5f41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5f41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5f41 " "Found entity 1: altsyncram_5f41" {  } { { "db/altsyncram_5f41.tdf" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/db/altsyncram_5f41.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759771463711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759771463711 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:storage_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:storage_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759771463719 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:storage_rtl_0 " "Instantiated megafunction \"altsyncram:storage_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771463719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 10 " "Parameter \"WIDTH_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771463719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771463719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771463719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 10 " "Parameter \"WIDTH_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771463719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771463719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771463719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771463719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771463719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771463719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771463719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771463719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771463719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771463719 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1759771463719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uod1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uod1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uod1 " "Found entity 1: altsyncram_uod1" {  } { { "db/altsyncram_uod1.tdf" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/db/altsyncram_uod1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759771463751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759771463751 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:data_mem_grain14_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:data_mem_grain14_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759771463757 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:data_mem_grain14_rtl_0 " "Instantiated megafunction \"altsyncram:data_mem_grain14_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771463757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771463757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771463757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771463757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771463757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771463757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771463757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771463757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771463757 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1759771463757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rd41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rd41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rd41 " "Found entity 1: altsyncram_rd41" {  } { { "db/altsyncram_rd41.tdf" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/db/altsyncram_rd41.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759771463788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759771463788 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VexRiscv:VexRiscv\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0 " "Elaborated megafunction instantiation \"VexRiscv:VexRiscv\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759771463854 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VexRiscv:VexRiscv\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0 " "Instantiated megafunction \"VexRiscv:VexRiscv\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771463855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 21 " "Parameter \"WIDTH_A\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771463855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771463855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771463855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 21 " "Parameter \"WIDTH_B\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771463855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771463855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771463855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771463855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771463855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771463855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771463855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771463855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771463855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771463855 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1759771463855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gsd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gsd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gsd1 " "Found entity 1: altsyncram_gsd1" {  } { { "db/altsyncram_gsd1.tdf" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/db/altsyncram_gsd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759771463889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759771463889 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VexRiscv:VexRiscv\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:banks_0_rtl_0 " "Elaborated megafunction instantiation \"VexRiscv:VexRiscv\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:banks_0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759771463898 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VexRiscv:VexRiscv\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:banks_0_rtl_0 " "Instantiated megafunction \"VexRiscv:VexRiscv\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:banks_0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771463898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771463898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771463898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771463898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771463898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771463898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771463898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771463898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771463898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771463898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771463898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771463898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771463898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771463898 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1759771463898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_02e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_02e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_02e1 " "Found entity 1: altsyncram_02e1" {  } { { "db/altsyncram_02e1.tdf" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/db/altsyncram_02e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759771463935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759771463935 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:sram_grain0_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:sram_grain0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759771463941 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:sram_grain0_rtl_0 " "Instantiated megafunction \"altsyncram:sram_grain0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771463941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771463941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771463941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771463941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771463941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771463941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771463941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771463941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771463941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/terasic_de0nano_propio_pl.ram1_terasic_de0nano_propio_pl_5ab241a7.hdl.mif " "Parameter \"INIT_FILE\" = \"db/terasic_de0nano_propio_pl.ram1_terasic_de0nano_propio_pl_5ab241a7.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771463941 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1759771463941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rnc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rnc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rnc1 " "Found entity 1: altsyncram_rnc1" {  } { { "db/altsyncram_rnc1.tdf" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/db/altsyncram_rnc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759771463974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759771463974 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:sram_grain1_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:sram_grain1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759771463979 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:sram_grain1_rtl_0 " "Instantiated megafunction \"altsyncram:sram_grain1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771463979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771463979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771463979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771463979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771463979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771463979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771463979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771463979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771463979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/terasic_de0nano_propio_pl.ram2_terasic_de0nano_propio_pl_5ab241a7.hdl.mif " "Parameter \"INIT_FILE\" = \"db/terasic_de0nano_propio_pl.ram2_terasic_de0nano_propio_pl_5ab241a7.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771463979 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1759771463979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_snc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_snc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_snc1 " "Found entity 1: altsyncram_snc1" {  } { { "db/altsyncram_snc1.tdf" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/db/altsyncram_snc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759771464011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759771464011 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:sram_grain2_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:sram_grain2_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759771464018 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:sram_grain2_rtl_0 " "Instantiated megafunction \"altsyncram:sram_grain2_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771464018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771464018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771464018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771464018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771464018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771464018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771464018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771464018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771464018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/terasic_de0nano_propio_pl.ram3_terasic_de0nano_propio_pl_5ab241a7.hdl.mif " "Parameter \"INIT_FILE\" = \"db/terasic_de0nano_propio_pl.ram3_terasic_de0nano_propio_pl_5ab241a7.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771464018 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1759771464018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tnc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tnc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tnc1 " "Found entity 1: altsyncram_tnc1" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/db/altsyncram_tnc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759771464049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759771464049 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:sram_grain3_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:sram_grain3_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759771464056 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:sram_grain3_rtl_0 " "Instantiated megafunction \"altsyncram:sram_grain3_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771464056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771464056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771464056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771464056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771464056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771464056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771464056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771464056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771464056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/terasic_de0nano_propio_pl.ram4_terasic_de0nano_propio_pl_5ab241a7.hdl.mif " "Parameter \"INIT_FILE\" = \"db/terasic_de0nano_propio_pl.ram4_terasic_de0nano_propio_pl_5ab241a7.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771464056 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1759771464056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_unc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_unc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_unc1 " "Found entity 1: altsyncram_unc1" {  } { { "db/altsyncram_unc1.tdf" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/db/altsyncram_unc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759771464087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759771464087 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VexRiscv:VexRiscv\|altsyncram:RegFilePlugin_regFile_rtl_0 " "Elaborated megafunction instantiation \"VexRiscv:VexRiscv\|altsyncram:RegFilePlugin_regFile_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759771464093 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VexRiscv:VexRiscv\|altsyncram:RegFilePlugin_regFile_rtl_0 " "Instantiated megafunction \"VexRiscv:VexRiscv\|altsyncram:RegFilePlugin_regFile_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771464094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771464094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771464094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771464094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771464094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771464094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771464094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771464094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771464094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771464094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771464094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771464094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771464094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771464094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771464094 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1759771464094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_esg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_esg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_esg1 " "Found entity 1: altsyncram_esg1" {  } { { "db/altsyncram_esg1.tdf" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/db/altsyncram_esg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759771464128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759771464128 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VexRiscv:VexRiscv\|DataCache:dataCache_1\|altsyncram:ways_0_data_symbol3_rtl_0 " "Elaborated megafunction instantiation \"VexRiscv:VexRiscv\|DataCache:dataCache_1\|altsyncram:ways_0_data_symbol3_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759771464139 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VexRiscv:VexRiscv\|DataCache:dataCache_1\|altsyncram:ways_0_data_symbol3_rtl_0 " "Instantiated megafunction \"VexRiscv:VexRiscv\|DataCache:dataCache_1\|altsyncram:ways_0_data_symbol3_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771464139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771464139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771464139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771464139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771464139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771464139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771464139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771464139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771464139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771464139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771464139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771464139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771464139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771464139 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1759771464139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6vd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6vd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6vd1 " "Found entity 1: altsyncram_6vd1" {  } { { "db/altsyncram_6vd1.tdf" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/db/altsyncram_6vd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759771464173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759771464173 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VexRiscv:VexRiscv\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"VexRiscv:VexRiscv\|lpm_mult:Mult3\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2374 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759771464201 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VexRiscv:VexRiscv\|lpm_mult:Mult3 " "Instantiated megafunction \"VexRiscv:VexRiscv\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771464201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771464201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771464201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771464201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771464201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771464201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771464201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771464201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771464201 ""}  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2374 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1759771464201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/db/mult_7dt.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759771464231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759771464231 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VexRiscv:VexRiscv\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"VexRiscv:VexRiscv\|lpm_mult:Mult1\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2372 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759771464235 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VexRiscv:VexRiscv\|lpm_mult:Mult1 " "Instantiated megafunction \"VexRiscv:VexRiscv\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771464235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771464235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771464235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771464235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771464235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771464235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771464235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771464235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771464235 ""}  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2372 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1759771464235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_76t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_76t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_76t " "Found entity 1: mult_76t" {  } { { "db/mult_76t.tdf" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/db/mult_76t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759771464266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759771464266 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VexRiscv:VexRiscv\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"VexRiscv:VexRiscv\|lpm_mult:Mult0\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2371 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759771464270 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VexRiscv:VexRiscv\|lpm_mult:Mult0 " "Instantiated megafunction \"VexRiscv:VexRiscv\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771464270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771464270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771464270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771464270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771464270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771464270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771464270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771464270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771464270 ""}  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2371 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1759771464270 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VexRiscv:VexRiscv\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"VexRiscv:VexRiscv\|lpm_mult:Mult2\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2373 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759771464274 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VexRiscv:VexRiscv\|lpm_mult:Mult2 " "Instantiated megafunction \"VexRiscv:VexRiscv\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771464274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771464274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771464274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771464274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771464274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771464274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771464274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771464274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759771464274 ""}  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2373 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1759771464274 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:storage_1_rtl_0\|altsyncram_uod1:auto_generated\|ram_block1a8 " "Synthesized away node \"altsyncram:storage_1_rtl_0\|altsyncram_uod1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_uod1.tdf" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/db/altsyncram_uod1.tdf" 280 2 0 } } { "altsyncram.tdf" "" { Text "/home/tesisvm/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771464550 "|terasic_de0nano_propio_pl|altsyncram:storage_1_rtl_0|altsyncram_uod1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:storage_1_rtl_0\|altsyncram_uod1:auto_generated\|ram_block1a9 " "Synthesized away node \"altsyncram:storage_1_rtl_0\|altsyncram_uod1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_uod1.tdf" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/db/altsyncram_uod1.tdf" 310 2 0 } } { "altsyncram.tdf" "" { Text "/home/tesisvm/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771464550 "|terasic_de0nano_propio_pl|altsyncram:storage_1_rtl_0|altsyncram_uod1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:storage_rtl_0\|altsyncram_uod1:auto_generated\|ram_block1a8 " "Synthesized away node \"altsyncram:storage_rtl_0\|altsyncram_uod1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_uod1.tdf" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/db/altsyncram_uod1.tdf" 280 2 0 } } { "altsyncram.tdf" "" { Text "/home/tesisvm/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771464550 "|terasic_de0nano_propio_pl|altsyncram:storage_rtl_0|altsyncram_uod1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:storage_rtl_0\|altsyncram_uod1:auto_generated\|ram_block1a9 " "Synthesized away node \"altsyncram:storage_rtl_0\|altsyncram_uod1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_uod1.tdf" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/db/altsyncram_uod1.tdf" 310 2 0 } } { "altsyncram.tdf" "" { Text "/home/tesisvm/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771464550 "|terasic_de0nano_propio_pl|altsyncram:storage_rtl_0|altsyncram_uod1:auto_generated|ram_block1a9"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1759771464550 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1759771464550 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 6902 -1 0 } } { "terasic_de0nano_propio_pl.v" "" { Text "/home/tesisvm/Desktop/litexnuevo/litex-boards/litex_boards/targets/build/terasic_de0nano_propio_pl/gateware/terasic_de0nano_propio_pl.v" 6888 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1759771464986 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1759771464986 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1759771468236 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "94 " "94 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1759771472929 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[1\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[1\]\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[1\]" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771472984 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[0\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[0\]\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[0\]" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771472984 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[2\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[2\]\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[2\]" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771472984 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[2\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[2\]\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[2\]" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771472984 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[3\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[3\]\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[3\]" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771472984 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[3\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[3\]\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[3\]" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771472984 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[1\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[1\]\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[1\]" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771472984 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[0\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[0\]\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[0\]" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771472984 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[31\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[31\]\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[31\]" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771472984 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[31\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[31\]\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[31\]" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771472984 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[5\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[5\]\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[5\]" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771472984 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[6\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[6\]\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[6\]" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771472984 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[6\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[6\]\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[6\]" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771472984 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[5\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[5\]\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[5\]" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771472984 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[7\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[7\]\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[7\]" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771472984 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[8\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[8\]\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[8\]" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771472984 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[8\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[8\]\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[8\]" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771472984 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[7\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[7\]\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[7\]" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771472984 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[9\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[9\]\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[9\]" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771472984 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[10\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[10\]\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[10\]" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771472984 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[10\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[10\]\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[10\]" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771472984 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[9\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[9\]\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[9\]" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771472984 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[11\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[11\]\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[11\]" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771472984 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[12\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[12\]\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[12\]" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771472984 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[12\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[12\]\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[12\]" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771472984 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[11\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[11\]\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[11\]" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771472984 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[13\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[13\]\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[13\]" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771472984 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[14\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[14\]\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[14\]" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771472984 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[14\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[14\]\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[14\]" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771472984 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[13\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[13\]\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[13\]" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771472984 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[15\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[15\]\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[15\]" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771472984 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[16\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[16\]\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[16\]" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771472984 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[16\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[16\]\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[16\]" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771472984 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[15\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[15\]\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[15\]" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771472984 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[17\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[17\]\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[17\]" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771472984 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[18\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[18\]\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[18\]" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771472984 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[18\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[18\]\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[18\]" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771472984 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[17\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[17\]\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[17\]" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771472984 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[19\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[19\]\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[19\]" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771472984 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[20\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[20\]\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[20\]" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771472984 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[20\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[20\]\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[20\]" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771472984 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[19\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[19\]\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[19\]" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771472984 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[21\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[21\]\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[21\]" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771472984 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[22\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[22\]\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[22\]" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771472984 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[22\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[22\]\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[22\]" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771472984 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[21\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[21\]\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[21\]" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771472984 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[23\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[23\]\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[23\]" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771472984 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[24\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[24\]\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[24\]" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771472984 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[24\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[24\]\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[24\]" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771472984 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[23\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[23\]\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[23\]" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771472984 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[25\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[25\]\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[25\]" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771472984 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[26\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[26\]\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[26\]" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771472984 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[26\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[26\]\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[26\]" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771472984 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[25\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[25\]\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[25\]" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771472984 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[27\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[27\]\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[27\]" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771472984 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[28\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[28\]\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[28\]" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771472984 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[28\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[28\]\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[28\]" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771472984 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[27\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[27\]\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[27\]" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771472984 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[4\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[4\]\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[4\]" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771472984 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[30\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[30\]\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[30\]" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771472984 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[30\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[30\]\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[30\]" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771472984 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[4\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[4\]\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[4\]" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771472984 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[29\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[29\]\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[29\]" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771472984 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[29\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[29\]\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[29\]" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771472984 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[12\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[12\]\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[12\]" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 582 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771472984 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[13\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[13\]\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[13\]" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 582 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771472984 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[5\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[5\]\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[5\]" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 582 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771472984 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[6\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[6\]\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[6\]" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 582 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771472984 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[7\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[7\]\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[7\]" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 582 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771472984 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[8\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[8\]\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[8\]" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 582 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771472984 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[9\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[9\]\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[9\]" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 582 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771472984 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[10\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[10\]\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[10\]" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 582 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771472984 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[11\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[11\]\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[11\]" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 582 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771472984 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[14\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[14\]\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[14\]" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 582 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771472984 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[15\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[15\]\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[15\]" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 582 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771472984 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[16\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[16\]\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[16\]" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 582 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771472984 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[17\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[17\]\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[17\]" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 582 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771472984 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[18\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[18\]\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[18\]" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 582 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771472984 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[19\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[19\]\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[19\]" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 582 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771472984 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[20\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[20\]\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[20\]" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 582 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771472984 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[21\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[21\]\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[21\]" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 582 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771472984 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[22\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[22\]\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[22\]" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 582 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771472984 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[23\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[23\]\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[23\]" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 582 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771472984 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[24\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[24\]\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[24\]" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 582 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771472984 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[25\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[25\]\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[25\]" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 582 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771472984 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[26\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[26\]\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[26\]" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 582 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771472984 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[27\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[27\]\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[27\]" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 582 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771472984 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[28\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[28\]\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[28\]" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 582 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771472984 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[29\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[29\]\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[29\]" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 582 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771472984 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[30\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[30\]\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[30\]" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 582 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771472984 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[31\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[31\]\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[31\]" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 582 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771472984 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[2\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[2\]\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[2\]" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 582 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771472984 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[3\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[3\]\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[3\]" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 582 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771472984 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[4\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[4\]\"" {  } { { "../../../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[4\]" { Text "/home/tesisvm/Desktop/litexnuevo/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 582 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1759771472984 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1759771472984 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1759771473724 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759771473724 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8210 " "Implemented 8210 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1759771474277 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1759771474277 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1759771474277 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7742 " "Implemented 7742 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1759771474277 ""} { "Info" "ICUT_CUT_TM_RAMS" "366 " "Implemented 366 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1759771474277 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1759771474277 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1759771474277 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1759771474277 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 433 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 433 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "486 " "Peak virtual memory: 486 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1759771474341 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct  6 14:24:34 2025 " "Processing ended: Mon Oct  6 14:24:34 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1759771474341 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1759771474341 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1759771474341 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1759771474341 ""}
