
ST7789_DMA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006378  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001714  08006558  08006558  00007558  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007c6c  08007c6c  000091e4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007c6c  08007c6c  00008c6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007c74  08007c74  000091e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007c74  08007c74  00008c74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007c78  08007c78  00008c78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e4  20000000  08007c7c  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001bbc  200001e4  08007e60  000091e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001da0  08007e60  00009da0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000091e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016725  00000000  00000000  00009214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000032fe  00000000  00000000  0001f939  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 00009714  00000000  00000000  00022c37  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001120  00000000  00000000  0002c350  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000f7c  00000000  00000000  0002d470  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001f627  00000000  00000000  0002e3ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00017ca0  00000000  00000000  0004da13  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c60a7  00000000  00000000  000656b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0012b75a  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003e68  00000000  00000000  0012b7a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000078  00000000  00000000  0012f608  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001e4 	.word	0x200001e4
 80001fc:	00000000 	.word	0x00000000
 8000200:	08006540 	.word	0x08006540

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001e8 	.word	0x200001e8
 800021c:	08006540 	.word	0x08006540

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c38:	b510      	push	{r4, lr}
 8000c3a:	b094      	sub	sp, #80	@ 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c3c:	2238      	movs	r2, #56	@ 0x38
 8000c3e:	2100      	movs	r1, #0
 8000c40:	a806      	add	r0, sp, #24
 8000c42:	f003 fbae 	bl	80043a2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c46:	2214      	movs	r2, #20
 8000c48:	2100      	movs	r1, #0
 8000c4a:	a801      	add	r0, sp, #4
 8000c4c:	f003 fba9 	bl	80043a2 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000c50:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000c54:	f000 fe5c 	bl	8001910 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000c58:	2201      	movs	r2, #1
 8000c5a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000c5e:	e9cd 2306 	strd	r2, r3, [sp, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000c62:	2403      	movs	r4, #3
 8000c64:	2302      	movs	r3, #2
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV5;
  RCC_OscInitStruct.PLL.PLLN = 54;
 8000c66:	2105      	movs	r1, #5
 8000c68:	2236      	movs	r2, #54	@ 0x36
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c6a:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000c6c:	e9cd 340d 	strd	r3, r4, [sp, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLN = 54;
 8000c70:	e9cd 120f 	strd	r1, r2, [sp, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000c74:	e9cd 3311 	strd	r3, r3, [sp, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000c78:	9313      	str	r3, [sp, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c7a:	f000 fea9 	bl	80019d0 <HAL_RCC_OscConfig>
 8000c7e:	b108      	cbz	r0, 8000c84 <SystemClock_Config+0x4c>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c80:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c82:	e7fe      	b.n	8000c82 <SystemClock_Config+0x4a>
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000c84:	e9cd 0003 	strd	r0, r0, [sp, #12]
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c88:	230f      	movs	r3, #15
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c8a:	9005      	str	r0, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000c8c:	4621      	mov	r1, r4
 8000c8e:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c90:	e9cd 3401 	strd	r3, r4, [sp, #4]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000c94:	f001 f8de 	bl	8001e54 <HAL_RCC_ClockConfig>
 8000c98:	b108      	cbz	r0, 8000c9e <SystemClock_Config+0x66>
 8000c9a:	b672      	cpsid	i
  while (1)
 8000c9c:	e7fe      	b.n	8000c9c <SystemClock_Config+0x64>
}
 8000c9e:	b014      	add	sp, #80	@ 0x50
 8000ca0:	bd10      	pop	{r4, pc}
	...

08000ca4 <PWM_set_Freq_DutyCycle>:
void PWM_set_Freq_DutyCycle(uint16_t freq, uint8_t duty){
 8000ca4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000ca6:	460d      	mov	r5, r1
 8000ca8:	4604      	mov	r4, r0
	uint32_t freqOsc = HAL_RCC_GetHCLKFreq();//obtiene la frecuencia del OSC en Hz (48000000)
 8000caa:	f001 f9c7 	bl	800203c <HAL_RCC_GetHCLKFreq>
    HAL_TIM_PWM_Start(&htim16, TIM_CHANNEL_1);//inicia la generacion de la señal PWM
 8000cae:	4e0e      	ldr	r6, [pc, #56]	@ (8000ce8 <PWM_set_Freq_DutyCycle+0x44>)
	CounterPeriod = freqOsc/(freq*prescaler);//aqui nos da el periodo en microsegundos
 8000cb0:	23aa      	movs	r3, #170	@ 0xaa
 8000cb2:	435c      	muls	r4, r3
    HAL_TIM_PWM_Start(&htim16, TIM_CHANNEL_1);//inicia la generacion de la señal PWM
 8000cb4:	2100      	movs	r1, #0
	CounterPeriod = freqOsc/(freq*prescaler);//aqui nos da el periodo en microsegundos
 8000cb6:	fbb0 f4f4 	udiv	r4, r0, r4
    HAL_TIM_PWM_Start(&htim16, TIM_CHANNEL_1);//inicia la generacion de la señal PWM
 8000cba:	4630      	mov	r0, r6
 8000cbc:	f002 faf8 	bl	80032b0 <HAL_TIM_PWM_Start>
	__HAL_TIM_SET_AUTORELOAD(&htim16,CounterPeriod);//Si quiero cambiar la frecuencia modifico: __HAL_TIM_SET_AUTORELOAD(&htim16, 1000000/frecuencia que quiero) 1000000porque es microsegundos
 8000cc0:	6837      	ldr	r7, [r6, #0]
 8000cc2:	60f4      	str	r4, [r6, #12]
	valor_CCR = (CounterPeriod + 2)* duty/100.0;//divido entre 100 porque quiero de 0 a 100%, cambiar el rango si se desea
 8000cc4:	2d64      	cmp	r5, #100	@ 0x64
 8000cc6:	bf28      	it	cs
 8000cc8:	2564      	movcs	r5, #100	@ 0x64
	__HAL_TIM_SET_AUTORELOAD(&htim16,CounterPeriod);//Si quiero cambiar la frecuencia modifico: __HAL_TIM_SET_AUTORELOAD(&htim16, 1000000/frecuencia que quiero) 1000000porque es microsegundos
 8000cca:	62fc      	str	r4, [r7, #44]	@ 0x2c
	valor_CCR = (CounterPeriod + 2)* duty/100.0;//divido entre 100 porque quiero de 0 a 100%, cambiar el rango si se desea
 8000ccc:	3402      	adds	r4, #2
 8000cce:	fb05 f004 	mul.w	r0, r5, r4
 8000cd2:	f7ff fc3f 	bl	8000554 <__aeabi_ui2d>
 8000cd6:	4b05      	ldr	r3, [pc, #20]	@ (8000cec <PWM_set_Freq_DutyCycle+0x48>)
 8000cd8:	2200      	movs	r2, #0
 8000cda:	f7ff fddf 	bl	800089c <__aeabi_ddiv>
 8000cde:	f7ff ff8b 	bl	8000bf8 <__aeabi_d2uiz>
    __HAL_TIM_SET_COMPARE(&htim16, TIM_CHANNEL_1, valor_CCR);
 8000ce2:	b280      	uxth	r0, r0
 8000ce4:	6378      	str	r0, [r7, #52]	@ 0x34
}
 8000ce6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000ce8:	20000200 	.word	0x20000200
 8000cec:	40590000 	.word	0x40590000

08000cf0 <main>:
{
 8000cf0:	b580      	push	{r7, lr}
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000cf2:	4d97      	ldr	r5, [pc, #604]	@ (8000f50 <main+0x260>)
{
 8000cf4:	b09a      	sub	sp, #104	@ 0x68
  HAL_Init();
 8000cf6:	f000 faf7 	bl	80012e8 <HAL_Init>
  SystemClock_Config();
 8000cfa:	f7ff ff9d 	bl	8000c38 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cfe:	2214      	movs	r2, #20
 8000d00:	2100      	movs	r1, #0
 8000d02:	a80d      	add	r0, sp, #52	@ 0x34
 8000d04:	f003 fb4d 	bl	80043a2 <memset>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d08:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 8000d0a:	f043 0304 	orr.w	r3, r3, #4
 8000d0e:	64eb      	str	r3, [r5, #76]	@ 0x4c
 8000d10:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 8000d12:	f003 0304 	and.w	r3, r3, #4
 8000d16:	9302      	str	r3, [sp, #8]
 8000d18:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000d1a:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 8000d1c:	f043 0320 	orr.w	r3, r3, #32
 8000d20:	64eb      	str	r3, [r5, #76]	@ 0x4c
 8000d22:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 8000d24:	f003 0320 	and.w	r3, r3, #32
 8000d28:	9303      	str	r3, [sp, #12]
 8000d2a:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d2c:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 8000d2e:	f043 0301 	orr.w	r3, r3, #1
 8000d32:	64eb      	str	r3, [r5, #76]	@ 0x4c
 8000d34:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 8000d36:	f003 0301 	and.w	r3, r3, #1
 8000d3a:	9304      	str	r3, [sp, #16]
 8000d3c:	9b04      	ldr	r3, [sp, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d3e:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 8000d40:	f043 0302 	orr.w	r3, r3, #2
 8000d44:	64eb      	str	r3, [r5, #76]	@ 0x4c
 8000d46:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 8000d48:	f003 0302 	and.w	r3, r3, #2
 8000d4c:	9305      	str	r3, [sp, #20]
  HAL_GPIO_WritePin(IN_TS3A5018_GPIO_Port, IN_TS3A5018_Pin, GPIO_PIN_RESET);
 8000d4e:	2200      	movs	r2, #0
 8000d50:	2108      	movs	r1, #8
 8000d52:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d56:	9b05      	ldr	r3, [sp, #20]
  HAL_GPIO_WritePin(IN_TS3A5018_GPIO_Port, IN_TS3A5018_Pin, GPIO_PIN_RESET);
 8000d58:	f000 fd62 	bl	8001820 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, ST7789_DC_Pin|ST7789_RST_Pin|CS_SD_Pin|ON_OFF_3V7_Pin, GPIO_PIN_RESET);
 8000d5c:	487d      	ldr	r0, [pc, #500]	@ (8000f54 <main+0x264>)
 8000d5e:	2200      	movs	r2, #0
 8000d60:	f241 0183 	movw	r1, #4227	@ 0x1083
 8000d64:	f000 fd5c 	bl	8001820 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(ST7789_CS_GPIO_Port, ST7789_CS_Pin, GPIO_PIN_SET);
 8000d68:	2201      	movs	r2, #1
 8000d6a:	487a      	ldr	r0, [pc, #488]	@ (8000f54 <main+0x264>)
 8000d6c:	2104      	movs	r1, #4
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d6e:	2400      	movs	r4, #0
  HAL_GPIO_WritePin(ST7789_CS_GPIO_Port, ST7789_CS_Pin, GPIO_PIN_SET);
 8000d70:	f000 fd56 	bl	8001820 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d74:	f641 1302 	movw	r3, #6402	@ 0x1902
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d78:	a90d      	add	r1, sp, #52	@ 0x34
 8000d7a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d7e:	2601      	movs	r6, #1
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d80:	e9cd 340d 	strd	r3, r4, [sp, #52]	@ 0x34
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d84:	f04f 0808 	mov.w	r8, #8
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d88:	940f      	str	r4, [sp, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d8a:	f000 fc7f 	bl	800168c <HAL_GPIO_Init>
  HAL_GPIO_Init(IN_TS3A5018_GPIO_Port, &GPIO_InitStruct);
 8000d8e:	a90d      	add	r1, sp, #52	@ 0x34
 8000d90:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d94:	e9cd 860d 	strd	r8, r6, [sp, #52]	@ 0x34
  GPIO_InitStruct.Pin = ST7789_DC_Pin|ST7789_RST_Pin|ST7789_CS_Pin;
 8000d98:	f04f 0907 	mov.w	r9, #7
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d9c:	e9cd 440f 	strd	r4, r4, [sp, #60]	@ 0x3c
  HAL_GPIO_Init(IN_TS3A5018_GPIO_Port, &GPIO_InitStruct);
 8000da0:	f000 fc74 	bl	800168c <HAL_GPIO_Init>
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000da4:	2303      	movs	r3, #3
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000da6:	486b      	ldr	r0, [pc, #428]	@ (8000f54 <main+0x264>)
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000da8:	9310      	str	r3, [sp, #64]	@ 0x40
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000daa:	a90d      	add	r1, sp, #52	@ 0x34
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dac:	e9cd 960d 	strd	r9, r6, [sp, #52]	@ 0x34
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000db0:	940f      	str	r4, [sp, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000db2:	f000 fc6b 	bl	800168c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ALERT_INA_Pin;
 8000db6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
  HAL_GPIO_Init(ALERT_INA_GPIO_Port, &GPIO_InitStruct);
 8000dba:	4866      	ldr	r0, [pc, #408]	@ (8000f54 <main+0x264>)
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000dbc:	960f      	str	r6, [sp, #60]	@ 0x3c
  HAL_GPIO_Init(ALERT_INA_GPIO_Port, &GPIO_InitStruct);
 8000dbe:	a90d      	add	r1, sp, #52	@ 0x34
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000dc0:	e9cd 340d 	strd	r3, r4, [sp, #52]	@ 0x34
  HAL_GPIO_Init(ALERT_INA_GPIO_Port, &GPIO_InitStruct);
 8000dc4:	f000 fc62 	bl	800168c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LINK_Pin|IN_DRAIN_LATCH_Pin;
 8000dc8:	f44f 6304 	mov.w	r3, #2112	@ 0x840
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dcc:	4861      	ldr	r0, [pc, #388]	@ (8000f54 <main+0x264>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dce:	940f      	str	r4, [sp, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dd0:	a90d      	add	r1, sp, #52	@ 0x34
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000dd2:	e9cd 340d 	strd	r3, r4, [sp, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dd6:	f000 fc59 	bl	800168c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = CS_SD_Pin|ON_OFF_3V7_Pin;
 8000dda:	f44f 5384 	mov.w	r3, #4224	@ 0x1080
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dde:	485d      	ldr	r0, [pc, #372]	@ (8000f54 <main+0x264>)
 8000de0:	a90d      	add	r1, sp, #52	@ 0x34
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000de2:	e9cd 360d 	strd	r3, r6, [sp, #52]	@ 0x34
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000de6:	f04f 0a02 	mov.w	sl, #2
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dea:	e9cd 440f 	strd	r4, r4, [sp, #60]	@ 0x3c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dee:	f44f 5700 	mov.w	r7, #8192	@ 0x2000
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000df2:	f000 fc4b 	bl	800168c <HAL_GPIO_Init>
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000df6:	2305      	movs	r3, #5
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000df8:	4856      	ldr	r0, [pc, #344]	@ (8000f54 <main+0x264>)
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000dfa:	9311      	str	r3, [sp, #68]	@ 0x44
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dfc:	a90d      	add	r1, sp, #52	@ 0x34
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000dfe:	f44f 7600 	mov.w	r6, #512	@ 0x200
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e02:	e9cd 7a0d 	strd	r7, sl, [sp, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e06:	e9cd 440f 	strd	r4, r4, [sp, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e0a:	f000 fc3f 	bl	800168c <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000e0e:	2312      	movs	r3, #18
 8000e10:	e9cd 630d 	strd	r6, r3, [sp, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e14:	484f      	ldr	r0, [pc, #316]	@ (8000f54 <main+0x264>)
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000e16:	2304      	movs	r3, #4
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e18:	a90d      	add	r1, sp, #52	@ 0x34
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000e1a:	9311      	str	r3, [sp, #68]	@ 0x44
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e1c:	e9cd 440f 	strd	r4, r4, [sp, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e20:	f000 fc34 	bl	800168c <HAL_GPIO_Init>
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8000e24:	6cab      	ldr	r3, [r5, #72]	@ 0x48
 8000e26:	f043 0304 	orr.w	r3, r3, #4
 8000e2a:	64ab      	str	r3, [r5, #72]	@ 0x48
 8000e2c:	6cab      	ldr	r3, [r5, #72]	@ 0x48
 8000e2e:	f003 0304 	and.w	r3, r3, #4
 8000e32:	9300      	str	r3, [sp, #0]
 8000e34:	9b00      	ldr	r3, [sp, #0]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000e36:	6cab      	ldr	r3, [r5, #72]	@ 0x48
 8000e38:	f043 0301 	orr.w	r3, r3, #1
 8000e3c:	64ab      	str	r3, [r5, #72]	@ 0x48
 8000e3e:	6cab      	ldr	r3, [r5, #72]	@ 0x48
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000e40:	4d45      	ldr	r5, [pc, #276]	@ (8000f58 <main+0x268>)
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000e42:	f003 0301 	and.w	r3, r3, #1
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000e46:	4622      	mov	r2, r4
 8000e48:	4621      	mov	r1, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000e4a:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000e4c:	200b      	movs	r0, #11
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000e4e:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000e50:	f000 fa92 	bl	8001378 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000e54:	200b      	movs	r0, #11
 8000e56:	f000 fac1 	bl	80013dc <HAL_NVIC_EnableIRQ>
  hspi1.Instance = SPI1;
 8000e5a:	4840      	ldr	r0, [pc, #256]	@ (8000f5c <main+0x26c>)
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000e5c:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8000e60:	e9c0 5300 	strd	r5, r3, [r0]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000e64:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8000e68:	e9c0 3a03 	strd	r3, sl, [r0, #12]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000e6c:	e9c0 4605 	strd	r4, r6, [r0, #20]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000e70:	e9c0 8407 	strd	r8, r4, [r0, #28]
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000e74:	e9c0 4409 	strd	r4, r4, [r0, #36]	@ 0x24
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000e78:	e9c0 940b 	strd	r9, r4, [r0, #44]	@ 0x2c
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000e7c:	6084      	str	r4, [r0, #8]
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000e7e:	f8c0 8034 	str.w	r8, [r0, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000e82:	f001 fce7 	bl	8002854 <HAL_SPI_Init>
 8000e86:	4605      	mov	r5, r0
 8000e88:	b108      	cbz	r0, 8000e8e <main+0x19e>
 8000e8a:	b672      	cpsid	i
  while (1)
 8000e8c:	e7fe      	b.n	8000e8c <main+0x19c>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000e8e:	4601      	mov	r1, r0
 8000e90:	221c      	movs	r2, #28
 8000e92:	a806      	add	r0, sp, #24
 8000e94:	f003 fa85 	bl	80043a2 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000e98:	2234      	movs	r2, #52	@ 0x34
 8000e9a:	4629      	mov	r1, r5
 8000e9c:	eb0d 0002 	add.w	r0, sp, r2
 8000ea0:	f003 fa7f 	bl	80043a2 <memset>
  htim16.Instance = TIM16;
 8000ea4:	4c2e      	ldr	r4, [pc, #184]	@ (8000f60 <main+0x270>)
  htim16.Init.Prescaler = 170-1;
 8000ea6:	482f      	ldr	r0, [pc, #188]	@ (8000f64 <main+0x274>)
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ea8:	60a5      	str	r5, [r4, #8]
  htim16.Init.Prescaler = 170-1;
 8000eaa:	23a9      	movs	r3, #169	@ 0xa9
 8000eac:	e9c4 0300 	strd	r0, r3, [r4]
  htim16.Init.Period = 209;
 8000eb0:	23d1      	movs	r3, #209	@ 0xd1
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8000eb2:	4620      	mov	r0, r4
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000eb4:	e9c4 3503 	strd	r3, r5, [r4, #12]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000eb8:	e9c4 5505 	strd	r5, r5, [r4, #20]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8000ebc:	f002 f848 	bl	8002f50 <HAL_TIM_Base_Init>
 8000ec0:	b108      	cbz	r0, 8000ec6 <main+0x1d6>
 8000ec2:	b672      	cpsid	i
  while (1)
 8000ec4:	e7fe      	b.n	8000ec4 <main+0x1d4>
  if (HAL_TIM_PWM_Init(&htim16) != HAL_OK)
 8000ec6:	4620      	mov	r0, r4
 8000ec8:	f002 f872 	bl	8002fb0 <HAL_TIM_PWM_Init>
 8000ecc:	4602      	mov	r2, r0
 8000ece:	b108      	cbz	r0, 8000ed4 <main+0x1e4>
 8000ed0:	b672      	cpsid	i
  while (1)
 8000ed2:	e7fe      	b.n	8000ed2 <main+0x1e2>
  sConfigOC.Pulse = 105;
 8000ed4:	2160      	movs	r1, #96	@ 0x60
 8000ed6:	2369      	movs	r3, #105	@ 0x69
 8000ed8:	e9cd 1306 	strd	r1, r3, [sp, #24]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000edc:	e9cd 0008 	strd	r0, r0, [sp, #32]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000ee0:	e9cd 000a 	strd	r0, r0, [sp, #40]	@ 0x28
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000ee4:	900c      	str	r0, [sp, #48]	@ 0x30
  if (HAL_TIM_PWM_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000ee6:	a906      	add	r1, sp, #24
 8000ee8:	4620      	mov	r0, r4
 8000eea:	f002 f8d1 	bl	8003090 <HAL_TIM_PWM_ConfigChannel>
 8000eee:	b108      	cbz	r0, 8000ef4 <main+0x204>
 8000ef0:	b672      	cpsid	i
  while (1)
 8000ef2:	e7fe      	b.n	8000ef2 <main+0x202>
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000ef4:	e9cd 000d 	strd	r0, r0, [sp, #52]	@ 0x34
  sBreakDeadTimeConfig.DeadTime = 0;
 8000ef8:	e9cd 000f 	strd	r0, r0, [sp, #60]	@ 0x3c
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000efc:	e9cd 0711 	strd	r0, r7, [sp, #68]	@ 0x44
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000f00:	9013      	str	r0, [sp, #76]	@ 0x4c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000f02:	9019      	str	r0, [sp, #100]	@ 0x64
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig) != HAL_OK)
 8000f04:	a90d      	add	r1, sp, #52	@ 0x34
 8000f06:	4620      	mov	r0, r4
 8000f08:	f002 f9d4 	bl	80032b4 <HAL_TIMEx_ConfigBreakDeadTime>
 8000f0c:	4605      	mov	r5, r0
 8000f0e:	b108      	cbz	r0, 8000f14 <main+0x224>
 8000f10:	b672      	cpsid	i
  while (1)
 8000f12:	e7fe      	b.n	8000f12 <main+0x222>
  HAL_TIM_MspPostInit(&htim16);
 8000f14:	4620      	mov	r0, r4
 8000f16:	f000 f8ff 	bl	8001118 <HAL_TIM_MspPostInit>
  hi2s3.Instance = SPI3;
 8000f1a:	4813      	ldr	r0, [pc, #76]	@ (8000f68 <main+0x278>)
 8000f1c:	4b13      	ldr	r3, [pc, #76]	@ (8000f6c <main+0x27c>)
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 8000f1e:	6105      	str	r5, [r0, #16]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8000f20:	e9c0 3600 	strd	r3, r6, [r0]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 8000f24:	f64a 4344 	movw	r3, #44100	@ 0xac44
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000f28:	e9c0 5502 	strd	r5, r5, [r0, #8]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8000f2c:	e9c0 3505 	strd	r3, r5, [r0, #20]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8000f30:	f000 fc7b 	bl	800182a <HAL_I2S_Init>
 8000f34:	b108      	cbz	r0, 8000f3a <main+0x24a>
 8000f36:	b672      	cpsid	i
  while (1)
 8000f38:	e7fe      	b.n	8000f38 <main+0x248>
  PWM_set_Freq_DutyCycle(freq_BLK,100);
 8000f3a:	4b0d      	ldr	r3, [pc, #52]	@ (8000f70 <main+0x280>)
 8000f3c:	2164      	movs	r1, #100	@ 0x64
 8000f3e:	8818      	ldrh	r0, [r3, #0]
 8000f40:	f7ff feb0 	bl	8000ca4 <PWM_set_Freq_DutyCycle>
  ST7789_Init();
 8000f44:	f002 fb0c 	bl	8003560 <ST7789_Init>
	  Measure_FPS_Time();
 8000f48:	f002 fc48 	bl	80037dc <Measure_FPS_Time>
  while (1)
 8000f4c:	e7fc      	b.n	8000f48 <main+0x258>
 8000f4e:	bf00      	nop
 8000f50:	40021000 	.word	0x40021000
 8000f54:	48000400 	.word	0x48000400
 8000f58:	40013000 	.word	0x40013000
 8000f5c:	200002ac 	.word	0x200002ac
 8000f60:	20000200 	.word	0x20000200
 8000f64:	40014400 	.word	0x40014400
 8000f68:	20000310 	.word	0x20000310
 8000f6c:	40003c00 	.word	0x40003c00
 8000f70:	20000000 	.word	0x20000000

08000f74 <Error_Handler>:
 8000f74:	b672      	cpsid	i
  while (1)
 8000f76:	e7fe      	b.n	8000f76 <Error_Handler+0x2>

08000f78 <HAL_MspInit>:

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f78:	4b0b      	ldr	r3, [pc, #44]	@ (8000fa8 <HAL_MspInit+0x30>)
 8000f7a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8000f7c:	f042 0201 	orr.w	r2, r2, #1
{
 8000f80:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f82:	661a      	str	r2, [r3, #96]	@ 0x60
 8000f84:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8000f86:	f002 0201 	and.w	r2, r2, #1
 8000f8a:	9200      	str	r2, [sp, #0]
 8000f8c:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f8e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8000f90:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8000f94:	659a      	str	r2, [r3, #88]	@ 0x58
 8000f96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f98:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f9c:	9301      	str	r3, [sp, #4]
 8000f9e:	9b01      	ldr	r3, [sp, #4]
  HAL_PWREx_DisableUCPDDeadBattery();

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000fa0:	b002      	add	sp, #8
  HAL_PWREx_DisableUCPDDeadBattery();
 8000fa2:	f000 bd0d 	b.w	80019c0 <HAL_PWREx_DisableUCPDDeadBattery>
 8000fa6:	bf00      	nop
 8000fa8:	40021000 	.word	0x40021000

08000fac <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8000fac:	b570      	push	{r4, r5, r6, lr}
 8000fae:	b09a      	sub	sp, #104	@ 0x68
 8000fb0:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fb2:	2214      	movs	r2, #20
 8000fb4:	2100      	movs	r1, #0
 8000fb6:	a804      	add	r0, sp, #16
 8000fb8:	f003 f9f3 	bl	80043a2 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000fbc:	2244      	movs	r2, #68	@ 0x44
 8000fbe:	2100      	movs	r1, #0
 8000fc0:	a809      	add	r0, sp, #36	@ 0x24
 8000fc2:	f003 f9ee 	bl	80043a2 <memset>
  if(hi2s->Instance==SPI3)
 8000fc6:	6822      	ldr	r2, [r4, #0]
 8000fc8:	4b21      	ldr	r3, [pc, #132]	@ (8001050 <HAL_I2S_MspInit+0xa4>)
 8000fca:	429a      	cmp	r2, r3
 8000fcc:	d13d      	bne.n	800104a <HAL_I2S_MspInit+0x9e>

    /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000fce:	f44f 6300 	mov.w	r3, #2048	@ 0x800
    PeriphClkInit.I2sClockSelection = RCC_I2SCLKSOURCE_SYSCLK;
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000fd2:	a809      	add	r0, sp, #36	@ 0x24
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000fd4:	9309      	str	r3, [sp, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000fd6:	f001 f85b 	bl	8002090 <HAL_RCCEx_PeriphCLKConfig>
 8000fda:	b108      	cbz	r0, 8000fe0 <HAL_I2S_MspInit+0x34>
    {
      Error_Handler();
 8000fdc:	f7ff ffca 	bl	8000f74 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000fe0:	4b1c      	ldr	r3, [pc, #112]	@ (8001054 <HAL_I2S_MspInit+0xa8>)
 8000fe2:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8000fe4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8000fe8:	659a      	str	r2, [r3, #88]	@ 0x58
 8000fea:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8000fec:	f402 4200 	and.w	r2, r2, #32768	@ 0x8000
 8000ff0:	9201      	str	r2, [sp, #4]
 8000ff2:	9a01      	ldr	r2, [sp, #4]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ff4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000ff6:	f042 0201 	orr.w	r2, r2, #1
 8000ffa:	64da      	str	r2, [r3, #76]	@ 0x4c
 8000ffc:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000ffe:	f002 0201 	and.w	r2, r2, #1
 8001002:	9202      	str	r2, [sp, #8]
 8001004:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001006:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001008:	f042 0202 	orr.w	r2, r2, #2
 800100c:	64da      	str	r2, [r3, #76]	@ 0x4c
 800100e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001010:	f003 0302 	and.w	r3, r3, #2
 8001014:	9303      	str	r3, [sp, #12]
 8001016:	9b03      	ldr	r3, [sp, #12]
    PA4     ------> I2S3_WS
    PB3     ------> I2S3_CK
    PB5     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001018:	2310      	movs	r3, #16
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800101a:	eb0d 0103 	add.w	r1, sp, r3
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800101e:	2602      	movs	r6, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001020:	2400      	movs	r4, #0
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001022:	2506      	movs	r5, #6
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001024:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001028:	e9cd 3604 	strd	r3, r6, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800102c:	e9cd 4406 	strd	r4, r4, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001030:	9508      	str	r5, [sp, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001032:	f000 fb2b 	bl	800168c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 8001036:	2328      	movs	r3, #40	@ 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001038:	4807      	ldr	r0, [pc, #28]	@ (8001058 <HAL_I2S_MspInit+0xac>)
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800103a:	9508      	str	r5, [sp, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800103c:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800103e:	e9cd 3604 	strd	r3, r6, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001042:	e9cd 4406 	strd	r4, r4, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001046:	f000 fb21 	bl	800168c <HAL_GPIO_Init>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 800104a:	b01a      	add	sp, #104	@ 0x68
 800104c:	bd70      	pop	{r4, r5, r6, pc}
 800104e:	bf00      	nop
 8001050:	40003c00 	.word	0x40003c00
 8001054:	40021000 	.word	0x40021000
 8001058:	48000400 	.word	0x48000400

0800105c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800105c:	b530      	push	{r4, r5, lr}
 800105e:	4605      	mov	r5, r0
 8001060:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001062:	2214      	movs	r2, #20
 8001064:	2100      	movs	r1, #0
 8001066:	a803      	add	r0, sp, #12
 8001068:	f003 f99b 	bl	80043a2 <memset>
  if(hspi->Instance==SPI1)
 800106c:	682a      	ldr	r2, [r5, #0]
 800106e:	4b1d      	ldr	r3, [pc, #116]	@ (80010e4 <HAL_SPI_MspInit+0x88>)
 8001070:	429a      	cmp	r2, r3
 8001072:	d135      	bne.n	80010e0 <HAL_SPI_MspInit+0x84>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001074:	f503 4360 	add.w	r3, r3, #57344	@ 0xe000
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001078:	a903      	add	r1, sp, #12
    __HAL_RCC_SPI1_CLK_ENABLE();
 800107a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel1;
 800107c:	4c1a      	ldr	r4, [pc, #104]	@ (80010e8 <HAL_SPI_MspInit+0x8c>)
    __HAL_RCC_SPI1_CLK_ENABLE();
 800107e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8001082:	661a      	str	r2, [r3, #96]	@ 0x60
 8001084:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001086:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 800108a:	9201      	str	r2, [sp, #4]
 800108c:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800108e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001090:	f042 0201 	orr.w	r2, r2, #1
 8001094:	64da      	str	r2, [r3, #76]	@ 0x4c
 8001096:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001098:	f003 0301 	and.w	r3, r3, #1
 800109c:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800109e:	22a0      	movs	r2, #160	@ 0xa0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010a0:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010a2:	2302      	movs	r3, #2
 80010a4:	e9cd 2303 	strd	r2, r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010a8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80010ac:	2305      	movs	r3, #5
 80010ae:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010b0:	f000 faec 	bl	800168c <HAL_GPIO_Init>
    hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 80010b4:	490d      	ldr	r1, [pc, #52]	@ (80010ec <HAL_SPI_MspInit+0x90>)
 80010b6:	230b      	movs	r3, #11
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80010b8:	2010      	movs	r0, #16
    hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 80010ba:	e9c4 1300 	strd	r1, r3, [r4]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80010be:	2300      	movs	r3, #0
 80010c0:	e9c4 0302 	strd	r0, r3, [r4, #8]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80010c4:	2280      	movs	r2, #128	@ 0x80
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 80010c6:	4620      	mov	r0, r4
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80010c8:	e9c4 2304 	strd	r2, r3, [r4, #16]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 80010cc:	e9c4 3306 	strd	r3, r3, [r4, #24]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80010d0:	6223      	str	r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 80010d2:	f000 f9e3 	bl	800149c <HAL_DMA_Init>
 80010d6:	b108      	cbz	r0, 80010dc <HAL_SPI_MspInit+0x80>
    {
      Error_Handler();
 80010d8:	f7ff ff4c 	bl	8000f74 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 80010dc:	656c      	str	r4, [r5, #84]	@ 0x54
 80010de:	62a5      	str	r5, [r4, #40]	@ 0x28

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 80010e0:	b009      	add	sp, #36	@ 0x24
 80010e2:	bd30      	pop	{r4, r5, pc}
 80010e4:	40013000 	.word	0x40013000
 80010e8:	2000024c 	.word	0x2000024c
 80010ec:	40020008 	.word	0x40020008

080010f0 <HAL_TIM_Base_MspInit>:
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM16)
 80010f0:	6802      	ldr	r2, [r0, #0]
 80010f2:	4b08      	ldr	r3, [pc, #32]	@ (8001114 <HAL_TIM_Base_MspInit+0x24>)
 80010f4:	429a      	cmp	r2, r3
{
 80010f6:	b082      	sub	sp, #8
  if(htim_base->Instance==TIM16)
 80010f8:	d10a      	bne.n	8001110 <HAL_TIM_Base_MspInit+0x20>
  {
    /* USER CODE BEGIN TIM16_MspInit 0 */

    /* USER CODE END TIM16_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM16_CLK_ENABLE();
 80010fa:	f503 434c 	add.w	r3, r3, #52224	@ 0xcc00
 80010fe:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001100:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8001104:	661a      	str	r2, [r3, #96]	@ 0x60
 8001106:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001108:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800110c:	9301      	str	r3, [sp, #4]
 800110e:	9b01      	ldr	r3, [sp, #4]

    /* USER CODE END TIM16_MspInit 1 */

  }

}
 8001110:	b002      	add	sp, #8
 8001112:	4770      	bx	lr
 8001114:	40014400 	.word	0x40014400

08001118 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001118:	b510      	push	{r4, lr}
 800111a:	4604      	mov	r4, r0
 800111c:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800111e:	2214      	movs	r2, #20
 8001120:	2100      	movs	r1, #0
 8001122:	a801      	add	r0, sp, #4
 8001124:	f003 f93d 	bl	80043a2 <memset>
  if(htim->Instance==TIM16)
 8001128:	6822      	ldr	r2, [r4, #0]
 800112a:	4b0d      	ldr	r3, [pc, #52]	@ (8001160 <HAL_TIM_MspPostInit+0x48>)
 800112c:	429a      	cmp	r2, r3
 800112e:	d115      	bne.n	800115c <HAL_TIM_MspPostInit+0x44>
  {
    /* USER CODE BEGIN TIM16_MspPostInit 0 */

    /* USER CODE END TIM16_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001130:	f503 434c 	add.w	r3, r3, #52224	@ 0xcc00
    GPIO_InitStruct.Pin = LCD_BLK_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM16;
    HAL_GPIO_Init(LCD_BLK_GPIO_Port, &GPIO_InitStruct);
 8001134:	a901      	add	r1, sp, #4
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001136:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001138:	f042 0201 	orr.w	r2, r2, #1
 800113c:	64da      	str	r2, [r3, #76]	@ 0x4c
 800113e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001140:	f003 0301 	and.w	r3, r3, #1
 8001144:	9300      	str	r3, [sp, #0]
 8001146:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001148:	2240      	movs	r2, #64	@ 0x40
 800114a:	2302      	movs	r3, #2
 800114c:	e9cd 2301 	strd	r2, r3, [sp, #4]
    HAL_GPIO_Init(LCD_BLK_GPIO_Port, &GPIO_InitStruct);
 8001150:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM16;
 8001154:	2301      	movs	r3, #1
 8001156:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(LCD_BLK_GPIO_Port, &GPIO_InitStruct);
 8001158:	f000 fa98 	bl	800168c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM16_MspPostInit 1 */

    /* USER CODE END TIM16_MspPostInit 1 */
  }

}
 800115c:	b006      	add	sp, #24
 800115e:	bd10      	pop	{r4, pc}
 8001160:	40014400 	.word	0x40014400

08001164 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001164:	e7fe      	b.n	8001164 <NMI_Handler>

08001166 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001166:	e7fe      	b.n	8001166 <HardFault_Handler>

08001168 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001168:	e7fe      	b.n	8001168 <MemManage_Handler>

0800116a <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800116a:	e7fe      	b.n	800116a <BusFault_Handler>

0800116c <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800116c:	e7fe      	b.n	800116c <UsageFault_Handler>

0800116e <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800116e:	4770      	bx	lr

08001170 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
 8001170:	4770      	bx	lr

08001172 <PendSV_Handler>:
}

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 8001172:	4770      	bx	lr

08001174 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001174:	f000 b8c8 	b.w	8001308 <HAL_IncTick>

08001178 <DMA1_Channel1_IRQHandler>:
void DMA1_Channel1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8001178:	4801      	ldr	r0, [pc, #4]	@ (8001180 <DMA1_Channel1_IRQHandler+0x8>)
 800117a:	f000 ba3d 	b.w	80015f8 <HAL_DMA_IRQHandler>
 800117e:	bf00      	nop
 8001180:	2000024c 	.word	0x2000024c

08001184 <_getpid>:
}

int _getpid(void)
{
  return 1;
}
 8001184:	2001      	movs	r0, #1
 8001186:	4770      	bx	lr

08001188 <_kill>:

int _kill(int pid, int sig)
{
 8001188:	b508      	push	{r3, lr}
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800118a:	f003 f95d 	bl	8004448 <__errno>
 800118e:	2316      	movs	r3, #22
 8001190:	6003      	str	r3, [r0, #0]
  return -1;
}
 8001192:	f04f 30ff 	mov.w	r0, #4294967295
 8001196:	bd08      	pop	{r3, pc}

08001198 <_exit>:

void _exit (int status)
{
 8001198:	b508      	push	{r3, lr}
  errno = EINVAL;
 800119a:	f003 f955 	bl	8004448 <__errno>
 800119e:	2316      	movs	r3, #22
 80011a0:	6003      	str	r3, [r0, #0]
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
 80011a2:	e7fe      	b.n	80011a2 <_exit+0xa>

080011a4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80011a4:	b570      	push	{r4, r5, r6, lr}
 80011a6:	460d      	mov	r5, r1
 80011a8:	4614      	mov	r4, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011aa:	460e      	mov	r6, r1
 80011ac:	1b73      	subs	r3, r6, r5
 80011ae:	429c      	cmp	r4, r3
 80011b0:	dc01      	bgt.n	80011b6 <_read+0x12>
  {
    *ptr++ = __io_getchar();
  }

  return len;
}
 80011b2:	4620      	mov	r0, r4
 80011b4:	bd70      	pop	{r4, r5, r6, pc}
    *ptr++ = __io_getchar();
 80011b6:	f3af 8000 	nop.w
 80011ba:	f806 0b01 	strb.w	r0, [r6], #1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011be:	e7f5      	b.n	80011ac <_read+0x8>

080011c0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80011c0:	b570      	push	{r4, r5, r6, lr}
 80011c2:	460d      	mov	r5, r1
 80011c4:	4614      	mov	r4, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011c6:	460e      	mov	r6, r1
 80011c8:	1b73      	subs	r3, r6, r5
 80011ca:	429c      	cmp	r4, r3
 80011cc:	dc01      	bgt.n	80011d2 <_write+0x12>
  {
    __io_putchar(*ptr++);
  }
  return len;
}
 80011ce:	4620      	mov	r0, r4
 80011d0:	bd70      	pop	{r4, r5, r6, pc}
    __io_putchar(*ptr++);
 80011d2:	f816 0b01 	ldrb.w	r0, [r6], #1
 80011d6:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011da:	e7f5      	b.n	80011c8 <_write+0x8>

080011dc <_close>:

int _close(int file)
{
  (void)file;
  return -1;
}
 80011dc:	f04f 30ff 	mov.w	r0, #4294967295
 80011e0:	4770      	bx	lr

080011e2 <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 80011e2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80011e6:	604b      	str	r3, [r1, #4]
  return 0;
}
 80011e8:	2000      	movs	r0, #0
 80011ea:	4770      	bx	lr

080011ec <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 80011ec:	2001      	movs	r0, #1
 80011ee:	4770      	bx	lr

080011f0 <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 80011f0:	2000      	movs	r0, #0
 80011f2:	4770      	bx	lr

080011f4 <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80011f4:	4a0b      	ldr	r2, [pc, #44]	@ (8001224 <_sbrk+0x30>)
 80011f6:	6811      	ldr	r1, [r2, #0]
{
 80011f8:	b510      	push	{r4, lr}
 80011fa:	4603      	mov	r3, r0
  if (NULL == __sbrk_heap_end)
 80011fc:	b909      	cbnz	r1, 8001202 <_sbrk+0xe>
  {
    __sbrk_heap_end = &_end;
 80011fe:	490a      	ldr	r1, [pc, #40]	@ (8001228 <_sbrk+0x34>)
 8001200:	6011      	str	r1, [r2, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001202:	6810      	ldr	r0, [r2, #0]
 8001204:	4909      	ldr	r1, [pc, #36]	@ (800122c <_sbrk+0x38>)
 8001206:	4c0a      	ldr	r4, [pc, #40]	@ (8001230 <_sbrk+0x3c>)
 8001208:	4403      	add	r3, r0
 800120a:	1b09      	subs	r1, r1, r4
 800120c:	428b      	cmp	r3, r1
 800120e:	d906      	bls.n	800121e <_sbrk+0x2a>
  {
    errno = ENOMEM;
 8001210:	f003 f91a 	bl	8004448 <__errno>
 8001214:	230c      	movs	r3, #12
 8001216:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8001218:	f04f 30ff 	mov.w	r0, #4294967295

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 800121c:	bd10      	pop	{r4, pc}
  __sbrk_heap_end += incr;
 800121e:	6013      	str	r3, [r2, #0]
  return (void *)prev_heap_end;
 8001220:	e7fc      	b.n	800121c <_sbrk+0x28>
 8001222:	bf00      	nop
 8001224:	2000034c 	.word	0x2000034c
 8001228:	20001da0 	.word	0x20001da0
 800122c:	20008000 	.word	0x20008000
 8001230:	00000400 	.word	0x00000400

08001234 <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001234:	4a03      	ldr	r2, [pc, #12]	@ (8001244 <SystemInit+0x10>)
 8001236:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 800123a:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800123e:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001242:	4770      	bx	lr
 8001244:	e000ed00 	.word	0xe000ed00

08001248 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001248:	480d      	ldr	r0, [pc, #52]	@ (8001280 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800124a:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 800124c:	f7ff fff2 	bl	8001234 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001250:	480c      	ldr	r0, [pc, #48]	@ (8001284 <LoopForever+0x6>)
  ldr r1, =_edata
 8001252:	490d      	ldr	r1, [pc, #52]	@ (8001288 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001254:	4a0d      	ldr	r2, [pc, #52]	@ (800128c <LoopForever+0xe>)
  movs r3, #0
 8001256:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001258:	e002      	b.n	8001260 <LoopCopyDataInit>

0800125a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800125a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800125c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800125e:	3304      	adds	r3, #4

08001260 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001260:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001262:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001264:	d3f9      	bcc.n	800125a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001266:	4a0a      	ldr	r2, [pc, #40]	@ (8001290 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001268:	4c0a      	ldr	r4, [pc, #40]	@ (8001294 <LoopForever+0x16>)
  movs r3, #0
 800126a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800126c:	e001      	b.n	8001272 <LoopFillZerobss>

0800126e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800126e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001270:	3204      	adds	r2, #4

08001272 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001272:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001274:	d3fb      	bcc.n	800126e <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8001276:	f003 f8ed 	bl	8004454 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800127a:	f7ff fd39 	bl	8000cf0 <main>

0800127e <LoopForever>:

LoopForever:
    b LoopForever
 800127e:	e7fe      	b.n	800127e <LoopForever>
  ldr   r0, =_estack
 8001280:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8001284:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001288:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 800128c:	08007c7c 	.word	0x08007c7c
  ldr r2, =_sbss
 8001290:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 8001294:	20001da0 	.word	0x20001da0

08001298 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001298:	e7fe      	b.n	8001298 <ADC1_2_IRQHandler>
	...

0800129c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800129c:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  if (uwTickFreq != 0U)
 800129e:	4b0f      	ldr	r3, [pc, #60]	@ (80012dc <HAL_InitTick+0x40>)
 80012a0:	681a      	ldr	r2, [r3, #0]
{
 80012a2:	4605      	mov	r5, r0
  if (uwTickFreq != 0U)
 80012a4:	b90a      	cbnz	r2, 80012aa <HAL_InitTick+0xe>
        status = HAL_ERROR;
      }
    }
    else
    {
      status = HAL_ERROR;
 80012a6:	2001      	movs	r0, #1
    status = HAL_ERROR;
  }

  /* Return function status */
  return status;
}
 80012a8:	bd38      	pop	{r3, r4, r5, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80012aa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80012ae:	fbb3 f3f2 	udiv	r3, r3, r2
 80012b2:	4a0b      	ldr	r2, [pc, #44]	@ (80012e0 <HAL_InitTick+0x44>)
 80012b4:	6810      	ldr	r0, [r2, #0]
 80012b6:	fbb0 f0f3 	udiv	r0, r0, r3
 80012ba:	f000 f89d 	bl	80013f8 <HAL_SYSTICK_Config>
 80012be:	4604      	mov	r4, r0
 80012c0:	2800      	cmp	r0, #0
 80012c2:	d1f0      	bne.n	80012a6 <HAL_InitTick+0xa>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80012c4:	2d0f      	cmp	r5, #15
 80012c6:	d8ee      	bhi.n	80012a6 <HAL_InitTick+0xa>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80012c8:	4602      	mov	r2, r0
 80012ca:	4629      	mov	r1, r5
 80012cc:	f04f 30ff 	mov.w	r0, #4294967295
 80012d0:	f000 f852 	bl	8001378 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80012d4:	4b03      	ldr	r3, [pc, #12]	@ (80012e4 <HAL_InitTick+0x48>)
 80012d6:	4620      	mov	r0, r4
 80012d8:	601d      	str	r5, [r3, #0]
  return status;
 80012da:	e7e5      	b.n	80012a8 <HAL_InitTick+0xc>
 80012dc:	20000008 	.word	0x20000008
 80012e0:	20000004 	.word	0x20000004
 80012e4:	2000000c 	.word	0x2000000c

080012e8 <HAL_Init>:
{
 80012e8:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80012ea:	2003      	movs	r0, #3
 80012ec:	f000 f832 	bl	8001354 <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80012f0:	200f      	movs	r0, #15
 80012f2:	f7ff ffd3 	bl	800129c <HAL_InitTick>
 80012f6:	4604      	mov	r4, r0
 80012f8:	b918      	cbnz	r0, 8001302 <HAL_Init+0x1a>
    HAL_MspInit();
 80012fa:	f7ff fe3d 	bl	8000f78 <HAL_MspInit>
}
 80012fe:	4620      	mov	r0, r4
 8001300:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 8001302:	2401      	movs	r4, #1
 8001304:	e7fb      	b.n	80012fe <HAL_Init+0x16>
	...

08001308 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8001308:	4a03      	ldr	r2, [pc, #12]	@ (8001318 <HAL_IncTick+0x10>)
 800130a:	4904      	ldr	r1, [pc, #16]	@ (800131c <HAL_IncTick+0x14>)
 800130c:	6813      	ldr	r3, [r2, #0]
 800130e:	6809      	ldr	r1, [r1, #0]
 8001310:	440b      	add	r3, r1
 8001312:	6013      	str	r3, [r2, #0]
}
 8001314:	4770      	bx	lr
 8001316:	bf00      	nop
 8001318:	20000350 	.word	0x20000350
 800131c:	20000008 	.word	0x20000008

08001320 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001320:	4b01      	ldr	r3, [pc, #4]	@ (8001328 <HAL_GetTick+0x8>)
 8001322:	6818      	ldr	r0, [r3, #0]
}
 8001324:	4770      	bx	lr
 8001326:	bf00      	nop
 8001328:	20000350 	.word	0x20000350

0800132c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800132c:	b538      	push	{r3, r4, r5, lr}
 800132e:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001330:	f7ff fff6 	bl	8001320 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001334:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 8001336:	bf1c      	itt	ne
 8001338:	4b05      	ldrne	r3, [pc, #20]	@ (8001350 <HAL_Delay+0x24>)
 800133a:	681b      	ldrne	r3, [r3, #0]
  uint32_t tickstart = HAL_GetTick();
 800133c:	4605      	mov	r5, r0
    wait += (uint32_t)(uwTickFreq);
 800133e:	bf18      	it	ne
 8001340:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001342:	f7ff ffed 	bl	8001320 <HAL_GetTick>
 8001346:	1b43      	subs	r3, r0, r5
 8001348:	42a3      	cmp	r3, r4
 800134a:	d3fa      	bcc.n	8001342 <HAL_Delay+0x16>
  {
  }
}
 800134c:	bd38      	pop	{r3, r4, r5, pc}
 800134e:	bf00      	nop
 8001350:	20000008 	.word	0x20000008

08001354 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001354:	4907      	ldr	r1, [pc, #28]	@ (8001374 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8001356:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001358:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800135c:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800135e:	0412      	lsls	r2, r2, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001360:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001364:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001366:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001368:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800136c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 8001370:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8001372:	4770      	bx	lr
 8001374:	e000ed00 	.word	0xe000ed00

08001378 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001378:	4b16      	ldr	r3, [pc, #88]	@ (80013d4 <HAL_NVIC_SetPriority+0x5c>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800137a:	b530      	push	{r4, r5, lr}
 800137c:	68dc      	ldr	r4, [r3, #12]
 800137e:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001382:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001386:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001388:	2b04      	cmp	r3, #4
 800138a:	bf28      	it	cs
 800138c:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800138e:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001390:	f04f 35ff 	mov.w	r5, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001394:	bf8c      	ite	hi
 8001396:	3c03      	subhi	r4, #3
 8001398:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800139a:	fa05 f303 	lsl.w	r3, r5, r3
 800139e:	ea21 0303 	bic.w	r3, r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80013a2:	40a5      	lsls	r5, r4
 80013a4:	ea22 0205 	bic.w	r2, r2, r5
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013a8:	40a3      	lsls	r3, r4
  if ((int32_t)(IRQn) >= 0)
 80013aa:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013ac:	ea43 0302 	orr.w	r3, r3, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013b0:	bfac      	ite	ge
 80013b2:	f100 4060 	addge.w	r0, r0, #3758096384	@ 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013b6:	4a08      	ldrlt	r2, [pc, #32]	@ (80013d8 <HAL_NVIC_SetPriority+0x60>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013b8:	ea4f 1303 	mov.w	r3, r3, lsl #4
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013bc:	bfb8      	it	lt
 80013be:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013c2:	b2db      	uxtb	r3, r3
 80013c4:	bfaa      	itet	ge
 80013c6:	f500 4061 	addge.w	r0, r0, #57600	@ 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013ca:	5413      	strblt	r3, [r2, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013cc:	f880 3300 	strbge.w	r3, [r0, #768]	@ 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80013d0:	bd30      	pop	{r4, r5, pc}
 80013d2:	bf00      	nop
 80013d4:	e000ed00 	.word	0xe000ed00
 80013d8:	e000ed14 	.word	0xe000ed14

080013dc <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80013dc:	2800      	cmp	r0, #0
 80013de:	db07      	blt.n	80013f0 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80013e0:	4a04      	ldr	r2, [pc, #16]	@ (80013f4 <HAL_NVIC_EnableIRQ+0x18>)
 80013e2:	0941      	lsrs	r1, r0, #5
 80013e4:	2301      	movs	r3, #1
 80013e6:	f000 001f 	and.w	r0, r0, #31
 80013ea:	4083      	lsls	r3, r0
 80013ec:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 80013f0:	4770      	bx	lr
 80013f2:	bf00      	nop
 80013f4:	e000e100 	.word	0xe000e100

080013f8 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80013f8:	3801      	subs	r0, #1
 80013fa:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80013fe:	d20b      	bcs.n	8001418 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001400:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001404:	4a05      	ldr	r2, [pc, #20]	@ (800141c <HAL_SYSTICK_Config+0x24>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001406:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001408:	21f0      	movs	r1, #240	@ 0xf0
 800140a:	f882 1023 	strb.w	r1, [r2, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800140e:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001410:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001412:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001414:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001416:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8001418:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800141a:	4770      	bx	lr
 800141c:	e000ed00 	.word	0xe000ed00

08001420 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001420:	b570      	push	{r4, r5, r6, lr}
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001422:	e9d0 4513 	ldrd	r4, r5, [r0, #76]	@ 0x4c
 8001426:	6065      	str	r5, [r4, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8001428:	6d44      	ldr	r4, [r0, #84]	@ 0x54
 800142a:	b114      	cbz	r4, 8001432 <DMA_SetConfig+0x12>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800142c:	e9d0 4516 	ldrd	r4, r5, [r0, #88]	@ 0x58
 8001430:	6065      	str	r5, [r4, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8001432:	e9d0 5410 	ldrd	r5, r4, [r0, #64]	@ 0x40
 8001436:	f004 061f 	and.w	r6, r4, #31
 800143a:	2401      	movs	r4, #1
 800143c:	40b4      	lsls	r4, r6
 800143e:	606c      	str	r4, [r5, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001440:	6804      	ldr	r4, [r0, #0]
 8001442:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001444:	6883      	ldr	r3, [r0, #8]
 8001446:	2b10      	cmp	r3, #16
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001448:	bf0b      	itete	eq
 800144a:	60a2      	streq	r2, [r4, #8]
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 800144c:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 800144e:	60e1      	streq	r1, [r4, #12]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 8001450:	60e2      	strne	r2, [r4, #12]
  }
}
 8001452:	bd70      	pop	{r4, r5, r6, pc}

08001454 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001454:	b510      	push	{r4, lr}
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8001456:	6803      	ldr	r3, [r0, #0]
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8001458:	490c      	ldr	r1, [pc, #48]	@ (800148c <DMA_CalcDMAMUXChannelBaseAndMask+0x38>)
 800145a:	4c0d      	ldr	r4, [pc, #52]	@ (8001490 <DMA_CalcDMAMUXChannelBaseAndMask+0x3c>)
 800145c:	4a0d      	ldr	r2, [pc, #52]	@ (8001494 <DMA_CalcDMAMUXChannelBaseAndMask+0x40>)
 800145e:	42a3      	cmp	r3, r4
 8001460:	bf98      	it	ls
 8001462:	460a      	movls	r2, r1
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8001464:	6c41      	ldr	r1, [r0, #68]	@ 0x44
 8001466:	f021 0103 	bic.w	r1, r1, #3
 800146a:	440a      	add	r2, r1
 800146c:	6482      	str	r2, [r0, #72]	@ 0x48
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800146e:	b2db      	uxtb	r3, r3
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8001470:	4a09      	ldr	r2, [pc, #36]	@ (8001498 <DMA_CalcDMAMUXChannelBaseAndMask+0x44>)
 8001472:	64c2      	str	r2, [r0, #76]	@ 0x4c
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8001474:	3b08      	subs	r3, #8
 8001476:	2214      	movs	r2, #20
 8001478:	fbb3 f3f2 	udiv	r3, r3, r2
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800147c:	2201      	movs	r2, #1
 800147e:	f003 031f 	and.w	r3, r3, #31
 8001482:	fa02 f303 	lsl.w	r3, r2, r3
 8001486:	6503      	str	r3, [r0, #80]	@ 0x50
}
 8001488:	bd10      	pop	{r4, pc}
 800148a:	bf00      	nop
 800148c:	40020800 	.word	0x40020800
 8001490:	40020407 	.word	0x40020407
 8001494:	40020820 	.word	0x40020820
 8001498:	40020880 	.word	0x40020880

0800149c <HAL_DMA_Init>:
{
 800149c:	b538      	push	{r3, r4, r5, lr}
  if (hdma == NULL)
 800149e:	2800      	cmp	r0, #0
 80014a0:	d057      	beq.n	8001552 <HAL_DMA_Init+0xb6>
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80014a2:	6802      	ldr	r2, [r0, #0]
 80014a4:	4b2c      	ldr	r3, [pc, #176]	@ (8001558 <HAL_DMA_Init+0xbc>)
 80014a6:	429a      	cmp	r2, r3
 80014a8:	f04f 0114 	mov.w	r1, #20
 80014ac:	d845      	bhi.n	800153a <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80014ae:	4b2b      	ldr	r3, [pc, #172]	@ (800155c <HAL_DMA_Init+0xc0>)
 80014b0:	4413      	add	r3, r2
 80014b2:	fbb3 f3f1 	udiv	r3, r3, r1
 80014b6:	492a      	ldr	r1, [pc, #168]	@ (8001560 <HAL_DMA_Init+0xc4>)
 80014b8:	009b      	lsls	r3, r3, #2
    hdma->DmaBaseAddress = DMA1;
 80014ba:	e9c0 1310 	strd	r1, r3, [r0, #64]	@ 0x40
  hdma->State = HAL_DMA_STATE_BUSY;
 80014be:	2302      	movs	r3, #2
 80014c0:	f880 3025 	strb.w	r3, [r0, #37]	@ 0x25
  tmp |=  hdma->Init.Direction        |
 80014c4:	e9d0 4302 	ldrd	r4, r3, [r0, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80014c8:	6905      	ldr	r5, [r0, #16]
  tmp = hdma->Instance->CCR;
 80014ca:	6811      	ldr	r1, [r2, #0]
  tmp |=  hdma->Init.Direction        |
 80014cc:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80014ce:	432b      	orrs	r3, r5
 80014d0:	6945      	ldr	r5, [r0, #20]
 80014d2:	432b      	orrs	r3, r5
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80014d4:	6985      	ldr	r5, [r0, #24]
 80014d6:	432b      	orrs	r3, r5
 80014d8:	69c5      	ldr	r5, [r0, #28]
 80014da:	432b      	orrs	r3, r5
          hdma->Init.Mode                | hdma->Init.Priority;
 80014dc:	6a05      	ldr	r5, [r0, #32]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80014de:	f36f 110e 	bfc	r1, #4, #11
          hdma->Init.Mode                | hdma->Init.Priority;
 80014e2:	432b      	orrs	r3, r5
  tmp |=  hdma->Init.Direction        |
 80014e4:	430b      	orrs	r3, r1
  hdma->Instance->CCR = tmp;
 80014e6:	6013      	str	r3, [r2, #0]
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80014e8:	f7ff ffb4 	bl	8001454 <DMA_CalcDMAMUXChannelBaseAndMask>
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80014ec:	f5b4 4f80 	cmp.w	r4, #16384	@ 0x4000
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80014f0:	bf04      	itt	eq
 80014f2:	2300      	moveq	r3, #0
 80014f4:	6043      	streq	r3, [r0, #4]
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80014f6:	6843      	ldr	r3, [r0, #4]
 80014f8:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 80014fa:	b2da      	uxtb	r2, r3
 80014fc:	600a      	str	r2, [r1, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80014fe:	e9d0 1413 	ldrd	r1, r4, [r0, #76]	@ 0x4c
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8001502:	3b01      	subs	r3, #1
 8001504:	2b03      	cmp	r3, #3
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001506:	604c      	str	r4, [r1, #4]
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8001508:	d81e      	bhi.n	8001548 <HAL_DMA_Init+0xac>
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800150a:	4b16      	ldr	r3, [pc, #88]	@ (8001564 <HAL_DMA_Init+0xc8>)

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800150c:	4916      	ldr	r1, [pc, #88]	@ (8001568 <HAL_DMA_Init+0xcc>)
 800150e:	6581      	str	r1, [r0, #88]	@ 0x58
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8001510:	4413      	add	r3, r2
 8001512:	009b      	lsls	r3, r3, #2

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8001514:	2101      	movs	r1, #1
 8001516:	3a01      	subs	r2, #1
 8001518:	fa01 f202 	lsl.w	r2, r1, r2
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800151c:	2100      	movs	r1, #0
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800151e:	6543      	str	r3, [r0, #84]	@ 0x54
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8001520:	65c2      	str	r2, [r0, #92]	@ 0x5c
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8001522:	6019      	str	r1, [r3, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001524:	4b11      	ldr	r3, [pc, #68]	@ (800156c <HAL_DMA_Init+0xd0>)
 8001526:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001528:	2300      	movs	r3, #0
  hdma->State  = HAL_DMA_STATE_READY;
 800152a:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800152c:	63c3      	str	r3, [r0, #60]	@ 0x3c
  hdma->Lock = HAL_UNLOCKED;
 800152e:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
  hdma->State  = HAL_DMA_STATE_READY;
 8001532:	f880 2025 	strb.w	r2, [r0, #37]	@ 0x25
  return HAL_OK;
 8001536:	4618      	mov	r0, r3
}
 8001538:	bd38      	pop	{r3, r4, r5, pc}
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800153a:	4b0d      	ldr	r3, [pc, #52]	@ (8001570 <HAL_DMA_Init+0xd4>)
 800153c:	4413      	add	r3, r2
 800153e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001542:	490c      	ldr	r1, [pc, #48]	@ (8001574 <HAL_DMA_Init+0xd8>)
 8001544:	009b      	lsls	r3, r3, #2
    hdma->DmaBaseAddress = DMA2;
 8001546:	e7b8      	b.n	80014ba <HAL_DMA_Init+0x1e>
    hdma->DMAmuxRequestGen = 0U;
 8001548:	2300      	movs	r3, #0
    hdma->DMAmuxRequestGenStatus = 0U;
 800154a:	e9c0 3315 	strd	r3, r3, [r0, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800154e:	65c3      	str	r3, [r0, #92]	@ 0x5c
 8001550:	e7ea      	b.n	8001528 <HAL_DMA_Init+0x8c>
    return HAL_ERROR;
 8001552:	2001      	movs	r0, #1
 8001554:	e7f0      	b.n	8001538 <HAL_DMA_Init+0x9c>
 8001556:	bf00      	nop
 8001558:	40020407 	.word	0x40020407
 800155c:	bffdfff8 	.word	0xbffdfff8
 8001560:	40020000 	.word	0x40020000
 8001564:	1000823f 	.word	0x1000823f
 8001568:	40020940 	.word	0x40020940
 800156c:	40020900 	.word	0x40020900
 8001570:	bffdfbf8 	.word	0xbffdfbf8
 8001574:	40020400 	.word	0x40020400

08001578 <HAL_DMA_Start_IT>:
{
 8001578:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(hdma);
 800157a:	f890 5024 	ldrb.w	r5, [r0, #36]	@ 0x24
 800157e:	2d01      	cmp	r5, #1
{
 8001580:	4604      	mov	r4, r0
  __HAL_LOCK(hdma);
 8001582:	d037      	beq.n	80015f4 <HAL_DMA_Start_IT+0x7c>
 8001584:	2501      	movs	r5, #1
 8001586:	f880 5024 	strb.w	r5, [r0, #36]	@ 0x24
  if (HAL_DMA_STATE_READY == hdma->State)
 800158a:	f890 5025 	ldrb.w	r5, [r0, #37]	@ 0x25
 800158e:	2d01      	cmp	r5, #1
 8001590:	f04f 0500 	mov.w	r5, #0
 8001594:	d12c      	bne.n	80015f0 <HAL_DMA_Start_IT+0x78>
    hdma->State = HAL_DMA_STATE_BUSY;
 8001596:	2602      	movs	r6, #2
 8001598:	f880 6025 	strb.w	r6, [r0, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800159c:	63c5      	str	r5, [r0, #60]	@ 0x3c
    __HAL_DMA_DISABLE(hdma);
 800159e:	6805      	ldr	r5, [r0, #0]
 80015a0:	682e      	ldr	r6, [r5, #0]
 80015a2:	f026 0601 	bic.w	r6, r6, #1
 80015a6:	602e      	str	r6, [r5, #0]
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80015a8:	f7ff ff3a 	bl	8001420 <DMA_SetConfig>
    if (NULL != hdma->XferHalfCpltCallback)
 80015ac:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 80015ae:	b1bb      	cbz	r3, 80015e0 <HAL_DMA_Start_IT+0x68>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80015b0:	682b      	ldr	r3, [r5, #0]
 80015b2:	f043 030e 	orr.w	r3, r3, #14
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80015b6:	602b      	str	r3, [r5, #0]
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80015b8:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 80015ba:	681a      	ldr	r2, [r3, #0]
 80015bc:	03d2      	lsls	r2, r2, #15
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80015be:	bf42      	ittt	mi
 80015c0:	681a      	ldrmi	r2, [r3, #0]
 80015c2:	f442 7280 	orrmi.w	r2, r2, #256	@ 0x100
 80015c6:	601a      	strmi	r2, [r3, #0]
    if (hdma->DMAmuxRequestGen != 0U)
 80015c8:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80015ca:	b11b      	cbz	r3, 80015d4 <HAL_DMA_Start_IT+0x5c>
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80015cc:	681a      	ldr	r2, [r3, #0]
 80015ce:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80015d2:	601a      	str	r2, [r3, #0]
    __HAL_DMA_ENABLE(hdma);
 80015d4:	682b      	ldr	r3, [r5, #0]
 80015d6:	f043 0301 	orr.w	r3, r3, #1
 80015da:	602b      	str	r3, [r5, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80015dc:	2000      	movs	r0, #0
}
 80015de:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80015e0:	682b      	ldr	r3, [r5, #0]
 80015e2:	f023 0304 	bic.w	r3, r3, #4
 80015e6:	602b      	str	r3, [r5, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80015e8:	682b      	ldr	r3, [r5, #0]
 80015ea:	f043 030a 	orr.w	r3, r3, #10
 80015ee:	e7e2      	b.n	80015b6 <HAL_DMA_Start_IT+0x3e>
    __HAL_UNLOCK(hdma);
 80015f0:	f880 5024 	strb.w	r5, [r0, #36]	@ 0x24
  __HAL_LOCK(hdma);
 80015f4:	2002      	movs	r0, #2
 80015f6:	e7f2      	b.n	80015de <HAL_DMA_Start_IT+0x66>

080015f8 <HAL_DMA_IRQHandler>:
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80015f8:	6c01      	ldr	r1, [r0, #64]	@ 0x40
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80015fa:	6c42      	ldr	r2, [r0, #68]	@ 0x44
  uint32_t source_it = hdma->Instance->CCR;
 80015fc:	6803      	ldr	r3, [r0, #0]
{
 80015fe:	b470      	push	{r4, r5, r6}
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8001600:	f002 021f 	and.w	r2, r2, #31
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001604:	680e      	ldr	r6, [r1, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8001606:	681d      	ldr	r5, [r3, #0]
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8001608:	2404      	movs	r4, #4
 800160a:	4094      	lsls	r4, r2
 800160c:	4234      	tst	r4, r6
 800160e:	d00e      	beq.n	800162e <HAL_DMA_IRQHandler+0x36>
 8001610:	f015 0f04 	tst.w	r5, #4
 8001614:	d00b      	beq.n	800162e <HAL_DMA_IRQHandler+0x36>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001616:	681a      	ldr	r2, [r3, #0]
 8001618:	0692      	lsls	r2, r2, #26
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800161a:	bf5e      	ittt	pl
 800161c:	681a      	ldrpl	r2, [r3, #0]
 800161e:	f022 0204 	bicpl.w	r2, r2, #4
 8001622:	601a      	strpl	r2, [r3, #0]
    if (hdma->XferHalfCpltCallback != NULL)
 8001624:	6b03      	ldr	r3, [r0, #48]	@ 0x30
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8001626:	604c      	str	r4, [r1, #4]
    if (hdma->XferErrorCallback != NULL)
 8001628:	b373      	cbz	r3, 8001688 <HAL_DMA_IRQHandler+0x90>
}
 800162a:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 800162c:	4718      	bx	r3
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 800162e:	2402      	movs	r4, #2
 8001630:	4094      	lsls	r4, r2
 8001632:	4234      	tst	r4, r6
 8001634:	d012      	beq.n	800165c <HAL_DMA_IRQHandler+0x64>
           && (0U != (source_it & DMA_IT_TC)))
 8001636:	f015 0f02 	tst.w	r5, #2
 800163a:	d00f      	beq.n	800165c <HAL_DMA_IRQHandler+0x64>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800163c:	681a      	ldr	r2, [r3, #0]
 800163e:	0695      	lsls	r5, r2, #26
 8001640:	d406      	bmi.n	8001650 <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001642:	681a      	ldr	r2, [r3, #0]
 8001644:	f022 020a 	bic.w	r2, r2, #10
 8001648:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 800164a:	2301      	movs	r3, #1
 800164c:	f880 3025 	strb.w	r3, [r0, #37]	@ 0x25
    __HAL_UNLOCK(hdma);
 8001650:	2300      	movs	r3, #0
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8001652:	604c      	str	r4, [r1, #4]
    __HAL_UNLOCK(hdma);
 8001654:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
    if (hdma->XferCpltCallback != NULL)
 8001658:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 800165a:	e7e5      	b.n	8001628 <HAL_DMA_IRQHandler+0x30>
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 800165c:	2408      	movs	r4, #8
 800165e:	4094      	lsls	r4, r2
 8001660:	4234      	tst	r4, r6
 8001662:	d011      	beq.n	8001688 <HAL_DMA_IRQHandler+0x90>
           && (0U != (source_it & DMA_IT_TE)))
 8001664:	072c      	lsls	r4, r5, #28
 8001666:	d50f      	bpl.n	8001688 <HAL_DMA_IRQHandler+0x90>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001668:	681c      	ldr	r4, [r3, #0]
 800166a:	f024 040e 	bic.w	r4, r4, #14
 800166e:	601c      	str	r4, [r3, #0]
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8001670:	2301      	movs	r3, #1
 8001672:	fa03 f202 	lsl.w	r2, r3, r2
 8001676:	604a      	str	r2, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001678:	63c3      	str	r3, [r0, #60]	@ 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 800167a:	f880 3025 	strb.w	r3, [r0, #37]	@ 0x25
    __HAL_UNLOCK(hdma);
 800167e:	2300      	movs	r3, #0
 8001680:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
    if (hdma->XferErrorCallback != NULL)
 8001684:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8001686:	e7cf      	b.n	8001628 <HAL_DMA_IRQHandler+0x30>
}
 8001688:	bc70      	pop	{r4, r5, r6}
 800168a:	4770      	bx	lr

0800168c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800168c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001690:	f8df 9188 	ldr.w	r9, [pc, #392]	@ 800181c <HAL_GPIO_Init+0x190>
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001694:	4c5f      	ldr	r4, [pc, #380]	@ (8001814 <HAL_GPIO_Init+0x188>)
  uint32_t position = 0x00U;
 8001696:	2300      	movs	r3, #0
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001698:	680a      	ldr	r2, [r1, #0]
 800169a:	fa32 f503 	lsrs.w	r5, r2, r3
 800169e:	d102      	bne.n	80016a6 <HAL_GPIO_Init+0x1a>
      }
    }

    position++;
  }
}
 80016a0:	b003      	add	sp, #12
 80016a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80016a6:	2501      	movs	r5, #1
 80016a8:	fa05 f803 	lsl.w	r8, r5, r3
    if (iocurrent != 0x00u)
 80016ac:	ea18 0202 	ands.w	r2, r8, r2
 80016b0:	f000 80a4 	beq.w	80017fc <HAL_GPIO_Init+0x170>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80016b4:	684e      	ldr	r6, [r1, #4]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80016b6:	2703      	movs	r7, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80016b8:	f006 0503 	and.w	r5, r6, #3
 80016bc:	ea4f 0e43 	mov.w	lr, r3, lsl #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80016c0:	fa07 fc0e 	lsl.w	ip, r7, lr
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80016c4:	1e6f      	subs	r7, r5, #1
 80016c6:	2f01      	cmp	r7, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80016c8:	ea6f 0c0c 	mvn.w	ip, ip
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80016cc:	d834      	bhi.n	8001738 <HAL_GPIO_Init+0xac>
        temp = GPIOx->OSPEEDR;
 80016ce:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80016d0:	ea07 0a0c 	and.w	sl, r7, ip
        temp |= (GPIO_Init->Speed << (position * 2U));
 80016d4:	68cf      	ldr	r7, [r1, #12]
 80016d6:	fa07 f70e 	lsl.w	r7, r7, lr
 80016da:	ea47 070a 	orr.w	r7, r7, sl
        GPIOx->OSPEEDR = temp;
 80016de:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 80016e0:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80016e2:	ea27 0808 	bic.w	r8, r7, r8
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80016e6:	f3c6 1700 	ubfx	r7, r6, #4, #1
 80016ea:	409f      	lsls	r7, r3
 80016ec:	ea47 0708 	orr.w	r7, r7, r8
        GPIOx->OTYPER = temp;
 80016f0:	6047      	str	r7, [r0, #4]
        temp = GPIOx->PUPDR;
 80016f2:	68c7      	ldr	r7, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80016f4:	ea07 080c 	and.w	r8, r7, ip
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80016f8:	688f      	ldr	r7, [r1, #8]
 80016fa:	fa07 f70e 	lsl.w	r7, r7, lr
 80016fe:	ea47 0708 	orr.w	r7, r7, r8
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001702:	2d02      	cmp	r5, #2
        GPIOx->PUPDR = temp;
 8001704:	60c7      	str	r7, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001706:	d119      	bne.n	800173c <HAL_GPIO_Init+0xb0>
        temp = GPIOx->AFR[position >> 3U];
 8001708:	ea4f 08d3 	mov.w	r8, r3, lsr #3
 800170c:	eb00 0888 	add.w	r8, r0, r8, lsl #2
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001710:	f003 0a07 	and.w	sl, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 8001714:	f8d8 7020 	ldr.w	r7, [r8, #32]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001718:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
 800171c:	f04f 0b0f 	mov.w	fp, #15
 8001720:	fa0b fb0a 	lsl.w	fp, fp, sl
 8001724:	ea27 0b0b 	bic.w	fp, r7, fp
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001728:	690f      	ldr	r7, [r1, #16]
 800172a:	fa07 f70a 	lsl.w	r7, r7, sl
 800172e:	ea47 070b 	orr.w	r7, r7, fp
        GPIOx->AFR[position >> 3U] = temp;
 8001732:	f8c8 7020 	str.w	r7, [r8, #32]
 8001736:	e001      	b.n	800173c <HAL_GPIO_Init+0xb0>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001738:	2d03      	cmp	r5, #3
 800173a:	d1da      	bne.n	80016f2 <HAL_GPIO_Init+0x66>
      temp = GPIOx->MODER;
 800173c:	6807      	ldr	r7, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800173e:	fa05 f50e 	lsl.w	r5, r5, lr
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001742:	ea07 070c 	and.w	r7, r7, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001746:	433d      	orrs	r5, r7
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001748:	f416 3f40 	tst.w	r6, #196608	@ 0x30000
      GPIOx->MODER = temp;
 800174c:	6005      	str	r5, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800174e:	d055      	beq.n	80017fc <HAL_GPIO_Init+0x170>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001750:	f8d9 5060 	ldr.w	r5, [r9, #96]	@ 0x60
 8001754:	f045 0501 	orr.w	r5, r5, #1
 8001758:	f8c9 5060 	str.w	r5, [r9, #96]	@ 0x60
 800175c:	f8d9 5060 	ldr.w	r5, [r9, #96]	@ 0x60
 8001760:	f023 0703 	bic.w	r7, r3, #3
 8001764:	f107 4780 	add.w	r7, r7, #1073741824	@ 0x40000000
 8001768:	f005 0501 	and.w	r5, r5, #1
 800176c:	f507 3780 	add.w	r7, r7, #65536	@ 0x10000
 8001770:	9501      	str	r5, [sp, #4]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001772:	f003 0c03 	and.w	ip, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001776:	9d01      	ldr	r5, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 8001778:	68bd      	ldr	r5, [r7, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800177a:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 800177e:	f04f 0e0f 	mov.w	lr, #15
 8001782:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001786:	f1b0 4f90 	cmp.w	r0, #1207959552	@ 0x48000000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800178a:	ea25 0e0e 	bic.w	lr, r5, lr
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800178e:	d037      	beq.n	8001800 <HAL_GPIO_Init+0x174>
 8001790:	4d21      	ldr	r5, [pc, #132]	@ (8001818 <HAL_GPIO_Init+0x18c>)
 8001792:	42a8      	cmp	r0, r5
 8001794:	d036      	beq.n	8001804 <HAL_GPIO_Init+0x178>
 8001796:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 800179a:	42a8      	cmp	r0, r5
 800179c:	d034      	beq.n	8001808 <HAL_GPIO_Init+0x17c>
 800179e:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80017a2:	42a8      	cmp	r0, r5
 80017a4:	d032      	beq.n	800180c <HAL_GPIO_Init+0x180>
 80017a6:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80017aa:	42a8      	cmp	r0, r5
 80017ac:	d030      	beq.n	8001810 <HAL_GPIO_Init+0x184>
 80017ae:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80017b2:	42a8      	cmp	r0, r5
 80017b4:	bf14      	ite	ne
 80017b6:	2506      	movne	r5, #6
 80017b8:	2505      	moveq	r5, #5
 80017ba:	fa05 f50c 	lsl.w	r5, r5, ip
 80017be:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 80017c2:	60bd      	str	r5, [r7, #8]
        temp = EXTI->RTSR1;
 80017c4:	68a5      	ldr	r5, [r4, #8]
        temp &= ~(iocurrent);
 80017c6:	43d7      	mvns	r7, r2
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80017c8:	f416 1f80 	tst.w	r6, #1048576	@ 0x100000
        temp &= ~(iocurrent);
 80017cc:	bf0c      	ite	eq
 80017ce:	403d      	andeq	r5, r7
          temp |= iocurrent;
 80017d0:	4315      	orrne	r5, r2
        EXTI->RTSR1 = temp;
 80017d2:	60a5      	str	r5, [r4, #8]
        temp = EXTI->FTSR1;
 80017d4:	68e5      	ldr	r5, [r4, #12]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80017d6:	f416 1f00 	tst.w	r6, #2097152	@ 0x200000
        temp &= ~(iocurrent);
 80017da:	bf0c      	ite	eq
 80017dc:	403d      	andeq	r5, r7
          temp |= iocurrent;
 80017de:	4315      	orrne	r5, r2
        EXTI->FTSR1 = temp;
 80017e0:	60e5      	str	r5, [r4, #12]
        temp = EXTI->EMR1;
 80017e2:	6865      	ldr	r5, [r4, #4]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80017e4:	f416 3f00 	tst.w	r6, #131072	@ 0x20000
        temp &= ~(iocurrent);
 80017e8:	bf0c      	ite	eq
 80017ea:	403d      	andeq	r5, r7
          temp |= iocurrent;
 80017ec:	4315      	orrne	r5, r2
        EXTI->EMR1 = temp;
 80017ee:	6065      	str	r5, [r4, #4]
        temp = EXTI->IMR1;
 80017f0:	6825      	ldr	r5, [r4, #0]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80017f2:	03f6      	lsls	r6, r6, #15
        temp &= ~(iocurrent);
 80017f4:	bf54      	ite	pl
 80017f6:	403d      	andpl	r5, r7
          temp |= iocurrent;
 80017f8:	4315      	orrmi	r5, r2
        EXTI->IMR1 = temp;
 80017fa:	6025      	str	r5, [r4, #0]
    position++;
 80017fc:	3301      	adds	r3, #1
 80017fe:	e74b      	b.n	8001698 <HAL_GPIO_Init+0xc>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001800:	2500      	movs	r5, #0
 8001802:	e7da      	b.n	80017ba <HAL_GPIO_Init+0x12e>
 8001804:	2501      	movs	r5, #1
 8001806:	e7d8      	b.n	80017ba <HAL_GPIO_Init+0x12e>
 8001808:	2502      	movs	r5, #2
 800180a:	e7d6      	b.n	80017ba <HAL_GPIO_Init+0x12e>
 800180c:	2503      	movs	r5, #3
 800180e:	e7d4      	b.n	80017ba <HAL_GPIO_Init+0x12e>
 8001810:	2504      	movs	r5, #4
 8001812:	e7d2      	b.n	80017ba <HAL_GPIO_Init+0x12e>
 8001814:	40010400 	.word	0x40010400
 8001818:	48000400 	.word	0x48000400
 800181c:	40021000 	.word	0x40021000

08001820 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001820:	b10a      	cbz	r2, 8001826 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001822:	6181      	str	r1, [r0, #24]
 8001824:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001826:	6281      	str	r1, [r0, #40]	@ 0x28
  }
}
 8001828:	4770      	bx	lr

0800182a <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 800182a:	b538      	push	{r3, r4, r5, lr}
  uint32_t packetlength;
  uint32_t tmp;
  uint32_t i2sclk;

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 800182c:	4604      	mov	r4, r0
 800182e:	2800      	cmp	r0, #0
 8001830:	d069      	beq.n	8001906 <HAL_I2S_Init+0xdc>
  assert_param(IS_I2S_DATA_FORMAT(hi2s->Init.DataFormat));
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8001832:	f890 3035 	ldrb.w	r3, [r0, #53]	@ 0x35
 8001836:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 800183a:	b91b      	cbnz	r3, 8001844 <HAL_I2S_Init+0x1a>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 800183c:	f880 2034 	strb.w	r2, [r0, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8001840:	f7ff fbb4 	bl	8000fac <HAL_I2S_MspInit>

  hi2s->State = HAL_I2S_STATE_BUSY;

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8001844:	6822      	ldr	r2, [r4, #0]
  hi2s->State = HAL_I2S_STATE_BUSY;
 8001846:	2102      	movs	r1, #2
 8001848:	f884 1035 	strb.w	r1, [r4, #53]	@ 0x35
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800184c:	69d3      	ldr	r3, [r2, #28]
 800184e:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8001852:	f023 030f 	bic.w	r3, r3, #15
 8001856:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8001858:	6963      	ldr	r3, [r4, #20]
  hi2s->Instance->I2SPR = 0x0002U;
 800185a:	6211      	str	r1, [r2, #32]
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 800185c:	428b      	cmp	r3, r1
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 800185e:	68e2      	ldr	r2, [r4, #12]
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8001860:	d053      	beq.n	800190a <HAL_I2S_Init+0xe0>
      /* Packet length is 32 bits */
      packetlength = 32U;
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8001862:	68a3      	ldr	r3, [r4, #8]
      packetlength = 16U;
 8001864:	2a00      	cmp	r2, #0
 8001866:	bf14      	ite	ne
 8001868:	2520      	movne	r5, #32
 800186a:	2510      	moveq	r5, #16
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
    }

    /* Get the source clock value: based on System Clock value */
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 800186c:	f44f 6000 	mov.w	r0, #2048	@ 0x800
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8001870:	2b20      	cmp	r3, #32
      packetlength = packetlength * 2U;
 8001872:	bf98      	it	ls
 8001874:	006d      	lslls	r5, r5, #1
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8001876:	f000 fd47 	bl	8002308 <HAL_RCCEx_GetPeriphCLKFreq>

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 800187a:	6923      	ldr	r3, [r4, #16]
 800187c:	6962      	ldr	r2, [r4, #20]
 800187e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001882:	d138      	bne.n	80018f6 <HAL_I2S_Init+0xcc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8001884:	68e3      	ldr	r3, [r4, #12]
 8001886:	210a      	movs	r1, #10
 8001888:	b39b      	cbz	r3, 80018f2 <HAL_I2S_Init+0xc8>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800188a:	00ad      	lsls	r5, r5, #2
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800188c:	fbb0 f3f5 	udiv	r3, r0, r5
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8001890:	434b      	muls	r3, r1
 8001892:	fbb3 f3f2 	udiv	r3, r3, r2
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8001896:	220a      	movs	r2, #10
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8001898:	3305      	adds	r3, #5
    tmp = tmp / 10U;
 800189a:	fbb3 f3f2 	udiv	r3, r3, r2

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 800189e:	f003 0101 	and.w	r1, r3, #1

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 80018a2:	085b      	lsrs	r3, r3, #1
    i2sdiv = 2U;
    i2sodd = 0U;
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 80018a4:	1e9a      	subs	r2, r3, #2
 80018a6:	2afd      	cmp	r2, #253	@ 0xfd
 80018a8:	d829      	bhi.n	80018fe <HAL_I2S_Init+0xd4>
    i2sodd = (uint32_t)(i2sodd << 8U);
 80018aa:	0209      	lsls	r1, r1, #8
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 80018ac:	430b      	orrs	r3, r1
 80018ae:	6921      	ldr	r1, [r4, #16]
 80018b0:	6822      	ldr	r2, [r4, #0]
 80018b2:	430b      	orrs	r3, r1
 80018b4:	6213      	str	r3, [r2, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 80018b6:	69d1      	ldr	r1, [r2, #28]
 80018b8:	e9d4 3001 	ldrd	r3, r0, [r4, #4]
 80018bc:	f421 617b 	bic.w	r1, r1, #4016	@ 0xfb0
 80018c0:	4303      	orrs	r3, r0
 80018c2:	f021 010f 	bic.w	r1, r1, #15
 80018c6:	430b      	orrs	r3, r1
 80018c8:	68e1      	ldr	r1, [r4, #12]
 80018ca:	430b      	orrs	r3, r1
 80018cc:	69a1      	ldr	r1, [r4, #24]
 80018ce:	430b      	orrs	r3, r1
 80018d0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
             (SPI_I2SCFGR_I2SMOD | hi2s->Init.Mode | \
              hi2s->Init.Standard | hi2s->Init.DataFormat | \
              hi2s->Init.CPOL));

#if defined(SPI_I2SCFGR_ASTRTEN)
  if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) || ((hi2s->Init.Standard == I2S_STANDARD_PCM_LONG)))
 80018d4:	f020 0080 	bic.w	r0, r0, #128	@ 0x80
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 80018d8:	61d3      	str	r3, [r2, #28]
  if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) || ((hi2s->Init.Standard == I2S_STANDARD_PCM_LONG)))
 80018da:	2830      	cmp	r0, #48	@ 0x30
  {
    /* Write to SPIx I2SCFGR */
    SET_BIT(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_ASTRTEN);
 80018dc:	bf02      	ittt	eq
 80018de:	69d3      	ldreq	r3, [r2, #28]
 80018e0:	f443 5380 	orreq.w	r3, r3, #4096	@ 0x1000
 80018e4:	61d3      	streq	r3, [r2, #28]
  }
#endif /* SPI_I2SCFGR_ASTRTEN */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80018e6:	2000      	movs	r0, #0
  hi2s->State     = HAL_I2S_STATE_READY;
 80018e8:	2301      	movs	r3, #1
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80018ea:	63a0      	str	r0, [r4, #56]	@ 0x38
  hi2s->State     = HAL_I2S_STATE_READY;
 80018ec:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35

  return HAL_OK;
 80018f0:	e00a      	b.n	8001908 <HAL_I2S_Init+0xde>
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80018f2:	00ed      	lsls	r5, r5, #3
 80018f4:	e7ca      	b.n	800188c <HAL_I2S_Init+0x62>
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80018f6:	210a      	movs	r1, #10
 80018f8:	fbb0 f3f5 	udiv	r3, r0, r5
 80018fc:	e7c8      	b.n	8001890 <HAL_I2S_Init+0x66>
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 80018fe:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8001900:	f043 0310 	orr.w	r3, r3, #16
 8001904:	63a3      	str	r3, [r4, #56]	@ 0x38
    return HAL_ERROR;
 8001906:	2001      	movs	r0, #1
}
 8001908:	bd38      	pop	{r3, r4, r5, pc}
    i2sodd = 0U;
 800190a:	2100      	movs	r1, #0
 800190c:	e7ce      	b.n	80018ac <HAL_I2S_Init+0x82>
	...

08001910 <HAL_PWREx_ControlVoltageScaling>:
{
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8001910:	4b28      	ldr	r3, [pc, #160]	@ (80019b4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001912:	681a      	ldr	r2, [r3, #0]
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8001914:	bb18      	cbnz	r0, 800195e <HAL_PWREx_ControlVoltageScaling+0x4e>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001916:	f402 62c0 	and.w	r2, r2, #1536	@ 0x600
 800191a:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800191e:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8001922:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001926:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800192a:	d140      	bne.n	80019ae <HAL_PWREx_ControlVoltageScaling+0x9e>

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800192c:	681a      	ldr	r2, [r3, #0]
 800192e:	f422 62c0 	bic.w	r2, r2, #1536	@ 0x600
 8001932:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001936:	601a      	str	r2, [r3, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001938:	4a1f      	ldr	r2, [pc, #124]	@ (80019b8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800193a:	6812      	ldr	r2, [r2, #0]
 800193c:	2132      	movs	r1, #50	@ 0x32
 800193e:	434a      	muls	r2, r1
 8001940:	491e      	ldr	r1, [pc, #120]	@ (80019bc <HAL_PWREx_ControlVoltageScaling+0xac>)
 8001942:	fbb2 f2f1 	udiv	r2, r2, r1
 8001946:	3201      	adds	r2, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001948:	6959      	ldr	r1, [r3, #20]
 800194a:	0549      	lsls	r1, r1, #21
 800194c:	d500      	bpl.n	8001950 <HAL_PWREx_ControlVoltageScaling+0x40>
 800194e:	b922      	cbnz	r2, 800195a <HAL_PWREx_ControlVoltageScaling+0x4a>
      {
        wait_loop_index--;
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001950:	695b      	ldr	r3, [r3, #20]
 8001952:	0558      	lsls	r0, r3, #21
 8001954:	d52b      	bpl.n	80019ae <HAL_PWREx_ControlVoltageScaling+0x9e>
      {
        return HAL_TIMEOUT;
 8001956:	2003      	movs	r0, #3
 8001958:	4770      	bx	lr
        wait_loop_index--;
 800195a:	3a01      	subs	r2, #1
 800195c:	e7f4      	b.n	8001948 <HAL_PWREx_ControlVoltageScaling+0x38>
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800195e:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
 8001962:	d11f      	bne.n	80019a4 <HAL_PWREx_ControlVoltageScaling+0x94>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001964:	f402 62c0 	and.w	r2, r2, #1536	@ 0x600
 8001968:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800196c:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8001970:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001974:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001978:	d119      	bne.n	80019ae <HAL_PWREx_ControlVoltageScaling+0x9e>

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800197a:	681a      	ldr	r2, [r3, #0]
 800197c:	f422 62c0 	bic.w	r2, r2, #1536	@ 0x600
 8001980:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001984:	601a      	str	r2, [r3, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001986:	4a0c      	ldr	r2, [pc, #48]	@ (80019b8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001988:	6812      	ldr	r2, [r2, #0]
 800198a:	2132      	movs	r1, #50	@ 0x32
 800198c:	434a      	muls	r2, r1
 800198e:	490b      	ldr	r1, [pc, #44]	@ (80019bc <HAL_PWREx_ControlVoltageScaling+0xac>)
 8001990:	fbb2 f2f1 	udiv	r2, r2, r1
 8001994:	3201      	adds	r2, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001996:	6959      	ldr	r1, [r3, #20]
 8001998:	0549      	lsls	r1, r1, #21
 800199a:	d5d9      	bpl.n	8001950 <HAL_PWREx_ControlVoltageScaling+0x40>
 800199c:	2a00      	cmp	r2, #0
 800199e:	d0d7      	beq.n	8001950 <HAL_PWREx_ControlVoltageScaling+0x40>
      {
        wait_loop_index--;
 80019a0:	3a01      	subs	r2, #1
 80019a2:	e7f8      	b.n	8001996 <HAL_PWREx_ControlVoltageScaling+0x86>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80019a4:	f422 62c0 	bic.w	r2, r2, #1536	@ 0x600
 80019a8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80019ac:	601a      	str	r2, [r3, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80019ae:	2000      	movs	r0, #0
}
 80019b0:	4770      	bx	lr
 80019b2:	bf00      	nop
 80019b4:	40007000 	.word	0x40007000
 80019b8:	20000004 	.word	0x20000004
 80019bc:	000f4240 	.word	0x000f4240

080019c0 <HAL_PWREx_DisableUCPDDeadBattery>:
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80019c0:	4a02      	ldr	r2, [pc, #8]	@ (80019cc <HAL_PWREx_DisableUCPDDeadBattery+0xc>)
 80019c2:	6893      	ldr	r3, [r2, #8]
 80019c4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80019c8:	6093      	str	r3, [r2, #8]
}
 80019ca:	4770      	bx	lr
 80019cc:	40007000 	.word	0x40007000

080019d0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80019d0:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80019d4:	4604      	mov	r4, r0
 80019d6:	b918      	cbnz	r0, 80019e0 <HAL_RCC_OscConfig+0x10>
  {
    return HAL_ERROR;
 80019d8:	2001      	movs	r0, #1
    }
  }
  }

  return HAL_OK;
}
 80019da:	b002      	add	sp, #8
 80019dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80019e0:	6803      	ldr	r3, [r0, #0]
 80019e2:	07d9      	lsls	r1, r3, #31
 80019e4:	d414      	bmi.n	8001a10 <HAL_RCC_OscConfig+0x40>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80019e6:	6823      	ldr	r3, [r4, #0]
 80019e8:	079a      	lsls	r2, r3, #30
 80019ea:	d458      	bmi.n	8001a9e <HAL_RCC_OscConfig+0xce>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80019ec:	6823      	ldr	r3, [r4, #0]
 80019ee:	0719      	lsls	r1, r3, #28
 80019f0:	f100 80a1 	bmi.w	8001b36 <HAL_RCC_OscConfig+0x166>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80019f4:	6823      	ldr	r3, [r4, #0]
 80019f6:	075a      	lsls	r2, r3, #29
 80019f8:	f100 80c8 	bmi.w	8001b8c <HAL_RCC_OscConfig+0x1bc>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80019fc:	6823      	ldr	r3, [r4, #0]
 80019fe:	069a      	lsls	r2, r3, #26
 8001a00:	f100 812f 	bmi.w	8001c62 <HAL_RCC_OscConfig+0x292>
  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001a04:	69e3      	ldr	r3, [r4, #28]
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	f040 815c 	bne.w	8001cc4 <HAL_RCC_OscConfig+0x2f4>
  return HAL_OK;
 8001a0c:	2000      	movs	r0, #0
 8001a0e:	e7e4      	b.n	80019da <HAL_RCC_OscConfig+0xa>
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001a10:	4d9f      	ldr	r5, [pc, #636]	@ (8001c90 <HAL_RCC_OscConfig+0x2c0>)
 8001a12:	68ab      	ldr	r3, [r5, #8]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001a14:	68ea      	ldr	r2, [r5, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001a16:	f003 030c 	and.w	r3, r3, #12
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8001a1a:	2b0c      	cmp	r3, #12
 8001a1c:	d10a      	bne.n	8001a34 <HAL_RCC_OscConfig+0x64>
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001a1e:	f002 0303 	and.w	r3, r2, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8001a22:	2b03      	cmp	r3, #3
 8001a24:	d108      	bne.n	8001a38 <HAL_RCC_OscConfig+0x68>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a26:	682b      	ldr	r3, [r5, #0]
 8001a28:	039b      	lsls	r3, r3, #14
 8001a2a:	d5dc      	bpl.n	80019e6 <HAL_RCC_OscConfig+0x16>
 8001a2c:	6863      	ldr	r3, [r4, #4]
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d1d9      	bne.n	80019e6 <HAL_RCC_OscConfig+0x16>
 8001a32:	e7d1      	b.n	80019d8 <HAL_RCC_OscConfig+0x8>
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8001a34:	2b08      	cmp	r3, #8
 8001a36:	e7f5      	b.n	8001a24 <HAL_RCC_OscConfig+0x54>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a38:	6863      	ldr	r3, [r4, #4]
 8001a3a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001a3e:	d110      	bne.n	8001a62 <HAL_RCC_OscConfig+0x92>
 8001a40:	682b      	ldr	r3, [r5, #0]
 8001a42:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a46:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001a48:	f7ff fc6a 	bl	8001320 <HAL_GetTick>
 8001a4c:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001a4e:	682b      	ldr	r3, [r5, #0]
 8001a50:	039f      	lsls	r7, r3, #14
 8001a52:	d4c8      	bmi.n	80019e6 <HAL_RCC_OscConfig+0x16>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a54:	f7ff fc64 	bl	8001320 <HAL_GetTick>
 8001a58:	1b80      	subs	r0, r0, r6
 8001a5a:	2864      	cmp	r0, #100	@ 0x64
 8001a5c:	d9f7      	bls.n	8001a4e <HAL_RCC_OscConfig+0x7e>
            return HAL_TIMEOUT;
 8001a5e:	2003      	movs	r0, #3
 8001a60:	e7bb      	b.n	80019da <HAL_RCC_OscConfig+0xa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a62:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001a66:	d104      	bne.n	8001a72 <HAL_RCC_OscConfig+0xa2>
 8001a68:	682b      	ldr	r3, [r5, #0]
 8001a6a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001a6e:	602b      	str	r3, [r5, #0]
 8001a70:	e7e6      	b.n	8001a40 <HAL_RCC_OscConfig+0x70>
 8001a72:	682a      	ldr	r2, [r5, #0]
 8001a74:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8001a78:	602a      	str	r2, [r5, #0]
 8001a7a:	682a      	ldr	r2, [r5, #0]
 8001a7c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8001a80:	602a      	str	r2, [r5, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d1e0      	bne.n	8001a48 <HAL_RCC_OscConfig+0x78>
        tickstart = HAL_GetTick();
 8001a86:	f7ff fc4b 	bl	8001320 <HAL_GetTick>
 8001a8a:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001a8c:	682b      	ldr	r3, [r5, #0]
 8001a8e:	0399      	lsls	r1, r3, #14
 8001a90:	d5a9      	bpl.n	80019e6 <HAL_RCC_OscConfig+0x16>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a92:	f7ff fc45 	bl	8001320 <HAL_GetTick>
 8001a96:	1b80      	subs	r0, r0, r6
 8001a98:	2864      	cmp	r0, #100	@ 0x64
 8001a9a:	d9f7      	bls.n	8001a8c <HAL_RCC_OscConfig+0xbc>
 8001a9c:	e7df      	b.n	8001a5e <HAL_RCC_OscConfig+0x8e>
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001a9e:	4d7c      	ldr	r5, [pc, #496]	@ (8001c90 <HAL_RCC_OscConfig+0x2c0>)
 8001aa0:	68ab      	ldr	r3, [r5, #8]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001aa2:	68ea      	ldr	r2, [r5, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001aa4:	f003 030c 	and.w	r3, r3, #12
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8001aa8:	2b0c      	cmp	r3, #12
 8001aaa:	d117      	bne.n	8001adc <HAL_RCC_OscConfig+0x10c>
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001aac:	f002 0303 	and.w	r3, r2, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8001ab0:	2b02      	cmp	r3, #2
 8001ab2:	d115      	bne.n	8001ae0 <HAL_RCC_OscConfig+0x110>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001ab4:	682b      	ldr	r3, [r5, #0]
 8001ab6:	055a      	lsls	r2, r3, #21
 8001ab8:	d502      	bpl.n	8001ac0 <HAL_RCC_OscConfig+0xf0>
 8001aba:	68e3      	ldr	r3, [r4, #12]
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d08b      	beq.n	80019d8 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ac0:	686b      	ldr	r3, [r5, #4]
 8001ac2:	6922      	ldr	r2, [r4, #16]
 8001ac4:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8001ac8:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8001acc:	606b      	str	r3, [r5, #4]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001ace:	4b71      	ldr	r3, [pc, #452]	@ (8001c94 <HAL_RCC_OscConfig+0x2c4>)
 8001ad0:	6818      	ldr	r0, [r3, #0]
 8001ad2:	f7ff fbe3 	bl	800129c <HAL_InitTick>
 8001ad6:	2800      	cmp	r0, #0
 8001ad8:	d088      	beq.n	80019ec <HAL_RCC_OscConfig+0x1c>
 8001ada:	e77d      	b.n	80019d8 <HAL_RCC_OscConfig+0x8>
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8001adc:	2b04      	cmp	r3, #4
 8001ade:	e7e8      	b.n	8001ab2 <HAL_RCC_OscConfig+0xe2>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001ae0:	68e3      	ldr	r3, [r4, #12]
 8001ae2:	b1bb      	cbz	r3, 8001b14 <HAL_RCC_OscConfig+0x144>
        __HAL_RCC_HSI_ENABLE();
 8001ae4:	682b      	ldr	r3, [r5, #0]
 8001ae6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001aea:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001aec:	f7ff fc18 	bl	8001320 <HAL_GetTick>
 8001af0:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001af2:	682b      	ldr	r3, [r5, #0]
 8001af4:	055b      	lsls	r3, r3, #21
 8001af6:	d507      	bpl.n	8001b08 <HAL_RCC_OscConfig+0x138>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001af8:	686b      	ldr	r3, [r5, #4]
 8001afa:	6922      	ldr	r2, [r4, #16]
 8001afc:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8001b00:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8001b04:	606b      	str	r3, [r5, #4]
 8001b06:	e771      	b.n	80019ec <HAL_RCC_OscConfig+0x1c>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b08:	f7ff fc0a 	bl	8001320 <HAL_GetTick>
 8001b0c:	1b80      	subs	r0, r0, r6
 8001b0e:	2802      	cmp	r0, #2
 8001b10:	d9ef      	bls.n	8001af2 <HAL_RCC_OscConfig+0x122>
 8001b12:	e7a4      	b.n	8001a5e <HAL_RCC_OscConfig+0x8e>
        __HAL_RCC_HSI_DISABLE();
 8001b14:	682b      	ldr	r3, [r5, #0]
 8001b16:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001b1a:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001b1c:	f7ff fc00 	bl	8001320 <HAL_GetTick>
 8001b20:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001b22:	682b      	ldr	r3, [r5, #0]
 8001b24:	055f      	lsls	r7, r3, #21
 8001b26:	f57f af61 	bpl.w	80019ec <HAL_RCC_OscConfig+0x1c>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b2a:	f7ff fbf9 	bl	8001320 <HAL_GetTick>
 8001b2e:	1b80      	subs	r0, r0, r6
 8001b30:	2802      	cmp	r0, #2
 8001b32:	d9f6      	bls.n	8001b22 <HAL_RCC_OscConfig+0x152>
 8001b34:	e793      	b.n	8001a5e <HAL_RCC_OscConfig+0x8e>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001b36:	6963      	ldr	r3, [r4, #20]
 8001b38:	4d55      	ldr	r5, [pc, #340]	@ (8001c90 <HAL_RCC_OscConfig+0x2c0>)
 8001b3a:	b19b      	cbz	r3, 8001b64 <HAL_RCC_OscConfig+0x194>
      __HAL_RCC_LSI_ENABLE();
 8001b3c:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 8001b40:	f043 0301 	orr.w	r3, r3, #1
 8001b44:	f8c5 3094 	str.w	r3, [r5, #148]	@ 0x94
      tickstart = HAL_GetTick();
 8001b48:	f7ff fbea 	bl	8001320 <HAL_GetTick>
 8001b4c:	4606      	mov	r6, r0
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001b4e:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 8001b52:	079b      	lsls	r3, r3, #30
 8001b54:	f53f af4e 	bmi.w	80019f4 <HAL_RCC_OscConfig+0x24>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b58:	f7ff fbe2 	bl	8001320 <HAL_GetTick>
 8001b5c:	1b80      	subs	r0, r0, r6
 8001b5e:	2802      	cmp	r0, #2
 8001b60:	d9f5      	bls.n	8001b4e <HAL_RCC_OscConfig+0x17e>
 8001b62:	e77c      	b.n	8001a5e <HAL_RCC_OscConfig+0x8e>
      __HAL_RCC_LSI_DISABLE();
 8001b64:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 8001b68:	f023 0301 	bic.w	r3, r3, #1
 8001b6c:	f8c5 3094 	str.w	r3, [r5, #148]	@ 0x94
      tickstart = HAL_GetTick();
 8001b70:	f7ff fbd6 	bl	8001320 <HAL_GetTick>
 8001b74:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001b76:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 8001b7a:	079f      	lsls	r7, r3, #30
 8001b7c:	f57f af3a 	bpl.w	80019f4 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b80:	f7ff fbce 	bl	8001320 <HAL_GetTick>
 8001b84:	1b80      	subs	r0, r0, r6
 8001b86:	2802      	cmp	r0, #2
 8001b88:	d9f5      	bls.n	8001b76 <HAL_RCC_OscConfig+0x1a6>
 8001b8a:	e768      	b.n	8001a5e <HAL_RCC_OscConfig+0x8e>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001b8c:	4d40      	ldr	r5, [pc, #256]	@ (8001c90 <HAL_RCC_OscConfig+0x2c0>)
 8001b8e:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 8001b90:	00d8      	lsls	r0, r3, #3
 8001b92:	d427      	bmi.n	8001be4 <HAL_RCC_OscConfig+0x214>
      __HAL_RCC_PWR_CLK_ENABLE();
 8001b94:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 8001b96:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b9a:	65ab      	str	r3, [r5, #88]	@ 0x58
 8001b9c:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 8001b9e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ba2:	9301      	str	r3, [sp, #4]
 8001ba4:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001ba6:	2701      	movs	r7, #1
    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001ba8:	4e3b      	ldr	r6, [pc, #236]	@ (8001c98 <HAL_RCC_OscConfig+0x2c8>)
 8001baa:	6833      	ldr	r3, [r6, #0]
 8001bac:	05d9      	lsls	r1, r3, #23
 8001bae:	d51b      	bpl.n	8001be8 <HAL_RCC_OscConfig+0x218>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001bb0:	68a3      	ldr	r3, [r4, #8]
 8001bb2:	2b01      	cmp	r3, #1
 8001bb4:	d129      	bne.n	8001c0a <HAL_RCC_OscConfig+0x23a>
 8001bb6:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 8001bba:	f043 0301 	orr.w	r3, r3, #1
 8001bbe:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
      tickstart = HAL_GetTick();
 8001bc2:	f7ff fbad 	bl	8001320 <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001bc6:	f241 3888 	movw	r8, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 8001bca:	4606      	mov	r6, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001bcc:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 8001bd0:	079b      	lsls	r3, r3, #30
 8001bd2:	d540      	bpl.n	8001c56 <HAL_RCC_OscConfig+0x286>
    if (pwrclkchanged == SET)
 8001bd4:	2f00      	cmp	r7, #0
 8001bd6:	f43f af11 	beq.w	80019fc <HAL_RCC_OscConfig+0x2c>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001bda:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 8001bdc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001be0:	65ab      	str	r3, [r5, #88]	@ 0x58
 8001be2:	e70b      	b.n	80019fc <HAL_RCC_OscConfig+0x2c>
    FlagStatus       pwrclkchanged = RESET;
 8001be4:	2700      	movs	r7, #0
 8001be6:	e7df      	b.n	8001ba8 <HAL_RCC_OscConfig+0x1d8>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001be8:	6833      	ldr	r3, [r6, #0]
 8001bea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001bee:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8001bf0:	f7ff fb96 	bl	8001320 <HAL_GetTick>
 8001bf4:	4680      	mov	r8, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001bf6:	6833      	ldr	r3, [r6, #0]
 8001bf8:	05da      	lsls	r2, r3, #23
 8001bfa:	d4d9      	bmi.n	8001bb0 <HAL_RCC_OscConfig+0x1e0>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001bfc:	f7ff fb90 	bl	8001320 <HAL_GetTick>
 8001c00:	eba0 0008 	sub.w	r0, r0, r8
 8001c04:	2802      	cmp	r0, #2
 8001c06:	d9f6      	bls.n	8001bf6 <HAL_RCC_OscConfig+0x226>
 8001c08:	e729      	b.n	8001a5e <HAL_RCC_OscConfig+0x8e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c0a:	2b05      	cmp	r3, #5
 8001c0c:	d106      	bne.n	8001c1c <HAL_RCC_OscConfig+0x24c>
 8001c0e:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 8001c12:	f043 0304 	orr.w	r3, r3, #4
 8001c16:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
 8001c1a:	e7cc      	b.n	8001bb6 <HAL_RCC_OscConfig+0x1e6>
 8001c1c:	f8d5 2090 	ldr.w	r2, [r5, #144]	@ 0x90
 8001c20:	f022 0201 	bic.w	r2, r2, #1
 8001c24:	f8c5 2090 	str.w	r2, [r5, #144]	@ 0x90
 8001c28:	f8d5 2090 	ldr.w	r2, [r5, #144]	@ 0x90
 8001c2c:	f022 0204 	bic.w	r2, r2, #4
 8001c30:	f8c5 2090 	str.w	r2, [r5, #144]	@ 0x90
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d1c4      	bne.n	8001bc2 <HAL_RCC_OscConfig+0x1f2>
      tickstart = HAL_GetTick();
 8001c38:	f7ff fb72 	bl	8001320 <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c3c:	f241 3888 	movw	r8, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 8001c40:	4606      	mov	r6, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001c42:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 8001c46:	0799      	lsls	r1, r3, #30
 8001c48:	d5c4      	bpl.n	8001bd4 <HAL_RCC_OscConfig+0x204>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c4a:	f7ff fb69 	bl	8001320 <HAL_GetTick>
 8001c4e:	1b80      	subs	r0, r0, r6
 8001c50:	4540      	cmp	r0, r8
 8001c52:	d9f6      	bls.n	8001c42 <HAL_RCC_OscConfig+0x272>
 8001c54:	e703      	b.n	8001a5e <HAL_RCC_OscConfig+0x8e>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c56:	f7ff fb63 	bl	8001320 <HAL_GetTick>
 8001c5a:	1b80      	subs	r0, r0, r6
 8001c5c:	4540      	cmp	r0, r8
 8001c5e:	d9b5      	bls.n	8001bcc <HAL_RCC_OscConfig+0x1fc>
 8001c60:	e6fd      	b.n	8001a5e <HAL_RCC_OscConfig+0x8e>
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001c62:	69a3      	ldr	r3, [r4, #24]
 8001c64:	4d0a      	ldr	r5, [pc, #40]	@ (8001c90 <HAL_RCC_OscConfig+0x2c0>)
 8001c66:	b1cb      	cbz	r3, 8001c9c <HAL_RCC_OscConfig+0x2cc>
      __HAL_RCC_HSI48_ENABLE();
 8001c68:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 8001c6c:	f043 0301 	orr.w	r3, r3, #1
 8001c70:	f8c5 3098 	str.w	r3, [r5, #152]	@ 0x98
      tickstart = HAL_GetTick();
 8001c74:	f7ff fb54 	bl	8001320 <HAL_GetTick>
 8001c78:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001c7a:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 8001c7e:	079b      	lsls	r3, r3, #30
 8001c80:	f53f aec0 	bmi.w	8001a04 <HAL_RCC_OscConfig+0x34>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001c84:	f7ff fb4c 	bl	8001320 <HAL_GetTick>
 8001c88:	1b80      	subs	r0, r0, r6
 8001c8a:	2802      	cmp	r0, #2
 8001c8c:	d9f5      	bls.n	8001c7a <HAL_RCC_OscConfig+0x2aa>
 8001c8e:	e6e6      	b.n	8001a5e <HAL_RCC_OscConfig+0x8e>
 8001c90:	40021000 	.word	0x40021000
 8001c94:	2000000c 	.word	0x2000000c
 8001c98:	40007000 	.word	0x40007000
      __HAL_RCC_HSI48_DISABLE();
 8001c9c:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 8001ca0:	f023 0301 	bic.w	r3, r3, #1
 8001ca4:	f8c5 3098 	str.w	r3, [r5, #152]	@ 0x98
      tickstart = HAL_GetTick();
 8001ca8:	f7ff fb3a 	bl	8001320 <HAL_GetTick>
 8001cac:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001cae:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 8001cb2:	079f      	lsls	r7, r3, #30
 8001cb4:	f57f aea6 	bpl.w	8001a04 <HAL_RCC_OscConfig+0x34>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001cb8:	f7ff fb32 	bl	8001320 <HAL_GetTick>
 8001cbc:	1b80      	subs	r0, r0, r6
 8001cbe:	2802      	cmp	r0, #2
 8001cc0:	d9f5      	bls.n	8001cae <HAL_RCC_OscConfig+0x2de>
 8001cc2:	e6cc      	b.n	8001a5e <HAL_RCC_OscConfig+0x8e>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001cc4:	4d45      	ldr	r5, [pc, #276]	@ (8001ddc <HAL_RCC_OscConfig+0x40c>)
 8001cc6:	68aa      	ldr	r2, [r5, #8]
 8001cc8:	f002 020c 	and.w	r2, r2, #12
 8001ccc:	2a0c      	cmp	r2, #12
 8001cce:	d051      	beq.n	8001d74 <HAL_RCC_OscConfig+0x3a4>
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001cd0:	2b02      	cmp	r3, #2
        __HAL_RCC_PLL_DISABLE();
 8001cd2:	682b      	ldr	r3, [r5, #0]
 8001cd4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001cd8:	602b      	str	r3, [r5, #0]
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001cda:	d13a      	bne.n	8001d52 <HAL_RCC_OscConfig+0x382>
        tickstart = HAL_GetTick();
 8001cdc:	f7ff fb20 	bl	8001320 <HAL_GetTick>
 8001ce0:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001ce2:	682b      	ldr	r3, [r5, #0]
 8001ce4:	0199      	lsls	r1, r3, #6
 8001ce6:	d42e      	bmi.n	8001d46 <HAL_RCC_OscConfig+0x376>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001ce8:	68ea      	ldr	r2, [r5, #12]
 8001cea:	4b3d      	ldr	r3, [pc, #244]	@ (8001de0 <HAL_RCC_OscConfig+0x410>)
 8001cec:	4013      	ands	r3, r2
 8001cee:	6a22      	ldr	r2, [r4, #32]
 8001cf0:	4313      	orrs	r3, r2
 8001cf2:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8001cf4:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001cf8:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8001cfa:	ea43 63c2 	orr.w	r3, r3, r2, lsl #27
 8001cfe:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8001d00:	3a01      	subs	r2, #1
 8001d02:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8001d06:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8001d08:	0852      	lsrs	r2, r2, #1
 8001d0a:	3a01      	subs	r2, #1
 8001d0c:	ea43 5342 	orr.w	r3, r3, r2, lsl #21
 8001d10:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 8001d12:	0852      	lsrs	r2, r2, #1
 8001d14:	3a01      	subs	r2, #1
 8001d16:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 8001d1a:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLL_ENABLE();
 8001d1c:	682b      	ldr	r3, [r5, #0]
 8001d1e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001d22:	602b      	str	r3, [r5, #0]
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001d24:	68eb      	ldr	r3, [r5, #12]
 8001d26:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001d2a:	60eb      	str	r3, [r5, #12]
        tickstart = HAL_GetTick();
 8001d2c:	f7ff faf8 	bl	8001320 <HAL_GetTick>
 8001d30:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001d32:	682b      	ldr	r3, [r5, #0]
 8001d34:	019a      	lsls	r2, r3, #6
 8001d36:	f53f ae69 	bmi.w	8001a0c <HAL_RCC_OscConfig+0x3c>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d3a:	f7ff faf1 	bl	8001320 <HAL_GetTick>
 8001d3e:	1b00      	subs	r0, r0, r4
 8001d40:	2802      	cmp	r0, #2
 8001d42:	d9f6      	bls.n	8001d32 <HAL_RCC_OscConfig+0x362>
 8001d44:	e68b      	b.n	8001a5e <HAL_RCC_OscConfig+0x8e>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d46:	f7ff faeb 	bl	8001320 <HAL_GetTick>
 8001d4a:	1b80      	subs	r0, r0, r6
 8001d4c:	2802      	cmp	r0, #2
 8001d4e:	d9c8      	bls.n	8001ce2 <HAL_RCC_OscConfig+0x312>
 8001d50:	e685      	b.n	8001a5e <HAL_RCC_OscConfig+0x8e>
        tickstart = HAL_GetTick();
 8001d52:	f7ff fae5 	bl	8001320 <HAL_GetTick>
 8001d56:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001d58:	682b      	ldr	r3, [r5, #0]
 8001d5a:	019b      	lsls	r3, r3, #6
 8001d5c:	d404      	bmi.n	8001d68 <HAL_RCC_OscConfig+0x398>
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8001d5e:	68ea      	ldr	r2, [r5, #12]
 8001d60:	4b20      	ldr	r3, [pc, #128]	@ (8001de4 <HAL_RCC_OscConfig+0x414>)
 8001d62:	4013      	ands	r3, r2
 8001d64:	60eb      	str	r3, [r5, #12]
 8001d66:	e651      	b.n	8001a0c <HAL_RCC_OscConfig+0x3c>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d68:	f7ff fada 	bl	8001320 <HAL_GetTick>
 8001d6c:	1b00      	subs	r0, r0, r4
 8001d6e:	2802      	cmp	r0, #2
 8001d70:	d9f2      	bls.n	8001d58 <HAL_RCC_OscConfig+0x388>
 8001d72:	e674      	b.n	8001a5e <HAL_RCC_OscConfig+0x8e>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001d74:	2b01      	cmp	r3, #1
 8001d76:	f43f ae2f 	beq.w	80019d8 <HAL_RCC_OscConfig+0x8>
      temp_pllckcfg = RCC->PLLCFGR;
 8001d7a:	68eb      	ldr	r3, [r5, #12]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d7c:	6a22      	ldr	r2, [r4, #32]
 8001d7e:	f003 0103 	and.w	r1, r3, #3
 8001d82:	4291      	cmp	r1, r2
 8001d84:	f47f ae28 	bne.w	80019d8 <HAL_RCC_OscConfig+0x8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001d88:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8001d8a:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001d8e:	3901      	subs	r1, #1
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d90:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 8001d94:	f47f ae20 	bne.w	80019d8 <HAL_RCC_OscConfig+0x8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8001d98:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8001d9a:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001d9e:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 8001da2:	f47f ae19 	bne.w	80019d8 <HAL_RCC_OscConfig+0x8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001da6:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8001da8:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8001dac:	ebb2 6fc1 	cmp.w	r2, r1, lsl #27
 8001db0:	f47f ae12 	bne.w	80019d8 <HAL_RCC_OscConfig+0x8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001db4:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8001db6:	0852      	lsrs	r2, r2, #1
 8001db8:	f403 01c0 	and.w	r1, r3, #6291456	@ 0x600000
 8001dbc:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001dbe:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 8001dc2:	f47f ae09 	bne.w	80019d8 <HAL_RCC_OscConfig+0x8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001dc6:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 8001dc8:	0852      	lsrs	r2, r2, #1
 8001dca:	3a01      	subs	r2, #1
 8001dcc:	f003 63c0 	and.w	r3, r3, #100663296	@ 0x6000000
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001dd0:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
 8001dd4:	bf14      	ite	ne
 8001dd6:	2001      	movne	r0, #1
 8001dd8:	2000      	moveq	r0, #0
 8001dda:	e5fe      	b.n	80019da <HAL_RCC_OscConfig+0xa>
 8001ddc:	40021000 	.word	0x40021000
 8001de0:	019f800c 	.word	0x019f800c
 8001de4:	feeefffc 	.word	0xfeeefffc

08001de8 <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001de8:	4b17      	ldr	r3, [pc, #92]	@ (8001e48 <HAL_RCC_GetSysClockFreq+0x60>)
 8001dea:	689a      	ldr	r2, [r3, #8]
 8001dec:	f002 020c 	and.w	r2, r2, #12
 8001df0:	2a04      	cmp	r2, #4
 8001df2:	d023      	beq.n	8001e3c <HAL_RCC_GetSysClockFreq+0x54>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001df4:	689a      	ldr	r2, [r3, #8]
 8001df6:	f002 020c 	and.w	r2, r2, #12
 8001dfa:	2a08      	cmp	r2, #8
 8001dfc:	d020      	beq.n	8001e40 <HAL_RCC_GetSysClockFreq+0x58>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8001dfe:	689a      	ldr	r2, [r3, #8]
 8001e00:	f002 020c 	and.w	r2, r2, #12
 8001e04:	2a0c      	cmp	r2, #12
 8001e06:	d11d      	bne.n	8001e44 <HAL_RCC_GetSysClockFreq+0x5c>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001e08:	68d9      	ldr	r1, [r3, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001e0a:	68da      	ldr	r2, [r3, #12]
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
      break;

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001e0c:	68d8      	ldr	r0, [r3, #12]
      break;
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001e0e:	68db      	ldr	r3, [r3, #12]
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001e10:	f001 0103 	and.w	r1, r1, #3
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001e14:	f3c3 6341 	ubfx	r3, r3, #25, #2
    switch (pllsource)
 8001e18:	2903      	cmp	r1, #3
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001e1a:	f3c2 1203 	ubfx	r2, r2, #4, #4
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001e1e:	f3c0 2006 	ubfx	r0, r0, #8, #7
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001e22:	f103 0301 	add.w	r3, r3, #1
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001e26:	bf0c      	ite	eq
 8001e28:	4908      	ldreq	r1, [pc, #32]	@ (8001e4c <HAL_RCC_GetSysClockFreq+0x64>)
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001e2a:	4909      	ldrne	r1, [pc, #36]	@ (8001e50 <HAL_RCC_GetSysClockFreq+0x68>)
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001e2c:	005b      	lsls	r3, r3, #1
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001e2e:	3201      	adds	r2, #1
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001e30:	fbb1 f2f2 	udiv	r2, r1, r2
 8001e34:	4350      	muls	r0, r2
    sysclockfreq = pllvco/pllr;
 8001e36:	fbb0 f0f3 	udiv	r0, r0, r3
  else
  {
    sysclockfreq = 0U;
  }

  return sysclockfreq;
 8001e3a:	4770      	bx	lr
    sysclockfreq = HSI_VALUE;
 8001e3c:	4804      	ldr	r0, [pc, #16]	@ (8001e50 <HAL_RCC_GetSysClockFreq+0x68>)
 8001e3e:	4770      	bx	lr
    sysclockfreq = HSE_VALUE;
 8001e40:	4802      	ldr	r0, [pc, #8]	@ (8001e4c <HAL_RCC_GetSysClockFreq+0x64>)
 8001e42:	4770      	bx	lr
    sysclockfreq = 0U;
 8001e44:	2000      	movs	r0, #0
}
 8001e46:	4770      	bx	lr
 8001e48:	40021000 	.word	0x40021000
 8001e4c:	01312d00 	.word	0x01312d00
 8001e50:	00f42400 	.word	0x00f42400

08001e54 <HAL_RCC_ClockConfig>:
{
 8001e54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001e58:	460e      	mov	r6, r1
  if (RCC_ClkInitStruct == NULL)
 8001e5a:	4605      	mov	r5, r0
 8001e5c:	b910      	cbnz	r0, 8001e64 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8001e5e:	2001      	movs	r0, #1
}
 8001e60:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001e64:	4a6d      	ldr	r2, [pc, #436]	@ (800201c <HAL_RCC_ClockConfig+0x1c8>)
 8001e66:	6813      	ldr	r3, [r2, #0]
 8001e68:	f003 030f 	and.w	r3, r3, #15
 8001e6c:	428b      	cmp	r3, r1
 8001e6e:	d345      	bcc.n	8001efc <HAL_RCC_ClockConfig+0xa8>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001e70:	6829      	ldr	r1, [r5, #0]
 8001e72:	f011 0801 	ands.w	r8, r1, #1
 8001e76:	d14c      	bne.n	8001f12 <HAL_RCC_ClockConfig+0xbe>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e78:	682a      	ldr	r2, [r5, #0]
 8001e7a:	0791      	lsls	r1, r2, #30
 8001e7c:	f140 80a7 	bpl.w	8001fce <HAL_RCC_ClockConfig+0x17a>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e80:	4b67      	ldr	r3, [pc, #412]	@ (8002020 <HAL_RCC_ClockConfig+0x1cc>)
 8001e82:	f012 0f04 	tst.w	r2, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001e86:	bf1e      	ittt	ne
 8001e88:	6899      	ldrne	r1, [r3, #8]
 8001e8a:	f441 61e0 	orrne.w	r1, r1, #1792	@ 0x700
 8001e8e:	6099      	strne	r1, [r3, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e90:	0712      	lsls	r2, r2, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8001e92:	bf41      	itttt	mi
 8001e94:	689a      	ldrmi	r2, [r3, #8]
 8001e96:	f422 527c 	bicmi.w	r2, r2, #16128	@ 0x3f00
 8001e9a:	f442 62e0 	orrmi.w	r2, r2, #1792	@ 0x700
 8001e9e:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ea0:	689a      	ldr	r2, [r3, #8]
 8001ea2:	68a9      	ldr	r1, [r5, #8]
 8001ea4:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 8001ea8:	430a      	orrs	r2, r1
 8001eaa:	609a      	str	r2, [r3, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001eac:	4c5b      	ldr	r4, [pc, #364]	@ (800201c <HAL_RCC_ClockConfig+0x1c8>)
 8001eae:	6823      	ldr	r3, [r4, #0]
 8001eb0:	f003 030f 	and.w	r3, r3, #15
 8001eb4:	42b3      	cmp	r3, r6
 8001eb6:	f200 8093 	bhi.w	8001fe0 <HAL_RCC_ClockConfig+0x18c>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001eba:	682a      	ldr	r2, [r5, #0]
 8001ebc:	4c58      	ldr	r4, [pc, #352]	@ (8002020 <HAL_RCC_ClockConfig+0x1cc>)
 8001ebe:	f012 0f04 	tst.w	r2, #4
 8001ec2:	f040 80a3 	bne.w	800200c <HAL_RCC_ClockConfig+0x1b8>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ec6:	0713      	lsls	r3, r2, #28
 8001ec8:	d506      	bpl.n	8001ed8 <HAL_RCC_ClockConfig+0x84>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001eca:	68a3      	ldr	r3, [r4, #8]
 8001ecc:	692a      	ldr	r2, [r5, #16]
 8001ece:	f423 5360 	bic.w	r3, r3, #14336	@ 0x3800
 8001ed2:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001ed6:	60a3      	str	r3, [r4, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001ed8:	f7ff ff86 	bl	8001de8 <HAL_RCC_GetSysClockFreq>
 8001edc:	68a3      	ldr	r3, [r4, #8]
 8001ede:	4a51      	ldr	r2, [pc, #324]	@ (8002024 <HAL_RCC_ClockConfig+0x1d0>)
 8001ee0:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001ee4:	5cd3      	ldrb	r3, [r2, r3]
 8001ee6:	f003 031f 	and.w	r3, r3, #31
 8001eea:	40d8      	lsrs	r0, r3
 8001eec:	4b4e      	ldr	r3, [pc, #312]	@ (8002028 <HAL_RCC_ClockConfig+0x1d4>)
 8001eee:	6018      	str	r0, [r3, #0]
  return HAL_InitTick(uwTickPrio);
 8001ef0:	4b4e      	ldr	r3, [pc, #312]	@ (800202c <HAL_RCC_ClockConfig+0x1d8>)
 8001ef2:	6818      	ldr	r0, [r3, #0]
}
 8001ef4:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  return HAL_InitTick(uwTickPrio);
 8001ef8:	f7ff b9d0 	b.w	800129c <HAL_InitTick>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001efc:	6813      	ldr	r3, [r2, #0]
 8001efe:	f023 030f 	bic.w	r3, r3, #15
 8001f02:	430b      	orrs	r3, r1
 8001f04:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f06:	6813      	ldr	r3, [r2, #0]
 8001f08:	f003 030f 	and.w	r3, r3, #15
 8001f0c:	428b      	cmp	r3, r1
 8001f0e:	d1a6      	bne.n	8001e5e <HAL_RCC_ClockConfig+0xa>
 8001f10:	e7ae      	b.n	8001e70 <HAL_RCC_ClockConfig+0x1c>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001f12:	686f      	ldr	r7, [r5, #4]
 8001f14:	4c42      	ldr	r4, [pc, #264]	@ (8002020 <HAL_RCC_ClockConfig+0x1cc>)
 8001f16:	2f03      	cmp	r7, #3
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001f18:	6823      	ldr	r3, [r4, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001f1a:	d149      	bne.n	8001fb0 <HAL_RCC_ClockConfig+0x15c>
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001f1c:	019b      	lsls	r3, r3, #6
 8001f1e:	d59e      	bpl.n	8001e5e <HAL_RCC_ClockConfig+0xa>
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001f20:	68e3      	ldr	r3, [r4, #12]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001f22:	68e2      	ldr	r2, [r4, #12]
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001f24:	f003 0303 	and.w	r3, r3, #3

  switch (pllsource)
 8001f28:	2b03      	cmp	r3, #3
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
    break;

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001f2a:	68e3      	ldr	r3, [r4, #12]
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001f2c:	bf0c      	ite	eq
 8001f2e:	4840      	ldreq	r0, [pc, #256]	@ (8002030 <HAL_RCC_ClockConfig+0x1dc>)
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001f30:	4840      	ldrne	r0, [pc, #256]	@ (8002034 <HAL_RCC_ClockConfig+0x1e0>)
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001f32:	f3c2 1203 	ubfx	r2, r2, #4, #4
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001f36:	f3c3 2306 	ubfx	r3, r3, #8, #7
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001f3a:	3201      	adds	r2, #1
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001f3c:	fbb0 f2f2 	udiv	r2, r0, r2
 8001f40:	4353      	muls	r3, r2
    break;
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001f42:	68e2      	ldr	r2, [r4, #12]
 8001f44:	f3c2 6241 	ubfx	r2, r2, #25, #2
 8001f48:	3201      	adds	r2, #1
 8001f4a:	0052      	lsls	r2, r2, #1
  sysclockfreq = pllvco/pllr;
 8001f4c:	fbb3 f3f2 	udiv	r3, r3, r2
      if(pllfreq > 80000000U)
 8001f50:	4a39      	ldr	r2, [pc, #228]	@ (8002038 <HAL_RCC_ClockConfig+0x1e4>)
 8001f52:	4293      	cmp	r3, r2
 8001f54:	d81a      	bhi.n	8001f8c <HAL_RCC_ClockConfig+0x138>
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8001f56:	f04f 0800 	mov.w	r8, #0
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001f5a:	68a3      	ldr	r3, [r4, #8]
 8001f5c:	f023 0303 	bic.w	r3, r3, #3
 8001f60:	433b      	orrs	r3, r7
 8001f62:	60a3      	str	r3, [r4, #8]
    tickstart = HAL_GetTick();
 8001f64:	f7ff f9dc 	bl	8001320 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f68:	f241 3988 	movw	r9, #5000	@ 0x1388
    tickstart = HAL_GetTick();
 8001f6c:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f6e:	68a3      	ldr	r3, [r4, #8]
 8001f70:	686a      	ldr	r2, [r5, #4]
 8001f72:	f003 030c 	and.w	r3, r3, #12
 8001f76:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8001f7a:	f43f af7d 	beq.w	8001e78 <HAL_RCC_ClockConfig+0x24>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f7e:	f7ff f9cf 	bl	8001320 <HAL_GetTick>
 8001f82:	1bc0      	subs	r0, r0, r7
 8001f84:	4548      	cmp	r0, r9
 8001f86:	d9f2      	bls.n	8001f6e <HAL_RCC_ClockConfig+0x11a>
        return HAL_TIMEOUT;
 8001f88:	2003      	movs	r0, #3
 8001f8a:	e769      	b.n	8001e60 <HAL_RCC_ClockConfig+0xc>
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8001f8c:	68a3      	ldr	r3, [r4, #8]
 8001f8e:	f013 0ff0 	tst.w	r3, #240	@ 0xf0
 8001f92:	d004      	beq.n	8001f9e <HAL_RCC_ClockConfig+0x14a>
 8001f94:	0788      	lsls	r0, r1, #30
 8001f96:	d5de      	bpl.n	8001f56 <HAL_RCC_ClockConfig+0x102>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8001f98:	68ab      	ldr	r3, [r5, #8]
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d1db      	bne.n	8001f56 <HAL_RCC_ClockConfig+0x102>
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001f9e:	68a3      	ldr	r3, [r4, #8]
 8001fa0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001fa4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001fa8:	60a3      	str	r3, [r4, #8]
        hpre = RCC_SYSCLK_DIV2;
 8001faa:	f04f 0880 	mov.w	r8, #128	@ 0x80
 8001fae:	e7d4      	b.n	8001f5a <HAL_RCC_ClockConfig+0x106>
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001fb0:	2f02      	cmp	r7, #2
 8001fb2:	d109      	bne.n	8001fc8 <HAL_RCC_ClockConfig+0x174>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001fb4:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001fb8:	f43f af51 	beq.w	8001e5e <HAL_RCC_ClockConfig+0xa>
      pllfreq = HAL_RCC_GetSysClockFreq();
 8001fbc:	f7ff ff14 	bl	8001de8 <HAL_RCC_GetSysClockFreq>
      if(pllfreq > 80000000U)
 8001fc0:	4b1d      	ldr	r3, [pc, #116]	@ (8002038 <HAL_RCC_ClockConfig+0x1e4>)
 8001fc2:	4298      	cmp	r0, r3
 8001fc4:	d9c7      	bls.n	8001f56 <HAL_RCC_ClockConfig+0x102>
 8001fc6:	e7ea      	b.n	8001f9e <HAL_RCC_ClockConfig+0x14a>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001fc8:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 8001fcc:	e7f4      	b.n	8001fb8 <HAL_RCC_ClockConfig+0x164>
    if(hpre == RCC_SYSCLK_DIV2)
 8001fce:	f1b8 0f80 	cmp.w	r8, #128	@ 0x80
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8001fd2:	bf01      	itttt	eq
 8001fd4:	4a12      	ldreq	r2, [pc, #72]	@ (8002020 <HAL_RCC_ClockConfig+0x1cc>)
 8001fd6:	6893      	ldreq	r3, [r2, #8]
 8001fd8:	f023 03f0 	biceq.w	r3, r3, #240	@ 0xf0
 8001fdc:	6093      	streq	r3, [r2, #8]
 8001fde:	e765      	b.n	8001eac <HAL_RCC_ClockConfig+0x58>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001fe0:	6823      	ldr	r3, [r4, #0]
 8001fe2:	f023 030f 	bic.w	r3, r3, #15
 8001fe6:	4333      	orrs	r3, r6
 8001fe8:	6023      	str	r3, [r4, #0]
    tickstart = HAL_GetTick();
 8001fea:	f7ff f999 	bl	8001320 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001fee:	f241 3888 	movw	r8, #5000	@ 0x1388
    tickstart = HAL_GetTick();
 8001ff2:	4607      	mov	r7, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ff4:	6823      	ldr	r3, [r4, #0]
 8001ff6:	f003 030f 	and.w	r3, r3, #15
 8001ffa:	42b3      	cmp	r3, r6
 8001ffc:	f43f af5d 	beq.w	8001eba <HAL_RCC_ClockConfig+0x66>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002000:	f7ff f98e 	bl	8001320 <HAL_GetTick>
 8002004:	1bc0      	subs	r0, r0, r7
 8002006:	4540      	cmp	r0, r8
 8002008:	d9f4      	bls.n	8001ff4 <HAL_RCC_ClockConfig+0x1a0>
 800200a:	e7bd      	b.n	8001f88 <HAL_RCC_ClockConfig+0x134>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800200c:	68a3      	ldr	r3, [r4, #8]
 800200e:	68e9      	ldr	r1, [r5, #12]
 8002010:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002014:	430b      	orrs	r3, r1
 8002016:	60a3      	str	r3, [r4, #8]
 8002018:	e755      	b.n	8001ec6 <HAL_RCC_ClockConfig+0x72>
 800201a:	bf00      	nop
 800201c:	40022000 	.word	0x40022000
 8002020:	40021000 	.word	0x40021000
 8002024:	08006565 	.word	0x08006565
 8002028:	20000004 	.word	0x20000004
 800202c:	2000000c 	.word	0x2000000c
 8002030:	01312d00 	.word	0x01312d00
 8002034:	00f42400 	.word	0x00f42400
 8002038:	04c4b400 	.word	0x04c4b400

0800203c <HAL_RCC_GetHCLKFreq>:
}
 800203c:	4b01      	ldr	r3, [pc, #4]	@ (8002044 <HAL_RCC_GetHCLKFreq+0x8>)
 800203e:	6818      	ldr	r0, [r3, #0]
 8002040:	4770      	bx	lr
 8002042:	bf00      	nop
 8002044:	20000004 	.word	0x20000004

08002048 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002048:	4b05      	ldr	r3, [pc, #20]	@ (8002060 <HAL_RCC_GetPCLK1Freq+0x18>)
 800204a:	4a06      	ldr	r2, [pc, #24]	@ (8002064 <HAL_RCC_GetPCLK1Freq+0x1c>)
 800204c:	689b      	ldr	r3, [r3, #8]
 800204e:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8002052:	5cd3      	ldrb	r3, [r2, r3]
 8002054:	4a04      	ldr	r2, [pc, #16]	@ (8002068 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002056:	6810      	ldr	r0, [r2, #0]
 8002058:	f003 031f 	and.w	r3, r3, #31
}
 800205c:	40d8      	lsrs	r0, r3
 800205e:	4770      	bx	lr
 8002060:	40021000 	.word	0x40021000
 8002064:	0800655d 	.word	0x0800655d
 8002068:	20000004 	.word	0x20000004

0800206c <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800206c:	4b05      	ldr	r3, [pc, #20]	@ (8002084 <HAL_RCC_GetPCLK2Freq+0x18>)
 800206e:	4a06      	ldr	r2, [pc, #24]	@ (8002088 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8002070:	689b      	ldr	r3, [r3, #8]
 8002072:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8002076:	5cd3      	ldrb	r3, [r2, r3]
 8002078:	4a04      	ldr	r2, [pc, #16]	@ (800208c <HAL_RCC_GetPCLK2Freq+0x20>)
 800207a:	6810      	ldr	r0, [r2, #0]
 800207c:	f003 031f 	and.w	r3, r3, #31
}
 8002080:	40d8      	lsrs	r0, r3
 8002082:	4770      	bx	lr
 8002084:	40021000 	.word	0x40021000
 8002088:	0800655d 	.word	0x0800655d
 800208c:	20000004 	.word	0x20000004

08002090 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002090:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8002094:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002096:	6800      	ldr	r0, [r0, #0]
 8002098:	f410 2000 	ands.w	r0, r0, #524288	@ 0x80000
 800209c:	d056      	beq.n	800214c <HAL_RCCEx_PeriphCLKConfig+0xbc>
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800209e:	4d98      	ldr	r5, [pc, #608]	@ (8002300 <HAL_RCCEx_PeriphCLKConfig+0x270>)
 80020a0:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 80020a2:	00d8      	lsls	r0, r3, #3
 80020a4:	d444      	bmi.n	8002130 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80020a6:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 80020a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80020ac:	65ab      	str	r3, [r5, #88]	@ 0x58
 80020ae:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 80020b0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020b4:	9301      	str	r3, [sp, #4]
 80020b6:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80020b8:	2601      	movs	r6, #1
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80020ba:	4f92      	ldr	r7, [pc, #584]	@ (8002304 <HAL_RCCEx_PeriphCLKConfig+0x274>)
 80020bc:	683b      	ldr	r3, [r7, #0]
 80020be:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80020c2:	603b      	str	r3, [r7, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80020c4:	f7ff f92c 	bl	8001320 <HAL_GetTick>
 80020c8:	4680      	mov	r8, r0

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80020ca:	683b      	ldr	r3, [r7, #0]
 80020cc:	05d9      	lsls	r1, r3, #23
 80020ce:	d531      	bpl.n	8002134 <HAL_RCCEx_PeriphCLKConfig+0xa4>
    }

    if(ret == HAL_OK)
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80020d0:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80020d4:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 80020d6:	f413 7340 	ands.w	r3, r3, #768	@ 0x300
 80020da:	d01f      	beq.n	800211c <HAL_RCCEx_PeriphCLKConfig+0x8c>
 80020dc:	429a      	cmp	r2, r3
 80020de:	d01d      	beq.n	800211c <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80020e0:	f8d5 2090 	ldr.w	r2, [r5, #144]	@ 0x90
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80020e4:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 80020e8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80020ec:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80020f0:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80020f4:	f422 7140 	bic.w	r1, r2, #768	@ 0x300
        __HAL_RCC_BACKUPRESET_RELEASE();
 80020f8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80020fc:	07d2      	lsls	r2, r2, #31
        __HAL_RCC_BACKUPRESET_RELEASE();
 80020fe:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
        RCC->BDCR = tmpregister;
 8002102:	f8c5 1090 	str.w	r1, [r5, #144]	@ 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002106:	d509      	bpl.n	800211c <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002108:	f7ff f90a 	bl	8001320 <HAL_GetTick>

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800210c:	f241 3888 	movw	r8, #5000	@ 0x1388
        tickstart = HAL_GetTick();
 8002110:	4607      	mov	r7, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002112:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 8002116:	079b      	lsls	r3, r3, #30
 8002118:	f140 80eb 	bpl.w	80022f2 <HAL_RCCEx_PeriphCLKConfig+0x262>
      }
      
      if(ret == HAL_OK)
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800211c:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 8002120:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8002122:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002126:	4313      	orrs	r3, r2
 8002128:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800212c:	2000      	movs	r0, #0
 800212e:	e008      	b.n	8002142 <HAL_RCCEx_PeriphCLKConfig+0xb2>
    FlagStatus       pwrclkchanged = RESET;
 8002130:	2600      	movs	r6, #0
 8002132:	e7c2      	b.n	80020ba <HAL_RCCEx_PeriphCLKConfig+0x2a>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002134:	f7ff f8f4 	bl	8001320 <HAL_GetTick>
 8002138:	eba0 0008 	sub.w	r0, r0, r8
 800213c:	2802      	cmp	r0, #2
 800213e:	d9c4      	bls.n	80020ca <HAL_RCCEx_PeriphCLKConfig+0x3a>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002140:	2003      	movs	r0, #3
      /* set overall return value */
      status = ret;
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002142:	b11e      	cbz	r6, 800214c <HAL_RCCEx_PeriphCLKConfig+0xbc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002144:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 8002146:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800214a:	65ab      	str	r3, [r5, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800214c:	6823      	ldr	r3, [r4, #0]
 800214e:	07de      	lsls	r6, r3, #31
 8002150:	d508      	bpl.n	8002164 <HAL_RCCEx_PeriphCLKConfig+0xd4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002152:	496b      	ldr	r1, [pc, #428]	@ (8002300 <HAL_RCCEx_PeriphCLKConfig+0x270>)
 8002154:	6865      	ldr	r5, [r4, #4]
 8002156:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 800215a:	f022 0203 	bic.w	r2, r2, #3
 800215e:	432a      	orrs	r2, r5
 8002160:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002164:	079d      	lsls	r5, r3, #30
 8002166:	d508      	bpl.n	800217a <HAL_RCCEx_PeriphCLKConfig+0xea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002168:	4965      	ldr	r1, [pc, #404]	@ (8002300 <HAL_RCCEx_PeriphCLKConfig+0x270>)
 800216a:	68a5      	ldr	r5, [r4, #8]
 800216c:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8002170:	f022 020c 	bic.w	r2, r2, #12
 8002174:	432a      	orrs	r2, r5
 8002176:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800217a:	0759      	lsls	r1, r3, #29
 800217c:	d508      	bpl.n	8002190 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800217e:	4960      	ldr	r1, [pc, #384]	@ (8002300 <HAL_RCCEx_PeriphCLKConfig+0x270>)
 8002180:	68e5      	ldr	r5, [r4, #12]
 8002182:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8002186:	f022 0230 	bic.w	r2, r2, #48	@ 0x30
 800218a:	432a      	orrs	r2, r5
 800218c:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002190:	071a      	lsls	r2, r3, #28
 8002192:	d508      	bpl.n	80021a6 <HAL_RCCEx_PeriphCLKConfig+0x116>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002194:	495a      	ldr	r1, [pc, #360]	@ (8002300 <HAL_RCCEx_PeriphCLKConfig+0x270>)
 8002196:	6925      	ldr	r5, [r4, #16]
 8002198:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 800219c:	f022 02c0 	bic.w	r2, r2, #192	@ 0xc0
 80021a0:	432a      	orrs	r2, r5
 80021a2:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80021a6:	069f      	lsls	r7, r3, #26
 80021a8:	d508      	bpl.n	80021bc <HAL_RCCEx_PeriphCLKConfig+0x12c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80021aa:	4955      	ldr	r1, [pc, #340]	@ (8002300 <HAL_RCCEx_PeriphCLKConfig+0x270>)
 80021ac:	6965      	ldr	r5, [r4, #20]
 80021ae:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80021b2:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80021b6:	432a      	orrs	r2, r5
 80021b8:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80021bc:	065e      	lsls	r6, r3, #25
 80021be:	d508      	bpl.n	80021d2 <HAL_RCCEx_PeriphCLKConfig+0x142>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80021c0:	494f      	ldr	r1, [pc, #316]	@ (8002300 <HAL_RCCEx_PeriphCLKConfig+0x270>)
 80021c2:	69a5      	ldr	r5, [r4, #24]
 80021c4:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80021c8:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 80021cc:	432a      	orrs	r2, r5
 80021ce:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80021d2:	061d      	lsls	r5, r3, #24
 80021d4:	d508      	bpl.n	80021e8 <HAL_RCCEx_PeriphCLKConfig+0x158>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80021d6:	494a      	ldr	r1, [pc, #296]	@ (8002300 <HAL_RCCEx_PeriphCLKConfig+0x270>)
 80021d8:	69e5      	ldr	r5, [r4, #28]
 80021da:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80021de:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 80021e2:	432a      	orrs	r2, r5
 80021e4:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80021e8:	05d9      	lsls	r1, r3, #23
 80021ea:	d508      	bpl.n	80021fe <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80021ec:	4944      	ldr	r1, [pc, #272]	@ (8002300 <HAL_RCCEx_PeriphCLKConfig+0x270>)
 80021ee:	6a25      	ldr	r5, [r4, #32]
 80021f0:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80021f4:	f422 3240 	bic.w	r2, r2, #196608	@ 0x30000
 80021f8:	432a      	orrs	r2, r5
 80021fa:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80021fe:	059a      	lsls	r2, r3, #22
 8002200:	d508      	bpl.n	8002214 <HAL_RCCEx_PeriphCLKConfig+0x184>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002202:	493f      	ldr	r1, [pc, #252]	@ (8002300 <HAL_RCCEx_PeriphCLKConfig+0x270>)
 8002204:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 8002206:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 800220a:	f422 2240 	bic.w	r2, r2, #786432	@ 0xc0000
 800220e:	432a      	orrs	r2, r5
 8002210:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002214:	055f      	lsls	r7, r3, #21
 8002216:	d50f      	bpl.n	8002238 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002218:	4939      	ldr	r1, [pc, #228]	@ (8002300 <HAL_RCCEx_PeriphCLKConfig+0x270>)
 800221a:	6aa5      	ldr	r5, [r4, #40]	@ 0x28
 800221c:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8002220:	f422 1240 	bic.w	r2, r2, #3145728	@ 0x300000
 8002224:	432a      	orrs	r2, r5
 8002226:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800222a:	f5b5 1f80 	cmp.w	r5, #1048576	@ 0x100000
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800222e:	bf02      	ittt	eq
 8002230:	68ca      	ldreq	r2, [r1, #12]
 8002232:	f442 1280 	orreq.w	r2, r2, #1048576	@ 0x100000
 8002236:	60ca      	streq	r2, [r1, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8002238:	051e      	lsls	r6, r3, #20
 800223a:	d50f      	bpl.n	800225c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800223c:	4930      	ldr	r1, [pc, #192]	@ (8002300 <HAL_RCCEx_PeriphCLKConfig+0x270>)
 800223e:	6ae5      	ldr	r5, [r4, #44]	@ 0x2c
 8002240:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8002244:	f422 0240 	bic.w	r2, r2, #12582912	@ 0xc00000
 8002248:	432a      	orrs	r2, r5
 800224a:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800224e:	f5b5 0f80 	cmp.w	r5, #4194304	@ 0x400000
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002252:	bf02      	ittt	eq
 8002254:	68ca      	ldreq	r2, [r1, #12]
 8002256:	f442 1280 	orreq.w	r2, r2, #1048576	@ 0x100000
 800225a:	60ca      	streq	r2, [r1, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800225c:	04dd      	lsls	r5, r3, #19
 800225e:	d50f      	bpl.n	8002280 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8002260:	4927      	ldr	r1, [pc, #156]	@ (8002300 <HAL_RCCEx_PeriphCLKConfig+0x270>)
 8002262:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8002264:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8002268:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 800226c:	432a      	orrs	r2, r5
 800226e:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8002272:	f1b5 7f80 	cmp.w	r5, #16777216	@ 0x1000000
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002276:	bf02      	ittt	eq
 8002278:	68ca      	ldreq	r2, [r1, #12]
 800227a:	f442 1280 	orreq.w	r2, r2, #1048576	@ 0x100000
 800227e:	60ca      	streq	r2, [r1, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002280:	0499      	lsls	r1, r3, #18
 8002282:	d50f      	bpl.n	80022a4 <HAL_RCCEx_PeriphCLKConfig+0x214>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002284:	491e      	ldr	r1, [pc, #120]	@ (8002300 <HAL_RCCEx_PeriphCLKConfig+0x270>)
 8002286:	6b65      	ldr	r5, [r4, #52]	@ 0x34
 8002288:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 800228c:	f022 6240 	bic.w	r2, r2, #201326592	@ 0xc000000
 8002290:	432a      	orrs	r2, r5
 8002292:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002296:	f1b5 6f00 	cmp.w	r5, #134217728	@ 0x8000000
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800229a:	bf02      	ittt	eq
 800229c:	68ca      	ldreq	r2, [r1, #12]
 800229e:	f442 1280 	orreq.w	r2, r2, #1048576	@ 0x100000
 80022a2:	60ca      	streq	r2, [r1, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80022a4:	045a      	lsls	r2, r3, #17
 80022a6:	d50f      	bpl.n	80022c8 <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80022a8:	4915      	ldr	r1, [pc, #84]	@ (8002300 <HAL_RCCEx_PeriphCLKConfig+0x270>)
 80022aa:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
 80022ac:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80022b0:	f022 6240 	bic.w	r2, r2, #201326592	@ 0xc000000
 80022b4:	432a      	orrs	r2, r5
 80022b6:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80022ba:	f1b5 6f00 	cmp.w	r5, #134217728	@ 0x8000000
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80022be:	bf02      	ittt	eq
 80022c0:	68ca      	ldreq	r2, [r1, #12]
 80022c2:	f442 1280 	orreq.w	r2, r2, #1048576	@ 0x100000
 80022c6:	60ca      	streq	r2, [r1, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80022c8:	041b      	lsls	r3, r3, #16
 80022ca:	d50f      	bpl.n	80022ec <HAL_RCCEx_PeriphCLKConfig+0x25c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80022cc:	4a0c      	ldr	r2, [pc, #48]	@ (8002300 <HAL_RCCEx_PeriphCLKConfig+0x270>)
 80022ce:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 80022d0:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 80022d4:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
 80022d8:	430b      	orrs	r3, r1
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80022da:	f1b1 5f80 	cmp.w	r1, #268435456	@ 0x10000000
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80022de:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80022e2:	d103      	bne.n	80022ec <HAL_RCCEx_PeriphCLKConfig+0x25c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80022e4:	68d3      	ldr	r3, [r2, #12]
 80022e6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80022ea:	60d3      	str	r3, [r2, #12]
  }

#endif /* QUADSPI */

  return status;
}
 80022ec:	b002      	add	sp, #8
 80022ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80022f2:	f7ff f815 	bl	8001320 <HAL_GetTick>
 80022f6:	1bc0      	subs	r0, r0, r7
 80022f8:	4540      	cmp	r0, r8
 80022fa:	f67f af0a 	bls.w	8002112 <HAL_RCCEx_PeriphCLKConfig+0x82>
 80022fe:	e71f      	b.n	8002140 <HAL_RCCEx_PeriphCLKConfig+0xb0>
 8002300:	40021000 	.word	0x40021000
 8002304:	40007000 	.word	0x40007000

08002308 <HAL_RCCEx_GetPeriphCLKFreq>:
  uint32_t pllvco, plln, pllp;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 8002308:	f5b0 2f00 	cmp.w	r0, #524288	@ 0x80000
 800230c:	4aa3      	ldr	r2, [pc, #652]	@ (800259c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800230e:	d11d      	bne.n	800234c <HAL_RCCEx_GetPeriphCLKFreq+0x44>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8002310:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 8002314:	f8d2 1090 	ldr.w	r1, [r2, #144]	@ 0x90
 8002318:	0789      	lsls	r1, r1, #30
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 800231a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 800231e:	d503      	bpl.n	8002328 <HAL_RCCEx_GetPeriphCLKFreq+0x20>
 8002320:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002324:	f000 81ab 	beq.w	800267e <HAL_RCCEx_GetPeriphCLKFreq+0x376>
    {
      frequency = LSE_VALUE;
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 8002328:	f8d2 1094 	ldr.w	r1, [r2, #148]	@ 0x94
 800232c:	0788      	lsls	r0, r1, #30
 800232e:	d503      	bpl.n	8002338 <HAL_RCCEx_GetPeriphCLKFreq+0x30>
 8002330:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002334:	f000 81a6 	beq.w	8002684 <HAL_RCCEx_GetPeriphCLKFreq+0x37c>
    {
      frequency = LSI_VALUE;
    }
    /* Check if HSE is ready  and if RTC clock selection is HSI_DIV32*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIV32))
 8002338:	6810      	ldr	r0, [r2, #0]
 800233a:	f410 3000 	ands.w	r0, r0, #131072	@ 0x20000
 800233e:	d038      	beq.n	80023b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
  uint32_t frequency = 0U;
 8002340:	4897      	ldr	r0, [pc, #604]	@ (80025a0 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8002342:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002346:	bf18      	it	ne
 8002348:	2000      	movne	r0, #0
 800234a:	4770      	bx	lr
  else
  {
    /* Other external peripheral clock source than RTC */

    /* Compute PLL clock input */
    if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)   /* HSI ? */
 800234c:	68d3      	ldr	r3, [r2, #12]
 800234e:	f003 0303 	and.w	r3, r3, #3
 8002352:	2b02      	cmp	r3, #2
 8002354:	d117      	bne.n	8002386 <HAL_RCCEx_GetPeriphCLKFreq+0x7e>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002356:	6813      	ldr	r3, [r2, #0]
      {
        pllvco = HSI_VALUE;
      }
      else
      {
        pllvco = 0U;
 8002358:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 800235c:	4b91      	ldr	r3, [pc, #580]	@ (80025a4 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800235e:	bf08      	it	eq
 8002360:	2300      	moveq	r3, #0
    }

    /* f(PLL Source) / PLLM */
    pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));

    switch(PeriphClk)
 8002362:	f5b0 7f80 	cmp.w	r0, #256	@ 0x100
    pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8002366:	68d1      	ldr	r1, [r2, #12]
    switch(PeriphClk)
 8002368:	f000 8106 	beq.w	8002578 <HAL_RCCEx_GetPeriphCLKFreq+0x270>
 800236c:	d822      	bhi.n	80023b4 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
 800236e:	2808      	cmp	r0, #8
 8002370:	d815      	bhi.n	800239e <HAL_RCCEx_GetPeriphCLKFreq+0x96>
 8002372:	b1f0      	cbz	r0, 80023b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
 8002374:	3801      	subs	r0, #1
 8002376:	2807      	cmp	r0, #7
 8002378:	d81a      	bhi.n	80023b0 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
 800237a:	e8df f000 	tbb	[pc, r0]
 800237e:	8367      	.short	0x8367
 8002380:	19199919 	.word	0x19199919
 8002384:	ae19      	.short	0xae19
    else if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)   /* HSE ? */
 8002386:	68d3      	ldr	r3, [r2, #12]
 8002388:	f003 0303 	and.w	r3, r3, #3
 800238c:	2b03      	cmp	r3, #3
 800238e:	d104      	bne.n	800239a <HAL_RCCEx_GetPeriphCLKFreq+0x92>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8002390:	6813      	ldr	r3, [r2, #0]
        pllvco = 0U;
 8002392:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8002396:	4b84      	ldr	r3, [pc, #528]	@ (80025a8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8002398:	e7e1      	b.n	800235e <HAL_RCCEx_GetPeriphCLKFreq+0x56>
 800239a:	2300      	movs	r3, #0
 800239c:	e7e1      	b.n	8002362 <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
    switch(PeriphClk)
 800239e:	2840      	cmp	r0, #64	@ 0x40
 80023a0:	f000 80c8 	beq.w	8002534 <HAL_RCCEx_GetPeriphCLKFreq+0x22c>
 80023a4:	2880      	cmp	r0, #128	@ 0x80
 80023a6:	f000 80d6 	beq.w	8002556 <HAL_RCCEx_GetPeriphCLKFreq+0x24e>
 80023aa:	2820      	cmp	r0, #32
 80023ac:	f000 80aa 	beq.w	8002504 <HAL_RCCEx_GetPeriphCLKFreq+0x1fc>
  uint32_t frequency = 0U;
 80023b0:	2000      	movs	r0, #0
      break;
    }
  }

  return(frequency);
}
 80023b2:	4770      	bx	lr
    pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80023b4:	f3c1 1103 	ubfx	r1, r1, #4, #4
    switch(PeriphClk)
 80023b8:	f5b0 5f80 	cmp.w	r0, #4096	@ 0x1000
    pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80023bc:	f101 0101 	add.w	r1, r1, #1
 80023c0:	fbb3 f3f1 	udiv	r3, r3, r1
    switch(PeriphClk)
 80023c4:	f000 812c 	beq.w	8002620 <HAL_RCCEx_GetPeriphCLKFreq+0x318>
 80023c8:	d826      	bhi.n	8002418 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 80023ca:	f5b0 6f80 	cmp.w	r0, #1024	@ 0x400
 80023ce:	f000 80ef 	beq.w	80025b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
 80023d2:	f5b0 6f00 	cmp.w	r0, #2048	@ 0x800
 80023d6:	f000 8110 	beq.w	80025fa <HAL_RCCEx_GetPeriphCLKFreq+0x2f2>
 80023da:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
 80023de:	d1e7      	bne.n	80023b0 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
      srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 80023e0:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
      if(srcclk == RCC_LPTIM1CLKSOURCE_PCLK1)
 80023e4:	f413 2340 	ands.w	r3, r3, #786432	@ 0xc0000
 80023e8:	d051      	beq.n	800248e <HAL_RCCEx_GetPeriphCLKFreq+0x186>
      else if((HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSI))
 80023ea:	f8d2 1094 	ldr.w	r1, [r2, #148]	@ 0x94
 80023ee:	0788      	lsls	r0, r1, #30
 80023f0:	d503      	bpl.n	80023fa <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
 80023f2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80023f6:	f000 8145 	beq.w	8002684 <HAL_RCCEx_GetPeriphCLKFreq+0x37c>
      else if((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_HSI))
 80023fa:	6811      	ldr	r1, [r2, #0]
 80023fc:	0549      	lsls	r1, r1, #21
 80023fe:	d503      	bpl.n	8002408 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8002400:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8002404:	f000 8141 	beq.w	800268a <HAL_RCCEx_GetPeriphCLKFreq+0x382>
      else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSE))
 8002408:	f8d2 0090 	ldr.w	r0, [r2, #144]	@ 0x90
 800240c:	f010 0002 	ands.w	r0, r0, #2
 8002410:	d0cf      	beq.n	80023b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
 8002412:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8002416:	e030      	b.n	800247a <HAL_RCCEx_GetPeriphCLKFreq+0x172>
    switch(PeriphClk)
 8002418:	f5b0 4f80 	cmp.w	r0, #16384	@ 0x4000
 800241c:	d006      	beq.n	800242c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800241e:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8002422:	f000 810b 	beq.w	800263c <HAL_RCCEx_GetPeriphCLKFreq+0x334>
 8002426:	f5b0 5f00 	cmp.w	r0, #8192	@ 0x2000
 800242a:	d1c1      	bne.n	80023b0 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
      srcclk = __HAL_RCC_GET_RNG_SOURCE();
 800242c:	f8d2 1088 	ldr.w	r1, [r2, #136]	@ 0x88
 8002430:	f001 6140 	and.w	r1, r1, #201326592	@ 0xc000000
      if(srcclk == RCC_RNGCLKSOURCE_PLL)  /* PLL ? */
 8002434:	f1b1 6f00 	cmp.w	r1, #134217728	@ 0x8000000
 8002438:	f000 80c8 	beq.w	80025cc <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>
      else if( (HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48)) /* HSI48 ? */
 800243c:	f8d2 0098 	ldr.w	r0, [r2, #152]	@ 0x98
 8002440:	f010 0002 	ands.w	r0, r0, #2
 8002444:	d0b5      	beq.n	80023b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
  uint32_t frequency = 0U;
 8002446:	4859      	ldr	r0, [pc, #356]	@ (80025ac <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8002448:	2900      	cmp	r1, #0
 800244a:	e77c      	b.n	8002346 <HAL_RCCEx_GetPeriphCLKFreq+0x3e>
      srcclk = __HAL_RCC_GET_USART1_SOURCE();
 800244c:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
      if(srcclk == RCC_USART1CLKSOURCE_PCLK2)
 8002450:	f013 0303 	ands.w	r3, r3, #3
 8002454:	d101      	bne.n	800245a <HAL_RCCEx_GetPeriphCLKFreq+0x152>
        frequency = HAL_RCC_GetPCLK2Freq();
 8002456:	f7ff be09 	b.w	800206c <HAL_RCC_GetPCLK2Freq>
      else if(srcclk == RCC_USART1CLKSOURCE_SYSCLK)
 800245a:	2b01      	cmp	r3, #1
 800245c:	d101      	bne.n	8002462 <HAL_RCCEx_GetPeriphCLKFreq+0x15a>
        frequency = HAL_RCC_GetSysClockFreq();
 800245e:	f7ff bcc3 	b.w	8001de8 <HAL_RCC_GetSysClockFreq>
      else if((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI) )
 8002462:	6811      	ldr	r1, [r2, #0]
 8002464:	0549      	lsls	r1, r1, #21
 8002466:	d502      	bpl.n	800246e <HAL_RCCEx_GetPeriphCLKFreq+0x166>
 8002468:	2b02      	cmp	r3, #2
 800246a:	f000 810e 	beq.w	800268a <HAL_RCCEx_GetPeriphCLKFreq+0x382>
      else if((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 800246e:	f8d2 0090 	ldr.w	r0, [r2, #144]	@ 0x90
 8002472:	f010 0002 	ands.w	r0, r0, #2
 8002476:	d09c      	beq.n	80023b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
 8002478:	2b03      	cmp	r3, #3
      else if((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))  && (srcclk == RCC_USART2CLKSOURCE_LSE))
 800247a:	bf14      	ite	ne
 800247c:	2300      	movne	r3, #0
 800247e:	2301      	moveq	r3, #1
 8002480:	03d8      	lsls	r0, r3, #15
 8002482:	4770      	bx	lr
      srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8002484:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
      if(srcclk == RCC_USART2CLKSOURCE_PCLK1)
 8002488:	f013 030c 	ands.w	r3, r3, #12
 800248c:	d101      	bne.n	8002492 <HAL_RCCEx_GetPeriphCLKFreq+0x18a>
        frequency = HAL_RCC_GetPCLK1Freq();
 800248e:	f7ff bddb 	b.w	8002048 <HAL_RCC_GetPCLK1Freq>
      else if(srcclk == RCC_USART2CLKSOURCE_SYSCLK)
 8002492:	2b04      	cmp	r3, #4
 8002494:	d0e3      	beq.n	800245e <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      else if((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 8002496:	6811      	ldr	r1, [r2, #0]
 8002498:	0548      	lsls	r0, r1, #21
 800249a:	d502      	bpl.n	80024a2 <HAL_RCCEx_GetPeriphCLKFreq+0x19a>
 800249c:	2b08      	cmp	r3, #8
 800249e:	f000 80f4 	beq.w	800268a <HAL_RCCEx_GetPeriphCLKFreq+0x382>
      else if((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))  && (srcclk == RCC_USART2CLKSOURCE_LSE))
 80024a2:	f8d2 0090 	ldr.w	r0, [r2, #144]	@ 0x90
 80024a6:	f010 0002 	ands.w	r0, r0, #2
 80024aa:	d082      	beq.n	80023b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
 80024ac:	2b0c      	cmp	r3, #12
 80024ae:	e7e4      	b.n	800247a <HAL_RCCEx_GetPeriphCLKFreq+0x172>
      srcclk = __HAL_RCC_GET_USART3_SOURCE();
 80024b0:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
      if(srcclk == RCC_USART3CLKSOURCE_PCLK1)
 80024b4:	f013 0330 	ands.w	r3, r3, #48	@ 0x30
 80024b8:	d0e9      	beq.n	800248e <HAL_RCCEx_GetPeriphCLKFreq+0x186>
      else if(srcclk == RCC_USART3CLKSOURCE_SYSCLK)
 80024ba:	2b10      	cmp	r3, #16
 80024bc:	d0cf      	beq.n	800245e <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      else if((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 80024be:	6811      	ldr	r1, [r2, #0]
 80024c0:	0549      	lsls	r1, r1, #21
 80024c2:	d502      	bpl.n	80024ca <HAL_RCCEx_GetPeriphCLKFreq+0x1c2>
 80024c4:	2b20      	cmp	r3, #32
 80024c6:	f000 80e0 	beq.w	800268a <HAL_RCCEx_GetPeriphCLKFreq+0x382>
      else if((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 80024ca:	f8d2 0090 	ldr.w	r0, [r2, #144]	@ 0x90
 80024ce:	f010 0002 	ands.w	r0, r0, #2
 80024d2:	f43f af6e 	beq.w	80023b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
 80024d6:	2b30      	cmp	r3, #48	@ 0x30
 80024d8:	e7cf      	b.n	800247a <HAL_RCCEx_GetPeriphCLKFreq+0x172>
      srcclk = __HAL_RCC_GET_UART4_SOURCE();
 80024da:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
      if(srcclk == RCC_UART4CLKSOURCE_PCLK1)
 80024de:	f013 03c0 	ands.w	r3, r3, #192	@ 0xc0
 80024e2:	d0d4      	beq.n	800248e <HAL_RCCEx_GetPeriphCLKFreq+0x186>
      else if(srcclk == RCC_UART4CLKSOURCE_SYSCLK)
 80024e4:	2b40      	cmp	r3, #64	@ 0x40
 80024e6:	d0ba      	beq.n	800245e <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      else if((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
 80024e8:	6811      	ldr	r1, [r2, #0]
 80024ea:	0548      	lsls	r0, r1, #21
 80024ec:	d502      	bpl.n	80024f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1ec>
 80024ee:	2b80      	cmp	r3, #128	@ 0x80
 80024f0:	f000 80cb 	beq.w	800268a <HAL_RCCEx_GetPeriphCLKFreq+0x382>
      else if((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
 80024f4:	f8d2 0090 	ldr.w	r0, [r2, #144]	@ 0x90
 80024f8:	f010 0002 	ands.w	r0, r0, #2
 80024fc:	f43f af59 	beq.w	80023b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
 8002500:	2bc0      	cmp	r3, #192	@ 0xc0
 8002502:	e7ba      	b.n	800247a <HAL_RCCEx_GetPeriphCLKFreq+0x172>
      srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8002504:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
      if(srcclk == RCC_LPUART1CLKSOURCE_PCLK1)
 8002508:	f413 6340 	ands.w	r3, r3, #3072	@ 0xc00
 800250c:	d0bf      	beq.n	800248e <HAL_RCCEx_GetPeriphCLKFreq+0x186>
      else if(srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
 800250e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002512:	d0a4      	beq.n	800245e <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      else if((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 8002514:	6811      	ldr	r1, [r2, #0]
 8002516:	0549      	lsls	r1, r1, #21
 8002518:	d503      	bpl.n	8002522 <HAL_RCCEx_GetPeriphCLKFreq+0x21a>
 800251a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800251e:	f000 80b4 	beq.w	800268a <HAL_RCCEx_GetPeriphCLKFreq+0x382>
      else if((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 8002522:	f8d2 0090 	ldr.w	r0, [r2, #144]	@ 0x90
 8002526:	f010 0002 	ands.w	r0, r0, #2
 800252a:	f43f af42 	beq.w	80023b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
 800252e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8002532:	e7a2      	b.n	800247a <HAL_RCCEx_GetPeriphCLKFreq+0x172>
      srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8002534:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
      if(srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 8002538:	f413 5340 	ands.w	r3, r3, #12288	@ 0x3000
 800253c:	d0a7      	beq.n	800248e <HAL_RCCEx_GetPeriphCLKFreq+0x186>
      else if(srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
 800253e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002542:	d08c      	beq.n	800245e <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      else if((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 8002544:	6810      	ldr	r0, [r2, #0]
 8002546:	f410 6080 	ands.w	r0, r0, #1024	@ 0x400
 800254a:	f43f af32 	beq.w	80023b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
  uint32_t frequency = 0U;
 800254e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002552:	4814      	ldr	r0, [pc, #80]	@ (80025a4 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8002554:	e6f7      	b.n	8002346 <HAL_RCCEx_GetPeriphCLKFreq+0x3e>
      srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8002556:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
      if(srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 800255a:	f413 4340 	ands.w	r3, r3, #49152	@ 0xc000
 800255e:	d096      	beq.n	800248e <HAL_RCCEx_GetPeriphCLKFreq+0x186>
      else if(srcclk == RCC_I2C2CLKSOURCE_SYSCLK)
 8002560:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002564:	f43f af7b 	beq.w	800245e <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      else if((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 8002568:	6810      	ldr	r0, [r2, #0]
 800256a:	f410 6080 	ands.w	r0, r0, #1024	@ 0x400
 800256e:	f43f af20 	beq.w	80023b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
  uint32_t frequency = 0U;
 8002572:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002576:	e7ec      	b.n	8002552 <HAL_RCCEx_GetPeriphCLKFreq+0x24a>
      srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8002578:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
      if(srcclk == RCC_I2C3CLKSOURCE_PCLK1)
 800257c:	f413 3340 	ands.w	r3, r3, #196608	@ 0x30000
 8002580:	d085      	beq.n	800248e <HAL_RCCEx_GetPeriphCLKFreq+0x186>
      else if(srcclk == RCC_I2C3CLKSOURCE_SYSCLK)
 8002582:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002586:	f43f af6a 	beq.w	800245e <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      else if((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C3CLKSOURCE_HSI))
 800258a:	6810      	ldr	r0, [r2, #0]
 800258c:	f410 6080 	ands.w	r0, r0, #1024	@ 0x400
 8002590:	f43f af0f 	beq.w	80023b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
  uint32_t frequency = 0U;
 8002594:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002598:	e7db      	b.n	8002552 <HAL_RCCEx_GetPeriphCLKFreq+0x24a>
 800259a:	bf00      	nop
 800259c:	40021000 	.word	0x40021000
 80025a0:	00098968 	.word	0x00098968
 80025a4:	00f42400 	.word	0x00f42400
 80025a8:	01312d00 	.word	0x01312d00
 80025ac:	02dc6c00 	.word	0x02dc6c00
      srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 80025b0:	f8d2 1088 	ldr.w	r1, [r2, #136]	@ 0x88
      if(srcclk == RCC_SAI1CLKSOURCE_SYSCLK)
 80025b4:	f411 1140 	ands.w	r1, r1, #3145728	@ 0x300000
 80025b8:	f43f af51 	beq.w	800245e <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      else if(srcclk == RCC_SAI1CLKSOURCE_PLL)
 80025bc:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80025c0:	d110      	bne.n	80025e4 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>
        if(__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_48M1CLK) != 0U)
 80025c2:	68d0      	ldr	r0, [r2, #12]
 80025c4:	f410 1080 	ands.w	r0, r0, #1048576	@ 0x100000
 80025c8:	f43f aef3 	beq.w	80023b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 80025cc:	68d0      	ldr	r0, [r2, #12]
        frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U);
 80025ce:	68d2      	ldr	r2, [r2, #12]
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 80025d0:	f3c0 2006 	ubfx	r0, r0, #8, #7
        frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U);
 80025d4:	4358      	muls	r0, r3
 80025d6:	f3c2 5341 	ubfx	r3, r2, #21, #2
 80025da:	3301      	adds	r3, #1
 80025dc:	005b      	lsls	r3, r3, #1
 80025de:	fbb0 f0f3 	udiv	r0, r0, r3
 80025e2:	4770      	bx	lr
      else if(srcclk == RCC_SAI1CLKSOURCE_EXT)
 80025e4:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80025e8:	d051      	beq.n	800268e <HAL_RCCEx_GetPeriphCLKFreq+0x386>
      else if((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SAI1CLKSOURCE_HSI))
 80025ea:	6810      	ldr	r0, [r2, #0]
 80025ec:	f410 6080 	ands.w	r0, r0, #1024	@ 0x400
 80025f0:	f43f aedf 	beq.w	80023b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
  uint32_t frequency = 0U;
 80025f4:	f5b1 1f40 	cmp.w	r1, #3145728	@ 0x300000
 80025f8:	e7ab      	b.n	8002552 <HAL_RCCEx_GetPeriphCLKFreq+0x24a>
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 80025fa:	f8d2 1088 	ldr.w	r1, [r2, #136]	@ 0x88
      if(srcclk == RCC_I2SCLKSOURCE_SYSCLK)
 80025fe:	f411 0140 	ands.w	r1, r1, #12582912	@ 0xc00000
 8002602:	f43f af2c 	beq.w	800245e <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      else if(srcclk == RCC_I2SCLKSOURCE_PLL)
 8002606:	f5b1 0f80 	cmp.w	r1, #4194304	@ 0x400000
 800260a:	d0da      	beq.n	80025c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2ba>
      else if(srcclk == RCC_I2SCLKSOURCE_EXT)
 800260c:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8002610:	d03d      	beq.n	800268e <HAL_RCCEx_GetPeriphCLKFreq+0x386>
      else if((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2SCLKSOURCE_HSI))
 8002612:	6813      	ldr	r3, [r2, #0]
 8002614:	055b      	lsls	r3, r3, #21
 8002616:	f57f aecb 	bpl.w	80023b0 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
  uint32_t frequency = 0U;
 800261a:	f5b1 0f40 	cmp.w	r1, #12582912	@ 0xc00000
 800261e:	e798      	b.n	8002552 <HAL_RCCEx_GetPeriphCLKFreq+0x24a>
      srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8002620:	f8d2 1088 	ldr.w	r1, [r2, #136]	@ 0x88
 8002624:	f001 7140 	and.w	r1, r1, #50331648	@ 0x3000000
      if(srcclk == RCC_FDCANCLKSOURCE_PCLK1)
 8002628:	f1b1 7f00 	cmp.w	r1, #33554432	@ 0x2000000
 800262c:	f43f af2f 	beq.w	800248e <HAL_RCCEx_GetPeriphCLKFreq+0x186>
      else if(srcclk == RCC_FDCANCLKSOURCE_HSE)
 8002630:	b379      	cbz	r1, 8002692 <HAL_RCCEx_GetPeriphCLKFreq+0x38a>
      else if(srcclk == RCC_FDCANCLKSOURCE_PLL)
 8002632:	f1b1 7f80 	cmp.w	r1, #16777216	@ 0x1000000
 8002636:	f47f aebb 	bne.w	80023b0 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
 800263a:	e7c2      	b.n	80025c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2ba>
      srcclk = __HAL_RCC_GET_ADC12_SOURCE();
 800263c:	f8d2 1088 	ldr.w	r1, [r2, #136]	@ 0x88
 8002640:	f001 5140 	and.w	r1, r1, #805306368	@ 0x30000000
      if(srcclk == RCC_ADC12CLKSOURCE_PLL)
 8002644:	f1b1 5f80 	cmp.w	r1, #268435456	@ 0x10000000
 8002648:	d114      	bne.n	8002674 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        if(__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_ADCCLK) != 0U)
 800264a:	68d0      	ldr	r0, [r2, #12]
 800264c:	f410 3080 	ands.w	r0, r0, #65536	@ 0x10000
 8002650:	f43f aeaf 	beq.w	80023b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
          plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8002654:	68d1      	ldr	r1, [r2, #12]
          pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
 8002656:	68d0      	ldr	r0, [r2, #12]
          if(pllp == 0U)
 8002658:	0ec0      	lsrs	r0, r0, #27
          plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800265a:	f3c1 2106 	ubfx	r1, r1, #8, #7
          if(pllp == 0U)
 800265e:	d105      	bne.n	800266c <HAL_RCCEx_GetPeriphCLKFreq+0x364>
            if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 8002660:	68d2      	ldr	r2, [r2, #12]
              pllp = 17U;
 8002662:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 8002666:	bf0c      	ite	eq
 8002668:	2007      	moveq	r0, #7
 800266a:	2011      	movne	r0, #17
          frequency = (pllvco * plln) / pllp;
 800266c:	434b      	muls	r3, r1
 800266e:	fbb3 f0f0 	udiv	r0, r3, r0
 8002672:	4770      	bx	lr
      else if(srcclk == RCC_ADC12CLKSOURCE_SYSCLK)
 8002674:	f1b1 5f00 	cmp.w	r1, #536870912	@ 0x20000000
 8002678:	f47f ae9a 	bne.w	80023b0 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
 800267c:	e6ef      	b.n	800245e <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      frequency = LSE_VALUE;
 800267e:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8002682:	4770      	bx	lr
      frequency = LSI_VALUE;
 8002684:	f44f 40fa 	mov.w	r0, #32000	@ 0x7d00
 8002688:	4770      	bx	lr
        frequency = HSI_VALUE;
 800268a:	4803      	ldr	r0, [pc, #12]	@ (8002698 <HAL_RCCEx_GetPeriphCLKFreq+0x390>)
 800268c:	4770      	bx	lr
        frequency = EXTERNAL_CLOCK_VALUE;
 800268e:	4803      	ldr	r0, [pc, #12]	@ (800269c <HAL_RCCEx_GetPeriphCLKFreq+0x394>)
 8002690:	4770      	bx	lr
        frequency = HSE_VALUE;
 8002692:	4803      	ldr	r0, [pc, #12]	@ (80026a0 <HAL_RCCEx_GetPeriphCLKFreq+0x398>)
 8002694:	4770      	bx	lr
 8002696:	bf00      	nop
 8002698:	00f42400 	.word	0x00f42400
 800269c:	00bb8000 	.word	0x00bb8000
 80026a0:	01312d00 	.word	0x01312d00

080026a4 <SPI_WaitFlagStateUntilTimeout.constprop.0>:
  * @param  State flag state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 80026a4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80026a6:	460e      	mov	r6, r1
 80026a8:	4614      	mov	r4, r2
 80026aa:	4605      	mov	r5, r0
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80026ac:	f7fe fe38 	bl	8001320 <HAL_GetTick>
 80026b0:	4434      	add	r4, r6
 80026b2:	1a24      	subs	r4, r4, r0
  tmp_tickstart = HAL_GetTick();
 80026b4:	f7fe fe34 	bl	8001320 <HAL_GetTick>

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80026b8:	4b22      	ldr	r3, [pc, #136]	@ (8002744 <SPI_WaitFlagStateUntilTimeout.constprop.0+0xa0>)
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	f3c3 33cb 	ubfx	r3, r3, #15, #12
 80026c0:	4363      	muls	r3, r4
  tmp_tickstart = HAL_GetTick();
 80026c2:	4607      	mov	r7, r0
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80026c4:	9301      	str	r3, [sp, #4]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80026c6:	682a      	ldr	r2, [r5, #0]
 80026c8:	6890      	ldr	r0, [r2, #8]
 80026ca:	f010 0080 	ands.w	r0, r0, #128	@ 0x80
 80026ce:	d02d      	beq.n	800272c <SPI_WaitFlagStateUntilTimeout.constprop.0+0x88>
  {
    if (Timeout != HAL_MAX_DELAY)
 80026d0:	1c73      	adds	r3, r6, #1
 80026d2:	d0f9      	beq.n	80026c8 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x24>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80026d4:	f7fe fe24 	bl	8001320 <HAL_GetTick>
 80026d8:	1bc0      	subs	r0, r0, r7
 80026da:	42a0      	cmp	r0, r4
 80026dc:	d328      	bcc.n	8002730 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x8c>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80026de:	682b      	ldr	r3, [r5, #0]
 80026e0:	685a      	ldr	r2, [r3, #4]
 80026e2:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80026e6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80026e8:	686a      	ldr	r2, [r5, #4]
 80026ea:	f5b2 7f82 	cmp.w	r2, #260	@ 0x104
 80026ee:	d10a      	bne.n	8002706 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x62>
 80026f0:	68aa      	ldr	r2, [r5, #8]
 80026f2:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
 80026f6:	d002      	beq.n	80026fe <SPI_WaitFlagStateUntilTimeout.constprop.0+0x5a>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80026f8:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 80026fc:	d103      	bne.n	8002706 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x62>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80026fe:	681a      	ldr	r2, [r3, #0]
 8002700:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002704:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002706:	6aaa      	ldr	r2, [r5, #40]	@ 0x28
 8002708:	f5b2 5f00 	cmp.w	r2, #8192	@ 0x2000
 800270c:	d107      	bne.n	800271e <SPI_WaitFlagStateUntilTimeout.constprop.0+0x7a>
        {
          SPI_RESET_CRC(hspi);
 800270e:	681a      	ldr	r2, [r3, #0]
 8002710:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002714:	601a      	str	r2, [r3, #0]
 8002716:	681a      	ldr	r2, [r3, #0]
 8002718:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800271c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800271e:	2301      	movs	r3, #1
 8002720:	f885 305d 	strb.w	r3, [r5, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002724:	2300      	movs	r3, #0
 8002726:	f885 305c 	strb.w	r3, [r5, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800272a:	2003      	movs	r0, #3
      count--;
    }
  }

  return HAL_OK;
}
 800272c:	b003      	add	sp, #12
 800272e:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if (count == 0U)
 8002730:	9a01      	ldr	r2, [sp, #4]
      count--;
 8002732:	9b01      	ldr	r3, [sp, #4]
      if (count == 0U)
 8002734:	2a00      	cmp	r2, #0
      count--;
 8002736:	f103 33ff 	add.w	r3, r3, #4294967295
 800273a:	9301      	str	r3, [sp, #4]
 800273c:	bf08      	it	eq
 800273e:	4614      	moveq	r4, r2
 8002740:	e7c1      	b.n	80026c6 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x22>
 8002742:	bf00      	nop
 8002744:	20000004 	.word	0x20000004

08002748 <SPI_WaitFifoStateUntilTimeout.constprop.0>:
  * @param  State Fifo state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 8002748:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800274c:	461c      	mov	r4, r3
{
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800274e:	2300      	movs	r3, #0
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 8002750:	4617      	mov	r7, r2
  __IO uint8_t  tmpreg8 = 0;
 8002752:	f88d 3003 	strb.w	r3, [sp, #3]
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 8002756:	4605      	mov	r5, r0
 8002758:	460e      	mov	r6, r1

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800275a:	f7fe fde1 	bl	8001320 <HAL_GetTick>
 800275e:	443c      	add	r4, r7
 8002760:	1a24      	subs	r4, r4, r0
  tmp_tickstart = HAL_GetTick();
 8002762:	f7fe fddd 	bl	8001320 <HAL_GetTick>

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8002766:	4b29      	ldr	r3, [pc, #164]	@ (800280c <SPI_WaitFifoStateUntilTimeout.constprop.0+0xc4>)
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8002768:	f8d5 9000 	ldr.w	r9, [r5]
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	2223      	movs	r2, #35	@ 0x23
 8002770:	4353      	muls	r3, r2
 8002772:	0d1b      	lsrs	r3, r3, #20
 8002774:	4363      	muls	r3, r4
  tmp_tickstart = HAL_GetTick();
 8002776:	4680      	mov	r8, r0
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8002778:	9301      	str	r3, [sp, #4]

  while ((hspi->Instance->SR & Fifo) != State)
 800277a:	682a      	ldr	r2, [r5, #0]
 800277c:	6890      	ldr	r0, [r2, #8]
 800277e:	4030      	ands	r0, r6
 8002780:	d038      	beq.n	80027f4 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xac>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8002782:	f5b6 6fc0 	cmp.w	r6, #1536	@ 0x600
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8002786:	bf01      	itttt	eq
 8002788:	f899 300c 	ldrbeq.w	r3, [r9, #12]
 800278c:	b2db      	uxtbeq	r3, r3
 800278e:	f88d 3003 	strbeq.w	r3, [sp, #3]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8002792:	f89d 3003 	ldrbeq.w	r3, [sp, #3]
    }

    if (Timeout != HAL_MAX_DELAY)
 8002796:	1c7b      	adds	r3, r7, #1
 8002798:	d0f0      	beq.n	800277c <SPI_WaitFifoStateUntilTimeout.constprop.0+0x34>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800279a:	f7fe fdc1 	bl	8001320 <HAL_GetTick>
 800279e:	eba0 0008 	sub.w	r0, r0, r8
 80027a2:	42a0      	cmp	r0, r4
 80027a4:	d329      	bcc.n	80027fa <SPI_WaitFifoStateUntilTimeout.constprop.0+0xb2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80027a6:	682b      	ldr	r3, [r5, #0]
 80027a8:	685a      	ldr	r2, [r3, #4]
 80027aa:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80027ae:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80027b0:	686a      	ldr	r2, [r5, #4]
 80027b2:	f5b2 7f82 	cmp.w	r2, #260	@ 0x104
 80027b6:	d10a      	bne.n	80027ce <SPI_WaitFifoStateUntilTimeout.constprop.0+0x86>
 80027b8:	68aa      	ldr	r2, [r5, #8]
 80027ba:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
 80027be:	d002      	beq.n	80027c6 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x7e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80027c0:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 80027c4:	d103      	bne.n	80027ce <SPI_WaitFifoStateUntilTimeout.constprop.0+0x86>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80027c6:	681a      	ldr	r2, [r3, #0]
 80027c8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80027cc:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80027ce:	6aaa      	ldr	r2, [r5, #40]	@ 0x28
 80027d0:	f5b2 5f00 	cmp.w	r2, #8192	@ 0x2000
 80027d4:	d107      	bne.n	80027e6 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x9e>
        {
          SPI_RESET_CRC(hspi);
 80027d6:	681a      	ldr	r2, [r3, #0]
 80027d8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80027dc:	601a      	str	r2, [r3, #0]
 80027de:	681a      	ldr	r2, [r3, #0]
 80027e0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80027e4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80027e6:	2301      	movs	r3, #1
 80027e8:	f885 305d 	strb.w	r3, [r5, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80027ec:	2300      	movs	r3, #0
 80027ee:	f885 305c 	strb.w	r3, [r5, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80027f2:	2003      	movs	r0, #3
      count--;
    }
  }

  return HAL_OK;
}
 80027f4:	b003      	add	sp, #12
 80027f6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      if (count == 0U)
 80027fa:	9a01      	ldr	r2, [sp, #4]
      count--;
 80027fc:	9b01      	ldr	r3, [sp, #4]
      if (count == 0U)
 80027fe:	2a00      	cmp	r2, #0
      count--;
 8002800:	f103 33ff 	add.w	r3, r3, #4294967295
 8002804:	9301      	str	r3, [sp, #4]
 8002806:	bf08      	it	eq
 8002808:	4614      	moveq	r4, r2
 800280a:	e7b6      	b.n	800277a <SPI_WaitFifoStateUntilTimeout.constprop.0+0x32>
 800280c:	20000004 	.word	0x20000004

08002810 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002810:	b570      	push	{r4, r5, r6, lr}
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002812:	4613      	mov	r3, r2
{
 8002814:	460d      	mov	r5, r1
 8002816:	4616      	mov	r6, r2
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002818:	460a      	mov	r2, r1
 800281a:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
{
 800281e:	4604      	mov	r4, r0
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002820:	f7ff ff92 	bl	8002748 <SPI_WaitFifoStateUntilTimeout.constprop.0>
 8002824:	b128      	cbz	r0, 8002832 <SPI_EndRxTxTransaction+0x22>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002826:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8002828:	f043 0320 	orr.w	r3, r3, #32
 800282c:	6623      	str	r3, [r4, #96]	@ 0x60
    return HAL_TIMEOUT;
 800282e:	2003      	movs	r0, #3
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  return HAL_OK;
}
 8002830:	bd70      	pop	{r4, r5, r6, pc}
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002832:	4632      	mov	r2, r6
 8002834:	4629      	mov	r1, r5
 8002836:	4620      	mov	r0, r4
 8002838:	f7ff ff34 	bl	80026a4 <SPI_WaitFlagStateUntilTimeout.constprop.0>
 800283c:	2800      	cmp	r0, #0
 800283e:	d1f2      	bne.n	8002826 <SPI_EndRxTxTransaction+0x16>
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002840:	4633      	mov	r3, r6
 8002842:	462a      	mov	r2, r5
 8002844:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8002848:	4620      	mov	r0, r4
 800284a:	f7ff ff7d 	bl	8002748 <SPI_WaitFifoStateUntilTimeout.constprop.0>
 800284e:	2800      	cmp	r0, #0
 8002850:	d0ee      	beq.n	8002830 <SPI_EndRxTxTransaction+0x20>
 8002852:	e7e8      	b.n	8002826 <SPI_EndRxTxTransaction+0x16>

08002854 <HAL_SPI_Init>:
{
 8002854:	b570      	push	{r4, r5, r6, lr}
  if (hspi == NULL)
 8002856:	4604      	mov	r4, r0
 8002858:	2800      	cmp	r0, #0
 800285a:	d067      	beq.n	800292c <HAL_SPI_Init+0xd8>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800285c:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 800285e:	2b00      	cmp	r3, #0
 8002860:	d15d      	bne.n	800291e <HAL_SPI_Init+0xca>
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002862:	6842      	ldr	r2, [r0, #4]
 8002864:	f5b2 7f82 	cmp.w	r2, #260	@ 0x104
 8002868:	d000      	beq.n	800286c <HAL_SPI_Init+0x18>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800286a:	61c3      	str	r3, [r0, #28]
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800286c:	2300      	movs	r3, #0
 800286e:	62a3      	str	r3, [r4, #40]	@ 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8002870:	f894 305d 	ldrb.w	r3, [r4, #93]	@ 0x5d
 8002874:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8002878:	b923      	cbnz	r3, 8002884 <HAL_SPI_Init+0x30>
    hspi->Lock = HAL_UNLOCKED;
 800287a:	f884 205c 	strb.w	r2, [r4, #92]	@ 0x5c
    HAL_SPI_MspInit(hspi);
 800287e:	4620      	mov	r0, r4
 8002880:	f7fe fbec 	bl	800105c <HAL_SPI_MspInit>
  __HAL_SPI_DISABLE(hspi);
 8002884:	6822      	ldr	r2, [r4, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002886:	68e0      	ldr	r0, [r4, #12]
  hspi->State = HAL_SPI_STATE_BUSY;
 8002888:	2302      	movs	r3, #2
 800288a:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
  __HAL_SPI_DISABLE(hspi);
 800288e:	6813      	ldr	r3, [r2, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002890:	f5b0 6fe0 	cmp.w	r0, #1792	@ 0x700
  __HAL_SPI_DISABLE(hspi);
 8002894:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002898:	6013      	str	r3, [r2, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800289a:	f04f 0300 	mov.w	r3, #0
 800289e:	d942      	bls.n	8002926 <HAL_SPI_Init+0xd2>
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80028a0:	461d      	mov	r5, r3
 80028a2:	f5b0 6f70 	cmp.w	r0, #3840	@ 0xf00
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80028a6:	bf18      	it	ne
 80028a8:	62a3      	strne	r3, [r4, #40]	@ 0x28
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80028aa:	68a6      	ldr	r6, [r4, #8]
 80028ac:	6863      	ldr	r3, [r4, #4]
 80028ae:	69a1      	ldr	r1, [r4, #24]
 80028b0:	f406 4604 	and.w	r6, r6, #33792	@ 0x8400
 80028b4:	f403 7382 	and.w	r3, r3, #260	@ 0x104
 80028b8:	4333      	orrs	r3, r6
 80028ba:	6926      	ldr	r6, [r4, #16]
 80028bc:	f006 0602 	and.w	r6, r6, #2
 80028c0:	4333      	orrs	r3, r6
 80028c2:	6966      	ldr	r6, [r4, #20]
 80028c4:	f006 0601 	and.w	r6, r6, #1
 80028c8:	4333      	orrs	r3, r6
 80028ca:	f401 7600 	and.w	r6, r1, #512	@ 0x200
 80028ce:	4333      	orrs	r3, r6
 80028d0:	69e6      	ldr	r6, [r4, #28]
 80028d2:	f006 0638 	and.w	r6, r6, #56	@ 0x38
 80028d6:	4333      	orrs	r3, r6
 80028d8:	6a26      	ldr	r6, [r4, #32]
 80028da:	f006 0680 	and.w	r6, r6, #128	@ 0x80
 80028de:	4333      	orrs	r3, r6
 80028e0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80028e2:	f406 5600 	and.w	r6, r6, #8192	@ 0x2000
 80028e6:	4333      	orrs	r3, r6
 80028e8:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80028ea:	6b66      	ldr	r6, [r4, #52]	@ 0x34
 80028ec:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80028ee:	f006 0608 	and.w	r6, r6, #8
 80028f2:	f003 0310 	and.w	r3, r3, #16
 80028f6:	f400 6070 	and.w	r0, r0, #3840	@ 0xf00
 80028fa:	4333      	orrs	r3, r6
 80028fc:	0c09      	lsrs	r1, r1, #16
 80028fe:	4303      	orrs	r3, r0
 8002900:	f001 0104 	and.w	r1, r1, #4
 8002904:	430b      	orrs	r3, r1
 8002906:	432b      	orrs	r3, r5
 8002908:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800290a:	69d3      	ldr	r3, [r2, #28]
 800290c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002910:	61d3      	str	r3, [r2, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002912:	2000      	movs	r0, #0
  hspi->State     = HAL_SPI_STATE_READY;
 8002914:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002916:	6620      	str	r0, [r4, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8002918:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
}
 800291c:	bd70      	pop	{r4, r5, r6, pc}
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800291e:	2300      	movs	r3, #0
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002920:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002924:	e7a2      	b.n	800286c <HAL_SPI_Init+0x18>
 8002926:	f44f 5580 	mov.w	r5, #4096	@ 0x1000
 800292a:	e7bc      	b.n	80028a6 <HAL_SPI_Init+0x52>
    return HAL_ERROR;
 800292c:	2001      	movs	r0, #1
 800292e:	e7f5      	b.n	800291c <HAL_SPI_Init+0xc8>

08002930 <HAL_SPI_Transmit>:
{
 8002930:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8002934:	4604      	mov	r4, r0
 8002936:	461f      	mov	r7, r3
 8002938:	460d      	mov	r5, r1
 800293a:	4690      	mov	r8, r2
  tickstart = HAL_GetTick();
 800293c:	f7fe fcf0 	bl	8001320 <HAL_GetTick>
  if (hspi->State != HAL_SPI_STATE_READY)
 8002940:	f894 305d 	ldrb.w	r3, [r4, #93]	@ 0x5d
 8002944:	2b01      	cmp	r3, #1
  tickstart = HAL_GetTick();
 8002946:	4681      	mov	r9, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 8002948:	b2d8      	uxtb	r0, r3
 800294a:	f040 80b5 	bne.w	8002ab8 <HAL_SPI_Transmit+0x188>
  if ((pData == NULL) || (Size == 0U))
 800294e:	2d00      	cmp	r5, #0
 8002950:	d076      	beq.n	8002a40 <HAL_SPI_Transmit+0x110>
 8002952:	f1b8 0f00 	cmp.w	r8, #0
 8002956:	d073      	beq.n	8002a40 <HAL_SPI_Transmit+0x110>
  __HAL_LOCK(hspi);
 8002958:	f894 305c 	ldrb.w	r3, [r4, #92]	@ 0x5c
 800295c:	2b01      	cmp	r3, #1
 800295e:	f000 80ab 	beq.w	8002ab8 <HAL_SPI_Transmit+0x188>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002962:	2303      	movs	r3, #3
 8002964:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002968:	2300      	movs	r3, #0
 800296a:	6623      	str	r3, [r4, #96]	@ 0x60
  hspi->RxISR       = NULL;
 800296c:	e9c4 3313 	strd	r3, r3, [r4, #76]	@ 0x4c
  hspi->TxXferCount = Size;
 8002970:	f8a4 803e 	strh.w	r8, [r4, #62]	@ 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002974:	6423      	str	r3, [r4, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8002976:	f8a4 3044 	strh.w	r3, [r4, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800297a:	f8a4 3046 	strh.w	r3, [r4, #70]	@ 0x46
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800297e:	68a3      	ldr	r3, [r4, #8]
    __HAL_SPI_DISABLE(hspi);
 8002980:	6826      	ldr	r6, [r4, #0]
  __HAL_LOCK(hspi);
 8002982:	f884 005c 	strb.w	r0, [r4, #92]	@ 0x5c
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002986:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800298a:	63a5      	str	r5, [r4, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800298c:	f8a4 803c 	strh.w	r8, [r4, #60]	@ 0x3c
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002990:	d107      	bne.n	80029a2 <HAL_SPI_Transmit+0x72>
    __HAL_SPI_DISABLE(hspi);
 8002992:	6833      	ldr	r3, [r6, #0]
 8002994:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002998:	6033      	str	r3, [r6, #0]
    SPI_1LINE_TX(hspi);
 800299a:	6833      	ldr	r3, [r6, #0]
 800299c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80029a0:	6033      	str	r3, [r6, #0]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80029a2:	6833      	ldr	r3, [r6, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80029a4:	68e2      	ldr	r2, [r4, #12]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80029a6:	065b      	lsls	r3, r3, #25
    __HAL_SPI_ENABLE(hspi);
 80029a8:	bf5e      	ittt	pl
 80029aa:	6833      	ldrpl	r3, [r6, #0]
 80029ac:	f043 0340 	orrpl.w	r3, r3, #64	@ 0x40
 80029b0:	6033      	strpl	r3, [r6, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80029b2:	f5b2 6fe0 	cmp.w	r2, #1792	@ 0x700
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80029b6:	6863      	ldr	r3, [r4, #4]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80029b8:	d945      	bls.n	8002a46 <HAL_SPI_Transmit+0x116>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80029ba:	b113      	cbz	r3, 80029c2 <HAL_SPI_Transmit+0x92>
 80029bc:	f1b8 0f01 	cmp.w	r8, #1
 80029c0:	d107      	bne.n	80029d2 <HAL_SPI_Transmit+0xa2>
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80029c2:	f835 3b02 	ldrh.w	r3, [r5], #2
 80029c6:	60f3      	str	r3, [r6, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80029c8:	63a5      	str	r5, [r4, #56]	@ 0x38
        hspi->TxXferCount--;
 80029ca:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 80029cc:	3b01      	subs	r3, #1
 80029ce:	b29b      	uxth	r3, r3
 80029d0:	87e3      	strh	r3, [r4, #62]	@ 0x3e
    while (hspi->TxXferCount > 0U)
 80029d2:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 80029d4:	b29b      	uxth	r3, r3
 80029d6:	b9d3      	cbnz	r3, 8002a0e <HAL_SPI_Transmit+0xde>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80029d8:	464a      	mov	r2, r9
 80029da:	4639      	mov	r1, r7
 80029dc:	4620      	mov	r0, r4
 80029de:	f7ff ff17 	bl	8002810 <SPI_EndRxTxTransaction>
 80029e2:	2800      	cmp	r0, #0
 80029e4:	d165      	bne.n	8002ab2 <HAL_SPI_Transmit+0x182>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80029e6:	68a3      	ldr	r3, [r4, #8]
 80029e8:	b933      	cbnz	r3, 80029f8 <HAL_SPI_Transmit+0xc8>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80029ea:	9301      	str	r3, [sp, #4]
 80029ec:	6823      	ldr	r3, [r4, #0]
 80029ee:	68da      	ldr	r2, [r3, #12]
 80029f0:	9201      	str	r2, [sp, #4]
 80029f2:	689b      	ldr	r3, [r3, #8]
 80029f4:	9301      	str	r3, [sp, #4]
 80029f6:	9b01      	ldr	r3, [sp, #4]
  hspi->State = HAL_SPI_STATE_READY;
 80029f8:	2301      	movs	r3, #1
 80029fa:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80029fe:	6e20      	ldr	r0, [r4, #96]	@ 0x60
  __HAL_UNLOCK(hspi);
 8002a00:	2300      	movs	r3, #0
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002a02:	1ac0      	subs	r0, r0, r3
  __HAL_UNLOCK(hspi);
 8002a04:	f884 305c 	strb.w	r3, [r4, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002a08:	bf18      	it	ne
 8002a0a:	2001      	movne	r0, #1
 8002a0c:	e018      	b.n	8002a40 <HAL_SPI_Transmit+0x110>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002a0e:	6822      	ldr	r2, [r4, #0]
 8002a10:	6893      	ldr	r3, [r2, #8]
 8002a12:	079d      	lsls	r5, r3, #30
 8002a14:	d505      	bpl.n	8002a22 <HAL_SPI_Transmit+0xf2>
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002a16:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8002a18:	f833 1b02 	ldrh.w	r1, [r3], #2
 8002a1c:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002a1e:	63a3      	str	r3, [r4, #56]	@ 0x38
 8002a20:	e7d3      	b.n	80029ca <HAL_SPI_Transmit+0x9a>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002a22:	f7fe fc7d 	bl	8001320 <HAL_GetTick>
 8002a26:	eba0 0009 	sub.w	r0, r0, r9
 8002a2a:	42b8      	cmp	r0, r7
 8002a2c:	d3d1      	bcc.n	80029d2 <HAL_SPI_Transmit+0xa2>
 8002a2e:	1c78      	adds	r0, r7, #1
 8002a30:	d0cf      	beq.n	80029d2 <HAL_SPI_Transmit+0xa2>
          hspi->State = HAL_SPI_STATE_READY;
 8002a32:	2301      	movs	r3, #1
 8002a34:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8002a38:	2300      	movs	r3, #0
 8002a3a:	f884 305c 	strb.w	r3, [r4, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8002a3e:	2003      	movs	r0, #3
}
 8002a40:	b003      	add	sp, #12
 8002a42:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002a46:	b113      	cbz	r3, 8002a4e <HAL_SPI_Transmit+0x11e>
 8002a48:	f1b8 0f01 	cmp.w	r8, #1
 8002a4c:	d113      	bne.n	8002a76 <HAL_SPI_Transmit+0x146>
      if (hspi->TxXferCount > 1U)
 8002a4e:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8002a50:	b29b      	uxth	r3, r3
 8002a52:	2b01      	cmp	r3, #1
 8002a54:	d906      	bls.n	8002a64 <HAL_SPI_Transmit+0x134>
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002a56:	f835 3b02 	ldrh.w	r3, [r5], #2
 8002a5a:	60f3      	str	r3, [r6, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002a5c:	63a5      	str	r5, [r4, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8002a5e:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8002a60:	3b02      	subs	r3, #2
 8002a62:	e006      	b.n	8002a72 <HAL_SPI_Transmit+0x142>
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002a64:	782b      	ldrb	r3, [r5, #0]
 8002a66:	7333      	strb	r3, [r6, #12]
        hspi->pTxBuffPtr ++;
 8002a68:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8002a6a:	3301      	adds	r3, #1
 8002a6c:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->TxXferCount--;
 8002a6e:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8002a70:	3b01      	subs	r3, #1
 8002a72:	b29b      	uxth	r3, r3
 8002a74:	87e3      	strh	r3, [r4, #62]	@ 0x3e
    while (hspi->TxXferCount > 0U)
 8002a76:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8002a78:	b29b      	uxth	r3, r3
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d0ac      	beq.n	80029d8 <HAL_SPI_Transmit+0xa8>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002a7e:	6822      	ldr	r2, [r4, #0]
 8002a80:	6893      	ldr	r3, [r2, #8]
 8002a82:	0799      	lsls	r1, r3, #30
 8002a84:	d50c      	bpl.n	8002aa0 <HAL_SPI_Transmit+0x170>
        if (hspi->TxXferCount > 1U)
 8002a86:	8fe1      	ldrh	r1, [r4, #62]	@ 0x3e
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002a88:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
        if (hspi->TxXferCount > 1U)
 8002a8a:	b289      	uxth	r1, r1
 8002a8c:	2901      	cmp	r1, #1
 8002a8e:	d904      	bls.n	8002a9a <HAL_SPI_Transmit+0x16a>
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002a90:	f833 1b02 	ldrh.w	r1, [r3], #2
 8002a94:	60d1      	str	r1, [r2, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8002a96:	63a3      	str	r3, [r4, #56]	@ 0x38
 8002a98:	e7e1      	b.n	8002a5e <HAL_SPI_Transmit+0x12e>
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002a9a:	781b      	ldrb	r3, [r3, #0]
 8002a9c:	7313      	strb	r3, [r2, #12]
          hspi->pTxBuffPtr++;
 8002a9e:	e7e3      	b.n	8002a68 <HAL_SPI_Transmit+0x138>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002aa0:	f7fe fc3e 	bl	8001320 <HAL_GetTick>
 8002aa4:	eba0 0009 	sub.w	r0, r0, r9
 8002aa8:	42b8      	cmp	r0, r7
 8002aaa:	d3e4      	bcc.n	8002a76 <HAL_SPI_Transmit+0x146>
 8002aac:	1c7b      	adds	r3, r7, #1
 8002aae:	d0e2      	beq.n	8002a76 <HAL_SPI_Transmit+0x146>
 8002ab0:	e7bf      	b.n	8002a32 <HAL_SPI_Transmit+0x102>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002ab2:	2320      	movs	r3, #32
 8002ab4:	6623      	str	r3, [r4, #96]	@ 0x60
 8002ab6:	e796      	b.n	80029e6 <HAL_SPI_Transmit+0xb6>
    return HAL_BUSY;
 8002ab8:	2002      	movs	r0, #2
 8002aba:	e7c1      	b.n	8002a40 <HAL_SPI_Transmit+0x110>

08002abc <HAL_SPI_Transmit_DMA>:
{
 8002abc:	b538      	push	{r3, r4, r5, lr}
  if (hspi->State != HAL_SPI_STATE_READY)
 8002abe:	f890 305d 	ldrb.w	r3, [r0, #93]	@ 0x5d
 8002ac2:	2b01      	cmp	r3, #1
{
 8002ac4:	4604      	mov	r4, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 8002ac6:	b2dd      	uxtb	r5, r3
 8002ac8:	d173      	bne.n	8002bb2 <HAL_SPI_Transmit_DMA+0xf6>
  if ((pData == NULL) || (Size == 0U))
 8002aca:	2900      	cmp	r1, #0
 8002acc:	d051      	beq.n	8002b72 <HAL_SPI_Transmit_DMA+0xb6>
 8002ace:	2a00      	cmp	r2, #0
 8002ad0:	d04f      	beq.n	8002b72 <HAL_SPI_Transmit_DMA+0xb6>
  __HAL_LOCK(hspi);
 8002ad2:	f890 305c 	ldrb.w	r3, [r0, #92]	@ 0x5c
 8002ad6:	2b01      	cmp	r3, #1
 8002ad8:	d06b      	beq.n	8002bb2 <HAL_SPI_Transmit_DMA+0xf6>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002ada:	2303      	movs	r3, #3
 8002adc:	f880 305d 	strb.w	r3, [r0, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002ae0:	2300      	movs	r3, #0
 8002ae2:	6603      	str	r3, [r0, #96]	@ 0x60
  hspi->RxISR       = NULL;
 8002ae4:	e9c0 3313 	strd	r3, r3, [r0, #76]	@ 0x4c
  hspi->TxXferCount = Size;
 8002ae8:	87c2      	strh	r2, [r0, #62]	@ 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002aea:	6403      	str	r3, [r0, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8002aec:	f8a0 3044 	strh.w	r3, [r0, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8002af0:	f8a0 3046 	strh.w	r3, [r0, #70]	@ 0x46
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002af4:	6883      	ldr	r3, [r0, #8]
  hspi->TxXferSize  = Size;
 8002af6:	8782      	strh	r2, [r0, #60]	@ 0x3c
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002af8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
    __HAL_SPI_DISABLE(hspi);
 8002afc:	6802      	ldr	r2, [r0, #0]
  __HAL_LOCK(hspi);
 8002afe:	f880 505c 	strb.w	r5, [r0, #92]	@ 0x5c
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8002b02:	6381      	str	r1, [r0, #56]	@ 0x38
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002b04:	d107      	bne.n	8002b16 <HAL_SPI_Transmit_DMA+0x5a>
    __HAL_SPI_DISABLE(hspi);
 8002b06:	6813      	ldr	r3, [r2, #0]
 8002b08:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002b0c:	6013      	str	r3, [r2, #0]
    SPI_1LINE_TX(hspi);
 8002b0e:	6813      	ldr	r3, [r2, #0]
 8002b10:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002b14:	6013      	str	r3, [r2, #0]
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8002b16:	6d60      	ldr	r0, [r4, #84]	@ 0x54
 8002b18:	4b27      	ldr	r3, [pc, #156]	@ (8002bb8 <HAL_SPI_Transmit_DMA+0xfc>)
 8002b1a:	6303      	str	r3, [r0, #48]	@ 0x30
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8002b1c:	4b27      	ldr	r3, [pc, #156]	@ (8002bbc <HAL_SPI_Transmit_DMA+0x100>)
 8002b1e:	62c3      	str	r3, [r0, #44]	@ 0x2c
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8002b20:	4b27      	ldr	r3, [pc, #156]	@ (8002bc0 <HAL_SPI_Transmit_DMA+0x104>)
 8002b22:	6343      	str	r3, [r0, #52]	@ 0x34
  hspi->hdmatx->XferAbortCallback = NULL;
 8002b24:	2300      	movs	r3, #0
 8002b26:	6383      	str	r3, [r0, #56]	@ 0x38
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8002b28:	6853      	ldr	r3, [r2, #4]
 8002b2a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002b2e:	6053      	str	r3, [r2, #4]
  if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD))
 8002b30:	68e3      	ldr	r3, [r4, #12]
 8002b32:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002b36:	d80f      	bhi.n	8002b58 <HAL_SPI_Transmit_DMA+0x9c>
 8002b38:	6983      	ldr	r3, [r0, #24]
 8002b3a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002b3e:	d10b      	bne.n	8002b58 <HAL_SPI_Transmit_DMA+0x9c>
    if ((hspi->TxXferCount & 0x1U) == 0U)
 8002b40:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8002b42:	f013 0f01 	tst.w	r3, #1
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8002b46:	6853      	ldr	r3, [r2, #4]
    if ((hspi->TxXferCount & 0x1U) == 0U)
 8002b48:	d115      	bne.n	8002b76 <HAL_SPI_Transmit_DMA+0xba>
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8002b4a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002b4e:	6053      	str	r3, [r2, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U);
 8002b50:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8002b52:	f3c3 034e 	ubfx	r3, r3, #1, #15
      hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 8002b56:	87e3      	strh	r3, [r4, #62]	@ 0x3e
                                 hspi->TxXferCount))
 8002b58:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8002b5a:	320c      	adds	r2, #12
 8002b5c:	b29b      	uxth	r3, r3
 8002b5e:	f7fe fd0b 	bl	8001578 <HAL_DMA_Start_IT>
 8002b62:	b180      	cbz	r0, 8002b86 <HAL_SPI_Transmit_DMA+0xca>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8002b64:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8002b66:	f043 0310 	orr.w	r3, r3, #16
 8002b6a:	6623      	str	r3, [r4, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8002b6c:	2300      	movs	r3, #0
 8002b6e:	f884 305c 	strb.w	r3, [r4, #92]	@ 0x5c
}
 8002b72:	4628      	mov	r0, r5
 8002b74:	bd38      	pop	{r3, r4, r5, pc}
      SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8002b76:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002b7a:	6053      	str	r3, [r2, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 8002b7c:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8002b7e:	f3c3 034e 	ubfx	r3, r3, #1, #15
 8002b82:	3301      	adds	r3, #1
 8002b84:	e7e7      	b.n	8002b56 <HAL_SPI_Transmit_DMA+0x9a>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002b86:	6823      	ldr	r3, [r4, #0]
 8002b88:	681a      	ldr	r2, [r3, #0]
 8002b8a:	0652      	lsls	r2, r2, #25
    __HAL_SPI_ENABLE(hspi);
 8002b8c:	bf58      	it	pl
 8002b8e:	681a      	ldrpl	r2, [r3, #0]
  __HAL_UNLOCK(hspi);
 8002b90:	f04f 0500 	mov.w	r5, #0
    __HAL_SPI_ENABLE(hspi);
 8002b94:	bf5c      	itt	pl
 8002b96:	f042 0240 	orrpl.w	r2, r2, #64	@ 0x40
 8002b9a:	601a      	strpl	r2, [r3, #0]
  __HAL_UNLOCK(hspi);
 8002b9c:	f884 505c 	strb.w	r5, [r4, #92]	@ 0x5c
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8002ba0:	685a      	ldr	r2, [r3, #4]
 8002ba2:	f042 0220 	orr.w	r2, r2, #32
 8002ba6:	605a      	str	r2, [r3, #4]
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8002ba8:	685a      	ldr	r2, [r3, #4]
 8002baa:	f042 0202 	orr.w	r2, r2, #2
 8002bae:	605a      	str	r2, [r3, #4]
  return HAL_OK;
 8002bb0:	e7df      	b.n	8002b72 <HAL_SPI_Transmit_DMA+0xb6>
    return HAL_BUSY;
 8002bb2:	2502      	movs	r5, #2
 8002bb4:	e7dd      	b.n	8002b72 <HAL_SPI_Transmit_DMA+0xb6>
 8002bb6:	bf00      	nop
 8002bb8:	08002bc9 	.word	0x08002bc9
 8002bbc:	08002bf7 	.word	0x08002bf7
 8002bc0:	08002bd5 	.word	0x08002bd5

08002bc4 <HAL_SPI_TxCpltCallback>:
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
 8002bc4:	4770      	bx	lr

08002bc6 <HAL_SPI_TxHalfCpltCallback>:
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
 8002bc6:	4770      	bx	lr

08002bc8 <SPI_DMAHalfTransmitCplt>:
{
 8002bc8:	b508      	push	{r3, lr}
  HAL_SPI_TxHalfCpltCallback(hspi);
 8002bca:	6a80      	ldr	r0, [r0, #40]	@ 0x28
 8002bcc:	f7ff fffb 	bl	8002bc6 <HAL_SPI_TxHalfCpltCallback>
}
 8002bd0:	bd08      	pop	{r3, pc}

08002bd2 <HAL_SPI_ErrorCallback>:
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
 8002bd2:	4770      	bx	lr

08002bd4 <SPI_DMAError>:
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8002bd4:	6a80      	ldr	r0, [r0, #40]	@ 0x28
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8002bd6:	6802      	ldr	r2, [r0, #0]
{
 8002bd8:	b508      	push	{r3, lr}
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8002bda:	6853      	ldr	r3, [r2, #4]
 8002bdc:	f023 0303 	bic.w	r3, r3, #3
 8002be0:	6053      	str	r3, [r2, #4]
  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8002be2:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 8002be4:	f043 0310 	orr.w	r3, r3, #16
 8002be8:	6603      	str	r3, [r0, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_READY;
 8002bea:	2301      	movs	r3, #1
 8002bec:	f880 305d 	strb.w	r3, [r0, #93]	@ 0x5d
  HAL_SPI_ErrorCallback(hspi);
 8002bf0:	f7ff ffef 	bl	8002bd2 <HAL_SPI_ErrorCallback>
}
 8002bf4:	bd08      	pop	{r3, pc}

08002bf6 <SPI_DMATransmitCplt>:
{
 8002bf6:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8002bf8:	4605      	mov	r5, r0
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8002bfa:	6a84      	ldr	r4, [r0, #40]	@ 0x28
  tickstart = HAL_GetTick();
 8002bfc:	f7fe fb90 	bl	8001320 <HAL_GetTick>
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8002c00:	682b      	ldr	r3, [r5, #0]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	069b      	lsls	r3, r3, #26
  tickstart = HAL_GetTick();
 8002c06:	4602      	mov	r2, r0
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8002c08:	d426      	bmi.n	8002c58 <SPI_DMATransmitCplt+0x62>
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8002c0a:	6823      	ldr	r3, [r4, #0]
 8002c0c:	6859      	ldr	r1, [r3, #4]
 8002c0e:	f021 0120 	bic.w	r1, r1, #32
 8002c12:	6059      	str	r1, [r3, #4]
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8002c14:	6859      	ldr	r1, [r3, #4]
 8002c16:	f021 0102 	bic.w	r1, r1, #2
 8002c1a:	6059      	str	r1, [r3, #4]
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8002c1c:	4620      	mov	r0, r4
 8002c1e:	2164      	movs	r1, #100	@ 0x64
 8002c20:	f7ff fdf6 	bl	8002810 <SPI_EndRxTxTransaction>
 8002c24:	b118      	cbz	r0, 8002c2e <SPI_DMATransmitCplt+0x38>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002c26:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8002c28:	f043 0320 	orr.w	r3, r3, #32
 8002c2c:	6623      	str	r3, [r4, #96]	@ 0x60
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002c2e:	68a3      	ldr	r3, [r4, #8]
 8002c30:	b933      	cbnz	r3, 8002c40 <SPI_DMATransmitCplt+0x4a>
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002c32:	9301      	str	r3, [sp, #4]
 8002c34:	6823      	ldr	r3, [r4, #0]
 8002c36:	68da      	ldr	r2, [r3, #12]
 8002c38:	9201      	str	r2, [sp, #4]
 8002c3a:	689b      	ldr	r3, [r3, #8]
 8002c3c:	9301      	str	r3, [sp, #4]
 8002c3e:	9b01      	ldr	r3, [sp, #4]
    hspi->TxXferCount = 0U;
 8002c40:	2300      	movs	r3, #0
 8002c42:	87e3      	strh	r3, [r4, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8002c44:	2301      	movs	r3, #1
 8002c46:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002c4a:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8002c4c:	b123      	cbz	r3, 8002c58 <SPI_DMATransmitCplt+0x62>
      HAL_SPI_ErrorCallback(hspi);
 8002c4e:	4620      	mov	r0, r4
 8002c50:	f7ff ffbf 	bl	8002bd2 <HAL_SPI_ErrorCallback>
}
 8002c54:	b003      	add	sp, #12
 8002c56:	bd30      	pop	{r4, r5, pc}
  HAL_SPI_TxCpltCallback(hspi);
 8002c58:	4620      	mov	r0, r4
 8002c5a:	f7ff ffb3 	bl	8002bc4 <HAL_SPI_TxCpltCallback>
 8002c5e:	e7f9      	b.n	8002c54 <SPI_DMATransmitCplt+0x5e>

08002c60 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002c60:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002c62:	6a02      	ldr	r2, [r0, #32]
 8002c64:	f022 0201 	bic.w	r2, r2, #1
{
 8002c68:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002c6a:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002c6c:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002c6e:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002c70:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002c72:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8002c76:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
  tmpccmrx |= OC_Config->OCMode;
 8002c7a:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002c7c:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 8002c7e:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 8002c82:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002c84:	4d12      	ldr	r5, [pc, #72]	@ (8002cd0 <TIM_OC1_SetConfig+0x70>)
 8002c86:	42a8      	cmp	r0, r5
 8002c88:	d00f      	beq.n	8002caa <TIM_OC1_SetConfig+0x4a>
 8002c8a:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8002c8e:	42a8      	cmp	r0, r5
 8002c90:	d00b      	beq.n	8002caa <TIM_OC1_SetConfig+0x4a>
 8002c92:	f505 6540 	add.w	r5, r5, #3072	@ 0xc00
 8002c96:	42a8      	cmp	r0, r5
 8002c98:	d007      	beq.n	8002caa <TIM_OC1_SetConfig+0x4a>
 8002c9a:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8002c9e:	42a8      	cmp	r0, r5
 8002ca0:	d003      	beq.n	8002caa <TIM_OC1_SetConfig+0x4a>
 8002ca2:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8002ca6:	42a8      	cmp	r0, r5
 8002ca8:	d10b      	bne.n	8002cc2 <TIM_OC1_SetConfig+0x62>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002caa:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8002cac:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8002cb0:	432b      	orrs	r3, r5
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002cb2:	f424 7540 	bic.w	r5, r4, #768	@ 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002cb6:	e9d1 4605 	ldrd	r4, r6, [r1, #20]
 8002cba:	4334      	orrs	r4, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 8002cbc:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8002cc0:	432c      	orrs	r4, r5
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002cc2:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002cc4:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002cc6:	684a      	ldr	r2, [r1, #4]
 8002cc8:	6342      	str	r2, [r0, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002cca:	6203      	str	r3, [r0, #32]
}
 8002ccc:	bd70      	pop	{r4, r5, r6, pc}
 8002cce:	bf00      	nop
 8002cd0:	40012c00 	.word	0x40012c00

08002cd4 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002cd4:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002cd6:	6a02      	ldr	r2, [r0, #32]
 8002cd8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
{
 8002cdc:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002cde:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002ce0:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002ce2:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002ce4:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002ce6:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8002cea:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
  tmpccmrx |= OC_Config->OCMode;
 8002cee:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002cf0:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 8002cf2:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002cf6:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002cfa:	4d14      	ldr	r5, [pc, #80]	@ (8002d4c <TIM_OC3_SetConfig+0x78>)
 8002cfc:	42a8      	cmp	r0, r5
 8002cfe:	d00f      	beq.n	8002d20 <TIM_OC3_SetConfig+0x4c>
 8002d00:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8002d04:	42a8      	cmp	r0, r5
 8002d06:	d00b      	beq.n	8002d20 <TIM_OC3_SetConfig+0x4c>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002d08:	f505 6540 	add.w	r5, r5, #3072	@ 0xc00
 8002d0c:	42a8      	cmp	r0, r5
 8002d0e:	d10f      	bne.n	8002d30 <TIM_OC3_SetConfig+0x5c>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002d10:	f424 5540 	bic.w	r5, r4, #12288	@ 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002d14:	e9d1 4605 	ldrd	r4, r6, [r1, #20]
 8002d18:	4334      	orrs	r4, r6
 8002d1a:	ea45 1404 	orr.w	r4, r5, r4, lsl #4
 8002d1e:	e00e      	b.n	8002d3e <TIM_OC3_SetConfig+0x6a>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002d20:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8002d22:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002d26:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 8002d2a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002d2e:	e7ef      	b.n	8002d10 <TIM_OC3_SetConfig+0x3c>
 8002d30:	4d07      	ldr	r5, [pc, #28]	@ (8002d50 <TIM_OC3_SetConfig+0x7c>)
 8002d32:	42a8      	cmp	r0, r5
 8002d34:	d0ec      	beq.n	8002d10 <TIM_OC3_SetConfig+0x3c>
 8002d36:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8002d3a:	42a8      	cmp	r0, r5
 8002d3c:	d0e8      	beq.n	8002d10 <TIM_OC3_SetConfig+0x3c>
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002d3e:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002d40:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002d42:	684a      	ldr	r2, [r1, #4]
 8002d44:	63c2      	str	r2, [r0, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002d46:	6203      	str	r3, [r0, #32]
}
 8002d48:	bd70      	pop	{r4, r5, r6, pc}
 8002d4a:	bf00      	nop
 8002d4c:	40012c00 	.word	0x40012c00
 8002d50:	40014400 	.word	0x40014400

08002d54 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002d54:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002d56:	6a02      	ldr	r2, [r0, #32]
 8002d58:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
{
 8002d5c:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002d5e:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002d60:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002d62:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002d64:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002d66:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 8002d6a:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002d6e:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002d72:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8002d74:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002d78:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8002d7c:	4d13      	ldr	r5, [pc, #76]	@ (8002dcc <TIM_OC4_SetConfig+0x78>)
 8002d7e:	42a8      	cmp	r0, r5
 8002d80:	d00f      	beq.n	8002da2 <TIM_OC4_SetConfig+0x4e>
 8002d82:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8002d86:	42a8      	cmp	r0, r5
 8002d88:	d00b      	beq.n	8002da2 <TIM_OC4_SetConfig+0x4e>
    tmpccer |= (OC_Config->OCNPolarity << 12U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002d8a:	f505 6540 	add.w	r5, r5, #3072	@ 0xc00
 8002d8e:	42a8      	cmp	r0, r5
 8002d90:	d10f      	bne.n	8002db2 <TIM_OC4_SetConfig+0x5e>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8002d92:	f424 4540 	bic.w	r5, r4, #49152	@ 0xc000

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8002d96:	e9d1 4605 	ldrd	r4, r6, [r1, #20]
 8002d9a:	4334      	orrs	r4, r6
 8002d9c:	ea45 1484 	orr.w	r4, r5, r4, lsl #6
 8002da0:	e00e      	b.n	8002dc0 <TIM_OC4_SetConfig+0x6c>
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8002da2:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC4NP;
 8002da4:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8002da8:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
    tmpccer &= ~TIM_CCER_CC4NE;
 8002dac:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002db0:	e7ef      	b.n	8002d92 <TIM_OC4_SetConfig+0x3e>
 8002db2:	4d07      	ldr	r5, [pc, #28]	@ (8002dd0 <TIM_OC4_SetConfig+0x7c>)
 8002db4:	42a8      	cmp	r0, r5
 8002db6:	d0ec      	beq.n	8002d92 <TIM_OC4_SetConfig+0x3e>
 8002db8:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8002dbc:	42a8      	cmp	r0, r5
 8002dbe:	d0e8      	beq.n	8002d92 <TIM_OC4_SetConfig+0x3e>
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002dc0:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002dc2:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002dc4:	684a      	ldr	r2, [r1, #4]
 8002dc6:	6402      	str	r2, [r0, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002dc8:	6203      	str	r3, [r0, #32]
}
 8002dca:	bd70      	pop	{r4, r5, r6, pc}
 8002dcc:	40012c00 	.word	0x40012c00
 8002dd0:	40014400 	.word	0x40014400

08002dd4 <TIM_OC5_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002dd4:	6a03      	ldr	r3, [r0, #32]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8002dd6:	6a02      	ldr	r2, [r0, #32]
 8002dd8:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
{
 8002ddc:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8002dde:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002de0:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8002de2:	6d02      	ldr	r2, [r0, #80]	@ 0x50

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002de4:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8002de6:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8002dea:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
  tmpccmrx |= OC_Config->OCMode;
 8002dee:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8002df0:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC5P;
 8002df2:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8002df6:	ea43 4305 	orr.w	r3, r3, r5, lsl #16

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002dfa:	4d0f      	ldr	r5, [pc, #60]	@ (8002e38 <TIM_OC5_SetConfig+0x64>)
 8002dfc:	42a8      	cmp	r0, r5
 8002dfe:	d00f      	beq.n	8002e20 <TIM_OC5_SetConfig+0x4c>
 8002e00:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8002e04:	42a8      	cmp	r0, r5
 8002e06:	d00b      	beq.n	8002e20 <TIM_OC5_SetConfig+0x4c>
 8002e08:	f505 6540 	add.w	r5, r5, #3072	@ 0xc00
 8002e0c:	42a8      	cmp	r0, r5
 8002e0e:	d007      	beq.n	8002e20 <TIM_OC5_SetConfig+0x4c>
 8002e10:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8002e14:	42a8      	cmp	r0, r5
 8002e16:	d003      	beq.n	8002e20 <TIM_OC5_SetConfig+0x4c>
 8002e18:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8002e1c:	42a8      	cmp	r0, r5
 8002e1e:	d104      	bne.n	8002e2a <TIM_OC5_SetConfig+0x56>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8002e20:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS5;
 8002e22:	f424 3480 	bic.w	r4, r4, #65536	@ 0x10000
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8002e26:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002e2a:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8002e2c:	6502      	str	r2, [r0, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8002e2e:	684a      	ldr	r2, [r1, #4]
 8002e30:	6482      	str	r2, [r0, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002e32:	6203      	str	r3, [r0, #32]
}
 8002e34:	bd30      	pop	{r4, r5, pc}
 8002e36:	bf00      	nop
 8002e38:	40012c00 	.word	0x40012c00

08002e3c <TIM_OC6_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002e3c:	6a03      	ldr	r3, [r0, #32]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8002e3e:	6a02      	ldr	r2, [r0, #32]
 8002e40:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
{
 8002e44:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8002e46:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002e48:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8002e4a:	6d02      	ldr	r2, [r0, #80]	@ 0x50

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002e4c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8002e4e:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 8002e52:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002e56:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8002e5a:	688d      	ldr	r5, [r1, #8]
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8002e5c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8002e60:	ea43 5305 	orr.w	r3, r3, r5, lsl #20

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002e64:	4d0e      	ldr	r5, [pc, #56]	@ (8002ea0 <TIM_OC6_SetConfig+0x64>)
 8002e66:	42a8      	cmp	r0, r5
 8002e68:	d00f      	beq.n	8002e8a <TIM_OC6_SetConfig+0x4e>
 8002e6a:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8002e6e:	42a8      	cmp	r0, r5
 8002e70:	d00b      	beq.n	8002e8a <TIM_OC6_SetConfig+0x4e>
 8002e72:	f505 6540 	add.w	r5, r5, #3072	@ 0xc00
 8002e76:	42a8      	cmp	r0, r5
 8002e78:	d007      	beq.n	8002e8a <TIM_OC6_SetConfig+0x4e>
 8002e7a:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8002e7e:	42a8      	cmp	r0, r5
 8002e80:	d003      	beq.n	8002e8a <TIM_OC6_SetConfig+0x4e>
 8002e82:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8002e86:	42a8      	cmp	r0, r5
 8002e88:	d104      	bne.n	8002e94 <TIM_OC6_SetConfig+0x58>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8002e8a:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS6;
 8002e8c:	f424 2480 	bic.w	r4, r4, #262144	@ 0x40000
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8002e90:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002e94:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8002e96:	6502      	str	r2, [r0, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8002e98:	684a      	ldr	r2, [r1, #4]
 8002e9a:	64c2      	str	r2, [r0, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002e9c:	6203      	str	r3, [r0, #32]
}
 8002e9e:	bd30      	pop	{r4, r5, pc}
 8002ea0:	40012c00 	.word	0x40012c00

08002ea4 <HAL_TIM_PWM_MspInit>:
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
 8002ea4:	4770      	bx	lr
	...

08002ea8 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002ea8:	4a27      	ldr	r2, [pc, #156]	@ (8002f48 <TIM_Base_SetConfig+0xa0>)
  tmpcr1 = TIMx->CR1;
 8002eaa:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002eac:	4290      	cmp	r0, r2
 8002eae:	d00e      	beq.n	8002ece <TIM_Base_SetConfig+0x26>
 8002eb0:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8002eb4:	d00b      	beq.n	8002ece <TIM_Base_SetConfig+0x26>
 8002eb6:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 8002eba:	4290      	cmp	r0, r2
 8002ebc:	d007      	beq.n	8002ece <TIM_Base_SetConfig+0x26>
 8002ebe:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002ec2:	4290      	cmp	r0, r2
 8002ec4:	d003      	beq.n	8002ece <TIM_Base_SetConfig+0x26>
 8002ec6:	f502 3296 	add.w	r2, r2, #76800	@ 0x12c00
 8002eca:	4290      	cmp	r0, r2
 8002ecc:	d108      	bne.n	8002ee0 <TIM_Base_SetConfig+0x38>
    tmpcr1 |= Structure->CounterMode;
 8002ece:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002ed0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8002ed4:	4313      	orrs	r3, r2
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002ed6:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8002ed8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002edc:	4313      	orrs	r3, r2
 8002ede:	e00a      	b.n	8002ef6 <TIM_Base_SetConfig+0x4e>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002ee0:	4a1a      	ldr	r2, [pc, #104]	@ (8002f4c <TIM_Base_SetConfig+0xa4>)
 8002ee2:	4290      	cmp	r0, r2
 8002ee4:	d0f7      	beq.n	8002ed6 <TIM_Base_SetConfig+0x2e>
 8002ee6:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002eea:	4290      	cmp	r0, r2
 8002eec:	d0f3      	beq.n	8002ed6 <TIM_Base_SetConfig+0x2e>
 8002eee:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002ef2:	4290      	cmp	r0, r2
 8002ef4:	d0ef      	beq.n	8002ed6 <TIM_Base_SetConfig+0x2e>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002ef6:	694a      	ldr	r2, [r1, #20]
 8002ef8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002efc:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8002efe:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002f00:	688b      	ldr	r3, [r1, #8]
 8002f02:	62c3      	str	r3, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8002f04:	680b      	ldr	r3, [r1, #0]
 8002f06:	6283      	str	r3, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002f08:	4b0f      	ldr	r3, [pc, #60]	@ (8002f48 <TIM_Base_SetConfig+0xa0>)
 8002f0a:	4298      	cmp	r0, r3
 8002f0c:	d00f      	beq.n	8002f2e <TIM_Base_SetConfig+0x86>
 8002f0e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002f12:	4298      	cmp	r0, r3
 8002f14:	d00b      	beq.n	8002f2e <TIM_Base_SetConfig+0x86>
 8002f16:	f503 6340 	add.w	r3, r3, #3072	@ 0xc00
 8002f1a:	4298      	cmp	r0, r3
 8002f1c:	d007      	beq.n	8002f2e <TIM_Base_SetConfig+0x86>
 8002f1e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002f22:	4298      	cmp	r0, r3
 8002f24:	d003      	beq.n	8002f2e <TIM_Base_SetConfig+0x86>
 8002f26:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002f2a:	4298      	cmp	r0, r3
 8002f2c:	d101      	bne.n	8002f32 <TIM_Base_SetConfig+0x8a>
    TIMx->RCR = Structure->RepetitionCounter;
 8002f2e:	690b      	ldr	r3, [r1, #16]
 8002f30:	6303      	str	r3, [r0, #48]	@ 0x30
  TIMx->EGR = TIM_EGR_UG;
 8002f32:	2301      	movs	r3, #1
 8002f34:	6143      	str	r3, [r0, #20]
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002f36:	6903      	ldr	r3, [r0, #16]
 8002f38:	07db      	lsls	r3, r3, #31
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002f3a:	bf42      	ittt	mi
 8002f3c:	6903      	ldrmi	r3, [r0, #16]
 8002f3e:	f023 0301 	bicmi.w	r3, r3, #1
 8002f42:	6103      	strmi	r3, [r0, #16]
}
 8002f44:	4770      	bx	lr
 8002f46:	bf00      	nop
 8002f48:	40012c00 	.word	0x40012c00
 8002f4c:	40014000 	.word	0x40014000

08002f50 <HAL_TIM_Base_Init>:
{
 8002f50:	b510      	push	{r4, lr}
  if (htim == NULL)
 8002f52:	4604      	mov	r4, r0
 8002f54:	b350      	cbz	r0, 8002fac <HAL_TIM_Base_Init+0x5c>
  if (htim->State == HAL_TIM_STATE_RESET)
 8002f56:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8002f5a:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8002f5e:	b91b      	cbnz	r3, 8002f68 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8002f60:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 8002f64:	f7fe f8c4 	bl	80010f0 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8002f68:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002f6a:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8002f6c:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002f70:	1d21      	adds	r1, r4, #4
 8002f72:	f7ff ff99 	bl	8002ea8 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002f76:	2301      	movs	r3, #1
 8002f78:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  return HAL_OK;
 8002f7c:	2000      	movs	r0, #0
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002f7e:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8002f82:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8002f86:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8002f8a:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 8002f8e:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8002f92:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002f96:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8002f9a:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 8002f9e:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 8002fa2:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 8002fa6:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
}
 8002faa:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002fac:	2001      	movs	r0, #1
 8002fae:	e7fc      	b.n	8002faa <HAL_TIM_Base_Init+0x5a>

08002fb0 <HAL_TIM_PWM_Init>:
{
 8002fb0:	b510      	push	{r4, lr}
  if (htim == NULL)
 8002fb2:	4604      	mov	r4, r0
 8002fb4:	b350      	cbz	r0, 800300c <HAL_TIM_PWM_Init+0x5c>
  if (htim->State == HAL_TIM_STATE_RESET)
 8002fb6:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8002fba:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8002fbe:	b91b      	cbnz	r3, 8002fc8 <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8002fc0:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8002fc4:	f7ff ff6e 	bl	8002ea4 <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8002fc8:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002fca:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8002fcc:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002fd0:	1d21      	adds	r1, r4, #4
 8002fd2:	f7ff ff69 	bl	8002ea8 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002fd6:	2301      	movs	r3, #1
 8002fd8:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  return HAL_OK;
 8002fdc:	2000      	movs	r0, #0
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002fde:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8002fe2:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8002fe6:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8002fea:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 8002fee:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8002ff2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ff6:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8002ffa:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 8002ffe:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 8003002:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 8003006:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
}
 800300a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800300c:	2001      	movs	r0, #1
 800300e:	e7fc      	b.n	800300a <HAL_TIM_PWM_Init+0x5a>

08003010 <TIM_OC2_SetConfig>:
  tmpccer = TIMx->CCER;
 8003010:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003012:	6a02      	ldr	r2, [r0, #32]
 8003014:	f022 0210 	bic.w	r2, r2, #16
{
 8003018:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800301a:	6202      	str	r2, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 800301c:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 800301e:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003020:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003022:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 8003026:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800302a:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800302e:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8003030:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003034:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003038:	4d13      	ldr	r5, [pc, #76]	@ (8003088 <TIM_OC2_SetConfig+0x78>)
 800303a:	42a8      	cmp	r0, r5
 800303c:	d00f      	beq.n	800305e <TIM_OC2_SetConfig+0x4e>
 800303e:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8003042:	42a8      	cmp	r0, r5
 8003044:	d00b      	beq.n	800305e <TIM_OC2_SetConfig+0x4e>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003046:	f505 6540 	add.w	r5, r5, #3072	@ 0xc00
 800304a:	42a8      	cmp	r0, r5
 800304c:	d10f      	bne.n	800306e <TIM_OC2_SetConfig+0x5e>
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800304e:	f424 6540 	bic.w	r5, r4, #3072	@ 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003052:	e9d1 4605 	ldrd	r4, r6, [r1, #20]
 8003056:	4334      	orrs	r4, r6
 8003058:	ea45 0484 	orr.w	r4, r5, r4, lsl #2
 800305c:	e00e      	b.n	800307c <TIM_OC2_SetConfig+0x6c>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800305e:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8003060:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003064:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8003068:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800306c:	e7ef      	b.n	800304e <TIM_OC2_SetConfig+0x3e>
 800306e:	4d07      	ldr	r5, [pc, #28]	@ (800308c <TIM_OC2_SetConfig+0x7c>)
 8003070:	42a8      	cmp	r0, r5
 8003072:	d0ec      	beq.n	800304e <TIM_OC2_SetConfig+0x3e>
 8003074:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8003078:	42a8      	cmp	r0, r5
 800307a:	d0e8      	beq.n	800304e <TIM_OC2_SetConfig+0x3e>
  TIMx->CR2 = tmpcr2;
 800307c:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 800307e:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8003080:	684a      	ldr	r2, [r1, #4]
 8003082:	6382      	str	r2, [r0, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 8003084:	6203      	str	r3, [r0, #32]
}
 8003086:	bd70      	pop	{r4, r5, r6, pc}
 8003088:	40012c00 	.word	0x40012c00
 800308c:	40014400 	.word	0x40014400

08003090 <HAL_TIM_PWM_ConfigChannel>:
{
 8003090:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8003092:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8003096:	2b01      	cmp	r3, #1
{
 8003098:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 800309a:	d073      	beq.n	8003184 <HAL_TIM_PWM_ConfigChannel+0xf4>
 800309c:	2001      	movs	r0, #1
  switch (Channel)
 800309e:	2a0c      	cmp	r2, #12
  __HAL_LOCK(htim);
 80030a0:	f884 003c 	strb.w	r0, [r4, #60]	@ 0x3c
  switch (Channel)
 80030a4:	d04e      	beq.n	8003144 <HAL_TIM_PWM_ConfigChannel+0xb4>
 80030a6:	d808      	bhi.n	80030ba <HAL_TIM_PWM_ConfigChannel+0x2a>
 80030a8:	2a04      	cmp	r2, #4
 80030aa:	d02b      	beq.n	8003104 <HAL_TIM_PWM_ConfigChannel+0x74>
 80030ac:	2a08      	cmp	r2, #8
 80030ae:	d039      	beq.n	8003124 <HAL_TIM_PWM_ConfigChannel+0x94>
 80030b0:	b1ba      	cbz	r2, 80030e2 <HAL_TIM_PWM_ConfigChannel+0x52>
  __HAL_UNLOCK(htim);
 80030b2:	2300      	movs	r3, #0
 80030b4:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 80030b8:	bd38      	pop	{r3, r4, r5, pc}
  switch (Channel)
 80030ba:	2a10      	cmp	r2, #16
 80030bc:	d052      	beq.n	8003164 <HAL_TIM_PWM_ConfigChannel+0xd4>
 80030be:	2a14      	cmp	r2, #20
 80030c0:	d1f7      	bne.n	80030b2 <HAL_TIM_PWM_ConfigChannel+0x22>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80030c2:	6820      	ldr	r0, [r4, #0]
 80030c4:	f7ff feba 	bl	8002e3c <TIM_OC6_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80030c8:	6d03      	ldr	r3, [r0, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80030ca:	690a      	ldr	r2, [r1, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80030cc:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80030d0:	6503      	str	r3, [r0, #80]	@ 0x50
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80030d2:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 80030d4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80030d8:	6503      	str	r3, [r0, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80030da:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 80030dc:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80030e0:	e04e      	b.n	8003180 <HAL_TIM_PWM_ConfigChannel+0xf0>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80030e2:	6820      	ldr	r0, [r4, #0]
 80030e4:	f7ff fdbc 	bl	8002c60 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80030e8:	6983      	ldr	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80030ea:	690a      	ldr	r2, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80030ec:	f043 0308 	orr.w	r3, r3, #8
 80030f0:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80030f2:	6983      	ldr	r3, [r0, #24]
 80030f4:	f023 0304 	bic.w	r3, r3, #4
 80030f8:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80030fa:	6983      	ldr	r3, [r0, #24]
 80030fc:	4313      	orrs	r3, r2
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80030fe:	6183      	str	r3, [r0, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8003100:	2000      	movs	r0, #0
 8003102:	e7d6      	b.n	80030b2 <HAL_TIM_PWM_ConfigChannel+0x22>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003104:	6820      	ldr	r0, [r4, #0]
 8003106:	f7ff ff83 	bl	8003010 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800310a:	6983      	ldr	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800310c:	690a      	ldr	r2, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800310e:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003112:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003114:	6983      	ldr	r3, [r0, #24]
 8003116:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800311a:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800311c:	6983      	ldr	r3, [r0, #24]
 800311e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8003122:	e7ec      	b.n	80030fe <HAL_TIM_PWM_ConfigChannel+0x6e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003124:	6820      	ldr	r0, [r4, #0]
 8003126:	f7ff fdd5 	bl	8002cd4 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800312a:	69c3      	ldr	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800312c:	690a      	ldr	r2, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800312e:	f043 0308 	orr.w	r3, r3, #8
 8003132:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003134:	69c3      	ldr	r3, [r0, #28]
 8003136:	f023 0304 	bic.w	r3, r3, #4
 800313a:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800313c:	69c3      	ldr	r3, [r0, #28]
 800313e:	4313      	orrs	r3, r2
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003140:	61c3      	str	r3, [r0, #28]
      break;
 8003142:	e7dd      	b.n	8003100 <HAL_TIM_PWM_ConfigChannel+0x70>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003144:	6820      	ldr	r0, [r4, #0]
 8003146:	f7ff fe05 	bl	8002d54 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800314a:	69c3      	ldr	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800314c:	690a      	ldr	r2, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800314e:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003152:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003154:	69c3      	ldr	r3, [r0, #28]
 8003156:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800315a:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800315c:	69c3      	ldr	r3, [r0, #28]
 800315e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8003162:	e7ed      	b.n	8003140 <HAL_TIM_PWM_ConfigChannel+0xb0>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8003164:	6820      	ldr	r0, [r4, #0]
 8003166:	f7ff fe35 	bl	8002dd4 <TIM_OC5_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800316a:	6d03      	ldr	r3, [r0, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800316c:	690a      	ldr	r2, [r1, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800316e:	f043 0308 	orr.w	r3, r3, #8
 8003172:	6503      	str	r3, [r0, #80]	@ 0x50
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8003174:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 8003176:	f023 0304 	bic.w	r3, r3, #4
 800317a:	6503      	str	r3, [r0, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800317c:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 800317e:	4313      	orrs	r3, r2
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8003180:	6503      	str	r3, [r0, #80]	@ 0x50
      break;
 8003182:	e7bd      	b.n	8003100 <HAL_TIM_PWM_ConfigChannel+0x70>
  __HAL_LOCK(htim);
 8003184:	2002      	movs	r0, #2
 8003186:	e797      	b.n	80030b8 <HAL_TIM_PWM_ConfigChannel+0x28>

08003188 <TIM_CCxChannelCmd>:
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003188:	6a03      	ldr	r3, [r0, #32]
{
 800318a:	b510      	push	{r4, lr}
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800318c:	f001 011f 	and.w	r1, r1, #31
 8003190:	2401      	movs	r4, #1
 8003192:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 8003194:	ea23 0304 	bic.w	r3, r3, r4
 8003198:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800319a:	6a03      	ldr	r3, [r0, #32]
 800319c:	408a      	lsls	r2, r1
 800319e:	431a      	orrs	r2, r3
 80031a0:	6202      	str	r2, [r0, #32]
}
 80031a2:	bd10      	pop	{r4, pc}

080031a4 <HAL_TIM_OC_Start>:
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80031a4:	2908      	cmp	r1, #8
{
 80031a6:	b508      	push	{r3, lr}
 80031a8:	d018      	beq.n	80031dc <HAL_TIM_OC_Start+0x38>
 80031aa:	d805      	bhi.n	80031b8 <HAL_TIM_OC_Start+0x14>
 80031ac:	b159      	cbz	r1, 80031c6 <HAL_TIM_OC_Start+0x22>
 80031ae:	2904      	cmp	r1, #4
 80031b0:	d011      	beq.n	80031d6 <HAL_TIM_OC_Start+0x32>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80031b2:	f890 3043 	ldrb.w	r3, [r0, #67]	@ 0x43
 80031b6:	e008      	b.n	80031ca <HAL_TIM_OC_Start+0x26>
 80031b8:	290c      	cmp	r1, #12
 80031ba:	d012      	beq.n	80031e2 <HAL_TIM_OC_Start+0x3e>
 80031bc:	2910      	cmp	r1, #16
 80031be:	d1f8      	bne.n	80031b2 <HAL_TIM_OC_Start+0xe>
 80031c0:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 80031c4:	e001      	b.n	80031ca <HAL_TIM_OC_Start+0x26>
 80031c6:	f890 303e 	ldrb.w	r3, [r0, #62]	@ 0x3e
 80031ca:	3b01      	subs	r3, #1
 80031cc:	bf18      	it	ne
 80031ce:	2301      	movne	r3, #1
 80031d0:	b153      	cbz	r3, 80031e8 <HAL_TIM_OC_Start+0x44>
    return HAL_ERROR;
 80031d2:	2001      	movs	r0, #1
 80031d4:	e045      	b.n	8003262 <HAL_TIM_OC_Start+0xbe>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80031d6:	f890 303f 	ldrb.w	r3, [r0, #63]	@ 0x3f
 80031da:	e7f6      	b.n	80031ca <HAL_TIM_OC_Start+0x26>
 80031dc:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 80031e0:	e7f3      	b.n	80031ca <HAL_TIM_OC_Start+0x26>
 80031e2:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 80031e6:	e7f0      	b.n	80031ca <HAL_TIM_OC_Start+0x26>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80031e8:	2908      	cmp	r1, #8
 80031ea:	f04f 0302 	mov.w	r3, #2
 80031ee:	d03c      	beq.n	800326a <HAL_TIM_OC_Start+0xc6>
 80031f0:	d806      	bhi.n	8003200 <HAL_TIM_OC_Start+0x5c>
 80031f2:	b161      	cbz	r1, 800320e <HAL_TIM_OC_Start+0x6a>
 80031f4:	2904      	cmp	r1, #4
 80031f6:	d035      	beq.n	8003264 <HAL_TIM_OC_Start+0xc0>
 80031f8:	2302      	movs	r3, #2
 80031fa:	f880 3043 	strb.w	r3, [r0, #67]	@ 0x43
 80031fe:	e008      	b.n	8003212 <HAL_TIM_OC_Start+0x6e>
 8003200:	290c      	cmp	r1, #12
 8003202:	d035      	beq.n	8003270 <HAL_TIM_OC_Start+0xcc>
 8003204:	2910      	cmp	r1, #16
 8003206:	d1f7      	bne.n	80031f8 <HAL_TIM_OC_Start+0x54>
 8003208:	f880 3042 	strb.w	r3, [r0, #66]	@ 0x42
 800320c:	e001      	b.n	8003212 <HAL_TIM_OC_Start+0x6e>
 800320e:	f880 303e 	strb.w	r3, [r0, #62]	@ 0x3e
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003212:	6800      	ldr	r0, [r0, #0]
 8003214:	2201      	movs	r2, #1
 8003216:	f7ff ffb7 	bl	8003188 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800321a:	4b21      	ldr	r3, [pc, #132]	@ (80032a0 <HAL_TIM_OC_Start+0xfc>)
 800321c:	4298      	cmp	r0, r3
 800321e:	d00f      	beq.n	8003240 <HAL_TIM_OC_Start+0x9c>
 8003220:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003224:	4298      	cmp	r0, r3
 8003226:	d00b      	beq.n	8003240 <HAL_TIM_OC_Start+0x9c>
 8003228:	f503 6340 	add.w	r3, r3, #3072	@ 0xc00
 800322c:	4298      	cmp	r0, r3
 800322e:	d007      	beq.n	8003240 <HAL_TIM_OC_Start+0x9c>
 8003230:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003234:	4298      	cmp	r0, r3
 8003236:	d003      	beq.n	8003240 <HAL_TIM_OC_Start+0x9c>
 8003238:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800323c:	4298      	cmp	r0, r3
 800323e:	d11a      	bne.n	8003276 <HAL_TIM_OC_Start+0xd2>
    __HAL_TIM_MOE_ENABLE(htim);
 8003240:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 8003242:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003246:	6443      	str	r3, [r0, #68]	@ 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003248:	4b15      	ldr	r3, [pc, #84]	@ (80032a0 <HAL_TIM_OC_Start+0xfc>)
 800324a:	4298      	cmp	r0, r3
 800324c:	d003      	beq.n	8003256 <HAL_TIM_OC_Start+0xb2>
 800324e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003252:	4298      	cmp	r0, r3
 8003254:	d11e      	bne.n	8003294 <HAL_TIM_OC_Start+0xf0>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003256:	6882      	ldr	r2, [r0, #8]
 8003258:	4b12      	ldr	r3, [pc, #72]	@ (80032a4 <HAL_TIM_OC_Start+0x100>)
 800325a:	4013      	ands	r3, r2
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800325c:	2b06      	cmp	r3, #6
 800325e:	d11b      	bne.n	8003298 <HAL_TIM_OC_Start+0xf4>
  return HAL_OK;
 8003260:	2000      	movs	r0, #0
}
 8003262:	bd08      	pop	{r3, pc}
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003264:	f880 303f 	strb.w	r3, [r0, #63]	@ 0x3f
 8003268:	e7d3      	b.n	8003212 <HAL_TIM_OC_Start+0x6e>
 800326a:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
 800326e:	e7d0      	b.n	8003212 <HAL_TIM_OC_Start+0x6e>
 8003270:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
 8003274:	e7cd      	b.n	8003212 <HAL_TIM_OC_Start+0x6e>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003276:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 800327a:	d0ec      	beq.n	8003256 <HAL_TIM_OC_Start+0xb2>
 800327c:	4b0a      	ldr	r3, [pc, #40]	@ (80032a8 <HAL_TIM_OC_Start+0x104>)
 800327e:	4298      	cmp	r0, r3
 8003280:	d0e9      	beq.n	8003256 <HAL_TIM_OC_Start+0xb2>
 8003282:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003286:	4298      	cmp	r0, r3
 8003288:	d0e5      	beq.n	8003256 <HAL_TIM_OC_Start+0xb2>
      __HAL_TIM_ENABLE(htim);
 800328a:	6803      	ldr	r3, [r0, #0]
 800328c:	f043 0301 	orr.w	r3, r3, #1
 8003290:	6003      	str	r3, [r0, #0]
 8003292:	e7e5      	b.n	8003260 <HAL_TIM_OC_Start+0xbc>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003294:	4b05      	ldr	r3, [pc, #20]	@ (80032ac <HAL_TIM_OC_Start+0x108>)
 8003296:	e7f6      	b.n	8003286 <HAL_TIM_OC_Start+0xe2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003298:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800329c:	d1f5      	bne.n	800328a <HAL_TIM_OC_Start+0xe6>
 800329e:	e7df      	b.n	8003260 <HAL_TIM_OC_Start+0xbc>
 80032a0:	40012c00 	.word	0x40012c00
 80032a4:	00010007 	.word	0x00010007
 80032a8:	40000400 	.word	0x40000400
 80032ac:	40014000 	.word	0x40014000

080032b0 <HAL_TIM_PWM_Start>:
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
 80032b0:	f7ff bf78 	b.w	80031a4 <HAL_TIM_OC_Start>

080032b4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80032b4:	b510      	push	{r4, lr}
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80032b6:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 80032ba:	2b01      	cmp	r3, #1
{
 80032bc:	4602      	mov	r2, r0
  __HAL_LOCK(htim);
 80032be:	d03f      	beq.n	8003340 <HAL_TIMEx_ConfigBreakDeadTime+0x8c>
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80032c0:	68cb      	ldr	r3, [r1, #12]
 80032c2:	6888      	ldr	r0, [r1, #8]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80032c4:	4c1f      	ldr	r4, [pc, #124]	@ (8003344 <HAL_TIMEx_ConfigBreakDeadTime+0x90>)
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80032c6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80032ca:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80032cc:	6848      	ldr	r0, [r1, #4]
 80032ce:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80032d2:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80032d4:	6808      	ldr	r0, [r1, #0]
 80032d6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80032da:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80032dc:	6908      	ldr	r0, [r1, #16]
 80032de:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80032e2:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80032e4:	6948      	ldr	r0, [r1, #20]
 80032e6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80032ea:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80032ec:	6b08      	ldr	r0, [r1, #48]	@ 0x30
 80032ee:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80032f2:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80032f4:	6988      	ldr	r0, [r1, #24]
 80032f6:	f423 2370 	bic.w	r3, r3, #983040	@ 0xf0000
 80032fa:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 80032fe:	69c8      	ldr	r0, [r1, #28]
 8003300:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003304:	4303      	orrs	r3, r0
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8003306:	6810      	ldr	r0, [r2, #0]
 8003308:	42a0      	cmp	r0, r4
 800330a:	d003      	beq.n	8003314 <HAL_TIMEx_ConfigBreakDeadTime+0x60>
 800330c:	f504 6400 	add.w	r4, r4, #2048	@ 0x800
 8003310:	42a0      	cmp	r0, r4
 8003312:	d110      	bne.n	8003336 <HAL_TIMEx_ConfigBreakDeadTime+0x82>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8003314:	6a8c      	ldr	r4, [r1, #40]	@ 0x28
 8003316:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800331a:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800331e:	6a0c      	ldr	r4, [r1, #32]
 8003320:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003324:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8003326:	6a4c      	ldr	r4, [r1, #36]	@ 0x24
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8003328:	6ac9      	ldr	r1, [r1, #44]	@ 0x2c
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800332a:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800332e:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8003330:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8003334:	430b      	orrs	r3, r1
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8003336:	6443      	str	r3, [r0, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8003338:	2000      	movs	r0, #0
 800333a:	f882 003c 	strb.w	r0, [r2, #60]	@ 0x3c

  return HAL_OK;
}
 800333e:	bd10      	pop	{r4, pc}
  __HAL_LOCK(htim);
 8003340:	2002      	movs	r0, #2
 8003342:	e7fc      	b.n	800333e <HAL_TIMEx_ConfigBreakDeadTime+0x8a>
 8003344:	40012c00 	.word	0x40012c00

08003348 <ST7789_WriteCommand>:
 * @brief Write command to ST7789 controller
 * @param cmd -> command to write
 * @return none
 */
static void ST7789_WriteCommand(uint8_t cmd)
{
 8003348:	b513      	push	{r0, r1, r4, lr}
	ST7789_Select();
 800334a:	4c0e      	ldr	r4, [pc, #56]	@ (8003384 <ST7789_WriteCommand+0x3c>)
{
 800334c:	f88d 0007 	strb.w	r0, [sp, #7]
	ST7789_Select();
 8003350:	2200      	movs	r2, #0
 8003352:	4620      	mov	r0, r4
 8003354:	2104      	movs	r1, #4
 8003356:	f7fe fa63 	bl	8001820 <HAL_GPIO_WritePin>
	ST7789_DC_Clr();
 800335a:	4620      	mov	r0, r4
 800335c:	2200      	movs	r2, #0
 800335e:	2101      	movs	r1, #1
 8003360:	f7fe fa5e 	bl	8001820 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&ST7789_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 8003364:	f04f 33ff 	mov.w	r3, #4294967295
 8003368:	f10d 0107 	add.w	r1, sp, #7
 800336c:	2201      	movs	r2, #1
 800336e:	4806      	ldr	r0, [pc, #24]	@ (8003388 <ST7789_WriteCommand+0x40>)
 8003370:	f7ff fade 	bl	8002930 <HAL_SPI_Transmit>
	ST7789_UnSelect();
 8003374:	2201      	movs	r2, #1
 8003376:	2104      	movs	r1, #4
 8003378:	4620      	mov	r0, r4
 800337a:	f7fe fa51 	bl	8001820 <HAL_GPIO_WritePin>
}
 800337e:	b002      	add	sp, #8
 8003380:	bd10      	pop	{r4, pc}
 8003382:	bf00      	nop
 8003384:	48000400 	.word	0x48000400
 8003388:	200002ac 	.word	0x200002ac

0800338c <ST7789_WriteSmallData>:
 * @brief Write data to ST7789 controller, simplify for 8bit data.
 * data -> data to write
 * @return none
 */
static void ST7789_WriteSmallData(uint8_t data)
{
 800338c:	b513      	push	{r0, r1, r4, lr}
	ST7789_Select();
 800338e:	4c0e      	ldr	r4, [pc, #56]	@ (80033c8 <ST7789_WriteSmallData+0x3c>)
{
 8003390:	f88d 0007 	strb.w	r0, [sp, #7]
	ST7789_Select();
 8003394:	2200      	movs	r2, #0
 8003396:	4620      	mov	r0, r4
 8003398:	2104      	movs	r1, #4
 800339a:	f7fe fa41 	bl	8001820 <HAL_GPIO_WritePin>
	ST7789_DC_Set();
 800339e:	2201      	movs	r2, #1
 80033a0:	4611      	mov	r1, r2
 80033a2:	4620      	mov	r0, r4
 80033a4:	f7fe fa3c 	bl	8001820 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&ST7789_SPI_PORT, &data, sizeof(data), HAL_MAX_DELAY);
 80033a8:	f04f 33ff 	mov.w	r3, #4294967295
 80033ac:	f10d 0107 	add.w	r1, sp, #7
 80033b0:	2201      	movs	r2, #1
 80033b2:	4806      	ldr	r0, [pc, #24]	@ (80033cc <ST7789_WriteSmallData+0x40>)
 80033b4:	f7ff fabc 	bl	8002930 <HAL_SPI_Transmit>
	ST7789_UnSelect();
 80033b8:	2201      	movs	r2, #1
 80033ba:	2104      	movs	r1, #4
 80033bc:	4620      	mov	r0, r4
 80033be:	f7fe fa2f 	bl	8001820 <HAL_GPIO_WritePin>
}
 80033c2:	b002      	add	sp, #8
 80033c4:	bd10      	pop	{r4, pc}
 80033c6:	bf00      	nop
 80033c8:	48000400 	.word	0x48000400
 80033cc:	200002ac 	.word	0x200002ac

080033d0 <ST7789_WriteData>:
{
 80033d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	ST7789_Select();
 80033d4:	2200      	movs	r2, #0
{
 80033d6:	4605      	mov	r5, r0
 80033d8:	460c      	mov	r4, r1
	ST7789_Select();
 80033da:	4819      	ldr	r0, [pc, #100]	@ (8003440 <ST7789_WriteData+0x70>)
			if (DMA_MIN_SIZE <= buff_size)
 80033dc:	f8df 9068 	ldr.w	r9, [pc, #104]	@ 8003448 <ST7789_WriteData+0x78>
				HAL_SPI_Transmit(&ST7789_SPI_PORT, buff, chunk_size, HAL_MAX_DELAY);
 80033e0:	4f18      	ldr	r7, [pc, #96]	@ (8003444 <ST7789_WriteData+0x74>)
	ST7789_Select();
 80033e2:	2104      	movs	r1, #4
 80033e4:	f7fe fa1c 	bl	8001820 <HAL_GPIO_WritePin>
	ST7789_DC_Set();
 80033e8:	2201      	movs	r2, #1
 80033ea:	4815      	ldr	r0, [pc, #84]	@ (8003440 <ST7789_WriteData+0x70>)
 80033ec:	4611      	mov	r1, r2
 80033ee:	f7fe fa17 	bl	8001820 <HAL_GPIO_WritePin>
		uint16_t chunk_size = buff_size > 65535 ? 65535 : buff_size;
 80033f2:	f64f 78ff 	movw	r8, #65535	@ 0xffff
	while (buff_size > 0) {
 80033f6:	b934      	cbnz	r4, 8003406 <ST7789_WriteData+0x36>
}
 80033f8:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	ST7789_UnSelect();
 80033fc:	4810      	ldr	r0, [pc, #64]	@ (8003440 <ST7789_WriteData+0x70>)
 80033fe:	2201      	movs	r2, #1
 8003400:	2104      	movs	r1, #4
 8003402:	f7fe ba0d 	b.w	8001820 <HAL_GPIO_WritePin>
			if (DMA_MIN_SIZE <= buff_size)
 8003406:	f8b9 3000 	ldrh.w	r3, [r9]
		uint16_t chunk_size = buff_size > 65535 ? 65535 : buff_size;
 800340a:	4544      	cmp	r4, r8
 800340c:	4626      	mov	r6, r4
 800340e:	bf28      	it	cs
 8003410:	4646      	movcs	r6, r8
			if (DMA_MIN_SIZE <= buff_size)
 8003412:	42a3      	cmp	r3, r4
		uint16_t chunk_size = buff_size > 65535 ? 65535 : buff_size;
 8003414:	b2b2      	uxth	r2, r6
			if (DMA_MIN_SIZE <= buff_size)
 8003416:	d80b      	bhi.n	8003430 <ST7789_WriteData+0x60>
				HAL_SPI_Transmit_DMA(&ST7789_SPI_PORT, buff, chunk_size);
 8003418:	480a      	ldr	r0, [pc, #40]	@ (8003444 <ST7789_WriteData+0x74>)
 800341a:	4629      	mov	r1, r5
 800341c:	f7ff fb4e 	bl	8002abc <HAL_SPI_Transmit_DMA>
				while (ST7789_SPI_PORT.hdmatx->State != HAL_DMA_STATE_READY)
 8003420:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8003422:	f892 3025 	ldrb.w	r3, [r2, #37]	@ 0x25
 8003426:	2b01      	cmp	r3, #1
 8003428:	d1fb      	bne.n	8003422 <ST7789_WriteData+0x52>
		buff += chunk_size;
 800342a:	4435      	add	r5, r6
		buff_size -= chunk_size;
 800342c:	1ba4      	subs	r4, r4, r6
 800342e:	e7e2      	b.n	80033f6 <ST7789_WriteData+0x26>
				HAL_SPI_Transmit(&ST7789_SPI_PORT, buff, chunk_size, HAL_MAX_DELAY);
 8003430:	f04f 33ff 	mov.w	r3, #4294967295
 8003434:	4629      	mov	r1, r5
 8003436:	4638      	mov	r0, r7
 8003438:	f7ff fa7a 	bl	8002930 <HAL_SPI_Transmit>
 800343c:	e7f5      	b.n	800342a <ST7789_WriteData+0x5a>
 800343e:	bf00      	nop
 8003440:	48000400 	.word	0x48000400
 8003444:	200002ac 	.word	0x200002ac
 8003448:	20000018 	.word	0x20000018

0800344c <ST7789_SetAddressWindow>:
 * @brief Set address of DisplayWindow
 * @param xi&yi -> coordinates of window
 * @return none
 */
static void ST7789_SetAddressWindow(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1)
{
 800344c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
	ST7789_Select();
 8003450:	4f19      	ldr	r7, [pc, #100]	@ (80034b8 <ST7789_SetAddressWindow+0x6c>)
{
 8003452:	4680      	mov	r8, r0
 8003454:	460d      	mov	r5, r1
	ST7789_Select();
 8003456:	4638      	mov	r0, r7
 8003458:	2104      	movs	r1, #4
{
 800345a:	4616      	mov	r6, r2
	ST7789_Select();
 800345c:	2200      	movs	r2, #0
{
 800345e:	461c      	mov	r4, r3
	ST7789_Select();
 8003460:	f7fe f9de 	bl	8001820 <HAL_GPIO_WritePin>
	uint16_t x_start = x0 + X_SHIFT, x_end = x1 + X_SHIFT;
	uint16_t y_start = y0 + Y_SHIFT, y_end = y1 + Y_SHIFT;

	/* Column Address set */
	ST7789_WriteCommand(ST7789_CASET);
 8003464:	202a      	movs	r0, #42	@ 0x2a
 8003466:	f7ff ff6f 	bl	8003348 <ST7789_WriteCommand>
	{
		uint8_t data[] = {x_start >> 8, x_start & 0xFF, x_end >> 8, x_end & 0xFF};
		ST7789_WriteData(data, sizeof(data));
 800346a:	2104      	movs	r1, #4
 800346c:	eb0d 0001 	add.w	r0, sp, r1
		uint8_t data[] = {x_start >> 8, x_start & 0xFF, x_end >> 8, x_end & 0xFF};
 8003470:	fa98 f898 	rev16.w	r8, r8
 8003474:	ba76      	rev16	r6, r6
 8003476:	f8ad 8004 	strh.w	r8, [sp, #4]
 800347a:	f8ad 6006 	strh.w	r6, [sp, #6]
		ST7789_WriteData(data, sizeof(data));
 800347e:	f7ff ffa7 	bl	80033d0 <ST7789_WriteData>
	}

	/* Row Address set */
	ST7789_WriteCommand(ST7789_RASET);
 8003482:	202b      	movs	r0, #43	@ 0x2b
 8003484:	f7ff ff60 	bl	8003348 <ST7789_WriteCommand>
	uint16_t y_start = y0 + Y_SHIFT, y_end = y1 + Y_SHIFT;
 8003488:	3523      	adds	r5, #35	@ 0x23
	{
		uint8_t data[] = {y_start >> 8, y_start & 0xFF, y_end >> 8, y_end & 0xFF};
		ST7789_WriteData(data, sizeof(data));
 800348a:	2104      	movs	r1, #4
	uint16_t y_start = y0 + Y_SHIFT, y_end = y1 + Y_SHIFT;
 800348c:	3423      	adds	r4, #35	@ 0x23
		ST7789_WriteData(data, sizeof(data));
 800348e:	eb0d 0001 	add.w	r0, sp, r1
		uint8_t data[] = {y_start >> 8, y_start & 0xFF, y_end >> 8, y_end & 0xFF};
 8003492:	ba6d      	rev16	r5, r5
 8003494:	ba64      	rev16	r4, r4
 8003496:	f8ad 5004 	strh.w	r5, [sp, #4]
 800349a:	f8ad 4006 	strh.w	r4, [sp, #6]
		ST7789_WriteData(data, sizeof(data));
 800349e:	f7ff ff97 	bl	80033d0 <ST7789_WriteData>
	}
	/* Write to RAM */
	ST7789_WriteCommand(ST7789_RAMWR);
 80034a2:	202c      	movs	r0, #44	@ 0x2c
 80034a4:	f7ff ff50 	bl	8003348 <ST7789_WriteCommand>
	ST7789_UnSelect();
 80034a8:	2201      	movs	r2, #1
 80034aa:	2104      	movs	r1, #4
 80034ac:	4638      	mov	r0, r7
}
 80034ae:	b002      	add	sp, #8
 80034b0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	ST7789_UnSelect();
 80034b4:	f7fe b9b4 	b.w	8001820 <HAL_GPIO_WritePin>
 80034b8:	48000400 	.word	0x48000400

080034bc <ST7789_SetRotation>:
{
 80034bc:	b510      	push	{r4, lr}
 80034be:	4604      	mov	r4, r0
	ST7789_WriteCommand(ST7789_MADCTL);	// MADCTL
 80034c0:	2036      	movs	r0, #54	@ 0x36
 80034c2:	f7ff ff41 	bl	8003348 <ST7789_WriteCommand>
	switch (m) {
 80034c6:	2c03      	cmp	r4, #3
 80034c8:	d80e      	bhi.n	80034e8 <ST7789_SetRotation+0x2c>
 80034ca:	e8df f004 	tbb	[pc, r4]
 80034ce:	0702      	.short	0x0702
 80034d0:	0b09      	.short	0x0b09
		ST7789_WriteSmallData(ST7789_MADCTL_MX | ST7789_MADCTL_MY | ST7789_MADCTL_RGB);
 80034d2:	20c0      	movs	r0, #192	@ 0xc0
}
 80034d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		ST7789_WriteSmallData(ST7789_MADCTL_MX | ST7789_MADCTL_MV | ST7789_MADCTL_RGB);
 80034d8:	f7ff bf58 	b.w	800338c <ST7789_WriteSmallData>
		ST7789_WriteSmallData(ST7789_MADCTL_MY | ST7789_MADCTL_MV | ST7789_MADCTL_RGB);
 80034dc:	20a0      	movs	r0, #160	@ 0xa0
 80034de:	e7f9      	b.n	80034d4 <ST7789_SetRotation+0x18>
		ST7789_WriteSmallData(ST7789_MADCTL_RGB);
 80034e0:	2000      	movs	r0, #0
 80034e2:	e7f7      	b.n	80034d4 <ST7789_SetRotation+0x18>
		ST7789_WriteSmallData(ST7789_MADCTL_MX | ST7789_MADCTL_MV | ST7789_MADCTL_RGB);
 80034e4:	2060      	movs	r0, #96	@ 0x60
 80034e6:	e7f5      	b.n	80034d4 <ST7789_SetRotation+0x18>
}
 80034e8:	bd10      	pop	{r4, pc}
	...

080034ec <ST7789_Fill_Color>:
 * @brief Fill the DisplayWindow with single color
 * @param color -> color to Fill with
 * @return none
 */
void ST7789_Fill_Color(uint16_t color)
{
 80034ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint16_t block_height;
    uint16_t swapped = (color >> 8) | (color << 8); // Corrige el orden de bytes

    ST7789_Select();
 80034ee:	2200      	movs	r2, #0
    uint16_t swapped = (color >> 8) | (color << 8); // Corrige el orden de bytes
 80034f0:	ba46      	rev16	r6, r0
    ST7789_Select();
 80034f2:	2104      	movs	r1, #4
 80034f4:	4818      	ldr	r0, [pc, #96]	@ (8003558 <ST7789_Fill_Color+0x6c>)

        for (uint32_t k = 0; k < ST7789_WIDTH * block_height; k++) {
            disp_buf[k] = swapped;
        }

        ST7789_WriteData((uint8_t *)disp_buf, ST7789_WIDTH * block_height * 2); // 2 bytes por pixel
 80034f6:	4f19      	ldr	r7, [pc, #100]	@ (800355c <ST7789_Fill_Color+0x70>)
    ST7789_Select();
 80034f8:	f7fe f992 	bl	8001820 <HAL_GPIO_WritePin>
    uint16_t swapped = (color >> 8) | (color << 8); // Corrige el orden de bytes
 80034fc:	b2b6      	uxth	r6, r6
    for (uint16_t i = 0; i < ST7789_HEIGHT; i += HOR_LEN)
 80034fe:	2400      	movs	r4, #0
        block_height = (i + HOR_LEN <= ST7789_HEIGHT) ? HOR_LEN : (ST7789_HEIGHT - i);
 8003500:	250a      	movs	r5, #10
        ST7789_SetAddressWindow(0, i, ST7789_WIDTH - 1, i + block_height - 1);
 8003502:	1e63      	subs	r3, r4, #1
 8003504:	442b      	add	r3, r5
 8003506:	b29b      	uxth	r3, r3
 8003508:	f240 123f 	movw	r2, #319	@ 0x13f
 800350c:	4621      	mov	r1, r4
 800350e:	2000      	movs	r0, #0
 8003510:	f7ff ff9c 	bl	800344c <ST7789_SetAddressWindow>
        for (uint32_t k = 0; k < ST7789_WIDTH * block_height; k++) {
 8003514:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8003518:	4910      	ldr	r1, [pc, #64]	@ (800355c <ST7789_Fill_Color+0x70>)
 800351a:	436b      	muls	r3, r5
 800351c:	2200      	movs	r2, #0
 800351e:	3201      	adds	r2, #1
 8003520:	429a      	cmp	r2, r3
            disp_buf[k] = swapped;
 8003522:	f821 6b02 	strh.w	r6, [r1], #2
        for (uint32_t k = 0; k < ST7789_WIDTH * block_height; k++) {
 8003526:	d3fa      	bcc.n	800351e <ST7789_Fill_Color+0x32>
        ST7789_WriteData((uint8_t *)disp_buf, ST7789_WIDTH * block_height * 2); // 2 bytes por pixel
 8003528:	f44f 7120 	mov.w	r1, #640	@ 0x280
    for (uint16_t i = 0; i < ST7789_HEIGHT; i += HOR_LEN)
 800352c:	340a      	adds	r4, #10
        ST7789_WriteData((uint8_t *)disp_buf, ST7789_WIDTH * block_height * 2); // 2 bytes por pixel
 800352e:	4369      	muls	r1, r5
 8003530:	4638      	mov	r0, r7
    for (uint16_t i = 0; i < ST7789_HEIGHT; i += HOR_LEN)
 8003532:	b2a4      	uxth	r4, r4
        ST7789_WriteData((uint8_t *)disp_buf, ST7789_WIDTH * block_height * 2); // 2 bytes por pixel
 8003534:	f7ff ff4c 	bl	80033d0 <ST7789_WriteData>
    for (uint16_t i = 0; i < ST7789_HEIGHT; i += HOR_LEN)
 8003538:	2caa      	cmp	r4, #170	@ 0xaa
 800353a:	d106      	bne.n	800354a <ST7789_Fill_Color+0x5e>
        }
    }
#endif

    ST7789_UnSelect();
}
 800353c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    ST7789_UnSelect();
 8003540:	4805      	ldr	r0, [pc, #20]	@ (8003558 <ST7789_Fill_Color+0x6c>)
 8003542:	2201      	movs	r2, #1
 8003544:	2104      	movs	r1, #4
 8003546:	f7fe b96b 	b.w	8001820 <HAL_GPIO_WritePin>
        block_height = (i + HOR_LEN <= ST7789_HEIGHT) ? HOR_LEN : (ST7789_HEIGHT - i);
 800354a:	2ca0      	cmp	r4, #160	@ 0xa0
 800354c:	bf86      	itte	hi
 800354e:	f1c4 05aa 	rsbhi	r5, r4, #170	@ 0xaa
 8003552:	b2ad      	uxthhi	r5, r5
 8003554:	250a      	movls	r5, #10
 8003556:	e7d4      	b.n	8003502 <ST7789_Fill_Color+0x16>
 8003558:	48000400 	.word	0x48000400
 800355c:	20000354 	.word	0x20000354

08003560 <ST7789_Init>:
{
 8003560:	b530      	push	{r4, r5, lr}
		memset(disp_buf, 0, sizeof(disp_buf));
 8003562:	f44f 52c8 	mov.w	r2, #6400	@ 0x1900
{
 8003566:	b085      	sub	sp, #20
		memset(disp_buf, 0, sizeof(disp_buf));
 8003568:	2100      	movs	r1, #0
 800356a:	4853      	ldr	r0, [pc, #332]	@ (80036b8 <ST7789_Init+0x158>)
 800356c:	f000 ff19 	bl	80043a2 <memset>
	ST7789_Select();//COMENTAR SI NO LES FUNCIONA
 8003570:	2200      	movs	r2, #0
 8003572:	2104      	movs	r1, #4
 8003574:	4851      	ldr	r0, [pc, #324]	@ (80036bc <ST7789_Init+0x15c>)
 8003576:	f7fe f953 	bl	8001820 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 800357a:	200a      	movs	r0, #10
 800357c:	f7fd fed6 	bl	800132c <HAL_Delay>
    ST7789_RST_Clr();
 8003580:	2200      	movs	r2, #0
 8003582:	2102      	movs	r1, #2
 8003584:	484d      	ldr	r0, [pc, #308]	@ (80036bc <ST7789_Init+0x15c>)
 8003586:	f7fe f94b 	bl	8001820 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 800358a:	200a      	movs	r0, #10
 800358c:	f7fd fece 	bl	800132c <HAL_Delay>
    ST7789_RST_Set();
 8003590:	2201      	movs	r2, #1
 8003592:	2102      	movs	r1, #2
 8003594:	4849      	ldr	r0, [pc, #292]	@ (80036bc <ST7789_Init+0x15c>)
 8003596:	f7fe f943 	bl	8001820 <HAL_GPIO_WritePin>
    HAL_Delay(20);
 800359a:	2014      	movs	r0, #20
 800359c:	f7fd fec6 	bl	800132c <HAL_Delay>
    ST7789_WriteCommand(ST7789_COLMOD);		//	Set color mode
 80035a0:	203a      	movs	r0, #58	@ 0x3a
 80035a2:	f7ff fed1 	bl	8003348 <ST7789_WriteCommand>
    ST7789_WriteSmallData(ST7789_COLOR_MODE_16bit);
 80035a6:	2055      	movs	r0, #85	@ 0x55
 80035a8:	f7ff fef0 	bl	800338c <ST7789_WriteSmallData>
  	ST7789_WriteCommand(0xB2);				//	Porch control
 80035ac:	20b2      	movs	r0, #178	@ 0xb2
 80035ae:	f7ff fecb 	bl	8003348 <ST7789_WriteCommand>
		uint8_t data[] = {0x0C, 0x0C, 0x00, 0x33, 0x33};
 80035b2:	4b43      	ldr	r3, [pc, #268]	@ (80036c0 <ST7789_Init+0x160>)
 80035b4:	6818      	ldr	r0, [r3, #0]
 80035b6:	9000      	str	r0, [sp, #0]
 80035b8:	791b      	ldrb	r3, [r3, #4]
 80035ba:	f88d 3004 	strb.w	r3, [sp, #4]
		ST7789_WriteData(data, sizeof(data));
 80035be:	2105      	movs	r1, #5
 80035c0:	4668      	mov	r0, sp
 80035c2:	f7ff ff05 	bl	80033d0 <ST7789_WriteData>
	ST7789_SetRotation(ST7789_ROTATION);	//	MADCTL (Display Rotation)
 80035c6:	2001      	movs	r0, #1
 80035c8:	f7ff ff78 	bl	80034bc <ST7789_SetRotation>
    ST7789_WriteCommand(0XB7);				//	Gate Control
 80035cc:	20b7      	movs	r0, #183	@ 0xb7
 80035ce:	f7ff febb 	bl	8003348 <ST7789_WriteCommand>
    ST7789_WriteSmallData(0x35);			//	Default value
 80035d2:	2035      	movs	r0, #53	@ 0x35
 80035d4:	f7ff feda 	bl	800338c <ST7789_WriteSmallData>
    ST7789_WriteCommand(0xBB);				//	VCOM setting
 80035d8:	20bb      	movs	r0, #187	@ 0xbb
 80035da:	f7ff feb5 	bl	8003348 <ST7789_WriteCommand>
    ST7789_WriteSmallData(0x19);			//	0.725v (default 0.75v for 0x20)
 80035de:	2019      	movs	r0, #25
 80035e0:	f7ff fed4 	bl	800338c <ST7789_WriteSmallData>
    ST7789_WriteCommand(0xC0);				//	LCMCTRL
 80035e4:	20c0      	movs	r0, #192	@ 0xc0
 80035e6:	f7ff feaf 	bl	8003348 <ST7789_WriteCommand>
    ST7789_WriteSmallData (0x2C);			//	Default value
 80035ea:	202c      	movs	r0, #44	@ 0x2c
 80035ec:	f7ff fece 	bl	800338c <ST7789_WriteSmallData>
    ST7789_WriteCommand (0xC2);				//	VDV and VRH command Enable
 80035f0:	20c2      	movs	r0, #194	@ 0xc2
 80035f2:	f7ff fea9 	bl	8003348 <ST7789_WriteCommand>
    ST7789_WriteSmallData (0x01);			//	Default value
 80035f6:	2001      	movs	r0, #1
 80035f8:	f7ff fec8 	bl	800338c <ST7789_WriteSmallData>
    ST7789_WriteCommand (0xC3);				//	VRH set
 80035fc:	20c3      	movs	r0, #195	@ 0xc3
 80035fe:	f7ff fea3 	bl	8003348 <ST7789_WriteCommand>
    ST7789_WriteSmallData (0x12);			//	+-4.45v (defalut +-4.1v for 0x0B)
 8003602:	2012      	movs	r0, #18
 8003604:	f7ff fec2 	bl	800338c <ST7789_WriteSmallData>
    ST7789_WriteCommand (0xC4);				//	VDV set
 8003608:	20c4      	movs	r0, #196	@ 0xc4
 800360a:	f7ff fe9d 	bl	8003348 <ST7789_WriteCommand>
    ST7789_WriteSmallData (0x20);			//	Default value
 800360e:	2020      	movs	r0, #32
 8003610:	f7ff febc 	bl	800338c <ST7789_WriteSmallData>
    ST7789_WriteCommand (0xC6);				//	Frame rate control in normal mode
 8003614:	20c6      	movs	r0, #198	@ 0xc6
 8003616:	f7ff fe97 	bl	8003348 <ST7789_WriteCommand>
    ST7789_WriteSmallData (0x0F);			//	Default value (60HZ)
 800361a:	200f      	movs	r0, #15
 800361c:	f7ff feb6 	bl	800338c <ST7789_WriteSmallData>
    ST7789_WriteCommand (0xD0);				//	Power control
 8003620:	20d0      	movs	r0, #208	@ 0xd0
 8003622:	f7ff fe91 	bl	8003348 <ST7789_WriteCommand>
    ST7789_WriteSmallData (0xA4);			//	Default value
 8003626:	20a4      	movs	r0, #164	@ 0xa4
 8003628:	f7ff feb0 	bl	800338c <ST7789_WriteSmallData>
    ST7789_WriteSmallData (0xA1);			//	Default value
 800362c:	20a1      	movs	r0, #161	@ 0xa1
 800362e:	f7ff fead 	bl	800338c <ST7789_WriteSmallData>
	ST7789_WriteCommand(0xE0);
 8003632:	20e0      	movs	r0, #224	@ 0xe0
 8003634:	f7ff fe88 	bl	8003348 <ST7789_WriteCommand>
		uint8_t data[] = {0xD0, 0x04, 0x0D, 0x11, 0x13, 0x2B, 0x3F, 0x54, 0x4C, 0x18, 0x0D, 0x0B, 0x1F, 0x23};
 8003638:	4b22      	ldr	r3, [pc, #136]	@ (80036c4 <ST7789_Init+0x164>)
 800363a:	466a      	mov	r2, sp
 800363c:	f103 0508 	add.w	r5, r3, #8
 8003640:	6818      	ldr	r0, [r3, #0]
 8003642:	6859      	ldr	r1, [r3, #4]
 8003644:	4614      	mov	r4, r2
 8003646:	c403      	stmia	r4!, {r0, r1}
 8003648:	3308      	adds	r3, #8
 800364a:	42ab      	cmp	r3, r5
 800364c:	4622      	mov	r2, r4
 800364e:	d1f7      	bne.n	8003640 <ST7789_Init+0xe0>
 8003650:	6818      	ldr	r0, [r3, #0]
 8003652:	889b      	ldrh	r3, [r3, #4]
 8003654:	80a3      	strh	r3, [r4, #4]
 8003656:	6020      	str	r0, [r4, #0]
		ST7789_WriteData(data, sizeof(data));
 8003658:	210e      	movs	r1, #14
 800365a:	4668      	mov	r0, sp
 800365c:	f7ff feb8 	bl	80033d0 <ST7789_WriteData>
    ST7789_WriteCommand(0xE1);
 8003660:	20e1      	movs	r0, #225	@ 0xe1
 8003662:	f7ff fe71 	bl	8003348 <ST7789_WriteCommand>
		uint8_t data[] = {0xD0, 0x04, 0x0C, 0x11, 0x13, 0x2C, 0x3F, 0x44, 0x51, 0x2F, 0x1F, 0x1F, 0x20, 0x23};
 8003666:	4b18      	ldr	r3, [pc, #96]	@ (80036c8 <ST7789_Init+0x168>)
 8003668:	466a      	mov	r2, sp
 800366a:	f103 0508 	add.w	r5, r3, #8
 800366e:	6818      	ldr	r0, [r3, #0]
 8003670:	6859      	ldr	r1, [r3, #4]
 8003672:	4614      	mov	r4, r2
 8003674:	c403      	stmia	r4!, {r0, r1}
 8003676:	3308      	adds	r3, #8
 8003678:	42ab      	cmp	r3, r5
 800367a:	4622      	mov	r2, r4
 800367c:	d1f7      	bne.n	800366e <ST7789_Init+0x10e>
 800367e:	6818      	ldr	r0, [r3, #0]
 8003680:	889b      	ldrh	r3, [r3, #4]
 8003682:	80a3      	strh	r3, [r4, #4]
		ST7789_WriteData(data, sizeof(data));
 8003684:	210e      	movs	r1, #14
		uint8_t data[] = {0xD0, 0x04, 0x0C, 0x11, 0x13, 0x2C, 0x3F, 0x44, 0x51, 0x2F, 0x1F, 0x1F, 0x20, 0x23};
 8003686:	6020      	str	r0, [r4, #0]
		ST7789_WriteData(data, sizeof(data));
 8003688:	4668      	mov	r0, sp
 800368a:	f7ff fea1 	bl	80033d0 <ST7789_WriteData>
    ST7789_WriteCommand (ST7789_INVON);		//	Inversion ON
 800368e:	2021      	movs	r0, #33	@ 0x21
 8003690:	f7ff fe5a 	bl	8003348 <ST7789_WriteCommand>
	ST7789_WriteCommand (ST7789_SLPOUT);	//	Out of sleep mode
 8003694:	2011      	movs	r0, #17
 8003696:	f7ff fe57 	bl	8003348 <ST7789_WriteCommand>
  	ST7789_WriteCommand (ST7789_NORON);		//	Normal Display on
 800369a:	2013      	movs	r0, #19
 800369c:	f7ff fe54 	bl	8003348 <ST7789_WriteCommand>
  	ST7789_WriteCommand (ST7789_DISPON);	//	Main screen turned on
 80036a0:	2029      	movs	r0, #41	@ 0x29
 80036a2:	f7ff fe51 	bl	8003348 <ST7789_WriteCommand>
	HAL_Delay(50);
 80036a6:	2032      	movs	r0, #50	@ 0x32
 80036a8:	f7fd fe40 	bl	800132c <HAL_Delay>
	ST7789_Fill_Color(BLACK);				//	Fill with Black.
 80036ac:	2000      	movs	r0, #0
}
 80036ae:	b005      	add	sp, #20
 80036b0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
	ST7789_Fill_Color(BLACK);				//	Fill with Black.
 80036b4:	f7ff bf1a 	b.w	80034ec <ST7789_Fill_Color>
 80036b8:	20000354 	.word	0x20000354
 80036bc:	48000400 	.word	0x48000400
 80036c0:	08006558 	.word	0x08006558
 80036c4:	080078c2 	.word	0x080078c2
 80036c8:	080078d1 	.word	0x080078d1

080036cc <ST7789_WriteChar>:
 * @param color -> color of the char
 * @param bgcolor -> background color of the char
 * @return  none
 */
void ST7789_WriteChar(uint16_t x, uint16_t y, char ch, FontDef font, uint16_t color, uint16_t bgcolor)
{
 80036cc:	b082      	sub	sp, #8
 80036ce:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80036d2:	4681      	mov	r9, r0
 80036d4:	468a      	mov	sl, r1
 80036d6:	b2de      	uxtb	r6, r3
 80036d8:	f3c3 2507 	ubfx	r5, r3, #8, #8
	uint32_t i, b, j;
	ST7789_Select();
 80036dc:	4820      	ldr	r0, [pc, #128]	@ (8003760 <ST7789_WriteChar+0x94>)
{
 80036de:	f8bd 7040 	ldrh.w	r7, [sp, #64]	@ 0x40
 80036e2:	930d      	str	r3, [sp, #52]	@ 0x34
 80036e4:	4614      	mov	r4, r2
	ST7789_Select();
 80036e6:	2104      	movs	r1, #4
 80036e8:	2200      	movs	r2, #0
{
 80036ea:	f8bd 803c 	ldrh.w	r8, [sp, #60]	@ 0x3c
	ST7789_Select();
 80036ee:	f7fe f897 	bl	8001820 <HAL_GPIO_WritePin>
	ST7789_SetAddressWindow(x, y, x + font.width - 1, y + font.height - 1);
 80036f2:	1e6b      	subs	r3, r5, #1
 80036f4:	1e72      	subs	r2, r6, #1
 80036f6:	4453      	add	r3, sl
 80036f8:	444a      	add	r2, r9
 80036fa:	4651      	mov	r1, sl
 80036fc:	4648      	mov	r0, r9
 80036fe:	b29b      	uxth	r3, r3
 8003700:	b292      	uxth	r2, r2

	for (i = 0; i < font.height; i++) {
		b = font.data[(ch - 32) * font.height + i];
 8003702:	3c20      	subs	r4, #32
	ST7789_SetAddressWindow(x, y, x + font.width - 1, y + font.height - 1);
 8003704:	f7ff fea2 	bl	800344c <ST7789_SetAddressWindow>
	for (i = 0; i < font.height; i++) {
 8003708:	436c      	muls	r4, r5
 800370a:	0064      	lsls	r4, r4, #1
 800370c:	f04f 0900 	mov.w	r9, #0
			if ((b << j) & 0x8000) {
				uint8_t data[] = {color >> 8, color & 0xFF};
				ST7789_WriteData(data, sizeof(data));
			}
			else {
				uint8_t data[] = {bgcolor >> 8, bgcolor & 0xFF};
 8003710:	fa97 fa97 	rev16.w	sl, r7
	for (i = 0; i < font.height; i++) {
 8003714:	45a9      	cmp	r9, r5
 8003716:	d308      	bcc.n	800372a <ST7789_WriteChar+0x5e>
				ST7789_WriteData(data, sizeof(data));
			}
		}
	}
	ST7789_UnSelect();
 8003718:	4811      	ldr	r0, [pc, #68]	@ (8003760 <ST7789_WriteChar+0x94>)
 800371a:	2201      	movs	r2, #1
 800371c:	2104      	movs	r1, #4
}
 800371e:	b003      	add	sp, #12
 8003720:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003724:	b002      	add	sp, #8
	ST7789_UnSelect();
 8003726:	f7fe b87b 	b.w	8001820 <HAL_GPIO_WritePin>
		b = font.data[(ch - 32) * font.height + i];
 800372a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800372c:	f833 b004 	ldrh.w	fp, [r3, r4]
		for (j = 0; j < font.width; j++) {
 8003730:	2700      	movs	r7, #0
 8003732:	42be      	cmp	r6, r7
 8003734:	d803      	bhi.n	800373e <ST7789_WriteChar+0x72>
	for (i = 0; i < font.height; i++) {
 8003736:	f109 0901 	add.w	r9, r9, #1
 800373a:	3402      	adds	r4, #2
 800373c:	e7ea      	b.n	8003714 <ST7789_WriteChar+0x48>
			if ((b << j) & 0x8000) {
 800373e:	fa0b f307 	lsl.w	r3, fp, r7
 8003742:	041b      	lsls	r3, r3, #16
 8003744:	d509      	bpl.n	800375a <ST7789_WriteChar+0x8e>
				uint8_t data[] = {color >> 8, color & 0xFF};
 8003746:	fa98 f398 	rev16.w	r3, r8
 800374a:	f8ad 3004 	strh.w	r3, [sp, #4]
				ST7789_WriteData(data, sizeof(data));
 800374e:	2102      	movs	r1, #2
 8003750:	a801      	add	r0, sp, #4
 8003752:	f7ff fe3d 	bl	80033d0 <ST7789_WriteData>
		for (j = 0; j < font.width; j++) {
 8003756:	3701      	adds	r7, #1
 8003758:	e7eb      	b.n	8003732 <ST7789_WriteChar+0x66>
				uint8_t data[] = {bgcolor >> 8, bgcolor & 0xFF};
 800375a:	f8ad a004 	strh.w	sl, [sp, #4]
 800375e:	e7f6      	b.n	800374e <ST7789_WriteChar+0x82>
 8003760:	48000400 	.word	0x48000400

08003764 <ST7789_Print>:
 * @param color -> color of the string
 * @param bgcolor -> background color of the string
 * @return  none
 */
void ST7789_Print(uint16_t y, uint16_t x, uint16_t color, uint16_t bgcolor, FontDef font, const char *str)
{
 8003764:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003768:	4605      	mov	r5, r0
 800376a:	460c      	mov	r4, r1
 800376c:	4691      	mov	r9, r2
	ST7789_Select();
 800376e:	481a      	ldr	r0, [pc, #104]	@ (80037d8 <ST7789_Print+0x74>)
{
 8003770:	9e0e      	ldr	r6, [sp, #56]	@ 0x38
 8003772:	f89d 7030 	ldrb.w	r7, [sp, #48]	@ 0x30
 8003776:	f89d 8031 	ldrb.w	r8, [sp, #49]	@ 0x31
	ST7789_Select();
 800377a:	2200      	movs	r2, #0
 800377c:	2104      	movs	r1, #4
{
 800377e:	469a      	mov	sl, r3
	ST7789_Select();
 8003780:	f7fe f84e 	bl	8001820 <HAL_GPIO_WritePin>
	while (*str) {
 8003784:	f816 2b01 	ldrb.w	r2, [r6], #1
 8003788:	b93a      	cbnz	r2, 800379a <ST7789_Print+0x36>
		}
		ST7789_WriteChar(x, y, *str, font, color, bgcolor);
		x += font.width;
		str++;
	}
	ST7789_UnSelect();
 800378a:	4813      	ldr	r0, [pc, #76]	@ (80037d8 <ST7789_Print+0x74>)
 800378c:	2201      	movs	r2, #1
 800378e:	2104      	movs	r1, #4
}
 8003790:	b004      	add	sp, #16
 8003792:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	ST7789_UnSelect();
 8003796:	f7fe b843 	b.w	8001820 <HAL_GPIO_WritePin>
		if (x + font.width >= ST7789_WIDTH) {
 800379a:	19e3      	adds	r3, r4, r7
 800379c:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80037a0:	db0a      	blt.n	80037b8 <ST7789_Print+0x54>
			y += font.height;
 80037a2:	eb08 0105 	add.w	r1, r8, r5
 80037a6:	b28d      	uxth	r5, r1
			if (y + font.height >= ST7789_HEIGHT) {
 80037a8:	fa18 f181 	uxtah	r1, r8, r1
 80037ac:	29a9      	cmp	r1, #169	@ 0xa9
 80037ae:	dcec      	bgt.n	800378a <ST7789_Print+0x26>
			if (*str == ' ') {
 80037b0:	2a20      	cmp	r2, #32
			x = 0;
 80037b2:	f04f 0400 	mov.w	r4, #0
			if (*str == ' ') {
 80037b6:	d0e5      	beq.n	8003784 <ST7789_Print+0x20>
		ST7789_WriteChar(x, y, *str, font, color, bgcolor);
 80037b8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80037ba:	f88d 7030 	strb.w	r7, [sp, #48]	@ 0x30
 80037be:	f88d 8031 	strb.w	r8, [sp, #49]	@ 0x31
 80037c2:	9300      	str	r3, [sp, #0]
 80037c4:	4620      	mov	r0, r4
 80037c6:	e9cd 9a01 	strd	r9, sl, [sp, #4]
 80037ca:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80037cc:	4629      	mov	r1, r5
		x += font.width;
 80037ce:	443c      	add	r4, r7
		ST7789_WriteChar(x, y, *str, font, color, bgcolor);
 80037d0:	f7ff ff7c 	bl	80036cc <ST7789_WriteChar>
		x += font.width;
 80037d4:	b2a4      	uxth	r4, r4
		str++;
 80037d6:	e7d5      	b.n	8003784 <ST7789_Print+0x20>
 80037d8:	48000400 	.word	0x48000400

080037dc <Measure_FPS_Time>:
	ST7789_Fill_Color(WHITE);
	ST7789_DrawImage(0, 0, 128, 128, (uint16_t *)saber);
	HAL_Delay(3000);
}

void Measure_FPS_Time(void){
 80037dc:	b510      	push	{r4, lr}
 80037de:	ed2d 8b02 	vpush	{d8}
 80037e2:	b094      	sub	sp, #80	@ 0x50
    uint32_t t_start, t_end;
    char msg[64];
    t_start = HAL_GetTick();  // Tiempo inicial en milisegundos
 80037e4:	f7fd fd9c 	bl	8001320 <HAL_GetTick>
 80037e8:	4604      	mov	r4, r0
    ST7789_Fill_Color(GREEN);   // Llenar la pantalla de rojo
 80037ea:	f44f 60fc 	mov.w	r0, #2016	@ 0x7e0
 80037ee:	f7ff fe7d 	bl	80034ec <ST7789_Fill_Color>
    //ST7789_DrawImage(0, 0, 320, 128, (uint16_t *)korn_128x320);
    t_end = HAL_GetTick();    // Tiempo final
 80037f2:	f7fd fd95 	bl	8001320 <HAL_GetTick>
    uint32_t elapsed = t_end - t_start;
 80037f6:	1b03      	subs	r3, r0, r4
    float fps = 1000.0f / elapsed;
 80037f8:	ee07 3a90 	vmov	s15, r3
 80037fc:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 8003870 <Measure_FPS_Time+0x94>
    // Formatear mensaje
    snprintf(msg, sizeof(msg), "Tiempo: %lums", elapsed);
 8003800:	4a1c      	ldr	r2, [pc, #112]	@ (8003874 <Measure_FPS_Time+0x98>)
    ST7789_Print(30, 10, BLACK, WHITE, Font_16x26, msg);  // (x, y, color_texto, color_fondo, fuente, texto)
 8003802:	4c1d      	ldr	r4, [pc, #116]	@ (8003878 <Measure_FPS_Time+0x9c>)
    float fps = 1000.0f / elapsed;
 8003804:	eef8 7a67 	vcvt.f32.u32	s15, s15
    snprintf(msg, sizeof(msg), "Tiempo: %lums", elapsed);
 8003808:	2140      	movs	r1, #64	@ 0x40
    float fps = 1000.0f / elapsed;
 800380a:	ee87 8a27 	vdiv.f32	s16, s14, s15
    snprintf(msg, sizeof(msg), "Tiempo: %lums", elapsed);
 800380e:	a804      	add	r0, sp, #16
 8003810:	f000 fd4e 	bl	80042b0 <sniprintf>
    ST7789_Print(30, 10, BLACK, WHITE, Font_16x26, msg);  // (x, y, color_texto, color_fondo, fuente, texto)
 8003814:	ab04      	add	r3, sp, #16
 8003816:	9302      	str	r3, [sp, #8]
 8003818:	e894 0003 	ldmia.w	r4, {r0, r1}
 800381c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003820:	e88d 0003 	stmia.w	sp, {r0, r1}
 8003824:	2200      	movs	r2, #0
 8003826:	210a      	movs	r1, #10
 8003828:	201e      	movs	r0, #30
 800382a:	f7ff ff9b 	bl	8003764 <ST7789_Print>
    snprintf(msg, sizeof(msg), "FPS: %.2f", fps);
 800382e:	ee18 0a10 	vmov	r0, s16
 8003832:	f7fc feb1 	bl	8000598 <__aeabi_f2d>
 8003836:	4a11      	ldr	r2, [pc, #68]	@ (800387c <Measure_FPS_Time+0xa0>)
 8003838:	e9cd 0100 	strd	r0, r1, [sp]
 800383c:	2140      	movs	r1, #64	@ 0x40
 800383e:	a804      	add	r0, sp, #16
 8003840:	f000 fd36 	bl	80042b0 <sniprintf>
    ST7789_Print(60, 10, BLACK, WHITE, Font_16x26, msg);
 8003844:	ab04      	add	r3, sp, #16
 8003846:	9302      	str	r3, [sp, #8]
 8003848:	e894 0003 	ldmia.w	r4, {r0, r1}
 800384c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003850:	e88d 0003 	stmia.w	sp, {r0, r1}
 8003854:	2200      	movs	r2, #0
 8003856:	210a      	movs	r1, #10
 8003858:	203c      	movs	r0, #60	@ 0x3c
 800385a:	f7ff ff83 	bl	8003764 <ST7789_Print>

    HAL_Delay(1000);
 800385e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8003862:	f7fd fd63 	bl	800132c <HAL_Delay>
}
 8003866:	b014      	add	sp, #80	@ 0x50
 8003868:	ecbd 8b02 	vpop	{d8}
 800386c:	bd10      	pop	{r4, pc}
 800386e:	bf00      	nop
 8003870:	447a0000 	.word	0x447a0000
 8003874:	080078e0 	.word	0x080078e0
 8003878:	20000010 	.word	0x20000010
 800387c:	080078ee 	.word	0x080078ee

08003880 <__cvt>:
 8003880:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003884:	ec57 6b10 	vmov	r6, r7, d0
 8003888:	2f00      	cmp	r7, #0
 800388a:	460c      	mov	r4, r1
 800388c:	4619      	mov	r1, r3
 800388e:	463b      	mov	r3, r7
 8003890:	bfbb      	ittet	lt
 8003892:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8003896:	461f      	movlt	r7, r3
 8003898:	2300      	movge	r3, #0
 800389a:	232d      	movlt	r3, #45	@ 0x2d
 800389c:	700b      	strb	r3, [r1, #0]
 800389e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80038a0:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80038a4:	4691      	mov	r9, r2
 80038a6:	f023 0820 	bic.w	r8, r3, #32
 80038aa:	bfbc      	itt	lt
 80038ac:	4632      	movlt	r2, r6
 80038ae:	4616      	movlt	r6, r2
 80038b0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80038b4:	d005      	beq.n	80038c2 <__cvt+0x42>
 80038b6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80038ba:	d100      	bne.n	80038be <__cvt+0x3e>
 80038bc:	3401      	adds	r4, #1
 80038be:	2102      	movs	r1, #2
 80038c0:	e000      	b.n	80038c4 <__cvt+0x44>
 80038c2:	2103      	movs	r1, #3
 80038c4:	ab03      	add	r3, sp, #12
 80038c6:	9301      	str	r3, [sp, #4]
 80038c8:	ab02      	add	r3, sp, #8
 80038ca:	9300      	str	r3, [sp, #0]
 80038cc:	ec47 6b10 	vmov	d0, r6, r7
 80038d0:	4653      	mov	r3, sl
 80038d2:	4622      	mov	r2, r4
 80038d4:	f000 fe70 	bl	80045b8 <_dtoa_r>
 80038d8:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80038dc:	4605      	mov	r5, r0
 80038de:	d119      	bne.n	8003914 <__cvt+0x94>
 80038e0:	f019 0f01 	tst.w	r9, #1
 80038e4:	d00e      	beq.n	8003904 <__cvt+0x84>
 80038e6:	eb00 0904 	add.w	r9, r0, r4
 80038ea:	2200      	movs	r2, #0
 80038ec:	2300      	movs	r3, #0
 80038ee:	4630      	mov	r0, r6
 80038f0:	4639      	mov	r1, r7
 80038f2:	f7fd f911 	bl	8000b18 <__aeabi_dcmpeq>
 80038f6:	b108      	cbz	r0, 80038fc <__cvt+0x7c>
 80038f8:	f8cd 900c 	str.w	r9, [sp, #12]
 80038fc:	2230      	movs	r2, #48	@ 0x30
 80038fe:	9b03      	ldr	r3, [sp, #12]
 8003900:	454b      	cmp	r3, r9
 8003902:	d31e      	bcc.n	8003942 <__cvt+0xc2>
 8003904:	9b03      	ldr	r3, [sp, #12]
 8003906:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8003908:	1b5b      	subs	r3, r3, r5
 800390a:	4628      	mov	r0, r5
 800390c:	6013      	str	r3, [r2, #0]
 800390e:	b004      	add	sp, #16
 8003910:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003914:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8003918:	eb00 0904 	add.w	r9, r0, r4
 800391c:	d1e5      	bne.n	80038ea <__cvt+0x6a>
 800391e:	7803      	ldrb	r3, [r0, #0]
 8003920:	2b30      	cmp	r3, #48	@ 0x30
 8003922:	d10a      	bne.n	800393a <__cvt+0xba>
 8003924:	2200      	movs	r2, #0
 8003926:	2300      	movs	r3, #0
 8003928:	4630      	mov	r0, r6
 800392a:	4639      	mov	r1, r7
 800392c:	f7fd f8f4 	bl	8000b18 <__aeabi_dcmpeq>
 8003930:	b918      	cbnz	r0, 800393a <__cvt+0xba>
 8003932:	f1c4 0401 	rsb	r4, r4, #1
 8003936:	f8ca 4000 	str.w	r4, [sl]
 800393a:	f8da 3000 	ldr.w	r3, [sl]
 800393e:	4499      	add	r9, r3
 8003940:	e7d3      	b.n	80038ea <__cvt+0x6a>
 8003942:	1c59      	adds	r1, r3, #1
 8003944:	9103      	str	r1, [sp, #12]
 8003946:	701a      	strb	r2, [r3, #0]
 8003948:	e7d9      	b.n	80038fe <__cvt+0x7e>

0800394a <__exponent>:
 800394a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800394c:	2900      	cmp	r1, #0
 800394e:	bfba      	itte	lt
 8003950:	4249      	neglt	r1, r1
 8003952:	232d      	movlt	r3, #45	@ 0x2d
 8003954:	232b      	movge	r3, #43	@ 0x2b
 8003956:	2909      	cmp	r1, #9
 8003958:	7002      	strb	r2, [r0, #0]
 800395a:	7043      	strb	r3, [r0, #1]
 800395c:	dd29      	ble.n	80039b2 <__exponent+0x68>
 800395e:	f10d 0307 	add.w	r3, sp, #7
 8003962:	461d      	mov	r5, r3
 8003964:	270a      	movs	r7, #10
 8003966:	461a      	mov	r2, r3
 8003968:	fbb1 f6f7 	udiv	r6, r1, r7
 800396c:	fb07 1416 	mls	r4, r7, r6, r1
 8003970:	3430      	adds	r4, #48	@ 0x30
 8003972:	f802 4c01 	strb.w	r4, [r2, #-1]
 8003976:	460c      	mov	r4, r1
 8003978:	2c63      	cmp	r4, #99	@ 0x63
 800397a:	f103 33ff 	add.w	r3, r3, #4294967295
 800397e:	4631      	mov	r1, r6
 8003980:	dcf1      	bgt.n	8003966 <__exponent+0x1c>
 8003982:	3130      	adds	r1, #48	@ 0x30
 8003984:	1e94      	subs	r4, r2, #2
 8003986:	f803 1c01 	strb.w	r1, [r3, #-1]
 800398a:	1c41      	adds	r1, r0, #1
 800398c:	4623      	mov	r3, r4
 800398e:	42ab      	cmp	r3, r5
 8003990:	d30a      	bcc.n	80039a8 <__exponent+0x5e>
 8003992:	f10d 0309 	add.w	r3, sp, #9
 8003996:	1a9b      	subs	r3, r3, r2
 8003998:	42ac      	cmp	r4, r5
 800399a:	bf88      	it	hi
 800399c:	2300      	movhi	r3, #0
 800399e:	3302      	adds	r3, #2
 80039a0:	4403      	add	r3, r0
 80039a2:	1a18      	subs	r0, r3, r0
 80039a4:	b003      	add	sp, #12
 80039a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80039a8:	f813 6b01 	ldrb.w	r6, [r3], #1
 80039ac:	f801 6f01 	strb.w	r6, [r1, #1]!
 80039b0:	e7ed      	b.n	800398e <__exponent+0x44>
 80039b2:	2330      	movs	r3, #48	@ 0x30
 80039b4:	3130      	adds	r1, #48	@ 0x30
 80039b6:	7083      	strb	r3, [r0, #2]
 80039b8:	70c1      	strb	r1, [r0, #3]
 80039ba:	1d03      	adds	r3, r0, #4
 80039bc:	e7f1      	b.n	80039a2 <__exponent+0x58>
	...

080039c0 <_printf_float>:
 80039c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80039c4:	b08d      	sub	sp, #52	@ 0x34
 80039c6:	460c      	mov	r4, r1
 80039c8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80039cc:	4616      	mov	r6, r2
 80039ce:	461f      	mov	r7, r3
 80039d0:	4605      	mov	r5, r0
 80039d2:	f000 fcef 	bl	80043b4 <_localeconv_r>
 80039d6:	6803      	ldr	r3, [r0, #0]
 80039d8:	9304      	str	r3, [sp, #16]
 80039da:	4618      	mov	r0, r3
 80039dc:	f7fc fc70 	bl	80002c0 <strlen>
 80039e0:	2300      	movs	r3, #0
 80039e2:	930a      	str	r3, [sp, #40]	@ 0x28
 80039e4:	f8d8 3000 	ldr.w	r3, [r8]
 80039e8:	9005      	str	r0, [sp, #20]
 80039ea:	3307      	adds	r3, #7
 80039ec:	f023 0307 	bic.w	r3, r3, #7
 80039f0:	f103 0208 	add.w	r2, r3, #8
 80039f4:	f894 a018 	ldrb.w	sl, [r4, #24]
 80039f8:	f8d4 b000 	ldr.w	fp, [r4]
 80039fc:	f8c8 2000 	str.w	r2, [r8]
 8003a00:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003a04:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8003a08:	9307      	str	r3, [sp, #28]
 8003a0a:	f8cd 8018 	str.w	r8, [sp, #24]
 8003a0e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8003a12:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003a16:	4b9c      	ldr	r3, [pc, #624]	@ (8003c88 <_printf_float+0x2c8>)
 8003a18:	f04f 32ff 	mov.w	r2, #4294967295
 8003a1c:	f7fd f8ae 	bl	8000b7c <__aeabi_dcmpun>
 8003a20:	bb70      	cbnz	r0, 8003a80 <_printf_float+0xc0>
 8003a22:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003a26:	4b98      	ldr	r3, [pc, #608]	@ (8003c88 <_printf_float+0x2c8>)
 8003a28:	f04f 32ff 	mov.w	r2, #4294967295
 8003a2c:	f7fd f888 	bl	8000b40 <__aeabi_dcmple>
 8003a30:	bb30      	cbnz	r0, 8003a80 <_printf_float+0xc0>
 8003a32:	2200      	movs	r2, #0
 8003a34:	2300      	movs	r3, #0
 8003a36:	4640      	mov	r0, r8
 8003a38:	4649      	mov	r1, r9
 8003a3a:	f7fd f877 	bl	8000b2c <__aeabi_dcmplt>
 8003a3e:	b110      	cbz	r0, 8003a46 <_printf_float+0x86>
 8003a40:	232d      	movs	r3, #45	@ 0x2d
 8003a42:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003a46:	4a91      	ldr	r2, [pc, #580]	@ (8003c8c <_printf_float+0x2cc>)
 8003a48:	4b91      	ldr	r3, [pc, #580]	@ (8003c90 <_printf_float+0x2d0>)
 8003a4a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8003a4e:	bf8c      	ite	hi
 8003a50:	4690      	movhi	r8, r2
 8003a52:	4698      	movls	r8, r3
 8003a54:	2303      	movs	r3, #3
 8003a56:	6123      	str	r3, [r4, #16]
 8003a58:	f02b 0304 	bic.w	r3, fp, #4
 8003a5c:	6023      	str	r3, [r4, #0]
 8003a5e:	f04f 0900 	mov.w	r9, #0
 8003a62:	9700      	str	r7, [sp, #0]
 8003a64:	4633      	mov	r3, r6
 8003a66:	aa0b      	add	r2, sp, #44	@ 0x2c
 8003a68:	4621      	mov	r1, r4
 8003a6a:	4628      	mov	r0, r5
 8003a6c:	f000 f9d2 	bl	8003e14 <_printf_common>
 8003a70:	3001      	adds	r0, #1
 8003a72:	f040 808d 	bne.w	8003b90 <_printf_float+0x1d0>
 8003a76:	f04f 30ff 	mov.w	r0, #4294967295
 8003a7a:	b00d      	add	sp, #52	@ 0x34
 8003a7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003a80:	4642      	mov	r2, r8
 8003a82:	464b      	mov	r3, r9
 8003a84:	4640      	mov	r0, r8
 8003a86:	4649      	mov	r1, r9
 8003a88:	f7fd f878 	bl	8000b7c <__aeabi_dcmpun>
 8003a8c:	b140      	cbz	r0, 8003aa0 <_printf_float+0xe0>
 8003a8e:	464b      	mov	r3, r9
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	bfbc      	itt	lt
 8003a94:	232d      	movlt	r3, #45	@ 0x2d
 8003a96:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8003a9a:	4a7e      	ldr	r2, [pc, #504]	@ (8003c94 <_printf_float+0x2d4>)
 8003a9c:	4b7e      	ldr	r3, [pc, #504]	@ (8003c98 <_printf_float+0x2d8>)
 8003a9e:	e7d4      	b.n	8003a4a <_printf_float+0x8a>
 8003aa0:	6863      	ldr	r3, [r4, #4]
 8003aa2:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8003aa6:	9206      	str	r2, [sp, #24]
 8003aa8:	1c5a      	adds	r2, r3, #1
 8003aaa:	d13b      	bne.n	8003b24 <_printf_float+0x164>
 8003aac:	2306      	movs	r3, #6
 8003aae:	6063      	str	r3, [r4, #4]
 8003ab0:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8003ab4:	2300      	movs	r3, #0
 8003ab6:	6022      	str	r2, [r4, #0]
 8003ab8:	9303      	str	r3, [sp, #12]
 8003aba:	ab0a      	add	r3, sp, #40	@ 0x28
 8003abc:	e9cd a301 	strd	sl, r3, [sp, #4]
 8003ac0:	ab09      	add	r3, sp, #36	@ 0x24
 8003ac2:	9300      	str	r3, [sp, #0]
 8003ac4:	6861      	ldr	r1, [r4, #4]
 8003ac6:	ec49 8b10 	vmov	d0, r8, r9
 8003aca:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8003ace:	4628      	mov	r0, r5
 8003ad0:	f7ff fed6 	bl	8003880 <__cvt>
 8003ad4:	9b06      	ldr	r3, [sp, #24]
 8003ad6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8003ad8:	2b47      	cmp	r3, #71	@ 0x47
 8003ada:	4680      	mov	r8, r0
 8003adc:	d129      	bne.n	8003b32 <_printf_float+0x172>
 8003ade:	1cc8      	adds	r0, r1, #3
 8003ae0:	db02      	blt.n	8003ae8 <_printf_float+0x128>
 8003ae2:	6863      	ldr	r3, [r4, #4]
 8003ae4:	4299      	cmp	r1, r3
 8003ae6:	dd41      	ble.n	8003b6c <_printf_float+0x1ac>
 8003ae8:	f1aa 0a02 	sub.w	sl, sl, #2
 8003aec:	fa5f fa8a 	uxtb.w	sl, sl
 8003af0:	3901      	subs	r1, #1
 8003af2:	4652      	mov	r2, sl
 8003af4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8003af8:	9109      	str	r1, [sp, #36]	@ 0x24
 8003afa:	f7ff ff26 	bl	800394a <__exponent>
 8003afe:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8003b00:	1813      	adds	r3, r2, r0
 8003b02:	2a01      	cmp	r2, #1
 8003b04:	4681      	mov	r9, r0
 8003b06:	6123      	str	r3, [r4, #16]
 8003b08:	dc02      	bgt.n	8003b10 <_printf_float+0x150>
 8003b0a:	6822      	ldr	r2, [r4, #0]
 8003b0c:	07d2      	lsls	r2, r2, #31
 8003b0e:	d501      	bpl.n	8003b14 <_printf_float+0x154>
 8003b10:	3301      	adds	r3, #1
 8003b12:	6123      	str	r3, [r4, #16]
 8003b14:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d0a2      	beq.n	8003a62 <_printf_float+0xa2>
 8003b1c:	232d      	movs	r3, #45	@ 0x2d
 8003b1e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003b22:	e79e      	b.n	8003a62 <_printf_float+0xa2>
 8003b24:	9a06      	ldr	r2, [sp, #24]
 8003b26:	2a47      	cmp	r2, #71	@ 0x47
 8003b28:	d1c2      	bne.n	8003ab0 <_printf_float+0xf0>
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d1c0      	bne.n	8003ab0 <_printf_float+0xf0>
 8003b2e:	2301      	movs	r3, #1
 8003b30:	e7bd      	b.n	8003aae <_printf_float+0xee>
 8003b32:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8003b36:	d9db      	bls.n	8003af0 <_printf_float+0x130>
 8003b38:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8003b3c:	d118      	bne.n	8003b70 <_printf_float+0x1b0>
 8003b3e:	2900      	cmp	r1, #0
 8003b40:	6863      	ldr	r3, [r4, #4]
 8003b42:	dd0b      	ble.n	8003b5c <_printf_float+0x19c>
 8003b44:	6121      	str	r1, [r4, #16]
 8003b46:	b913      	cbnz	r3, 8003b4e <_printf_float+0x18e>
 8003b48:	6822      	ldr	r2, [r4, #0]
 8003b4a:	07d0      	lsls	r0, r2, #31
 8003b4c:	d502      	bpl.n	8003b54 <_printf_float+0x194>
 8003b4e:	3301      	adds	r3, #1
 8003b50:	440b      	add	r3, r1
 8003b52:	6123      	str	r3, [r4, #16]
 8003b54:	65a1      	str	r1, [r4, #88]	@ 0x58
 8003b56:	f04f 0900 	mov.w	r9, #0
 8003b5a:	e7db      	b.n	8003b14 <_printf_float+0x154>
 8003b5c:	b913      	cbnz	r3, 8003b64 <_printf_float+0x1a4>
 8003b5e:	6822      	ldr	r2, [r4, #0]
 8003b60:	07d2      	lsls	r2, r2, #31
 8003b62:	d501      	bpl.n	8003b68 <_printf_float+0x1a8>
 8003b64:	3302      	adds	r3, #2
 8003b66:	e7f4      	b.n	8003b52 <_printf_float+0x192>
 8003b68:	2301      	movs	r3, #1
 8003b6a:	e7f2      	b.n	8003b52 <_printf_float+0x192>
 8003b6c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8003b70:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003b72:	4299      	cmp	r1, r3
 8003b74:	db05      	blt.n	8003b82 <_printf_float+0x1c2>
 8003b76:	6823      	ldr	r3, [r4, #0]
 8003b78:	6121      	str	r1, [r4, #16]
 8003b7a:	07d8      	lsls	r0, r3, #31
 8003b7c:	d5ea      	bpl.n	8003b54 <_printf_float+0x194>
 8003b7e:	1c4b      	adds	r3, r1, #1
 8003b80:	e7e7      	b.n	8003b52 <_printf_float+0x192>
 8003b82:	2900      	cmp	r1, #0
 8003b84:	bfd4      	ite	le
 8003b86:	f1c1 0202 	rsble	r2, r1, #2
 8003b8a:	2201      	movgt	r2, #1
 8003b8c:	4413      	add	r3, r2
 8003b8e:	e7e0      	b.n	8003b52 <_printf_float+0x192>
 8003b90:	6823      	ldr	r3, [r4, #0]
 8003b92:	055a      	lsls	r2, r3, #21
 8003b94:	d407      	bmi.n	8003ba6 <_printf_float+0x1e6>
 8003b96:	6923      	ldr	r3, [r4, #16]
 8003b98:	4642      	mov	r2, r8
 8003b9a:	4631      	mov	r1, r6
 8003b9c:	4628      	mov	r0, r5
 8003b9e:	47b8      	blx	r7
 8003ba0:	3001      	adds	r0, #1
 8003ba2:	d12b      	bne.n	8003bfc <_printf_float+0x23c>
 8003ba4:	e767      	b.n	8003a76 <_printf_float+0xb6>
 8003ba6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8003baa:	f240 80dd 	bls.w	8003d68 <_printf_float+0x3a8>
 8003bae:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8003bb2:	2200      	movs	r2, #0
 8003bb4:	2300      	movs	r3, #0
 8003bb6:	f7fc ffaf 	bl	8000b18 <__aeabi_dcmpeq>
 8003bba:	2800      	cmp	r0, #0
 8003bbc:	d033      	beq.n	8003c26 <_printf_float+0x266>
 8003bbe:	4a37      	ldr	r2, [pc, #220]	@ (8003c9c <_printf_float+0x2dc>)
 8003bc0:	2301      	movs	r3, #1
 8003bc2:	4631      	mov	r1, r6
 8003bc4:	4628      	mov	r0, r5
 8003bc6:	47b8      	blx	r7
 8003bc8:	3001      	adds	r0, #1
 8003bca:	f43f af54 	beq.w	8003a76 <_printf_float+0xb6>
 8003bce:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8003bd2:	4543      	cmp	r3, r8
 8003bd4:	db02      	blt.n	8003bdc <_printf_float+0x21c>
 8003bd6:	6823      	ldr	r3, [r4, #0]
 8003bd8:	07d8      	lsls	r0, r3, #31
 8003bda:	d50f      	bpl.n	8003bfc <_printf_float+0x23c>
 8003bdc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003be0:	4631      	mov	r1, r6
 8003be2:	4628      	mov	r0, r5
 8003be4:	47b8      	blx	r7
 8003be6:	3001      	adds	r0, #1
 8003be8:	f43f af45 	beq.w	8003a76 <_printf_float+0xb6>
 8003bec:	f04f 0900 	mov.w	r9, #0
 8003bf0:	f108 38ff 	add.w	r8, r8, #4294967295
 8003bf4:	f104 0a1a 	add.w	sl, r4, #26
 8003bf8:	45c8      	cmp	r8, r9
 8003bfa:	dc09      	bgt.n	8003c10 <_printf_float+0x250>
 8003bfc:	6823      	ldr	r3, [r4, #0]
 8003bfe:	079b      	lsls	r3, r3, #30
 8003c00:	f100 8103 	bmi.w	8003e0a <_printf_float+0x44a>
 8003c04:	68e0      	ldr	r0, [r4, #12]
 8003c06:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8003c08:	4298      	cmp	r0, r3
 8003c0a:	bfb8      	it	lt
 8003c0c:	4618      	movlt	r0, r3
 8003c0e:	e734      	b.n	8003a7a <_printf_float+0xba>
 8003c10:	2301      	movs	r3, #1
 8003c12:	4652      	mov	r2, sl
 8003c14:	4631      	mov	r1, r6
 8003c16:	4628      	mov	r0, r5
 8003c18:	47b8      	blx	r7
 8003c1a:	3001      	adds	r0, #1
 8003c1c:	f43f af2b 	beq.w	8003a76 <_printf_float+0xb6>
 8003c20:	f109 0901 	add.w	r9, r9, #1
 8003c24:	e7e8      	b.n	8003bf8 <_printf_float+0x238>
 8003c26:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	dc39      	bgt.n	8003ca0 <_printf_float+0x2e0>
 8003c2c:	4a1b      	ldr	r2, [pc, #108]	@ (8003c9c <_printf_float+0x2dc>)
 8003c2e:	2301      	movs	r3, #1
 8003c30:	4631      	mov	r1, r6
 8003c32:	4628      	mov	r0, r5
 8003c34:	47b8      	blx	r7
 8003c36:	3001      	adds	r0, #1
 8003c38:	f43f af1d 	beq.w	8003a76 <_printf_float+0xb6>
 8003c3c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8003c40:	ea59 0303 	orrs.w	r3, r9, r3
 8003c44:	d102      	bne.n	8003c4c <_printf_float+0x28c>
 8003c46:	6823      	ldr	r3, [r4, #0]
 8003c48:	07d9      	lsls	r1, r3, #31
 8003c4a:	d5d7      	bpl.n	8003bfc <_printf_float+0x23c>
 8003c4c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003c50:	4631      	mov	r1, r6
 8003c52:	4628      	mov	r0, r5
 8003c54:	47b8      	blx	r7
 8003c56:	3001      	adds	r0, #1
 8003c58:	f43f af0d 	beq.w	8003a76 <_printf_float+0xb6>
 8003c5c:	f04f 0a00 	mov.w	sl, #0
 8003c60:	f104 0b1a 	add.w	fp, r4, #26
 8003c64:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003c66:	425b      	negs	r3, r3
 8003c68:	4553      	cmp	r3, sl
 8003c6a:	dc01      	bgt.n	8003c70 <_printf_float+0x2b0>
 8003c6c:	464b      	mov	r3, r9
 8003c6e:	e793      	b.n	8003b98 <_printf_float+0x1d8>
 8003c70:	2301      	movs	r3, #1
 8003c72:	465a      	mov	r2, fp
 8003c74:	4631      	mov	r1, r6
 8003c76:	4628      	mov	r0, r5
 8003c78:	47b8      	blx	r7
 8003c7a:	3001      	adds	r0, #1
 8003c7c:	f43f aefb 	beq.w	8003a76 <_printf_float+0xb6>
 8003c80:	f10a 0a01 	add.w	sl, sl, #1
 8003c84:	e7ee      	b.n	8003c64 <_printf_float+0x2a4>
 8003c86:	bf00      	nop
 8003c88:	7fefffff 	.word	0x7fefffff
 8003c8c:	080078fc 	.word	0x080078fc
 8003c90:	080078f8 	.word	0x080078f8
 8003c94:	08007904 	.word	0x08007904
 8003c98:	08007900 	.word	0x08007900
 8003c9c:	08007908 	.word	0x08007908
 8003ca0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003ca2:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8003ca6:	4553      	cmp	r3, sl
 8003ca8:	bfa8      	it	ge
 8003caa:	4653      	movge	r3, sl
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	4699      	mov	r9, r3
 8003cb0:	dc36      	bgt.n	8003d20 <_printf_float+0x360>
 8003cb2:	f04f 0b00 	mov.w	fp, #0
 8003cb6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003cba:	f104 021a 	add.w	r2, r4, #26
 8003cbe:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003cc0:	9306      	str	r3, [sp, #24]
 8003cc2:	eba3 0309 	sub.w	r3, r3, r9
 8003cc6:	455b      	cmp	r3, fp
 8003cc8:	dc31      	bgt.n	8003d2e <_printf_float+0x36e>
 8003cca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003ccc:	459a      	cmp	sl, r3
 8003cce:	dc3a      	bgt.n	8003d46 <_printf_float+0x386>
 8003cd0:	6823      	ldr	r3, [r4, #0]
 8003cd2:	07da      	lsls	r2, r3, #31
 8003cd4:	d437      	bmi.n	8003d46 <_printf_float+0x386>
 8003cd6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003cd8:	ebaa 0903 	sub.w	r9, sl, r3
 8003cdc:	9b06      	ldr	r3, [sp, #24]
 8003cde:	ebaa 0303 	sub.w	r3, sl, r3
 8003ce2:	4599      	cmp	r9, r3
 8003ce4:	bfa8      	it	ge
 8003ce6:	4699      	movge	r9, r3
 8003ce8:	f1b9 0f00 	cmp.w	r9, #0
 8003cec:	dc33      	bgt.n	8003d56 <_printf_float+0x396>
 8003cee:	f04f 0800 	mov.w	r8, #0
 8003cf2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003cf6:	f104 0b1a 	add.w	fp, r4, #26
 8003cfa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003cfc:	ebaa 0303 	sub.w	r3, sl, r3
 8003d00:	eba3 0309 	sub.w	r3, r3, r9
 8003d04:	4543      	cmp	r3, r8
 8003d06:	f77f af79 	ble.w	8003bfc <_printf_float+0x23c>
 8003d0a:	2301      	movs	r3, #1
 8003d0c:	465a      	mov	r2, fp
 8003d0e:	4631      	mov	r1, r6
 8003d10:	4628      	mov	r0, r5
 8003d12:	47b8      	blx	r7
 8003d14:	3001      	adds	r0, #1
 8003d16:	f43f aeae 	beq.w	8003a76 <_printf_float+0xb6>
 8003d1a:	f108 0801 	add.w	r8, r8, #1
 8003d1e:	e7ec      	b.n	8003cfa <_printf_float+0x33a>
 8003d20:	4642      	mov	r2, r8
 8003d22:	4631      	mov	r1, r6
 8003d24:	4628      	mov	r0, r5
 8003d26:	47b8      	blx	r7
 8003d28:	3001      	adds	r0, #1
 8003d2a:	d1c2      	bne.n	8003cb2 <_printf_float+0x2f2>
 8003d2c:	e6a3      	b.n	8003a76 <_printf_float+0xb6>
 8003d2e:	2301      	movs	r3, #1
 8003d30:	4631      	mov	r1, r6
 8003d32:	4628      	mov	r0, r5
 8003d34:	9206      	str	r2, [sp, #24]
 8003d36:	47b8      	blx	r7
 8003d38:	3001      	adds	r0, #1
 8003d3a:	f43f ae9c 	beq.w	8003a76 <_printf_float+0xb6>
 8003d3e:	9a06      	ldr	r2, [sp, #24]
 8003d40:	f10b 0b01 	add.w	fp, fp, #1
 8003d44:	e7bb      	b.n	8003cbe <_printf_float+0x2fe>
 8003d46:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003d4a:	4631      	mov	r1, r6
 8003d4c:	4628      	mov	r0, r5
 8003d4e:	47b8      	blx	r7
 8003d50:	3001      	adds	r0, #1
 8003d52:	d1c0      	bne.n	8003cd6 <_printf_float+0x316>
 8003d54:	e68f      	b.n	8003a76 <_printf_float+0xb6>
 8003d56:	9a06      	ldr	r2, [sp, #24]
 8003d58:	464b      	mov	r3, r9
 8003d5a:	4442      	add	r2, r8
 8003d5c:	4631      	mov	r1, r6
 8003d5e:	4628      	mov	r0, r5
 8003d60:	47b8      	blx	r7
 8003d62:	3001      	adds	r0, #1
 8003d64:	d1c3      	bne.n	8003cee <_printf_float+0x32e>
 8003d66:	e686      	b.n	8003a76 <_printf_float+0xb6>
 8003d68:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8003d6c:	f1ba 0f01 	cmp.w	sl, #1
 8003d70:	dc01      	bgt.n	8003d76 <_printf_float+0x3b6>
 8003d72:	07db      	lsls	r3, r3, #31
 8003d74:	d536      	bpl.n	8003de4 <_printf_float+0x424>
 8003d76:	2301      	movs	r3, #1
 8003d78:	4642      	mov	r2, r8
 8003d7a:	4631      	mov	r1, r6
 8003d7c:	4628      	mov	r0, r5
 8003d7e:	47b8      	blx	r7
 8003d80:	3001      	adds	r0, #1
 8003d82:	f43f ae78 	beq.w	8003a76 <_printf_float+0xb6>
 8003d86:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003d8a:	4631      	mov	r1, r6
 8003d8c:	4628      	mov	r0, r5
 8003d8e:	47b8      	blx	r7
 8003d90:	3001      	adds	r0, #1
 8003d92:	f43f ae70 	beq.w	8003a76 <_printf_float+0xb6>
 8003d96:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8003d9a:	2200      	movs	r2, #0
 8003d9c:	2300      	movs	r3, #0
 8003d9e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003da2:	f7fc feb9 	bl	8000b18 <__aeabi_dcmpeq>
 8003da6:	b9c0      	cbnz	r0, 8003dda <_printf_float+0x41a>
 8003da8:	4653      	mov	r3, sl
 8003daa:	f108 0201 	add.w	r2, r8, #1
 8003dae:	4631      	mov	r1, r6
 8003db0:	4628      	mov	r0, r5
 8003db2:	47b8      	blx	r7
 8003db4:	3001      	adds	r0, #1
 8003db6:	d10c      	bne.n	8003dd2 <_printf_float+0x412>
 8003db8:	e65d      	b.n	8003a76 <_printf_float+0xb6>
 8003dba:	2301      	movs	r3, #1
 8003dbc:	465a      	mov	r2, fp
 8003dbe:	4631      	mov	r1, r6
 8003dc0:	4628      	mov	r0, r5
 8003dc2:	47b8      	blx	r7
 8003dc4:	3001      	adds	r0, #1
 8003dc6:	f43f ae56 	beq.w	8003a76 <_printf_float+0xb6>
 8003dca:	f108 0801 	add.w	r8, r8, #1
 8003dce:	45d0      	cmp	r8, sl
 8003dd0:	dbf3      	blt.n	8003dba <_printf_float+0x3fa>
 8003dd2:	464b      	mov	r3, r9
 8003dd4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8003dd8:	e6df      	b.n	8003b9a <_printf_float+0x1da>
 8003dda:	f04f 0800 	mov.w	r8, #0
 8003dde:	f104 0b1a 	add.w	fp, r4, #26
 8003de2:	e7f4      	b.n	8003dce <_printf_float+0x40e>
 8003de4:	2301      	movs	r3, #1
 8003de6:	4642      	mov	r2, r8
 8003de8:	e7e1      	b.n	8003dae <_printf_float+0x3ee>
 8003dea:	2301      	movs	r3, #1
 8003dec:	464a      	mov	r2, r9
 8003dee:	4631      	mov	r1, r6
 8003df0:	4628      	mov	r0, r5
 8003df2:	47b8      	blx	r7
 8003df4:	3001      	adds	r0, #1
 8003df6:	f43f ae3e 	beq.w	8003a76 <_printf_float+0xb6>
 8003dfa:	f108 0801 	add.w	r8, r8, #1
 8003dfe:	68e3      	ldr	r3, [r4, #12]
 8003e00:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8003e02:	1a5b      	subs	r3, r3, r1
 8003e04:	4543      	cmp	r3, r8
 8003e06:	dcf0      	bgt.n	8003dea <_printf_float+0x42a>
 8003e08:	e6fc      	b.n	8003c04 <_printf_float+0x244>
 8003e0a:	f04f 0800 	mov.w	r8, #0
 8003e0e:	f104 0919 	add.w	r9, r4, #25
 8003e12:	e7f4      	b.n	8003dfe <_printf_float+0x43e>

08003e14 <_printf_common>:
 8003e14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003e18:	4616      	mov	r6, r2
 8003e1a:	4698      	mov	r8, r3
 8003e1c:	688a      	ldr	r2, [r1, #8]
 8003e1e:	690b      	ldr	r3, [r1, #16]
 8003e20:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003e24:	4293      	cmp	r3, r2
 8003e26:	bfb8      	it	lt
 8003e28:	4613      	movlt	r3, r2
 8003e2a:	6033      	str	r3, [r6, #0]
 8003e2c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003e30:	4607      	mov	r7, r0
 8003e32:	460c      	mov	r4, r1
 8003e34:	b10a      	cbz	r2, 8003e3a <_printf_common+0x26>
 8003e36:	3301      	adds	r3, #1
 8003e38:	6033      	str	r3, [r6, #0]
 8003e3a:	6823      	ldr	r3, [r4, #0]
 8003e3c:	0699      	lsls	r1, r3, #26
 8003e3e:	bf42      	ittt	mi
 8003e40:	6833      	ldrmi	r3, [r6, #0]
 8003e42:	3302      	addmi	r3, #2
 8003e44:	6033      	strmi	r3, [r6, #0]
 8003e46:	6825      	ldr	r5, [r4, #0]
 8003e48:	f015 0506 	ands.w	r5, r5, #6
 8003e4c:	d106      	bne.n	8003e5c <_printf_common+0x48>
 8003e4e:	f104 0a19 	add.w	sl, r4, #25
 8003e52:	68e3      	ldr	r3, [r4, #12]
 8003e54:	6832      	ldr	r2, [r6, #0]
 8003e56:	1a9b      	subs	r3, r3, r2
 8003e58:	42ab      	cmp	r3, r5
 8003e5a:	dc26      	bgt.n	8003eaa <_printf_common+0x96>
 8003e5c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003e60:	6822      	ldr	r2, [r4, #0]
 8003e62:	3b00      	subs	r3, #0
 8003e64:	bf18      	it	ne
 8003e66:	2301      	movne	r3, #1
 8003e68:	0692      	lsls	r2, r2, #26
 8003e6a:	d42b      	bmi.n	8003ec4 <_printf_common+0xb0>
 8003e6c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003e70:	4641      	mov	r1, r8
 8003e72:	4638      	mov	r0, r7
 8003e74:	47c8      	blx	r9
 8003e76:	3001      	adds	r0, #1
 8003e78:	d01e      	beq.n	8003eb8 <_printf_common+0xa4>
 8003e7a:	6823      	ldr	r3, [r4, #0]
 8003e7c:	6922      	ldr	r2, [r4, #16]
 8003e7e:	f003 0306 	and.w	r3, r3, #6
 8003e82:	2b04      	cmp	r3, #4
 8003e84:	bf02      	ittt	eq
 8003e86:	68e5      	ldreq	r5, [r4, #12]
 8003e88:	6833      	ldreq	r3, [r6, #0]
 8003e8a:	1aed      	subeq	r5, r5, r3
 8003e8c:	68a3      	ldr	r3, [r4, #8]
 8003e8e:	bf0c      	ite	eq
 8003e90:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003e94:	2500      	movne	r5, #0
 8003e96:	4293      	cmp	r3, r2
 8003e98:	bfc4      	itt	gt
 8003e9a:	1a9b      	subgt	r3, r3, r2
 8003e9c:	18ed      	addgt	r5, r5, r3
 8003e9e:	2600      	movs	r6, #0
 8003ea0:	341a      	adds	r4, #26
 8003ea2:	42b5      	cmp	r5, r6
 8003ea4:	d11a      	bne.n	8003edc <_printf_common+0xc8>
 8003ea6:	2000      	movs	r0, #0
 8003ea8:	e008      	b.n	8003ebc <_printf_common+0xa8>
 8003eaa:	2301      	movs	r3, #1
 8003eac:	4652      	mov	r2, sl
 8003eae:	4641      	mov	r1, r8
 8003eb0:	4638      	mov	r0, r7
 8003eb2:	47c8      	blx	r9
 8003eb4:	3001      	adds	r0, #1
 8003eb6:	d103      	bne.n	8003ec0 <_printf_common+0xac>
 8003eb8:	f04f 30ff 	mov.w	r0, #4294967295
 8003ebc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003ec0:	3501      	adds	r5, #1
 8003ec2:	e7c6      	b.n	8003e52 <_printf_common+0x3e>
 8003ec4:	18e1      	adds	r1, r4, r3
 8003ec6:	1c5a      	adds	r2, r3, #1
 8003ec8:	2030      	movs	r0, #48	@ 0x30
 8003eca:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003ece:	4422      	add	r2, r4
 8003ed0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003ed4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003ed8:	3302      	adds	r3, #2
 8003eda:	e7c7      	b.n	8003e6c <_printf_common+0x58>
 8003edc:	2301      	movs	r3, #1
 8003ede:	4622      	mov	r2, r4
 8003ee0:	4641      	mov	r1, r8
 8003ee2:	4638      	mov	r0, r7
 8003ee4:	47c8      	blx	r9
 8003ee6:	3001      	adds	r0, #1
 8003ee8:	d0e6      	beq.n	8003eb8 <_printf_common+0xa4>
 8003eea:	3601      	adds	r6, #1
 8003eec:	e7d9      	b.n	8003ea2 <_printf_common+0x8e>
	...

08003ef0 <_printf_i>:
 8003ef0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003ef4:	7e0f      	ldrb	r7, [r1, #24]
 8003ef6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003ef8:	2f78      	cmp	r7, #120	@ 0x78
 8003efa:	4691      	mov	r9, r2
 8003efc:	4680      	mov	r8, r0
 8003efe:	460c      	mov	r4, r1
 8003f00:	469a      	mov	sl, r3
 8003f02:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003f06:	d807      	bhi.n	8003f18 <_printf_i+0x28>
 8003f08:	2f62      	cmp	r7, #98	@ 0x62
 8003f0a:	d80a      	bhi.n	8003f22 <_printf_i+0x32>
 8003f0c:	2f00      	cmp	r7, #0
 8003f0e:	f000 80d1 	beq.w	80040b4 <_printf_i+0x1c4>
 8003f12:	2f58      	cmp	r7, #88	@ 0x58
 8003f14:	f000 80b8 	beq.w	8004088 <_printf_i+0x198>
 8003f18:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003f1c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003f20:	e03a      	b.n	8003f98 <_printf_i+0xa8>
 8003f22:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003f26:	2b15      	cmp	r3, #21
 8003f28:	d8f6      	bhi.n	8003f18 <_printf_i+0x28>
 8003f2a:	a101      	add	r1, pc, #4	@ (adr r1, 8003f30 <_printf_i+0x40>)
 8003f2c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003f30:	08003f89 	.word	0x08003f89
 8003f34:	08003f9d 	.word	0x08003f9d
 8003f38:	08003f19 	.word	0x08003f19
 8003f3c:	08003f19 	.word	0x08003f19
 8003f40:	08003f19 	.word	0x08003f19
 8003f44:	08003f19 	.word	0x08003f19
 8003f48:	08003f9d 	.word	0x08003f9d
 8003f4c:	08003f19 	.word	0x08003f19
 8003f50:	08003f19 	.word	0x08003f19
 8003f54:	08003f19 	.word	0x08003f19
 8003f58:	08003f19 	.word	0x08003f19
 8003f5c:	0800409b 	.word	0x0800409b
 8003f60:	08003fc7 	.word	0x08003fc7
 8003f64:	08004055 	.word	0x08004055
 8003f68:	08003f19 	.word	0x08003f19
 8003f6c:	08003f19 	.word	0x08003f19
 8003f70:	080040bd 	.word	0x080040bd
 8003f74:	08003f19 	.word	0x08003f19
 8003f78:	08003fc7 	.word	0x08003fc7
 8003f7c:	08003f19 	.word	0x08003f19
 8003f80:	08003f19 	.word	0x08003f19
 8003f84:	0800405d 	.word	0x0800405d
 8003f88:	6833      	ldr	r3, [r6, #0]
 8003f8a:	1d1a      	adds	r2, r3, #4
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	6032      	str	r2, [r6, #0]
 8003f90:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003f94:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003f98:	2301      	movs	r3, #1
 8003f9a:	e09c      	b.n	80040d6 <_printf_i+0x1e6>
 8003f9c:	6833      	ldr	r3, [r6, #0]
 8003f9e:	6820      	ldr	r0, [r4, #0]
 8003fa0:	1d19      	adds	r1, r3, #4
 8003fa2:	6031      	str	r1, [r6, #0]
 8003fa4:	0606      	lsls	r6, r0, #24
 8003fa6:	d501      	bpl.n	8003fac <_printf_i+0xbc>
 8003fa8:	681d      	ldr	r5, [r3, #0]
 8003faa:	e003      	b.n	8003fb4 <_printf_i+0xc4>
 8003fac:	0645      	lsls	r5, r0, #25
 8003fae:	d5fb      	bpl.n	8003fa8 <_printf_i+0xb8>
 8003fb0:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003fb4:	2d00      	cmp	r5, #0
 8003fb6:	da03      	bge.n	8003fc0 <_printf_i+0xd0>
 8003fb8:	232d      	movs	r3, #45	@ 0x2d
 8003fba:	426d      	negs	r5, r5
 8003fbc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003fc0:	4858      	ldr	r0, [pc, #352]	@ (8004124 <_printf_i+0x234>)
 8003fc2:	230a      	movs	r3, #10
 8003fc4:	e011      	b.n	8003fea <_printf_i+0xfa>
 8003fc6:	6821      	ldr	r1, [r4, #0]
 8003fc8:	6833      	ldr	r3, [r6, #0]
 8003fca:	0608      	lsls	r0, r1, #24
 8003fcc:	f853 5b04 	ldr.w	r5, [r3], #4
 8003fd0:	d402      	bmi.n	8003fd8 <_printf_i+0xe8>
 8003fd2:	0649      	lsls	r1, r1, #25
 8003fd4:	bf48      	it	mi
 8003fd6:	b2ad      	uxthmi	r5, r5
 8003fd8:	2f6f      	cmp	r7, #111	@ 0x6f
 8003fda:	4852      	ldr	r0, [pc, #328]	@ (8004124 <_printf_i+0x234>)
 8003fdc:	6033      	str	r3, [r6, #0]
 8003fde:	bf14      	ite	ne
 8003fe0:	230a      	movne	r3, #10
 8003fe2:	2308      	moveq	r3, #8
 8003fe4:	2100      	movs	r1, #0
 8003fe6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003fea:	6866      	ldr	r6, [r4, #4]
 8003fec:	60a6      	str	r6, [r4, #8]
 8003fee:	2e00      	cmp	r6, #0
 8003ff0:	db05      	blt.n	8003ffe <_printf_i+0x10e>
 8003ff2:	6821      	ldr	r1, [r4, #0]
 8003ff4:	432e      	orrs	r6, r5
 8003ff6:	f021 0104 	bic.w	r1, r1, #4
 8003ffa:	6021      	str	r1, [r4, #0]
 8003ffc:	d04b      	beq.n	8004096 <_printf_i+0x1a6>
 8003ffe:	4616      	mov	r6, r2
 8004000:	fbb5 f1f3 	udiv	r1, r5, r3
 8004004:	fb03 5711 	mls	r7, r3, r1, r5
 8004008:	5dc7      	ldrb	r7, [r0, r7]
 800400a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800400e:	462f      	mov	r7, r5
 8004010:	42bb      	cmp	r3, r7
 8004012:	460d      	mov	r5, r1
 8004014:	d9f4      	bls.n	8004000 <_printf_i+0x110>
 8004016:	2b08      	cmp	r3, #8
 8004018:	d10b      	bne.n	8004032 <_printf_i+0x142>
 800401a:	6823      	ldr	r3, [r4, #0]
 800401c:	07df      	lsls	r7, r3, #31
 800401e:	d508      	bpl.n	8004032 <_printf_i+0x142>
 8004020:	6923      	ldr	r3, [r4, #16]
 8004022:	6861      	ldr	r1, [r4, #4]
 8004024:	4299      	cmp	r1, r3
 8004026:	bfde      	ittt	le
 8004028:	2330      	movle	r3, #48	@ 0x30
 800402a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800402e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004032:	1b92      	subs	r2, r2, r6
 8004034:	6122      	str	r2, [r4, #16]
 8004036:	f8cd a000 	str.w	sl, [sp]
 800403a:	464b      	mov	r3, r9
 800403c:	aa03      	add	r2, sp, #12
 800403e:	4621      	mov	r1, r4
 8004040:	4640      	mov	r0, r8
 8004042:	f7ff fee7 	bl	8003e14 <_printf_common>
 8004046:	3001      	adds	r0, #1
 8004048:	d14a      	bne.n	80040e0 <_printf_i+0x1f0>
 800404a:	f04f 30ff 	mov.w	r0, #4294967295
 800404e:	b004      	add	sp, #16
 8004050:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004054:	6823      	ldr	r3, [r4, #0]
 8004056:	f043 0320 	orr.w	r3, r3, #32
 800405a:	6023      	str	r3, [r4, #0]
 800405c:	4832      	ldr	r0, [pc, #200]	@ (8004128 <_printf_i+0x238>)
 800405e:	2778      	movs	r7, #120	@ 0x78
 8004060:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004064:	6823      	ldr	r3, [r4, #0]
 8004066:	6831      	ldr	r1, [r6, #0]
 8004068:	061f      	lsls	r7, r3, #24
 800406a:	f851 5b04 	ldr.w	r5, [r1], #4
 800406e:	d402      	bmi.n	8004076 <_printf_i+0x186>
 8004070:	065f      	lsls	r7, r3, #25
 8004072:	bf48      	it	mi
 8004074:	b2ad      	uxthmi	r5, r5
 8004076:	6031      	str	r1, [r6, #0]
 8004078:	07d9      	lsls	r1, r3, #31
 800407a:	bf44      	itt	mi
 800407c:	f043 0320 	orrmi.w	r3, r3, #32
 8004080:	6023      	strmi	r3, [r4, #0]
 8004082:	b11d      	cbz	r5, 800408c <_printf_i+0x19c>
 8004084:	2310      	movs	r3, #16
 8004086:	e7ad      	b.n	8003fe4 <_printf_i+0xf4>
 8004088:	4826      	ldr	r0, [pc, #152]	@ (8004124 <_printf_i+0x234>)
 800408a:	e7e9      	b.n	8004060 <_printf_i+0x170>
 800408c:	6823      	ldr	r3, [r4, #0]
 800408e:	f023 0320 	bic.w	r3, r3, #32
 8004092:	6023      	str	r3, [r4, #0]
 8004094:	e7f6      	b.n	8004084 <_printf_i+0x194>
 8004096:	4616      	mov	r6, r2
 8004098:	e7bd      	b.n	8004016 <_printf_i+0x126>
 800409a:	6833      	ldr	r3, [r6, #0]
 800409c:	6825      	ldr	r5, [r4, #0]
 800409e:	6961      	ldr	r1, [r4, #20]
 80040a0:	1d18      	adds	r0, r3, #4
 80040a2:	6030      	str	r0, [r6, #0]
 80040a4:	062e      	lsls	r6, r5, #24
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	d501      	bpl.n	80040ae <_printf_i+0x1be>
 80040aa:	6019      	str	r1, [r3, #0]
 80040ac:	e002      	b.n	80040b4 <_printf_i+0x1c4>
 80040ae:	0668      	lsls	r0, r5, #25
 80040b0:	d5fb      	bpl.n	80040aa <_printf_i+0x1ba>
 80040b2:	8019      	strh	r1, [r3, #0]
 80040b4:	2300      	movs	r3, #0
 80040b6:	6123      	str	r3, [r4, #16]
 80040b8:	4616      	mov	r6, r2
 80040ba:	e7bc      	b.n	8004036 <_printf_i+0x146>
 80040bc:	6833      	ldr	r3, [r6, #0]
 80040be:	1d1a      	adds	r2, r3, #4
 80040c0:	6032      	str	r2, [r6, #0]
 80040c2:	681e      	ldr	r6, [r3, #0]
 80040c4:	6862      	ldr	r2, [r4, #4]
 80040c6:	2100      	movs	r1, #0
 80040c8:	4630      	mov	r0, r6
 80040ca:	f7fc f8a9 	bl	8000220 <memchr>
 80040ce:	b108      	cbz	r0, 80040d4 <_printf_i+0x1e4>
 80040d0:	1b80      	subs	r0, r0, r6
 80040d2:	6060      	str	r0, [r4, #4]
 80040d4:	6863      	ldr	r3, [r4, #4]
 80040d6:	6123      	str	r3, [r4, #16]
 80040d8:	2300      	movs	r3, #0
 80040da:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80040de:	e7aa      	b.n	8004036 <_printf_i+0x146>
 80040e0:	6923      	ldr	r3, [r4, #16]
 80040e2:	4632      	mov	r2, r6
 80040e4:	4649      	mov	r1, r9
 80040e6:	4640      	mov	r0, r8
 80040e8:	47d0      	blx	sl
 80040ea:	3001      	adds	r0, #1
 80040ec:	d0ad      	beq.n	800404a <_printf_i+0x15a>
 80040ee:	6823      	ldr	r3, [r4, #0]
 80040f0:	079b      	lsls	r3, r3, #30
 80040f2:	d413      	bmi.n	800411c <_printf_i+0x22c>
 80040f4:	68e0      	ldr	r0, [r4, #12]
 80040f6:	9b03      	ldr	r3, [sp, #12]
 80040f8:	4298      	cmp	r0, r3
 80040fa:	bfb8      	it	lt
 80040fc:	4618      	movlt	r0, r3
 80040fe:	e7a6      	b.n	800404e <_printf_i+0x15e>
 8004100:	2301      	movs	r3, #1
 8004102:	4632      	mov	r2, r6
 8004104:	4649      	mov	r1, r9
 8004106:	4640      	mov	r0, r8
 8004108:	47d0      	blx	sl
 800410a:	3001      	adds	r0, #1
 800410c:	d09d      	beq.n	800404a <_printf_i+0x15a>
 800410e:	3501      	adds	r5, #1
 8004110:	68e3      	ldr	r3, [r4, #12]
 8004112:	9903      	ldr	r1, [sp, #12]
 8004114:	1a5b      	subs	r3, r3, r1
 8004116:	42ab      	cmp	r3, r5
 8004118:	dcf2      	bgt.n	8004100 <_printf_i+0x210>
 800411a:	e7eb      	b.n	80040f4 <_printf_i+0x204>
 800411c:	2500      	movs	r5, #0
 800411e:	f104 0619 	add.w	r6, r4, #25
 8004122:	e7f5      	b.n	8004110 <_printf_i+0x220>
 8004124:	0800790a 	.word	0x0800790a
 8004128:	0800791b 	.word	0x0800791b

0800412c <std>:
 800412c:	2300      	movs	r3, #0
 800412e:	b510      	push	{r4, lr}
 8004130:	4604      	mov	r4, r0
 8004132:	e9c0 3300 	strd	r3, r3, [r0]
 8004136:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800413a:	6083      	str	r3, [r0, #8]
 800413c:	8181      	strh	r1, [r0, #12]
 800413e:	6643      	str	r3, [r0, #100]	@ 0x64
 8004140:	81c2      	strh	r2, [r0, #14]
 8004142:	6183      	str	r3, [r0, #24]
 8004144:	4619      	mov	r1, r3
 8004146:	2208      	movs	r2, #8
 8004148:	305c      	adds	r0, #92	@ 0x5c
 800414a:	f000 f92a 	bl	80043a2 <memset>
 800414e:	4b0d      	ldr	r3, [pc, #52]	@ (8004184 <std+0x58>)
 8004150:	6263      	str	r3, [r4, #36]	@ 0x24
 8004152:	4b0d      	ldr	r3, [pc, #52]	@ (8004188 <std+0x5c>)
 8004154:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004156:	4b0d      	ldr	r3, [pc, #52]	@ (800418c <std+0x60>)
 8004158:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800415a:	4b0d      	ldr	r3, [pc, #52]	@ (8004190 <std+0x64>)
 800415c:	6323      	str	r3, [r4, #48]	@ 0x30
 800415e:	4b0d      	ldr	r3, [pc, #52]	@ (8004194 <std+0x68>)
 8004160:	6224      	str	r4, [r4, #32]
 8004162:	429c      	cmp	r4, r3
 8004164:	d006      	beq.n	8004174 <std+0x48>
 8004166:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800416a:	4294      	cmp	r4, r2
 800416c:	d002      	beq.n	8004174 <std+0x48>
 800416e:	33d0      	adds	r3, #208	@ 0xd0
 8004170:	429c      	cmp	r4, r3
 8004172:	d105      	bne.n	8004180 <std+0x54>
 8004174:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004178:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800417c:	f000 b98e 	b.w	800449c <__retarget_lock_init_recursive>
 8004180:	bd10      	pop	{r4, pc}
 8004182:	bf00      	nop
 8004184:	0800431d 	.word	0x0800431d
 8004188:	0800433f 	.word	0x0800433f
 800418c:	08004377 	.word	0x08004377
 8004190:	0800439b 	.word	0x0800439b
 8004194:	20001c54 	.word	0x20001c54

08004198 <stdio_exit_handler>:
 8004198:	4a02      	ldr	r2, [pc, #8]	@ (80041a4 <stdio_exit_handler+0xc>)
 800419a:	4903      	ldr	r1, [pc, #12]	@ (80041a8 <stdio_exit_handler+0x10>)
 800419c:	4803      	ldr	r0, [pc, #12]	@ (80041ac <stdio_exit_handler+0x14>)
 800419e:	f000 b869 	b.w	8004274 <_fwalk_sglue>
 80041a2:	bf00      	nop
 80041a4:	2000001c 	.word	0x2000001c
 80041a8:	08005e05 	.word	0x08005e05
 80041ac:	2000002c 	.word	0x2000002c

080041b0 <cleanup_stdio>:
 80041b0:	6841      	ldr	r1, [r0, #4]
 80041b2:	4b0c      	ldr	r3, [pc, #48]	@ (80041e4 <cleanup_stdio+0x34>)
 80041b4:	4299      	cmp	r1, r3
 80041b6:	b510      	push	{r4, lr}
 80041b8:	4604      	mov	r4, r0
 80041ba:	d001      	beq.n	80041c0 <cleanup_stdio+0x10>
 80041bc:	f001 fe22 	bl	8005e04 <_fflush_r>
 80041c0:	68a1      	ldr	r1, [r4, #8]
 80041c2:	4b09      	ldr	r3, [pc, #36]	@ (80041e8 <cleanup_stdio+0x38>)
 80041c4:	4299      	cmp	r1, r3
 80041c6:	d002      	beq.n	80041ce <cleanup_stdio+0x1e>
 80041c8:	4620      	mov	r0, r4
 80041ca:	f001 fe1b 	bl	8005e04 <_fflush_r>
 80041ce:	68e1      	ldr	r1, [r4, #12]
 80041d0:	4b06      	ldr	r3, [pc, #24]	@ (80041ec <cleanup_stdio+0x3c>)
 80041d2:	4299      	cmp	r1, r3
 80041d4:	d004      	beq.n	80041e0 <cleanup_stdio+0x30>
 80041d6:	4620      	mov	r0, r4
 80041d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80041dc:	f001 be12 	b.w	8005e04 <_fflush_r>
 80041e0:	bd10      	pop	{r4, pc}
 80041e2:	bf00      	nop
 80041e4:	20001c54 	.word	0x20001c54
 80041e8:	20001cbc 	.word	0x20001cbc
 80041ec:	20001d24 	.word	0x20001d24

080041f0 <global_stdio_init.part.0>:
 80041f0:	b510      	push	{r4, lr}
 80041f2:	4b0b      	ldr	r3, [pc, #44]	@ (8004220 <global_stdio_init.part.0+0x30>)
 80041f4:	4c0b      	ldr	r4, [pc, #44]	@ (8004224 <global_stdio_init.part.0+0x34>)
 80041f6:	4a0c      	ldr	r2, [pc, #48]	@ (8004228 <global_stdio_init.part.0+0x38>)
 80041f8:	601a      	str	r2, [r3, #0]
 80041fa:	4620      	mov	r0, r4
 80041fc:	2200      	movs	r2, #0
 80041fe:	2104      	movs	r1, #4
 8004200:	f7ff ff94 	bl	800412c <std>
 8004204:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004208:	2201      	movs	r2, #1
 800420a:	2109      	movs	r1, #9
 800420c:	f7ff ff8e 	bl	800412c <std>
 8004210:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004214:	2202      	movs	r2, #2
 8004216:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800421a:	2112      	movs	r1, #18
 800421c:	f7ff bf86 	b.w	800412c <std>
 8004220:	20001d8c 	.word	0x20001d8c
 8004224:	20001c54 	.word	0x20001c54
 8004228:	08004199 	.word	0x08004199

0800422c <__sfp_lock_acquire>:
 800422c:	4801      	ldr	r0, [pc, #4]	@ (8004234 <__sfp_lock_acquire+0x8>)
 800422e:	f000 b936 	b.w	800449e <__retarget_lock_acquire_recursive>
 8004232:	bf00      	nop
 8004234:	20001d95 	.word	0x20001d95

08004238 <__sfp_lock_release>:
 8004238:	4801      	ldr	r0, [pc, #4]	@ (8004240 <__sfp_lock_release+0x8>)
 800423a:	f000 b931 	b.w	80044a0 <__retarget_lock_release_recursive>
 800423e:	bf00      	nop
 8004240:	20001d95 	.word	0x20001d95

08004244 <__sinit>:
 8004244:	b510      	push	{r4, lr}
 8004246:	4604      	mov	r4, r0
 8004248:	f7ff fff0 	bl	800422c <__sfp_lock_acquire>
 800424c:	6a23      	ldr	r3, [r4, #32]
 800424e:	b11b      	cbz	r3, 8004258 <__sinit+0x14>
 8004250:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004254:	f7ff bff0 	b.w	8004238 <__sfp_lock_release>
 8004258:	4b04      	ldr	r3, [pc, #16]	@ (800426c <__sinit+0x28>)
 800425a:	6223      	str	r3, [r4, #32]
 800425c:	4b04      	ldr	r3, [pc, #16]	@ (8004270 <__sinit+0x2c>)
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	2b00      	cmp	r3, #0
 8004262:	d1f5      	bne.n	8004250 <__sinit+0xc>
 8004264:	f7ff ffc4 	bl	80041f0 <global_stdio_init.part.0>
 8004268:	e7f2      	b.n	8004250 <__sinit+0xc>
 800426a:	bf00      	nop
 800426c:	080041b1 	.word	0x080041b1
 8004270:	20001d8c 	.word	0x20001d8c

08004274 <_fwalk_sglue>:
 8004274:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004278:	4607      	mov	r7, r0
 800427a:	4688      	mov	r8, r1
 800427c:	4614      	mov	r4, r2
 800427e:	2600      	movs	r6, #0
 8004280:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004284:	f1b9 0901 	subs.w	r9, r9, #1
 8004288:	d505      	bpl.n	8004296 <_fwalk_sglue+0x22>
 800428a:	6824      	ldr	r4, [r4, #0]
 800428c:	2c00      	cmp	r4, #0
 800428e:	d1f7      	bne.n	8004280 <_fwalk_sglue+0xc>
 8004290:	4630      	mov	r0, r6
 8004292:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004296:	89ab      	ldrh	r3, [r5, #12]
 8004298:	2b01      	cmp	r3, #1
 800429a:	d907      	bls.n	80042ac <_fwalk_sglue+0x38>
 800429c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80042a0:	3301      	adds	r3, #1
 80042a2:	d003      	beq.n	80042ac <_fwalk_sglue+0x38>
 80042a4:	4629      	mov	r1, r5
 80042a6:	4638      	mov	r0, r7
 80042a8:	47c0      	blx	r8
 80042aa:	4306      	orrs	r6, r0
 80042ac:	3568      	adds	r5, #104	@ 0x68
 80042ae:	e7e9      	b.n	8004284 <_fwalk_sglue+0x10>

080042b0 <sniprintf>:
 80042b0:	b40c      	push	{r2, r3}
 80042b2:	b530      	push	{r4, r5, lr}
 80042b4:	4b18      	ldr	r3, [pc, #96]	@ (8004318 <sniprintf+0x68>)
 80042b6:	1e0c      	subs	r4, r1, #0
 80042b8:	681d      	ldr	r5, [r3, #0]
 80042ba:	b09d      	sub	sp, #116	@ 0x74
 80042bc:	da08      	bge.n	80042d0 <sniprintf+0x20>
 80042be:	238b      	movs	r3, #139	@ 0x8b
 80042c0:	602b      	str	r3, [r5, #0]
 80042c2:	f04f 30ff 	mov.w	r0, #4294967295
 80042c6:	b01d      	add	sp, #116	@ 0x74
 80042c8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80042cc:	b002      	add	sp, #8
 80042ce:	4770      	bx	lr
 80042d0:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80042d4:	f8ad 3014 	strh.w	r3, [sp, #20]
 80042d8:	f04f 0300 	mov.w	r3, #0
 80042dc:	931b      	str	r3, [sp, #108]	@ 0x6c
 80042de:	bf14      	ite	ne
 80042e0:	f104 33ff 	addne.w	r3, r4, #4294967295
 80042e4:	4623      	moveq	r3, r4
 80042e6:	9304      	str	r3, [sp, #16]
 80042e8:	9307      	str	r3, [sp, #28]
 80042ea:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80042ee:	9002      	str	r0, [sp, #8]
 80042f0:	9006      	str	r0, [sp, #24]
 80042f2:	f8ad 3016 	strh.w	r3, [sp, #22]
 80042f6:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80042f8:	ab21      	add	r3, sp, #132	@ 0x84
 80042fa:	a902      	add	r1, sp, #8
 80042fc:	4628      	mov	r0, r5
 80042fe:	9301      	str	r3, [sp, #4]
 8004300:	f001 fc00 	bl	8005b04 <_svfiprintf_r>
 8004304:	1c43      	adds	r3, r0, #1
 8004306:	bfbc      	itt	lt
 8004308:	238b      	movlt	r3, #139	@ 0x8b
 800430a:	602b      	strlt	r3, [r5, #0]
 800430c:	2c00      	cmp	r4, #0
 800430e:	d0da      	beq.n	80042c6 <sniprintf+0x16>
 8004310:	9b02      	ldr	r3, [sp, #8]
 8004312:	2200      	movs	r2, #0
 8004314:	701a      	strb	r2, [r3, #0]
 8004316:	e7d6      	b.n	80042c6 <sniprintf+0x16>
 8004318:	20000028 	.word	0x20000028

0800431c <__sread>:
 800431c:	b510      	push	{r4, lr}
 800431e:	460c      	mov	r4, r1
 8004320:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004324:	f000 f86c 	bl	8004400 <_read_r>
 8004328:	2800      	cmp	r0, #0
 800432a:	bfab      	itete	ge
 800432c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800432e:	89a3      	ldrhlt	r3, [r4, #12]
 8004330:	181b      	addge	r3, r3, r0
 8004332:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004336:	bfac      	ite	ge
 8004338:	6563      	strge	r3, [r4, #84]	@ 0x54
 800433a:	81a3      	strhlt	r3, [r4, #12]
 800433c:	bd10      	pop	{r4, pc}

0800433e <__swrite>:
 800433e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004342:	461f      	mov	r7, r3
 8004344:	898b      	ldrh	r3, [r1, #12]
 8004346:	05db      	lsls	r3, r3, #23
 8004348:	4605      	mov	r5, r0
 800434a:	460c      	mov	r4, r1
 800434c:	4616      	mov	r6, r2
 800434e:	d505      	bpl.n	800435c <__swrite+0x1e>
 8004350:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004354:	2302      	movs	r3, #2
 8004356:	2200      	movs	r2, #0
 8004358:	f000 f840 	bl	80043dc <_lseek_r>
 800435c:	89a3      	ldrh	r3, [r4, #12]
 800435e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004362:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004366:	81a3      	strh	r3, [r4, #12]
 8004368:	4632      	mov	r2, r6
 800436a:	463b      	mov	r3, r7
 800436c:	4628      	mov	r0, r5
 800436e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004372:	f000 b857 	b.w	8004424 <_write_r>

08004376 <__sseek>:
 8004376:	b510      	push	{r4, lr}
 8004378:	460c      	mov	r4, r1
 800437a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800437e:	f000 f82d 	bl	80043dc <_lseek_r>
 8004382:	1c43      	adds	r3, r0, #1
 8004384:	89a3      	ldrh	r3, [r4, #12]
 8004386:	bf15      	itete	ne
 8004388:	6560      	strne	r0, [r4, #84]	@ 0x54
 800438a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800438e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004392:	81a3      	strheq	r3, [r4, #12]
 8004394:	bf18      	it	ne
 8004396:	81a3      	strhne	r3, [r4, #12]
 8004398:	bd10      	pop	{r4, pc}

0800439a <__sclose>:
 800439a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800439e:	f000 b80d 	b.w	80043bc <_close_r>

080043a2 <memset>:
 80043a2:	4402      	add	r2, r0
 80043a4:	4603      	mov	r3, r0
 80043a6:	4293      	cmp	r3, r2
 80043a8:	d100      	bne.n	80043ac <memset+0xa>
 80043aa:	4770      	bx	lr
 80043ac:	f803 1b01 	strb.w	r1, [r3], #1
 80043b0:	e7f9      	b.n	80043a6 <memset+0x4>
	...

080043b4 <_localeconv_r>:
 80043b4:	4800      	ldr	r0, [pc, #0]	@ (80043b8 <_localeconv_r+0x4>)
 80043b6:	4770      	bx	lr
 80043b8:	20000168 	.word	0x20000168

080043bc <_close_r>:
 80043bc:	b538      	push	{r3, r4, r5, lr}
 80043be:	4d06      	ldr	r5, [pc, #24]	@ (80043d8 <_close_r+0x1c>)
 80043c0:	2300      	movs	r3, #0
 80043c2:	4604      	mov	r4, r0
 80043c4:	4608      	mov	r0, r1
 80043c6:	602b      	str	r3, [r5, #0]
 80043c8:	f7fc ff08 	bl	80011dc <_close>
 80043cc:	1c43      	adds	r3, r0, #1
 80043ce:	d102      	bne.n	80043d6 <_close_r+0x1a>
 80043d0:	682b      	ldr	r3, [r5, #0]
 80043d2:	b103      	cbz	r3, 80043d6 <_close_r+0x1a>
 80043d4:	6023      	str	r3, [r4, #0]
 80043d6:	bd38      	pop	{r3, r4, r5, pc}
 80043d8:	20001d90 	.word	0x20001d90

080043dc <_lseek_r>:
 80043dc:	b538      	push	{r3, r4, r5, lr}
 80043de:	4d07      	ldr	r5, [pc, #28]	@ (80043fc <_lseek_r+0x20>)
 80043e0:	4604      	mov	r4, r0
 80043e2:	4608      	mov	r0, r1
 80043e4:	4611      	mov	r1, r2
 80043e6:	2200      	movs	r2, #0
 80043e8:	602a      	str	r2, [r5, #0]
 80043ea:	461a      	mov	r2, r3
 80043ec:	f7fc ff00 	bl	80011f0 <_lseek>
 80043f0:	1c43      	adds	r3, r0, #1
 80043f2:	d102      	bne.n	80043fa <_lseek_r+0x1e>
 80043f4:	682b      	ldr	r3, [r5, #0]
 80043f6:	b103      	cbz	r3, 80043fa <_lseek_r+0x1e>
 80043f8:	6023      	str	r3, [r4, #0]
 80043fa:	bd38      	pop	{r3, r4, r5, pc}
 80043fc:	20001d90 	.word	0x20001d90

08004400 <_read_r>:
 8004400:	b538      	push	{r3, r4, r5, lr}
 8004402:	4d07      	ldr	r5, [pc, #28]	@ (8004420 <_read_r+0x20>)
 8004404:	4604      	mov	r4, r0
 8004406:	4608      	mov	r0, r1
 8004408:	4611      	mov	r1, r2
 800440a:	2200      	movs	r2, #0
 800440c:	602a      	str	r2, [r5, #0]
 800440e:	461a      	mov	r2, r3
 8004410:	f7fc fec8 	bl	80011a4 <_read>
 8004414:	1c43      	adds	r3, r0, #1
 8004416:	d102      	bne.n	800441e <_read_r+0x1e>
 8004418:	682b      	ldr	r3, [r5, #0]
 800441a:	b103      	cbz	r3, 800441e <_read_r+0x1e>
 800441c:	6023      	str	r3, [r4, #0]
 800441e:	bd38      	pop	{r3, r4, r5, pc}
 8004420:	20001d90 	.word	0x20001d90

08004424 <_write_r>:
 8004424:	b538      	push	{r3, r4, r5, lr}
 8004426:	4d07      	ldr	r5, [pc, #28]	@ (8004444 <_write_r+0x20>)
 8004428:	4604      	mov	r4, r0
 800442a:	4608      	mov	r0, r1
 800442c:	4611      	mov	r1, r2
 800442e:	2200      	movs	r2, #0
 8004430:	602a      	str	r2, [r5, #0]
 8004432:	461a      	mov	r2, r3
 8004434:	f7fc fec4 	bl	80011c0 <_write>
 8004438:	1c43      	adds	r3, r0, #1
 800443a:	d102      	bne.n	8004442 <_write_r+0x1e>
 800443c:	682b      	ldr	r3, [r5, #0]
 800443e:	b103      	cbz	r3, 8004442 <_write_r+0x1e>
 8004440:	6023      	str	r3, [r4, #0]
 8004442:	bd38      	pop	{r3, r4, r5, pc}
 8004444:	20001d90 	.word	0x20001d90

08004448 <__errno>:
 8004448:	4b01      	ldr	r3, [pc, #4]	@ (8004450 <__errno+0x8>)
 800444a:	6818      	ldr	r0, [r3, #0]
 800444c:	4770      	bx	lr
 800444e:	bf00      	nop
 8004450:	20000028 	.word	0x20000028

08004454 <__libc_init_array>:
 8004454:	b570      	push	{r4, r5, r6, lr}
 8004456:	4d0d      	ldr	r5, [pc, #52]	@ (800448c <__libc_init_array+0x38>)
 8004458:	4c0d      	ldr	r4, [pc, #52]	@ (8004490 <__libc_init_array+0x3c>)
 800445a:	1b64      	subs	r4, r4, r5
 800445c:	10a4      	asrs	r4, r4, #2
 800445e:	2600      	movs	r6, #0
 8004460:	42a6      	cmp	r6, r4
 8004462:	d109      	bne.n	8004478 <__libc_init_array+0x24>
 8004464:	4d0b      	ldr	r5, [pc, #44]	@ (8004494 <__libc_init_array+0x40>)
 8004466:	4c0c      	ldr	r4, [pc, #48]	@ (8004498 <__libc_init_array+0x44>)
 8004468:	f002 f86a 	bl	8006540 <_init>
 800446c:	1b64      	subs	r4, r4, r5
 800446e:	10a4      	asrs	r4, r4, #2
 8004470:	2600      	movs	r6, #0
 8004472:	42a6      	cmp	r6, r4
 8004474:	d105      	bne.n	8004482 <__libc_init_array+0x2e>
 8004476:	bd70      	pop	{r4, r5, r6, pc}
 8004478:	f855 3b04 	ldr.w	r3, [r5], #4
 800447c:	4798      	blx	r3
 800447e:	3601      	adds	r6, #1
 8004480:	e7ee      	b.n	8004460 <__libc_init_array+0xc>
 8004482:	f855 3b04 	ldr.w	r3, [r5], #4
 8004486:	4798      	blx	r3
 8004488:	3601      	adds	r6, #1
 800448a:	e7f2      	b.n	8004472 <__libc_init_array+0x1e>
 800448c:	08007c74 	.word	0x08007c74
 8004490:	08007c74 	.word	0x08007c74
 8004494:	08007c74 	.word	0x08007c74
 8004498:	08007c78 	.word	0x08007c78

0800449c <__retarget_lock_init_recursive>:
 800449c:	4770      	bx	lr

0800449e <__retarget_lock_acquire_recursive>:
 800449e:	4770      	bx	lr

080044a0 <__retarget_lock_release_recursive>:
 80044a0:	4770      	bx	lr

080044a2 <quorem>:
 80044a2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80044a6:	6903      	ldr	r3, [r0, #16]
 80044a8:	690c      	ldr	r4, [r1, #16]
 80044aa:	42a3      	cmp	r3, r4
 80044ac:	4607      	mov	r7, r0
 80044ae:	db7e      	blt.n	80045ae <quorem+0x10c>
 80044b0:	3c01      	subs	r4, #1
 80044b2:	f101 0814 	add.w	r8, r1, #20
 80044b6:	00a3      	lsls	r3, r4, #2
 80044b8:	f100 0514 	add.w	r5, r0, #20
 80044bc:	9300      	str	r3, [sp, #0]
 80044be:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80044c2:	9301      	str	r3, [sp, #4]
 80044c4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80044c8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80044cc:	3301      	adds	r3, #1
 80044ce:	429a      	cmp	r2, r3
 80044d0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80044d4:	fbb2 f6f3 	udiv	r6, r2, r3
 80044d8:	d32e      	bcc.n	8004538 <quorem+0x96>
 80044da:	f04f 0a00 	mov.w	sl, #0
 80044de:	46c4      	mov	ip, r8
 80044e0:	46ae      	mov	lr, r5
 80044e2:	46d3      	mov	fp, sl
 80044e4:	f85c 3b04 	ldr.w	r3, [ip], #4
 80044e8:	b298      	uxth	r0, r3
 80044ea:	fb06 a000 	mla	r0, r6, r0, sl
 80044ee:	0c02      	lsrs	r2, r0, #16
 80044f0:	0c1b      	lsrs	r3, r3, #16
 80044f2:	fb06 2303 	mla	r3, r6, r3, r2
 80044f6:	f8de 2000 	ldr.w	r2, [lr]
 80044fa:	b280      	uxth	r0, r0
 80044fc:	b292      	uxth	r2, r2
 80044fe:	1a12      	subs	r2, r2, r0
 8004500:	445a      	add	r2, fp
 8004502:	f8de 0000 	ldr.w	r0, [lr]
 8004506:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800450a:	b29b      	uxth	r3, r3
 800450c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8004510:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8004514:	b292      	uxth	r2, r2
 8004516:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800451a:	45e1      	cmp	r9, ip
 800451c:	f84e 2b04 	str.w	r2, [lr], #4
 8004520:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8004524:	d2de      	bcs.n	80044e4 <quorem+0x42>
 8004526:	9b00      	ldr	r3, [sp, #0]
 8004528:	58eb      	ldr	r3, [r5, r3]
 800452a:	b92b      	cbnz	r3, 8004538 <quorem+0x96>
 800452c:	9b01      	ldr	r3, [sp, #4]
 800452e:	3b04      	subs	r3, #4
 8004530:	429d      	cmp	r5, r3
 8004532:	461a      	mov	r2, r3
 8004534:	d32f      	bcc.n	8004596 <quorem+0xf4>
 8004536:	613c      	str	r4, [r7, #16]
 8004538:	4638      	mov	r0, r7
 800453a:	f001 f97f 	bl	800583c <__mcmp>
 800453e:	2800      	cmp	r0, #0
 8004540:	db25      	blt.n	800458e <quorem+0xec>
 8004542:	4629      	mov	r1, r5
 8004544:	2000      	movs	r0, #0
 8004546:	f858 2b04 	ldr.w	r2, [r8], #4
 800454a:	f8d1 c000 	ldr.w	ip, [r1]
 800454e:	fa1f fe82 	uxth.w	lr, r2
 8004552:	fa1f f38c 	uxth.w	r3, ip
 8004556:	eba3 030e 	sub.w	r3, r3, lr
 800455a:	4403      	add	r3, r0
 800455c:	0c12      	lsrs	r2, r2, #16
 800455e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8004562:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8004566:	b29b      	uxth	r3, r3
 8004568:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800456c:	45c1      	cmp	r9, r8
 800456e:	f841 3b04 	str.w	r3, [r1], #4
 8004572:	ea4f 4022 	mov.w	r0, r2, asr #16
 8004576:	d2e6      	bcs.n	8004546 <quorem+0xa4>
 8004578:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800457c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004580:	b922      	cbnz	r2, 800458c <quorem+0xea>
 8004582:	3b04      	subs	r3, #4
 8004584:	429d      	cmp	r5, r3
 8004586:	461a      	mov	r2, r3
 8004588:	d30b      	bcc.n	80045a2 <quorem+0x100>
 800458a:	613c      	str	r4, [r7, #16]
 800458c:	3601      	adds	r6, #1
 800458e:	4630      	mov	r0, r6
 8004590:	b003      	add	sp, #12
 8004592:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004596:	6812      	ldr	r2, [r2, #0]
 8004598:	3b04      	subs	r3, #4
 800459a:	2a00      	cmp	r2, #0
 800459c:	d1cb      	bne.n	8004536 <quorem+0x94>
 800459e:	3c01      	subs	r4, #1
 80045a0:	e7c6      	b.n	8004530 <quorem+0x8e>
 80045a2:	6812      	ldr	r2, [r2, #0]
 80045a4:	3b04      	subs	r3, #4
 80045a6:	2a00      	cmp	r2, #0
 80045a8:	d1ef      	bne.n	800458a <quorem+0xe8>
 80045aa:	3c01      	subs	r4, #1
 80045ac:	e7ea      	b.n	8004584 <quorem+0xe2>
 80045ae:	2000      	movs	r0, #0
 80045b0:	e7ee      	b.n	8004590 <quorem+0xee>
 80045b2:	0000      	movs	r0, r0
 80045b4:	0000      	movs	r0, r0
	...

080045b8 <_dtoa_r>:
 80045b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80045bc:	69c7      	ldr	r7, [r0, #28]
 80045be:	b097      	sub	sp, #92	@ 0x5c
 80045c0:	ed8d 0b04 	vstr	d0, [sp, #16]
 80045c4:	ec55 4b10 	vmov	r4, r5, d0
 80045c8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80045ca:	9107      	str	r1, [sp, #28]
 80045cc:	4681      	mov	r9, r0
 80045ce:	920c      	str	r2, [sp, #48]	@ 0x30
 80045d0:	9311      	str	r3, [sp, #68]	@ 0x44
 80045d2:	b97f      	cbnz	r7, 80045f4 <_dtoa_r+0x3c>
 80045d4:	2010      	movs	r0, #16
 80045d6:	f000 fe09 	bl	80051ec <malloc>
 80045da:	4602      	mov	r2, r0
 80045dc:	f8c9 001c 	str.w	r0, [r9, #28]
 80045e0:	b920      	cbnz	r0, 80045ec <_dtoa_r+0x34>
 80045e2:	4ba9      	ldr	r3, [pc, #676]	@ (8004888 <_dtoa_r+0x2d0>)
 80045e4:	21ef      	movs	r1, #239	@ 0xef
 80045e6:	48a9      	ldr	r0, [pc, #676]	@ (800488c <_dtoa_r+0x2d4>)
 80045e8:	f001 fc6c 	bl	8005ec4 <__assert_func>
 80045ec:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80045f0:	6007      	str	r7, [r0, #0]
 80045f2:	60c7      	str	r7, [r0, #12]
 80045f4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80045f8:	6819      	ldr	r1, [r3, #0]
 80045fa:	b159      	cbz	r1, 8004614 <_dtoa_r+0x5c>
 80045fc:	685a      	ldr	r2, [r3, #4]
 80045fe:	604a      	str	r2, [r1, #4]
 8004600:	2301      	movs	r3, #1
 8004602:	4093      	lsls	r3, r2
 8004604:	608b      	str	r3, [r1, #8]
 8004606:	4648      	mov	r0, r9
 8004608:	f000 fee6 	bl	80053d8 <_Bfree>
 800460c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8004610:	2200      	movs	r2, #0
 8004612:	601a      	str	r2, [r3, #0]
 8004614:	1e2b      	subs	r3, r5, #0
 8004616:	bfb9      	ittee	lt
 8004618:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800461c:	9305      	strlt	r3, [sp, #20]
 800461e:	2300      	movge	r3, #0
 8004620:	6033      	strge	r3, [r6, #0]
 8004622:	9f05      	ldr	r7, [sp, #20]
 8004624:	4b9a      	ldr	r3, [pc, #616]	@ (8004890 <_dtoa_r+0x2d8>)
 8004626:	bfbc      	itt	lt
 8004628:	2201      	movlt	r2, #1
 800462a:	6032      	strlt	r2, [r6, #0]
 800462c:	43bb      	bics	r3, r7
 800462e:	d112      	bne.n	8004656 <_dtoa_r+0x9e>
 8004630:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8004632:	f242 730f 	movw	r3, #9999	@ 0x270f
 8004636:	6013      	str	r3, [r2, #0]
 8004638:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800463c:	4323      	orrs	r3, r4
 800463e:	f000 855a 	beq.w	80050f6 <_dtoa_r+0xb3e>
 8004642:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004644:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 80048a4 <_dtoa_r+0x2ec>
 8004648:	2b00      	cmp	r3, #0
 800464a:	f000 855c 	beq.w	8005106 <_dtoa_r+0xb4e>
 800464e:	f10a 0303 	add.w	r3, sl, #3
 8004652:	f000 bd56 	b.w	8005102 <_dtoa_r+0xb4a>
 8004656:	ed9d 7b04 	vldr	d7, [sp, #16]
 800465a:	2200      	movs	r2, #0
 800465c:	ec51 0b17 	vmov	r0, r1, d7
 8004660:	2300      	movs	r3, #0
 8004662:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8004666:	f7fc fa57 	bl	8000b18 <__aeabi_dcmpeq>
 800466a:	4680      	mov	r8, r0
 800466c:	b158      	cbz	r0, 8004686 <_dtoa_r+0xce>
 800466e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8004670:	2301      	movs	r3, #1
 8004672:	6013      	str	r3, [r2, #0]
 8004674:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004676:	b113      	cbz	r3, 800467e <_dtoa_r+0xc6>
 8004678:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800467a:	4b86      	ldr	r3, [pc, #536]	@ (8004894 <_dtoa_r+0x2dc>)
 800467c:	6013      	str	r3, [r2, #0]
 800467e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 80048a8 <_dtoa_r+0x2f0>
 8004682:	f000 bd40 	b.w	8005106 <_dtoa_r+0xb4e>
 8004686:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800468a:	aa14      	add	r2, sp, #80	@ 0x50
 800468c:	a915      	add	r1, sp, #84	@ 0x54
 800468e:	4648      	mov	r0, r9
 8004690:	f001 f984 	bl	800599c <__d2b>
 8004694:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8004698:	9002      	str	r0, [sp, #8]
 800469a:	2e00      	cmp	r6, #0
 800469c:	d078      	beq.n	8004790 <_dtoa_r+0x1d8>
 800469e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80046a0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 80046a4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80046a8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80046ac:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80046b0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80046b4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80046b8:	4619      	mov	r1, r3
 80046ba:	2200      	movs	r2, #0
 80046bc:	4b76      	ldr	r3, [pc, #472]	@ (8004898 <_dtoa_r+0x2e0>)
 80046be:	f7fb fe0b 	bl	80002d8 <__aeabi_dsub>
 80046c2:	a36b      	add	r3, pc, #428	@ (adr r3, 8004870 <_dtoa_r+0x2b8>)
 80046c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046c8:	f7fb ffbe 	bl	8000648 <__aeabi_dmul>
 80046cc:	a36a      	add	r3, pc, #424	@ (adr r3, 8004878 <_dtoa_r+0x2c0>)
 80046ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046d2:	f7fb fe03 	bl	80002dc <__adddf3>
 80046d6:	4604      	mov	r4, r0
 80046d8:	4630      	mov	r0, r6
 80046da:	460d      	mov	r5, r1
 80046dc:	f7fb ff4a 	bl	8000574 <__aeabi_i2d>
 80046e0:	a367      	add	r3, pc, #412	@ (adr r3, 8004880 <_dtoa_r+0x2c8>)
 80046e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046e6:	f7fb ffaf 	bl	8000648 <__aeabi_dmul>
 80046ea:	4602      	mov	r2, r0
 80046ec:	460b      	mov	r3, r1
 80046ee:	4620      	mov	r0, r4
 80046f0:	4629      	mov	r1, r5
 80046f2:	f7fb fdf3 	bl	80002dc <__adddf3>
 80046f6:	4604      	mov	r4, r0
 80046f8:	460d      	mov	r5, r1
 80046fa:	f7fc fa55 	bl	8000ba8 <__aeabi_d2iz>
 80046fe:	2200      	movs	r2, #0
 8004700:	4607      	mov	r7, r0
 8004702:	2300      	movs	r3, #0
 8004704:	4620      	mov	r0, r4
 8004706:	4629      	mov	r1, r5
 8004708:	f7fc fa10 	bl	8000b2c <__aeabi_dcmplt>
 800470c:	b140      	cbz	r0, 8004720 <_dtoa_r+0x168>
 800470e:	4638      	mov	r0, r7
 8004710:	f7fb ff30 	bl	8000574 <__aeabi_i2d>
 8004714:	4622      	mov	r2, r4
 8004716:	462b      	mov	r3, r5
 8004718:	f7fc f9fe 	bl	8000b18 <__aeabi_dcmpeq>
 800471c:	b900      	cbnz	r0, 8004720 <_dtoa_r+0x168>
 800471e:	3f01      	subs	r7, #1
 8004720:	2f16      	cmp	r7, #22
 8004722:	d852      	bhi.n	80047ca <_dtoa_r+0x212>
 8004724:	4b5d      	ldr	r3, [pc, #372]	@ (800489c <_dtoa_r+0x2e4>)
 8004726:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800472a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800472e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004732:	f7fc f9fb 	bl	8000b2c <__aeabi_dcmplt>
 8004736:	2800      	cmp	r0, #0
 8004738:	d049      	beq.n	80047ce <_dtoa_r+0x216>
 800473a:	3f01      	subs	r7, #1
 800473c:	2300      	movs	r3, #0
 800473e:	9310      	str	r3, [sp, #64]	@ 0x40
 8004740:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004742:	1b9b      	subs	r3, r3, r6
 8004744:	1e5a      	subs	r2, r3, #1
 8004746:	bf45      	ittet	mi
 8004748:	f1c3 0301 	rsbmi	r3, r3, #1
 800474c:	9300      	strmi	r3, [sp, #0]
 800474e:	2300      	movpl	r3, #0
 8004750:	2300      	movmi	r3, #0
 8004752:	9206      	str	r2, [sp, #24]
 8004754:	bf54      	ite	pl
 8004756:	9300      	strpl	r3, [sp, #0]
 8004758:	9306      	strmi	r3, [sp, #24]
 800475a:	2f00      	cmp	r7, #0
 800475c:	db39      	blt.n	80047d2 <_dtoa_r+0x21a>
 800475e:	9b06      	ldr	r3, [sp, #24]
 8004760:	970d      	str	r7, [sp, #52]	@ 0x34
 8004762:	443b      	add	r3, r7
 8004764:	9306      	str	r3, [sp, #24]
 8004766:	2300      	movs	r3, #0
 8004768:	9308      	str	r3, [sp, #32]
 800476a:	9b07      	ldr	r3, [sp, #28]
 800476c:	2b09      	cmp	r3, #9
 800476e:	d863      	bhi.n	8004838 <_dtoa_r+0x280>
 8004770:	2b05      	cmp	r3, #5
 8004772:	bfc4      	itt	gt
 8004774:	3b04      	subgt	r3, #4
 8004776:	9307      	strgt	r3, [sp, #28]
 8004778:	9b07      	ldr	r3, [sp, #28]
 800477a:	f1a3 0302 	sub.w	r3, r3, #2
 800477e:	bfcc      	ite	gt
 8004780:	2400      	movgt	r4, #0
 8004782:	2401      	movle	r4, #1
 8004784:	2b03      	cmp	r3, #3
 8004786:	d863      	bhi.n	8004850 <_dtoa_r+0x298>
 8004788:	e8df f003 	tbb	[pc, r3]
 800478c:	2b375452 	.word	0x2b375452
 8004790:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8004794:	441e      	add	r6, r3
 8004796:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800479a:	2b20      	cmp	r3, #32
 800479c:	bfc1      	itttt	gt
 800479e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80047a2:	409f      	lslgt	r7, r3
 80047a4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80047a8:	fa24 f303 	lsrgt.w	r3, r4, r3
 80047ac:	bfd6      	itet	le
 80047ae:	f1c3 0320 	rsble	r3, r3, #32
 80047b2:	ea47 0003 	orrgt.w	r0, r7, r3
 80047b6:	fa04 f003 	lslle.w	r0, r4, r3
 80047ba:	f7fb fecb 	bl	8000554 <__aeabi_ui2d>
 80047be:	2201      	movs	r2, #1
 80047c0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80047c4:	3e01      	subs	r6, #1
 80047c6:	9212      	str	r2, [sp, #72]	@ 0x48
 80047c8:	e776      	b.n	80046b8 <_dtoa_r+0x100>
 80047ca:	2301      	movs	r3, #1
 80047cc:	e7b7      	b.n	800473e <_dtoa_r+0x186>
 80047ce:	9010      	str	r0, [sp, #64]	@ 0x40
 80047d0:	e7b6      	b.n	8004740 <_dtoa_r+0x188>
 80047d2:	9b00      	ldr	r3, [sp, #0]
 80047d4:	1bdb      	subs	r3, r3, r7
 80047d6:	9300      	str	r3, [sp, #0]
 80047d8:	427b      	negs	r3, r7
 80047da:	9308      	str	r3, [sp, #32]
 80047dc:	2300      	movs	r3, #0
 80047de:	930d      	str	r3, [sp, #52]	@ 0x34
 80047e0:	e7c3      	b.n	800476a <_dtoa_r+0x1b2>
 80047e2:	2301      	movs	r3, #1
 80047e4:	9309      	str	r3, [sp, #36]	@ 0x24
 80047e6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80047e8:	eb07 0b03 	add.w	fp, r7, r3
 80047ec:	f10b 0301 	add.w	r3, fp, #1
 80047f0:	2b01      	cmp	r3, #1
 80047f2:	9303      	str	r3, [sp, #12]
 80047f4:	bfb8      	it	lt
 80047f6:	2301      	movlt	r3, #1
 80047f8:	e006      	b.n	8004808 <_dtoa_r+0x250>
 80047fa:	2301      	movs	r3, #1
 80047fc:	9309      	str	r3, [sp, #36]	@ 0x24
 80047fe:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8004800:	2b00      	cmp	r3, #0
 8004802:	dd28      	ble.n	8004856 <_dtoa_r+0x29e>
 8004804:	469b      	mov	fp, r3
 8004806:	9303      	str	r3, [sp, #12]
 8004808:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800480c:	2100      	movs	r1, #0
 800480e:	2204      	movs	r2, #4
 8004810:	f102 0514 	add.w	r5, r2, #20
 8004814:	429d      	cmp	r5, r3
 8004816:	d926      	bls.n	8004866 <_dtoa_r+0x2ae>
 8004818:	6041      	str	r1, [r0, #4]
 800481a:	4648      	mov	r0, r9
 800481c:	f000 fd9c 	bl	8005358 <_Balloc>
 8004820:	4682      	mov	sl, r0
 8004822:	2800      	cmp	r0, #0
 8004824:	d142      	bne.n	80048ac <_dtoa_r+0x2f4>
 8004826:	4b1e      	ldr	r3, [pc, #120]	@ (80048a0 <_dtoa_r+0x2e8>)
 8004828:	4602      	mov	r2, r0
 800482a:	f240 11af 	movw	r1, #431	@ 0x1af
 800482e:	e6da      	b.n	80045e6 <_dtoa_r+0x2e>
 8004830:	2300      	movs	r3, #0
 8004832:	e7e3      	b.n	80047fc <_dtoa_r+0x244>
 8004834:	2300      	movs	r3, #0
 8004836:	e7d5      	b.n	80047e4 <_dtoa_r+0x22c>
 8004838:	2401      	movs	r4, #1
 800483a:	2300      	movs	r3, #0
 800483c:	9307      	str	r3, [sp, #28]
 800483e:	9409      	str	r4, [sp, #36]	@ 0x24
 8004840:	f04f 3bff 	mov.w	fp, #4294967295
 8004844:	2200      	movs	r2, #0
 8004846:	f8cd b00c 	str.w	fp, [sp, #12]
 800484a:	2312      	movs	r3, #18
 800484c:	920c      	str	r2, [sp, #48]	@ 0x30
 800484e:	e7db      	b.n	8004808 <_dtoa_r+0x250>
 8004850:	2301      	movs	r3, #1
 8004852:	9309      	str	r3, [sp, #36]	@ 0x24
 8004854:	e7f4      	b.n	8004840 <_dtoa_r+0x288>
 8004856:	f04f 0b01 	mov.w	fp, #1
 800485a:	f8cd b00c 	str.w	fp, [sp, #12]
 800485e:	465b      	mov	r3, fp
 8004860:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8004864:	e7d0      	b.n	8004808 <_dtoa_r+0x250>
 8004866:	3101      	adds	r1, #1
 8004868:	0052      	lsls	r2, r2, #1
 800486a:	e7d1      	b.n	8004810 <_dtoa_r+0x258>
 800486c:	f3af 8000 	nop.w
 8004870:	636f4361 	.word	0x636f4361
 8004874:	3fd287a7 	.word	0x3fd287a7
 8004878:	8b60c8b3 	.word	0x8b60c8b3
 800487c:	3fc68a28 	.word	0x3fc68a28
 8004880:	509f79fb 	.word	0x509f79fb
 8004884:	3fd34413 	.word	0x3fd34413
 8004888:	08007939 	.word	0x08007939
 800488c:	08007950 	.word	0x08007950
 8004890:	7ff00000 	.word	0x7ff00000
 8004894:	08007909 	.word	0x08007909
 8004898:	3ff80000 	.word	0x3ff80000
 800489c:	08007aa0 	.word	0x08007aa0
 80048a0:	080079a8 	.word	0x080079a8
 80048a4:	08007935 	.word	0x08007935
 80048a8:	08007908 	.word	0x08007908
 80048ac:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80048b0:	6018      	str	r0, [r3, #0]
 80048b2:	9b03      	ldr	r3, [sp, #12]
 80048b4:	2b0e      	cmp	r3, #14
 80048b6:	f200 80a1 	bhi.w	80049fc <_dtoa_r+0x444>
 80048ba:	2c00      	cmp	r4, #0
 80048bc:	f000 809e 	beq.w	80049fc <_dtoa_r+0x444>
 80048c0:	2f00      	cmp	r7, #0
 80048c2:	dd33      	ble.n	800492c <_dtoa_r+0x374>
 80048c4:	4b9c      	ldr	r3, [pc, #624]	@ (8004b38 <_dtoa_r+0x580>)
 80048c6:	f007 020f 	and.w	r2, r7, #15
 80048ca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80048ce:	ed93 7b00 	vldr	d7, [r3]
 80048d2:	05f8      	lsls	r0, r7, #23
 80048d4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80048d8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80048dc:	d516      	bpl.n	800490c <_dtoa_r+0x354>
 80048de:	4b97      	ldr	r3, [pc, #604]	@ (8004b3c <_dtoa_r+0x584>)
 80048e0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80048e4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80048e8:	f7fb ffd8 	bl	800089c <__aeabi_ddiv>
 80048ec:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80048f0:	f004 040f 	and.w	r4, r4, #15
 80048f4:	2603      	movs	r6, #3
 80048f6:	4d91      	ldr	r5, [pc, #580]	@ (8004b3c <_dtoa_r+0x584>)
 80048f8:	b954      	cbnz	r4, 8004910 <_dtoa_r+0x358>
 80048fa:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80048fe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004902:	f7fb ffcb 	bl	800089c <__aeabi_ddiv>
 8004906:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800490a:	e028      	b.n	800495e <_dtoa_r+0x3a6>
 800490c:	2602      	movs	r6, #2
 800490e:	e7f2      	b.n	80048f6 <_dtoa_r+0x33e>
 8004910:	07e1      	lsls	r1, r4, #31
 8004912:	d508      	bpl.n	8004926 <_dtoa_r+0x36e>
 8004914:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8004918:	e9d5 2300 	ldrd	r2, r3, [r5]
 800491c:	f7fb fe94 	bl	8000648 <__aeabi_dmul>
 8004920:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8004924:	3601      	adds	r6, #1
 8004926:	1064      	asrs	r4, r4, #1
 8004928:	3508      	adds	r5, #8
 800492a:	e7e5      	b.n	80048f8 <_dtoa_r+0x340>
 800492c:	f000 80af 	beq.w	8004a8e <_dtoa_r+0x4d6>
 8004930:	427c      	negs	r4, r7
 8004932:	4b81      	ldr	r3, [pc, #516]	@ (8004b38 <_dtoa_r+0x580>)
 8004934:	4d81      	ldr	r5, [pc, #516]	@ (8004b3c <_dtoa_r+0x584>)
 8004936:	f004 020f 	and.w	r2, r4, #15
 800493a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800493e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004942:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004946:	f7fb fe7f 	bl	8000648 <__aeabi_dmul>
 800494a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800494e:	1124      	asrs	r4, r4, #4
 8004950:	2300      	movs	r3, #0
 8004952:	2602      	movs	r6, #2
 8004954:	2c00      	cmp	r4, #0
 8004956:	f040 808f 	bne.w	8004a78 <_dtoa_r+0x4c0>
 800495a:	2b00      	cmp	r3, #0
 800495c:	d1d3      	bne.n	8004906 <_dtoa_r+0x34e>
 800495e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8004960:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8004964:	2b00      	cmp	r3, #0
 8004966:	f000 8094 	beq.w	8004a92 <_dtoa_r+0x4da>
 800496a:	4b75      	ldr	r3, [pc, #468]	@ (8004b40 <_dtoa_r+0x588>)
 800496c:	2200      	movs	r2, #0
 800496e:	4620      	mov	r0, r4
 8004970:	4629      	mov	r1, r5
 8004972:	f7fc f8db 	bl	8000b2c <__aeabi_dcmplt>
 8004976:	2800      	cmp	r0, #0
 8004978:	f000 808b 	beq.w	8004a92 <_dtoa_r+0x4da>
 800497c:	9b03      	ldr	r3, [sp, #12]
 800497e:	2b00      	cmp	r3, #0
 8004980:	f000 8087 	beq.w	8004a92 <_dtoa_r+0x4da>
 8004984:	f1bb 0f00 	cmp.w	fp, #0
 8004988:	dd34      	ble.n	80049f4 <_dtoa_r+0x43c>
 800498a:	4620      	mov	r0, r4
 800498c:	4b6d      	ldr	r3, [pc, #436]	@ (8004b44 <_dtoa_r+0x58c>)
 800498e:	2200      	movs	r2, #0
 8004990:	4629      	mov	r1, r5
 8004992:	f7fb fe59 	bl	8000648 <__aeabi_dmul>
 8004996:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800499a:	f107 38ff 	add.w	r8, r7, #4294967295
 800499e:	3601      	adds	r6, #1
 80049a0:	465c      	mov	r4, fp
 80049a2:	4630      	mov	r0, r6
 80049a4:	f7fb fde6 	bl	8000574 <__aeabi_i2d>
 80049a8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80049ac:	f7fb fe4c 	bl	8000648 <__aeabi_dmul>
 80049b0:	4b65      	ldr	r3, [pc, #404]	@ (8004b48 <_dtoa_r+0x590>)
 80049b2:	2200      	movs	r2, #0
 80049b4:	f7fb fc92 	bl	80002dc <__adddf3>
 80049b8:	4605      	mov	r5, r0
 80049ba:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80049be:	2c00      	cmp	r4, #0
 80049c0:	d16a      	bne.n	8004a98 <_dtoa_r+0x4e0>
 80049c2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80049c6:	4b61      	ldr	r3, [pc, #388]	@ (8004b4c <_dtoa_r+0x594>)
 80049c8:	2200      	movs	r2, #0
 80049ca:	f7fb fc85 	bl	80002d8 <__aeabi_dsub>
 80049ce:	4602      	mov	r2, r0
 80049d0:	460b      	mov	r3, r1
 80049d2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80049d6:	462a      	mov	r2, r5
 80049d8:	4633      	mov	r3, r6
 80049da:	f7fc f8c5 	bl	8000b68 <__aeabi_dcmpgt>
 80049de:	2800      	cmp	r0, #0
 80049e0:	f040 8298 	bne.w	8004f14 <_dtoa_r+0x95c>
 80049e4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80049e8:	462a      	mov	r2, r5
 80049ea:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80049ee:	f7fc f89d 	bl	8000b2c <__aeabi_dcmplt>
 80049f2:	bb38      	cbnz	r0, 8004a44 <_dtoa_r+0x48c>
 80049f4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80049f8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80049fc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	f2c0 8157 	blt.w	8004cb2 <_dtoa_r+0x6fa>
 8004a04:	2f0e      	cmp	r7, #14
 8004a06:	f300 8154 	bgt.w	8004cb2 <_dtoa_r+0x6fa>
 8004a0a:	4b4b      	ldr	r3, [pc, #300]	@ (8004b38 <_dtoa_r+0x580>)
 8004a0c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8004a10:	ed93 7b00 	vldr	d7, [r3]
 8004a14:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	ed8d 7b00 	vstr	d7, [sp]
 8004a1c:	f280 80e5 	bge.w	8004bea <_dtoa_r+0x632>
 8004a20:	9b03      	ldr	r3, [sp, #12]
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	f300 80e1 	bgt.w	8004bea <_dtoa_r+0x632>
 8004a28:	d10c      	bne.n	8004a44 <_dtoa_r+0x48c>
 8004a2a:	4b48      	ldr	r3, [pc, #288]	@ (8004b4c <_dtoa_r+0x594>)
 8004a2c:	2200      	movs	r2, #0
 8004a2e:	ec51 0b17 	vmov	r0, r1, d7
 8004a32:	f7fb fe09 	bl	8000648 <__aeabi_dmul>
 8004a36:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004a3a:	f7fc f88b 	bl	8000b54 <__aeabi_dcmpge>
 8004a3e:	2800      	cmp	r0, #0
 8004a40:	f000 8266 	beq.w	8004f10 <_dtoa_r+0x958>
 8004a44:	2400      	movs	r4, #0
 8004a46:	4625      	mov	r5, r4
 8004a48:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8004a4a:	4656      	mov	r6, sl
 8004a4c:	ea6f 0803 	mvn.w	r8, r3
 8004a50:	2700      	movs	r7, #0
 8004a52:	4621      	mov	r1, r4
 8004a54:	4648      	mov	r0, r9
 8004a56:	f000 fcbf 	bl	80053d8 <_Bfree>
 8004a5a:	2d00      	cmp	r5, #0
 8004a5c:	f000 80bd 	beq.w	8004bda <_dtoa_r+0x622>
 8004a60:	b12f      	cbz	r7, 8004a6e <_dtoa_r+0x4b6>
 8004a62:	42af      	cmp	r7, r5
 8004a64:	d003      	beq.n	8004a6e <_dtoa_r+0x4b6>
 8004a66:	4639      	mov	r1, r7
 8004a68:	4648      	mov	r0, r9
 8004a6a:	f000 fcb5 	bl	80053d8 <_Bfree>
 8004a6e:	4629      	mov	r1, r5
 8004a70:	4648      	mov	r0, r9
 8004a72:	f000 fcb1 	bl	80053d8 <_Bfree>
 8004a76:	e0b0      	b.n	8004bda <_dtoa_r+0x622>
 8004a78:	07e2      	lsls	r2, r4, #31
 8004a7a:	d505      	bpl.n	8004a88 <_dtoa_r+0x4d0>
 8004a7c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004a80:	f7fb fde2 	bl	8000648 <__aeabi_dmul>
 8004a84:	3601      	adds	r6, #1
 8004a86:	2301      	movs	r3, #1
 8004a88:	1064      	asrs	r4, r4, #1
 8004a8a:	3508      	adds	r5, #8
 8004a8c:	e762      	b.n	8004954 <_dtoa_r+0x39c>
 8004a8e:	2602      	movs	r6, #2
 8004a90:	e765      	b.n	800495e <_dtoa_r+0x3a6>
 8004a92:	9c03      	ldr	r4, [sp, #12]
 8004a94:	46b8      	mov	r8, r7
 8004a96:	e784      	b.n	80049a2 <_dtoa_r+0x3ea>
 8004a98:	4b27      	ldr	r3, [pc, #156]	@ (8004b38 <_dtoa_r+0x580>)
 8004a9a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8004a9c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8004aa0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8004aa4:	4454      	add	r4, sl
 8004aa6:	2900      	cmp	r1, #0
 8004aa8:	d054      	beq.n	8004b54 <_dtoa_r+0x59c>
 8004aaa:	4929      	ldr	r1, [pc, #164]	@ (8004b50 <_dtoa_r+0x598>)
 8004aac:	2000      	movs	r0, #0
 8004aae:	f7fb fef5 	bl	800089c <__aeabi_ddiv>
 8004ab2:	4633      	mov	r3, r6
 8004ab4:	462a      	mov	r2, r5
 8004ab6:	f7fb fc0f 	bl	80002d8 <__aeabi_dsub>
 8004aba:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8004abe:	4656      	mov	r6, sl
 8004ac0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004ac4:	f7fc f870 	bl	8000ba8 <__aeabi_d2iz>
 8004ac8:	4605      	mov	r5, r0
 8004aca:	f7fb fd53 	bl	8000574 <__aeabi_i2d>
 8004ace:	4602      	mov	r2, r0
 8004ad0:	460b      	mov	r3, r1
 8004ad2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004ad6:	f7fb fbff 	bl	80002d8 <__aeabi_dsub>
 8004ada:	3530      	adds	r5, #48	@ 0x30
 8004adc:	4602      	mov	r2, r0
 8004ade:	460b      	mov	r3, r1
 8004ae0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004ae4:	f806 5b01 	strb.w	r5, [r6], #1
 8004ae8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8004aec:	f7fc f81e 	bl	8000b2c <__aeabi_dcmplt>
 8004af0:	2800      	cmp	r0, #0
 8004af2:	d172      	bne.n	8004bda <_dtoa_r+0x622>
 8004af4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004af8:	4911      	ldr	r1, [pc, #68]	@ (8004b40 <_dtoa_r+0x588>)
 8004afa:	2000      	movs	r0, #0
 8004afc:	f7fb fbec 	bl	80002d8 <__aeabi_dsub>
 8004b00:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8004b04:	f7fc f812 	bl	8000b2c <__aeabi_dcmplt>
 8004b08:	2800      	cmp	r0, #0
 8004b0a:	f040 80b4 	bne.w	8004c76 <_dtoa_r+0x6be>
 8004b0e:	42a6      	cmp	r6, r4
 8004b10:	f43f af70 	beq.w	80049f4 <_dtoa_r+0x43c>
 8004b14:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8004b18:	4b0a      	ldr	r3, [pc, #40]	@ (8004b44 <_dtoa_r+0x58c>)
 8004b1a:	2200      	movs	r2, #0
 8004b1c:	f7fb fd94 	bl	8000648 <__aeabi_dmul>
 8004b20:	4b08      	ldr	r3, [pc, #32]	@ (8004b44 <_dtoa_r+0x58c>)
 8004b22:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8004b26:	2200      	movs	r2, #0
 8004b28:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004b2c:	f7fb fd8c 	bl	8000648 <__aeabi_dmul>
 8004b30:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004b34:	e7c4      	b.n	8004ac0 <_dtoa_r+0x508>
 8004b36:	bf00      	nop
 8004b38:	08007aa0 	.word	0x08007aa0
 8004b3c:	08007a78 	.word	0x08007a78
 8004b40:	3ff00000 	.word	0x3ff00000
 8004b44:	40240000 	.word	0x40240000
 8004b48:	401c0000 	.word	0x401c0000
 8004b4c:	40140000 	.word	0x40140000
 8004b50:	3fe00000 	.word	0x3fe00000
 8004b54:	4631      	mov	r1, r6
 8004b56:	4628      	mov	r0, r5
 8004b58:	f7fb fd76 	bl	8000648 <__aeabi_dmul>
 8004b5c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8004b60:	9413      	str	r4, [sp, #76]	@ 0x4c
 8004b62:	4656      	mov	r6, sl
 8004b64:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004b68:	f7fc f81e 	bl	8000ba8 <__aeabi_d2iz>
 8004b6c:	4605      	mov	r5, r0
 8004b6e:	f7fb fd01 	bl	8000574 <__aeabi_i2d>
 8004b72:	4602      	mov	r2, r0
 8004b74:	460b      	mov	r3, r1
 8004b76:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004b7a:	f7fb fbad 	bl	80002d8 <__aeabi_dsub>
 8004b7e:	3530      	adds	r5, #48	@ 0x30
 8004b80:	f806 5b01 	strb.w	r5, [r6], #1
 8004b84:	4602      	mov	r2, r0
 8004b86:	460b      	mov	r3, r1
 8004b88:	42a6      	cmp	r6, r4
 8004b8a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004b8e:	f04f 0200 	mov.w	r2, #0
 8004b92:	d124      	bne.n	8004bde <_dtoa_r+0x626>
 8004b94:	4baf      	ldr	r3, [pc, #700]	@ (8004e54 <_dtoa_r+0x89c>)
 8004b96:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8004b9a:	f7fb fb9f 	bl	80002dc <__adddf3>
 8004b9e:	4602      	mov	r2, r0
 8004ba0:	460b      	mov	r3, r1
 8004ba2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004ba6:	f7fb ffdf 	bl	8000b68 <__aeabi_dcmpgt>
 8004baa:	2800      	cmp	r0, #0
 8004bac:	d163      	bne.n	8004c76 <_dtoa_r+0x6be>
 8004bae:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8004bb2:	49a8      	ldr	r1, [pc, #672]	@ (8004e54 <_dtoa_r+0x89c>)
 8004bb4:	2000      	movs	r0, #0
 8004bb6:	f7fb fb8f 	bl	80002d8 <__aeabi_dsub>
 8004bba:	4602      	mov	r2, r0
 8004bbc:	460b      	mov	r3, r1
 8004bbe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004bc2:	f7fb ffb3 	bl	8000b2c <__aeabi_dcmplt>
 8004bc6:	2800      	cmp	r0, #0
 8004bc8:	f43f af14 	beq.w	80049f4 <_dtoa_r+0x43c>
 8004bcc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8004bce:	1e73      	subs	r3, r6, #1
 8004bd0:	9313      	str	r3, [sp, #76]	@ 0x4c
 8004bd2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8004bd6:	2b30      	cmp	r3, #48	@ 0x30
 8004bd8:	d0f8      	beq.n	8004bcc <_dtoa_r+0x614>
 8004bda:	4647      	mov	r7, r8
 8004bdc:	e03b      	b.n	8004c56 <_dtoa_r+0x69e>
 8004bde:	4b9e      	ldr	r3, [pc, #632]	@ (8004e58 <_dtoa_r+0x8a0>)
 8004be0:	f7fb fd32 	bl	8000648 <__aeabi_dmul>
 8004be4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004be8:	e7bc      	b.n	8004b64 <_dtoa_r+0x5ac>
 8004bea:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8004bee:	4656      	mov	r6, sl
 8004bf0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004bf4:	4620      	mov	r0, r4
 8004bf6:	4629      	mov	r1, r5
 8004bf8:	f7fb fe50 	bl	800089c <__aeabi_ddiv>
 8004bfc:	f7fb ffd4 	bl	8000ba8 <__aeabi_d2iz>
 8004c00:	4680      	mov	r8, r0
 8004c02:	f7fb fcb7 	bl	8000574 <__aeabi_i2d>
 8004c06:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004c0a:	f7fb fd1d 	bl	8000648 <__aeabi_dmul>
 8004c0e:	4602      	mov	r2, r0
 8004c10:	460b      	mov	r3, r1
 8004c12:	4620      	mov	r0, r4
 8004c14:	4629      	mov	r1, r5
 8004c16:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8004c1a:	f7fb fb5d 	bl	80002d8 <__aeabi_dsub>
 8004c1e:	f806 4b01 	strb.w	r4, [r6], #1
 8004c22:	9d03      	ldr	r5, [sp, #12]
 8004c24:	eba6 040a 	sub.w	r4, r6, sl
 8004c28:	42a5      	cmp	r5, r4
 8004c2a:	4602      	mov	r2, r0
 8004c2c:	460b      	mov	r3, r1
 8004c2e:	d133      	bne.n	8004c98 <_dtoa_r+0x6e0>
 8004c30:	f7fb fb54 	bl	80002dc <__adddf3>
 8004c34:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004c38:	4604      	mov	r4, r0
 8004c3a:	460d      	mov	r5, r1
 8004c3c:	f7fb ff94 	bl	8000b68 <__aeabi_dcmpgt>
 8004c40:	b9c0      	cbnz	r0, 8004c74 <_dtoa_r+0x6bc>
 8004c42:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004c46:	4620      	mov	r0, r4
 8004c48:	4629      	mov	r1, r5
 8004c4a:	f7fb ff65 	bl	8000b18 <__aeabi_dcmpeq>
 8004c4e:	b110      	cbz	r0, 8004c56 <_dtoa_r+0x69e>
 8004c50:	f018 0f01 	tst.w	r8, #1
 8004c54:	d10e      	bne.n	8004c74 <_dtoa_r+0x6bc>
 8004c56:	9902      	ldr	r1, [sp, #8]
 8004c58:	4648      	mov	r0, r9
 8004c5a:	f000 fbbd 	bl	80053d8 <_Bfree>
 8004c5e:	2300      	movs	r3, #0
 8004c60:	7033      	strb	r3, [r6, #0]
 8004c62:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8004c64:	3701      	adds	r7, #1
 8004c66:	601f      	str	r7, [r3, #0]
 8004c68:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	f000 824b 	beq.w	8005106 <_dtoa_r+0xb4e>
 8004c70:	601e      	str	r6, [r3, #0]
 8004c72:	e248      	b.n	8005106 <_dtoa_r+0xb4e>
 8004c74:	46b8      	mov	r8, r7
 8004c76:	4633      	mov	r3, r6
 8004c78:	461e      	mov	r6, r3
 8004c7a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004c7e:	2a39      	cmp	r2, #57	@ 0x39
 8004c80:	d106      	bne.n	8004c90 <_dtoa_r+0x6d8>
 8004c82:	459a      	cmp	sl, r3
 8004c84:	d1f8      	bne.n	8004c78 <_dtoa_r+0x6c0>
 8004c86:	2230      	movs	r2, #48	@ 0x30
 8004c88:	f108 0801 	add.w	r8, r8, #1
 8004c8c:	f88a 2000 	strb.w	r2, [sl]
 8004c90:	781a      	ldrb	r2, [r3, #0]
 8004c92:	3201      	adds	r2, #1
 8004c94:	701a      	strb	r2, [r3, #0]
 8004c96:	e7a0      	b.n	8004bda <_dtoa_r+0x622>
 8004c98:	4b6f      	ldr	r3, [pc, #444]	@ (8004e58 <_dtoa_r+0x8a0>)
 8004c9a:	2200      	movs	r2, #0
 8004c9c:	f7fb fcd4 	bl	8000648 <__aeabi_dmul>
 8004ca0:	2200      	movs	r2, #0
 8004ca2:	2300      	movs	r3, #0
 8004ca4:	4604      	mov	r4, r0
 8004ca6:	460d      	mov	r5, r1
 8004ca8:	f7fb ff36 	bl	8000b18 <__aeabi_dcmpeq>
 8004cac:	2800      	cmp	r0, #0
 8004cae:	d09f      	beq.n	8004bf0 <_dtoa_r+0x638>
 8004cb0:	e7d1      	b.n	8004c56 <_dtoa_r+0x69e>
 8004cb2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004cb4:	2a00      	cmp	r2, #0
 8004cb6:	f000 80ea 	beq.w	8004e8e <_dtoa_r+0x8d6>
 8004cba:	9a07      	ldr	r2, [sp, #28]
 8004cbc:	2a01      	cmp	r2, #1
 8004cbe:	f300 80cd 	bgt.w	8004e5c <_dtoa_r+0x8a4>
 8004cc2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8004cc4:	2a00      	cmp	r2, #0
 8004cc6:	f000 80c1 	beq.w	8004e4c <_dtoa_r+0x894>
 8004cca:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8004cce:	9c08      	ldr	r4, [sp, #32]
 8004cd0:	9e00      	ldr	r6, [sp, #0]
 8004cd2:	9a00      	ldr	r2, [sp, #0]
 8004cd4:	441a      	add	r2, r3
 8004cd6:	9200      	str	r2, [sp, #0]
 8004cd8:	9a06      	ldr	r2, [sp, #24]
 8004cda:	2101      	movs	r1, #1
 8004cdc:	441a      	add	r2, r3
 8004cde:	4648      	mov	r0, r9
 8004ce0:	9206      	str	r2, [sp, #24]
 8004ce2:	f000 fc2d 	bl	8005540 <__i2b>
 8004ce6:	4605      	mov	r5, r0
 8004ce8:	b166      	cbz	r6, 8004d04 <_dtoa_r+0x74c>
 8004cea:	9b06      	ldr	r3, [sp, #24]
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	dd09      	ble.n	8004d04 <_dtoa_r+0x74c>
 8004cf0:	42b3      	cmp	r3, r6
 8004cf2:	9a00      	ldr	r2, [sp, #0]
 8004cf4:	bfa8      	it	ge
 8004cf6:	4633      	movge	r3, r6
 8004cf8:	1ad2      	subs	r2, r2, r3
 8004cfa:	9200      	str	r2, [sp, #0]
 8004cfc:	9a06      	ldr	r2, [sp, #24]
 8004cfe:	1af6      	subs	r6, r6, r3
 8004d00:	1ad3      	subs	r3, r2, r3
 8004d02:	9306      	str	r3, [sp, #24]
 8004d04:	9b08      	ldr	r3, [sp, #32]
 8004d06:	b30b      	cbz	r3, 8004d4c <_dtoa_r+0x794>
 8004d08:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	f000 80c6 	beq.w	8004e9c <_dtoa_r+0x8e4>
 8004d10:	2c00      	cmp	r4, #0
 8004d12:	f000 80c0 	beq.w	8004e96 <_dtoa_r+0x8de>
 8004d16:	4629      	mov	r1, r5
 8004d18:	4622      	mov	r2, r4
 8004d1a:	4648      	mov	r0, r9
 8004d1c:	f000 fcc8 	bl	80056b0 <__pow5mult>
 8004d20:	9a02      	ldr	r2, [sp, #8]
 8004d22:	4601      	mov	r1, r0
 8004d24:	4605      	mov	r5, r0
 8004d26:	4648      	mov	r0, r9
 8004d28:	f000 fc20 	bl	800556c <__multiply>
 8004d2c:	9902      	ldr	r1, [sp, #8]
 8004d2e:	4680      	mov	r8, r0
 8004d30:	4648      	mov	r0, r9
 8004d32:	f000 fb51 	bl	80053d8 <_Bfree>
 8004d36:	9b08      	ldr	r3, [sp, #32]
 8004d38:	1b1b      	subs	r3, r3, r4
 8004d3a:	9308      	str	r3, [sp, #32]
 8004d3c:	f000 80b1 	beq.w	8004ea2 <_dtoa_r+0x8ea>
 8004d40:	9a08      	ldr	r2, [sp, #32]
 8004d42:	4641      	mov	r1, r8
 8004d44:	4648      	mov	r0, r9
 8004d46:	f000 fcb3 	bl	80056b0 <__pow5mult>
 8004d4a:	9002      	str	r0, [sp, #8]
 8004d4c:	2101      	movs	r1, #1
 8004d4e:	4648      	mov	r0, r9
 8004d50:	f000 fbf6 	bl	8005540 <__i2b>
 8004d54:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004d56:	4604      	mov	r4, r0
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	f000 81d8 	beq.w	800510e <_dtoa_r+0xb56>
 8004d5e:	461a      	mov	r2, r3
 8004d60:	4601      	mov	r1, r0
 8004d62:	4648      	mov	r0, r9
 8004d64:	f000 fca4 	bl	80056b0 <__pow5mult>
 8004d68:	9b07      	ldr	r3, [sp, #28]
 8004d6a:	2b01      	cmp	r3, #1
 8004d6c:	4604      	mov	r4, r0
 8004d6e:	f300 809f 	bgt.w	8004eb0 <_dtoa_r+0x8f8>
 8004d72:	9b04      	ldr	r3, [sp, #16]
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	f040 8097 	bne.w	8004ea8 <_dtoa_r+0x8f0>
 8004d7a:	9b05      	ldr	r3, [sp, #20]
 8004d7c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	f040 8093 	bne.w	8004eac <_dtoa_r+0x8f4>
 8004d86:	9b05      	ldr	r3, [sp, #20]
 8004d88:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004d8c:	0d1b      	lsrs	r3, r3, #20
 8004d8e:	051b      	lsls	r3, r3, #20
 8004d90:	b133      	cbz	r3, 8004da0 <_dtoa_r+0x7e8>
 8004d92:	9b00      	ldr	r3, [sp, #0]
 8004d94:	3301      	adds	r3, #1
 8004d96:	9300      	str	r3, [sp, #0]
 8004d98:	9b06      	ldr	r3, [sp, #24]
 8004d9a:	3301      	adds	r3, #1
 8004d9c:	9306      	str	r3, [sp, #24]
 8004d9e:	2301      	movs	r3, #1
 8004da0:	9308      	str	r3, [sp, #32]
 8004da2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	f000 81b8 	beq.w	800511a <_dtoa_r+0xb62>
 8004daa:	6923      	ldr	r3, [r4, #16]
 8004dac:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8004db0:	6918      	ldr	r0, [r3, #16]
 8004db2:	f000 fb79 	bl	80054a8 <__hi0bits>
 8004db6:	f1c0 0020 	rsb	r0, r0, #32
 8004dba:	9b06      	ldr	r3, [sp, #24]
 8004dbc:	4418      	add	r0, r3
 8004dbe:	f010 001f 	ands.w	r0, r0, #31
 8004dc2:	f000 8082 	beq.w	8004eca <_dtoa_r+0x912>
 8004dc6:	f1c0 0320 	rsb	r3, r0, #32
 8004dca:	2b04      	cmp	r3, #4
 8004dcc:	dd73      	ble.n	8004eb6 <_dtoa_r+0x8fe>
 8004dce:	9b00      	ldr	r3, [sp, #0]
 8004dd0:	f1c0 001c 	rsb	r0, r0, #28
 8004dd4:	4403      	add	r3, r0
 8004dd6:	9300      	str	r3, [sp, #0]
 8004dd8:	9b06      	ldr	r3, [sp, #24]
 8004dda:	4403      	add	r3, r0
 8004ddc:	4406      	add	r6, r0
 8004dde:	9306      	str	r3, [sp, #24]
 8004de0:	9b00      	ldr	r3, [sp, #0]
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	dd05      	ble.n	8004df2 <_dtoa_r+0x83a>
 8004de6:	9902      	ldr	r1, [sp, #8]
 8004de8:	461a      	mov	r2, r3
 8004dea:	4648      	mov	r0, r9
 8004dec:	f000 fcba 	bl	8005764 <__lshift>
 8004df0:	9002      	str	r0, [sp, #8]
 8004df2:	9b06      	ldr	r3, [sp, #24]
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	dd05      	ble.n	8004e04 <_dtoa_r+0x84c>
 8004df8:	4621      	mov	r1, r4
 8004dfa:	461a      	mov	r2, r3
 8004dfc:	4648      	mov	r0, r9
 8004dfe:	f000 fcb1 	bl	8005764 <__lshift>
 8004e02:	4604      	mov	r4, r0
 8004e04:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d061      	beq.n	8004ece <_dtoa_r+0x916>
 8004e0a:	9802      	ldr	r0, [sp, #8]
 8004e0c:	4621      	mov	r1, r4
 8004e0e:	f000 fd15 	bl	800583c <__mcmp>
 8004e12:	2800      	cmp	r0, #0
 8004e14:	da5b      	bge.n	8004ece <_dtoa_r+0x916>
 8004e16:	2300      	movs	r3, #0
 8004e18:	9902      	ldr	r1, [sp, #8]
 8004e1a:	220a      	movs	r2, #10
 8004e1c:	4648      	mov	r0, r9
 8004e1e:	f000 fafd 	bl	800541c <__multadd>
 8004e22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004e24:	9002      	str	r0, [sp, #8]
 8004e26:	f107 38ff 	add.w	r8, r7, #4294967295
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	f000 8177 	beq.w	800511e <_dtoa_r+0xb66>
 8004e30:	4629      	mov	r1, r5
 8004e32:	2300      	movs	r3, #0
 8004e34:	220a      	movs	r2, #10
 8004e36:	4648      	mov	r0, r9
 8004e38:	f000 faf0 	bl	800541c <__multadd>
 8004e3c:	f1bb 0f00 	cmp.w	fp, #0
 8004e40:	4605      	mov	r5, r0
 8004e42:	dc6f      	bgt.n	8004f24 <_dtoa_r+0x96c>
 8004e44:	9b07      	ldr	r3, [sp, #28]
 8004e46:	2b02      	cmp	r3, #2
 8004e48:	dc49      	bgt.n	8004ede <_dtoa_r+0x926>
 8004e4a:	e06b      	b.n	8004f24 <_dtoa_r+0x96c>
 8004e4c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004e4e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8004e52:	e73c      	b.n	8004cce <_dtoa_r+0x716>
 8004e54:	3fe00000 	.word	0x3fe00000
 8004e58:	40240000 	.word	0x40240000
 8004e5c:	9b03      	ldr	r3, [sp, #12]
 8004e5e:	1e5c      	subs	r4, r3, #1
 8004e60:	9b08      	ldr	r3, [sp, #32]
 8004e62:	42a3      	cmp	r3, r4
 8004e64:	db09      	blt.n	8004e7a <_dtoa_r+0x8c2>
 8004e66:	1b1c      	subs	r4, r3, r4
 8004e68:	9b03      	ldr	r3, [sp, #12]
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	f6bf af30 	bge.w	8004cd0 <_dtoa_r+0x718>
 8004e70:	9b00      	ldr	r3, [sp, #0]
 8004e72:	9a03      	ldr	r2, [sp, #12]
 8004e74:	1a9e      	subs	r6, r3, r2
 8004e76:	2300      	movs	r3, #0
 8004e78:	e72b      	b.n	8004cd2 <_dtoa_r+0x71a>
 8004e7a:	9b08      	ldr	r3, [sp, #32]
 8004e7c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8004e7e:	9408      	str	r4, [sp, #32]
 8004e80:	1ae3      	subs	r3, r4, r3
 8004e82:	441a      	add	r2, r3
 8004e84:	9e00      	ldr	r6, [sp, #0]
 8004e86:	9b03      	ldr	r3, [sp, #12]
 8004e88:	920d      	str	r2, [sp, #52]	@ 0x34
 8004e8a:	2400      	movs	r4, #0
 8004e8c:	e721      	b.n	8004cd2 <_dtoa_r+0x71a>
 8004e8e:	9c08      	ldr	r4, [sp, #32]
 8004e90:	9e00      	ldr	r6, [sp, #0]
 8004e92:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8004e94:	e728      	b.n	8004ce8 <_dtoa_r+0x730>
 8004e96:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8004e9a:	e751      	b.n	8004d40 <_dtoa_r+0x788>
 8004e9c:	9a08      	ldr	r2, [sp, #32]
 8004e9e:	9902      	ldr	r1, [sp, #8]
 8004ea0:	e750      	b.n	8004d44 <_dtoa_r+0x78c>
 8004ea2:	f8cd 8008 	str.w	r8, [sp, #8]
 8004ea6:	e751      	b.n	8004d4c <_dtoa_r+0x794>
 8004ea8:	2300      	movs	r3, #0
 8004eaa:	e779      	b.n	8004da0 <_dtoa_r+0x7e8>
 8004eac:	9b04      	ldr	r3, [sp, #16]
 8004eae:	e777      	b.n	8004da0 <_dtoa_r+0x7e8>
 8004eb0:	2300      	movs	r3, #0
 8004eb2:	9308      	str	r3, [sp, #32]
 8004eb4:	e779      	b.n	8004daa <_dtoa_r+0x7f2>
 8004eb6:	d093      	beq.n	8004de0 <_dtoa_r+0x828>
 8004eb8:	9a00      	ldr	r2, [sp, #0]
 8004eba:	331c      	adds	r3, #28
 8004ebc:	441a      	add	r2, r3
 8004ebe:	9200      	str	r2, [sp, #0]
 8004ec0:	9a06      	ldr	r2, [sp, #24]
 8004ec2:	441a      	add	r2, r3
 8004ec4:	441e      	add	r6, r3
 8004ec6:	9206      	str	r2, [sp, #24]
 8004ec8:	e78a      	b.n	8004de0 <_dtoa_r+0x828>
 8004eca:	4603      	mov	r3, r0
 8004ecc:	e7f4      	b.n	8004eb8 <_dtoa_r+0x900>
 8004ece:	9b03      	ldr	r3, [sp, #12]
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	46b8      	mov	r8, r7
 8004ed4:	dc20      	bgt.n	8004f18 <_dtoa_r+0x960>
 8004ed6:	469b      	mov	fp, r3
 8004ed8:	9b07      	ldr	r3, [sp, #28]
 8004eda:	2b02      	cmp	r3, #2
 8004edc:	dd1e      	ble.n	8004f1c <_dtoa_r+0x964>
 8004ede:	f1bb 0f00 	cmp.w	fp, #0
 8004ee2:	f47f adb1 	bne.w	8004a48 <_dtoa_r+0x490>
 8004ee6:	4621      	mov	r1, r4
 8004ee8:	465b      	mov	r3, fp
 8004eea:	2205      	movs	r2, #5
 8004eec:	4648      	mov	r0, r9
 8004eee:	f000 fa95 	bl	800541c <__multadd>
 8004ef2:	4601      	mov	r1, r0
 8004ef4:	4604      	mov	r4, r0
 8004ef6:	9802      	ldr	r0, [sp, #8]
 8004ef8:	f000 fca0 	bl	800583c <__mcmp>
 8004efc:	2800      	cmp	r0, #0
 8004efe:	f77f ada3 	ble.w	8004a48 <_dtoa_r+0x490>
 8004f02:	4656      	mov	r6, sl
 8004f04:	2331      	movs	r3, #49	@ 0x31
 8004f06:	f806 3b01 	strb.w	r3, [r6], #1
 8004f0a:	f108 0801 	add.w	r8, r8, #1
 8004f0e:	e59f      	b.n	8004a50 <_dtoa_r+0x498>
 8004f10:	9c03      	ldr	r4, [sp, #12]
 8004f12:	46b8      	mov	r8, r7
 8004f14:	4625      	mov	r5, r4
 8004f16:	e7f4      	b.n	8004f02 <_dtoa_r+0x94a>
 8004f18:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8004f1c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	f000 8101 	beq.w	8005126 <_dtoa_r+0xb6e>
 8004f24:	2e00      	cmp	r6, #0
 8004f26:	dd05      	ble.n	8004f34 <_dtoa_r+0x97c>
 8004f28:	4629      	mov	r1, r5
 8004f2a:	4632      	mov	r2, r6
 8004f2c:	4648      	mov	r0, r9
 8004f2e:	f000 fc19 	bl	8005764 <__lshift>
 8004f32:	4605      	mov	r5, r0
 8004f34:	9b08      	ldr	r3, [sp, #32]
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d05c      	beq.n	8004ff4 <_dtoa_r+0xa3c>
 8004f3a:	6869      	ldr	r1, [r5, #4]
 8004f3c:	4648      	mov	r0, r9
 8004f3e:	f000 fa0b 	bl	8005358 <_Balloc>
 8004f42:	4606      	mov	r6, r0
 8004f44:	b928      	cbnz	r0, 8004f52 <_dtoa_r+0x99a>
 8004f46:	4b82      	ldr	r3, [pc, #520]	@ (8005150 <_dtoa_r+0xb98>)
 8004f48:	4602      	mov	r2, r0
 8004f4a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8004f4e:	f7ff bb4a 	b.w	80045e6 <_dtoa_r+0x2e>
 8004f52:	692a      	ldr	r2, [r5, #16]
 8004f54:	3202      	adds	r2, #2
 8004f56:	0092      	lsls	r2, r2, #2
 8004f58:	f105 010c 	add.w	r1, r5, #12
 8004f5c:	300c      	adds	r0, #12
 8004f5e:	f000 ffa3 	bl	8005ea8 <memcpy>
 8004f62:	2201      	movs	r2, #1
 8004f64:	4631      	mov	r1, r6
 8004f66:	4648      	mov	r0, r9
 8004f68:	f000 fbfc 	bl	8005764 <__lshift>
 8004f6c:	f10a 0301 	add.w	r3, sl, #1
 8004f70:	9300      	str	r3, [sp, #0]
 8004f72:	eb0a 030b 	add.w	r3, sl, fp
 8004f76:	9308      	str	r3, [sp, #32]
 8004f78:	9b04      	ldr	r3, [sp, #16]
 8004f7a:	f003 0301 	and.w	r3, r3, #1
 8004f7e:	462f      	mov	r7, r5
 8004f80:	9306      	str	r3, [sp, #24]
 8004f82:	4605      	mov	r5, r0
 8004f84:	9b00      	ldr	r3, [sp, #0]
 8004f86:	9802      	ldr	r0, [sp, #8]
 8004f88:	4621      	mov	r1, r4
 8004f8a:	f103 3bff 	add.w	fp, r3, #4294967295
 8004f8e:	f7ff fa88 	bl	80044a2 <quorem>
 8004f92:	4603      	mov	r3, r0
 8004f94:	3330      	adds	r3, #48	@ 0x30
 8004f96:	9003      	str	r0, [sp, #12]
 8004f98:	4639      	mov	r1, r7
 8004f9a:	9802      	ldr	r0, [sp, #8]
 8004f9c:	9309      	str	r3, [sp, #36]	@ 0x24
 8004f9e:	f000 fc4d 	bl	800583c <__mcmp>
 8004fa2:	462a      	mov	r2, r5
 8004fa4:	9004      	str	r0, [sp, #16]
 8004fa6:	4621      	mov	r1, r4
 8004fa8:	4648      	mov	r0, r9
 8004faa:	f000 fc63 	bl	8005874 <__mdiff>
 8004fae:	68c2      	ldr	r2, [r0, #12]
 8004fb0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004fb2:	4606      	mov	r6, r0
 8004fb4:	bb02      	cbnz	r2, 8004ff8 <_dtoa_r+0xa40>
 8004fb6:	4601      	mov	r1, r0
 8004fb8:	9802      	ldr	r0, [sp, #8]
 8004fba:	f000 fc3f 	bl	800583c <__mcmp>
 8004fbe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004fc0:	4602      	mov	r2, r0
 8004fc2:	4631      	mov	r1, r6
 8004fc4:	4648      	mov	r0, r9
 8004fc6:	920c      	str	r2, [sp, #48]	@ 0x30
 8004fc8:	9309      	str	r3, [sp, #36]	@ 0x24
 8004fca:	f000 fa05 	bl	80053d8 <_Bfree>
 8004fce:	9b07      	ldr	r3, [sp, #28]
 8004fd0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8004fd2:	9e00      	ldr	r6, [sp, #0]
 8004fd4:	ea42 0103 	orr.w	r1, r2, r3
 8004fd8:	9b06      	ldr	r3, [sp, #24]
 8004fda:	4319      	orrs	r1, r3
 8004fdc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004fde:	d10d      	bne.n	8004ffc <_dtoa_r+0xa44>
 8004fe0:	2b39      	cmp	r3, #57	@ 0x39
 8004fe2:	d027      	beq.n	8005034 <_dtoa_r+0xa7c>
 8004fe4:	9a04      	ldr	r2, [sp, #16]
 8004fe6:	2a00      	cmp	r2, #0
 8004fe8:	dd01      	ble.n	8004fee <_dtoa_r+0xa36>
 8004fea:	9b03      	ldr	r3, [sp, #12]
 8004fec:	3331      	adds	r3, #49	@ 0x31
 8004fee:	f88b 3000 	strb.w	r3, [fp]
 8004ff2:	e52e      	b.n	8004a52 <_dtoa_r+0x49a>
 8004ff4:	4628      	mov	r0, r5
 8004ff6:	e7b9      	b.n	8004f6c <_dtoa_r+0x9b4>
 8004ff8:	2201      	movs	r2, #1
 8004ffa:	e7e2      	b.n	8004fc2 <_dtoa_r+0xa0a>
 8004ffc:	9904      	ldr	r1, [sp, #16]
 8004ffe:	2900      	cmp	r1, #0
 8005000:	db04      	blt.n	800500c <_dtoa_r+0xa54>
 8005002:	9807      	ldr	r0, [sp, #28]
 8005004:	4301      	orrs	r1, r0
 8005006:	9806      	ldr	r0, [sp, #24]
 8005008:	4301      	orrs	r1, r0
 800500a:	d120      	bne.n	800504e <_dtoa_r+0xa96>
 800500c:	2a00      	cmp	r2, #0
 800500e:	ddee      	ble.n	8004fee <_dtoa_r+0xa36>
 8005010:	9902      	ldr	r1, [sp, #8]
 8005012:	9300      	str	r3, [sp, #0]
 8005014:	2201      	movs	r2, #1
 8005016:	4648      	mov	r0, r9
 8005018:	f000 fba4 	bl	8005764 <__lshift>
 800501c:	4621      	mov	r1, r4
 800501e:	9002      	str	r0, [sp, #8]
 8005020:	f000 fc0c 	bl	800583c <__mcmp>
 8005024:	2800      	cmp	r0, #0
 8005026:	9b00      	ldr	r3, [sp, #0]
 8005028:	dc02      	bgt.n	8005030 <_dtoa_r+0xa78>
 800502a:	d1e0      	bne.n	8004fee <_dtoa_r+0xa36>
 800502c:	07da      	lsls	r2, r3, #31
 800502e:	d5de      	bpl.n	8004fee <_dtoa_r+0xa36>
 8005030:	2b39      	cmp	r3, #57	@ 0x39
 8005032:	d1da      	bne.n	8004fea <_dtoa_r+0xa32>
 8005034:	2339      	movs	r3, #57	@ 0x39
 8005036:	f88b 3000 	strb.w	r3, [fp]
 800503a:	4633      	mov	r3, r6
 800503c:	461e      	mov	r6, r3
 800503e:	3b01      	subs	r3, #1
 8005040:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8005044:	2a39      	cmp	r2, #57	@ 0x39
 8005046:	d04e      	beq.n	80050e6 <_dtoa_r+0xb2e>
 8005048:	3201      	adds	r2, #1
 800504a:	701a      	strb	r2, [r3, #0]
 800504c:	e501      	b.n	8004a52 <_dtoa_r+0x49a>
 800504e:	2a00      	cmp	r2, #0
 8005050:	dd03      	ble.n	800505a <_dtoa_r+0xaa2>
 8005052:	2b39      	cmp	r3, #57	@ 0x39
 8005054:	d0ee      	beq.n	8005034 <_dtoa_r+0xa7c>
 8005056:	3301      	adds	r3, #1
 8005058:	e7c9      	b.n	8004fee <_dtoa_r+0xa36>
 800505a:	9a00      	ldr	r2, [sp, #0]
 800505c:	9908      	ldr	r1, [sp, #32]
 800505e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8005062:	428a      	cmp	r2, r1
 8005064:	d028      	beq.n	80050b8 <_dtoa_r+0xb00>
 8005066:	9902      	ldr	r1, [sp, #8]
 8005068:	2300      	movs	r3, #0
 800506a:	220a      	movs	r2, #10
 800506c:	4648      	mov	r0, r9
 800506e:	f000 f9d5 	bl	800541c <__multadd>
 8005072:	42af      	cmp	r7, r5
 8005074:	9002      	str	r0, [sp, #8]
 8005076:	f04f 0300 	mov.w	r3, #0
 800507a:	f04f 020a 	mov.w	r2, #10
 800507e:	4639      	mov	r1, r7
 8005080:	4648      	mov	r0, r9
 8005082:	d107      	bne.n	8005094 <_dtoa_r+0xadc>
 8005084:	f000 f9ca 	bl	800541c <__multadd>
 8005088:	4607      	mov	r7, r0
 800508a:	4605      	mov	r5, r0
 800508c:	9b00      	ldr	r3, [sp, #0]
 800508e:	3301      	adds	r3, #1
 8005090:	9300      	str	r3, [sp, #0]
 8005092:	e777      	b.n	8004f84 <_dtoa_r+0x9cc>
 8005094:	f000 f9c2 	bl	800541c <__multadd>
 8005098:	4629      	mov	r1, r5
 800509a:	4607      	mov	r7, r0
 800509c:	2300      	movs	r3, #0
 800509e:	220a      	movs	r2, #10
 80050a0:	4648      	mov	r0, r9
 80050a2:	f000 f9bb 	bl	800541c <__multadd>
 80050a6:	4605      	mov	r5, r0
 80050a8:	e7f0      	b.n	800508c <_dtoa_r+0xad4>
 80050aa:	f1bb 0f00 	cmp.w	fp, #0
 80050ae:	bfcc      	ite	gt
 80050b0:	465e      	movgt	r6, fp
 80050b2:	2601      	movle	r6, #1
 80050b4:	4456      	add	r6, sl
 80050b6:	2700      	movs	r7, #0
 80050b8:	9902      	ldr	r1, [sp, #8]
 80050ba:	9300      	str	r3, [sp, #0]
 80050bc:	2201      	movs	r2, #1
 80050be:	4648      	mov	r0, r9
 80050c0:	f000 fb50 	bl	8005764 <__lshift>
 80050c4:	4621      	mov	r1, r4
 80050c6:	9002      	str	r0, [sp, #8]
 80050c8:	f000 fbb8 	bl	800583c <__mcmp>
 80050cc:	2800      	cmp	r0, #0
 80050ce:	dcb4      	bgt.n	800503a <_dtoa_r+0xa82>
 80050d0:	d102      	bne.n	80050d8 <_dtoa_r+0xb20>
 80050d2:	9b00      	ldr	r3, [sp, #0]
 80050d4:	07db      	lsls	r3, r3, #31
 80050d6:	d4b0      	bmi.n	800503a <_dtoa_r+0xa82>
 80050d8:	4633      	mov	r3, r6
 80050da:	461e      	mov	r6, r3
 80050dc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80050e0:	2a30      	cmp	r2, #48	@ 0x30
 80050e2:	d0fa      	beq.n	80050da <_dtoa_r+0xb22>
 80050e4:	e4b5      	b.n	8004a52 <_dtoa_r+0x49a>
 80050e6:	459a      	cmp	sl, r3
 80050e8:	d1a8      	bne.n	800503c <_dtoa_r+0xa84>
 80050ea:	2331      	movs	r3, #49	@ 0x31
 80050ec:	f108 0801 	add.w	r8, r8, #1
 80050f0:	f88a 3000 	strb.w	r3, [sl]
 80050f4:	e4ad      	b.n	8004a52 <_dtoa_r+0x49a>
 80050f6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80050f8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8005154 <_dtoa_r+0xb9c>
 80050fc:	b11b      	cbz	r3, 8005106 <_dtoa_r+0xb4e>
 80050fe:	f10a 0308 	add.w	r3, sl, #8
 8005102:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8005104:	6013      	str	r3, [r2, #0]
 8005106:	4650      	mov	r0, sl
 8005108:	b017      	add	sp, #92	@ 0x5c
 800510a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800510e:	9b07      	ldr	r3, [sp, #28]
 8005110:	2b01      	cmp	r3, #1
 8005112:	f77f ae2e 	ble.w	8004d72 <_dtoa_r+0x7ba>
 8005116:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005118:	9308      	str	r3, [sp, #32]
 800511a:	2001      	movs	r0, #1
 800511c:	e64d      	b.n	8004dba <_dtoa_r+0x802>
 800511e:	f1bb 0f00 	cmp.w	fp, #0
 8005122:	f77f aed9 	ble.w	8004ed8 <_dtoa_r+0x920>
 8005126:	4656      	mov	r6, sl
 8005128:	9802      	ldr	r0, [sp, #8]
 800512a:	4621      	mov	r1, r4
 800512c:	f7ff f9b9 	bl	80044a2 <quorem>
 8005130:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8005134:	f806 3b01 	strb.w	r3, [r6], #1
 8005138:	eba6 020a 	sub.w	r2, r6, sl
 800513c:	4593      	cmp	fp, r2
 800513e:	ddb4      	ble.n	80050aa <_dtoa_r+0xaf2>
 8005140:	9902      	ldr	r1, [sp, #8]
 8005142:	2300      	movs	r3, #0
 8005144:	220a      	movs	r2, #10
 8005146:	4648      	mov	r0, r9
 8005148:	f000 f968 	bl	800541c <__multadd>
 800514c:	9002      	str	r0, [sp, #8]
 800514e:	e7eb      	b.n	8005128 <_dtoa_r+0xb70>
 8005150:	080079a8 	.word	0x080079a8
 8005154:	0800792c 	.word	0x0800792c

08005158 <_free_r>:
 8005158:	b538      	push	{r3, r4, r5, lr}
 800515a:	4605      	mov	r5, r0
 800515c:	2900      	cmp	r1, #0
 800515e:	d041      	beq.n	80051e4 <_free_r+0x8c>
 8005160:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005164:	1f0c      	subs	r4, r1, #4
 8005166:	2b00      	cmp	r3, #0
 8005168:	bfb8      	it	lt
 800516a:	18e4      	addlt	r4, r4, r3
 800516c:	f000 f8e8 	bl	8005340 <__malloc_lock>
 8005170:	4a1d      	ldr	r2, [pc, #116]	@ (80051e8 <_free_r+0x90>)
 8005172:	6813      	ldr	r3, [r2, #0]
 8005174:	b933      	cbnz	r3, 8005184 <_free_r+0x2c>
 8005176:	6063      	str	r3, [r4, #4]
 8005178:	6014      	str	r4, [r2, #0]
 800517a:	4628      	mov	r0, r5
 800517c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005180:	f000 b8e4 	b.w	800534c <__malloc_unlock>
 8005184:	42a3      	cmp	r3, r4
 8005186:	d908      	bls.n	800519a <_free_r+0x42>
 8005188:	6820      	ldr	r0, [r4, #0]
 800518a:	1821      	adds	r1, r4, r0
 800518c:	428b      	cmp	r3, r1
 800518e:	bf01      	itttt	eq
 8005190:	6819      	ldreq	r1, [r3, #0]
 8005192:	685b      	ldreq	r3, [r3, #4]
 8005194:	1809      	addeq	r1, r1, r0
 8005196:	6021      	streq	r1, [r4, #0]
 8005198:	e7ed      	b.n	8005176 <_free_r+0x1e>
 800519a:	461a      	mov	r2, r3
 800519c:	685b      	ldr	r3, [r3, #4]
 800519e:	b10b      	cbz	r3, 80051a4 <_free_r+0x4c>
 80051a0:	42a3      	cmp	r3, r4
 80051a2:	d9fa      	bls.n	800519a <_free_r+0x42>
 80051a4:	6811      	ldr	r1, [r2, #0]
 80051a6:	1850      	adds	r0, r2, r1
 80051a8:	42a0      	cmp	r0, r4
 80051aa:	d10b      	bne.n	80051c4 <_free_r+0x6c>
 80051ac:	6820      	ldr	r0, [r4, #0]
 80051ae:	4401      	add	r1, r0
 80051b0:	1850      	adds	r0, r2, r1
 80051b2:	4283      	cmp	r3, r0
 80051b4:	6011      	str	r1, [r2, #0]
 80051b6:	d1e0      	bne.n	800517a <_free_r+0x22>
 80051b8:	6818      	ldr	r0, [r3, #0]
 80051ba:	685b      	ldr	r3, [r3, #4]
 80051bc:	6053      	str	r3, [r2, #4]
 80051be:	4408      	add	r0, r1
 80051c0:	6010      	str	r0, [r2, #0]
 80051c2:	e7da      	b.n	800517a <_free_r+0x22>
 80051c4:	d902      	bls.n	80051cc <_free_r+0x74>
 80051c6:	230c      	movs	r3, #12
 80051c8:	602b      	str	r3, [r5, #0]
 80051ca:	e7d6      	b.n	800517a <_free_r+0x22>
 80051cc:	6820      	ldr	r0, [r4, #0]
 80051ce:	1821      	adds	r1, r4, r0
 80051d0:	428b      	cmp	r3, r1
 80051d2:	bf04      	itt	eq
 80051d4:	6819      	ldreq	r1, [r3, #0]
 80051d6:	685b      	ldreq	r3, [r3, #4]
 80051d8:	6063      	str	r3, [r4, #4]
 80051da:	bf04      	itt	eq
 80051dc:	1809      	addeq	r1, r1, r0
 80051de:	6021      	streq	r1, [r4, #0]
 80051e0:	6054      	str	r4, [r2, #4]
 80051e2:	e7ca      	b.n	800517a <_free_r+0x22>
 80051e4:	bd38      	pop	{r3, r4, r5, pc}
 80051e6:	bf00      	nop
 80051e8:	20001d9c 	.word	0x20001d9c

080051ec <malloc>:
 80051ec:	4b02      	ldr	r3, [pc, #8]	@ (80051f8 <malloc+0xc>)
 80051ee:	4601      	mov	r1, r0
 80051f0:	6818      	ldr	r0, [r3, #0]
 80051f2:	f000 b825 	b.w	8005240 <_malloc_r>
 80051f6:	bf00      	nop
 80051f8:	20000028 	.word	0x20000028

080051fc <sbrk_aligned>:
 80051fc:	b570      	push	{r4, r5, r6, lr}
 80051fe:	4e0f      	ldr	r6, [pc, #60]	@ (800523c <sbrk_aligned+0x40>)
 8005200:	460c      	mov	r4, r1
 8005202:	6831      	ldr	r1, [r6, #0]
 8005204:	4605      	mov	r5, r0
 8005206:	b911      	cbnz	r1, 800520e <sbrk_aligned+0x12>
 8005208:	f000 fe3e 	bl	8005e88 <_sbrk_r>
 800520c:	6030      	str	r0, [r6, #0]
 800520e:	4621      	mov	r1, r4
 8005210:	4628      	mov	r0, r5
 8005212:	f000 fe39 	bl	8005e88 <_sbrk_r>
 8005216:	1c43      	adds	r3, r0, #1
 8005218:	d103      	bne.n	8005222 <sbrk_aligned+0x26>
 800521a:	f04f 34ff 	mov.w	r4, #4294967295
 800521e:	4620      	mov	r0, r4
 8005220:	bd70      	pop	{r4, r5, r6, pc}
 8005222:	1cc4      	adds	r4, r0, #3
 8005224:	f024 0403 	bic.w	r4, r4, #3
 8005228:	42a0      	cmp	r0, r4
 800522a:	d0f8      	beq.n	800521e <sbrk_aligned+0x22>
 800522c:	1a21      	subs	r1, r4, r0
 800522e:	4628      	mov	r0, r5
 8005230:	f000 fe2a 	bl	8005e88 <_sbrk_r>
 8005234:	3001      	adds	r0, #1
 8005236:	d1f2      	bne.n	800521e <sbrk_aligned+0x22>
 8005238:	e7ef      	b.n	800521a <sbrk_aligned+0x1e>
 800523a:	bf00      	nop
 800523c:	20001d98 	.word	0x20001d98

08005240 <_malloc_r>:
 8005240:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005244:	1ccd      	adds	r5, r1, #3
 8005246:	f025 0503 	bic.w	r5, r5, #3
 800524a:	3508      	adds	r5, #8
 800524c:	2d0c      	cmp	r5, #12
 800524e:	bf38      	it	cc
 8005250:	250c      	movcc	r5, #12
 8005252:	2d00      	cmp	r5, #0
 8005254:	4606      	mov	r6, r0
 8005256:	db01      	blt.n	800525c <_malloc_r+0x1c>
 8005258:	42a9      	cmp	r1, r5
 800525a:	d904      	bls.n	8005266 <_malloc_r+0x26>
 800525c:	230c      	movs	r3, #12
 800525e:	6033      	str	r3, [r6, #0]
 8005260:	2000      	movs	r0, #0
 8005262:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005266:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800533c <_malloc_r+0xfc>
 800526a:	f000 f869 	bl	8005340 <__malloc_lock>
 800526e:	f8d8 3000 	ldr.w	r3, [r8]
 8005272:	461c      	mov	r4, r3
 8005274:	bb44      	cbnz	r4, 80052c8 <_malloc_r+0x88>
 8005276:	4629      	mov	r1, r5
 8005278:	4630      	mov	r0, r6
 800527a:	f7ff ffbf 	bl	80051fc <sbrk_aligned>
 800527e:	1c43      	adds	r3, r0, #1
 8005280:	4604      	mov	r4, r0
 8005282:	d158      	bne.n	8005336 <_malloc_r+0xf6>
 8005284:	f8d8 4000 	ldr.w	r4, [r8]
 8005288:	4627      	mov	r7, r4
 800528a:	2f00      	cmp	r7, #0
 800528c:	d143      	bne.n	8005316 <_malloc_r+0xd6>
 800528e:	2c00      	cmp	r4, #0
 8005290:	d04b      	beq.n	800532a <_malloc_r+0xea>
 8005292:	6823      	ldr	r3, [r4, #0]
 8005294:	4639      	mov	r1, r7
 8005296:	4630      	mov	r0, r6
 8005298:	eb04 0903 	add.w	r9, r4, r3
 800529c:	f000 fdf4 	bl	8005e88 <_sbrk_r>
 80052a0:	4581      	cmp	r9, r0
 80052a2:	d142      	bne.n	800532a <_malloc_r+0xea>
 80052a4:	6821      	ldr	r1, [r4, #0]
 80052a6:	1a6d      	subs	r5, r5, r1
 80052a8:	4629      	mov	r1, r5
 80052aa:	4630      	mov	r0, r6
 80052ac:	f7ff ffa6 	bl	80051fc <sbrk_aligned>
 80052b0:	3001      	adds	r0, #1
 80052b2:	d03a      	beq.n	800532a <_malloc_r+0xea>
 80052b4:	6823      	ldr	r3, [r4, #0]
 80052b6:	442b      	add	r3, r5
 80052b8:	6023      	str	r3, [r4, #0]
 80052ba:	f8d8 3000 	ldr.w	r3, [r8]
 80052be:	685a      	ldr	r2, [r3, #4]
 80052c0:	bb62      	cbnz	r2, 800531c <_malloc_r+0xdc>
 80052c2:	f8c8 7000 	str.w	r7, [r8]
 80052c6:	e00f      	b.n	80052e8 <_malloc_r+0xa8>
 80052c8:	6822      	ldr	r2, [r4, #0]
 80052ca:	1b52      	subs	r2, r2, r5
 80052cc:	d420      	bmi.n	8005310 <_malloc_r+0xd0>
 80052ce:	2a0b      	cmp	r2, #11
 80052d0:	d917      	bls.n	8005302 <_malloc_r+0xc2>
 80052d2:	1961      	adds	r1, r4, r5
 80052d4:	42a3      	cmp	r3, r4
 80052d6:	6025      	str	r5, [r4, #0]
 80052d8:	bf18      	it	ne
 80052da:	6059      	strne	r1, [r3, #4]
 80052dc:	6863      	ldr	r3, [r4, #4]
 80052de:	bf08      	it	eq
 80052e0:	f8c8 1000 	streq.w	r1, [r8]
 80052e4:	5162      	str	r2, [r4, r5]
 80052e6:	604b      	str	r3, [r1, #4]
 80052e8:	4630      	mov	r0, r6
 80052ea:	f000 f82f 	bl	800534c <__malloc_unlock>
 80052ee:	f104 000b 	add.w	r0, r4, #11
 80052f2:	1d23      	adds	r3, r4, #4
 80052f4:	f020 0007 	bic.w	r0, r0, #7
 80052f8:	1ac2      	subs	r2, r0, r3
 80052fa:	bf1c      	itt	ne
 80052fc:	1a1b      	subne	r3, r3, r0
 80052fe:	50a3      	strne	r3, [r4, r2]
 8005300:	e7af      	b.n	8005262 <_malloc_r+0x22>
 8005302:	6862      	ldr	r2, [r4, #4]
 8005304:	42a3      	cmp	r3, r4
 8005306:	bf0c      	ite	eq
 8005308:	f8c8 2000 	streq.w	r2, [r8]
 800530c:	605a      	strne	r2, [r3, #4]
 800530e:	e7eb      	b.n	80052e8 <_malloc_r+0xa8>
 8005310:	4623      	mov	r3, r4
 8005312:	6864      	ldr	r4, [r4, #4]
 8005314:	e7ae      	b.n	8005274 <_malloc_r+0x34>
 8005316:	463c      	mov	r4, r7
 8005318:	687f      	ldr	r7, [r7, #4]
 800531a:	e7b6      	b.n	800528a <_malloc_r+0x4a>
 800531c:	461a      	mov	r2, r3
 800531e:	685b      	ldr	r3, [r3, #4]
 8005320:	42a3      	cmp	r3, r4
 8005322:	d1fb      	bne.n	800531c <_malloc_r+0xdc>
 8005324:	2300      	movs	r3, #0
 8005326:	6053      	str	r3, [r2, #4]
 8005328:	e7de      	b.n	80052e8 <_malloc_r+0xa8>
 800532a:	230c      	movs	r3, #12
 800532c:	6033      	str	r3, [r6, #0]
 800532e:	4630      	mov	r0, r6
 8005330:	f000 f80c 	bl	800534c <__malloc_unlock>
 8005334:	e794      	b.n	8005260 <_malloc_r+0x20>
 8005336:	6005      	str	r5, [r0, #0]
 8005338:	e7d6      	b.n	80052e8 <_malloc_r+0xa8>
 800533a:	bf00      	nop
 800533c:	20001d9c 	.word	0x20001d9c

08005340 <__malloc_lock>:
 8005340:	4801      	ldr	r0, [pc, #4]	@ (8005348 <__malloc_lock+0x8>)
 8005342:	f7ff b8ac 	b.w	800449e <__retarget_lock_acquire_recursive>
 8005346:	bf00      	nop
 8005348:	20001d94 	.word	0x20001d94

0800534c <__malloc_unlock>:
 800534c:	4801      	ldr	r0, [pc, #4]	@ (8005354 <__malloc_unlock+0x8>)
 800534e:	f7ff b8a7 	b.w	80044a0 <__retarget_lock_release_recursive>
 8005352:	bf00      	nop
 8005354:	20001d94 	.word	0x20001d94

08005358 <_Balloc>:
 8005358:	b570      	push	{r4, r5, r6, lr}
 800535a:	69c6      	ldr	r6, [r0, #28]
 800535c:	4604      	mov	r4, r0
 800535e:	460d      	mov	r5, r1
 8005360:	b976      	cbnz	r6, 8005380 <_Balloc+0x28>
 8005362:	2010      	movs	r0, #16
 8005364:	f7ff ff42 	bl	80051ec <malloc>
 8005368:	4602      	mov	r2, r0
 800536a:	61e0      	str	r0, [r4, #28]
 800536c:	b920      	cbnz	r0, 8005378 <_Balloc+0x20>
 800536e:	4b18      	ldr	r3, [pc, #96]	@ (80053d0 <_Balloc+0x78>)
 8005370:	4818      	ldr	r0, [pc, #96]	@ (80053d4 <_Balloc+0x7c>)
 8005372:	216b      	movs	r1, #107	@ 0x6b
 8005374:	f000 fda6 	bl	8005ec4 <__assert_func>
 8005378:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800537c:	6006      	str	r6, [r0, #0]
 800537e:	60c6      	str	r6, [r0, #12]
 8005380:	69e6      	ldr	r6, [r4, #28]
 8005382:	68f3      	ldr	r3, [r6, #12]
 8005384:	b183      	cbz	r3, 80053a8 <_Balloc+0x50>
 8005386:	69e3      	ldr	r3, [r4, #28]
 8005388:	68db      	ldr	r3, [r3, #12]
 800538a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800538e:	b9b8      	cbnz	r0, 80053c0 <_Balloc+0x68>
 8005390:	2101      	movs	r1, #1
 8005392:	fa01 f605 	lsl.w	r6, r1, r5
 8005396:	1d72      	adds	r2, r6, #5
 8005398:	0092      	lsls	r2, r2, #2
 800539a:	4620      	mov	r0, r4
 800539c:	f000 fdb0 	bl	8005f00 <_calloc_r>
 80053a0:	b160      	cbz	r0, 80053bc <_Balloc+0x64>
 80053a2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80053a6:	e00e      	b.n	80053c6 <_Balloc+0x6e>
 80053a8:	2221      	movs	r2, #33	@ 0x21
 80053aa:	2104      	movs	r1, #4
 80053ac:	4620      	mov	r0, r4
 80053ae:	f000 fda7 	bl	8005f00 <_calloc_r>
 80053b2:	69e3      	ldr	r3, [r4, #28]
 80053b4:	60f0      	str	r0, [r6, #12]
 80053b6:	68db      	ldr	r3, [r3, #12]
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d1e4      	bne.n	8005386 <_Balloc+0x2e>
 80053bc:	2000      	movs	r0, #0
 80053be:	bd70      	pop	{r4, r5, r6, pc}
 80053c0:	6802      	ldr	r2, [r0, #0]
 80053c2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80053c6:	2300      	movs	r3, #0
 80053c8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80053cc:	e7f7      	b.n	80053be <_Balloc+0x66>
 80053ce:	bf00      	nop
 80053d0:	08007939 	.word	0x08007939
 80053d4:	080079b9 	.word	0x080079b9

080053d8 <_Bfree>:
 80053d8:	b570      	push	{r4, r5, r6, lr}
 80053da:	69c6      	ldr	r6, [r0, #28]
 80053dc:	4605      	mov	r5, r0
 80053de:	460c      	mov	r4, r1
 80053e0:	b976      	cbnz	r6, 8005400 <_Bfree+0x28>
 80053e2:	2010      	movs	r0, #16
 80053e4:	f7ff ff02 	bl	80051ec <malloc>
 80053e8:	4602      	mov	r2, r0
 80053ea:	61e8      	str	r0, [r5, #28]
 80053ec:	b920      	cbnz	r0, 80053f8 <_Bfree+0x20>
 80053ee:	4b09      	ldr	r3, [pc, #36]	@ (8005414 <_Bfree+0x3c>)
 80053f0:	4809      	ldr	r0, [pc, #36]	@ (8005418 <_Bfree+0x40>)
 80053f2:	218f      	movs	r1, #143	@ 0x8f
 80053f4:	f000 fd66 	bl	8005ec4 <__assert_func>
 80053f8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80053fc:	6006      	str	r6, [r0, #0]
 80053fe:	60c6      	str	r6, [r0, #12]
 8005400:	b13c      	cbz	r4, 8005412 <_Bfree+0x3a>
 8005402:	69eb      	ldr	r3, [r5, #28]
 8005404:	6862      	ldr	r2, [r4, #4]
 8005406:	68db      	ldr	r3, [r3, #12]
 8005408:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800540c:	6021      	str	r1, [r4, #0]
 800540e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005412:	bd70      	pop	{r4, r5, r6, pc}
 8005414:	08007939 	.word	0x08007939
 8005418:	080079b9 	.word	0x080079b9

0800541c <__multadd>:
 800541c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005420:	690d      	ldr	r5, [r1, #16]
 8005422:	4607      	mov	r7, r0
 8005424:	460c      	mov	r4, r1
 8005426:	461e      	mov	r6, r3
 8005428:	f101 0c14 	add.w	ip, r1, #20
 800542c:	2000      	movs	r0, #0
 800542e:	f8dc 3000 	ldr.w	r3, [ip]
 8005432:	b299      	uxth	r1, r3
 8005434:	fb02 6101 	mla	r1, r2, r1, r6
 8005438:	0c1e      	lsrs	r6, r3, #16
 800543a:	0c0b      	lsrs	r3, r1, #16
 800543c:	fb02 3306 	mla	r3, r2, r6, r3
 8005440:	b289      	uxth	r1, r1
 8005442:	3001      	adds	r0, #1
 8005444:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005448:	4285      	cmp	r5, r0
 800544a:	f84c 1b04 	str.w	r1, [ip], #4
 800544e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005452:	dcec      	bgt.n	800542e <__multadd+0x12>
 8005454:	b30e      	cbz	r6, 800549a <__multadd+0x7e>
 8005456:	68a3      	ldr	r3, [r4, #8]
 8005458:	42ab      	cmp	r3, r5
 800545a:	dc19      	bgt.n	8005490 <__multadd+0x74>
 800545c:	6861      	ldr	r1, [r4, #4]
 800545e:	4638      	mov	r0, r7
 8005460:	3101      	adds	r1, #1
 8005462:	f7ff ff79 	bl	8005358 <_Balloc>
 8005466:	4680      	mov	r8, r0
 8005468:	b928      	cbnz	r0, 8005476 <__multadd+0x5a>
 800546a:	4602      	mov	r2, r0
 800546c:	4b0c      	ldr	r3, [pc, #48]	@ (80054a0 <__multadd+0x84>)
 800546e:	480d      	ldr	r0, [pc, #52]	@ (80054a4 <__multadd+0x88>)
 8005470:	21ba      	movs	r1, #186	@ 0xba
 8005472:	f000 fd27 	bl	8005ec4 <__assert_func>
 8005476:	6922      	ldr	r2, [r4, #16]
 8005478:	3202      	adds	r2, #2
 800547a:	f104 010c 	add.w	r1, r4, #12
 800547e:	0092      	lsls	r2, r2, #2
 8005480:	300c      	adds	r0, #12
 8005482:	f000 fd11 	bl	8005ea8 <memcpy>
 8005486:	4621      	mov	r1, r4
 8005488:	4638      	mov	r0, r7
 800548a:	f7ff ffa5 	bl	80053d8 <_Bfree>
 800548e:	4644      	mov	r4, r8
 8005490:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005494:	3501      	adds	r5, #1
 8005496:	615e      	str	r6, [r3, #20]
 8005498:	6125      	str	r5, [r4, #16]
 800549a:	4620      	mov	r0, r4
 800549c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80054a0:	080079a8 	.word	0x080079a8
 80054a4:	080079b9 	.word	0x080079b9

080054a8 <__hi0bits>:
 80054a8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80054ac:	4603      	mov	r3, r0
 80054ae:	bf36      	itet	cc
 80054b0:	0403      	lslcc	r3, r0, #16
 80054b2:	2000      	movcs	r0, #0
 80054b4:	2010      	movcc	r0, #16
 80054b6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80054ba:	bf3c      	itt	cc
 80054bc:	021b      	lslcc	r3, r3, #8
 80054be:	3008      	addcc	r0, #8
 80054c0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80054c4:	bf3c      	itt	cc
 80054c6:	011b      	lslcc	r3, r3, #4
 80054c8:	3004      	addcc	r0, #4
 80054ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80054ce:	bf3c      	itt	cc
 80054d0:	009b      	lslcc	r3, r3, #2
 80054d2:	3002      	addcc	r0, #2
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	db05      	blt.n	80054e4 <__hi0bits+0x3c>
 80054d8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80054dc:	f100 0001 	add.w	r0, r0, #1
 80054e0:	bf08      	it	eq
 80054e2:	2020      	moveq	r0, #32
 80054e4:	4770      	bx	lr

080054e6 <__lo0bits>:
 80054e6:	6803      	ldr	r3, [r0, #0]
 80054e8:	4602      	mov	r2, r0
 80054ea:	f013 0007 	ands.w	r0, r3, #7
 80054ee:	d00b      	beq.n	8005508 <__lo0bits+0x22>
 80054f0:	07d9      	lsls	r1, r3, #31
 80054f2:	d421      	bmi.n	8005538 <__lo0bits+0x52>
 80054f4:	0798      	lsls	r0, r3, #30
 80054f6:	bf49      	itett	mi
 80054f8:	085b      	lsrmi	r3, r3, #1
 80054fa:	089b      	lsrpl	r3, r3, #2
 80054fc:	2001      	movmi	r0, #1
 80054fe:	6013      	strmi	r3, [r2, #0]
 8005500:	bf5c      	itt	pl
 8005502:	6013      	strpl	r3, [r2, #0]
 8005504:	2002      	movpl	r0, #2
 8005506:	4770      	bx	lr
 8005508:	b299      	uxth	r1, r3
 800550a:	b909      	cbnz	r1, 8005510 <__lo0bits+0x2a>
 800550c:	0c1b      	lsrs	r3, r3, #16
 800550e:	2010      	movs	r0, #16
 8005510:	b2d9      	uxtb	r1, r3
 8005512:	b909      	cbnz	r1, 8005518 <__lo0bits+0x32>
 8005514:	3008      	adds	r0, #8
 8005516:	0a1b      	lsrs	r3, r3, #8
 8005518:	0719      	lsls	r1, r3, #28
 800551a:	bf04      	itt	eq
 800551c:	091b      	lsreq	r3, r3, #4
 800551e:	3004      	addeq	r0, #4
 8005520:	0799      	lsls	r1, r3, #30
 8005522:	bf04      	itt	eq
 8005524:	089b      	lsreq	r3, r3, #2
 8005526:	3002      	addeq	r0, #2
 8005528:	07d9      	lsls	r1, r3, #31
 800552a:	d403      	bmi.n	8005534 <__lo0bits+0x4e>
 800552c:	085b      	lsrs	r3, r3, #1
 800552e:	f100 0001 	add.w	r0, r0, #1
 8005532:	d003      	beq.n	800553c <__lo0bits+0x56>
 8005534:	6013      	str	r3, [r2, #0]
 8005536:	4770      	bx	lr
 8005538:	2000      	movs	r0, #0
 800553a:	4770      	bx	lr
 800553c:	2020      	movs	r0, #32
 800553e:	4770      	bx	lr

08005540 <__i2b>:
 8005540:	b510      	push	{r4, lr}
 8005542:	460c      	mov	r4, r1
 8005544:	2101      	movs	r1, #1
 8005546:	f7ff ff07 	bl	8005358 <_Balloc>
 800554a:	4602      	mov	r2, r0
 800554c:	b928      	cbnz	r0, 800555a <__i2b+0x1a>
 800554e:	4b05      	ldr	r3, [pc, #20]	@ (8005564 <__i2b+0x24>)
 8005550:	4805      	ldr	r0, [pc, #20]	@ (8005568 <__i2b+0x28>)
 8005552:	f240 1145 	movw	r1, #325	@ 0x145
 8005556:	f000 fcb5 	bl	8005ec4 <__assert_func>
 800555a:	2301      	movs	r3, #1
 800555c:	6144      	str	r4, [r0, #20]
 800555e:	6103      	str	r3, [r0, #16]
 8005560:	bd10      	pop	{r4, pc}
 8005562:	bf00      	nop
 8005564:	080079a8 	.word	0x080079a8
 8005568:	080079b9 	.word	0x080079b9

0800556c <__multiply>:
 800556c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005570:	4617      	mov	r7, r2
 8005572:	690a      	ldr	r2, [r1, #16]
 8005574:	693b      	ldr	r3, [r7, #16]
 8005576:	429a      	cmp	r2, r3
 8005578:	bfa8      	it	ge
 800557a:	463b      	movge	r3, r7
 800557c:	4689      	mov	r9, r1
 800557e:	bfa4      	itt	ge
 8005580:	460f      	movge	r7, r1
 8005582:	4699      	movge	r9, r3
 8005584:	693d      	ldr	r5, [r7, #16]
 8005586:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800558a:	68bb      	ldr	r3, [r7, #8]
 800558c:	6879      	ldr	r1, [r7, #4]
 800558e:	eb05 060a 	add.w	r6, r5, sl
 8005592:	42b3      	cmp	r3, r6
 8005594:	b085      	sub	sp, #20
 8005596:	bfb8      	it	lt
 8005598:	3101      	addlt	r1, #1
 800559a:	f7ff fedd 	bl	8005358 <_Balloc>
 800559e:	b930      	cbnz	r0, 80055ae <__multiply+0x42>
 80055a0:	4602      	mov	r2, r0
 80055a2:	4b41      	ldr	r3, [pc, #260]	@ (80056a8 <__multiply+0x13c>)
 80055a4:	4841      	ldr	r0, [pc, #260]	@ (80056ac <__multiply+0x140>)
 80055a6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80055aa:	f000 fc8b 	bl	8005ec4 <__assert_func>
 80055ae:	f100 0414 	add.w	r4, r0, #20
 80055b2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80055b6:	4623      	mov	r3, r4
 80055b8:	2200      	movs	r2, #0
 80055ba:	4573      	cmp	r3, lr
 80055bc:	d320      	bcc.n	8005600 <__multiply+0x94>
 80055be:	f107 0814 	add.w	r8, r7, #20
 80055c2:	f109 0114 	add.w	r1, r9, #20
 80055c6:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80055ca:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80055ce:	9302      	str	r3, [sp, #8]
 80055d0:	1beb      	subs	r3, r5, r7
 80055d2:	3b15      	subs	r3, #21
 80055d4:	f023 0303 	bic.w	r3, r3, #3
 80055d8:	3304      	adds	r3, #4
 80055da:	3715      	adds	r7, #21
 80055dc:	42bd      	cmp	r5, r7
 80055de:	bf38      	it	cc
 80055e0:	2304      	movcc	r3, #4
 80055e2:	9301      	str	r3, [sp, #4]
 80055e4:	9b02      	ldr	r3, [sp, #8]
 80055e6:	9103      	str	r1, [sp, #12]
 80055e8:	428b      	cmp	r3, r1
 80055ea:	d80c      	bhi.n	8005606 <__multiply+0x9a>
 80055ec:	2e00      	cmp	r6, #0
 80055ee:	dd03      	ble.n	80055f8 <__multiply+0x8c>
 80055f0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d055      	beq.n	80056a4 <__multiply+0x138>
 80055f8:	6106      	str	r6, [r0, #16]
 80055fa:	b005      	add	sp, #20
 80055fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005600:	f843 2b04 	str.w	r2, [r3], #4
 8005604:	e7d9      	b.n	80055ba <__multiply+0x4e>
 8005606:	f8b1 a000 	ldrh.w	sl, [r1]
 800560a:	f1ba 0f00 	cmp.w	sl, #0
 800560e:	d01f      	beq.n	8005650 <__multiply+0xe4>
 8005610:	46c4      	mov	ip, r8
 8005612:	46a1      	mov	r9, r4
 8005614:	2700      	movs	r7, #0
 8005616:	f85c 2b04 	ldr.w	r2, [ip], #4
 800561a:	f8d9 3000 	ldr.w	r3, [r9]
 800561e:	fa1f fb82 	uxth.w	fp, r2
 8005622:	b29b      	uxth	r3, r3
 8005624:	fb0a 330b 	mla	r3, sl, fp, r3
 8005628:	443b      	add	r3, r7
 800562a:	f8d9 7000 	ldr.w	r7, [r9]
 800562e:	0c12      	lsrs	r2, r2, #16
 8005630:	0c3f      	lsrs	r7, r7, #16
 8005632:	fb0a 7202 	mla	r2, sl, r2, r7
 8005636:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800563a:	b29b      	uxth	r3, r3
 800563c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005640:	4565      	cmp	r5, ip
 8005642:	f849 3b04 	str.w	r3, [r9], #4
 8005646:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800564a:	d8e4      	bhi.n	8005616 <__multiply+0xaa>
 800564c:	9b01      	ldr	r3, [sp, #4]
 800564e:	50e7      	str	r7, [r4, r3]
 8005650:	9b03      	ldr	r3, [sp, #12]
 8005652:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8005656:	3104      	adds	r1, #4
 8005658:	f1b9 0f00 	cmp.w	r9, #0
 800565c:	d020      	beq.n	80056a0 <__multiply+0x134>
 800565e:	6823      	ldr	r3, [r4, #0]
 8005660:	4647      	mov	r7, r8
 8005662:	46a4      	mov	ip, r4
 8005664:	f04f 0a00 	mov.w	sl, #0
 8005668:	f8b7 b000 	ldrh.w	fp, [r7]
 800566c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8005670:	fb09 220b 	mla	r2, r9, fp, r2
 8005674:	4452      	add	r2, sl
 8005676:	b29b      	uxth	r3, r3
 8005678:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800567c:	f84c 3b04 	str.w	r3, [ip], #4
 8005680:	f857 3b04 	ldr.w	r3, [r7], #4
 8005684:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005688:	f8bc 3000 	ldrh.w	r3, [ip]
 800568c:	fb09 330a 	mla	r3, r9, sl, r3
 8005690:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8005694:	42bd      	cmp	r5, r7
 8005696:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800569a:	d8e5      	bhi.n	8005668 <__multiply+0xfc>
 800569c:	9a01      	ldr	r2, [sp, #4]
 800569e:	50a3      	str	r3, [r4, r2]
 80056a0:	3404      	adds	r4, #4
 80056a2:	e79f      	b.n	80055e4 <__multiply+0x78>
 80056a4:	3e01      	subs	r6, #1
 80056a6:	e7a1      	b.n	80055ec <__multiply+0x80>
 80056a8:	080079a8 	.word	0x080079a8
 80056ac:	080079b9 	.word	0x080079b9

080056b0 <__pow5mult>:
 80056b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80056b4:	4615      	mov	r5, r2
 80056b6:	f012 0203 	ands.w	r2, r2, #3
 80056ba:	4607      	mov	r7, r0
 80056bc:	460e      	mov	r6, r1
 80056be:	d007      	beq.n	80056d0 <__pow5mult+0x20>
 80056c0:	4c25      	ldr	r4, [pc, #148]	@ (8005758 <__pow5mult+0xa8>)
 80056c2:	3a01      	subs	r2, #1
 80056c4:	2300      	movs	r3, #0
 80056c6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80056ca:	f7ff fea7 	bl	800541c <__multadd>
 80056ce:	4606      	mov	r6, r0
 80056d0:	10ad      	asrs	r5, r5, #2
 80056d2:	d03d      	beq.n	8005750 <__pow5mult+0xa0>
 80056d4:	69fc      	ldr	r4, [r7, #28]
 80056d6:	b97c      	cbnz	r4, 80056f8 <__pow5mult+0x48>
 80056d8:	2010      	movs	r0, #16
 80056da:	f7ff fd87 	bl	80051ec <malloc>
 80056de:	4602      	mov	r2, r0
 80056e0:	61f8      	str	r0, [r7, #28]
 80056e2:	b928      	cbnz	r0, 80056f0 <__pow5mult+0x40>
 80056e4:	4b1d      	ldr	r3, [pc, #116]	@ (800575c <__pow5mult+0xac>)
 80056e6:	481e      	ldr	r0, [pc, #120]	@ (8005760 <__pow5mult+0xb0>)
 80056e8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80056ec:	f000 fbea 	bl	8005ec4 <__assert_func>
 80056f0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80056f4:	6004      	str	r4, [r0, #0]
 80056f6:	60c4      	str	r4, [r0, #12]
 80056f8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80056fc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005700:	b94c      	cbnz	r4, 8005716 <__pow5mult+0x66>
 8005702:	f240 2171 	movw	r1, #625	@ 0x271
 8005706:	4638      	mov	r0, r7
 8005708:	f7ff ff1a 	bl	8005540 <__i2b>
 800570c:	2300      	movs	r3, #0
 800570e:	f8c8 0008 	str.w	r0, [r8, #8]
 8005712:	4604      	mov	r4, r0
 8005714:	6003      	str	r3, [r0, #0]
 8005716:	f04f 0900 	mov.w	r9, #0
 800571a:	07eb      	lsls	r3, r5, #31
 800571c:	d50a      	bpl.n	8005734 <__pow5mult+0x84>
 800571e:	4631      	mov	r1, r6
 8005720:	4622      	mov	r2, r4
 8005722:	4638      	mov	r0, r7
 8005724:	f7ff ff22 	bl	800556c <__multiply>
 8005728:	4631      	mov	r1, r6
 800572a:	4680      	mov	r8, r0
 800572c:	4638      	mov	r0, r7
 800572e:	f7ff fe53 	bl	80053d8 <_Bfree>
 8005732:	4646      	mov	r6, r8
 8005734:	106d      	asrs	r5, r5, #1
 8005736:	d00b      	beq.n	8005750 <__pow5mult+0xa0>
 8005738:	6820      	ldr	r0, [r4, #0]
 800573a:	b938      	cbnz	r0, 800574c <__pow5mult+0x9c>
 800573c:	4622      	mov	r2, r4
 800573e:	4621      	mov	r1, r4
 8005740:	4638      	mov	r0, r7
 8005742:	f7ff ff13 	bl	800556c <__multiply>
 8005746:	6020      	str	r0, [r4, #0]
 8005748:	f8c0 9000 	str.w	r9, [r0]
 800574c:	4604      	mov	r4, r0
 800574e:	e7e4      	b.n	800571a <__pow5mult+0x6a>
 8005750:	4630      	mov	r0, r6
 8005752:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005756:	bf00      	nop
 8005758:	08007a6c 	.word	0x08007a6c
 800575c:	08007939 	.word	0x08007939
 8005760:	080079b9 	.word	0x080079b9

08005764 <__lshift>:
 8005764:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005768:	460c      	mov	r4, r1
 800576a:	6849      	ldr	r1, [r1, #4]
 800576c:	6923      	ldr	r3, [r4, #16]
 800576e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8005772:	68a3      	ldr	r3, [r4, #8]
 8005774:	4607      	mov	r7, r0
 8005776:	4691      	mov	r9, r2
 8005778:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800577c:	f108 0601 	add.w	r6, r8, #1
 8005780:	42b3      	cmp	r3, r6
 8005782:	db0b      	blt.n	800579c <__lshift+0x38>
 8005784:	4638      	mov	r0, r7
 8005786:	f7ff fde7 	bl	8005358 <_Balloc>
 800578a:	4605      	mov	r5, r0
 800578c:	b948      	cbnz	r0, 80057a2 <__lshift+0x3e>
 800578e:	4602      	mov	r2, r0
 8005790:	4b28      	ldr	r3, [pc, #160]	@ (8005834 <__lshift+0xd0>)
 8005792:	4829      	ldr	r0, [pc, #164]	@ (8005838 <__lshift+0xd4>)
 8005794:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8005798:	f000 fb94 	bl	8005ec4 <__assert_func>
 800579c:	3101      	adds	r1, #1
 800579e:	005b      	lsls	r3, r3, #1
 80057a0:	e7ee      	b.n	8005780 <__lshift+0x1c>
 80057a2:	2300      	movs	r3, #0
 80057a4:	f100 0114 	add.w	r1, r0, #20
 80057a8:	f100 0210 	add.w	r2, r0, #16
 80057ac:	4618      	mov	r0, r3
 80057ae:	4553      	cmp	r3, sl
 80057b0:	db33      	blt.n	800581a <__lshift+0xb6>
 80057b2:	6920      	ldr	r0, [r4, #16]
 80057b4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80057b8:	f104 0314 	add.w	r3, r4, #20
 80057bc:	f019 091f 	ands.w	r9, r9, #31
 80057c0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80057c4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80057c8:	d02b      	beq.n	8005822 <__lshift+0xbe>
 80057ca:	f1c9 0e20 	rsb	lr, r9, #32
 80057ce:	468a      	mov	sl, r1
 80057d0:	2200      	movs	r2, #0
 80057d2:	6818      	ldr	r0, [r3, #0]
 80057d4:	fa00 f009 	lsl.w	r0, r0, r9
 80057d8:	4310      	orrs	r0, r2
 80057da:	f84a 0b04 	str.w	r0, [sl], #4
 80057de:	f853 2b04 	ldr.w	r2, [r3], #4
 80057e2:	459c      	cmp	ip, r3
 80057e4:	fa22 f20e 	lsr.w	r2, r2, lr
 80057e8:	d8f3      	bhi.n	80057d2 <__lshift+0x6e>
 80057ea:	ebac 0304 	sub.w	r3, ip, r4
 80057ee:	3b15      	subs	r3, #21
 80057f0:	f023 0303 	bic.w	r3, r3, #3
 80057f4:	3304      	adds	r3, #4
 80057f6:	f104 0015 	add.w	r0, r4, #21
 80057fa:	4560      	cmp	r0, ip
 80057fc:	bf88      	it	hi
 80057fe:	2304      	movhi	r3, #4
 8005800:	50ca      	str	r2, [r1, r3]
 8005802:	b10a      	cbz	r2, 8005808 <__lshift+0xa4>
 8005804:	f108 0602 	add.w	r6, r8, #2
 8005808:	3e01      	subs	r6, #1
 800580a:	4638      	mov	r0, r7
 800580c:	612e      	str	r6, [r5, #16]
 800580e:	4621      	mov	r1, r4
 8005810:	f7ff fde2 	bl	80053d8 <_Bfree>
 8005814:	4628      	mov	r0, r5
 8005816:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800581a:	f842 0f04 	str.w	r0, [r2, #4]!
 800581e:	3301      	adds	r3, #1
 8005820:	e7c5      	b.n	80057ae <__lshift+0x4a>
 8005822:	3904      	subs	r1, #4
 8005824:	f853 2b04 	ldr.w	r2, [r3], #4
 8005828:	f841 2f04 	str.w	r2, [r1, #4]!
 800582c:	459c      	cmp	ip, r3
 800582e:	d8f9      	bhi.n	8005824 <__lshift+0xc0>
 8005830:	e7ea      	b.n	8005808 <__lshift+0xa4>
 8005832:	bf00      	nop
 8005834:	080079a8 	.word	0x080079a8
 8005838:	080079b9 	.word	0x080079b9

0800583c <__mcmp>:
 800583c:	690a      	ldr	r2, [r1, #16]
 800583e:	4603      	mov	r3, r0
 8005840:	6900      	ldr	r0, [r0, #16]
 8005842:	1a80      	subs	r0, r0, r2
 8005844:	b530      	push	{r4, r5, lr}
 8005846:	d10e      	bne.n	8005866 <__mcmp+0x2a>
 8005848:	3314      	adds	r3, #20
 800584a:	3114      	adds	r1, #20
 800584c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8005850:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8005854:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8005858:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800585c:	4295      	cmp	r5, r2
 800585e:	d003      	beq.n	8005868 <__mcmp+0x2c>
 8005860:	d205      	bcs.n	800586e <__mcmp+0x32>
 8005862:	f04f 30ff 	mov.w	r0, #4294967295
 8005866:	bd30      	pop	{r4, r5, pc}
 8005868:	42a3      	cmp	r3, r4
 800586a:	d3f3      	bcc.n	8005854 <__mcmp+0x18>
 800586c:	e7fb      	b.n	8005866 <__mcmp+0x2a>
 800586e:	2001      	movs	r0, #1
 8005870:	e7f9      	b.n	8005866 <__mcmp+0x2a>
	...

08005874 <__mdiff>:
 8005874:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005878:	4689      	mov	r9, r1
 800587a:	4606      	mov	r6, r0
 800587c:	4611      	mov	r1, r2
 800587e:	4648      	mov	r0, r9
 8005880:	4614      	mov	r4, r2
 8005882:	f7ff ffdb 	bl	800583c <__mcmp>
 8005886:	1e05      	subs	r5, r0, #0
 8005888:	d112      	bne.n	80058b0 <__mdiff+0x3c>
 800588a:	4629      	mov	r1, r5
 800588c:	4630      	mov	r0, r6
 800588e:	f7ff fd63 	bl	8005358 <_Balloc>
 8005892:	4602      	mov	r2, r0
 8005894:	b928      	cbnz	r0, 80058a2 <__mdiff+0x2e>
 8005896:	4b3f      	ldr	r3, [pc, #252]	@ (8005994 <__mdiff+0x120>)
 8005898:	f240 2137 	movw	r1, #567	@ 0x237
 800589c:	483e      	ldr	r0, [pc, #248]	@ (8005998 <__mdiff+0x124>)
 800589e:	f000 fb11 	bl	8005ec4 <__assert_func>
 80058a2:	2301      	movs	r3, #1
 80058a4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80058a8:	4610      	mov	r0, r2
 80058aa:	b003      	add	sp, #12
 80058ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80058b0:	bfbc      	itt	lt
 80058b2:	464b      	movlt	r3, r9
 80058b4:	46a1      	movlt	r9, r4
 80058b6:	4630      	mov	r0, r6
 80058b8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80058bc:	bfba      	itte	lt
 80058be:	461c      	movlt	r4, r3
 80058c0:	2501      	movlt	r5, #1
 80058c2:	2500      	movge	r5, #0
 80058c4:	f7ff fd48 	bl	8005358 <_Balloc>
 80058c8:	4602      	mov	r2, r0
 80058ca:	b918      	cbnz	r0, 80058d4 <__mdiff+0x60>
 80058cc:	4b31      	ldr	r3, [pc, #196]	@ (8005994 <__mdiff+0x120>)
 80058ce:	f240 2145 	movw	r1, #581	@ 0x245
 80058d2:	e7e3      	b.n	800589c <__mdiff+0x28>
 80058d4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80058d8:	6926      	ldr	r6, [r4, #16]
 80058da:	60c5      	str	r5, [r0, #12]
 80058dc:	f109 0310 	add.w	r3, r9, #16
 80058e0:	f109 0514 	add.w	r5, r9, #20
 80058e4:	f104 0e14 	add.w	lr, r4, #20
 80058e8:	f100 0b14 	add.w	fp, r0, #20
 80058ec:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80058f0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80058f4:	9301      	str	r3, [sp, #4]
 80058f6:	46d9      	mov	r9, fp
 80058f8:	f04f 0c00 	mov.w	ip, #0
 80058fc:	9b01      	ldr	r3, [sp, #4]
 80058fe:	f85e 0b04 	ldr.w	r0, [lr], #4
 8005902:	f853 af04 	ldr.w	sl, [r3, #4]!
 8005906:	9301      	str	r3, [sp, #4]
 8005908:	fa1f f38a 	uxth.w	r3, sl
 800590c:	4619      	mov	r1, r3
 800590e:	b283      	uxth	r3, r0
 8005910:	1acb      	subs	r3, r1, r3
 8005912:	0c00      	lsrs	r0, r0, #16
 8005914:	4463      	add	r3, ip
 8005916:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800591a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800591e:	b29b      	uxth	r3, r3
 8005920:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8005924:	4576      	cmp	r6, lr
 8005926:	f849 3b04 	str.w	r3, [r9], #4
 800592a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800592e:	d8e5      	bhi.n	80058fc <__mdiff+0x88>
 8005930:	1b33      	subs	r3, r6, r4
 8005932:	3b15      	subs	r3, #21
 8005934:	f023 0303 	bic.w	r3, r3, #3
 8005938:	3415      	adds	r4, #21
 800593a:	3304      	adds	r3, #4
 800593c:	42a6      	cmp	r6, r4
 800593e:	bf38      	it	cc
 8005940:	2304      	movcc	r3, #4
 8005942:	441d      	add	r5, r3
 8005944:	445b      	add	r3, fp
 8005946:	461e      	mov	r6, r3
 8005948:	462c      	mov	r4, r5
 800594a:	4544      	cmp	r4, r8
 800594c:	d30e      	bcc.n	800596c <__mdiff+0xf8>
 800594e:	f108 0103 	add.w	r1, r8, #3
 8005952:	1b49      	subs	r1, r1, r5
 8005954:	f021 0103 	bic.w	r1, r1, #3
 8005958:	3d03      	subs	r5, #3
 800595a:	45a8      	cmp	r8, r5
 800595c:	bf38      	it	cc
 800595e:	2100      	movcc	r1, #0
 8005960:	440b      	add	r3, r1
 8005962:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8005966:	b191      	cbz	r1, 800598e <__mdiff+0x11a>
 8005968:	6117      	str	r7, [r2, #16]
 800596a:	e79d      	b.n	80058a8 <__mdiff+0x34>
 800596c:	f854 1b04 	ldr.w	r1, [r4], #4
 8005970:	46e6      	mov	lr, ip
 8005972:	0c08      	lsrs	r0, r1, #16
 8005974:	fa1c fc81 	uxtah	ip, ip, r1
 8005978:	4471      	add	r1, lr
 800597a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800597e:	b289      	uxth	r1, r1
 8005980:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8005984:	f846 1b04 	str.w	r1, [r6], #4
 8005988:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800598c:	e7dd      	b.n	800594a <__mdiff+0xd6>
 800598e:	3f01      	subs	r7, #1
 8005990:	e7e7      	b.n	8005962 <__mdiff+0xee>
 8005992:	bf00      	nop
 8005994:	080079a8 	.word	0x080079a8
 8005998:	080079b9 	.word	0x080079b9

0800599c <__d2b>:
 800599c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80059a0:	460f      	mov	r7, r1
 80059a2:	2101      	movs	r1, #1
 80059a4:	ec59 8b10 	vmov	r8, r9, d0
 80059a8:	4616      	mov	r6, r2
 80059aa:	f7ff fcd5 	bl	8005358 <_Balloc>
 80059ae:	4604      	mov	r4, r0
 80059b0:	b930      	cbnz	r0, 80059c0 <__d2b+0x24>
 80059b2:	4602      	mov	r2, r0
 80059b4:	4b23      	ldr	r3, [pc, #140]	@ (8005a44 <__d2b+0xa8>)
 80059b6:	4824      	ldr	r0, [pc, #144]	@ (8005a48 <__d2b+0xac>)
 80059b8:	f240 310f 	movw	r1, #783	@ 0x30f
 80059bc:	f000 fa82 	bl	8005ec4 <__assert_func>
 80059c0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80059c4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80059c8:	b10d      	cbz	r5, 80059ce <__d2b+0x32>
 80059ca:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80059ce:	9301      	str	r3, [sp, #4]
 80059d0:	f1b8 0300 	subs.w	r3, r8, #0
 80059d4:	d023      	beq.n	8005a1e <__d2b+0x82>
 80059d6:	4668      	mov	r0, sp
 80059d8:	9300      	str	r3, [sp, #0]
 80059da:	f7ff fd84 	bl	80054e6 <__lo0bits>
 80059de:	e9dd 1200 	ldrd	r1, r2, [sp]
 80059e2:	b1d0      	cbz	r0, 8005a1a <__d2b+0x7e>
 80059e4:	f1c0 0320 	rsb	r3, r0, #32
 80059e8:	fa02 f303 	lsl.w	r3, r2, r3
 80059ec:	430b      	orrs	r3, r1
 80059ee:	40c2      	lsrs	r2, r0
 80059f0:	6163      	str	r3, [r4, #20]
 80059f2:	9201      	str	r2, [sp, #4]
 80059f4:	9b01      	ldr	r3, [sp, #4]
 80059f6:	61a3      	str	r3, [r4, #24]
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	bf0c      	ite	eq
 80059fc:	2201      	moveq	r2, #1
 80059fe:	2202      	movne	r2, #2
 8005a00:	6122      	str	r2, [r4, #16]
 8005a02:	b1a5      	cbz	r5, 8005a2e <__d2b+0x92>
 8005a04:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8005a08:	4405      	add	r5, r0
 8005a0a:	603d      	str	r5, [r7, #0]
 8005a0c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8005a10:	6030      	str	r0, [r6, #0]
 8005a12:	4620      	mov	r0, r4
 8005a14:	b003      	add	sp, #12
 8005a16:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005a1a:	6161      	str	r1, [r4, #20]
 8005a1c:	e7ea      	b.n	80059f4 <__d2b+0x58>
 8005a1e:	a801      	add	r0, sp, #4
 8005a20:	f7ff fd61 	bl	80054e6 <__lo0bits>
 8005a24:	9b01      	ldr	r3, [sp, #4]
 8005a26:	6163      	str	r3, [r4, #20]
 8005a28:	3020      	adds	r0, #32
 8005a2a:	2201      	movs	r2, #1
 8005a2c:	e7e8      	b.n	8005a00 <__d2b+0x64>
 8005a2e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8005a32:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8005a36:	6038      	str	r0, [r7, #0]
 8005a38:	6918      	ldr	r0, [r3, #16]
 8005a3a:	f7ff fd35 	bl	80054a8 <__hi0bits>
 8005a3e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8005a42:	e7e5      	b.n	8005a10 <__d2b+0x74>
 8005a44:	080079a8 	.word	0x080079a8
 8005a48:	080079b9 	.word	0x080079b9

08005a4c <__ssputs_r>:
 8005a4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005a50:	688e      	ldr	r6, [r1, #8]
 8005a52:	461f      	mov	r7, r3
 8005a54:	42be      	cmp	r6, r7
 8005a56:	680b      	ldr	r3, [r1, #0]
 8005a58:	4682      	mov	sl, r0
 8005a5a:	460c      	mov	r4, r1
 8005a5c:	4690      	mov	r8, r2
 8005a5e:	d82d      	bhi.n	8005abc <__ssputs_r+0x70>
 8005a60:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005a64:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005a68:	d026      	beq.n	8005ab8 <__ssputs_r+0x6c>
 8005a6a:	6965      	ldr	r5, [r4, #20]
 8005a6c:	6909      	ldr	r1, [r1, #16]
 8005a6e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005a72:	eba3 0901 	sub.w	r9, r3, r1
 8005a76:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005a7a:	1c7b      	adds	r3, r7, #1
 8005a7c:	444b      	add	r3, r9
 8005a7e:	106d      	asrs	r5, r5, #1
 8005a80:	429d      	cmp	r5, r3
 8005a82:	bf38      	it	cc
 8005a84:	461d      	movcc	r5, r3
 8005a86:	0553      	lsls	r3, r2, #21
 8005a88:	d527      	bpl.n	8005ada <__ssputs_r+0x8e>
 8005a8a:	4629      	mov	r1, r5
 8005a8c:	f7ff fbd8 	bl	8005240 <_malloc_r>
 8005a90:	4606      	mov	r6, r0
 8005a92:	b360      	cbz	r0, 8005aee <__ssputs_r+0xa2>
 8005a94:	6921      	ldr	r1, [r4, #16]
 8005a96:	464a      	mov	r2, r9
 8005a98:	f000 fa06 	bl	8005ea8 <memcpy>
 8005a9c:	89a3      	ldrh	r3, [r4, #12]
 8005a9e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8005aa2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005aa6:	81a3      	strh	r3, [r4, #12]
 8005aa8:	6126      	str	r6, [r4, #16]
 8005aaa:	6165      	str	r5, [r4, #20]
 8005aac:	444e      	add	r6, r9
 8005aae:	eba5 0509 	sub.w	r5, r5, r9
 8005ab2:	6026      	str	r6, [r4, #0]
 8005ab4:	60a5      	str	r5, [r4, #8]
 8005ab6:	463e      	mov	r6, r7
 8005ab8:	42be      	cmp	r6, r7
 8005aba:	d900      	bls.n	8005abe <__ssputs_r+0x72>
 8005abc:	463e      	mov	r6, r7
 8005abe:	6820      	ldr	r0, [r4, #0]
 8005ac0:	4632      	mov	r2, r6
 8005ac2:	4641      	mov	r1, r8
 8005ac4:	f000 f9c6 	bl	8005e54 <memmove>
 8005ac8:	68a3      	ldr	r3, [r4, #8]
 8005aca:	1b9b      	subs	r3, r3, r6
 8005acc:	60a3      	str	r3, [r4, #8]
 8005ace:	6823      	ldr	r3, [r4, #0]
 8005ad0:	4433      	add	r3, r6
 8005ad2:	6023      	str	r3, [r4, #0]
 8005ad4:	2000      	movs	r0, #0
 8005ad6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ada:	462a      	mov	r2, r5
 8005adc:	f000 fa36 	bl	8005f4c <_realloc_r>
 8005ae0:	4606      	mov	r6, r0
 8005ae2:	2800      	cmp	r0, #0
 8005ae4:	d1e0      	bne.n	8005aa8 <__ssputs_r+0x5c>
 8005ae6:	6921      	ldr	r1, [r4, #16]
 8005ae8:	4650      	mov	r0, sl
 8005aea:	f7ff fb35 	bl	8005158 <_free_r>
 8005aee:	230c      	movs	r3, #12
 8005af0:	f8ca 3000 	str.w	r3, [sl]
 8005af4:	89a3      	ldrh	r3, [r4, #12]
 8005af6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005afa:	81a3      	strh	r3, [r4, #12]
 8005afc:	f04f 30ff 	mov.w	r0, #4294967295
 8005b00:	e7e9      	b.n	8005ad6 <__ssputs_r+0x8a>
	...

08005b04 <_svfiprintf_r>:
 8005b04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b08:	4698      	mov	r8, r3
 8005b0a:	898b      	ldrh	r3, [r1, #12]
 8005b0c:	061b      	lsls	r3, r3, #24
 8005b0e:	b09d      	sub	sp, #116	@ 0x74
 8005b10:	4607      	mov	r7, r0
 8005b12:	460d      	mov	r5, r1
 8005b14:	4614      	mov	r4, r2
 8005b16:	d510      	bpl.n	8005b3a <_svfiprintf_r+0x36>
 8005b18:	690b      	ldr	r3, [r1, #16]
 8005b1a:	b973      	cbnz	r3, 8005b3a <_svfiprintf_r+0x36>
 8005b1c:	2140      	movs	r1, #64	@ 0x40
 8005b1e:	f7ff fb8f 	bl	8005240 <_malloc_r>
 8005b22:	6028      	str	r0, [r5, #0]
 8005b24:	6128      	str	r0, [r5, #16]
 8005b26:	b930      	cbnz	r0, 8005b36 <_svfiprintf_r+0x32>
 8005b28:	230c      	movs	r3, #12
 8005b2a:	603b      	str	r3, [r7, #0]
 8005b2c:	f04f 30ff 	mov.w	r0, #4294967295
 8005b30:	b01d      	add	sp, #116	@ 0x74
 8005b32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b36:	2340      	movs	r3, #64	@ 0x40
 8005b38:	616b      	str	r3, [r5, #20]
 8005b3a:	2300      	movs	r3, #0
 8005b3c:	9309      	str	r3, [sp, #36]	@ 0x24
 8005b3e:	2320      	movs	r3, #32
 8005b40:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005b44:	f8cd 800c 	str.w	r8, [sp, #12]
 8005b48:	2330      	movs	r3, #48	@ 0x30
 8005b4a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8005ce8 <_svfiprintf_r+0x1e4>
 8005b4e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005b52:	f04f 0901 	mov.w	r9, #1
 8005b56:	4623      	mov	r3, r4
 8005b58:	469a      	mov	sl, r3
 8005b5a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005b5e:	b10a      	cbz	r2, 8005b64 <_svfiprintf_r+0x60>
 8005b60:	2a25      	cmp	r2, #37	@ 0x25
 8005b62:	d1f9      	bne.n	8005b58 <_svfiprintf_r+0x54>
 8005b64:	ebba 0b04 	subs.w	fp, sl, r4
 8005b68:	d00b      	beq.n	8005b82 <_svfiprintf_r+0x7e>
 8005b6a:	465b      	mov	r3, fp
 8005b6c:	4622      	mov	r2, r4
 8005b6e:	4629      	mov	r1, r5
 8005b70:	4638      	mov	r0, r7
 8005b72:	f7ff ff6b 	bl	8005a4c <__ssputs_r>
 8005b76:	3001      	adds	r0, #1
 8005b78:	f000 80a7 	beq.w	8005cca <_svfiprintf_r+0x1c6>
 8005b7c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005b7e:	445a      	add	r2, fp
 8005b80:	9209      	str	r2, [sp, #36]	@ 0x24
 8005b82:	f89a 3000 	ldrb.w	r3, [sl]
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	f000 809f 	beq.w	8005cca <_svfiprintf_r+0x1c6>
 8005b8c:	2300      	movs	r3, #0
 8005b8e:	f04f 32ff 	mov.w	r2, #4294967295
 8005b92:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005b96:	f10a 0a01 	add.w	sl, sl, #1
 8005b9a:	9304      	str	r3, [sp, #16]
 8005b9c:	9307      	str	r3, [sp, #28]
 8005b9e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005ba2:	931a      	str	r3, [sp, #104]	@ 0x68
 8005ba4:	4654      	mov	r4, sl
 8005ba6:	2205      	movs	r2, #5
 8005ba8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005bac:	484e      	ldr	r0, [pc, #312]	@ (8005ce8 <_svfiprintf_r+0x1e4>)
 8005bae:	f7fa fb37 	bl	8000220 <memchr>
 8005bb2:	9a04      	ldr	r2, [sp, #16]
 8005bb4:	b9d8      	cbnz	r0, 8005bee <_svfiprintf_r+0xea>
 8005bb6:	06d0      	lsls	r0, r2, #27
 8005bb8:	bf44      	itt	mi
 8005bba:	2320      	movmi	r3, #32
 8005bbc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005bc0:	0711      	lsls	r1, r2, #28
 8005bc2:	bf44      	itt	mi
 8005bc4:	232b      	movmi	r3, #43	@ 0x2b
 8005bc6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005bca:	f89a 3000 	ldrb.w	r3, [sl]
 8005bce:	2b2a      	cmp	r3, #42	@ 0x2a
 8005bd0:	d015      	beq.n	8005bfe <_svfiprintf_r+0xfa>
 8005bd2:	9a07      	ldr	r2, [sp, #28]
 8005bd4:	4654      	mov	r4, sl
 8005bd6:	2000      	movs	r0, #0
 8005bd8:	f04f 0c0a 	mov.w	ip, #10
 8005bdc:	4621      	mov	r1, r4
 8005bde:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005be2:	3b30      	subs	r3, #48	@ 0x30
 8005be4:	2b09      	cmp	r3, #9
 8005be6:	d94b      	bls.n	8005c80 <_svfiprintf_r+0x17c>
 8005be8:	b1b0      	cbz	r0, 8005c18 <_svfiprintf_r+0x114>
 8005bea:	9207      	str	r2, [sp, #28]
 8005bec:	e014      	b.n	8005c18 <_svfiprintf_r+0x114>
 8005bee:	eba0 0308 	sub.w	r3, r0, r8
 8005bf2:	fa09 f303 	lsl.w	r3, r9, r3
 8005bf6:	4313      	orrs	r3, r2
 8005bf8:	9304      	str	r3, [sp, #16]
 8005bfa:	46a2      	mov	sl, r4
 8005bfc:	e7d2      	b.n	8005ba4 <_svfiprintf_r+0xa0>
 8005bfe:	9b03      	ldr	r3, [sp, #12]
 8005c00:	1d19      	adds	r1, r3, #4
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	9103      	str	r1, [sp, #12]
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	bfbb      	ittet	lt
 8005c0a:	425b      	neglt	r3, r3
 8005c0c:	f042 0202 	orrlt.w	r2, r2, #2
 8005c10:	9307      	strge	r3, [sp, #28]
 8005c12:	9307      	strlt	r3, [sp, #28]
 8005c14:	bfb8      	it	lt
 8005c16:	9204      	strlt	r2, [sp, #16]
 8005c18:	7823      	ldrb	r3, [r4, #0]
 8005c1a:	2b2e      	cmp	r3, #46	@ 0x2e
 8005c1c:	d10a      	bne.n	8005c34 <_svfiprintf_r+0x130>
 8005c1e:	7863      	ldrb	r3, [r4, #1]
 8005c20:	2b2a      	cmp	r3, #42	@ 0x2a
 8005c22:	d132      	bne.n	8005c8a <_svfiprintf_r+0x186>
 8005c24:	9b03      	ldr	r3, [sp, #12]
 8005c26:	1d1a      	adds	r2, r3, #4
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	9203      	str	r2, [sp, #12]
 8005c2c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005c30:	3402      	adds	r4, #2
 8005c32:	9305      	str	r3, [sp, #20]
 8005c34:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8005cf8 <_svfiprintf_r+0x1f4>
 8005c38:	7821      	ldrb	r1, [r4, #0]
 8005c3a:	2203      	movs	r2, #3
 8005c3c:	4650      	mov	r0, sl
 8005c3e:	f7fa faef 	bl	8000220 <memchr>
 8005c42:	b138      	cbz	r0, 8005c54 <_svfiprintf_r+0x150>
 8005c44:	9b04      	ldr	r3, [sp, #16]
 8005c46:	eba0 000a 	sub.w	r0, r0, sl
 8005c4a:	2240      	movs	r2, #64	@ 0x40
 8005c4c:	4082      	lsls	r2, r0
 8005c4e:	4313      	orrs	r3, r2
 8005c50:	3401      	adds	r4, #1
 8005c52:	9304      	str	r3, [sp, #16]
 8005c54:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005c58:	4824      	ldr	r0, [pc, #144]	@ (8005cec <_svfiprintf_r+0x1e8>)
 8005c5a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005c5e:	2206      	movs	r2, #6
 8005c60:	f7fa fade 	bl	8000220 <memchr>
 8005c64:	2800      	cmp	r0, #0
 8005c66:	d036      	beq.n	8005cd6 <_svfiprintf_r+0x1d2>
 8005c68:	4b21      	ldr	r3, [pc, #132]	@ (8005cf0 <_svfiprintf_r+0x1ec>)
 8005c6a:	bb1b      	cbnz	r3, 8005cb4 <_svfiprintf_r+0x1b0>
 8005c6c:	9b03      	ldr	r3, [sp, #12]
 8005c6e:	3307      	adds	r3, #7
 8005c70:	f023 0307 	bic.w	r3, r3, #7
 8005c74:	3308      	adds	r3, #8
 8005c76:	9303      	str	r3, [sp, #12]
 8005c78:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005c7a:	4433      	add	r3, r6
 8005c7c:	9309      	str	r3, [sp, #36]	@ 0x24
 8005c7e:	e76a      	b.n	8005b56 <_svfiprintf_r+0x52>
 8005c80:	fb0c 3202 	mla	r2, ip, r2, r3
 8005c84:	460c      	mov	r4, r1
 8005c86:	2001      	movs	r0, #1
 8005c88:	e7a8      	b.n	8005bdc <_svfiprintf_r+0xd8>
 8005c8a:	2300      	movs	r3, #0
 8005c8c:	3401      	adds	r4, #1
 8005c8e:	9305      	str	r3, [sp, #20]
 8005c90:	4619      	mov	r1, r3
 8005c92:	f04f 0c0a 	mov.w	ip, #10
 8005c96:	4620      	mov	r0, r4
 8005c98:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005c9c:	3a30      	subs	r2, #48	@ 0x30
 8005c9e:	2a09      	cmp	r2, #9
 8005ca0:	d903      	bls.n	8005caa <_svfiprintf_r+0x1a6>
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d0c6      	beq.n	8005c34 <_svfiprintf_r+0x130>
 8005ca6:	9105      	str	r1, [sp, #20]
 8005ca8:	e7c4      	b.n	8005c34 <_svfiprintf_r+0x130>
 8005caa:	fb0c 2101 	mla	r1, ip, r1, r2
 8005cae:	4604      	mov	r4, r0
 8005cb0:	2301      	movs	r3, #1
 8005cb2:	e7f0      	b.n	8005c96 <_svfiprintf_r+0x192>
 8005cb4:	ab03      	add	r3, sp, #12
 8005cb6:	9300      	str	r3, [sp, #0]
 8005cb8:	462a      	mov	r2, r5
 8005cba:	4b0e      	ldr	r3, [pc, #56]	@ (8005cf4 <_svfiprintf_r+0x1f0>)
 8005cbc:	a904      	add	r1, sp, #16
 8005cbe:	4638      	mov	r0, r7
 8005cc0:	f7fd fe7e 	bl	80039c0 <_printf_float>
 8005cc4:	1c42      	adds	r2, r0, #1
 8005cc6:	4606      	mov	r6, r0
 8005cc8:	d1d6      	bne.n	8005c78 <_svfiprintf_r+0x174>
 8005cca:	89ab      	ldrh	r3, [r5, #12]
 8005ccc:	065b      	lsls	r3, r3, #25
 8005cce:	f53f af2d 	bmi.w	8005b2c <_svfiprintf_r+0x28>
 8005cd2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005cd4:	e72c      	b.n	8005b30 <_svfiprintf_r+0x2c>
 8005cd6:	ab03      	add	r3, sp, #12
 8005cd8:	9300      	str	r3, [sp, #0]
 8005cda:	462a      	mov	r2, r5
 8005cdc:	4b05      	ldr	r3, [pc, #20]	@ (8005cf4 <_svfiprintf_r+0x1f0>)
 8005cde:	a904      	add	r1, sp, #16
 8005ce0:	4638      	mov	r0, r7
 8005ce2:	f7fe f905 	bl	8003ef0 <_printf_i>
 8005ce6:	e7ed      	b.n	8005cc4 <_svfiprintf_r+0x1c0>
 8005ce8:	08007a12 	.word	0x08007a12
 8005cec:	08007a1c 	.word	0x08007a1c
 8005cf0:	080039c1 	.word	0x080039c1
 8005cf4:	08005a4d 	.word	0x08005a4d
 8005cf8:	08007a18 	.word	0x08007a18

08005cfc <__sflush_r>:
 8005cfc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005d00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005d04:	0716      	lsls	r6, r2, #28
 8005d06:	4605      	mov	r5, r0
 8005d08:	460c      	mov	r4, r1
 8005d0a:	d454      	bmi.n	8005db6 <__sflush_r+0xba>
 8005d0c:	684b      	ldr	r3, [r1, #4]
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	dc02      	bgt.n	8005d18 <__sflush_r+0x1c>
 8005d12:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	dd48      	ble.n	8005daa <__sflush_r+0xae>
 8005d18:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005d1a:	2e00      	cmp	r6, #0
 8005d1c:	d045      	beq.n	8005daa <__sflush_r+0xae>
 8005d1e:	2300      	movs	r3, #0
 8005d20:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8005d24:	682f      	ldr	r7, [r5, #0]
 8005d26:	6a21      	ldr	r1, [r4, #32]
 8005d28:	602b      	str	r3, [r5, #0]
 8005d2a:	d030      	beq.n	8005d8e <__sflush_r+0x92>
 8005d2c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005d2e:	89a3      	ldrh	r3, [r4, #12]
 8005d30:	0759      	lsls	r1, r3, #29
 8005d32:	d505      	bpl.n	8005d40 <__sflush_r+0x44>
 8005d34:	6863      	ldr	r3, [r4, #4]
 8005d36:	1ad2      	subs	r2, r2, r3
 8005d38:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005d3a:	b10b      	cbz	r3, 8005d40 <__sflush_r+0x44>
 8005d3c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005d3e:	1ad2      	subs	r2, r2, r3
 8005d40:	2300      	movs	r3, #0
 8005d42:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005d44:	6a21      	ldr	r1, [r4, #32]
 8005d46:	4628      	mov	r0, r5
 8005d48:	47b0      	blx	r6
 8005d4a:	1c43      	adds	r3, r0, #1
 8005d4c:	89a3      	ldrh	r3, [r4, #12]
 8005d4e:	d106      	bne.n	8005d5e <__sflush_r+0x62>
 8005d50:	6829      	ldr	r1, [r5, #0]
 8005d52:	291d      	cmp	r1, #29
 8005d54:	d82b      	bhi.n	8005dae <__sflush_r+0xb2>
 8005d56:	4a2a      	ldr	r2, [pc, #168]	@ (8005e00 <__sflush_r+0x104>)
 8005d58:	40ca      	lsrs	r2, r1
 8005d5a:	07d6      	lsls	r6, r2, #31
 8005d5c:	d527      	bpl.n	8005dae <__sflush_r+0xb2>
 8005d5e:	2200      	movs	r2, #0
 8005d60:	6062      	str	r2, [r4, #4]
 8005d62:	04d9      	lsls	r1, r3, #19
 8005d64:	6922      	ldr	r2, [r4, #16]
 8005d66:	6022      	str	r2, [r4, #0]
 8005d68:	d504      	bpl.n	8005d74 <__sflush_r+0x78>
 8005d6a:	1c42      	adds	r2, r0, #1
 8005d6c:	d101      	bne.n	8005d72 <__sflush_r+0x76>
 8005d6e:	682b      	ldr	r3, [r5, #0]
 8005d70:	b903      	cbnz	r3, 8005d74 <__sflush_r+0x78>
 8005d72:	6560      	str	r0, [r4, #84]	@ 0x54
 8005d74:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005d76:	602f      	str	r7, [r5, #0]
 8005d78:	b1b9      	cbz	r1, 8005daa <__sflush_r+0xae>
 8005d7a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005d7e:	4299      	cmp	r1, r3
 8005d80:	d002      	beq.n	8005d88 <__sflush_r+0x8c>
 8005d82:	4628      	mov	r0, r5
 8005d84:	f7ff f9e8 	bl	8005158 <_free_r>
 8005d88:	2300      	movs	r3, #0
 8005d8a:	6363      	str	r3, [r4, #52]	@ 0x34
 8005d8c:	e00d      	b.n	8005daa <__sflush_r+0xae>
 8005d8e:	2301      	movs	r3, #1
 8005d90:	4628      	mov	r0, r5
 8005d92:	47b0      	blx	r6
 8005d94:	4602      	mov	r2, r0
 8005d96:	1c50      	adds	r0, r2, #1
 8005d98:	d1c9      	bne.n	8005d2e <__sflush_r+0x32>
 8005d9a:	682b      	ldr	r3, [r5, #0]
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d0c6      	beq.n	8005d2e <__sflush_r+0x32>
 8005da0:	2b1d      	cmp	r3, #29
 8005da2:	d001      	beq.n	8005da8 <__sflush_r+0xac>
 8005da4:	2b16      	cmp	r3, #22
 8005da6:	d11e      	bne.n	8005de6 <__sflush_r+0xea>
 8005da8:	602f      	str	r7, [r5, #0]
 8005daa:	2000      	movs	r0, #0
 8005dac:	e022      	b.n	8005df4 <__sflush_r+0xf8>
 8005dae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005db2:	b21b      	sxth	r3, r3
 8005db4:	e01b      	b.n	8005dee <__sflush_r+0xf2>
 8005db6:	690f      	ldr	r7, [r1, #16]
 8005db8:	2f00      	cmp	r7, #0
 8005dba:	d0f6      	beq.n	8005daa <__sflush_r+0xae>
 8005dbc:	0793      	lsls	r3, r2, #30
 8005dbe:	680e      	ldr	r6, [r1, #0]
 8005dc0:	bf08      	it	eq
 8005dc2:	694b      	ldreq	r3, [r1, #20]
 8005dc4:	600f      	str	r7, [r1, #0]
 8005dc6:	bf18      	it	ne
 8005dc8:	2300      	movne	r3, #0
 8005dca:	eba6 0807 	sub.w	r8, r6, r7
 8005dce:	608b      	str	r3, [r1, #8]
 8005dd0:	f1b8 0f00 	cmp.w	r8, #0
 8005dd4:	dde9      	ble.n	8005daa <__sflush_r+0xae>
 8005dd6:	6a21      	ldr	r1, [r4, #32]
 8005dd8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8005dda:	4643      	mov	r3, r8
 8005ddc:	463a      	mov	r2, r7
 8005dde:	4628      	mov	r0, r5
 8005de0:	47b0      	blx	r6
 8005de2:	2800      	cmp	r0, #0
 8005de4:	dc08      	bgt.n	8005df8 <__sflush_r+0xfc>
 8005de6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005dea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005dee:	81a3      	strh	r3, [r4, #12]
 8005df0:	f04f 30ff 	mov.w	r0, #4294967295
 8005df4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005df8:	4407      	add	r7, r0
 8005dfa:	eba8 0800 	sub.w	r8, r8, r0
 8005dfe:	e7e7      	b.n	8005dd0 <__sflush_r+0xd4>
 8005e00:	20400001 	.word	0x20400001

08005e04 <_fflush_r>:
 8005e04:	b538      	push	{r3, r4, r5, lr}
 8005e06:	690b      	ldr	r3, [r1, #16]
 8005e08:	4605      	mov	r5, r0
 8005e0a:	460c      	mov	r4, r1
 8005e0c:	b913      	cbnz	r3, 8005e14 <_fflush_r+0x10>
 8005e0e:	2500      	movs	r5, #0
 8005e10:	4628      	mov	r0, r5
 8005e12:	bd38      	pop	{r3, r4, r5, pc}
 8005e14:	b118      	cbz	r0, 8005e1e <_fflush_r+0x1a>
 8005e16:	6a03      	ldr	r3, [r0, #32]
 8005e18:	b90b      	cbnz	r3, 8005e1e <_fflush_r+0x1a>
 8005e1a:	f7fe fa13 	bl	8004244 <__sinit>
 8005e1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d0f3      	beq.n	8005e0e <_fflush_r+0xa>
 8005e26:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005e28:	07d0      	lsls	r0, r2, #31
 8005e2a:	d404      	bmi.n	8005e36 <_fflush_r+0x32>
 8005e2c:	0599      	lsls	r1, r3, #22
 8005e2e:	d402      	bmi.n	8005e36 <_fflush_r+0x32>
 8005e30:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005e32:	f7fe fb34 	bl	800449e <__retarget_lock_acquire_recursive>
 8005e36:	4628      	mov	r0, r5
 8005e38:	4621      	mov	r1, r4
 8005e3a:	f7ff ff5f 	bl	8005cfc <__sflush_r>
 8005e3e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005e40:	07da      	lsls	r2, r3, #31
 8005e42:	4605      	mov	r5, r0
 8005e44:	d4e4      	bmi.n	8005e10 <_fflush_r+0xc>
 8005e46:	89a3      	ldrh	r3, [r4, #12]
 8005e48:	059b      	lsls	r3, r3, #22
 8005e4a:	d4e1      	bmi.n	8005e10 <_fflush_r+0xc>
 8005e4c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005e4e:	f7fe fb27 	bl	80044a0 <__retarget_lock_release_recursive>
 8005e52:	e7dd      	b.n	8005e10 <_fflush_r+0xc>

08005e54 <memmove>:
 8005e54:	4288      	cmp	r0, r1
 8005e56:	b510      	push	{r4, lr}
 8005e58:	eb01 0402 	add.w	r4, r1, r2
 8005e5c:	d902      	bls.n	8005e64 <memmove+0x10>
 8005e5e:	4284      	cmp	r4, r0
 8005e60:	4623      	mov	r3, r4
 8005e62:	d807      	bhi.n	8005e74 <memmove+0x20>
 8005e64:	1e43      	subs	r3, r0, #1
 8005e66:	42a1      	cmp	r1, r4
 8005e68:	d008      	beq.n	8005e7c <memmove+0x28>
 8005e6a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005e6e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005e72:	e7f8      	b.n	8005e66 <memmove+0x12>
 8005e74:	4402      	add	r2, r0
 8005e76:	4601      	mov	r1, r0
 8005e78:	428a      	cmp	r2, r1
 8005e7a:	d100      	bne.n	8005e7e <memmove+0x2a>
 8005e7c:	bd10      	pop	{r4, pc}
 8005e7e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005e82:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005e86:	e7f7      	b.n	8005e78 <memmove+0x24>

08005e88 <_sbrk_r>:
 8005e88:	b538      	push	{r3, r4, r5, lr}
 8005e8a:	4d06      	ldr	r5, [pc, #24]	@ (8005ea4 <_sbrk_r+0x1c>)
 8005e8c:	2300      	movs	r3, #0
 8005e8e:	4604      	mov	r4, r0
 8005e90:	4608      	mov	r0, r1
 8005e92:	602b      	str	r3, [r5, #0]
 8005e94:	f7fb f9ae 	bl	80011f4 <_sbrk>
 8005e98:	1c43      	adds	r3, r0, #1
 8005e9a:	d102      	bne.n	8005ea2 <_sbrk_r+0x1a>
 8005e9c:	682b      	ldr	r3, [r5, #0]
 8005e9e:	b103      	cbz	r3, 8005ea2 <_sbrk_r+0x1a>
 8005ea0:	6023      	str	r3, [r4, #0]
 8005ea2:	bd38      	pop	{r3, r4, r5, pc}
 8005ea4:	20001d90 	.word	0x20001d90

08005ea8 <memcpy>:
 8005ea8:	440a      	add	r2, r1
 8005eaa:	4291      	cmp	r1, r2
 8005eac:	f100 33ff 	add.w	r3, r0, #4294967295
 8005eb0:	d100      	bne.n	8005eb4 <memcpy+0xc>
 8005eb2:	4770      	bx	lr
 8005eb4:	b510      	push	{r4, lr}
 8005eb6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005eba:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005ebe:	4291      	cmp	r1, r2
 8005ec0:	d1f9      	bne.n	8005eb6 <memcpy+0xe>
 8005ec2:	bd10      	pop	{r4, pc}

08005ec4 <__assert_func>:
 8005ec4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005ec6:	4614      	mov	r4, r2
 8005ec8:	461a      	mov	r2, r3
 8005eca:	4b09      	ldr	r3, [pc, #36]	@ (8005ef0 <__assert_func+0x2c>)
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	4605      	mov	r5, r0
 8005ed0:	68d8      	ldr	r0, [r3, #12]
 8005ed2:	b14c      	cbz	r4, 8005ee8 <__assert_func+0x24>
 8005ed4:	4b07      	ldr	r3, [pc, #28]	@ (8005ef4 <__assert_func+0x30>)
 8005ed6:	9100      	str	r1, [sp, #0]
 8005ed8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005edc:	4906      	ldr	r1, [pc, #24]	@ (8005ef8 <__assert_func+0x34>)
 8005ede:	462b      	mov	r3, r5
 8005ee0:	f000 f870 	bl	8005fc4 <fiprintf>
 8005ee4:	f000 f880 	bl	8005fe8 <abort>
 8005ee8:	4b04      	ldr	r3, [pc, #16]	@ (8005efc <__assert_func+0x38>)
 8005eea:	461c      	mov	r4, r3
 8005eec:	e7f3      	b.n	8005ed6 <__assert_func+0x12>
 8005eee:	bf00      	nop
 8005ef0:	20000028 	.word	0x20000028
 8005ef4:	08007a2d 	.word	0x08007a2d
 8005ef8:	08007a3a 	.word	0x08007a3a
 8005efc:	08007a68 	.word	0x08007a68

08005f00 <_calloc_r>:
 8005f00:	b570      	push	{r4, r5, r6, lr}
 8005f02:	fba1 5402 	umull	r5, r4, r1, r2
 8005f06:	b934      	cbnz	r4, 8005f16 <_calloc_r+0x16>
 8005f08:	4629      	mov	r1, r5
 8005f0a:	f7ff f999 	bl	8005240 <_malloc_r>
 8005f0e:	4606      	mov	r6, r0
 8005f10:	b928      	cbnz	r0, 8005f1e <_calloc_r+0x1e>
 8005f12:	4630      	mov	r0, r6
 8005f14:	bd70      	pop	{r4, r5, r6, pc}
 8005f16:	220c      	movs	r2, #12
 8005f18:	6002      	str	r2, [r0, #0]
 8005f1a:	2600      	movs	r6, #0
 8005f1c:	e7f9      	b.n	8005f12 <_calloc_r+0x12>
 8005f1e:	462a      	mov	r2, r5
 8005f20:	4621      	mov	r1, r4
 8005f22:	f7fe fa3e 	bl	80043a2 <memset>
 8005f26:	e7f4      	b.n	8005f12 <_calloc_r+0x12>

08005f28 <__ascii_mbtowc>:
 8005f28:	b082      	sub	sp, #8
 8005f2a:	b901      	cbnz	r1, 8005f2e <__ascii_mbtowc+0x6>
 8005f2c:	a901      	add	r1, sp, #4
 8005f2e:	b142      	cbz	r2, 8005f42 <__ascii_mbtowc+0x1a>
 8005f30:	b14b      	cbz	r3, 8005f46 <__ascii_mbtowc+0x1e>
 8005f32:	7813      	ldrb	r3, [r2, #0]
 8005f34:	600b      	str	r3, [r1, #0]
 8005f36:	7812      	ldrb	r2, [r2, #0]
 8005f38:	1e10      	subs	r0, r2, #0
 8005f3a:	bf18      	it	ne
 8005f3c:	2001      	movne	r0, #1
 8005f3e:	b002      	add	sp, #8
 8005f40:	4770      	bx	lr
 8005f42:	4610      	mov	r0, r2
 8005f44:	e7fb      	b.n	8005f3e <__ascii_mbtowc+0x16>
 8005f46:	f06f 0001 	mvn.w	r0, #1
 8005f4a:	e7f8      	b.n	8005f3e <__ascii_mbtowc+0x16>

08005f4c <_realloc_r>:
 8005f4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005f50:	4607      	mov	r7, r0
 8005f52:	4614      	mov	r4, r2
 8005f54:	460d      	mov	r5, r1
 8005f56:	b921      	cbnz	r1, 8005f62 <_realloc_r+0x16>
 8005f58:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005f5c:	4611      	mov	r1, r2
 8005f5e:	f7ff b96f 	b.w	8005240 <_malloc_r>
 8005f62:	b92a      	cbnz	r2, 8005f70 <_realloc_r+0x24>
 8005f64:	f7ff f8f8 	bl	8005158 <_free_r>
 8005f68:	4625      	mov	r5, r4
 8005f6a:	4628      	mov	r0, r5
 8005f6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005f70:	f000 f841 	bl	8005ff6 <_malloc_usable_size_r>
 8005f74:	4284      	cmp	r4, r0
 8005f76:	4606      	mov	r6, r0
 8005f78:	d802      	bhi.n	8005f80 <_realloc_r+0x34>
 8005f7a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005f7e:	d8f4      	bhi.n	8005f6a <_realloc_r+0x1e>
 8005f80:	4621      	mov	r1, r4
 8005f82:	4638      	mov	r0, r7
 8005f84:	f7ff f95c 	bl	8005240 <_malloc_r>
 8005f88:	4680      	mov	r8, r0
 8005f8a:	b908      	cbnz	r0, 8005f90 <_realloc_r+0x44>
 8005f8c:	4645      	mov	r5, r8
 8005f8e:	e7ec      	b.n	8005f6a <_realloc_r+0x1e>
 8005f90:	42b4      	cmp	r4, r6
 8005f92:	4622      	mov	r2, r4
 8005f94:	4629      	mov	r1, r5
 8005f96:	bf28      	it	cs
 8005f98:	4632      	movcs	r2, r6
 8005f9a:	f7ff ff85 	bl	8005ea8 <memcpy>
 8005f9e:	4629      	mov	r1, r5
 8005fa0:	4638      	mov	r0, r7
 8005fa2:	f7ff f8d9 	bl	8005158 <_free_r>
 8005fa6:	e7f1      	b.n	8005f8c <_realloc_r+0x40>

08005fa8 <__ascii_wctomb>:
 8005fa8:	4603      	mov	r3, r0
 8005faa:	4608      	mov	r0, r1
 8005fac:	b141      	cbz	r1, 8005fc0 <__ascii_wctomb+0x18>
 8005fae:	2aff      	cmp	r2, #255	@ 0xff
 8005fb0:	d904      	bls.n	8005fbc <__ascii_wctomb+0x14>
 8005fb2:	228a      	movs	r2, #138	@ 0x8a
 8005fb4:	601a      	str	r2, [r3, #0]
 8005fb6:	f04f 30ff 	mov.w	r0, #4294967295
 8005fba:	4770      	bx	lr
 8005fbc:	700a      	strb	r2, [r1, #0]
 8005fbe:	2001      	movs	r0, #1
 8005fc0:	4770      	bx	lr
	...

08005fc4 <fiprintf>:
 8005fc4:	b40e      	push	{r1, r2, r3}
 8005fc6:	b503      	push	{r0, r1, lr}
 8005fc8:	4601      	mov	r1, r0
 8005fca:	ab03      	add	r3, sp, #12
 8005fcc:	4805      	ldr	r0, [pc, #20]	@ (8005fe4 <fiprintf+0x20>)
 8005fce:	f853 2b04 	ldr.w	r2, [r3], #4
 8005fd2:	6800      	ldr	r0, [r0, #0]
 8005fd4:	9301      	str	r3, [sp, #4]
 8005fd6:	f000 f83f 	bl	8006058 <_vfiprintf_r>
 8005fda:	b002      	add	sp, #8
 8005fdc:	f85d eb04 	ldr.w	lr, [sp], #4
 8005fe0:	b003      	add	sp, #12
 8005fe2:	4770      	bx	lr
 8005fe4:	20000028 	.word	0x20000028

08005fe8 <abort>:
 8005fe8:	b508      	push	{r3, lr}
 8005fea:	2006      	movs	r0, #6
 8005fec:	f000 fa08 	bl	8006400 <raise>
 8005ff0:	2001      	movs	r0, #1
 8005ff2:	f7fb f8d1 	bl	8001198 <_exit>

08005ff6 <_malloc_usable_size_r>:
 8005ff6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005ffa:	1f18      	subs	r0, r3, #4
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	bfbc      	itt	lt
 8006000:	580b      	ldrlt	r3, [r1, r0]
 8006002:	18c0      	addlt	r0, r0, r3
 8006004:	4770      	bx	lr

08006006 <__sfputc_r>:
 8006006:	6893      	ldr	r3, [r2, #8]
 8006008:	3b01      	subs	r3, #1
 800600a:	2b00      	cmp	r3, #0
 800600c:	b410      	push	{r4}
 800600e:	6093      	str	r3, [r2, #8]
 8006010:	da08      	bge.n	8006024 <__sfputc_r+0x1e>
 8006012:	6994      	ldr	r4, [r2, #24]
 8006014:	42a3      	cmp	r3, r4
 8006016:	db01      	blt.n	800601c <__sfputc_r+0x16>
 8006018:	290a      	cmp	r1, #10
 800601a:	d103      	bne.n	8006024 <__sfputc_r+0x1e>
 800601c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006020:	f000 b932 	b.w	8006288 <__swbuf_r>
 8006024:	6813      	ldr	r3, [r2, #0]
 8006026:	1c58      	adds	r0, r3, #1
 8006028:	6010      	str	r0, [r2, #0]
 800602a:	7019      	strb	r1, [r3, #0]
 800602c:	4608      	mov	r0, r1
 800602e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006032:	4770      	bx	lr

08006034 <__sfputs_r>:
 8006034:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006036:	4606      	mov	r6, r0
 8006038:	460f      	mov	r7, r1
 800603a:	4614      	mov	r4, r2
 800603c:	18d5      	adds	r5, r2, r3
 800603e:	42ac      	cmp	r4, r5
 8006040:	d101      	bne.n	8006046 <__sfputs_r+0x12>
 8006042:	2000      	movs	r0, #0
 8006044:	e007      	b.n	8006056 <__sfputs_r+0x22>
 8006046:	f814 1b01 	ldrb.w	r1, [r4], #1
 800604a:	463a      	mov	r2, r7
 800604c:	4630      	mov	r0, r6
 800604e:	f7ff ffda 	bl	8006006 <__sfputc_r>
 8006052:	1c43      	adds	r3, r0, #1
 8006054:	d1f3      	bne.n	800603e <__sfputs_r+0xa>
 8006056:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006058 <_vfiprintf_r>:
 8006058:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800605c:	460d      	mov	r5, r1
 800605e:	b09d      	sub	sp, #116	@ 0x74
 8006060:	4614      	mov	r4, r2
 8006062:	4698      	mov	r8, r3
 8006064:	4606      	mov	r6, r0
 8006066:	b118      	cbz	r0, 8006070 <_vfiprintf_r+0x18>
 8006068:	6a03      	ldr	r3, [r0, #32]
 800606a:	b90b      	cbnz	r3, 8006070 <_vfiprintf_r+0x18>
 800606c:	f7fe f8ea 	bl	8004244 <__sinit>
 8006070:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006072:	07d9      	lsls	r1, r3, #31
 8006074:	d405      	bmi.n	8006082 <_vfiprintf_r+0x2a>
 8006076:	89ab      	ldrh	r3, [r5, #12]
 8006078:	059a      	lsls	r2, r3, #22
 800607a:	d402      	bmi.n	8006082 <_vfiprintf_r+0x2a>
 800607c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800607e:	f7fe fa0e 	bl	800449e <__retarget_lock_acquire_recursive>
 8006082:	89ab      	ldrh	r3, [r5, #12]
 8006084:	071b      	lsls	r3, r3, #28
 8006086:	d501      	bpl.n	800608c <_vfiprintf_r+0x34>
 8006088:	692b      	ldr	r3, [r5, #16]
 800608a:	b99b      	cbnz	r3, 80060b4 <_vfiprintf_r+0x5c>
 800608c:	4629      	mov	r1, r5
 800608e:	4630      	mov	r0, r6
 8006090:	f000 f938 	bl	8006304 <__swsetup_r>
 8006094:	b170      	cbz	r0, 80060b4 <_vfiprintf_r+0x5c>
 8006096:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006098:	07dc      	lsls	r4, r3, #31
 800609a:	d504      	bpl.n	80060a6 <_vfiprintf_r+0x4e>
 800609c:	f04f 30ff 	mov.w	r0, #4294967295
 80060a0:	b01d      	add	sp, #116	@ 0x74
 80060a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80060a6:	89ab      	ldrh	r3, [r5, #12]
 80060a8:	0598      	lsls	r0, r3, #22
 80060aa:	d4f7      	bmi.n	800609c <_vfiprintf_r+0x44>
 80060ac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80060ae:	f7fe f9f7 	bl	80044a0 <__retarget_lock_release_recursive>
 80060b2:	e7f3      	b.n	800609c <_vfiprintf_r+0x44>
 80060b4:	2300      	movs	r3, #0
 80060b6:	9309      	str	r3, [sp, #36]	@ 0x24
 80060b8:	2320      	movs	r3, #32
 80060ba:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80060be:	f8cd 800c 	str.w	r8, [sp, #12]
 80060c2:	2330      	movs	r3, #48	@ 0x30
 80060c4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006274 <_vfiprintf_r+0x21c>
 80060c8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80060cc:	f04f 0901 	mov.w	r9, #1
 80060d0:	4623      	mov	r3, r4
 80060d2:	469a      	mov	sl, r3
 80060d4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80060d8:	b10a      	cbz	r2, 80060de <_vfiprintf_r+0x86>
 80060da:	2a25      	cmp	r2, #37	@ 0x25
 80060dc:	d1f9      	bne.n	80060d2 <_vfiprintf_r+0x7a>
 80060de:	ebba 0b04 	subs.w	fp, sl, r4
 80060e2:	d00b      	beq.n	80060fc <_vfiprintf_r+0xa4>
 80060e4:	465b      	mov	r3, fp
 80060e6:	4622      	mov	r2, r4
 80060e8:	4629      	mov	r1, r5
 80060ea:	4630      	mov	r0, r6
 80060ec:	f7ff ffa2 	bl	8006034 <__sfputs_r>
 80060f0:	3001      	adds	r0, #1
 80060f2:	f000 80a7 	beq.w	8006244 <_vfiprintf_r+0x1ec>
 80060f6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80060f8:	445a      	add	r2, fp
 80060fa:	9209      	str	r2, [sp, #36]	@ 0x24
 80060fc:	f89a 3000 	ldrb.w	r3, [sl]
 8006100:	2b00      	cmp	r3, #0
 8006102:	f000 809f 	beq.w	8006244 <_vfiprintf_r+0x1ec>
 8006106:	2300      	movs	r3, #0
 8006108:	f04f 32ff 	mov.w	r2, #4294967295
 800610c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006110:	f10a 0a01 	add.w	sl, sl, #1
 8006114:	9304      	str	r3, [sp, #16]
 8006116:	9307      	str	r3, [sp, #28]
 8006118:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800611c:	931a      	str	r3, [sp, #104]	@ 0x68
 800611e:	4654      	mov	r4, sl
 8006120:	2205      	movs	r2, #5
 8006122:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006126:	4853      	ldr	r0, [pc, #332]	@ (8006274 <_vfiprintf_r+0x21c>)
 8006128:	f7fa f87a 	bl	8000220 <memchr>
 800612c:	9a04      	ldr	r2, [sp, #16]
 800612e:	b9d8      	cbnz	r0, 8006168 <_vfiprintf_r+0x110>
 8006130:	06d1      	lsls	r1, r2, #27
 8006132:	bf44      	itt	mi
 8006134:	2320      	movmi	r3, #32
 8006136:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800613a:	0713      	lsls	r3, r2, #28
 800613c:	bf44      	itt	mi
 800613e:	232b      	movmi	r3, #43	@ 0x2b
 8006140:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006144:	f89a 3000 	ldrb.w	r3, [sl]
 8006148:	2b2a      	cmp	r3, #42	@ 0x2a
 800614a:	d015      	beq.n	8006178 <_vfiprintf_r+0x120>
 800614c:	9a07      	ldr	r2, [sp, #28]
 800614e:	4654      	mov	r4, sl
 8006150:	2000      	movs	r0, #0
 8006152:	f04f 0c0a 	mov.w	ip, #10
 8006156:	4621      	mov	r1, r4
 8006158:	f811 3b01 	ldrb.w	r3, [r1], #1
 800615c:	3b30      	subs	r3, #48	@ 0x30
 800615e:	2b09      	cmp	r3, #9
 8006160:	d94b      	bls.n	80061fa <_vfiprintf_r+0x1a2>
 8006162:	b1b0      	cbz	r0, 8006192 <_vfiprintf_r+0x13a>
 8006164:	9207      	str	r2, [sp, #28]
 8006166:	e014      	b.n	8006192 <_vfiprintf_r+0x13a>
 8006168:	eba0 0308 	sub.w	r3, r0, r8
 800616c:	fa09 f303 	lsl.w	r3, r9, r3
 8006170:	4313      	orrs	r3, r2
 8006172:	9304      	str	r3, [sp, #16]
 8006174:	46a2      	mov	sl, r4
 8006176:	e7d2      	b.n	800611e <_vfiprintf_r+0xc6>
 8006178:	9b03      	ldr	r3, [sp, #12]
 800617a:	1d19      	adds	r1, r3, #4
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	9103      	str	r1, [sp, #12]
 8006180:	2b00      	cmp	r3, #0
 8006182:	bfbb      	ittet	lt
 8006184:	425b      	neglt	r3, r3
 8006186:	f042 0202 	orrlt.w	r2, r2, #2
 800618a:	9307      	strge	r3, [sp, #28]
 800618c:	9307      	strlt	r3, [sp, #28]
 800618e:	bfb8      	it	lt
 8006190:	9204      	strlt	r2, [sp, #16]
 8006192:	7823      	ldrb	r3, [r4, #0]
 8006194:	2b2e      	cmp	r3, #46	@ 0x2e
 8006196:	d10a      	bne.n	80061ae <_vfiprintf_r+0x156>
 8006198:	7863      	ldrb	r3, [r4, #1]
 800619a:	2b2a      	cmp	r3, #42	@ 0x2a
 800619c:	d132      	bne.n	8006204 <_vfiprintf_r+0x1ac>
 800619e:	9b03      	ldr	r3, [sp, #12]
 80061a0:	1d1a      	adds	r2, r3, #4
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	9203      	str	r2, [sp, #12]
 80061a6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80061aa:	3402      	adds	r4, #2
 80061ac:	9305      	str	r3, [sp, #20]
 80061ae:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006284 <_vfiprintf_r+0x22c>
 80061b2:	7821      	ldrb	r1, [r4, #0]
 80061b4:	2203      	movs	r2, #3
 80061b6:	4650      	mov	r0, sl
 80061b8:	f7fa f832 	bl	8000220 <memchr>
 80061bc:	b138      	cbz	r0, 80061ce <_vfiprintf_r+0x176>
 80061be:	9b04      	ldr	r3, [sp, #16]
 80061c0:	eba0 000a 	sub.w	r0, r0, sl
 80061c4:	2240      	movs	r2, #64	@ 0x40
 80061c6:	4082      	lsls	r2, r0
 80061c8:	4313      	orrs	r3, r2
 80061ca:	3401      	adds	r4, #1
 80061cc:	9304      	str	r3, [sp, #16]
 80061ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 80061d2:	4829      	ldr	r0, [pc, #164]	@ (8006278 <_vfiprintf_r+0x220>)
 80061d4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80061d8:	2206      	movs	r2, #6
 80061da:	f7fa f821 	bl	8000220 <memchr>
 80061de:	2800      	cmp	r0, #0
 80061e0:	d03f      	beq.n	8006262 <_vfiprintf_r+0x20a>
 80061e2:	4b26      	ldr	r3, [pc, #152]	@ (800627c <_vfiprintf_r+0x224>)
 80061e4:	bb1b      	cbnz	r3, 800622e <_vfiprintf_r+0x1d6>
 80061e6:	9b03      	ldr	r3, [sp, #12]
 80061e8:	3307      	adds	r3, #7
 80061ea:	f023 0307 	bic.w	r3, r3, #7
 80061ee:	3308      	adds	r3, #8
 80061f0:	9303      	str	r3, [sp, #12]
 80061f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80061f4:	443b      	add	r3, r7
 80061f6:	9309      	str	r3, [sp, #36]	@ 0x24
 80061f8:	e76a      	b.n	80060d0 <_vfiprintf_r+0x78>
 80061fa:	fb0c 3202 	mla	r2, ip, r2, r3
 80061fe:	460c      	mov	r4, r1
 8006200:	2001      	movs	r0, #1
 8006202:	e7a8      	b.n	8006156 <_vfiprintf_r+0xfe>
 8006204:	2300      	movs	r3, #0
 8006206:	3401      	adds	r4, #1
 8006208:	9305      	str	r3, [sp, #20]
 800620a:	4619      	mov	r1, r3
 800620c:	f04f 0c0a 	mov.w	ip, #10
 8006210:	4620      	mov	r0, r4
 8006212:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006216:	3a30      	subs	r2, #48	@ 0x30
 8006218:	2a09      	cmp	r2, #9
 800621a:	d903      	bls.n	8006224 <_vfiprintf_r+0x1cc>
 800621c:	2b00      	cmp	r3, #0
 800621e:	d0c6      	beq.n	80061ae <_vfiprintf_r+0x156>
 8006220:	9105      	str	r1, [sp, #20]
 8006222:	e7c4      	b.n	80061ae <_vfiprintf_r+0x156>
 8006224:	fb0c 2101 	mla	r1, ip, r1, r2
 8006228:	4604      	mov	r4, r0
 800622a:	2301      	movs	r3, #1
 800622c:	e7f0      	b.n	8006210 <_vfiprintf_r+0x1b8>
 800622e:	ab03      	add	r3, sp, #12
 8006230:	9300      	str	r3, [sp, #0]
 8006232:	462a      	mov	r2, r5
 8006234:	4b12      	ldr	r3, [pc, #72]	@ (8006280 <_vfiprintf_r+0x228>)
 8006236:	a904      	add	r1, sp, #16
 8006238:	4630      	mov	r0, r6
 800623a:	f7fd fbc1 	bl	80039c0 <_printf_float>
 800623e:	4607      	mov	r7, r0
 8006240:	1c78      	adds	r0, r7, #1
 8006242:	d1d6      	bne.n	80061f2 <_vfiprintf_r+0x19a>
 8006244:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006246:	07d9      	lsls	r1, r3, #31
 8006248:	d405      	bmi.n	8006256 <_vfiprintf_r+0x1fe>
 800624a:	89ab      	ldrh	r3, [r5, #12]
 800624c:	059a      	lsls	r2, r3, #22
 800624e:	d402      	bmi.n	8006256 <_vfiprintf_r+0x1fe>
 8006250:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006252:	f7fe f925 	bl	80044a0 <__retarget_lock_release_recursive>
 8006256:	89ab      	ldrh	r3, [r5, #12]
 8006258:	065b      	lsls	r3, r3, #25
 800625a:	f53f af1f 	bmi.w	800609c <_vfiprintf_r+0x44>
 800625e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006260:	e71e      	b.n	80060a0 <_vfiprintf_r+0x48>
 8006262:	ab03      	add	r3, sp, #12
 8006264:	9300      	str	r3, [sp, #0]
 8006266:	462a      	mov	r2, r5
 8006268:	4b05      	ldr	r3, [pc, #20]	@ (8006280 <_vfiprintf_r+0x228>)
 800626a:	a904      	add	r1, sp, #16
 800626c:	4630      	mov	r0, r6
 800626e:	f7fd fe3f 	bl	8003ef0 <_printf_i>
 8006272:	e7e4      	b.n	800623e <_vfiprintf_r+0x1e6>
 8006274:	08007a12 	.word	0x08007a12
 8006278:	08007a1c 	.word	0x08007a1c
 800627c:	080039c1 	.word	0x080039c1
 8006280:	08006035 	.word	0x08006035
 8006284:	08007a18 	.word	0x08007a18

08006288 <__swbuf_r>:
 8006288:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800628a:	460e      	mov	r6, r1
 800628c:	4614      	mov	r4, r2
 800628e:	4605      	mov	r5, r0
 8006290:	b118      	cbz	r0, 800629a <__swbuf_r+0x12>
 8006292:	6a03      	ldr	r3, [r0, #32]
 8006294:	b90b      	cbnz	r3, 800629a <__swbuf_r+0x12>
 8006296:	f7fd ffd5 	bl	8004244 <__sinit>
 800629a:	69a3      	ldr	r3, [r4, #24]
 800629c:	60a3      	str	r3, [r4, #8]
 800629e:	89a3      	ldrh	r3, [r4, #12]
 80062a0:	071a      	lsls	r2, r3, #28
 80062a2:	d501      	bpl.n	80062a8 <__swbuf_r+0x20>
 80062a4:	6923      	ldr	r3, [r4, #16]
 80062a6:	b943      	cbnz	r3, 80062ba <__swbuf_r+0x32>
 80062a8:	4621      	mov	r1, r4
 80062aa:	4628      	mov	r0, r5
 80062ac:	f000 f82a 	bl	8006304 <__swsetup_r>
 80062b0:	b118      	cbz	r0, 80062ba <__swbuf_r+0x32>
 80062b2:	f04f 37ff 	mov.w	r7, #4294967295
 80062b6:	4638      	mov	r0, r7
 80062b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80062ba:	6823      	ldr	r3, [r4, #0]
 80062bc:	6922      	ldr	r2, [r4, #16]
 80062be:	1a98      	subs	r0, r3, r2
 80062c0:	6963      	ldr	r3, [r4, #20]
 80062c2:	b2f6      	uxtb	r6, r6
 80062c4:	4283      	cmp	r3, r0
 80062c6:	4637      	mov	r7, r6
 80062c8:	dc05      	bgt.n	80062d6 <__swbuf_r+0x4e>
 80062ca:	4621      	mov	r1, r4
 80062cc:	4628      	mov	r0, r5
 80062ce:	f7ff fd99 	bl	8005e04 <_fflush_r>
 80062d2:	2800      	cmp	r0, #0
 80062d4:	d1ed      	bne.n	80062b2 <__swbuf_r+0x2a>
 80062d6:	68a3      	ldr	r3, [r4, #8]
 80062d8:	3b01      	subs	r3, #1
 80062da:	60a3      	str	r3, [r4, #8]
 80062dc:	6823      	ldr	r3, [r4, #0]
 80062de:	1c5a      	adds	r2, r3, #1
 80062e0:	6022      	str	r2, [r4, #0]
 80062e2:	701e      	strb	r6, [r3, #0]
 80062e4:	6962      	ldr	r2, [r4, #20]
 80062e6:	1c43      	adds	r3, r0, #1
 80062e8:	429a      	cmp	r2, r3
 80062ea:	d004      	beq.n	80062f6 <__swbuf_r+0x6e>
 80062ec:	89a3      	ldrh	r3, [r4, #12]
 80062ee:	07db      	lsls	r3, r3, #31
 80062f0:	d5e1      	bpl.n	80062b6 <__swbuf_r+0x2e>
 80062f2:	2e0a      	cmp	r6, #10
 80062f4:	d1df      	bne.n	80062b6 <__swbuf_r+0x2e>
 80062f6:	4621      	mov	r1, r4
 80062f8:	4628      	mov	r0, r5
 80062fa:	f7ff fd83 	bl	8005e04 <_fflush_r>
 80062fe:	2800      	cmp	r0, #0
 8006300:	d0d9      	beq.n	80062b6 <__swbuf_r+0x2e>
 8006302:	e7d6      	b.n	80062b2 <__swbuf_r+0x2a>

08006304 <__swsetup_r>:
 8006304:	b538      	push	{r3, r4, r5, lr}
 8006306:	4b29      	ldr	r3, [pc, #164]	@ (80063ac <__swsetup_r+0xa8>)
 8006308:	4605      	mov	r5, r0
 800630a:	6818      	ldr	r0, [r3, #0]
 800630c:	460c      	mov	r4, r1
 800630e:	b118      	cbz	r0, 8006318 <__swsetup_r+0x14>
 8006310:	6a03      	ldr	r3, [r0, #32]
 8006312:	b90b      	cbnz	r3, 8006318 <__swsetup_r+0x14>
 8006314:	f7fd ff96 	bl	8004244 <__sinit>
 8006318:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800631c:	0719      	lsls	r1, r3, #28
 800631e:	d422      	bmi.n	8006366 <__swsetup_r+0x62>
 8006320:	06da      	lsls	r2, r3, #27
 8006322:	d407      	bmi.n	8006334 <__swsetup_r+0x30>
 8006324:	2209      	movs	r2, #9
 8006326:	602a      	str	r2, [r5, #0]
 8006328:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800632c:	81a3      	strh	r3, [r4, #12]
 800632e:	f04f 30ff 	mov.w	r0, #4294967295
 8006332:	e033      	b.n	800639c <__swsetup_r+0x98>
 8006334:	0758      	lsls	r0, r3, #29
 8006336:	d512      	bpl.n	800635e <__swsetup_r+0x5a>
 8006338:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800633a:	b141      	cbz	r1, 800634e <__swsetup_r+0x4a>
 800633c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006340:	4299      	cmp	r1, r3
 8006342:	d002      	beq.n	800634a <__swsetup_r+0x46>
 8006344:	4628      	mov	r0, r5
 8006346:	f7fe ff07 	bl	8005158 <_free_r>
 800634a:	2300      	movs	r3, #0
 800634c:	6363      	str	r3, [r4, #52]	@ 0x34
 800634e:	89a3      	ldrh	r3, [r4, #12]
 8006350:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006354:	81a3      	strh	r3, [r4, #12]
 8006356:	2300      	movs	r3, #0
 8006358:	6063      	str	r3, [r4, #4]
 800635a:	6923      	ldr	r3, [r4, #16]
 800635c:	6023      	str	r3, [r4, #0]
 800635e:	89a3      	ldrh	r3, [r4, #12]
 8006360:	f043 0308 	orr.w	r3, r3, #8
 8006364:	81a3      	strh	r3, [r4, #12]
 8006366:	6923      	ldr	r3, [r4, #16]
 8006368:	b94b      	cbnz	r3, 800637e <__swsetup_r+0x7a>
 800636a:	89a3      	ldrh	r3, [r4, #12]
 800636c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006370:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006374:	d003      	beq.n	800637e <__swsetup_r+0x7a>
 8006376:	4621      	mov	r1, r4
 8006378:	4628      	mov	r0, r5
 800637a:	f000 f883 	bl	8006484 <__smakebuf_r>
 800637e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006382:	f013 0201 	ands.w	r2, r3, #1
 8006386:	d00a      	beq.n	800639e <__swsetup_r+0x9a>
 8006388:	2200      	movs	r2, #0
 800638a:	60a2      	str	r2, [r4, #8]
 800638c:	6962      	ldr	r2, [r4, #20]
 800638e:	4252      	negs	r2, r2
 8006390:	61a2      	str	r2, [r4, #24]
 8006392:	6922      	ldr	r2, [r4, #16]
 8006394:	b942      	cbnz	r2, 80063a8 <__swsetup_r+0xa4>
 8006396:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800639a:	d1c5      	bne.n	8006328 <__swsetup_r+0x24>
 800639c:	bd38      	pop	{r3, r4, r5, pc}
 800639e:	0799      	lsls	r1, r3, #30
 80063a0:	bf58      	it	pl
 80063a2:	6962      	ldrpl	r2, [r4, #20]
 80063a4:	60a2      	str	r2, [r4, #8]
 80063a6:	e7f4      	b.n	8006392 <__swsetup_r+0x8e>
 80063a8:	2000      	movs	r0, #0
 80063aa:	e7f7      	b.n	800639c <__swsetup_r+0x98>
 80063ac:	20000028 	.word	0x20000028

080063b0 <_raise_r>:
 80063b0:	291f      	cmp	r1, #31
 80063b2:	b538      	push	{r3, r4, r5, lr}
 80063b4:	4605      	mov	r5, r0
 80063b6:	460c      	mov	r4, r1
 80063b8:	d904      	bls.n	80063c4 <_raise_r+0x14>
 80063ba:	2316      	movs	r3, #22
 80063bc:	6003      	str	r3, [r0, #0]
 80063be:	f04f 30ff 	mov.w	r0, #4294967295
 80063c2:	bd38      	pop	{r3, r4, r5, pc}
 80063c4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80063c6:	b112      	cbz	r2, 80063ce <_raise_r+0x1e>
 80063c8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80063cc:	b94b      	cbnz	r3, 80063e2 <_raise_r+0x32>
 80063ce:	4628      	mov	r0, r5
 80063d0:	f000 f830 	bl	8006434 <_getpid_r>
 80063d4:	4622      	mov	r2, r4
 80063d6:	4601      	mov	r1, r0
 80063d8:	4628      	mov	r0, r5
 80063da:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80063de:	f000 b817 	b.w	8006410 <_kill_r>
 80063e2:	2b01      	cmp	r3, #1
 80063e4:	d00a      	beq.n	80063fc <_raise_r+0x4c>
 80063e6:	1c59      	adds	r1, r3, #1
 80063e8:	d103      	bne.n	80063f2 <_raise_r+0x42>
 80063ea:	2316      	movs	r3, #22
 80063ec:	6003      	str	r3, [r0, #0]
 80063ee:	2001      	movs	r0, #1
 80063f0:	e7e7      	b.n	80063c2 <_raise_r+0x12>
 80063f2:	2100      	movs	r1, #0
 80063f4:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80063f8:	4620      	mov	r0, r4
 80063fa:	4798      	blx	r3
 80063fc:	2000      	movs	r0, #0
 80063fe:	e7e0      	b.n	80063c2 <_raise_r+0x12>

08006400 <raise>:
 8006400:	4b02      	ldr	r3, [pc, #8]	@ (800640c <raise+0xc>)
 8006402:	4601      	mov	r1, r0
 8006404:	6818      	ldr	r0, [r3, #0]
 8006406:	f7ff bfd3 	b.w	80063b0 <_raise_r>
 800640a:	bf00      	nop
 800640c:	20000028 	.word	0x20000028

08006410 <_kill_r>:
 8006410:	b538      	push	{r3, r4, r5, lr}
 8006412:	4d07      	ldr	r5, [pc, #28]	@ (8006430 <_kill_r+0x20>)
 8006414:	2300      	movs	r3, #0
 8006416:	4604      	mov	r4, r0
 8006418:	4608      	mov	r0, r1
 800641a:	4611      	mov	r1, r2
 800641c:	602b      	str	r3, [r5, #0]
 800641e:	f7fa feb3 	bl	8001188 <_kill>
 8006422:	1c43      	adds	r3, r0, #1
 8006424:	d102      	bne.n	800642c <_kill_r+0x1c>
 8006426:	682b      	ldr	r3, [r5, #0]
 8006428:	b103      	cbz	r3, 800642c <_kill_r+0x1c>
 800642a:	6023      	str	r3, [r4, #0]
 800642c:	bd38      	pop	{r3, r4, r5, pc}
 800642e:	bf00      	nop
 8006430:	20001d90 	.word	0x20001d90

08006434 <_getpid_r>:
 8006434:	f7fa bea6 	b.w	8001184 <_getpid>

08006438 <__swhatbuf_r>:
 8006438:	b570      	push	{r4, r5, r6, lr}
 800643a:	460c      	mov	r4, r1
 800643c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006440:	2900      	cmp	r1, #0
 8006442:	b096      	sub	sp, #88	@ 0x58
 8006444:	4615      	mov	r5, r2
 8006446:	461e      	mov	r6, r3
 8006448:	da0d      	bge.n	8006466 <__swhatbuf_r+0x2e>
 800644a:	89a3      	ldrh	r3, [r4, #12]
 800644c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006450:	f04f 0100 	mov.w	r1, #0
 8006454:	bf14      	ite	ne
 8006456:	2340      	movne	r3, #64	@ 0x40
 8006458:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800645c:	2000      	movs	r0, #0
 800645e:	6031      	str	r1, [r6, #0]
 8006460:	602b      	str	r3, [r5, #0]
 8006462:	b016      	add	sp, #88	@ 0x58
 8006464:	bd70      	pop	{r4, r5, r6, pc}
 8006466:	466a      	mov	r2, sp
 8006468:	f000 f848 	bl	80064fc <_fstat_r>
 800646c:	2800      	cmp	r0, #0
 800646e:	dbec      	blt.n	800644a <__swhatbuf_r+0x12>
 8006470:	9901      	ldr	r1, [sp, #4]
 8006472:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006476:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800647a:	4259      	negs	r1, r3
 800647c:	4159      	adcs	r1, r3
 800647e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006482:	e7eb      	b.n	800645c <__swhatbuf_r+0x24>

08006484 <__smakebuf_r>:
 8006484:	898b      	ldrh	r3, [r1, #12]
 8006486:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006488:	079d      	lsls	r5, r3, #30
 800648a:	4606      	mov	r6, r0
 800648c:	460c      	mov	r4, r1
 800648e:	d507      	bpl.n	80064a0 <__smakebuf_r+0x1c>
 8006490:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006494:	6023      	str	r3, [r4, #0]
 8006496:	6123      	str	r3, [r4, #16]
 8006498:	2301      	movs	r3, #1
 800649a:	6163      	str	r3, [r4, #20]
 800649c:	b003      	add	sp, #12
 800649e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80064a0:	ab01      	add	r3, sp, #4
 80064a2:	466a      	mov	r2, sp
 80064a4:	f7ff ffc8 	bl	8006438 <__swhatbuf_r>
 80064a8:	9f00      	ldr	r7, [sp, #0]
 80064aa:	4605      	mov	r5, r0
 80064ac:	4639      	mov	r1, r7
 80064ae:	4630      	mov	r0, r6
 80064b0:	f7fe fec6 	bl	8005240 <_malloc_r>
 80064b4:	b948      	cbnz	r0, 80064ca <__smakebuf_r+0x46>
 80064b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80064ba:	059a      	lsls	r2, r3, #22
 80064bc:	d4ee      	bmi.n	800649c <__smakebuf_r+0x18>
 80064be:	f023 0303 	bic.w	r3, r3, #3
 80064c2:	f043 0302 	orr.w	r3, r3, #2
 80064c6:	81a3      	strh	r3, [r4, #12]
 80064c8:	e7e2      	b.n	8006490 <__smakebuf_r+0xc>
 80064ca:	89a3      	ldrh	r3, [r4, #12]
 80064cc:	6020      	str	r0, [r4, #0]
 80064ce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80064d2:	81a3      	strh	r3, [r4, #12]
 80064d4:	9b01      	ldr	r3, [sp, #4]
 80064d6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80064da:	b15b      	cbz	r3, 80064f4 <__smakebuf_r+0x70>
 80064dc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80064e0:	4630      	mov	r0, r6
 80064e2:	f000 f81d 	bl	8006520 <_isatty_r>
 80064e6:	b128      	cbz	r0, 80064f4 <__smakebuf_r+0x70>
 80064e8:	89a3      	ldrh	r3, [r4, #12]
 80064ea:	f023 0303 	bic.w	r3, r3, #3
 80064ee:	f043 0301 	orr.w	r3, r3, #1
 80064f2:	81a3      	strh	r3, [r4, #12]
 80064f4:	89a3      	ldrh	r3, [r4, #12]
 80064f6:	431d      	orrs	r5, r3
 80064f8:	81a5      	strh	r5, [r4, #12]
 80064fa:	e7cf      	b.n	800649c <__smakebuf_r+0x18>

080064fc <_fstat_r>:
 80064fc:	b538      	push	{r3, r4, r5, lr}
 80064fe:	4d07      	ldr	r5, [pc, #28]	@ (800651c <_fstat_r+0x20>)
 8006500:	2300      	movs	r3, #0
 8006502:	4604      	mov	r4, r0
 8006504:	4608      	mov	r0, r1
 8006506:	4611      	mov	r1, r2
 8006508:	602b      	str	r3, [r5, #0]
 800650a:	f7fa fe6a 	bl	80011e2 <_fstat>
 800650e:	1c43      	adds	r3, r0, #1
 8006510:	d102      	bne.n	8006518 <_fstat_r+0x1c>
 8006512:	682b      	ldr	r3, [r5, #0]
 8006514:	b103      	cbz	r3, 8006518 <_fstat_r+0x1c>
 8006516:	6023      	str	r3, [r4, #0]
 8006518:	bd38      	pop	{r3, r4, r5, pc}
 800651a:	bf00      	nop
 800651c:	20001d90 	.word	0x20001d90

08006520 <_isatty_r>:
 8006520:	b538      	push	{r3, r4, r5, lr}
 8006522:	4d06      	ldr	r5, [pc, #24]	@ (800653c <_isatty_r+0x1c>)
 8006524:	2300      	movs	r3, #0
 8006526:	4604      	mov	r4, r0
 8006528:	4608      	mov	r0, r1
 800652a:	602b      	str	r3, [r5, #0]
 800652c:	f7fa fe5e 	bl	80011ec <_isatty>
 8006530:	1c43      	adds	r3, r0, #1
 8006532:	d102      	bne.n	800653a <_isatty_r+0x1a>
 8006534:	682b      	ldr	r3, [r5, #0]
 8006536:	b103      	cbz	r3, 800653a <_isatty_r+0x1a>
 8006538:	6023      	str	r3, [r4, #0]
 800653a:	bd38      	pop	{r3, r4, r5, pc}
 800653c:	20001d90 	.word	0x20001d90

08006540 <_init>:
 8006540:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006542:	bf00      	nop
 8006544:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006546:	bc08      	pop	{r3}
 8006548:	469e      	mov	lr, r3
 800654a:	4770      	bx	lr

0800654c <_fini>:
 800654c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800654e:	bf00      	nop
 8006550:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006552:	bc08      	pop	{r3}
 8006554:	469e      	mov	lr, r3
 8006556:	4770      	bx	lr
