#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000022ebf0b41b0 .scope module, "layer1_generator_tb" "layer1_generator_tb" 2 3;
 .timescale -9 -12;
v0000022ebf12be70_0 .var "clk", 0 0;
v0000022ebf12bab0_0 .net "done", 0 0, v0000022ebf12b5b0_0;  1 drivers
v0000022ebf12bf10_0 .var/s "flat_input_flat", 1023 0;
v0000022ebf12b290_0 .net/s "flat_output_flat", 4095 0, v0000022ebf12b970_0;  1 drivers
v0000022ebf12bbf0 .array/s "inputs", 63 0, 15 0;
v0000022ebf12c050_0 .var/i "k", 31 0;
v0000022ebf12b3d0 .array/s "outputs", 255 0, 15 0;
v0000022ebf12e0e0_0 .var/i "p", 31 0;
v0000022ebf12df00_0 .var "rst", 0 0;
v0000022ebf12d960_0 .var "start", 0 0;
E_0000022ebf0ae2c0 .event anyedge, v0000022ebf12b5b0_0;
E_0000022ebf0ae180 .event posedge, v0000022ebf12bdd0_0;
E_0000022ebf0adb00 .event anyedge, v0000022ebf12b970_0;
v0000022ebf12bbf0_0 .array/port v0000022ebf12bbf0, 0;
v0000022ebf12bbf0_1 .array/port v0000022ebf12bbf0, 1;
v0000022ebf12bbf0_2 .array/port v0000022ebf12bbf0, 2;
v0000022ebf12bbf0_3 .array/port v0000022ebf12bbf0, 3;
E_0000022ebf0ae3c0/0 .event anyedge, v0000022ebf12bbf0_0, v0000022ebf12bbf0_1, v0000022ebf12bbf0_2, v0000022ebf12bbf0_3;
v0000022ebf12bbf0_4 .array/port v0000022ebf12bbf0, 4;
v0000022ebf12bbf0_5 .array/port v0000022ebf12bbf0, 5;
v0000022ebf12bbf0_6 .array/port v0000022ebf12bbf0, 6;
v0000022ebf12bbf0_7 .array/port v0000022ebf12bbf0, 7;
E_0000022ebf0ae3c0/1 .event anyedge, v0000022ebf12bbf0_4, v0000022ebf12bbf0_5, v0000022ebf12bbf0_6, v0000022ebf12bbf0_7;
v0000022ebf12bbf0_8 .array/port v0000022ebf12bbf0, 8;
v0000022ebf12bbf0_9 .array/port v0000022ebf12bbf0, 9;
v0000022ebf12bbf0_10 .array/port v0000022ebf12bbf0, 10;
v0000022ebf12bbf0_11 .array/port v0000022ebf12bbf0, 11;
E_0000022ebf0ae3c0/2 .event anyedge, v0000022ebf12bbf0_8, v0000022ebf12bbf0_9, v0000022ebf12bbf0_10, v0000022ebf12bbf0_11;
v0000022ebf12bbf0_12 .array/port v0000022ebf12bbf0, 12;
v0000022ebf12bbf0_13 .array/port v0000022ebf12bbf0, 13;
v0000022ebf12bbf0_14 .array/port v0000022ebf12bbf0, 14;
v0000022ebf12bbf0_15 .array/port v0000022ebf12bbf0, 15;
E_0000022ebf0ae3c0/3 .event anyedge, v0000022ebf12bbf0_12, v0000022ebf12bbf0_13, v0000022ebf12bbf0_14, v0000022ebf12bbf0_15;
v0000022ebf12bbf0_16 .array/port v0000022ebf12bbf0, 16;
v0000022ebf12bbf0_17 .array/port v0000022ebf12bbf0, 17;
v0000022ebf12bbf0_18 .array/port v0000022ebf12bbf0, 18;
v0000022ebf12bbf0_19 .array/port v0000022ebf12bbf0, 19;
E_0000022ebf0ae3c0/4 .event anyedge, v0000022ebf12bbf0_16, v0000022ebf12bbf0_17, v0000022ebf12bbf0_18, v0000022ebf12bbf0_19;
v0000022ebf12bbf0_20 .array/port v0000022ebf12bbf0, 20;
v0000022ebf12bbf0_21 .array/port v0000022ebf12bbf0, 21;
v0000022ebf12bbf0_22 .array/port v0000022ebf12bbf0, 22;
v0000022ebf12bbf0_23 .array/port v0000022ebf12bbf0, 23;
E_0000022ebf0ae3c0/5 .event anyedge, v0000022ebf12bbf0_20, v0000022ebf12bbf0_21, v0000022ebf12bbf0_22, v0000022ebf12bbf0_23;
v0000022ebf12bbf0_24 .array/port v0000022ebf12bbf0, 24;
v0000022ebf12bbf0_25 .array/port v0000022ebf12bbf0, 25;
v0000022ebf12bbf0_26 .array/port v0000022ebf12bbf0, 26;
v0000022ebf12bbf0_27 .array/port v0000022ebf12bbf0, 27;
E_0000022ebf0ae3c0/6 .event anyedge, v0000022ebf12bbf0_24, v0000022ebf12bbf0_25, v0000022ebf12bbf0_26, v0000022ebf12bbf0_27;
v0000022ebf12bbf0_28 .array/port v0000022ebf12bbf0, 28;
v0000022ebf12bbf0_29 .array/port v0000022ebf12bbf0, 29;
v0000022ebf12bbf0_30 .array/port v0000022ebf12bbf0, 30;
v0000022ebf12bbf0_31 .array/port v0000022ebf12bbf0, 31;
E_0000022ebf0ae3c0/7 .event anyedge, v0000022ebf12bbf0_28, v0000022ebf12bbf0_29, v0000022ebf12bbf0_30, v0000022ebf12bbf0_31;
v0000022ebf12bbf0_32 .array/port v0000022ebf12bbf0, 32;
v0000022ebf12bbf0_33 .array/port v0000022ebf12bbf0, 33;
v0000022ebf12bbf0_34 .array/port v0000022ebf12bbf0, 34;
v0000022ebf12bbf0_35 .array/port v0000022ebf12bbf0, 35;
E_0000022ebf0ae3c0/8 .event anyedge, v0000022ebf12bbf0_32, v0000022ebf12bbf0_33, v0000022ebf12bbf0_34, v0000022ebf12bbf0_35;
v0000022ebf12bbf0_36 .array/port v0000022ebf12bbf0, 36;
v0000022ebf12bbf0_37 .array/port v0000022ebf12bbf0, 37;
v0000022ebf12bbf0_38 .array/port v0000022ebf12bbf0, 38;
v0000022ebf12bbf0_39 .array/port v0000022ebf12bbf0, 39;
E_0000022ebf0ae3c0/9 .event anyedge, v0000022ebf12bbf0_36, v0000022ebf12bbf0_37, v0000022ebf12bbf0_38, v0000022ebf12bbf0_39;
v0000022ebf12bbf0_40 .array/port v0000022ebf12bbf0, 40;
v0000022ebf12bbf0_41 .array/port v0000022ebf12bbf0, 41;
v0000022ebf12bbf0_42 .array/port v0000022ebf12bbf0, 42;
v0000022ebf12bbf0_43 .array/port v0000022ebf12bbf0, 43;
E_0000022ebf0ae3c0/10 .event anyedge, v0000022ebf12bbf0_40, v0000022ebf12bbf0_41, v0000022ebf12bbf0_42, v0000022ebf12bbf0_43;
v0000022ebf12bbf0_44 .array/port v0000022ebf12bbf0, 44;
v0000022ebf12bbf0_45 .array/port v0000022ebf12bbf0, 45;
v0000022ebf12bbf0_46 .array/port v0000022ebf12bbf0, 46;
v0000022ebf12bbf0_47 .array/port v0000022ebf12bbf0, 47;
E_0000022ebf0ae3c0/11 .event anyedge, v0000022ebf12bbf0_44, v0000022ebf12bbf0_45, v0000022ebf12bbf0_46, v0000022ebf12bbf0_47;
v0000022ebf12bbf0_48 .array/port v0000022ebf12bbf0, 48;
v0000022ebf12bbf0_49 .array/port v0000022ebf12bbf0, 49;
v0000022ebf12bbf0_50 .array/port v0000022ebf12bbf0, 50;
v0000022ebf12bbf0_51 .array/port v0000022ebf12bbf0, 51;
E_0000022ebf0ae3c0/12 .event anyedge, v0000022ebf12bbf0_48, v0000022ebf12bbf0_49, v0000022ebf12bbf0_50, v0000022ebf12bbf0_51;
v0000022ebf12bbf0_52 .array/port v0000022ebf12bbf0, 52;
v0000022ebf12bbf0_53 .array/port v0000022ebf12bbf0, 53;
v0000022ebf12bbf0_54 .array/port v0000022ebf12bbf0, 54;
v0000022ebf12bbf0_55 .array/port v0000022ebf12bbf0, 55;
E_0000022ebf0ae3c0/13 .event anyedge, v0000022ebf12bbf0_52, v0000022ebf12bbf0_53, v0000022ebf12bbf0_54, v0000022ebf12bbf0_55;
v0000022ebf12bbf0_56 .array/port v0000022ebf12bbf0, 56;
v0000022ebf12bbf0_57 .array/port v0000022ebf12bbf0, 57;
v0000022ebf12bbf0_58 .array/port v0000022ebf12bbf0, 58;
v0000022ebf12bbf0_59 .array/port v0000022ebf12bbf0, 59;
E_0000022ebf0ae3c0/14 .event anyedge, v0000022ebf12bbf0_56, v0000022ebf12bbf0_57, v0000022ebf12bbf0_58, v0000022ebf12bbf0_59;
v0000022ebf12bbf0_60 .array/port v0000022ebf12bbf0, 60;
v0000022ebf12bbf0_61 .array/port v0000022ebf12bbf0, 61;
v0000022ebf12bbf0_62 .array/port v0000022ebf12bbf0, 62;
v0000022ebf12bbf0_63 .array/port v0000022ebf12bbf0, 63;
E_0000022ebf0ae3c0/15 .event anyedge, v0000022ebf12bbf0_60, v0000022ebf12bbf0_61, v0000022ebf12bbf0_62, v0000022ebf12bbf0_63;
E_0000022ebf0ae3c0 .event/or E_0000022ebf0ae3c0/0, E_0000022ebf0ae3c0/1, E_0000022ebf0ae3c0/2, E_0000022ebf0ae3c0/3, E_0000022ebf0ae3c0/4, E_0000022ebf0ae3c0/5, E_0000022ebf0ae3c0/6, E_0000022ebf0ae3c0/7, E_0000022ebf0ae3c0/8, E_0000022ebf0ae3c0/9, E_0000022ebf0ae3c0/10, E_0000022ebf0ae3c0/11, E_0000022ebf0ae3c0/12, E_0000022ebf0ae3c0/13, E_0000022ebf0ae3c0/14, E_0000022ebf0ae3c0/15;
S_0000022ebf0d4980 .scope function.real, "q8_8_to_real" "q8_8_to_real" 2 55, 2 55 0, S_0000022ebf0b41b0;
 .timescale -9 -12;
; Variable q8_8_to_real is REAL return value of scope S_0000022ebf0d4980
v0000022ebf0d2a80_0 .var/s "val", 15 0;
TD_layer1_generator_tb.q8_8_to_real ;
    %load/vec4 v0000022ebf0d2a80_0;
    %cvt/rv/s;
    %pushi/real 1073741824, 4074; load=256.000
    %div/wr;
    %ret/real 0; Assign to q8_8_to_real
    %end;
S_0000022ebf0d4b10 .scope module, "uut" "layer1_generator" 2 37, 3 1 0, S_0000022ebf0b41b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1024 "flat_input_flat";
    .port_info 4 /OUTPUT 4096 "flat_output_flat";
    .port_info 5 /OUTPUT 1 "done";
v0000022ebf0d29e0_0 .net *"_ivl_0", 31 0, L_0000022ebf12ecc0;  1 drivers
v0000022ebf0d2940_0 .net *"_ivl_11", 31 0, L_0000022ebf12ee00;  1 drivers
L_0000022ebf170160 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000022ebf0d2440_0 .net/2u *"_ivl_12", 31 0, L_0000022ebf170160;  1 drivers
v0000022ebf0d2080_0 .net *"_ivl_14", 31 0, L_0000022ebf12de60;  1 drivers
v0000022ebf0d2260_0 .net *"_ivl_16", 33 0, L_0000022ebf12e4a0;  1 drivers
L_0000022ebf1701a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000022ebf0d24e0_0 .net *"_ivl_19", 1 0, L_0000022ebf1701a8;  1 drivers
L_0000022ebf1701f0 .functor BUFT 1, C4<0000000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v0000022ebf0d2d00_0 .net/2s *"_ivl_20", 33 0, L_0000022ebf1701f0;  1 drivers
v0000022ebf0d2300_0 .net/s *"_ivl_22", 33 0, L_0000022ebf12f120;  1 drivers
v0000022ebf0d2e40_0 .net/s *"_ivl_26", 31 0, L_0000022ebf12d820;  1 drivers
v0000022ebf0d2580_0 .net *"_ivl_28", 15 0, L_0000022ebf12d780;  1 drivers
L_0000022ebf170088 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022ebf0d2b20_0 .net *"_ivl_3", 24 0, L_0000022ebf170088;  1 drivers
v0000022ebf0d2bc0_0 .net *"_ivl_30", 31 0, L_0000022ebf12ddc0;  1 drivers
L_0000022ebf170238 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022ebf0d2c60_0 .net *"_ivl_33", 22 0, L_0000022ebf170238;  1 drivers
L_0000022ebf170280 .functor BUFT 1, C4<00000000000000000000000001000000>, C4<0>, C4<0>, C4<0>;
v0000022ebf0d21c0_0 .net/2u *"_ivl_34", 31 0, L_0000022ebf170280;  1 drivers
v0000022ebf0d23a0_0 .net *"_ivl_37", 31 0, L_0000022ebf12e900;  1 drivers
v0000022ebf0d2da0_0 .net *"_ivl_38", 31 0, L_0000022ebf12f300;  1 drivers
L_0000022ebf1700d0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000022ebf0d26c0_0 .net/2u *"_ivl_4", 31 0, L_0000022ebf1700d0;  1 drivers
L_0000022ebf1702c8 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022ebf0d2760_0 .net *"_ivl_41", 24 0, L_0000022ebf1702c8;  1 drivers
v0000022ebf0d2800_0 .net *"_ivl_42", 31 0, L_0000022ebf12da00;  1 drivers
v0000022ebf0d2ee0_0 .net/s *"_ivl_44", 31 0, L_0000022ebf12e400;  1 drivers
v0000022ebf12b790_0 .net *"_ivl_6", 31 0, L_0000022ebf12dfa0;  1 drivers
L_0000022ebf170118 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0000022ebf12b470_0 .net/2u *"_ivl_8", 31 0, L_0000022ebf170118;  1 drivers
v0000022ebf12b510_0 .var/s "accumulator", 31 0;
v0000022ebf12bc90_0 .var/s "bias_shifted", 31 0;
v0000022ebf12b150_0 .var "busy", 0 0;
v0000022ebf12bdd0_0 .net "clk", 0 0, v0000022ebf12be70_0;  1 drivers
v0000022ebf12b1f0_0 .net/s "current_input", 15 0, L_0000022ebf12e220;  1 drivers
v0000022ebf12b650_0 .net/s "current_product", 31 0, L_0000022ebf12e860;  1 drivers
v0000022ebf12b5b0_0 .var "done", 0 0;
v0000022ebf12b830_0 .net/s "flat_input_flat", 1023 0, v0000022ebf12bf10_0;  1 drivers
v0000022ebf12b970_0 .var/s "flat_output_flat", 4095 0;
v0000022ebf12b330_0 .var "input_idx", 6 0;
v0000022ebf12bfb0 .array/s "layer1_gen_bias", 255 0, 15 0;
v0000022ebf12b6f0 .array/s "layer1_gen_weights", 16383 0, 15 0;
v0000022ebf12bd30_0 .var "neuron_idx", 8 0;
v0000022ebf12bb50_0 .net/s "next_acc", 31 0, L_0000022ebf12daa0;  1 drivers
v0000022ebf12b8d0_0 .net "rst", 0 0, v0000022ebf12df00_0;  1 drivers
v0000022ebf12ba10_0 .net "start", 0 0, v0000022ebf12d960_0;  1 drivers
E_0000022ebf0ad600 .event posedge, v0000022ebf12b8d0_0, v0000022ebf12bdd0_0;
L_0000022ebf12ecc0 .concat [ 7 25 0 0], v0000022ebf12b330_0, L_0000022ebf170088;
L_0000022ebf12dfa0 .arith/sum 32, L_0000022ebf12ecc0, L_0000022ebf1700d0;
L_0000022ebf12ee00 .arith/mult 32, L_0000022ebf12dfa0, L_0000022ebf170118;
L_0000022ebf12de60 .arith/sub 32, L_0000022ebf12ee00, L_0000022ebf170160;
L_0000022ebf12e4a0 .concat [ 32 2 0 0], L_0000022ebf12de60, L_0000022ebf1701a8;
L_0000022ebf12f120 .arith/sub 34, L_0000022ebf12e4a0, L_0000022ebf1701f0;
L_0000022ebf12e220 .part/v.s v0000022ebf12bf10_0, L_0000022ebf12f120, 16;
L_0000022ebf12d820 .extend/s 32, L_0000022ebf12e220;
L_0000022ebf12d780 .array/port v0000022ebf12b6f0, L_0000022ebf12da00;
L_0000022ebf12ddc0 .concat [ 9 23 0 0], v0000022ebf12bd30_0, L_0000022ebf170238;
L_0000022ebf12e900 .arith/mult 32, L_0000022ebf12ddc0, L_0000022ebf170280;
L_0000022ebf12f300 .concat [ 7 25 0 0], v0000022ebf12b330_0, L_0000022ebf1702c8;
L_0000022ebf12da00 .arith/sum 32, L_0000022ebf12e900, L_0000022ebf12f300;
L_0000022ebf12e400 .extend/s 32, L_0000022ebf12d780;
L_0000022ebf12e860 .arith/mult 32, L_0000022ebf12d820, L_0000022ebf12e400;
L_0000022ebf12daa0 .arith/sum 32, v0000022ebf12b510_0, L_0000022ebf12e860;
    .scope S_0000022ebf0d4b10;
T_1 ;
    %vpi_call 3 21 "$readmemh", "layer1_gen_weights.hex", v0000022ebf12b6f0 {0 0 0};
    %vpi_call 3 22 "$readmemh", "layer1_gen_bias.hex", v0000022ebf12bfb0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000022ebf0d4b10;
T_2 ;
    %wait E_0000022ebf0ad600;
    %load/vec4 v0000022ebf12b8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000022ebf12bd30_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000022ebf12b330_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022ebf12b510_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022ebf12bc90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022ebf12b150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022ebf12b5b0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000022ebf12ba10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v0000022ebf12b150_0;
    %nor/r;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000022ebf12bd30_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000022ebf12b330_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000022ebf12bfb0, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000022ebf12bc90_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000022ebf12bfb0, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000022ebf12b510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022ebf12b150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022ebf12b5b0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000022ebf12b150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0000022ebf12bb50_0;
    %assign/vec4 v0000022ebf12b510_0, 0;
    %load/vec4 v0000022ebf12b330_0;
    %cmpi/e 63, 0, 7;
    %jmp/0xz  T_2.7, 4;
    %load/vec4 v0000022ebf12bb50_0;
    %parti/s 16, 8, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v0000022ebf12bd30_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0000022ebf12b970_0, 4, 5;
    %load/vec4 v0000022ebf12bd30_0;
    %cmpi/e 255, 0, 9;
    %jmp/0xz  T_2.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022ebf12b150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022ebf12b5b0_0, 0;
    %jmp T_2.10;
T_2.9 ;
    %load/vec4 v0000022ebf12bd30_0;
    %addi 1, 0, 9;
    %assign/vec4 v0000022ebf12bd30_0, 0;
    %load/vec4 v0000022ebf12bd30_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000022ebf12bfb0, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000022ebf12bc90_0, 0;
    %load/vec4 v0000022ebf12bd30_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000022ebf12bfb0, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000022ebf12b510_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000022ebf12b330_0, 0;
T_2.10 ;
    %jmp T_2.8;
T_2.7 ;
    %load/vec4 v0000022ebf12b330_0;
    %addi 1, 0, 7;
    %assign/vec4 v0000022ebf12b330_0, 0;
T_2.8 ;
    %jmp T_2.6;
T_2.5 ;
    %load/vec4 v0000022ebf12b5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022ebf12b5b0_0, 0;
T_2.11 ;
T_2.6 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000022ebf0b41b0;
T_3 ;
    %wait E_0000022ebf0ae3c0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022ebf12e0e0_0, 0, 32;
T_3.0 ;
    %load/vec4 v0000022ebf12e0e0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_3.1, 5;
    %ix/getv/s 4, v0000022ebf12e0e0_0;
    %load/vec4a v0000022ebf12bbf0, 4;
    %load/vec4 v0000022ebf12e0e0_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %store/vec4 v0000022ebf12bf10_0, 4, 16;
    %load/vec4 v0000022ebf12e0e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022ebf12e0e0_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000022ebf0b41b0;
T_4 ;
    %wait E_0000022ebf0adb00;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022ebf12e0e0_0, 0, 32;
T_4.0 ;
    %load/vec4 v0000022ebf12e0e0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_4.1, 5;
    %load/vec4 v0000022ebf12b290_0;
    %load/vec4 v0000022ebf12e0e0_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %part/s 16;
    %ix/getv/s 4, v0000022ebf12e0e0_0;
    %store/vec4a v0000022ebf12b3d0, 4, 0;
    %load/vec4 v0000022ebf12e0e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022ebf12e0e0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000022ebf0b41b0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022ebf12be70_0, 0, 1;
T_5.0 ;
    %delay 5000, 0;
    %load/vec4 v0000022ebf12be70_0;
    %inv;
    %store/vec4 v0000022ebf12be70_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0000022ebf0b41b0;
T_6 ;
    %vpi_call 2 63 "$dumpfile", "layer1_test.vcd" {0 0 0};
    %vpi_call 2 64 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000022ebf0b41b0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022ebf12df00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022ebf12d960_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022ebf12df00_0, 0, 1;
    %vpi_call 2 73 "$display", "Initializing Inputs to 0..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022ebf12c050_0, 0, 32;
T_6.0 ;
    %load/vec4 v0000022ebf12c050_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v0000022ebf12c050_0;
    %store/vec4a v0000022ebf12bbf0, 4, 0;
    %load/vec4 v0000022ebf12c050_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022ebf12c050_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %delay 10000, 0;
    %wait E_0000022ebf0ae180;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022ebf12d960_0, 0, 1;
    %wait E_0000022ebf0ae180;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022ebf12d960_0, 0, 1;
T_6.2 ;
    %load/vec4 v0000022ebf12bab0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_6.3, 6;
    %wait E_0000022ebf0ae2c0;
    %jmp T_6.2;
T_6.3 ;
    %delay 5000, 0;
    %vpi_call 2 91 "$display", "--------------------------------------------------" {0 0 0};
    %vpi_call 2 92 "$display", "Test Vector: Zero Vector (Input = 0)" {0 0 0};
    %vpi_call 2 93 "$display", "Expecting Output = Bias" {0 0 0};
    %vpi_call 2 94 "$display", "--------------------------------------------------" {0 0 0};
    %vpi_call 2 97 "$display", "Nilai Output (20 nilai pertama):" {0 0 0};
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000022ebf12b3d0, 4;
    %store/vec4 v0000022ebf0d2a80_0, 0, 16;
    %callf/real TD_layer1_generator_tb.q8_8_to_real, S_0000022ebf0d4980;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000022ebf12b3d0, 4;
    %store/vec4 v0000022ebf0d2a80_0, 0, 16;
    %callf/real TD_layer1_generator_tb.q8_8_to_real, S_0000022ebf0d4980;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000022ebf12b3d0, 4;
    %store/vec4 v0000022ebf0d2a80_0, 0, 16;
    %callf/real TD_layer1_generator_tb.q8_8_to_real, S_0000022ebf0d4980;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000022ebf12b3d0, 4;
    %store/vec4 v0000022ebf0d2a80_0, 0, 16;
    %callf/real TD_layer1_generator_tb.q8_8_to_real, S_0000022ebf0d4980;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000022ebf12b3d0, 4;
    %store/vec4 v0000022ebf0d2a80_0, 0, 16;
    %callf/real TD_layer1_generator_tb.q8_8_to_real, S_0000022ebf0d4980;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000022ebf12b3d0, 4;
    %store/vec4 v0000022ebf0d2a80_0, 0, 16;
    %callf/real TD_layer1_generator_tb.q8_8_to_real, S_0000022ebf0d4980;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000022ebf12b3d0, 4;
    %store/vec4 v0000022ebf0d2a80_0, 0, 16;
    %callf/real TD_layer1_generator_tb.q8_8_to_real, S_0000022ebf0d4980;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000022ebf12b3d0, 4;
    %store/vec4 v0000022ebf0d2a80_0, 0, 16;
    %callf/real TD_layer1_generator_tb.q8_8_to_real, S_0000022ebf0d4980;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000022ebf12b3d0, 4;
    %store/vec4 v0000022ebf0d2a80_0, 0, 16;
    %callf/real TD_layer1_generator_tb.q8_8_to_real, S_0000022ebf0d4980;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000022ebf12b3d0, 4;
    %store/vec4 v0000022ebf0d2a80_0, 0, 16;
    %callf/real TD_layer1_generator_tb.q8_8_to_real, S_0000022ebf0d4980;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000022ebf12b3d0, 4;
    %store/vec4 v0000022ebf0d2a80_0, 0, 16;
    %callf/real TD_layer1_generator_tb.q8_8_to_real, S_0000022ebf0d4980;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000022ebf12b3d0, 4;
    %store/vec4 v0000022ebf0d2a80_0, 0, 16;
    %callf/real TD_layer1_generator_tb.q8_8_to_real, S_0000022ebf0d4980;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000022ebf12b3d0, 4;
    %store/vec4 v0000022ebf0d2a80_0, 0, 16;
    %callf/real TD_layer1_generator_tb.q8_8_to_real, S_0000022ebf0d4980;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000022ebf12b3d0, 4;
    %store/vec4 v0000022ebf0d2a80_0, 0, 16;
    %callf/real TD_layer1_generator_tb.q8_8_to_real, S_0000022ebf0d4980;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000022ebf12b3d0, 4;
    %store/vec4 v0000022ebf0d2a80_0, 0, 16;
    %callf/real TD_layer1_generator_tb.q8_8_to_real, S_0000022ebf0d4980;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000022ebf12b3d0, 4;
    %store/vec4 v0000022ebf0d2a80_0, 0, 16;
    %callf/real TD_layer1_generator_tb.q8_8_to_real, S_0000022ebf0d4980;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000022ebf12b3d0, 4;
    %store/vec4 v0000022ebf0d2a80_0, 0, 16;
    %callf/real TD_layer1_generator_tb.q8_8_to_real, S_0000022ebf0d4980;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000022ebf12b3d0, 4;
    %store/vec4 v0000022ebf0d2a80_0, 0, 16;
    %callf/real TD_layer1_generator_tb.q8_8_to_real, S_0000022ebf0d4980;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000022ebf12b3d0, 4;
    %store/vec4 v0000022ebf0d2a80_0, 0, 16;
    %callf/real TD_layer1_generator_tb.q8_8_to_real, S_0000022ebf0d4980;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000022ebf12b3d0, 4;
    %store/vec4 v0000022ebf0d2a80_0, 0, 16;
    %callf/real TD_layer1_generator_tb.q8_8_to_real, S_0000022ebf0d4980;
    %vpi_call 2 98 "$display", "[%f %f %f %f %f %f %f %f %f %f %f %f %f %f %f %f %f %f %f %f]", W<19,r>, W<18,r>, W<17,r>, W<16,r>, W<15,r>, W<14,r>, W<13,r>, W<12,r>, W<11,r>, W<10,r>, W<9,r>, W<8,r>, W<7,r>, W<6,r>, W<5,r>, W<4,r>, W<3,r>, W<2,r>, W<1,r>, W<0,r> {0 20 0};
    %vpi_call 2 105 "$display", "--------------------------------------------------" {0 0 0};
    %vpi_call 2 106 "$display", "Simulation Finished." {0 0 0};
    %vpi_call 2 107 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "layer1_generator_tb.v";
    "layer1_generator.v";
