// Seed: 1575661451
macromodule module_0 ();
  reg id_1, id_2;
  reg id_3, id_4, id_5, id_6;
  always
    if (1) id_5 = id_2;
    else id_3 <= "";
  reg  id_7 = id_2;
  wire id_8;
endmodule
module module_1;
  wire id_1, id_2;
  wire id_3;
  supply0 id_4, id_5 = id_4;
  wire id_6;
  assign id_5 = 1;
  byte id_7 = 1'd0, id_8;
  assign id_4 = id_7;
  module_0(); id_9(
      id_4, id_4
  );
  wire id_10;
endmodule
