
---------- Begin Simulation Statistics ----------
final_tick                                 6885964000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  65636                       # Simulator instruction rate (inst/s)
host_mem_usage                                 724092                       # Number of bytes of host memory used
host_op_rate                                   105126                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   152.36                       # Real time elapsed on the host
host_tick_rate                               45196393                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000004                       # Number of instructions simulated
sim_ops                                      16016672                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006886                       # Number of seconds simulated
sim_ticks                                  6885964000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   9676823                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  8787088                       # number of cc regfile writes
system.cpu.committedInsts                    10000004                       # Number of Instructions Simulated
system.cpu.committedOps                      16016672                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.377192                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.377192                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   1007936                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   532723                       # number of floating regfile writes
system.cpu.idleCycles                          132576                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               154180                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1447742                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.441904                       # Inst execution rate
system.cpu.iew.exec_refs                      4837962                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1596275                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1493291                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3933559                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                933                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              4022                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1667573                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            23267683                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               3241687                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            342245                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              19857798                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  10203                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               2374958                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 132285                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               2388805                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            359                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        81491                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          72689                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  25791009                       # num instructions consuming a value
system.cpu.iew.wb_count                      19613911                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.574967                       # average fanout of values written-back
system.cpu.iew.wb_producers                  14828979                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.424195                       # insts written-back per cycle
system.cpu.iew.wb_sent                       19725800                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 31001882                       # number of integer regfile reads
system.cpu.int_regfile_writes                16044514                       # number of integer regfile writes
system.cpu.ipc                               0.726115                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.726115                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            216376      1.07%      1.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              14563594     72.10%     73.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   50      0.00%     73.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 48524      0.24%     73.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              132384      0.66%     74.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     74.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1425      0.01%     74.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     74.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     74.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     74.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     74.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     74.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 9036      0.04%     74.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     74.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                39477      0.20%     74.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     74.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                20269      0.10%     74.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              256568      1.27%     75.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               5793      0.03%     75.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     75.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            8038      0.04%     75.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult           3643      0.02%     75.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     75.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     75.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     75.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     75.77% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3238026     16.03%     91.80% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1251928      6.20%     98.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           43064      0.21%     98.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         361845      1.79%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               20200046                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  948021                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             1864444                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       888621                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            1075072                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      283055                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014013                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  136731     48.31%     48.31% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     48.31% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     48.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     48.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     48.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     48.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     48.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     48.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     48.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     48.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     48.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%     48.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     48.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    157      0.06%     48.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     48.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    942      0.33%     48.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                 29536     10.43%     59.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     59.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     59.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   50      0.02%     59.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     59.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     59.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     59.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     59.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     59.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     59.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     59.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     59.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     59.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     59.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     59.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     59.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     59.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     59.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     59.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     59.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     59.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     59.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     59.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     59.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     59.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     59.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     59.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     59.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     59.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     59.15% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 103474     36.56%     95.70% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 10755      3.80%     99.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               601      0.21%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              808      0.29%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               19318704                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           52489675                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     18725290                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          29443887                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   23266304                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  20200046                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1379                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         7250945                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             31622                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            176                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     14100310                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      13639353                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.481012                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.105427                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             7582830     55.60%     55.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1307212      9.58%     65.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1127973      8.27%     73.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1160686      8.51%     81.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              798623      5.86%     87.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              627811      4.60%     92.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              617895      4.53%     96.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              216671      1.59%     98.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              199652      1.46%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        13639353                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.466755                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            252272                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            91189                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3933559                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1667573                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 8359488                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    702                       # number of misc regfile writes
system.cpu.numCycles                         13771929                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1493                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        38398                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         85426                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           39                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        61751                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          895                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       124526                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            895                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 2923433                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2414254                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            132005                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1504889                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1490146                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.020326                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  192860                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           22524                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              10617                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            11907                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1771                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         7244599                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1203                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            131061                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     12669671                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.264174                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.120944                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         7446450     58.77%     58.77% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1741113     13.74%     72.52% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         1116119      8.81%     81.33% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          866765      6.84%     88.17% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          222795      1.76%     89.93% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          434229      3.43%     93.35% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          133461      1.05%     94.41% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           89977      0.71%     95.12% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          618762      4.88%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     12669671                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             10000004                       # Number of instructions committed
system.cpu.commit.opsCommitted               16016672                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     4150461                       # Number of memory references committed
system.cpu.commit.loads                       2695202                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         334                       # Number of memory barriers committed
system.cpu.commit.branches                    1221874                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     829848                       # Number of committed floating point instructions.
system.cpu.commit.integer                    15504649                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                156974                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       177488      1.11%      1.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     11214635     70.02%     71.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           38      0.00%     71.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        40525      0.25%     71.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       128428      0.80%     72.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     72.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt         1248      0.01%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         7936      0.05%     72.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        18147      0.11%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        16320      0.10%     72.45% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       253856      1.58%     74.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     74.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         2037      0.01%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt         3698      0.02%     74.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult         1849      0.01%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2669945     16.67%     90.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      1117553      6.98%     97.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        25257      0.16%     97.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       337706      2.11%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     16016672                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        618762                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      3743924                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3743924                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3743924                       # number of overall hits
system.cpu.dcache.overall_hits::total         3743924                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       107231                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         107231                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       107231                       # number of overall misses
system.cpu.dcache.overall_misses::total        107231                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   5714178996                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5714178996                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5714178996                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5714178996                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3851155                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3851155                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3851155                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3851155                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.027844                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.027844                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.027844                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.027844                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 53288.498624                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53288.498624                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 53288.498624                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 53288.498624                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        29912                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          146                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               794                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              26                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.672544                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     5.615385                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        43094                       # number of writebacks
system.cpu.dcache.writebacks::total             43094                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        47016                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        47016                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        47016                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        47016                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        60215                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        60215                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        60215                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        60215                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3477420496                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3477420496                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3477420496                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3477420496                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015636                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015636                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015636                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015636                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 57750.070514                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 57750.070514                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 57750.070514                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 57750.070514                       # average overall mshr miss latency
system.cpu.dcache.replacements                  59703                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2325578                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2325578                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        70315                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         70315                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3062520000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3062520000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2395893                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2395893                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.029348                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.029348                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 43554.291403                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43554.291403                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        47007                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        47007                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        23308                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        23308                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    863079000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    863079000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009728                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009728                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 37029.303244                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 37029.303244                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1418346                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1418346                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        36916                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        36916                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2651658996                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2651658996                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1455262                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1455262                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.025367                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.025367                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71829.531802                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71829.531802                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            9                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        36907                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        36907                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2614341496                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2614341496                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.025361                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.025361                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70835.925326                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70835.925326                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   6885964000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.539037                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3804139                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             60215                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             63.175936                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.539037                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995193                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995193                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          134                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          327                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7762525                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7762525                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6885964000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  1347726                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               8626452                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   2676988                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                855902                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 132285                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              1379632                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1792                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               25424195                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  8721                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     3240100                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1596287                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          3219                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         16700                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6885964000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6885964000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6885964000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            1452474                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       15782885                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     2923433                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1693623                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      12046168                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  268058                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  815                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          5839                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           26                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles            2                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   1324104                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 22360                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           13639353                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.969767                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.136273                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  9152863     67.11%     67.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   159306      1.17%     68.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   497757      3.65%     71.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   365520      2.68%     74.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   328497      2.41%     77.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   282690      2.07%     79.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   378039      2.77%     81.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   178151      1.31%     83.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  2296530     16.84%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             13639353                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.212275                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.146018                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      1320871                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1320871                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1320871                       # number of overall hits
system.cpu.icache.overall_hits::total         1320871                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3233                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3233                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3233                       # number of overall misses
system.cpu.icache.overall_misses::total          3233                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    197185500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    197185500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    197185500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    197185500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1324104                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1324104                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1324104                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1324104                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002442                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002442                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002442                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002442                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 60991.493968                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60991.493968                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 60991.493968                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60991.493968                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          141                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    28.200000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2048                       # number of writebacks
system.cpu.icache.writebacks::total              2048                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          673                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          673                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          673                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          673                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2560                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2560                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2560                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2560                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    158783500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    158783500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    158783500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    158783500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001933                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001933                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001933                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001933                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 62024.804688                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 62024.804688                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 62024.804688                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 62024.804688                       # average overall mshr miss latency
system.cpu.icache.replacements                   2048                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1320871                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1320871                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3233                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3233                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    197185500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    197185500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1324104                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1324104                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002442                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002442                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 60991.493968                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60991.493968                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          673                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          673                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2560                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2560                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    158783500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    158783500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001933                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001933                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 62024.804688                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 62024.804688                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   6885964000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           503.420981                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1323431                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2560                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            516.965234                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   503.420981                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.983244                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.983244                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          510                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2650768                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2650768                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6885964000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1325049                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1269                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6885964000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6885964000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6885964000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      842359                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 1238340                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 2326                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 359                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 212304                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                   12                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    663                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   6885964000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 132285                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1712030                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 4101521                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          13232                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   3104663                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               4575622                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               24638952                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 10482                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 803847                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 711013                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                3013815                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents              98                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            31658939                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    67344450                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 39621757                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   1111544                       # Number of floating rename lookups
system.cpu.rename.committedMaps              21428780                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 10230061                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     746                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 722                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   4108189                       # count of insts added to the skid buffer
system.cpu.rob.reads                         35299648                       # The number of ROB reads
system.cpu.rob.writes                        47493941                       # The number of ROB writes
system.cpu.thread_0.numInsts                 10000004                       # Number of Instructions committed
system.cpu.thread_0.numOps                   16016672                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  457                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                15285                       # number of demand (read+write) hits
system.l2.demand_hits::total                    15742                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 457                       # number of overall hits
system.l2.overall_hits::.cpu.data               15285                       # number of overall hits
system.l2.overall_hits::total                   15742                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2098                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              44930                       # number of demand (read+write) misses
system.l2.demand_misses::total                  47028                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2098                       # number of overall misses
system.l2.overall_misses::.cpu.data             44930                       # number of overall misses
system.l2.overall_misses::total                 47028                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    149965500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3224584000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3374549500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    149965500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3224584000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3374549500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2555                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            60215                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                62770                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2555                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           60215                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               62770                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.821135                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.746160                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.749211                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.821135                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.746160                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.749211                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 71480.219256                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 71769.062987                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 71756.177171                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 71480.219256                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 71769.062987                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 71756.177171                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               28261                       # number of writebacks
system.l2.writebacks::total                     28261                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2098                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         44930                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             47028                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2098                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        44930                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            47028                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    128533750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2765003000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2893536750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    128533750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2765003000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2893536750                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.821135                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.746160                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.749211                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.821135                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.746160                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.749211                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 61264.895138                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 61540.240374                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 61527.956749                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 61264.895138                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 61540.240374                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61527.956749                       # average overall mshr miss latency
system.l2.replacements                          39290                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        43094                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            43094                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        43094                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        43094                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2045                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2045                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2045                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2045                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              1122                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1122                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           35786                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               35786                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2547054500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2547054500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         36908                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             36908                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.969600                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.969600                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 71174.607388                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 71174.607388                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        35786                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          35786                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2180736750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2180736750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.969600                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.969600                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 60938.264964                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 60938.264964                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            457                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                457                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2098                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2098                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    149965500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    149965500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2555                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2555                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.821135                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.821135                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 71480.219256                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 71480.219256                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2098                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2098                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    128533750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    128533750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.821135                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.821135                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 61264.895138                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 61264.895138                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         14163                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             14163                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         9144                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            9144                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    677529500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    677529500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        23307                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         23307                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.392328                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.392328                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74095.527122                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74095.527122                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         9144                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         9144                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    584266250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    584266250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.392328                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.392328                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 63896.134077                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 63896.134077                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   6885964000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7757.166304                       # Cycle average of tags in use
system.l2.tags.total_refs                      124489                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     47482                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.621815                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      57.102997                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       256.712194                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7443.351114                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.006971                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.031337                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.908612                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.946920                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           82                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8102                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1043402                       # Number of tag accesses
system.l2.tags.data_accesses                  1043402                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6885964000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     28261.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2098.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     44924.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001811229500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1753                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1753                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              122001                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              26519                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       47028                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      28261                       # Number of write requests accepted
system.mem_ctrls.readBursts                     47028                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    28261                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      6                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.39                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 47028                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                28261                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   43918                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2349                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     615                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     129                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1753                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.821449                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.163761                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    167.216459                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1741     99.32%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           11      0.63%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-6911            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1753                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1753                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.110667                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.103913                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.486420                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1663     94.87%     94.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      0.17%     95.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               70      3.99%     99.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               17      0.97%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1753                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3009792                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1808704                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    437.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    262.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    6871874000                       # Total gap between requests
system.mem_ctrls.avgGap                      91273.28                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       134272                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2875136                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1807488                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 19499375.831764440984                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 417535729.202185809612                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 262488737.960291415453                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2098                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        44930                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        28261                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     59297250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1282372250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 149297105000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28263.70                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28541.56                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   5282796.26                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       134272                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2875520                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3009792                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       134272                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       134272                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1808704                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1808704                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2098                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        44930                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          47028                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        28261                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         28261                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     19499376                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    417591495                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        437090871                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     19499376                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     19499376                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    262665329                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       262665329                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    262665329                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     19499376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    417591495                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       699756200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                47022                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               28242                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         3274                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3152                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2987                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3003                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2977                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         3067                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         3068                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2845                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2910                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2790                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2895                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2879                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2912                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2716                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2868                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2679                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1859                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2034                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1876                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1857                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1822                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1639                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1733                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1721                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1789                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1761                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1807                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1696                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1807                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1660                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1679                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1502                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               460007000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             235110000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1341669500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9782.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28532.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               40057                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              25641                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            85.19                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           90.79                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         9566                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   503.543383                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   293.815473                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   416.366165                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         2656     27.77%     27.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1462     15.28%     43.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          728      7.61%     50.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          419      4.38%     55.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          269      2.81%     57.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          392      4.10%     61.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          287      3.00%     64.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          261      2.73%     67.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         3092     32.32%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         9566                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3009408                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1807488                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              437.035105                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              262.488738                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    5.47                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.41                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               87.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6885964000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        35600040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        18921870                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      174023220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      75904020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 543341760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1608830130                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1289406240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    3746027280                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   544.009129                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   3322477500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    229840000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   3333646500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        32701200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        17381100                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      161713860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      71519220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 543341760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1588071300                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1306887360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    3721615800                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   540.464022                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   3369908750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    229840000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   3286215250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   6885964000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              11242                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        28261                       # Transaction distribution
system.membus.trans_dist::CleanEvict            10137                       # Transaction distribution
system.membus.trans_dist::ReadExReq             35786                       # Transaction distribution
system.membus.trans_dist::ReadExResp            35786                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11242                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       132454                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       132454                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 132454                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      4818496                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      4818496                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 4818496                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             47028                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   47028    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               47028                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   6885964000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            49617500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy           58785000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             25867                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        71355                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2048                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           27638                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            36908                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           36908                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2560                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        23307                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         7163                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       180133                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                187296                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       294592                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      6611776                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                6906368                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           39295                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1809024                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           102065                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.009151                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.095223                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 101131     99.08%     99.08% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    934      0.92%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             102065                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   6885964000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          107405000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3840499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          90322500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
