# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../zed_dual_fusion.ip_user_files/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_clk_wiz.v" --include "../../../zed_dual_fusion.srcs/sources_1/bd/system/ipshared/100a" --include "../../../zed_dual_fusion.srcs/sources_1/bd/system/ipshared/7dd0/hdl"
verilog xil_defaultlib  "../../../zed_dual_fusion.ip_user_files/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.v" --include "../../../zed_dual_fusion.srcs/sources_1/bd/system/ipshared/100a" --include "../../../zed_dual_fusion.srcs/sources_1/bd/system/ipshared/7dd0/hdl"
verilog xil_defaultlib  "../../../zed_dual_fusion.ip_user_files/bd/system/ip/system_clk_wiz_1_0/system_clk_wiz_1_0_clk_wiz.v" --include "../../../zed_dual_fusion.srcs/sources_1/bd/system/ipshared/100a" --include "../../../zed_dual_fusion.srcs/sources_1/bd/system/ipshared/7dd0/hdl"
verilog xil_defaultlib  "../../../zed_dual_fusion.ip_user_files/bd/system/ip/system_clk_wiz_1_0/system_clk_wiz_1_0.v" --include "../../../zed_dual_fusion.srcs/sources_1/bd/system/ipshared/100a" --include "../../../zed_dual_fusion.srcs/sources_1/bd/system/ipshared/7dd0/hdl"
verilog xil_defaultlib  "../../../zed_dual_fusion.ip_user_files/bd/system/ip/system_vga_hessian_0_0/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" --include "../../../zed_dual_fusion.srcs/sources_1/bd/system/ipshared/100a" --include "../../../zed_dual_fusion.srcs/sources_1/bd/system/ipshared/7dd0/hdl"
verilog xil_defaultlib  "../../../zed_dual_fusion.ip_user_files/bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v" --include "../../../zed_dual_fusion.srcs/sources_1/bd/system/ipshared/100a" --include "../../../zed_dual_fusion.srcs/sources_1/bd/system/ipshared/7dd0/hdl"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
