

Implementation tool: Xilinx Vivado v.2023.2
Project:             AES
Solution:            solution0
Device target:       xcu50-fsvh2104-2-e
Report date:         Thu May 29 15:00:13 -03 2025

#=== Post-Implementation Resource usage ===
SLICE:            0
LUT:           1513
FF:            1552
DSP:              0
BRAM:             7
URAM:             0
LATCH:            0
SRL:              0
CLB:            308

#=== Final timing ===
CP required:                     8.000
CP achieved post-synthesis:      1.973
CP achieved post-implementation: 2.862
Timing met
