# MIPS32_bit_Datapath
This repository contains rtl code of Data Path design of MIPS 32 bit Processor and testbench for verification.


Given below is Schematic of datapath generated  in Xilinx Vivado:

<img width="1831" height="467" alt="image" src="https://github.com/user-attachments/assets/40b6a51c-6911-4cb6-8171-49ec167c3474" />

Data flow Design:
<img width="1555" height="553" alt="image" src="https://github.com/user-attachments/assets/bb477b26-0970-4ec0-bdde-54ed6500456c" />

Implemented Design :

<img width="687" height="706" alt="image" src="https://github.com/user-attachments/assets/d0f4ebd4-f825-4d04-b9fc-76086dd14791" />
