Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 22:19:37 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer/post_route_timing_summary.rpt
| Design       : attention
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: in_buffer12/ram_reg_0/DOADO[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: in_buffer12/ram_reg_0/DOADO[31] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: in_buffer12/ram_reg_1/DOADO[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: in_buffer12/ram_reg_1/DOADO[31] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: soft/mode1_max/cmp0_out_stage1_reg_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: soft/mode1_max/cmp0_out_stage2_reg_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: soft/mode1_max/cmp1_out_stage2_reg_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: soft/mode1_max/outp_reg[15]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: soft/mode5_ln/ln/u_FPAddSub/pipe_5_reg[10]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: soft/mode5_ln/ln/u_FPAddSub/pipe_5_reg[11]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: soft/mode5_ln/ln/u_FPAddSub/pipe_5_reg[12]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: soft/mode5_ln/ln/u_FPAddSub/pipe_5_reg[13]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: soft/mode5_ln/ln/u_FPAddSub/pipe_5_reg[14]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: soft/mode5_ln/ln/u_FPAddSub/pipe_5_reg[15]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: soft/mode5_ln/ln/u_FPAddSub/pipe_5_reg[16]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: soft/mode5_ln/ln/u_FPAddSub/pipe_5_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: soft/mode5_ln/ln/u_FPAddSub/pipe_5_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: soft/mode5_ln/ln/u_FPAddSub/pipe_5_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: soft/mode5_ln/ln/u_FPAddSub/pipe_5_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: soft/mode5_ln/ln/u_FPAddSub/pipe_5_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 1052 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.772        0.000                      0                 8860        0.065        0.000                      0                 8860        4.230        0.000                       0                  3018  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.772        0.000                      0                 8860        0.065        0.000                      0                 8860        4.230        0.000                       0                  3018  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.772ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.772ns  (required time - arrival time)
  Source:                 qk_acc/ff19_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            qk_acc/data_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.252ns  (logic 3.435ns (47.367%)  route 3.817ns (52.633%))
  Logic Levels:           11  (CARRY4=7 LUT2=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3017, unset)         0.704     0.704    qk_acc/clk
    SLICE_X42Y12         FDRE                                         r  qk_acc/ff19_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y12         FDRE (Prop_fdre_C_Q)         0.393     1.097 r  qk_acc/ff19_reg[1]/Q
                         net (fo=1, routed)           0.637     1.734    qk_acc/Add_u61/data_out_reg[15]_i_34_1[1]
    SLICE_X42Y25         LUT2 (Prop_lut2_I1_O)        0.097     1.831 r  qk_acc/Add_u61/data_out[3]_i_51/O
                         net (fo=1, routed)           0.000     1.831    qk_acc/Add_u61/data_out[3]_i_51_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     2.233 r  qk_acc/Add_u61/data_out_reg[3]_i_34/CO[3]
                         net (fo=1, routed)           0.000     2.233    qk_acc/Add_u61/data_out_reg[3]_i_34_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     2.456 r  qk_acc/Add_u61/data_out_reg[7]_i_34/O[1]
                         net (fo=2, routed)           1.077     3.532    qk_acc/Add_u61/data_out_reg[7]_i_34_n_6
    SLICE_X70Y26         LUT2 (Prop_lut2_I0_O)        0.216     3.748 r  qk_acc/Add_u61/data_out[7]_i_37/O
                         net (fo=1, routed)           0.000     3.748    qk_acc/Add_u61/data_out[7]_i_37_n_0
    SLICE_X70Y26         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     4.225 r  qk_acc/Add_u61/data_out_reg[7]_i_19/O[3]
                         net (fo=2, routed)           0.454     4.680    qk_acc/Add_u61/data_out_reg[7]_i_19_n_4
    SLICE_X71Y26         LUT2 (Prop_lut2_I0_O)        0.234     4.914 r  qk_acc/Add_u61/data_out[7]_i_20/O
                         net (fo=1, routed)           0.000     4.914    qk_acc/Add_u61/data_out[7]_i_20_n_0
    SLICE_X71Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.213 r  qk_acc/Add_u61/data_out_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.213    qk_acc/Add_u61/data_out_reg[7]_i_12_n_0
    SLICE_X71Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.443 r  qk_acc/Add_u61/data_out_reg[11]_i_12/O[1]
                         net (fo=1, routed)           1.649     7.092    qk_acc/Add_u61/data_out_reg[11]_i_12_n_6
    SLICE_X16Y27         LUT2 (Prop_lut2_I1_O)        0.225     7.317 r  qk_acc/Add_u61/data_out[11]_i_5/O
                         net (fo=1, routed)           0.000     7.317    qk_acc/Add_u61/data_out[11]_i_5_n_0
    SLICE_X16Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.719 r  qk_acc/Add_u61/data_out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.719    qk_acc/Add_u61/data_out_reg[11]_i_1_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     7.956 r  qk_acc/Add_u61/data_out_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.956    qk_acc/tmp61[15]
    SLICE_X16Y28         FDRE                                         r  qk_acc/data_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=3017, unset)         0.669    10.669    qk_acc/clk
    SLICE_X16Y28         FDRE                                         r  qk_acc/data_out_reg[15]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
    SLICE_X16Y28         FDRE (Setup_fdre_C_D)        0.094    10.727    qk_acc/data_out_reg[15]
  -------------------------------------------------------------------
                         required time                         10.727    
                         arrival time                          -7.956    
  -------------------------------------------------------------------
                         slack                                  2.772    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 wr_data_34_reg[156]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_buffer34/ram_reg_4/DIBDI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.472%)  route 0.100ns (41.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.411ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3017, unset)         0.411     0.411    clk
    SLICE_X55Y76         FDRE                                         r  wr_data_34_reg[156]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDRE (Prop_fdre_C_Q)         0.141     0.552 r  wr_data_34_reg[156]/Q
                         net (fo=1, routed)           0.100     0.652    out_buffer34/Q[156]
    RAMB36_X3Y15         RAMB36E1                                     r  out_buffer34/ram_reg_4/DIBDI[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3017, unset)         0.432     0.432    out_buffer34/clk
    RAMB36_X3Y15         RAMB36E1                                     r  out_buffer34/ram_reg_4/CLKBWRCLK
                         clock pessimism              0.000     0.432    
    RAMB36_X3Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[28])
                                                      0.155     0.587    out_buffer34/ram_reg_4
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           0.652    
  -------------------------------------------------------------------
                         slack                                  0.065    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.863         10.000      7.137      DSP48_X0Y3    qk_mul/mult_u19/result_ff_reg/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.770         5.000       4.230      SLICE_X58Y52  soft/mode5_ln/ln/u_FPAddSub/pipe_5_reg[27]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.770         5.000       4.230      SLICE_X58Y52  soft/mode5_ln/ln/u_FPAddSub/pipe_5_reg[27]_srl2/CLK



