# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Entrega2.srcs/sources_1/new/ALU.vhd" \
"../../../../Entrega2.srcs/sources_1/imports/imports/imports/Entrega1/Basys3.vhd" \
"../../../../Entrega2.srcs/sources_1/imports/sources_1/ControlUnit.vhd" \
"../../../../Entrega2.srcs/sources_1/imports/entrega 2/RAM.vhd" \
"../../../../Entrega2.srcs/sources_1/imports/entrega 2/ROM.vhd" \
"../../../../Entrega2.srcs/sources_1/imports/Entrega1/Reg.vhd" \
"../../../../Entrega2.srcs/sources_1/imports/imports/new/com_and.vhd" \
"../../../../Entrega2.srcs/sources_1/imports/imports/new/conjuncion.vhd" \
"../../../../Entrega2.srcs/sources_1/imports/imports/new/ex_or.vhd" \
"../../../../Entrega2.srcs/sources_1/imports/imports/imports/new/full_adder.vhd" \
"../../../../Entrega2.srcs/sources_1/imports/imports/imports/new/half_adder.vhd" \
"../../../../Entrega2.srcs/sources_1/imports/imports/new/lshift.vhd" \
"../../../../Entrega2.srcs/sources_1/new/mux_a.vhd" \
"../../../../Entrega2.srcs/sources_1/new/mux_b.vhd" \
"../../../../Entrega2.srcs/sources_1/imports/imports/new/resta.vhd" \
"../../../../Entrega2.srcs/sources_1/imports/imports/new/rshift.vhd" \
"../../../../Entrega2.srcs/sources_1/imports/imports/new/suma.vhd" \
"../../../../Entrega2.srcs/sim_1/imports/Test/TestSimulado2.vhd" \

# Do not sort compile order
nosort
