`timescale 1 ps / 1ps
module module_0 (
    input [id_1 : id_1] id_2,
    output logic [id_2 : id_1[id_1 : id_1]] id_3,
    output logic [id_2 : id_2] id_4,
    input logic id_5,
    output [id_3 : id_1] id_6,
    output id_7,
    input [id_4 : id_5] id_8,
    input [id_5 : id_6] id_9,
    input logic [1 : id_2] id_10
);
  id_11 id_12 (
      .id_4(id_7),
      .id_2(id_1)
  );
endmodule
