//- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
// The confidential and proprietary information contained in this file may     
// only be used by a person authorised under and to the extent permitted       
// by a subsisting licensing agreement from ARM Limited.                       
//                                                                             
//            (C) COPYRIGHT 2005-2015 ARM Limited.
//                ALL RIGHTS RESERVED                                          
//                                                                             
// This entire notice must be reproduced on all copies of this file            
// and copies of this file may only be made by a person if such person is      
// permitted to do so under the terms of a subsisting license agreement        
// from ARM Limited.                                                           
//                                                                             
//- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
// Top-Level Verilog file is auto-generated by AMBA Designer ADr3p5-01eac0-build-0005

//                                                                             
// Stitcher: generic_stitcher_core v3.1, built on Dec  1 2015
//                                                                             
// Filename: nic400_cpu_bus_r0p06.v
// Created : Sun Feb 19 07:54:48 2017                            
//                                                                             
//- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
// Generated with Validator version1.0


//-----------------------------------------------------------------------------
// Module Declaration nic400_cpu_bus_r0p06
//-----------------------------------------------------------------------------

module nic400_cpu_bus_r0p06 (
  
// Instance: u_cd_i_cpu2main, Port: cpu2main_m6

  awid_cpu2main_m6,
  awaddr_cpu2main_m6,
  awlen_cpu2main_m6,
  awsize_cpu2main_m6,
  awburst_cpu2main_m6,
  awlock_cpu2main_m6,
  awcache_cpu2main_m6,
  awprot_cpu2main_m6,
  awvalid_cpu2main_m6,
  awready_cpu2main_m6,
  wdata_cpu2main_m6,
  wstrb_cpu2main_m6,
  wlast_cpu2main_m6,
  wvalid_cpu2main_m6,
  wready_cpu2main_m6,
  bid_cpu2main_m6,
  bresp_cpu2main_m6,
  bvalid_cpu2main_m6,
  bready_cpu2main_m6,
  arid_cpu2main_m6,
  araddr_cpu2main_m6,
  arlen_cpu2main_m6,
  arsize_cpu2main_m6,
  arburst_cpu2main_m6,
  arlock_cpu2main_m6,
  arcache_cpu2main_m6,
  arprot_cpu2main_m6,
  arvalid_cpu2main_m6,
  arready_cpu2main_m6,
  rid_cpu2main_m6,
  rdata_cpu2main_m6,
  rresp_cpu2main_m6,
  rlast_cpu2main_m6,
  rvalid_cpu2main_m6,
  rready_cpu2main_m6,
  awuser_cpu2main_m6,
  aruser_cpu2main_m6,
  
// Instance: u_cd_i_cpu2mvp, Port: cpu2mvp_m5

  paddr_cpu2mvp_m5,
  pselx_cpu2mvp_m5,
  penable_cpu2mvp_m5,
  pwrite_cpu2mvp_m5,
  prdata_cpu2mvp_m5,
  pwdata_cpu2mvp_m5,
  pready_cpu2mvp_m5,
  pslverr_cpu2mvp_m5,
  
// Instance: u_cd_i_cpu2peri, Port: cpu2peri_m7

  awid_cpu2peri_m7,
  awaddr_cpu2peri_m7,
  awlen_cpu2peri_m7,
  awsize_cpu2peri_m7,
  awburst_cpu2peri_m7,
  awlock_cpu2peri_m7,
  awcache_cpu2peri_m7,
  awprot_cpu2peri_m7,
  awvalid_cpu2peri_m7,
  awready_cpu2peri_m7,
  wdata_cpu2peri_m7,
  wstrb_cpu2peri_m7,
  wlast_cpu2peri_m7,
  wvalid_cpu2peri_m7,
  wready_cpu2peri_m7,
  bid_cpu2peri_m7,
  bresp_cpu2peri_m7,
  bvalid_cpu2peri_m7,
  bready_cpu2peri_m7,
  arid_cpu2peri_m7,
  araddr_cpu2peri_m7,
  arlen_cpu2peri_m7,
  arsize_cpu2peri_m7,
  arburst_cpu2peri_m7,
  arlock_cpu2peri_m7,
  arcache_cpu2peri_m7,
  arprot_cpu2peri_m7,
  arvalid_cpu2peri_m7,
  arready_cpu2peri_m7,
  rid_cpu2peri_m7,
  rdata_cpu2peri_m7,
  rresp_cpu2peri_m7,
  rlast_cpu2peri_m7,
  rvalid_cpu2peri_m7,
  rready_cpu2peri_m7,
  
// Instance: u_cd_i_cpu_bus, Port: cpu2mat_m0

  haddr_cpu2mat_m0,
  hburst_cpu2mat_m0,
  hprot_cpu2mat_m0,
  hsize_cpu2mat_m0,
  htrans_cpu2mat_m0,
  hwdata_cpu2mat_m0,
  hwrite_cpu2mat_m0,
  hrdata_cpu2mat_m0,
  hresp_cpu2mat_m0,
  hready_cpu2mat_m0,
  
// Instance: u_cd_i_cpu_bus, Port: dma330_s1

  awid_dma330_s1,
  awaddr_dma330_s1,
  awlen_dma330_s1,
  awsize_dma330_s1,
  awburst_dma330_s1,
  awlock_dma330_s1,
  awcache_dma330_s1,
  awprot_dma330_s1,
  awvalid_dma330_s1,
  awready_dma330_s1,
  wid_dma330_s1,
  wdata_dma330_s1,
  wstrb_dma330_s1,
  wlast_dma330_s1,
  wvalid_dma330_s1,
  wready_dma330_s1,
  bid_dma330_s1,
  bresp_dma330_s1,
  bvalid_dma330_s1,
  bready_dma330_s1,
  arid_dma330_s1,
  araddr_dma330_s1,
  arlen_dma330_s1,
  arsize_dma330_s1,
  arburst_dma330_s1,
  arlock_dma330_s1,
  arcache_dma330_s1,
  arprot_dma330_s1,
  arvalid_dma330_s1,
  arready_dma330_s1,
  rid_dma330_s1,
  rdata_dma330_s1,
  rresp_dma330_s1,
  rlast_dma330_s1,
  rvalid_dma330_s1,
  rready_dma330_s1,
  awuser_dma330_s1,
  aruser_dma330_s1,
  
// Instance: u_cd_i_cpu_bus, Port: mat2cpu_s0

  haddr_mat2cpu_s0,
  hburst_mat2cpu_s0,
  hprot_mat2cpu_s0,
  hsize_mat2cpu_s0,
  htrans_mat2cpu_s0,
  hwdata_mat2cpu_s0,
  hwrite_mat2cpu_s0,
  hrdata_mat2cpu_s0,
  hreadyout_mat2cpu_s0,
  hresp_mat2cpu_s0,
  hselx_mat2cpu_s0,
  hready_mat2cpu_s0,
  hauser_mat2cpu_s0,
  
// Instance: u_cd_i_cpu_peri, Port: cpu_peri0_m1

  paddr_cpu_peri0_m1,
  pselx_cpu_peri0_m1,
  penable_cpu_peri0_m1,
  pwrite_cpu_peri0_m1,
  prdata_cpu_peri0_m1,
  pwdata_cpu_peri0_m1,
  pready_cpu_peri0_m1,
  pslverr_cpu_peri0_m1,
  
// Instance: u_cd_i_cpu_peri, Port: cpu_peri1_m2

  haddr_cpu_peri1_m2,
  hburst_cpu_peri1_m2,
  hprot_cpu_peri1_m2,
  hsize_cpu_peri1_m2,
  htrans_cpu_peri1_m2,
  hwdata_cpu_peri1_m2,
  hwrite_cpu_peri1_m2,
  hrdata_cpu_peri1_m2,
  hresp_cpu_peri1_m2,
  hready_cpu_peri1_m2,
  
// Instance: u_cd_i_cpu_peri, Port: sfmc_auto_m3

  haddr_sfmc_auto_m3,
  hburst_sfmc_auto_m3,
  hprot_sfmc_auto_m3,
  hsize_sfmc_auto_m3,
  htrans_sfmc_auto_m3,
  hwdata_sfmc_auto_m3,
  hwrite_sfmc_auto_m3,
  hrdata_sfmc_auto_m3,
  hresp_sfmc_auto_m3,
  hready_sfmc_auto_m3,
  
// Instance: u_cd_i_main_system, Port: main_peri_m4

  paddr_main_peri_m4,
  pselx_main_peri_m4,
  penable_main_peri_m4,
  pwrite_main_peri_m4,
  prdata_main_peri_m4,
  pwdata_main_peri_m4,
  pready_main_peri_m4,
  pslverr_main_peri_m4,

//  Non-bus signals

  i_cpu2mainclk,
  i_cpu2mainresetn,
  i_cpu2mvpclk,
  i_cpu2mvpclken,
  i_cpu2mvpresetn,
  i_cpu2periclk,
  i_cpu2periresetn,
  i_cpu_busclk,
  i_cpu_busclken,
  i_cpu_busresetn,
  i_cpu_periclk,
  i_cpu_periclken,
  i_cpu_periresetn,
  i_main_systemclk,
  i_main_systemclken,
  i_main_systemresetn,
  mainclk,
  mainclk_r,
  mainresetn,
  mainresetn_r

);



//-----------------------------------------------------------------------------
// Port Declarations
//-----------------------------------------------------------------------------


// Instance: u_cd_i_cpu2main, Port: cpu2main_m6

output [4:0]  awid_cpu2main_m6;
output [31:0] awaddr_cpu2main_m6;
output [7:0]  awlen_cpu2main_m6;
output [2:0]  awsize_cpu2main_m6;
output [1:0]  awburst_cpu2main_m6;
output        awlock_cpu2main_m6;
output [3:0]  awcache_cpu2main_m6;
output [2:0]  awprot_cpu2main_m6;
output        awvalid_cpu2main_m6;
input         awready_cpu2main_m6;
output [127:0] wdata_cpu2main_m6;
output [15:0] wstrb_cpu2main_m6;
output        wlast_cpu2main_m6;
output        wvalid_cpu2main_m6;
input         wready_cpu2main_m6;
input  [4:0]  bid_cpu2main_m6;
input  [1:0]  bresp_cpu2main_m6;
input         bvalid_cpu2main_m6;
output        bready_cpu2main_m6;
output [4:0]  arid_cpu2main_m6;
output [31:0] araddr_cpu2main_m6;
output [7:0]  arlen_cpu2main_m6;
output [2:0]  arsize_cpu2main_m6;
output [1:0]  arburst_cpu2main_m6;
output        arlock_cpu2main_m6;
output [3:0]  arcache_cpu2main_m6;
output [2:0]  arprot_cpu2main_m6;
output        arvalid_cpu2main_m6;
input         arready_cpu2main_m6;
input  [4:0]  rid_cpu2main_m6;
input  [127:0] rdata_cpu2main_m6;
input  [1:0]  rresp_cpu2main_m6;
input         rlast_cpu2main_m6;
input         rvalid_cpu2main_m6;
output        rready_cpu2main_m6;
output [1:0]  awuser_cpu2main_m6;
output [1:0]  aruser_cpu2main_m6;

// Instance: u_cd_i_cpu2mvp, Port: cpu2mvp_m5

output [31:0] paddr_cpu2mvp_m5;
output        pselx_cpu2mvp_m5;
output        penable_cpu2mvp_m5;
output        pwrite_cpu2mvp_m5;
input  [31:0] prdata_cpu2mvp_m5;
output [31:0] pwdata_cpu2mvp_m5;
input         pready_cpu2mvp_m5;
input         pslverr_cpu2mvp_m5;

// Instance: u_cd_i_cpu2peri, Port: cpu2peri_m7

output [4:0]  awid_cpu2peri_m7;
output [31:0] awaddr_cpu2peri_m7;
output [7:0]  awlen_cpu2peri_m7;
output [2:0]  awsize_cpu2peri_m7;
output [1:0]  awburst_cpu2peri_m7;
output        awlock_cpu2peri_m7;
output [3:0]  awcache_cpu2peri_m7;
output [2:0]  awprot_cpu2peri_m7;
output        awvalid_cpu2peri_m7;
input         awready_cpu2peri_m7;
output [31:0] wdata_cpu2peri_m7;
output [3:0]  wstrb_cpu2peri_m7;
output        wlast_cpu2peri_m7;
output        wvalid_cpu2peri_m7;
input         wready_cpu2peri_m7;
input  [4:0]  bid_cpu2peri_m7;
input  [1:0]  bresp_cpu2peri_m7;
input         bvalid_cpu2peri_m7;
output        bready_cpu2peri_m7;
output [4:0]  arid_cpu2peri_m7;
output [31:0] araddr_cpu2peri_m7;
output [7:0]  arlen_cpu2peri_m7;
output [2:0]  arsize_cpu2peri_m7;
output [1:0]  arburst_cpu2peri_m7;
output        arlock_cpu2peri_m7;
output [3:0]  arcache_cpu2peri_m7;
output [2:0]  arprot_cpu2peri_m7;
output        arvalid_cpu2peri_m7;
input         arready_cpu2peri_m7;
input  [4:0]  rid_cpu2peri_m7;
input  [31:0] rdata_cpu2peri_m7;
input  [1:0]  rresp_cpu2peri_m7;
input         rlast_cpu2peri_m7;
input         rvalid_cpu2peri_m7;
output        rready_cpu2peri_m7;

// Instance: u_cd_i_cpu_bus, Port: cpu2mat_m0

output [31:0] haddr_cpu2mat_m0;
output [2:0]  hburst_cpu2mat_m0;
output [3:0]  hprot_cpu2mat_m0;
output [2:0]  hsize_cpu2mat_m0;
output [1:0]  htrans_cpu2mat_m0;
output [31:0] hwdata_cpu2mat_m0;
output        hwrite_cpu2mat_m0;
input  [31:0] hrdata_cpu2mat_m0;
input         hresp_cpu2mat_m0;
input         hready_cpu2mat_m0;

// Instance: u_cd_i_cpu_bus, Port: dma330_s1

input  [3:0]  awid_dma330_s1;
input  [31:0] awaddr_dma330_s1;
input  [3:0]  awlen_dma330_s1;
input  [2:0]  awsize_dma330_s1;
input  [1:0]  awburst_dma330_s1;
input  [1:0]  awlock_dma330_s1;
input  [3:0]  awcache_dma330_s1;
input  [2:0]  awprot_dma330_s1;
input         awvalid_dma330_s1;
output        awready_dma330_s1;
input  [3:0]  wid_dma330_s1;
input  [127:0] wdata_dma330_s1;
input  [15:0] wstrb_dma330_s1;
input         wlast_dma330_s1;
input         wvalid_dma330_s1;
output        wready_dma330_s1;
output [3:0]  bid_dma330_s1;
output [1:0]  bresp_dma330_s1;
output        bvalid_dma330_s1;
input         bready_dma330_s1;
input  [3:0]  arid_dma330_s1;
input  [31:0] araddr_dma330_s1;
input  [3:0]  arlen_dma330_s1;
input  [2:0]  arsize_dma330_s1;
input  [1:0]  arburst_dma330_s1;
input  [1:0]  arlock_dma330_s1;
input  [3:0]  arcache_dma330_s1;
input  [2:0]  arprot_dma330_s1;
input         arvalid_dma330_s1;
output        arready_dma330_s1;
output [3:0]  rid_dma330_s1;
output [127:0] rdata_dma330_s1;
output [1:0]  rresp_dma330_s1;
output        rlast_dma330_s1;
output        rvalid_dma330_s1;
input         rready_dma330_s1;
input  [1:0]  awuser_dma330_s1;
input  [1:0]  aruser_dma330_s1;

// Instance: u_cd_i_cpu_bus, Port: mat2cpu_s0

input  [31:0] haddr_mat2cpu_s0;
input  [2:0]  hburst_mat2cpu_s0;
input  [3:0]  hprot_mat2cpu_s0;
input  [2:0]  hsize_mat2cpu_s0;
input  [1:0]  htrans_mat2cpu_s0;
input  [31:0] hwdata_mat2cpu_s0;
input         hwrite_mat2cpu_s0;
output [31:0] hrdata_mat2cpu_s0;
output        hreadyout_mat2cpu_s0;
output        hresp_mat2cpu_s0;
input         hselx_mat2cpu_s0;
input         hready_mat2cpu_s0;
input  [1:0]  hauser_mat2cpu_s0;

// Instance: u_cd_i_cpu_peri, Port: cpu_peri0_m1

output [31:0] paddr_cpu_peri0_m1;
output        pselx_cpu_peri0_m1;
output        penable_cpu_peri0_m1;
output        pwrite_cpu_peri0_m1;
input  [31:0] prdata_cpu_peri0_m1;
output [31:0] pwdata_cpu_peri0_m1;
input         pready_cpu_peri0_m1;
input         pslverr_cpu_peri0_m1;

// Instance: u_cd_i_cpu_peri, Port: cpu_peri1_m2

output [31:0] haddr_cpu_peri1_m2;
output [2:0]  hburst_cpu_peri1_m2;
output [3:0]  hprot_cpu_peri1_m2;
output [2:0]  hsize_cpu_peri1_m2;
output [1:0]  htrans_cpu_peri1_m2;
output [31:0] hwdata_cpu_peri1_m2;
output        hwrite_cpu_peri1_m2;
input  [31:0] hrdata_cpu_peri1_m2;
input         hresp_cpu_peri1_m2;
input         hready_cpu_peri1_m2;

// Instance: u_cd_i_cpu_peri, Port: sfmc_auto_m3

output [31:0] haddr_sfmc_auto_m3;
output [2:0]  hburst_sfmc_auto_m3;
output [3:0]  hprot_sfmc_auto_m3;
output [2:0]  hsize_sfmc_auto_m3;
output [1:0]  htrans_sfmc_auto_m3;
output [31:0] hwdata_sfmc_auto_m3;
output        hwrite_sfmc_auto_m3;
input  [31:0] hrdata_sfmc_auto_m3;
input         hresp_sfmc_auto_m3;
input         hready_sfmc_auto_m3;

// Instance: u_cd_i_main_system, Port: main_peri_m4

output [31:0] paddr_main_peri_m4;
output        pselx_main_peri_m4;
output        penable_main_peri_m4;
output        pwrite_main_peri_m4;
input  [31:0] prdata_main_peri_m4;
output [31:0] pwdata_main_peri_m4;
input         pready_main_peri_m4;
input         pslverr_main_peri_m4;

//  Non-bus signals

input         i_cpu2mainclk;
input         i_cpu2mainresetn;
input         i_cpu2mvpclk;
input         i_cpu2mvpclken;
input         i_cpu2mvpresetn;
input         i_cpu2periclk;
input         i_cpu2periresetn;
input         i_cpu_busclk;
input         i_cpu_busclken;
input         i_cpu_busresetn;
input         i_cpu_periclk;
input         i_cpu_periclken;
input         i_cpu_periresetn;
input         i_main_systemclk;
input         i_main_systemclken;
input         i_main_systemresetn;
input         mainclk;
input         mainclk_r;
input         mainresetn;
input         mainresetn_r;



//-----------------------------------------------------------------------------
// Internal Wire Declarations
//-----------------------------------------------------------------------------

wire   [31:0]  araddr_cpu2main_m6;
wire   [31:0]  araddr_cpu2peri_m7;
wire   [1:0]   arburst_cpu2main_m6;
wire   [1:0]   arburst_cpu2peri_m7;
wire   [3:0]   arcache_cpu2main_m6;
wire   [3:0]   arcache_cpu2peri_m7;
wire   [4:0]   arid_cpu2main_m6;
wire   [4:0]   arid_cpu2peri_m7;
wire   [7:0]   arlen_cpu2main_m6;
wire   [7:0]   arlen_cpu2peri_m7;
wire           arlock_cpu2main_m6;
wire           arlock_cpu2peri_m7;
wire   [2:0]   arprot_cpu2main_m6;
wire   [2:0]   arprot_cpu2peri_m7;
wire           arready_dma330_s1;
wire   [2:0]   arsize_cpu2main_m6;
wire   [2:0]   arsize_cpu2peri_m7;
wire   [1:0]   aruser_cpu2main_m6;
wire           arvalid_cpu2main_m6;
wire           arvalid_cpu2peri_m7;
wire   [31:0]  awaddr_cpu2main_m6;
wire   [31:0]  awaddr_cpu2peri_m7;
wire   [1:0]   awburst_cpu2main_m6;
wire   [1:0]   awburst_cpu2peri_m7;
wire   [3:0]   awcache_cpu2main_m6;
wire   [3:0]   awcache_cpu2peri_m7;
wire   [4:0]   awid_cpu2main_m6;
wire   [4:0]   awid_cpu2peri_m7;
wire   [7:0]   awlen_cpu2main_m6;
wire   [7:0]   awlen_cpu2peri_m7;
wire           awlock_cpu2main_m6;
wire           awlock_cpu2peri_m7;
wire   [2:0]   awprot_cpu2main_m6;
wire   [2:0]   awprot_cpu2peri_m7;
wire           awready_dma330_s1;
wire   [2:0]   awsize_cpu2main_m6;
wire   [2:0]   awsize_cpu2peri_m7;
wire   [1:0]   awuser_cpu2main_m6;
wire           awvalid_cpu2main_m6;
wire           awvalid_cpu2peri_m7;
wire   [3:0]   bid_dma330_s1;
wire           bready_cpu2main_m6;
wire           bready_cpu2peri_m7;
wire   [1:0]   bresp_dma330_s1;
wire           bvalid_dma330_s1;
wire   [31:0]  haddr_cpu2mat_m0;
wire   [31:0]  haddr_cpu_peri1_m2;
wire   [31:0]  haddr_sfmc_auto_m3;
wire   [2:0]   hburst_cpu2mat_m0;
wire   [2:0]   hburst_cpu_peri1_m2;
wire   [2:0]   hburst_sfmc_auto_m3;
wire   [3:0]   hprot_cpu2mat_m0;
wire   [3:0]   hprot_cpu_peri1_m2;
wire   [3:0]   hprot_sfmc_auto_m3;
wire   [31:0]  hrdata_mat2cpu_s0;
wire           hreadyout_mat2cpu_s0;
wire           hresp_mat2cpu_s0;
wire   [2:0]   hsize_cpu2mat_m0;
wire   [2:0]   hsize_cpu_peri1_m2;
wire   [2:0]   hsize_sfmc_auto_m3;
wire   [1:0]   htrans_cpu2mat_m0;
wire   [1:0]   htrans_cpu_peri1_m2;
wire   [1:0]   htrans_sfmc_auto_m3;
wire   [31:0]  hwdata_cpu2mat_m0;
wire   [31:0]  hwdata_cpu_peri1_m2;
wire   [31:0]  hwdata_sfmc_auto_m3;
wire           hwrite_cpu2mat_m0;
wire           hwrite_cpu_peri1_m2;
wire           hwrite_sfmc_auto_m3;
wire   [31:0]  paddr_cpu2mvp_m5;
wire   [31:0]  paddr_cpu_peri0_m1;
wire   [31:0]  paddr_main_peri_m4;
wire           penable_cpu2mvp_m5;
wire           penable_cpu_peri0_m1;
wire           penable_main_peri_m4;
wire           pselx_cpu2mvp_m5;
wire           pselx_cpu_peri0_m1;
wire           pselx_main_peri_m4;
wire   [31:0]  pwdata_cpu2mvp_m5;
wire   [31:0]  pwdata_cpu_peri0_m1;
wire   [31:0]  pwdata_main_peri_m4;
wire           pwrite_cpu2mvp_m5;
wire           pwrite_cpu_peri0_m1;
wire           pwrite_main_peri_m4;
wire   [127:0] rdata_dma330_s1;
wire   [3:0]   rid_dma330_s1;
wire           rlast_dma330_s1;
wire           rready_cpu2main_m6;
wire           rready_cpu2peri_m7;
wire   [1:0]   rresp_dma330_s1;
wire           rvalid_dma330_s1;
wire   [127:0] wdata_cpu2main_m6;
wire   [31:0]  wdata_cpu2peri_m7;
wire           wlast_cpu2main_m6;
wire           wlast_cpu2peri_m7;
wire           wready_dma330_s1;
wire   [15:0]  wstrb_cpu2main_m6;
wire   [3:0]   wstrb_cpu2peri_m7;
wire           wvalid_cpu2main_m6;
wire           wvalid_cpu2peri_m7;
wire   [3:0]   ar_rpntr_bin_cpu2main_m6_ib_int_async;    //cpu2main_m6_ib_int_async - u_cd_i_cpu2main
wire   [4:0]   ar_rpntr_gry_cpu2main_m6_ib_int_async;    //cpu2main_m6_ib_int_async - u_cd_i_cpu2main
wire   [2:0]   aw_rpntr_bin_cpu2main_m6_ib_int_async;    //cpu2main_m6_ib_int_async - u_cd_i_cpu2main
wire   [3:0]   aw_rpntr_gry_cpu2main_m6_ib_int_async;    //cpu2main_m6_ib_int_async - u_cd_i_cpu2main
wire   [6:0]   b_data_cpu2main_m6_ib_int_async;    //cpu2main_m6_ib_int_async - u_cd_i_cpu2main
wire   [4:0]   b_wpntr_gry_cpu2main_m6_ib_int_async;    //cpu2main_m6_ib_int_async - u_cd_i_cpu2main
wire           pack_cpu2main_m6_ib_apb_int_async;    //cpu2main_m6_ib_apb_int_async - u_cd_i_cpu2main
wire   [32:0]  prevpayld_cpu2main_m6_ib_apb_int_async;    //cpu2main_m6_ib_apb_int_async - u_cd_i_cpu2main
wire   [135:0] r_data_cpu2main_m6_ib_int_async;    //cpu2main_m6_ib_int_async - u_cd_i_cpu2main
wire   [4:0]   r_wpntr_gry_cpu2main_m6_ib_int_async;    //cpu2main_m6_ib_int_async - u_cd_i_cpu2main
wire   [3:0]   w_rpntr_bin_cpu2main_m6_ib_int_async;    //cpu2main_m6_ib_int_async - u_cd_i_cpu2main
wire   [4:0]   w_rpntr_gry_cpu2main_m6_ib_int_async;    //cpu2main_m6_ib_int_async - u_cd_i_cpu2main
wire           a_rpntr_bin_slave_10_ib_int_async;    //slave_10_ib_int_async - u_cd_i_cpu2mvp
wire   [1:0]   a_rpntr_gry_slave_10_ib_int_async;    //slave_10_ib_int_async - u_cd_i_cpu2mvp
wire   [138:0] d_data_slave_10_ib_int_async;    //slave_10_ib_int_async - u_cd_i_cpu2mvp
wire   [1:0]   d_wpntr_gry_slave_10_ib_int_async;    //slave_10_ib_int_async - u_cd_i_cpu2mvp
wire           pack_slave_10_ib_apb_int_async;    //slave_10_ib_apb_int_async - u_cd_i_cpu2mvp
wire   [32:0]  prevpayld_slave_10_ib_apb_int_async;    //slave_10_ib_apb_int_async - u_cd_i_cpu2mvp
wire           w_rpntr_bin_slave_10_ib_int_async;    //slave_10_ib_int_async - u_cd_i_cpu2mvp
wire   [1:0]   w_rpntr_gry_slave_10_ib_int_async;    //slave_10_ib_int_async - u_cd_i_cpu2mvp
wire           ar_rpntr_bin_cpu2peri_m7_ib_int_async;    //cpu2peri_m7_ib_int_async - u_cd_i_cpu2peri
wire   [1:0]   ar_rpntr_gry_cpu2peri_m7_ib_int_async;    //cpu2peri_m7_ib_int_async - u_cd_i_cpu2peri
wire           aw_rpntr_bin_cpu2peri_m7_ib_int_async;    //cpu2peri_m7_ib_int_async - u_cd_i_cpu2peri
wire   [1:0]   aw_rpntr_gry_cpu2peri_m7_ib_int_async;    //cpu2peri_m7_ib_int_async - u_cd_i_cpu2peri
wire   [6:0]   b_data_cpu2peri_m7_ib_int_async;    //cpu2peri_m7_ib_int_async - u_cd_i_cpu2peri
wire   [1:0]   b_wpntr_gry_cpu2peri_m7_ib_int_async;    //cpu2peri_m7_ib_int_async - u_cd_i_cpu2peri
wire           pack_cpu2peri_m7_ib_apb_int_async;    //cpu2peri_m7_ib_apb_int_async - u_cd_i_cpu2peri
wire   [32:0]  prevpayld_cpu2peri_m7_ib_apb_int_async;    //cpu2peri_m7_ib_apb_int_async - u_cd_i_cpu2peri
wire   [137:0] r_data_cpu2peri_m7_ib_int_async;    //cpu2peri_m7_ib_int_async - u_cd_i_cpu2peri
wire   [1:0]   r_wpntr_gry_cpu2peri_m7_ib_int_async;    //cpu2peri_m7_ib_int_async - u_cd_i_cpu2peri
wire           w_rpntr_bin_cpu2peri_m7_ib_int_async;    //cpu2peri_m7_ib_int_async - u_cd_i_cpu2peri
wire   [1:0]   w_rpntr_gry_cpu2peri_m7_ib_int_async;    //cpu2peri_m7_ib_int_async - u_cd_i_cpu2peri
wire   [65:0]  a_data_mat2cpu_s0_ib_int;    //mat2cpu_s0_ib_int - u_cd_i_cpu_bus
wire           a_ready_cpu2mat_m0_ib_int;    //cpu2mat_m0_ib_int - u_cd_i_cpu_bus
wire           a_ready_slave_8_ib_int;    //slave_8_ib_int - u_cd_i_cpu_bus
wire           a_valid_mat2cpu_s0_ib_int;    //mat2cpu_s0_ib_int - u_cd_i_cpu_bus
wire   [63:0]  ar_data_dma330_s1_ib_int;    //dma330_s1_ib_int - u_cd_i_cpu_bus
wire           ar_valid_dma330_s1_ib_int;    //dma330_s1_ib_int - u_cd_i_cpu_bus
wire   [63:0]  aw_data_dma330_s1_ib_int;    //dma330_s1_ib_int - u_cd_i_cpu_bus
wire           aw_valid_dma330_s1_ib_int;    //dma330_s1_ib_int - u_cd_i_cpu_bus
wire           b_ready_dma330_s1_ib_int;    //dma330_s1_ib_int - u_cd_i_cpu_bus
wire   [138:0] d_data_cpu2mat_m0_ib_int;    //cpu2mat_m0_ib_int - u_cd_i_cpu_bus
wire   [138:0] d_data_slave_8_ib_int;    //slave_8_ib_int - u_cd_i_cpu_bus
wire           d_ready_mat2cpu_s0_ib_int;    //mat2cpu_s0_ib_int - u_cd_i_cpu_bus
wire           d_valid_cpu2mat_m0_ib_int;    //cpu2mat_m0_ib_int - u_cd_i_cpu_bus
wire           d_valid_slave_8_ib_int;    //slave_8_ib_int - u_cd_i_cpu_bus
wire           pack_cpu2mat_m0_ib_apb_int;    //cpu2mat_m0_ib_apb_int - u_cd_i_cpu_bus
wire           pack_dma330_s1_ib_apb_int;    //dma330_s1_ib_apb_int - u_cd_i_cpu_bus
wire           pack_mat2cpu_s0_ib_apb_int;    //mat2cpu_s0_ib_apb_int - u_cd_i_cpu_bus
wire           pack_slave_8_ib_apb_int;    //slave_8_ib_apb_int - u_cd_i_cpu_bus
wire   [71:0]  pfwdpayld_slave_8_cpu_peri0_m1_int_async;    //cpu_peri0_m1_int_slave_async - u_cd_i_cpu_bus
wire           preq_slave_8_cpu_peri0_m1_int_async;    //cpu_peri0_m1_int_slave_async - u_cd_i_cpu_bus
wire   [32:0]  prevpayld_cpu2mat_m0_ib_apb_int;    //cpu2mat_m0_ib_apb_int - u_cd_i_cpu_bus
wire   [32:0]  prevpayld_dma330_s1_ib_apb_int;    //dma330_s1_ib_apb_int - u_cd_i_cpu_bus
wire   [32:0]  prevpayld_mat2cpu_s0_ib_apb_int;    //mat2cpu_s0_ib_apb_int - u_cd_i_cpu_bus
wire   [32:0]  prevpayld_slave_8_ib_apb_int;    //slave_8_ib_apb_int - u_cd_i_cpu_bus
wire           r_ready_dma330_s1_ib_int;    //dma330_s1_ib_int - u_cd_i_cpu_bus
wire   [144:0] w_data_dma330_s1_ib_int;    //dma330_s1_ib_int - u_cd_i_cpu_bus
wire   [144:0] w_data_mat2cpu_s0_ib_int;    //mat2cpu_s0_ib_int - u_cd_i_cpu_bus
wire           w_ready_cpu2mat_m0_ib_int;    //cpu2mat_m0_ib_int - u_cd_i_cpu_bus
wire           w_ready_slave_8_ib_int;    //slave_8_ib_int - u_cd_i_cpu_bus
wire           w_valid_dma330_s1_ib_int;    //dma330_s1_ib_int - u_cd_i_cpu_bus
wire           w_valid_mat2cpu_s0_ib_int;    //mat2cpu_s0_ib_int - u_cd_i_cpu_bus
wire           a_rpntr_bin_cpu_peri1_m2_ib_int_async;    //cpu_peri1_m2_ib_int_async - u_cd_i_cpu_peri
wire           a_rpntr_bin_sfmc_auto_m3_ib_int_async;    //sfmc_auto_m3_ib_int_async - u_cd_i_cpu_peri
wire   [1:0]   a_rpntr_gry_cpu_peri1_m2_ib_int_async;    //cpu_peri1_m2_ib_int_async - u_cd_i_cpu_peri
wire   [1:0]   a_rpntr_gry_sfmc_auto_m3_ib_int_async;    //sfmc_auto_m3_ib_int_async - u_cd_i_cpu_peri
wire   [138:0] d_data_cpu_peri1_m2_ib_int_async;    //cpu_peri1_m2_ib_int_async - u_cd_i_cpu_peri
wire   [138:0] d_data_sfmc_auto_m3_ib_int_async;    //sfmc_auto_m3_ib_int_async - u_cd_i_cpu_peri
wire   [1:0]   d_wpntr_gry_cpu_peri1_m2_ib_int_async;    //cpu_peri1_m2_ib_int_async - u_cd_i_cpu_peri
wire   [1:0]   d_wpntr_gry_sfmc_auto_m3_ib_int_async;    //sfmc_auto_m3_ib_int_async - u_cd_i_cpu_peri
wire           pack_slave_8_cpu_peri0_m1_int_async;    //cpu_peri0_m1_int_master_async - u_cd_i_cpu_peri
wire           pack_cpu_peri1_m2_ib_apb_int_async;    //cpu_peri1_m2_ib_apb_int_async - u_cd_i_cpu_peri
wire           pack_sfmc_auto_m3_ib_apb_int_async;    //sfmc_auto_m3_ib_apb_int_async - u_cd_i_cpu_peri
wire   [32:0]  prevpayld_slave_8_cpu_peri0_m1_int_async;    //cpu_peri0_m1_int_master_async - u_cd_i_cpu_peri
wire   [32:0]  prevpayld_cpu_peri1_m2_ib_apb_int_async;    //cpu_peri1_m2_ib_apb_int_async - u_cd_i_cpu_peri
wire   [32:0]  prevpayld_sfmc_auto_m3_ib_apb_int_async;    //sfmc_auto_m3_ib_apb_int_async - u_cd_i_cpu_peri
wire           w_rpntr_bin_cpu_peri1_m2_ib_int_async;    //cpu_peri1_m2_ib_int_async - u_cd_i_cpu_peri
wire           w_rpntr_bin_sfmc_auto_m3_ib_int_async;    //sfmc_auto_m3_ib_int_async - u_cd_i_cpu_peri
wire   [1:0]   w_rpntr_gry_cpu_peri1_m2_ib_int_async;    //cpu_peri1_m2_ib_int_async - u_cd_i_cpu_peri
wire   [1:0]   w_rpntr_gry_sfmc_auto_m3_ib_int_async;    //sfmc_auto_m3_ib_int_async - u_cd_i_cpu_peri
wire           a_rpntr_bin_slave_9_ib_int_async;    //slave_9_ib_int_async - u_cd_i_main_system
wire   [1:0]   a_rpntr_gry_slave_9_ib_int_async;    //slave_9_ib_int_async - u_cd_i_main_system
wire   [138:0] d_data_slave_9_ib_int_async;    //slave_9_ib_int_async - u_cd_i_main_system
wire   [1:0]   d_wpntr_gry_slave_9_ib_int_async;    //slave_9_ib_int_async - u_cd_i_main_system
wire           pack_slave_9_ib_apb_int_async;    //slave_9_ib_apb_int_async - u_cd_i_main_system
wire   [32:0]  prevpayld_slave_9_ib_apb_int_async;    //slave_9_ib_apb_int_async - u_cd_i_main_system
wire           w_rpntr_bin_slave_9_ib_int_async;    //slave_9_ib_int_async - u_cd_i_main_system
wire   [1:0]   w_rpntr_gry_slave_9_ib_int_async;    //slave_9_ib_int_async - u_cd_i_main_system
wire   [73:0]  a_data_cpu2mat_m0_ib_int;    //cpu2mat_m0_ib_int - u_cd_main
wire   [73:0]  a_data_cpu_gpv_ib1_int;    //cpu_gpv_ib1_int - u_cd_main
wire   [73:0]  a_data_cpu_peri1_m2_ib_int_async;    //cpu_peri1_m2_ib_int_async - u_cd_main
wire   [73:0]  a_data_sfmc_auto_m3_ib_int_async;    //sfmc_auto_m3_ib_int_async - u_cd_main
wire   [73:0]  a_data_slave_10_ib_int_async;    //slave_10_ib_int_async - u_cd_main
wire   [73:0]  a_data_slave_8_ib_int;    //slave_8_ib_int - u_cd_main
wire   [73:0]  a_data_slave_9_ib_int_async;    //slave_9_ib_int_async - u_cd_main
wire           a_ready_mat2cpu_s0_ib_int;    //mat2cpu_s0_ib_int - u_cd_main
wire           a_valid_cpu2mat_m0_ib_int;    //cpu2mat_m0_ib_int - u_cd_main
wire           a_valid_cpu_gpv_ib1_int;    //cpu_gpv_ib1_int - u_cd_main
wire           a_valid_slave_8_ib_int;    //slave_8_ib_int - u_cd_main
wire   [1:0]   a_wpntr_gry_cpu_peri1_m2_ib_int_async;    //cpu_peri1_m2_ib_int_async - u_cd_main
wire   [1:0]   a_wpntr_gry_sfmc_auto_m3_ib_int_async;    //sfmc_auto_m3_ib_int_async - u_cd_main
wire   [1:0]   a_wpntr_gry_slave_10_ib_int_async;    //slave_10_ib_int_async - u_cd_main
wire   [1:0]   a_wpntr_gry_slave_9_ib_int_async;    //slave_9_ib_int_async - u_cd_main
wire   [59:0]  ar_data_cpu2main_m6_ib_int_async;    //cpu2main_m6_ib_int_async - u_cd_main
wire   [70:0]  ar_data_cpu2peri_m7_ib_int_async;    //cpu2peri_m7_ib_int_async - u_cd_main
wire           ar_ready_dma330_s1_ib_int;    //dma330_s1_ib_int - u_cd_main
wire   [4:0]   ar_wpntr_gry_cpu2main_m6_ib_int_async;    //cpu2main_m6_ib_int_async - u_cd_main
wire   [1:0]   ar_wpntr_gry_cpu2peri_m7_ib_int_async;    //cpu2peri_m7_ib_int_async - u_cd_main
wire   [59:0]  aw_data_cpu2main_m6_ib_int_async;    //cpu2main_m6_ib_int_async - u_cd_main
wire   [59:0]  aw_data_cpu2peri_m7_ib_int_async;    //cpu2peri_m7_ib_int_async - u_cd_main
wire           aw_ready_dma330_s1_ib_int;    //dma330_s1_ib_int - u_cd_main
wire   [3:0]   aw_wpntr_gry_cpu2main_m6_ib_int_async;    //cpu2main_m6_ib_int_async - u_cd_main
wire   [1:0]   aw_wpntr_gry_cpu2peri_m7_ib_int_async;    //cpu2peri_m7_ib_int_async - u_cd_main
wire   [5:0]   b_data_dma330_s1_ib_int;    //dma330_s1_ib_int - u_cd_main
wire   [3:0]   b_rpntr_bin_cpu2main_m6_ib_int_async;    //cpu2main_m6_ib_int_async - u_cd_main
wire           b_rpntr_bin_cpu2peri_m7_ib_int_async;    //cpu2peri_m7_ib_int_async - u_cd_main
wire   [4:0]   b_rpntr_gry_cpu2main_m6_ib_int_async;    //cpu2main_m6_ib_int_async - u_cd_main
wire   [1:0]   b_rpntr_gry_cpu2peri_m7_ib_int_async;    //cpu2peri_m7_ib_int_async - u_cd_main
wire           b_valid_dma330_s1_ib_int;    //dma330_s1_ib_int - u_cd_main
wire   [131:0] d_data_mat2cpu_s0_ib_int;    //mat2cpu_s0_ib_int - u_cd_main
wire           d_ready_cpu2mat_m0_ib_int;    //cpu2mat_m0_ib_int - u_cd_main
wire           d_ready_cpu_gpv_ib1_int;    //cpu_gpv_ib1_int - u_cd_main
wire           d_ready_slave_8_ib_int;    //slave_8_ib_int - u_cd_main
wire           d_rpntr_bin_cpu_peri1_m2_ib_int_async;    //cpu_peri1_m2_ib_int_async - u_cd_main
wire           d_rpntr_bin_sfmc_auto_m3_ib_int_async;    //sfmc_auto_m3_ib_int_async - u_cd_main
wire           d_rpntr_bin_slave_10_ib_int_async;    //slave_10_ib_int_async - u_cd_main
wire           d_rpntr_bin_slave_9_ib_int_async;    //slave_9_ib_int_async - u_cd_main
wire   [1:0]   d_rpntr_gry_cpu_peri1_m2_ib_int_async;    //cpu_peri1_m2_ib_int_async - u_cd_main
wire   [1:0]   d_rpntr_gry_sfmc_auto_m3_ib_int_async;    //sfmc_auto_m3_ib_int_async - u_cd_main
wire   [1:0]   d_rpntr_gry_slave_10_ib_int_async;    //slave_10_ib_int_async - u_cd_main
wire   [1:0]   d_rpntr_gry_slave_9_ib_int_async;    //slave_9_ib_int_async - u_cd_main
wire           d_valid_mat2cpu_s0_ib_int;    //mat2cpu_s0_ib_int - u_cd_main
wire   [71:0]  pfwdpayld_cpu2main_m6_ib_apb_int_async;    //cpu2main_m6_ib_apb_int_async - u_cd_main
wire   [71:0]  pfwdpayld_cpu2mat_m0_ib_apb_int;    //cpu2mat_m0_ib_apb_int - u_cd_main
wire   [71:0]  pfwdpayld_cpu2peri_m7_ib_apb_int_async;    //cpu2peri_m7_ib_apb_int_async - u_cd_main
wire   [71:0]  pfwdpayld_cpu_peri1_m2_ib_apb_int_async;    //cpu_peri1_m2_ib_apb_int_async - u_cd_main
wire   [71:0]  pfwdpayld_dma330_s1_ib_apb_int;    //dma330_s1_ib_apb_int - u_cd_main
wire   [71:0]  pfwdpayld_mat2cpu_s0_ib_apb_int;    //mat2cpu_s0_ib_apb_int - u_cd_main
wire   [71:0]  pfwdpayld_sfmc_auto_m3_ib_apb_int_async;    //sfmc_auto_m3_ib_apb_int_async - u_cd_main
wire   [71:0]  pfwdpayld_slave_10_ib_apb_int_async;    //slave_10_ib_apb_int_async - u_cd_main
wire   [71:0]  pfwdpayld_slave_8_ib_apb_int;    //slave_8_ib_apb_int - u_cd_main
wire   [71:0]  pfwdpayld_slave_9_ib_apb_int_async;    //slave_9_ib_apb_int_async - u_cd_main
wire   [31:0]  prdata_cpu2main_m6_ib_apb;    //cpu2main_m6_ib_apb - u_cd_main
wire   [31:0]  prdata_cpu2mat_m0_ib_apb;    //cpu2mat_m0_ib_apb - u_cd_main
wire   [31:0]  prdata_cpu2peri_m7_ib_apb;    //cpu2peri_m7_ib_apb - u_cd_main
wire   [31:0]  prdata_cpu_peri1_m2_ib_apb;    //cpu_peri1_m2_ib_apb - u_cd_main
wire   [31:0]  prdata_dma330_s1_ib_apb;    //dma330_s1_ib_apb - u_cd_main
wire   [31:0]  prdata_mat2cpu_s0_ib_apb;    //mat2cpu_s0_ib_apb - u_cd_main
wire   [31:0]  prdata_sfmc_auto_m3_ib_apb;    //sfmc_auto_m3_ib_apb - u_cd_main
wire   [31:0]  prdata_slave_10_ib_apb;    //slave_10_ib_apb - u_cd_main
wire   [31:0]  prdata_slave_8_ib_apb;    //slave_8_ib_apb - u_cd_main
wire   [31:0]  prdata_slave_9_ib_apb;    //slave_9_ib_apb - u_cd_main
wire           pready_cpu2main_m6_ib_apb;    //cpu2main_m6_ib_apb - u_cd_main
wire           pready_cpu2mat_m0_ib_apb;    //cpu2mat_m0_ib_apb - u_cd_main
wire           pready_cpu2peri_m7_ib_apb;    //cpu2peri_m7_ib_apb - u_cd_main
wire           pready_cpu_peri1_m2_ib_apb;    //cpu_peri1_m2_ib_apb - u_cd_main
wire           pready_dma330_s1_ib_apb;    //dma330_s1_ib_apb - u_cd_main
wire           pready_mat2cpu_s0_ib_apb;    //mat2cpu_s0_ib_apb - u_cd_main
wire           pready_sfmc_auto_m3_ib_apb;    //sfmc_auto_m3_ib_apb - u_cd_main
wire           pready_slave_10_ib_apb;    //slave_10_ib_apb - u_cd_main
wire           pready_slave_8_ib_apb;    //slave_8_ib_apb - u_cd_main
wire           pready_slave_9_ib_apb;    //slave_9_ib_apb - u_cd_main
wire           preq_cpu2main_m6_ib_apb_int_async;    //cpu2main_m6_ib_apb_int_async - u_cd_main
wire           preq_cpu2mat_m0_ib_apb_int;    //cpu2mat_m0_ib_apb_int - u_cd_main
wire           preq_cpu2peri_m7_ib_apb_int_async;    //cpu2peri_m7_ib_apb_int_async - u_cd_main
wire           preq_cpu_peri1_m2_ib_apb_int_async;    //cpu_peri1_m2_ib_apb_int_async - u_cd_main
wire           preq_dma330_s1_ib_apb_int;    //dma330_s1_ib_apb_int - u_cd_main
wire           preq_mat2cpu_s0_ib_apb_int;    //mat2cpu_s0_ib_apb_int - u_cd_main
wire           preq_sfmc_auto_m3_ib_apb_int_async;    //sfmc_auto_m3_ib_apb_int_async - u_cd_main
wire           preq_slave_10_ib_apb_int_async;    //slave_10_ib_apb_int_async - u_cd_main
wire           preq_slave_8_ib_apb_int;    //slave_8_ib_apb_int - u_cd_main
wire           preq_slave_9_ib_apb_int_async;    //slave_9_ib_apb_int_async - u_cd_main
wire           pslverr_cpu2main_m6_ib_apb;    //cpu2main_m6_ib_apb - u_cd_main
wire           pslverr_cpu2mat_m0_ib_apb;    //cpu2mat_m0_ib_apb - u_cd_main
wire           pslverr_cpu2peri_m7_ib_apb;    //cpu2peri_m7_ib_apb - u_cd_main
wire           pslverr_cpu_peri1_m2_ib_apb;    //cpu_peri1_m2_ib_apb - u_cd_main
wire           pslverr_dma330_s1_ib_apb;    //dma330_s1_ib_apb - u_cd_main
wire           pslverr_mat2cpu_s0_ib_apb;    //mat2cpu_s0_ib_apb - u_cd_main
wire           pslverr_sfmc_auto_m3_ib_apb;    //sfmc_auto_m3_ib_apb - u_cd_main
wire           pslverr_slave_10_ib_apb;    //slave_10_ib_apb - u_cd_main
wire           pslverr_slave_8_ib_apb;    //slave_8_ib_apb - u_cd_main
wire           pslverr_slave_9_ib_apb;    //slave_9_ib_apb - u_cd_main
wire   [134:0] r_data_dma330_s1_ib_int;    //dma330_s1_ib_int - u_cd_main
wire   [3:0]   r_rpntr_bin_cpu2main_m6_ib_int_async;    //cpu2main_m6_ib_int_async - u_cd_main
wire           r_rpntr_bin_cpu2peri_m7_ib_int_async;    //cpu2peri_m7_ib_int_async - u_cd_main
wire   [4:0]   r_rpntr_gry_cpu2main_m6_ib_int_async;    //cpu2main_m6_ib_int_async - u_cd_main
wire   [1:0]   r_rpntr_gry_cpu2peri_m7_ib_int_async;    //cpu2peri_m7_ib_int_async - u_cd_main
wire           r_valid_dma330_s1_ib_int;    //dma330_s1_ib_int - u_cd_main
wire   [144:0] w_data_cpu2main_m6_ib_int_async;    //cpu2main_m6_ib_int_async - u_cd_main
wire   [144:0] w_data_cpu2mat_m0_ib_int;    //cpu2mat_m0_ib_int - u_cd_main
wire   [144:0] w_data_cpu2peri_m7_ib_int_async;    //cpu2peri_m7_ib_int_async - u_cd_main
wire   [144:0] w_data_cpu_gpv_ib1_int;    //cpu_gpv_ib1_int - u_cd_main
wire   [144:0] w_data_cpu_peri1_m2_ib_int_async;    //cpu_peri1_m2_ib_int_async - u_cd_main
wire   [144:0] w_data_sfmc_auto_m3_ib_int_async;    //sfmc_auto_m3_ib_int_async - u_cd_main
wire   [144:0] w_data_slave_10_ib_int_async;    //slave_10_ib_int_async - u_cd_main
wire   [144:0] w_data_slave_8_ib_int;    //slave_8_ib_int - u_cd_main
wire   [144:0] w_data_slave_9_ib_int_async;    //slave_9_ib_int_async - u_cd_main
wire           w_ready_dma330_s1_ib_int;    //dma330_s1_ib_int - u_cd_main
wire           w_ready_mat2cpu_s0_ib_int;    //mat2cpu_s0_ib_int - u_cd_main
wire           w_valid_cpu2mat_m0_ib_int;    //cpu2mat_m0_ib_int - u_cd_main
wire           w_valid_cpu_gpv_ib1_int;    //cpu_gpv_ib1_int - u_cd_main
wire           w_valid_slave_8_ib_int;    //slave_8_ib_int - u_cd_main
wire   [4:0]   w_wpntr_gry_cpu2main_m6_ib_int_async;    //cpu2main_m6_ib_int_async - u_cd_main
wire   [1:0]   w_wpntr_gry_cpu2peri_m7_ib_int_async;    //cpu2peri_m7_ib_int_async - u_cd_main
wire   [1:0]   w_wpntr_gry_cpu_peri1_m2_ib_int_async;    //cpu_peri1_m2_ib_int_async - u_cd_main
wire   [1:0]   w_wpntr_gry_sfmc_auto_m3_ib_int_async;    //sfmc_auto_m3_ib_int_async - u_cd_main
wire   [1:0]   w_wpntr_gry_slave_10_ib_int_async;    //slave_10_ib_int_async - u_cd_main
wire   [1:0]   w_wpntr_gry_slave_9_ib_int_async;    //slave_9_ib_int_async - u_cd_main
wire           a_ready_cpu_gpv_ib1_int;    //cpu_gpv_ib1_int - u_r_cd_main
wire   [138:0] d_data_cpu_gpv_ib1_int;    //cpu_gpv_ib1_int - u_r_cd_main
wire           d_valid_cpu_gpv_ib1_int;    //cpu_gpv_ib1_int - u_r_cd_main
wire   [31:0]  paddr_cpu2main_m6_ib_apb;    //cpu2main_m6_ib_apb - u_r_cd_main
wire   [31:0]  paddr_cpu2mat_m0_ib_apb;    //cpu2mat_m0_ib_apb - u_r_cd_main
wire   [31:0]  paddr_cpu2peri_m7_ib_apb;    //cpu2peri_m7_ib_apb - u_r_cd_main
wire   [31:0]  paddr_cpu_peri1_m2_ib_apb;    //cpu_peri1_m2_ib_apb - u_r_cd_main
wire   [31:0]  paddr_dma330_s1_ib_apb;    //dma330_s1_ib_apb - u_r_cd_main
wire   [31:0]  paddr_mat2cpu_s0_ib_apb;    //mat2cpu_s0_ib_apb - u_r_cd_main
wire   [31:0]  paddr_sfmc_auto_m3_ib_apb;    //sfmc_auto_m3_ib_apb - u_r_cd_main
wire   [31:0]  paddr_slave_10_ib_apb;    //slave_10_ib_apb - u_r_cd_main
wire   [31:0]  paddr_slave_8_ib_apb;    //slave_8_ib_apb - u_r_cd_main
wire   [31:0]  paddr_slave_9_ib_apb;    //slave_9_ib_apb - u_r_cd_main
wire           penable_cpu2main_m6_ib_apb;    //cpu2main_m6_ib_apb - u_r_cd_main
wire           penable_cpu2mat_m0_ib_apb;    //cpu2mat_m0_ib_apb - u_r_cd_main
wire           penable_cpu2peri_m7_ib_apb;    //cpu2peri_m7_ib_apb - u_r_cd_main
wire           penable_cpu_peri1_m2_ib_apb;    //cpu_peri1_m2_ib_apb - u_r_cd_main
wire           penable_dma330_s1_ib_apb;    //dma330_s1_ib_apb - u_r_cd_main
wire           penable_mat2cpu_s0_ib_apb;    //mat2cpu_s0_ib_apb - u_r_cd_main
wire           penable_sfmc_auto_m3_ib_apb;    //sfmc_auto_m3_ib_apb - u_r_cd_main
wire           penable_slave_10_ib_apb;    //slave_10_ib_apb - u_r_cd_main
wire           penable_slave_8_ib_apb;    //slave_8_ib_apb - u_r_cd_main
wire           penable_slave_9_ib_apb;    //slave_9_ib_apb - u_r_cd_main
wire           pselx_cpu2main_m6_ib_apb;    //cpu2main_m6_ib_apb - u_r_cd_main
wire           pselx_cpu2mat_m0_ib_apb;    //cpu2mat_m0_ib_apb - u_r_cd_main
wire           pselx_cpu2peri_m7_ib_apb;    //cpu2peri_m7_ib_apb - u_r_cd_main
wire           pselx_cpu_peri1_m2_ib_apb;    //cpu_peri1_m2_ib_apb - u_r_cd_main
wire           pselx_dma330_s1_ib_apb;    //dma330_s1_ib_apb - u_r_cd_main
wire           pselx_mat2cpu_s0_ib_apb;    //mat2cpu_s0_ib_apb - u_r_cd_main
wire           pselx_sfmc_auto_m3_ib_apb;    //sfmc_auto_m3_ib_apb - u_r_cd_main
wire           pselx_slave_10_ib_apb;    //slave_10_ib_apb - u_r_cd_main
wire           pselx_slave_8_ib_apb;    //slave_8_ib_apb - u_r_cd_main
wire           pselx_slave_9_ib_apb;    //slave_9_ib_apb - u_r_cd_main
wire   [31:0]  pwdata_cpu2main_m6_ib_apb;    //cpu2main_m6_ib_apb - u_r_cd_main
wire   [31:0]  pwdata_cpu2mat_m0_ib_apb;    //cpu2mat_m0_ib_apb - u_r_cd_main
wire   [31:0]  pwdata_cpu2peri_m7_ib_apb;    //cpu2peri_m7_ib_apb - u_r_cd_main
wire   [31:0]  pwdata_cpu_peri1_m2_ib_apb;    //cpu_peri1_m2_ib_apb - u_r_cd_main
wire   [31:0]  pwdata_dma330_s1_ib_apb;    //dma330_s1_ib_apb - u_r_cd_main
wire   [31:0]  pwdata_mat2cpu_s0_ib_apb;    //mat2cpu_s0_ib_apb - u_r_cd_main
wire   [31:0]  pwdata_sfmc_auto_m3_ib_apb;    //sfmc_auto_m3_ib_apb - u_r_cd_main
wire   [31:0]  pwdata_slave_10_ib_apb;    //slave_10_ib_apb - u_r_cd_main
wire   [31:0]  pwdata_slave_8_ib_apb;    //slave_8_ib_apb - u_r_cd_main
wire   [31:0]  pwdata_slave_9_ib_apb;    //slave_9_ib_apb - u_r_cd_main
wire           pwrite_cpu2main_m6_ib_apb;    //cpu2main_m6_ib_apb - u_r_cd_main
wire           pwrite_cpu2mat_m0_ib_apb;    //cpu2mat_m0_ib_apb - u_r_cd_main
wire           pwrite_cpu2peri_m7_ib_apb;    //cpu2peri_m7_ib_apb - u_r_cd_main
wire           pwrite_cpu_peri1_m2_ib_apb;    //cpu_peri1_m2_ib_apb - u_r_cd_main
wire           pwrite_dma330_s1_ib_apb;    //dma330_s1_ib_apb - u_r_cd_main
wire           pwrite_mat2cpu_s0_ib_apb;    //mat2cpu_s0_ib_apb - u_r_cd_main
wire           pwrite_sfmc_auto_m3_ib_apb;    //sfmc_auto_m3_ib_apb - u_r_cd_main
wire           pwrite_slave_10_ib_apb;    //slave_10_ib_apb - u_r_cd_main
wire           pwrite_slave_8_ib_apb;    //slave_8_ib_apb - u_r_cd_main
wire           pwrite_slave_9_ib_apb;    //slave_9_ib_apb - u_r_cd_main
wire   [1:0]   rsb_bin_rptr_main_ml_s;    //main_ml_s - u_r_cd_main
wire   [1:0]   rsb_bin_rptr_main_sl_s;    //main_sl_s - u_r_cd_main
wire   [7:0]   rsb_data_main_ml_m;    //main_ml_m - u_r_cd_main
wire   [7:0]   rsb_data_main_sl_m;    //main_sl_m - u_r_cd_main
wire   [2:0]   rsb_rptr_main_ml_s;    //main_ml_s - u_r_cd_main
wire   [2:0]   rsb_rptr_main_sl_s;    //main_sl_s - u_r_cd_main
wire   [2:0]   rsb_wptr_main_ml_m;    //main_ml_m - u_r_cd_main
wire   [2:0]   rsb_wptr_main_sl_m;    //main_sl_m - u_r_cd_main
wire           w_ready_cpu_gpv_ib1_int;    //cpu_gpv_ib1_int - u_r_cd_main
wire   [1:0]   rsb_bin_rptr_main_ml_m;    //main_master_s - u_rsb_conns
wire   [1:0]   rsb_bin_rptr_main_sl_m;    //main_slave_s - u_rsb_conns
wire   [7:0]   rsb_data_main_ml_s;    //main_master_m - u_rsb_conns
wire   [7:0]   rsb_data_main_sl_s;    //main_slave_m - u_rsb_conns
wire   [2:0]   rsb_rptr_main_ml_m;    //main_master_s - u_rsb_conns
wire   [2:0]   rsb_rptr_main_sl_m;    //main_slave_s - u_rsb_conns
wire   [2:0]   rsb_wptr_main_ml_s;    //main_master_m - u_rsb_conns
wire   [2:0]   rsb_wptr_main_sl_s;    //main_slave_m - u_rsb_conns
wire   [31:0]  araddr_dma330_s1;
wire   [1:0]   arburst_dma330_s1;
wire   [3:0]   arcache_dma330_s1;
wire   [3:0]   arid_dma330_s1;
wire   [3:0]   arlen_dma330_s1;
wire   [1:0]   arlock_dma330_s1;
wire   [2:0]   arprot_dma330_s1;
wire           arready_cpu2main_m6;
wire           arready_cpu2peri_m7;
wire   [2:0]   arsize_dma330_s1;
wire   [1:0]   aruser_dma330_s1;
wire           arvalid_dma330_s1;
wire   [31:0]  awaddr_dma330_s1;
wire   [1:0]   awburst_dma330_s1;
wire   [3:0]   awcache_dma330_s1;
wire   [3:0]   awid_dma330_s1;
wire   [3:0]   awlen_dma330_s1;
wire   [1:0]   awlock_dma330_s1;
wire   [2:0]   awprot_dma330_s1;
wire           awready_cpu2main_m6;
wire           awready_cpu2peri_m7;
wire   [2:0]   awsize_dma330_s1;
wire   [1:0]   awuser_dma330_s1;
wire           awvalid_dma330_s1;
wire   [4:0]   bid_cpu2main_m6;
wire   [4:0]   bid_cpu2peri_m7;
wire           bready_dma330_s1;
wire   [1:0]   bresp_cpu2main_m6;
wire   [1:0]   bresp_cpu2peri_m7;
wire           bvalid_cpu2main_m6;
wire           bvalid_cpu2peri_m7;
wire   [31:0]  haddr_mat2cpu_s0;
wire   [1:0]   hauser_mat2cpu_s0;
wire   [2:0]   hburst_mat2cpu_s0;
wire   [3:0]   hprot_mat2cpu_s0;
wire   [31:0]  hrdata_cpu2mat_m0;
wire   [31:0]  hrdata_cpu_peri1_m2;
wire   [31:0]  hrdata_sfmc_auto_m3;
wire           hready_cpu2mat_m0;
wire           hready_cpu_peri1_m2;
wire           hready_mat2cpu_s0;
wire           hready_sfmc_auto_m3;
wire           hresp_cpu2mat_m0;
wire           hresp_cpu_peri1_m2;
wire           hresp_sfmc_auto_m3;
wire           hselx_mat2cpu_s0;
wire   [2:0]   hsize_mat2cpu_s0;
wire   [1:0]   htrans_mat2cpu_s0;
wire   [31:0]  hwdata_mat2cpu_s0;
wire           hwrite_mat2cpu_s0;
wire           i_cpu2mainclk;
wire           i_cpu2mainresetn;
wire           i_cpu2mvpclk;
wire           i_cpu2mvpclken;
wire           i_cpu2mvpresetn;
wire           i_cpu2periclk;
wire           i_cpu2periresetn;
wire           i_cpu_busclk;
wire           i_cpu_busclken;
wire           i_cpu_busresetn;
wire           i_cpu_periclk;
wire           i_cpu_periclken;
wire           i_cpu_periresetn;
wire           i_main_systemclk;
wire           i_main_systemclken;
wire           i_main_systemresetn;
wire           mainclk;
wire           mainclk_r;
wire           mainresetn;
wire           mainresetn_r;
wire   [31:0]  prdata_cpu2mvp_m5;
wire   [31:0]  prdata_cpu_peri0_m1;
wire   [31:0]  prdata_main_peri_m4;
wire           pready_cpu2mvp_m5;
wire           pready_cpu_peri0_m1;
wire           pready_main_peri_m4;
wire           pslverr_cpu2mvp_m5;
wire           pslverr_cpu_peri0_m1;
wire           pslverr_main_peri_m4;
wire   [127:0] rdata_cpu2main_m6;
wire   [31:0]  rdata_cpu2peri_m7;
wire   [4:0]   rid_cpu2main_m6;
wire   [4:0]   rid_cpu2peri_m7;
wire           rlast_cpu2main_m6;
wire           rlast_cpu2peri_m7;
wire           rready_dma330_s1;
wire   [1:0]   rresp_cpu2main_m6;
wire   [1:0]   rresp_cpu2peri_m7;
wire           rvalid_cpu2main_m6;
wire           rvalid_cpu2peri_m7;
wire   [127:0] wdata_dma330_s1;
wire   [3:0]   wid_dma330_s1;
wire           wlast_dma330_s1;
wire           wready_cpu2main_m6;
wire           wready_cpu2peri_m7;
wire   [15:0]  wstrb_dma330_s1;
wire           wvalid_dma330_s1;



//-----------------------------------------------------------------------------
// Sub-Modules Instantiation
//-----------------------------------------------------------------------------

nic400_cd_i_cpu2main_cpu_bus_r0p06     u_cd_i_cpu2main (
  .i_cpu2mainclk        (i_cpu2mainclk),    // cpu2main_m6
  .i_cpu2mainresetn     (i_cpu2mainresetn),    // cpu2main_m6
  .awid_cpu2main_m6     (awid_cpu2main_m6),    // cpu2main_m6
  .awaddr_cpu2main_m6   (awaddr_cpu2main_m6),    // cpu2main_m6
  .awlen_cpu2main_m6    (awlen_cpu2main_m6),    // cpu2main_m6
  .awsize_cpu2main_m6   (awsize_cpu2main_m6),    // cpu2main_m6
  .awburst_cpu2main_m6  (awburst_cpu2main_m6),    // cpu2main_m6
  .awlock_cpu2main_m6   (awlock_cpu2main_m6),    // cpu2main_m6
  .awcache_cpu2main_m6  (awcache_cpu2main_m6),    // cpu2main_m6
  .awprot_cpu2main_m6   (awprot_cpu2main_m6),    // cpu2main_m6
  .awvalid_cpu2main_m6  (awvalid_cpu2main_m6),    // cpu2main_m6
  .awready_cpu2main_m6  (awready_cpu2main_m6),    // cpu2main_m6
  .wdata_cpu2main_m6    (wdata_cpu2main_m6),    // cpu2main_m6
  .wstrb_cpu2main_m6    (wstrb_cpu2main_m6),    // cpu2main_m6
  .wlast_cpu2main_m6    (wlast_cpu2main_m6),    // cpu2main_m6
  .wvalid_cpu2main_m6   (wvalid_cpu2main_m6),    // cpu2main_m6
  .wready_cpu2main_m6   (wready_cpu2main_m6),    // cpu2main_m6
  .bid_cpu2main_m6      (bid_cpu2main_m6),    // cpu2main_m6
  .bresp_cpu2main_m6    (bresp_cpu2main_m6),    // cpu2main_m6
  .bvalid_cpu2main_m6   (bvalid_cpu2main_m6),    // cpu2main_m6
  .bready_cpu2main_m6   (bready_cpu2main_m6),    // cpu2main_m6
  .arid_cpu2main_m6     (arid_cpu2main_m6),    // cpu2main_m6
  .araddr_cpu2main_m6   (araddr_cpu2main_m6),    // cpu2main_m6
  .arlen_cpu2main_m6    (arlen_cpu2main_m6),    // cpu2main_m6
  .arsize_cpu2main_m6   (arsize_cpu2main_m6),    // cpu2main_m6
  .arburst_cpu2main_m6  (arburst_cpu2main_m6),    // cpu2main_m6
  .arlock_cpu2main_m6   (arlock_cpu2main_m6),    // cpu2main_m6
  .arcache_cpu2main_m6  (arcache_cpu2main_m6),    // cpu2main_m6
  .arprot_cpu2main_m6   (arprot_cpu2main_m6),    // cpu2main_m6
  .arvalid_cpu2main_m6  (arvalid_cpu2main_m6),    // cpu2main_m6
  .arready_cpu2main_m6  (arready_cpu2main_m6),    // cpu2main_m6
  .rid_cpu2main_m6      (rid_cpu2main_m6),    // cpu2main_m6
  .rdata_cpu2main_m6    (rdata_cpu2main_m6),    // cpu2main_m6
  .rresp_cpu2main_m6    (rresp_cpu2main_m6),    // cpu2main_m6
  .rlast_cpu2main_m6    (rlast_cpu2main_m6),    // cpu2main_m6
  .rvalid_cpu2main_m6   (rvalid_cpu2main_m6),    // cpu2main_m6
  .rready_cpu2main_m6   (rready_cpu2main_m6),    // cpu2main_m6
  .awuser_cpu2main_m6   (awuser_cpu2main_m6),    // cpu2main_m6
  .aruser_cpu2main_m6   (aruser_cpu2main_m6),    // cpu2main_m6
  .pack_cpu2main_m6_ib_apb_int_async (pack_cpu2main_m6_ib_apb_int_async),    // cpu2main_m6_ib_apb_int_async
  .preq_cpu2main_m6_ib_apb_int_async (preq_cpu2main_m6_ib_apb_int_async),    // cpu2main_m6_ib_apb_int_async
  .pfwdpayld_cpu2main_m6_ib_apb_int_async (pfwdpayld_cpu2main_m6_ib_apb_int_async),    // cpu2main_m6_ib_apb_int_async
  .prevpayld_cpu2main_m6_ib_apb_int_async (prevpayld_cpu2main_m6_ib_apb_int_async),    // cpu2main_m6_ib_apb_int_async
  .aw_data_cpu2main_m6_ib_int_async (aw_data_cpu2main_m6_ib_int_async),    // cpu2main_m6_ib_int_async
  .aw_wpntr_gry_cpu2main_m6_ib_int_async (aw_wpntr_gry_cpu2main_m6_ib_int_async),    // cpu2main_m6_ib_int_async
  .aw_rpntr_bin_cpu2main_m6_ib_int_async (aw_rpntr_bin_cpu2main_m6_ib_int_async),    // cpu2main_m6_ib_int_async
  .aw_rpntr_gry_cpu2main_m6_ib_int_async (aw_rpntr_gry_cpu2main_m6_ib_int_async),    // cpu2main_m6_ib_int_async
  .ar_data_cpu2main_m6_ib_int_async (ar_data_cpu2main_m6_ib_int_async),    // cpu2main_m6_ib_int_async
  .ar_wpntr_gry_cpu2main_m6_ib_int_async (ar_wpntr_gry_cpu2main_m6_ib_int_async),    // cpu2main_m6_ib_int_async
  .ar_rpntr_bin_cpu2main_m6_ib_int_async (ar_rpntr_bin_cpu2main_m6_ib_int_async),    // cpu2main_m6_ib_int_async
  .ar_rpntr_gry_cpu2main_m6_ib_int_async (ar_rpntr_gry_cpu2main_m6_ib_int_async),    // cpu2main_m6_ib_int_async
  .w_data_cpu2main_m6_ib_int_async (w_data_cpu2main_m6_ib_int_async),    // cpu2main_m6_ib_int_async
  .w_wpntr_gry_cpu2main_m6_ib_int_async (w_wpntr_gry_cpu2main_m6_ib_int_async),    // cpu2main_m6_ib_int_async
  .w_rpntr_bin_cpu2main_m6_ib_int_async (w_rpntr_bin_cpu2main_m6_ib_int_async),    // cpu2main_m6_ib_int_async
  .w_rpntr_gry_cpu2main_m6_ib_int_async (w_rpntr_gry_cpu2main_m6_ib_int_async),    // cpu2main_m6_ib_int_async
  .r_data_cpu2main_m6_ib_int_async (r_data_cpu2main_m6_ib_int_async),    // cpu2main_m6_ib_int_async
  .r_wpntr_gry_cpu2main_m6_ib_int_async (r_wpntr_gry_cpu2main_m6_ib_int_async),    // cpu2main_m6_ib_int_async
  .r_rpntr_bin_cpu2main_m6_ib_int_async (r_rpntr_bin_cpu2main_m6_ib_int_async),    // cpu2main_m6_ib_int_async
  .r_rpntr_gry_cpu2main_m6_ib_int_async (r_rpntr_gry_cpu2main_m6_ib_int_async),    // cpu2main_m6_ib_int_async
  .b_data_cpu2main_m6_ib_int_async (b_data_cpu2main_m6_ib_int_async),    // cpu2main_m6_ib_int_async
  .b_wpntr_gry_cpu2main_m6_ib_int_async (b_wpntr_gry_cpu2main_m6_ib_int_async),    // cpu2main_m6_ib_int_async
  .b_rpntr_bin_cpu2main_m6_ib_int_async (b_rpntr_bin_cpu2main_m6_ib_int_async),    // cpu2main_m6_ib_int_async
  .b_rpntr_gry_cpu2main_m6_ib_int_async (b_rpntr_gry_cpu2main_m6_ib_int_async)    // cpu2main_m6_ib_int_async
);


nic400_cd_i_cpu2mvp_cpu_bus_r0p06     u_cd_i_cpu2mvp (
  .i_cpu2mvpclk         (i_cpu2mvpclk),    // cpu2mvp_m5
  .i_cpu2mvpresetn      (i_cpu2mvpresetn),    // cpu2mvp_m5
  .paddr_cpu2mvp_m5     (paddr_cpu2mvp_m5),    // cpu2mvp_m5
  .pselx_cpu2mvp_m5     (pselx_cpu2mvp_m5),    // cpu2mvp_m5
  .penable_cpu2mvp_m5   (penable_cpu2mvp_m5),    // cpu2mvp_m5
  .pwrite_cpu2mvp_m5    (pwrite_cpu2mvp_m5),    // cpu2mvp_m5
  .prdata_cpu2mvp_m5    (prdata_cpu2mvp_m5),    // cpu2mvp_m5
  .pwdata_cpu2mvp_m5    (pwdata_cpu2mvp_m5),    // cpu2mvp_m5
  .pready_cpu2mvp_m5    (pready_cpu2mvp_m5),    // cpu2mvp_m5
  .pslverr_cpu2mvp_m5   (pslverr_cpu2mvp_m5),    // cpu2mvp_m5
  .i_cpu2mvpclken       (i_cpu2mvpclken),    // cpu2mvp_m5
  .pack_slave_10_ib_apb_int_async (pack_slave_10_ib_apb_int_async),    // slave_10_ib_apb_int_async
  .preq_slave_10_ib_apb_int_async (preq_slave_10_ib_apb_int_async),    // slave_10_ib_apb_int_async
  .pfwdpayld_slave_10_ib_apb_int_async (pfwdpayld_slave_10_ib_apb_int_async),    // slave_10_ib_apb_int_async
  .prevpayld_slave_10_ib_apb_int_async (prevpayld_slave_10_ib_apb_int_async),    // slave_10_ib_apb_int_async
  .a_data_slave_10_ib_int_async (a_data_slave_10_ib_int_async),    // slave_10_ib_int_async
  .a_wpntr_gry_slave_10_ib_int_async (a_wpntr_gry_slave_10_ib_int_async),    // slave_10_ib_int_async
  .a_rpntr_bin_slave_10_ib_int_async (a_rpntr_bin_slave_10_ib_int_async),    // slave_10_ib_int_async
  .a_rpntr_gry_slave_10_ib_int_async (a_rpntr_gry_slave_10_ib_int_async),    // slave_10_ib_int_async
  .w_data_slave_10_ib_int_async (w_data_slave_10_ib_int_async),    // slave_10_ib_int_async
  .w_wpntr_gry_slave_10_ib_int_async (w_wpntr_gry_slave_10_ib_int_async),    // slave_10_ib_int_async
  .w_rpntr_bin_slave_10_ib_int_async (w_rpntr_bin_slave_10_ib_int_async),    // slave_10_ib_int_async
  .w_rpntr_gry_slave_10_ib_int_async (w_rpntr_gry_slave_10_ib_int_async),    // slave_10_ib_int_async
  .d_data_slave_10_ib_int_async (d_data_slave_10_ib_int_async),    // slave_10_ib_int_async
  .d_wpntr_gry_slave_10_ib_int_async (d_wpntr_gry_slave_10_ib_int_async),    // slave_10_ib_int_async
  .d_rpntr_bin_slave_10_ib_int_async (d_rpntr_bin_slave_10_ib_int_async),    // slave_10_ib_int_async
  .d_rpntr_gry_slave_10_ib_int_async (d_rpntr_gry_slave_10_ib_int_async)    // slave_10_ib_int_async
);


nic400_cd_i_cpu2peri_cpu_bus_r0p06     u_cd_i_cpu2peri (
  .i_cpu2periclk        (i_cpu2periclk),    // cpu2peri_m7
  .i_cpu2periresetn     (i_cpu2periresetn),    // cpu2peri_m7
  .awid_cpu2peri_m7     (awid_cpu2peri_m7),    // cpu2peri_m7
  .awaddr_cpu2peri_m7   (awaddr_cpu2peri_m7),    // cpu2peri_m7
  .awlen_cpu2peri_m7    (awlen_cpu2peri_m7),    // cpu2peri_m7
  .awsize_cpu2peri_m7   (awsize_cpu2peri_m7),    // cpu2peri_m7
  .awburst_cpu2peri_m7  (awburst_cpu2peri_m7),    // cpu2peri_m7
  .awlock_cpu2peri_m7   (awlock_cpu2peri_m7),    // cpu2peri_m7
  .awcache_cpu2peri_m7  (awcache_cpu2peri_m7),    // cpu2peri_m7
  .awprot_cpu2peri_m7   (awprot_cpu2peri_m7),    // cpu2peri_m7
  .awvalid_cpu2peri_m7  (awvalid_cpu2peri_m7),    // cpu2peri_m7
  .awready_cpu2peri_m7  (awready_cpu2peri_m7),    // cpu2peri_m7
  .wdata_cpu2peri_m7    (wdata_cpu2peri_m7),    // cpu2peri_m7
  .wstrb_cpu2peri_m7    (wstrb_cpu2peri_m7),    // cpu2peri_m7
  .wlast_cpu2peri_m7    (wlast_cpu2peri_m7),    // cpu2peri_m7
  .wvalid_cpu2peri_m7   (wvalid_cpu2peri_m7),    // cpu2peri_m7
  .wready_cpu2peri_m7   (wready_cpu2peri_m7),    // cpu2peri_m7
  .bid_cpu2peri_m7      (bid_cpu2peri_m7),    // cpu2peri_m7
  .bresp_cpu2peri_m7    (bresp_cpu2peri_m7),    // cpu2peri_m7
  .bvalid_cpu2peri_m7   (bvalid_cpu2peri_m7),    // cpu2peri_m7
  .bready_cpu2peri_m7   (bready_cpu2peri_m7),    // cpu2peri_m7
  .arid_cpu2peri_m7     (arid_cpu2peri_m7),    // cpu2peri_m7
  .araddr_cpu2peri_m7   (araddr_cpu2peri_m7),    // cpu2peri_m7
  .arlen_cpu2peri_m7    (arlen_cpu2peri_m7),    // cpu2peri_m7
  .arsize_cpu2peri_m7   (arsize_cpu2peri_m7),    // cpu2peri_m7
  .arburst_cpu2peri_m7  (arburst_cpu2peri_m7),    // cpu2peri_m7
  .arlock_cpu2peri_m7   (arlock_cpu2peri_m7),    // cpu2peri_m7
  .arcache_cpu2peri_m7  (arcache_cpu2peri_m7),    // cpu2peri_m7
  .arprot_cpu2peri_m7   (arprot_cpu2peri_m7),    // cpu2peri_m7
  .arvalid_cpu2peri_m7  (arvalid_cpu2peri_m7),    // cpu2peri_m7
  .arready_cpu2peri_m7  (arready_cpu2peri_m7),    // cpu2peri_m7
  .rid_cpu2peri_m7      (rid_cpu2peri_m7),    // cpu2peri_m7
  .rdata_cpu2peri_m7    (rdata_cpu2peri_m7),    // cpu2peri_m7
  .rresp_cpu2peri_m7    (rresp_cpu2peri_m7),    // cpu2peri_m7
  .rlast_cpu2peri_m7    (rlast_cpu2peri_m7),    // cpu2peri_m7
  .rvalid_cpu2peri_m7   (rvalid_cpu2peri_m7),    // cpu2peri_m7
  .rready_cpu2peri_m7   (rready_cpu2peri_m7),    // cpu2peri_m7
  .pack_cpu2peri_m7_ib_apb_int_async (pack_cpu2peri_m7_ib_apb_int_async),    // cpu2peri_m7_ib_apb_int_async
  .preq_cpu2peri_m7_ib_apb_int_async (preq_cpu2peri_m7_ib_apb_int_async),    // cpu2peri_m7_ib_apb_int_async
  .pfwdpayld_cpu2peri_m7_ib_apb_int_async (pfwdpayld_cpu2peri_m7_ib_apb_int_async),    // cpu2peri_m7_ib_apb_int_async
  .prevpayld_cpu2peri_m7_ib_apb_int_async (prevpayld_cpu2peri_m7_ib_apb_int_async),    // cpu2peri_m7_ib_apb_int_async
  .aw_data_cpu2peri_m7_ib_int_async (aw_data_cpu2peri_m7_ib_int_async),    // cpu2peri_m7_ib_int_async
  .aw_wpntr_gry_cpu2peri_m7_ib_int_async (aw_wpntr_gry_cpu2peri_m7_ib_int_async),    // cpu2peri_m7_ib_int_async
  .aw_rpntr_bin_cpu2peri_m7_ib_int_async (aw_rpntr_bin_cpu2peri_m7_ib_int_async),    // cpu2peri_m7_ib_int_async
  .aw_rpntr_gry_cpu2peri_m7_ib_int_async (aw_rpntr_gry_cpu2peri_m7_ib_int_async),    // cpu2peri_m7_ib_int_async
  .ar_data_cpu2peri_m7_ib_int_async (ar_data_cpu2peri_m7_ib_int_async),    // cpu2peri_m7_ib_int_async
  .ar_wpntr_gry_cpu2peri_m7_ib_int_async (ar_wpntr_gry_cpu2peri_m7_ib_int_async),    // cpu2peri_m7_ib_int_async
  .ar_rpntr_bin_cpu2peri_m7_ib_int_async (ar_rpntr_bin_cpu2peri_m7_ib_int_async),    // cpu2peri_m7_ib_int_async
  .ar_rpntr_gry_cpu2peri_m7_ib_int_async (ar_rpntr_gry_cpu2peri_m7_ib_int_async),    // cpu2peri_m7_ib_int_async
  .w_data_cpu2peri_m7_ib_int_async (w_data_cpu2peri_m7_ib_int_async),    // cpu2peri_m7_ib_int_async
  .w_wpntr_gry_cpu2peri_m7_ib_int_async (w_wpntr_gry_cpu2peri_m7_ib_int_async),    // cpu2peri_m7_ib_int_async
  .w_rpntr_bin_cpu2peri_m7_ib_int_async (w_rpntr_bin_cpu2peri_m7_ib_int_async),    // cpu2peri_m7_ib_int_async
  .w_rpntr_gry_cpu2peri_m7_ib_int_async (w_rpntr_gry_cpu2peri_m7_ib_int_async),    // cpu2peri_m7_ib_int_async
  .r_data_cpu2peri_m7_ib_int_async (r_data_cpu2peri_m7_ib_int_async),    // cpu2peri_m7_ib_int_async
  .r_wpntr_gry_cpu2peri_m7_ib_int_async (r_wpntr_gry_cpu2peri_m7_ib_int_async),    // cpu2peri_m7_ib_int_async
  .r_rpntr_bin_cpu2peri_m7_ib_int_async (r_rpntr_bin_cpu2peri_m7_ib_int_async),    // cpu2peri_m7_ib_int_async
  .r_rpntr_gry_cpu2peri_m7_ib_int_async (r_rpntr_gry_cpu2peri_m7_ib_int_async),    // cpu2peri_m7_ib_int_async
  .b_data_cpu2peri_m7_ib_int_async (b_data_cpu2peri_m7_ib_int_async),    // cpu2peri_m7_ib_int_async
  .b_wpntr_gry_cpu2peri_m7_ib_int_async (b_wpntr_gry_cpu2peri_m7_ib_int_async),    // cpu2peri_m7_ib_int_async
  .b_rpntr_bin_cpu2peri_m7_ib_int_async (b_rpntr_bin_cpu2peri_m7_ib_int_async),    // cpu2peri_m7_ib_int_async
  .b_rpntr_gry_cpu2peri_m7_ib_int_async (b_rpntr_gry_cpu2peri_m7_ib_int_async)    // cpu2peri_m7_ib_int_async
);


nic400_cd_i_cpu_bus_cpu_bus_r0p06     u_cd_i_cpu_bus (
  .haddr_cpu2mat_m0     (haddr_cpu2mat_m0),    // cpu2mat_m0
  .hburst_cpu2mat_m0    (hburst_cpu2mat_m0),    // cpu2mat_m0
  .hprot_cpu2mat_m0     (hprot_cpu2mat_m0),    // cpu2mat_m0
  .hsize_cpu2mat_m0     (hsize_cpu2mat_m0),    // cpu2mat_m0
  .htrans_cpu2mat_m0    (htrans_cpu2mat_m0),    // cpu2mat_m0
  .hwdata_cpu2mat_m0    (hwdata_cpu2mat_m0),    // cpu2mat_m0
  .hwrite_cpu2mat_m0    (hwrite_cpu2mat_m0),    // cpu2mat_m0
  .hrdata_cpu2mat_m0    (hrdata_cpu2mat_m0),    // cpu2mat_m0
  .hresp_cpu2mat_m0     (hresp_cpu2mat_m0),    // cpu2mat_m0
  .hready_cpu2mat_m0    (hready_cpu2mat_m0),    // cpu2mat_m0
  .pack_cpu2mat_m0_ib_apb_int (pack_cpu2mat_m0_ib_apb_int),    // cpu2mat_m0_ib_apb_int
  .preq_cpu2mat_m0_ib_apb_int (preq_cpu2mat_m0_ib_apb_int),    // cpu2mat_m0_ib_apb_int
  .pfwdpayld_cpu2mat_m0_ib_apb_int (pfwdpayld_cpu2mat_m0_ib_apb_int),    // cpu2mat_m0_ib_apb_int
  .prevpayld_cpu2mat_m0_ib_apb_int (prevpayld_cpu2mat_m0_ib_apb_int),    // cpu2mat_m0_ib_apb_int
  .a_data_cpu2mat_m0_ib_int (a_data_cpu2mat_m0_ib_int),    // cpu2mat_m0_ib_int
  .a_valid_cpu2mat_m0_ib_int (a_valid_cpu2mat_m0_ib_int),    // cpu2mat_m0_ib_int
  .a_ready_cpu2mat_m0_ib_int (a_ready_cpu2mat_m0_ib_int),    // cpu2mat_m0_ib_int
  .w_data_cpu2mat_m0_ib_int (w_data_cpu2mat_m0_ib_int),    // cpu2mat_m0_ib_int
  .w_valid_cpu2mat_m0_ib_int (w_valid_cpu2mat_m0_ib_int),    // cpu2mat_m0_ib_int
  .w_ready_cpu2mat_m0_ib_int (w_ready_cpu2mat_m0_ib_int),    // cpu2mat_m0_ib_int
  .d_data_cpu2mat_m0_ib_int (d_data_cpu2mat_m0_ib_int),    // cpu2mat_m0_ib_int
  .d_valid_cpu2mat_m0_ib_int (d_valid_cpu2mat_m0_ib_int),    // cpu2mat_m0_ib_int
  .d_ready_cpu2mat_m0_ib_int (d_ready_cpu2mat_m0_ib_int),    // cpu2mat_m0_ib_int
  .pack_cpu_peri0_m1_int_slave_async (pack_slave_8_cpu_peri0_m1_int_async),    // cpu_peri0_m1_int_slave_async
  .preq_cpu_peri0_m1_int_slave_async (preq_slave_8_cpu_peri0_m1_int_async),    // cpu_peri0_m1_int_slave_async
  .pfwdpayld_cpu_peri0_m1_int_slave_async (pfwdpayld_slave_8_cpu_peri0_m1_int_async),    // cpu_peri0_m1_int_slave_async
  .prevpayld_cpu_peri0_m1_int_slave_async (prevpayld_slave_8_cpu_peri0_m1_int_async),    // cpu_peri0_m1_int_slave_async
  .awid_dma330_s1       (awid_dma330_s1),    // dma330_s1
  .awaddr_dma330_s1     (awaddr_dma330_s1),    // dma330_s1
  .awlen_dma330_s1      (awlen_dma330_s1),    // dma330_s1
  .awsize_dma330_s1     (awsize_dma330_s1),    // dma330_s1
  .awburst_dma330_s1    (awburst_dma330_s1),    // dma330_s1
  .awlock_dma330_s1     (awlock_dma330_s1),    // dma330_s1
  .awcache_dma330_s1    (awcache_dma330_s1),    // dma330_s1
  .awprot_dma330_s1     (awprot_dma330_s1),    // dma330_s1
  .awvalid_dma330_s1    (awvalid_dma330_s1),    // dma330_s1
  .awready_dma330_s1    (awready_dma330_s1),    // dma330_s1
  .wid_dma330_s1        (wid_dma330_s1),    // dma330_s1
  .wdata_dma330_s1      (wdata_dma330_s1),    // dma330_s1
  .wstrb_dma330_s1      (wstrb_dma330_s1),    // dma330_s1
  .wlast_dma330_s1      (wlast_dma330_s1),    // dma330_s1
  .wvalid_dma330_s1     (wvalid_dma330_s1),    // dma330_s1
  .wready_dma330_s1     (wready_dma330_s1),    // dma330_s1
  .bid_dma330_s1        (bid_dma330_s1),    // dma330_s1
  .bresp_dma330_s1      (bresp_dma330_s1),    // dma330_s1
  .bvalid_dma330_s1     (bvalid_dma330_s1),    // dma330_s1
  .bready_dma330_s1     (bready_dma330_s1),    // dma330_s1
  .arid_dma330_s1       (arid_dma330_s1),    // dma330_s1
  .araddr_dma330_s1     (araddr_dma330_s1),    // dma330_s1
  .arlen_dma330_s1      (arlen_dma330_s1),    // dma330_s1
  .arsize_dma330_s1     (arsize_dma330_s1),    // dma330_s1
  .arburst_dma330_s1    (arburst_dma330_s1),    // dma330_s1
  .arlock_dma330_s1     (arlock_dma330_s1),    // dma330_s1
  .arcache_dma330_s1    (arcache_dma330_s1),    // dma330_s1
  .arprot_dma330_s1     (arprot_dma330_s1),    // dma330_s1
  .arvalid_dma330_s1    (arvalid_dma330_s1),    // dma330_s1
  .arready_dma330_s1    (arready_dma330_s1),    // dma330_s1
  .rid_dma330_s1        (rid_dma330_s1),    // dma330_s1
  .rdata_dma330_s1      (rdata_dma330_s1),    // dma330_s1
  .rresp_dma330_s1      (rresp_dma330_s1),    // dma330_s1
  .rlast_dma330_s1      (rlast_dma330_s1),    // dma330_s1
  .rvalid_dma330_s1     (rvalid_dma330_s1),    // dma330_s1
  .rready_dma330_s1     (rready_dma330_s1),    // dma330_s1
  .awuser_dma330_s1     (awuser_dma330_s1),    // dma330_s1
  .aruser_dma330_s1     (aruser_dma330_s1),    // dma330_s1
  .pack_dma330_s1_ib_apb_int (pack_dma330_s1_ib_apb_int),    // dma330_s1_ib_apb_int
  .preq_dma330_s1_ib_apb_int (preq_dma330_s1_ib_apb_int),    // dma330_s1_ib_apb_int
  .pfwdpayld_dma330_s1_ib_apb_int (pfwdpayld_dma330_s1_ib_apb_int),    // dma330_s1_ib_apb_int
  .prevpayld_dma330_s1_ib_apb_int (prevpayld_dma330_s1_ib_apb_int),    // dma330_s1_ib_apb_int
  .aw_data_dma330_s1_ib_int (aw_data_dma330_s1_ib_int),    // dma330_s1_ib_int
  .aw_valid_dma330_s1_ib_int (aw_valid_dma330_s1_ib_int),    // dma330_s1_ib_int
  .aw_ready_dma330_s1_ib_int (aw_ready_dma330_s1_ib_int),    // dma330_s1_ib_int
  .ar_data_dma330_s1_ib_int (ar_data_dma330_s1_ib_int),    // dma330_s1_ib_int
  .ar_valid_dma330_s1_ib_int (ar_valid_dma330_s1_ib_int),    // dma330_s1_ib_int
  .ar_ready_dma330_s1_ib_int (ar_ready_dma330_s1_ib_int),    // dma330_s1_ib_int
  .w_data_dma330_s1_ib_int (w_data_dma330_s1_ib_int),    // dma330_s1_ib_int
  .w_valid_dma330_s1_ib_int (w_valid_dma330_s1_ib_int),    // dma330_s1_ib_int
  .w_ready_dma330_s1_ib_int (w_ready_dma330_s1_ib_int),    // dma330_s1_ib_int
  .r_data_dma330_s1_ib_int (r_data_dma330_s1_ib_int),    // dma330_s1_ib_int
  .r_valid_dma330_s1_ib_int (r_valid_dma330_s1_ib_int),    // dma330_s1_ib_int
  .r_ready_dma330_s1_ib_int (r_ready_dma330_s1_ib_int),    // dma330_s1_ib_int
  .b_data_dma330_s1_ib_int (b_data_dma330_s1_ib_int),    // dma330_s1_ib_int
  .b_valid_dma330_s1_ib_int (b_valid_dma330_s1_ib_int),    // dma330_s1_ib_int
  .b_ready_dma330_s1_ib_int (b_ready_dma330_s1_ib_int),    // dma330_s1_ib_int
  .i_cpu_busclk         (i_cpu_busclk),    // mat2cpu_s0
  .i_cpu_busresetn      (i_cpu_busresetn),    // mat2cpu_s0
  .haddr_mat2cpu_s0     (haddr_mat2cpu_s0),    // mat2cpu_s0
  .hburst_mat2cpu_s0    (hburst_mat2cpu_s0),    // mat2cpu_s0
  .hprot_mat2cpu_s0     (hprot_mat2cpu_s0),    // mat2cpu_s0
  .hsize_mat2cpu_s0     (hsize_mat2cpu_s0),    // mat2cpu_s0
  .htrans_mat2cpu_s0    (htrans_mat2cpu_s0),    // mat2cpu_s0
  .hwdata_mat2cpu_s0    (hwdata_mat2cpu_s0),    // mat2cpu_s0
  .hwrite_mat2cpu_s0    (hwrite_mat2cpu_s0),    // mat2cpu_s0
  .hrdata_mat2cpu_s0    (hrdata_mat2cpu_s0),    // mat2cpu_s0
  .hreadyout_mat2cpu_s0 (hreadyout_mat2cpu_s0),    // mat2cpu_s0
  .hresp_mat2cpu_s0     (hresp_mat2cpu_s0),    // mat2cpu_s0
  .hselx_mat2cpu_s0     (hselx_mat2cpu_s0),    // mat2cpu_s0
  .hready_mat2cpu_s0    (hready_mat2cpu_s0),    // mat2cpu_s0
  .hauser_mat2cpu_s0    (hauser_mat2cpu_s0),    // mat2cpu_s0
  .pack_mat2cpu_s0_ib_apb_int (pack_mat2cpu_s0_ib_apb_int),    // mat2cpu_s0_ib_apb_int
  .preq_mat2cpu_s0_ib_apb_int (preq_mat2cpu_s0_ib_apb_int),    // mat2cpu_s0_ib_apb_int
  .pfwdpayld_mat2cpu_s0_ib_apb_int (pfwdpayld_mat2cpu_s0_ib_apb_int),    // mat2cpu_s0_ib_apb_int
  .prevpayld_mat2cpu_s0_ib_apb_int (prevpayld_mat2cpu_s0_ib_apb_int),    // mat2cpu_s0_ib_apb_int
  .a_data_mat2cpu_s0_ib_int (a_data_mat2cpu_s0_ib_int),    // mat2cpu_s0_ib_int
  .a_valid_mat2cpu_s0_ib_int (a_valid_mat2cpu_s0_ib_int),    // mat2cpu_s0_ib_int
  .a_ready_mat2cpu_s0_ib_int (a_ready_mat2cpu_s0_ib_int),    // mat2cpu_s0_ib_int
  .w_data_mat2cpu_s0_ib_int (w_data_mat2cpu_s0_ib_int),    // mat2cpu_s0_ib_int
  .w_valid_mat2cpu_s0_ib_int (w_valid_mat2cpu_s0_ib_int),    // mat2cpu_s0_ib_int
  .w_ready_mat2cpu_s0_ib_int (w_ready_mat2cpu_s0_ib_int),    // mat2cpu_s0_ib_int
  .d_data_mat2cpu_s0_ib_int (d_data_mat2cpu_s0_ib_int),    // mat2cpu_s0_ib_int
  .d_valid_mat2cpu_s0_ib_int (d_valid_mat2cpu_s0_ib_int),    // mat2cpu_s0_ib_int
  .d_ready_mat2cpu_s0_ib_int (d_ready_mat2cpu_s0_ib_int),    // mat2cpu_s0_ib_int
  .pack_slave_8_ib_apb_int (pack_slave_8_ib_apb_int),    // slave_8_ib_apb_int
  .preq_slave_8_ib_apb_int (preq_slave_8_ib_apb_int),    // slave_8_ib_apb_int
  .pfwdpayld_slave_8_ib_apb_int (pfwdpayld_slave_8_ib_apb_int),    // slave_8_ib_apb_int
  .prevpayld_slave_8_ib_apb_int (prevpayld_slave_8_ib_apb_int),    // slave_8_ib_apb_int
  .a_data_slave_8_ib_int (a_data_slave_8_ib_int),    // slave_8_ib_int
  .a_valid_slave_8_ib_int (a_valid_slave_8_ib_int),    // slave_8_ib_int
  .a_ready_slave_8_ib_int (a_ready_slave_8_ib_int),    // slave_8_ib_int
  .w_data_slave_8_ib_int (w_data_slave_8_ib_int),    // slave_8_ib_int
  .w_valid_slave_8_ib_int (w_valid_slave_8_ib_int),    // slave_8_ib_int
  .w_ready_slave_8_ib_int (w_ready_slave_8_ib_int),    // slave_8_ib_int
  .d_data_slave_8_ib_int (d_data_slave_8_ib_int),    // slave_8_ib_int
  .d_valid_slave_8_ib_int (d_valid_slave_8_ib_int),    // slave_8_ib_int
  .d_ready_slave_8_ib_int (d_ready_slave_8_ib_int),    // slave_8_ib_int
  .i_cpu_busclken       (i_cpu_busclken)
);


nic400_cd_i_cpu_peri_cpu_bus_r0p06     u_cd_i_cpu_peri (
  .paddr_cpu_peri0_m1   (paddr_cpu_peri0_m1),    // cpu_peri0_m1
  .pselx_cpu_peri0_m1   (pselx_cpu_peri0_m1),    // cpu_peri0_m1
  .penable_cpu_peri0_m1 (penable_cpu_peri0_m1),    // cpu_peri0_m1
  .pwrite_cpu_peri0_m1  (pwrite_cpu_peri0_m1),    // cpu_peri0_m1
  .prdata_cpu_peri0_m1  (prdata_cpu_peri0_m1),    // cpu_peri0_m1
  .pwdata_cpu_peri0_m1  (pwdata_cpu_peri0_m1),    // cpu_peri0_m1
  .pready_cpu_peri0_m1  (pready_cpu_peri0_m1),    // cpu_peri0_m1
  .pslverr_cpu_peri0_m1 (pslverr_cpu_peri0_m1),    // cpu_peri0_m1
  .i_cpu_periclken      (i_cpu_periclken),    // cpu_peri0_m1
  .pack_cpu_peri0_m1_int_master_async (pack_slave_8_cpu_peri0_m1_int_async),    // cpu_peri0_m1_int_master_async
  .preq_cpu_peri0_m1_int_master_async (preq_slave_8_cpu_peri0_m1_int_async),    // cpu_peri0_m1_int_master_async
  .pfwdpayld_cpu_peri0_m1_int_master_async (pfwdpayld_slave_8_cpu_peri0_m1_int_async),    // cpu_peri0_m1_int_master_async
  .prevpayld_cpu_peri0_m1_int_master_async (prevpayld_slave_8_cpu_peri0_m1_int_async),    // cpu_peri0_m1_int_master_async
  .haddr_cpu_peri1_m2   (haddr_cpu_peri1_m2),    // cpu_peri1_m2
  .hburst_cpu_peri1_m2  (hburst_cpu_peri1_m2),    // cpu_peri1_m2
  .hprot_cpu_peri1_m2   (hprot_cpu_peri1_m2),    // cpu_peri1_m2
  .hsize_cpu_peri1_m2   (hsize_cpu_peri1_m2),    // cpu_peri1_m2
  .htrans_cpu_peri1_m2  (htrans_cpu_peri1_m2),    // cpu_peri1_m2
  .hwdata_cpu_peri1_m2  (hwdata_cpu_peri1_m2),    // cpu_peri1_m2
  .hwrite_cpu_peri1_m2  (hwrite_cpu_peri1_m2),    // cpu_peri1_m2
  .hrdata_cpu_peri1_m2  (hrdata_cpu_peri1_m2),    // cpu_peri1_m2
  .hresp_cpu_peri1_m2   (hresp_cpu_peri1_m2),    // cpu_peri1_m2
  .hready_cpu_peri1_m2  (hready_cpu_peri1_m2),    // cpu_peri1_m2
  .pack_cpu_peri1_m2_ib_apb_int_async (pack_cpu_peri1_m2_ib_apb_int_async),    // cpu_peri1_m2_ib_apb_int_async
  .preq_cpu_peri1_m2_ib_apb_int_async (preq_cpu_peri1_m2_ib_apb_int_async),    // cpu_peri1_m2_ib_apb_int_async
  .pfwdpayld_cpu_peri1_m2_ib_apb_int_async (pfwdpayld_cpu_peri1_m2_ib_apb_int_async),    // cpu_peri1_m2_ib_apb_int_async
  .prevpayld_cpu_peri1_m2_ib_apb_int_async (prevpayld_cpu_peri1_m2_ib_apb_int_async),    // cpu_peri1_m2_ib_apb_int_async
  .a_data_cpu_peri1_m2_ib_int_async (a_data_cpu_peri1_m2_ib_int_async),    // cpu_peri1_m2_ib_int_async
  .a_wpntr_gry_cpu_peri1_m2_ib_int_async (a_wpntr_gry_cpu_peri1_m2_ib_int_async),    // cpu_peri1_m2_ib_int_async
  .a_rpntr_bin_cpu_peri1_m2_ib_int_async (a_rpntr_bin_cpu_peri1_m2_ib_int_async),    // cpu_peri1_m2_ib_int_async
  .a_rpntr_gry_cpu_peri1_m2_ib_int_async (a_rpntr_gry_cpu_peri1_m2_ib_int_async),    // cpu_peri1_m2_ib_int_async
  .w_data_cpu_peri1_m2_ib_int_async (w_data_cpu_peri1_m2_ib_int_async),    // cpu_peri1_m2_ib_int_async
  .w_wpntr_gry_cpu_peri1_m2_ib_int_async (w_wpntr_gry_cpu_peri1_m2_ib_int_async),    // cpu_peri1_m2_ib_int_async
  .w_rpntr_bin_cpu_peri1_m2_ib_int_async (w_rpntr_bin_cpu_peri1_m2_ib_int_async),    // cpu_peri1_m2_ib_int_async
  .w_rpntr_gry_cpu_peri1_m2_ib_int_async (w_rpntr_gry_cpu_peri1_m2_ib_int_async),    // cpu_peri1_m2_ib_int_async
  .d_data_cpu_peri1_m2_ib_int_async (d_data_cpu_peri1_m2_ib_int_async),    // cpu_peri1_m2_ib_int_async
  .d_wpntr_gry_cpu_peri1_m2_ib_int_async (d_wpntr_gry_cpu_peri1_m2_ib_int_async),    // cpu_peri1_m2_ib_int_async
  .d_rpntr_bin_cpu_peri1_m2_ib_int_async (d_rpntr_bin_cpu_peri1_m2_ib_int_async),    // cpu_peri1_m2_ib_int_async
  .d_rpntr_gry_cpu_peri1_m2_ib_int_async (d_rpntr_gry_cpu_peri1_m2_ib_int_async),    // cpu_peri1_m2_ib_int_async
  .i_cpu_periclk        (i_cpu_periclk),    // sfmc_auto_m3
  .i_cpu_periresetn     (i_cpu_periresetn),    // sfmc_auto_m3
  .haddr_sfmc_auto_m3   (haddr_sfmc_auto_m3),    // sfmc_auto_m3
  .hburst_sfmc_auto_m3  (hburst_sfmc_auto_m3),    // sfmc_auto_m3
  .hprot_sfmc_auto_m3   (hprot_sfmc_auto_m3),    // sfmc_auto_m3
  .hsize_sfmc_auto_m3   (hsize_sfmc_auto_m3),    // sfmc_auto_m3
  .htrans_sfmc_auto_m3  (htrans_sfmc_auto_m3),    // sfmc_auto_m3
  .hwdata_sfmc_auto_m3  (hwdata_sfmc_auto_m3),    // sfmc_auto_m3
  .hwrite_sfmc_auto_m3  (hwrite_sfmc_auto_m3),    // sfmc_auto_m3
  .hrdata_sfmc_auto_m3  (hrdata_sfmc_auto_m3),    // sfmc_auto_m3
  .hresp_sfmc_auto_m3   (hresp_sfmc_auto_m3),    // sfmc_auto_m3
  .hready_sfmc_auto_m3  (hready_sfmc_auto_m3),    // sfmc_auto_m3
  .pack_sfmc_auto_m3_ib_apb_int_async (pack_sfmc_auto_m3_ib_apb_int_async),    // sfmc_auto_m3_ib_apb_int_async
  .preq_sfmc_auto_m3_ib_apb_int_async (preq_sfmc_auto_m3_ib_apb_int_async),    // sfmc_auto_m3_ib_apb_int_async
  .pfwdpayld_sfmc_auto_m3_ib_apb_int_async (pfwdpayld_sfmc_auto_m3_ib_apb_int_async),    // sfmc_auto_m3_ib_apb_int_async
  .prevpayld_sfmc_auto_m3_ib_apb_int_async (prevpayld_sfmc_auto_m3_ib_apb_int_async),    // sfmc_auto_m3_ib_apb_int_async
  .a_data_sfmc_auto_m3_ib_int_async (a_data_sfmc_auto_m3_ib_int_async),    // sfmc_auto_m3_ib_int_async
  .a_wpntr_gry_sfmc_auto_m3_ib_int_async (a_wpntr_gry_sfmc_auto_m3_ib_int_async),    // sfmc_auto_m3_ib_int_async
  .a_rpntr_bin_sfmc_auto_m3_ib_int_async (a_rpntr_bin_sfmc_auto_m3_ib_int_async),    // sfmc_auto_m3_ib_int_async
  .a_rpntr_gry_sfmc_auto_m3_ib_int_async (a_rpntr_gry_sfmc_auto_m3_ib_int_async),    // sfmc_auto_m3_ib_int_async
  .w_data_sfmc_auto_m3_ib_int_async (w_data_sfmc_auto_m3_ib_int_async),    // sfmc_auto_m3_ib_int_async
  .w_wpntr_gry_sfmc_auto_m3_ib_int_async (w_wpntr_gry_sfmc_auto_m3_ib_int_async),    // sfmc_auto_m3_ib_int_async
  .w_rpntr_bin_sfmc_auto_m3_ib_int_async (w_rpntr_bin_sfmc_auto_m3_ib_int_async),    // sfmc_auto_m3_ib_int_async
  .w_rpntr_gry_sfmc_auto_m3_ib_int_async (w_rpntr_gry_sfmc_auto_m3_ib_int_async),    // sfmc_auto_m3_ib_int_async
  .d_data_sfmc_auto_m3_ib_int_async (d_data_sfmc_auto_m3_ib_int_async),    // sfmc_auto_m3_ib_int_async
  .d_wpntr_gry_sfmc_auto_m3_ib_int_async (d_wpntr_gry_sfmc_auto_m3_ib_int_async),    // sfmc_auto_m3_ib_int_async
  .d_rpntr_bin_sfmc_auto_m3_ib_int_async (d_rpntr_bin_sfmc_auto_m3_ib_int_async),    // sfmc_auto_m3_ib_int_async
  .d_rpntr_gry_sfmc_auto_m3_ib_int_async (d_rpntr_gry_sfmc_auto_m3_ib_int_async)    // sfmc_auto_m3_ib_int_async
);


nic400_cd_i_main_system_cpu_bus_r0p06     u_cd_i_main_system (
  .i_main_systemclk     (i_main_systemclk),    // main_peri_m4
  .i_main_systemresetn  (i_main_systemresetn),    // main_peri_m4
  .paddr_main_peri_m4   (paddr_main_peri_m4),    // main_peri_m4
  .pselx_main_peri_m4   (pselx_main_peri_m4),    // main_peri_m4
  .penable_main_peri_m4 (penable_main_peri_m4),    // main_peri_m4
  .pwrite_main_peri_m4  (pwrite_main_peri_m4),    // main_peri_m4
  .prdata_main_peri_m4  (prdata_main_peri_m4),    // main_peri_m4
  .pwdata_main_peri_m4  (pwdata_main_peri_m4),    // main_peri_m4
  .pready_main_peri_m4  (pready_main_peri_m4),    // main_peri_m4
  .pslverr_main_peri_m4 (pslverr_main_peri_m4),    // main_peri_m4
  .i_main_systemclken   (i_main_systemclken),    // main_peri_m4
  .pack_slave_9_ib_apb_int_async (pack_slave_9_ib_apb_int_async),    // slave_9_ib_apb_int_async
  .preq_slave_9_ib_apb_int_async (preq_slave_9_ib_apb_int_async),    // slave_9_ib_apb_int_async
  .pfwdpayld_slave_9_ib_apb_int_async (pfwdpayld_slave_9_ib_apb_int_async),    // slave_9_ib_apb_int_async
  .prevpayld_slave_9_ib_apb_int_async (prevpayld_slave_9_ib_apb_int_async),    // slave_9_ib_apb_int_async
  .a_data_slave_9_ib_int_async (a_data_slave_9_ib_int_async),    // slave_9_ib_int_async
  .a_wpntr_gry_slave_9_ib_int_async (a_wpntr_gry_slave_9_ib_int_async),    // slave_9_ib_int_async
  .a_rpntr_bin_slave_9_ib_int_async (a_rpntr_bin_slave_9_ib_int_async),    // slave_9_ib_int_async
  .a_rpntr_gry_slave_9_ib_int_async (a_rpntr_gry_slave_9_ib_int_async),    // slave_9_ib_int_async
  .w_data_slave_9_ib_int_async (w_data_slave_9_ib_int_async),    // slave_9_ib_int_async
  .w_wpntr_gry_slave_9_ib_int_async (w_wpntr_gry_slave_9_ib_int_async),    // slave_9_ib_int_async
  .w_rpntr_bin_slave_9_ib_int_async (w_rpntr_bin_slave_9_ib_int_async),    // slave_9_ib_int_async
  .w_rpntr_gry_slave_9_ib_int_async (w_rpntr_gry_slave_9_ib_int_async),    // slave_9_ib_int_async
  .d_data_slave_9_ib_int_async (d_data_slave_9_ib_int_async),    // slave_9_ib_int_async
  .d_wpntr_gry_slave_9_ib_int_async (d_wpntr_gry_slave_9_ib_int_async),    // slave_9_ib_int_async
  .d_rpntr_bin_slave_9_ib_int_async (d_rpntr_bin_slave_9_ib_int_async),    // slave_9_ib_int_async
  .d_rpntr_gry_slave_9_ib_int_async (d_rpntr_gry_slave_9_ib_int_async)    // slave_9_ib_int_async
);


nic400_cd_main_cpu_bus_r0p06     u_cd_main (
  .paddr_cpu2main_m6_ib_apb (paddr_cpu2main_m6_ib_apb),    // cpu2main_m6_ib_apb
  .pselx_cpu2main_m6_ib_apb (pselx_cpu2main_m6_ib_apb),    // cpu2main_m6_ib_apb
  .penable_cpu2main_m6_ib_apb (penable_cpu2main_m6_ib_apb),    // cpu2main_m6_ib_apb
  .pwrite_cpu2main_m6_ib_apb (pwrite_cpu2main_m6_ib_apb),    // cpu2main_m6_ib_apb
  .prdata_cpu2main_m6_ib_apb (prdata_cpu2main_m6_ib_apb),    // cpu2main_m6_ib_apb
  .pwdata_cpu2main_m6_ib_apb (pwdata_cpu2main_m6_ib_apb),    // cpu2main_m6_ib_apb
  .pready_cpu2main_m6_ib_apb (pready_cpu2main_m6_ib_apb),    // cpu2main_m6_ib_apb
  .pslverr_cpu2main_m6_ib_apb (pslverr_cpu2main_m6_ib_apb),    // cpu2main_m6_ib_apb
  .pack_cpu2main_m6_ib_apb_int_async (pack_cpu2main_m6_ib_apb_int_async),    // cpu2main_m6_ib_apb_int_async
  .preq_cpu2main_m6_ib_apb_int_async (preq_cpu2main_m6_ib_apb_int_async),    // cpu2main_m6_ib_apb_int_async
  .pfwdpayld_cpu2main_m6_ib_apb_int_async (pfwdpayld_cpu2main_m6_ib_apb_int_async),    // cpu2main_m6_ib_apb_int_async
  .prevpayld_cpu2main_m6_ib_apb_int_async (prevpayld_cpu2main_m6_ib_apb_int_async),    // cpu2main_m6_ib_apb_int_async
  .aw_data_cpu2main_m6_ib_int_async (aw_data_cpu2main_m6_ib_int_async),    // cpu2main_m6_ib_int_async
  .aw_wpntr_gry_cpu2main_m6_ib_int_async (aw_wpntr_gry_cpu2main_m6_ib_int_async),    // cpu2main_m6_ib_int_async
  .aw_rpntr_bin_cpu2main_m6_ib_int_async (aw_rpntr_bin_cpu2main_m6_ib_int_async),    // cpu2main_m6_ib_int_async
  .aw_rpntr_gry_cpu2main_m6_ib_int_async (aw_rpntr_gry_cpu2main_m6_ib_int_async),    // cpu2main_m6_ib_int_async
  .ar_data_cpu2main_m6_ib_int_async (ar_data_cpu2main_m6_ib_int_async),    // cpu2main_m6_ib_int_async
  .ar_wpntr_gry_cpu2main_m6_ib_int_async (ar_wpntr_gry_cpu2main_m6_ib_int_async),    // cpu2main_m6_ib_int_async
  .ar_rpntr_bin_cpu2main_m6_ib_int_async (ar_rpntr_bin_cpu2main_m6_ib_int_async),    // cpu2main_m6_ib_int_async
  .ar_rpntr_gry_cpu2main_m6_ib_int_async (ar_rpntr_gry_cpu2main_m6_ib_int_async),    // cpu2main_m6_ib_int_async
  .w_data_cpu2main_m6_ib_int_async (w_data_cpu2main_m6_ib_int_async),    // cpu2main_m6_ib_int_async
  .w_wpntr_gry_cpu2main_m6_ib_int_async (w_wpntr_gry_cpu2main_m6_ib_int_async),    // cpu2main_m6_ib_int_async
  .w_rpntr_bin_cpu2main_m6_ib_int_async (w_rpntr_bin_cpu2main_m6_ib_int_async),    // cpu2main_m6_ib_int_async
  .w_rpntr_gry_cpu2main_m6_ib_int_async (w_rpntr_gry_cpu2main_m6_ib_int_async),    // cpu2main_m6_ib_int_async
  .r_data_cpu2main_m6_ib_int_async (r_data_cpu2main_m6_ib_int_async),    // cpu2main_m6_ib_int_async
  .r_wpntr_gry_cpu2main_m6_ib_int_async (r_wpntr_gry_cpu2main_m6_ib_int_async),    // cpu2main_m6_ib_int_async
  .r_rpntr_bin_cpu2main_m6_ib_int_async (r_rpntr_bin_cpu2main_m6_ib_int_async),    // cpu2main_m6_ib_int_async
  .r_rpntr_gry_cpu2main_m6_ib_int_async (r_rpntr_gry_cpu2main_m6_ib_int_async),    // cpu2main_m6_ib_int_async
  .b_data_cpu2main_m6_ib_int_async (b_data_cpu2main_m6_ib_int_async),    // cpu2main_m6_ib_int_async
  .b_wpntr_gry_cpu2main_m6_ib_int_async (b_wpntr_gry_cpu2main_m6_ib_int_async),    // cpu2main_m6_ib_int_async
  .b_rpntr_bin_cpu2main_m6_ib_int_async (b_rpntr_bin_cpu2main_m6_ib_int_async),    // cpu2main_m6_ib_int_async
  .b_rpntr_gry_cpu2main_m6_ib_int_async (b_rpntr_gry_cpu2main_m6_ib_int_async),    // cpu2main_m6_ib_int_async
  .paddr_cpu2mat_m0_ib_apb (paddr_cpu2mat_m0_ib_apb),    // cpu2mat_m0_ib_apb
  .pselx_cpu2mat_m0_ib_apb (pselx_cpu2mat_m0_ib_apb),    // cpu2mat_m0_ib_apb
  .penable_cpu2mat_m0_ib_apb (penable_cpu2mat_m0_ib_apb),    // cpu2mat_m0_ib_apb
  .pwrite_cpu2mat_m0_ib_apb (pwrite_cpu2mat_m0_ib_apb),    // cpu2mat_m0_ib_apb
  .prdata_cpu2mat_m0_ib_apb (prdata_cpu2mat_m0_ib_apb),    // cpu2mat_m0_ib_apb
  .pwdata_cpu2mat_m0_ib_apb (pwdata_cpu2mat_m0_ib_apb),    // cpu2mat_m0_ib_apb
  .pready_cpu2mat_m0_ib_apb (pready_cpu2mat_m0_ib_apb),    // cpu2mat_m0_ib_apb
  .pslverr_cpu2mat_m0_ib_apb (pslverr_cpu2mat_m0_ib_apb),    // cpu2mat_m0_ib_apb
  .pack_cpu2mat_m0_ib_apb_int (pack_cpu2mat_m0_ib_apb_int),    // cpu2mat_m0_ib_apb_int
  .preq_cpu2mat_m0_ib_apb_int (preq_cpu2mat_m0_ib_apb_int),    // cpu2mat_m0_ib_apb_int
  .pfwdpayld_cpu2mat_m0_ib_apb_int (pfwdpayld_cpu2mat_m0_ib_apb_int),    // cpu2mat_m0_ib_apb_int
  .prevpayld_cpu2mat_m0_ib_apb_int (prevpayld_cpu2mat_m0_ib_apb_int),    // cpu2mat_m0_ib_apb_int
  .a_data_cpu2mat_m0_ib_int (a_data_cpu2mat_m0_ib_int),    // cpu2mat_m0_ib_int
  .a_valid_cpu2mat_m0_ib_int (a_valid_cpu2mat_m0_ib_int),    // cpu2mat_m0_ib_int
  .a_ready_cpu2mat_m0_ib_int (a_ready_cpu2mat_m0_ib_int),    // cpu2mat_m0_ib_int
  .w_data_cpu2mat_m0_ib_int (w_data_cpu2mat_m0_ib_int),    // cpu2mat_m0_ib_int
  .w_valid_cpu2mat_m0_ib_int (w_valid_cpu2mat_m0_ib_int),    // cpu2mat_m0_ib_int
  .w_ready_cpu2mat_m0_ib_int (w_ready_cpu2mat_m0_ib_int),    // cpu2mat_m0_ib_int
  .d_data_cpu2mat_m0_ib_int (d_data_cpu2mat_m0_ib_int),    // cpu2mat_m0_ib_int
  .d_valid_cpu2mat_m0_ib_int (d_valid_cpu2mat_m0_ib_int),    // cpu2mat_m0_ib_int
  .d_ready_cpu2mat_m0_ib_int (d_ready_cpu2mat_m0_ib_int),    // cpu2mat_m0_ib_int
  .paddr_cpu2peri_m7_ib_apb (paddr_cpu2peri_m7_ib_apb),    // cpu2peri_m7_ib_apb
  .pselx_cpu2peri_m7_ib_apb (pselx_cpu2peri_m7_ib_apb),    // cpu2peri_m7_ib_apb
  .penable_cpu2peri_m7_ib_apb (penable_cpu2peri_m7_ib_apb),    // cpu2peri_m7_ib_apb
  .pwrite_cpu2peri_m7_ib_apb (pwrite_cpu2peri_m7_ib_apb),    // cpu2peri_m7_ib_apb
  .prdata_cpu2peri_m7_ib_apb (prdata_cpu2peri_m7_ib_apb),    // cpu2peri_m7_ib_apb
  .pwdata_cpu2peri_m7_ib_apb (pwdata_cpu2peri_m7_ib_apb),    // cpu2peri_m7_ib_apb
  .pready_cpu2peri_m7_ib_apb (pready_cpu2peri_m7_ib_apb),    // cpu2peri_m7_ib_apb
  .pslverr_cpu2peri_m7_ib_apb (pslverr_cpu2peri_m7_ib_apb),    // cpu2peri_m7_ib_apb
  .pack_cpu2peri_m7_ib_apb_int_async (pack_cpu2peri_m7_ib_apb_int_async),    // cpu2peri_m7_ib_apb_int_async
  .preq_cpu2peri_m7_ib_apb_int_async (preq_cpu2peri_m7_ib_apb_int_async),    // cpu2peri_m7_ib_apb_int_async
  .pfwdpayld_cpu2peri_m7_ib_apb_int_async (pfwdpayld_cpu2peri_m7_ib_apb_int_async),    // cpu2peri_m7_ib_apb_int_async
  .prevpayld_cpu2peri_m7_ib_apb_int_async (prevpayld_cpu2peri_m7_ib_apb_int_async),    // cpu2peri_m7_ib_apb_int_async
  .aw_data_cpu2peri_m7_ib_int_async (aw_data_cpu2peri_m7_ib_int_async),    // cpu2peri_m7_ib_int_async
  .aw_wpntr_gry_cpu2peri_m7_ib_int_async (aw_wpntr_gry_cpu2peri_m7_ib_int_async),    // cpu2peri_m7_ib_int_async
  .aw_rpntr_bin_cpu2peri_m7_ib_int_async (aw_rpntr_bin_cpu2peri_m7_ib_int_async),    // cpu2peri_m7_ib_int_async
  .aw_rpntr_gry_cpu2peri_m7_ib_int_async (aw_rpntr_gry_cpu2peri_m7_ib_int_async),    // cpu2peri_m7_ib_int_async
  .ar_data_cpu2peri_m7_ib_int_async (ar_data_cpu2peri_m7_ib_int_async),    // cpu2peri_m7_ib_int_async
  .ar_wpntr_gry_cpu2peri_m7_ib_int_async (ar_wpntr_gry_cpu2peri_m7_ib_int_async),    // cpu2peri_m7_ib_int_async
  .ar_rpntr_bin_cpu2peri_m7_ib_int_async (ar_rpntr_bin_cpu2peri_m7_ib_int_async),    // cpu2peri_m7_ib_int_async
  .ar_rpntr_gry_cpu2peri_m7_ib_int_async (ar_rpntr_gry_cpu2peri_m7_ib_int_async),    // cpu2peri_m7_ib_int_async
  .w_data_cpu2peri_m7_ib_int_async (w_data_cpu2peri_m7_ib_int_async),    // cpu2peri_m7_ib_int_async
  .w_wpntr_gry_cpu2peri_m7_ib_int_async (w_wpntr_gry_cpu2peri_m7_ib_int_async),    // cpu2peri_m7_ib_int_async
  .w_rpntr_bin_cpu2peri_m7_ib_int_async (w_rpntr_bin_cpu2peri_m7_ib_int_async),    // cpu2peri_m7_ib_int_async
  .w_rpntr_gry_cpu2peri_m7_ib_int_async (w_rpntr_gry_cpu2peri_m7_ib_int_async),    // cpu2peri_m7_ib_int_async
  .r_data_cpu2peri_m7_ib_int_async (r_data_cpu2peri_m7_ib_int_async),    // cpu2peri_m7_ib_int_async
  .r_wpntr_gry_cpu2peri_m7_ib_int_async (r_wpntr_gry_cpu2peri_m7_ib_int_async),    // cpu2peri_m7_ib_int_async
  .r_rpntr_bin_cpu2peri_m7_ib_int_async (r_rpntr_bin_cpu2peri_m7_ib_int_async),    // cpu2peri_m7_ib_int_async
  .r_rpntr_gry_cpu2peri_m7_ib_int_async (r_rpntr_gry_cpu2peri_m7_ib_int_async),    // cpu2peri_m7_ib_int_async
  .b_data_cpu2peri_m7_ib_int_async (b_data_cpu2peri_m7_ib_int_async),    // cpu2peri_m7_ib_int_async
  .b_wpntr_gry_cpu2peri_m7_ib_int_async (b_wpntr_gry_cpu2peri_m7_ib_int_async),    // cpu2peri_m7_ib_int_async
  .b_rpntr_bin_cpu2peri_m7_ib_int_async (b_rpntr_bin_cpu2peri_m7_ib_int_async),    // cpu2peri_m7_ib_int_async
  .b_rpntr_gry_cpu2peri_m7_ib_int_async (b_rpntr_gry_cpu2peri_m7_ib_int_async),    // cpu2peri_m7_ib_int_async
  .a_data_cpu_gpv_ib1_int (a_data_cpu_gpv_ib1_int),    // cpu_gpv_ib1_int
  .a_valid_cpu_gpv_ib1_int (a_valid_cpu_gpv_ib1_int),    // cpu_gpv_ib1_int
  .a_ready_cpu_gpv_ib1_int (a_ready_cpu_gpv_ib1_int),    // cpu_gpv_ib1_int
  .w_data_cpu_gpv_ib1_int (w_data_cpu_gpv_ib1_int),    // cpu_gpv_ib1_int
  .w_valid_cpu_gpv_ib1_int (w_valid_cpu_gpv_ib1_int),    // cpu_gpv_ib1_int
  .w_ready_cpu_gpv_ib1_int (w_ready_cpu_gpv_ib1_int),    // cpu_gpv_ib1_int
  .d_data_cpu_gpv_ib1_int (d_data_cpu_gpv_ib1_int),    // cpu_gpv_ib1_int
  .d_valid_cpu_gpv_ib1_int (d_valid_cpu_gpv_ib1_int),    // cpu_gpv_ib1_int
  .d_ready_cpu_gpv_ib1_int (d_ready_cpu_gpv_ib1_int),    // cpu_gpv_ib1_int
  .paddr_cpu_peri1_m2_ib_apb (paddr_cpu_peri1_m2_ib_apb),    // cpu_peri1_m2_ib_apb
  .pselx_cpu_peri1_m2_ib_apb (pselx_cpu_peri1_m2_ib_apb),    // cpu_peri1_m2_ib_apb
  .penable_cpu_peri1_m2_ib_apb (penable_cpu_peri1_m2_ib_apb),    // cpu_peri1_m2_ib_apb
  .pwrite_cpu_peri1_m2_ib_apb (pwrite_cpu_peri1_m2_ib_apb),    // cpu_peri1_m2_ib_apb
  .prdata_cpu_peri1_m2_ib_apb (prdata_cpu_peri1_m2_ib_apb),    // cpu_peri1_m2_ib_apb
  .pwdata_cpu_peri1_m2_ib_apb (pwdata_cpu_peri1_m2_ib_apb),    // cpu_peri1_m2_ib_apb
  .pready_cpu_peri1_m2_ib_apb (pready_cpu_peri1_m2_ib_apb),    // cpu_peri1_m2_ib_apb
  .pslverr_cpu_peri1_m2_ib_apb (pslverr_cpu_peri1_m2_ib_apb),    // cpu_peri1_m2_ib_apb
  .pack_cpu_peri1_m2_ib_apb_int_async (pack_cpu_peri1_m2_ib_apb_int_async),    // cpu_peri1_m2_ib_apb_int_async
  .preq_cpu_peri1_m2_ib_apb_int_async (preq_cpu_peri1_m2_ib_apb_int_async),    // cpu_peri1_m2_ib_apb_int_async
  .pfwdpayld_cpu_peri1_m2_ib_apb_int_async (pfwdpayld_cpu_peri1_m2_ib_apb_int_async),    // cpu_peri1_m2_ib_apb_int_async
  .prevpayld_cpu_peri1_m2_ib_apb_int_async (prevpayld_cpu_peri1_m2_ib_apb_int_async),    // cpu_peri1_m2_ib_apb_int_async
  .a_data_cpu_peri1_m2_ib_int_async (a_data_cpu_peri1_m2_ib_int_async),    // cpu_peri1_m2_ib_int_async
  .a_wpntr_gry_cpu_peri1_m2_ib_int_async (a_wpntr_gry_cpu_peri1_m2_ib_int_async),    // cpu_peri1_m2_ib_int_async
  .a_rpntr_bin_cpu_peri1_m2_ib_int_async (a_rpntr_bin_cpu_peri1_m2_ib_int_async),    // cpu_peri1_m2_ib_int_async
  .a_rpntr_gry_cpu_peri1_m2_ib_int_async (a_rpntr_gry_cpu_peri1_m2_ib_int_async),    // cpu_peri1_m2_ib_int_async
  .w_data_cpu_peri1_m2_ib_int_async (w_data_cpu_peri1_m2_ib_int_async),    // cpu_peri1_m2_ib_int_async
  .w_wpntr_gry_cpu_peri1_m2_ib_int_async (w_wpntr_gry_cpu_peri1_m2_ib_int_async),    // cpu_peri1_m2_ib_int_async
  .w_rpntr_bin_cpu_peri1_m2_ib_int_async (w_rpntr_bin_cpu_peri1_m2_ib_int_async),    // cpu_peri1_m2_ib_int_async
  .w_rpntr_gry_cpu_peri1_m2_ib_int_async (w_rpntr_gry_cpu_peri1_m2_ib_int_async),    // cpu_peri1_m2_ib_int_async
  .d_data_cpu_peri1_m2_ib_int_async (d_data_cpu_peri1_m2_ib_int_async),    // cpu_peri1_m2_ib_int_async
  .d_wpntr_gry_cpu_peri1_m2_ib_int_async (d_wpntr_gry_cpu_peri1_m2_ib_int_async),    // cpu_peri1_m2_ib_int_async
  .d_rpntr_bin_cpu_peri1_m2_ib_int_async (d_rpntr_bin_cpu_peri1_m2_ib_int_async),    // cpu_peri1_m2_ib_int_async
  .d_rpntr_gry_cpu_peri1_m2_ib_int_async (d_rpntr_gry_cpu_peri1_m2_ib_int_async),    // cpu_peri1_m2_ib_int_async
  .paddr_dma330_s1_ib_apb (paddr_dma330_s1_ib_apb),    // dma330_s1_ib_apb
  .pselx_dma330_s1_ib_apb (pselx_dma330_s1_ib_apb),    // dma330_s1_ib_apb
  .penable_dma330_s1_ib_apb (penable_dma330_s1_ib_apb),    // dma330_s1_ib_apb
  .pwrite_dma330_s1_ib_apb (pwrite_dma330_s1_ib_apb),    // dma330_s1_ib_apb
  .prdata_dma330_s1_ib_apb (prdata_dma330_s1_ib_apb),    // dma330_s1_ib_apb
  .pwdata_dma330_s1_ib_apb (pwdata_dma330_s1_ib_apb),    // dma330_s1_ib_apb
  .pready_dma330_s1_ib_apb (pready_dma330_s1_ib_apb),    // dma330_s1_ib_apb
  .pslverr_dma330_s1_ib_apb (pslverr_dma330_s1_ib_apb),    // dma330_s1_ib_apb
  .pack_dma330_s1_ib_apb_int (pack_dma330_s1_ib_apb_int),    // dma330_s1_ib_apb_int
  .preq_dma330_s1_ib_apb_int (preq_dma330_s1_ib_apb_int),    // dma330_s1_ib_apb_int
  .pfwdpayld_dma330_s1_ib_apb_int (pfwdpayld_dma330_s1_ib_apb_int),    // dma330_s1_ib_apb_int
  .prevpayld_dma330_s1_ib_apb_int (prevpayld_dma330_s1_ib_apb_int),    // dma330_s1_ib_apb_int
  .aw_data_dma330_s1_ib_int (aw_data_dma330_s1_ib_int),    // dma330_s1_ib_int
  .aw_valid_dma330_s1_ib_int (aw_valid_dma330_s1_ib_int),    // dma330_s1_ib_int
  .aw_ready_dma330_s1_ib_int (aw_ready_dma330_s1_ib_int),    // dma330_s1_ib_int
  .ar_data_dma330_s1_ib_int (ar_data_dma330_s1_ib_int),    // dma330_s1_ib_int
  .ar_valid_dma330_s1_ib_int (ar_valid_dma330_s1_ib_int),    // dma330_s1_ib_int
  .ar_ready_dma330_s1_ib_int (ar_ready_dma330_s1_ib_int),    // dma330_s1_ib_int
  .w_data_dma330_s1_ib_int (w_data_dma330_s1_ib_int),    // dma330_s1_ib_int
  .w_valid_dma330_s1_ib_int (w_valid_dma330_s1_ib_int),    // dma330_s1_ib_int
  .w_ready_dma330_s1_ib_int (w_ready_dma330_s1_ib_int),    // dma330_s1_ib_int
  .r_data_dma330_s1_ib_int (r_data_dma330_s1_ib_int),    // dma330_s1_ib_int
  .r_valid_dma330_s1_ib_int (r_valid_dma330_s1_ib_int),    // dma330_s1_ib_int
  .r_ready_dma330_s1_ib_int (r_ready_dma330_s1_ib_int),    // dma330_s1_ib_int
  .b_data_dma330_s1_ib_int (b_data_dma330_s1_ib_int),    // dma330_s1_ib_int
  .b_valid_dma330_s1_ib_int (b_valid_dma330_s1_ib_int),    // dma330_s1_ib_int
  .b_ready_dma330_s1_ib_int (b_ready_dma330_s1_ib_int),    // dma330_s1_ib_int
  .paddr_mat2cpu_s0_ib_apb (paddr_mat2cpu_s0_ib_apb),    // mat2cpu_s0_ib_apb
  .pselx_mat2cpu_s0_ib_apb (pselx_mat2cpu_s0_ib_apb),    // mat2cpu_s0_ib_apb
  .penable_mat2cpu_s0_ib_apb (penable_mat2cpu_s0_ib_apb),    // mat2cpu_s0_ib_apb
  .pwrite_mat2cpu_s0_ib_apb (pwrite_mat2cpu_s0_ib_apb),    // mat2cpu_s0_ib_apb
  .prdata_mat2cpu_s0_ib_apb (prdata_mat2cpu_s0_ib_apb),    // mat2cpu_s0_ib_apb
  .pwdata_mat2cpu_s0_ib_apb (pwdata_mat2cpu_s0_ib_apb),    // mat2cpu_s0_ib_apb
  .pready_mat2cpu_s0_ib_apb (pready_mat2cpu_s0_ib_apb),    // mat2cpu_s0_ib_apb
  .pslverr_mat2cpu_s0_ib_apb (pslverr_mat2cpu_s0_ib_apb),    // mat2cpu_s0_ib_apb
  .pack_mat2cpu_s0_ib_apb_int (pack_mat2cpu_s0_ib_apb_int),    // mat2cpu_s0_ib_apb_int
  .preq_mat2cpu_s0_ib_apb_int (preq_mat2cpu_s0_ib_apb_int),    // mat2cpu_s0_ib_apb_int
  .pfwdpayld_mat2cpu_s0_ib_apb_int (pfwdpayld_mat2cpu_s0_ib_apb_int),    // mat2cpu_s0_ib_apb_int
  .prevpayld_mat2cpu_s0_ib_apb_int (prevpayld_mat2cpu_s0_ib_apb_int),    // mat2cpu_s0_ib_apb_int
  .a_data_mat2cpu_s0_ib_int (a_data_mat2cpu_s0_ib_int),    // mat2cpu_s0_ib_int
  .a_valid_mat2cpu_s0_ib_int (a_valid_mat2cpu_s0_ib_int),    // mat2cpu_s0_ib_int
  .a_ready_mat2cpu_s0_ib_int (a_ready_mat2cpu_s0_ib_int),    // mat2cpu_s0_ib_int
  .w_data_mat2cpu_s0_ib_int (w_data_mat2cpu_s0_ib_int),    // mat2cpu_s0_ib_int
  .w_valid_mat2cpu_s0_ib_int (w_valid_mat2cpu_s0_ib_int),    // mat2cpu_s0_ib_int
  .w_ready_mat2cpu_s0_ib_int (w_ready_mat2cpu_s0_ib_int),    // mat2cpu_s0_ib_int
  .d_data_mat2cpu_s0_ib_int (d_data_mat2cpu_s0_ib_int),    // mat2cpu_s0_ib_int
  .d_valid_mat2cpu_s0_ib_int (d_valid_mat2cpu_s0_ib_int),    // mat2cpu_s0_ib_int
  .d_ready_mat2cpu_s0_ib_int (d_ready_mat2cpu_s0_ib_int),    // mat2cpu_s0_ib_int
  .paddr_sfmc_auto_m3_ib_apb (paddr_sfmc_auto_m3_ib_apb),    // sfmc_auto_m3_ib_apb
  .pselx_sfmc_auto_m3_ib_apb (pselx_sfmc_auto_m3_ib_apb),    // sfmc_auto_m3_ib_apb
  .penable_sfmc_auto_m3_ib_apb (penable_sfmc_auto_m3_ib_apb),    // sfmc_auto_m3_ib_apb
  .pwrite_sfmc_auto_m3_ib_apb (pwrite_sfmc_auto_m3_ib_apb),    // sfmc_auto_m3_ib_apb
  .prdata_sfmc_auto_m3_ib_apb (prdata_sfmc_auto_m3_ib_apb),    // sfmc_auto_m3_ib_apb
  .pwdata_sfmc_auto_m3_ib_apb (pwdata_sfmc_auto_m3_ib_apb),    // sfmc_auto_m3_ib_apb
  .pready_sfmc_auto_m3_ib_apb (pready_sfmc_auto_m3_ib_apb),    // sfmc_auto_m3_ib_apb
  .pslverr_sfmc_auto_m3_ib_apb (pslverr_sfmc_auto_m3_ib_apb),    // sfmc_auto_m3_ib_apb
  .pack_sfmc_auto_m3_ib_apb_int_async (pack_sfmc_auto_m3_ib_apb_int_async),    // sfmc_auto_m3_ib_apb_int_async
  .preq_sfmc_auto_m3_ib_apb_int_async (preq_sfmc_auto_m3_ib_apb_int_async),    // sfmc_auto_m3_ib_apb_int_async
  .pfwdpayld_sfmc_auto_m3_ib_apb_int_async (pfwdpayld_sfmc_auto_m3_ib_apb_int_async),    // sfmc_auto_m3_ib_apb_int_async
  .prevpayld_sfmc_auto_m3_ib_apb_int_async (prevpayld_sfmc_auto_m3_ib_apb_int_async),    // sfmc_auto_m3_ib_apb_int_async
  .a_data_sfmc_auto_m3_ib_int_async (a_data_sfmc_auto_m3_ib_int_async),    // sfmc_auto_m3_ib_int_async
  .a_wpntr_gry_sfmc_auto_m3_ib_int_async (a_wpntr_gry_sfmc_auto_m3_ib_int_async),    // sfmc_auto_m3_ib_int_async
  .a_rpntr_bin_sfmc_auto_m3_ib_int_async (a_rpntr_bin_sfmc_auto_m3_ib_int_async),    // sfmc_auto_m3_ib_int_async
  .a_rpntr_gry_sfmc_auto_m3_ib_int_async (a_rpntr_gry_sfmc_auto_m3_ib_int_async),    // sfmc_auto_m3_ib_int_async
  .w_data_sfmc_auto_m3_ib_int_async (w_data_sfmc_auto_m3_ib_int_async),    // sfmc_auto_m3_ib_int_async
  .w_wpntr_gry_sfmc_auto_m3_ib_int_async (w_wpntr_gry_sfmc_auto_m3_ib_int_async),    // sfmc_auto_m3_ib_int_async
  .w_rpntr_bin_sfmc_auto_m3_ib_int_async (w_rpntr_bin_sfmc_auto_m3_ib_int_async),    // sfmc_auto_m3_ib_int_async
  .w_rpntr_gry_sfmc_auto_m3_ib_int_async (w_rpntr_gry_sfmc_auto_m3_ib_int_async),    // sfmc_auto_m3_ib_int_async
  .d_data_sfmc_auto_m3_ib_int_async (d_data_sfmc_auto_m3_ib_int_async),    // sfmc_auto_m3_ib_int_async
  .d_wpntr_gry_sfmc_auto_m3_ib_int_async (d_wpntr_gry_sfmc_auto_m3_ib_int_async),    // sfmc_auto_m3_ib_int_async
  .d_rpntr_bin_sfmc_auto_m3_ib_int_async (d_rpntr_bin_sfmc_auto_m3_ib_int_async),    // sfmc_auto_m3_ib_int_async
  .d_rpntr_gry_sfmc_auto_m3_ib_int_async (d_rpntr_gry_sfmc_auto_m3_ib_int_async),    // sfmc_auto_m3_ib_int_async
  .paddr_slave_10_ib_apb (paddr_slave_10_ib_apb),    // slave_10_ib_apb
  .pselx_slave_10_ib_apb (pselx_slave_10_ib_apb),    // slave_10_ib_apb
  .penable_slave_10_ib_apb (penable_slave_10_ib_apb),    // slave_10_ib_apb
  .pwrite_slave_10_ib_apb (pwrite_slave_10_ib_apb),    // slave_10_ib_apb
  .prdata_slave_10_ib_apb (prdata_slave_10_ib_apb),    // slave_10_ib_apb
  .pwdata_slave_10_ib_apb (pwdata_slave_10_ib_apb),    // slave_10_ib_apb
  .pready_slave_10_ib_apb (pready_slave_10_ib_apb),    // slave_10_ib_apb
  .pslverr_slave_10_ib_apb (pslverr_slave_10_ib_apb),    // slave_10_ib_apb
  .pack_slave_10_ib_apb_int_async (pack_slave_10_ib_apb_int_async),    // slave_10_ib_apb_int_async
  .preq_slave_10_ib_apb_int_async (preq_slave_10_ib_apb_int_async),    // slave_10_ib_apb_int_async
  .pfwdpayld_slave_10_ib_apb_int_async (pfwdpayld_slave_10_ib_apb_int_async),    // slave_10_ib_apb_int_async
  .prevpayld_slave_10_ib_apb_int_async (prevpayld_slave_10_ib_apb_int_async),    // slave_10_ib_apb_int_async
  .a_data_slave_10_ib_int_async (a_data_slave_10_ib_int_async),    // slave_10_ib_int_async
  .a_wpntr_gry_slave_10_ib_int_async (a_wpntr_gry_slave_10_ib_int_async),    // slave_10_ib_int_async
  .a_rpntr_bin_slave_10_ib_int_async (a_rpntr_bin_slave_10_ib_int_async),    // slave_10_ib_int_async
  .a_rpntr_gry_slave_10_ib_int_async (a_rpntr_gry_slave_10_ib_int_async),    // slave_10_ib_int_async
  .w_data_slave_10_ib_int_async (w_data_slave_10_ib_int_async),    // slave_10_ib_int_async
  .w_wpntr_gry_slave_10_ib_int_async (w_wpntr_gry_slave_10_ib_int_async),    // slave_10_ib_int_async
  .w_rpntr_bin_slave_10_ib_int_async (w_rpntr_bin_slave_10_ib_int_async),    // slave_10_ib_int_async
  .w_rpntr_gry_slave_10_ib_int_async (w_rpntr_gry_slave_10_ib_int_async),    // slave_10_ib_int_async
  .d_data_slave_10_ib_int_async (d_data_slave_10_ib_int_async),    // slave_10_ib_int_async
  .d_wpntr_gry_slave_10_ib_int_async (d_wpntr_gry_slave_10_ib_int_async),    // slave_10_ib_int_async
  .d_rpntr_bin_slave_10_ib_int_async (d_rpntr_bin_slave_10_ib_int_async),    // slave_10_ib_int_async
  .d_rpntr_gry_slave_10_ib_int_async (d_rpntr_gry_slave_10_ib_int_async),    // slave_10_ib_int_async
  .paddr_slave_8_ib_apb (paddr_slave_8_ib_apb),    // slave_8_ib_apb
  .pselx_slave_8_ib_apb (pselx_slave_8_ib_apb),    // slave_8_ib_apb
  .penable_slave_8_ib_apb (penable_slave_8_ib_apb),    // slave_8_ib_apb
  .pwrite_slave_8_ib_apb (pwrite_slave_8_ib_apb),    // slave_8_ib_apb
  .prdata_slave_8_ib_apb (prdata_slave_8_ib_apb),    // slave_8_ib_apb
  .pwdata_slave_8_ib_apb (pwdata_slave_8_ib_apb),    // slave_8_ib_apb
  .pready_slave_8_ib_apb (pready_slave_8_ib_apb),    // slave_8_ib_apb
  .pslverr_slave_8_ib_apb (pslverr_slave_8_ib_apb),    // slave_8_ib_apb
  .pack_slave_8_ib_apb_int (pack_slave_8_ib_apb_int),    // slave_8_ib_apb_int
  .preq_slave_8_ib_apb_int (preq_slave_8_ib_apb_int),    // slave_8_ib_apb_int
  .pfwdpayld_slave_8_ib_apb_int (pfwdpayld_slave_8_ib_apb_int),    // slave_8_ib_apb_int
  .prevpayld_slave_8_ib_apb_int (prevpayld_slave_8_ib_apb_int),    // slave_8_ib_apb_int
  .a_data_slave_8_ib_int (a_data_slave_8_ib_int),    // slave_8_ib_int
  .a_valid_slave_8_ib_int (a_valid_slave_8_ib_int),    // slave_8_ib_int
  .a_ready_slave_8_ib_int (a_ready_slave_8_ib_int),    // slave_8_ib_int
  .w_data_slave_8_ib_int (w_data_slave_8_ib_int),    // slave_8_ib_int
  .w_valid_slave_8_ib_int (w_valid_slave_8_ib_int),    // slave_8_ib_int
  .w_ready_slave_8_ib_int (w_ready_slave_8_ib_int),    // slave_8_ib_int
  .d_data_slave_8_ib_int (d_data_slave_8_ib_int),    // slave_8_ib_int
  .d_valid_slave_8_ib_int (d_valid_slave_8_ib_int),    // slave_8_ib_int
  .d_ready_slave_8_ib_int (d_ready_slave_8_ib_int),    // slave_8_ib_int
  .mainclk              (mainclk),    // slave_9_ib_apb
  .mainresetn           (mainresetn),    // slave_9_ib_apb
  .paddr_slave_9_ib_apb (paddr_slave_9_ib_apb),    // slave_9_ib_apb
  .pselx_slave_9_ib_apb (pselx_slave_9_ib_apb),    // slave_9_ib_apb
  .penable_slave_9_ib_apb (penable_slave_9_ib_apb),    // slave_9_ib_apb
  .pwrite_slave_9_ib_apb (pwrite_slave_9_ib_apb),    // slave_9_ib_apb
  .prdata_slave_9_ib_apb (prdata_slave_9_ib_apb),    // slave_9_ib_apb
  .pwdata_slave_9_ib_apb (pwdata_slave_9_ib_apb),    // slave_9_ib_apb
  .pready_slave_9_ib_apb (pready_slave_9_ib_apb),    // slave_9_ib_apb
  .pslverr_slave_9_ib_apb (pslverr_slave_9_ib_apb),    // slave_9_ib_apb
  .pack_slave_9_ib_apb_int_async (pack_slave_9_ib_apb_int_async),    // slave_9_ib_apb_int_async
  .preq_slave_9_ib_apb_int_async (preq_slave_9_ib_apb_int_async),    // slave_9_ib_apb_int_async
  .pfwdpayld_slave_9_ib_apb_int_async (pfwdpayld_slave_9_ib_apb_int_async),    // slave_9_ib_apb_int_async
  .prevpayld_slave_9_ib_apb_int_async (prevpayld_slave_9_ib_apb_int_async),    // slave_9_ib_apb_int_async
  .a_data_slave_9_ib_int_async (a_data_slave_9_ib_int_async),    // slave_9_ib_int_async
  .a_wpntr_gry_slave_9_ib_int_async (a_wpntr_gry_slave_9_ib_int_async),    // slave_9_ib_int_async
  .a_rpntr_bin_slave_9_ib_int_async (a_rpntr_bin_slave_9_ib_int_async),    // slave_9_ib_int_async
  .a_rpntr_gry_slave_9_ib_int_async (a_rpntr_gry_slave_9_ib_int_async),    // slave_9_ib_int_async
  .w_data_slave_9_ib_int_async (w_data_slave_9_ib_int_async),    // slave_9_ib_int_async
  .w_wpntr_gry_slave_9_ib_int_async (w_wpntr_gry_slave_9_ib_int_async),    // slave_9_ib_int_async
  .w_rpntr_bin_slave_9_ib_int_async (w_rpntr_bin_slave_9_ib_int_async),    // slave_9_ib_int_async
  .w_rpntr_gry_slave_9_ib_int_async (w_rpntr_gry_slave_9_ib_int_async),    // slave_9_ib_int_async
  .d_data_slave_9_ib_int_async (d_data_slave_9_ib_int_async),    // slave_9_ib_int_async
  .d_wpntr_gry_slave_9_ib_int_async (d_wpntr_gry_slave_9_ib_int_async),    // slave_9_ib_int_async
  .d_rpntr_bin_slave_9_ib_int_async (d_rpntr_bin_slave_9_ib_int_async),    // slave_9_ib_int_async
  .d_rpntr_gry_slave_9_ib_int_async (d_rpntr_gry_slave_9_ib_int_async)    // slave_9_ib_int_async
);


nic400_cd_main_r_cpu_bus_r0p06     u_r_cd_main (
  .paddr_cpu2main_m6_ib_apb (paddr_cpu2main_m6_ib_apb),    // cpu2main_m6_ib_apb
  .pselx_cpu2main_m6_ib_apb (pselx_cpu2main_m6_ib_apb),    // cpu2main_m6_ib_apb
  .penable_cpu2main_m6_ib_apb (penable_cpu2main_m6_ib_apb),    // cpu2main_m6_ib_apb
  .pwrite_cpu2main_m6_ib_apb (pwrite_cpu2main_m6_ib_apb),    // cpu2main_m6_ib_apb
  .prdata_cpu2main_m6_ib_apb (prdata_cpu2main_m6_ib_apb),    // cpu2main_m6_ib_apb
  .pwdata_cpu2main_m6_ib_apb (pwdata_cpu2main_m6_ib_apb),    // cpu2main_m6_ib_apb
  .pready_cpu2main_m6_ib_apb (pready_cpu2main_m6_ib_apb),    // cpu2main_m6_ib_apb
  .pslverr_cpu2main_m6_ib_apb (pslverr_cpu2main_m6_ib_apb),    // cpu2main_m6_ib_apb
  .paddr_cpu2mat_m0_ib_apb (paddr_cpu2mat_m0_ib_apb),    // cpu2mat_m0_ib_apb
  .pselx_cpu2mat_m0_ib_apb (pselx_cpu2mat_m0_ib_apb),    // cpu2mat_m0_ib_apb
  .penable_cpu2mat_m0_ib_apb (penable_cpu2mat_m0_ib_apb),    // cpu2mat_m0_ib_apb
  .pwrite_cpu2mat_m0_ib_apb (pwrite_cpu2mat_m0_ib_apb),    // cpu2mat_m0_ib_apb
  .prdata_cpu2mat_m0_ib_apb (prdata_cpu2mat_m0_ib_apb),    // cpu2mat_m0_ib_apb
  .pwdata_cpu2mat_m0_ib_apb (pwdata_cpu2mat_m0_ib_apb),    // cpu2mat_m0_ib_apb
  .pready_cpu2mat_m0_ib_apb (pready_cpu2mat_m0_ib_apb),    // cpu2mat_m0_ib_apb
  .pslverr_cpu2mat_m0_ib_apb (pslverr_cpu2mat_m0_ib_apb),    // cpu2mat_m0_ib_apb
  .paddr_cpu2peri_m7_ib_apb (paddr_cpu2peri_m7_ib_apb),    // cpu2peri_m7_ib_apb
  .pselx_cpu2peri_m7_ib_apb (pselx_cpu2peri_m7_ib_apb),    // cpu2peri_m7_ib_apb
  .penable_cpu2peri_m7_ib_apb (penable_cpu2peri_m7_ib_apb),    // cpu2peri_m7_ib_apb
  .pwrite_cpu2peri_m7_ib_apb (pwrite_cpu2peri_m7_ib_apb),    // cpu2peri_m7_ib_apb
  .prdata_cpu2peri_m7_ib_apb (prdata_cpu2peri_m7_ib_apb),    // cpu2peri_m7_ib_apb
  .pwdata_cpu2peri_m7_ib_apb (pwdata_cpu2peri_m7_ib_apb),    // cpu2peri_m7_ib_apb
  .pready_cpu2peri_m7_ib_apb (pready_cpu2peri_m7_ib_apb),    // cpu2peri_m7_ib_apb
  .pslverr_cpu2peri_m7_ib_apb (pslverr_cpu2peri_m7_ib_apb),    // cpu2peri_m7_ib_apb
  .a_data_cpu_gpv_ib1_int (a_data_cpu_gpv_ib1_int),    // cpu_gpv_ib1_int
  .a_valid_cpu_gpv_ib1_int (a_valid_cpu_gpv_ib1_int),    // cpu_gpv_ib1_int
  .a_ready_cpu_gpv_ib1_int (a_ready_cpu_gpv_ib1_int),    // cpu_gpv_ib1_int
  .w_data_cpu_gpv_ib1_int (w_data_cpu_gpv_ib1_int),    // cpu_gpv_ib1_int
  .w_valid_cpu_gpv_ib1_int (w_valid_cpu_gpv_ib1_int),    // cpu_gpv_ib1_int
  .w_ready_cpu_gpv_ib1_int (w_ready_cpu_gpv_ib1_int),    // cpu_gpv_ib1_int
  .d_data_cpu_gpv_ib1_int (d_data_cpu_gpv_ib1_int),    // cpu_gpv_ib1_int
  .d_valid_cpu_gpv_ib1_int (d_valid_cpu_gpv_ib1_int),    // cpu_gpv_ib1_int
  .d_ready_cpu_gpv_ib1_int (d_ready_cpu_gpv_ib1_int),    // cpu_gpv_ib1_int
  .paddr_cpu_peri1_m2_ib_apb (paddr_cpu_peri1_m2_ib_apb),    // cpu_peri1_m2_ib_apb
  .pselx_cpu_peri1_m2_ib_apb (pselx_cpu_peri1_m2_ib_apb),    // cpu_peri1_m2_ib_apb
  .penable_cpu_peri1_m2_ib_apb (penable_cpu_peri1_m2_ib_apb),    // cpu_peri1_m2_ib_apb
  .pwrite_cpu_peri1_m2_ib_apb (pwrite_cpu_peri1_m2_ib_apb),    // cpu_peri1_m2_ib_apb
  .prdata_cpu_peri1_m2_ib_apb (prdata_cpu_peri1_m2_ib_apb),    // cpu_peri1_m2_ib_apb
  .pwdata_cpu_peri1_m2_ib_apb (pwdata_cpu_peri1_m2_ib_apb),    // cpu_peri1_m2_ib_apb
  .pready_cpu_peri1_m2_ib_apb (pready_cpu_peri1_m2_ib_apb),    // cpu_peri1_m2_ib_apb
  .pslverr_cpu_peri1_m2_ib_apb (pslverr_cpu_peri1_m2_ib_apb),    // cpu_peri1_m2_ib_apb
  .paddr_dma330_s1_ib_apb (paddr_dma330_s1_ib_apb),    // dma330_s1_ib_apb
  .pselx_dma330_s1_ib_apb (pselx_dma330_s1_ib_apb),    // dma330_s1_ib_apb
  .penable_dma330_s1_ib_apb (penable_dma330_s1_ib_apb),    // dma330_s1_ib_apb
  .pwrite_dma330_s1_ib_apb (pwrite_dma330_s1_ib_apb),    // dma330_s1_ib_apb
  .prdata_dma330_s1_ib_apb (prdata_dma330_s1_ib_apb),    // dma330_s1_ib_apb
  .pwdata_dma330_s1_ib_apb (pwdata_dma330_s1_ib_apb),    // dma330_s1_ib_apb
  .pready_dma330_s1_ib_apb (pready_dma330_s1_ib_apb),    // dma330_s1_ib_apb
  .pslverr_dma330_s1_ib_apb (pslverr_dma330_s1_ib_apb),    // dma330_s1_ib_apb
  .rsb_data_main_ml_m   (rsb_data_main_ml_m),    // main_ml_m
  .rsb_wptr_main_ml_m   (rsb_wptr_main_ml_m),    // main_ml_m
  .rsb_rptr_main_ml_m   (rsb_rptr_main_ml_m),    // main_ml_m
  .rsb_bin_rptr_main_ml_m (rsb_bin_rptr_main_ml_m),    // main_ml_m
  .rsb_data_main_ml_s   (rsb_data_main_ml_s),    // main_ml_s
  .rsb_wptr_main_ml_s   (rsb_wptr_main_ml_s),    // main_ml_s
  .rsb_rptr_main_ml_s   (rsb_rptr_main_ml_s),    // main_ml_s
  .rsb_bin_rptr_main_ml_s (rsb_bin_rptr_main_ml_s),    // main_ml_s
  .rsb_data_main_sl_m   (rsb_data_main_sl_m),    // main_sl_m
  .rsb_wptr_main_sl_m   (rsb_wptr_main_sl_m),    // main_sl_m
  .rsb_rptr_main_sl_m   (rsb_rptr_main_sl_m),    // main_sl_m
  .rsb_bin_rptr_main_sl_m (rsb_bin_rptr_main_sl_m),    // main_sl_m
  .rsb_data_main_sl_s   (rsb_data_main_sl_s),    // main_sl_s
  .rsb_wptr_main_sl_s   (rsb_wptr_main_sl_s),    // main_sl_s
  .rsb_rptr_main_sl_s   (rsb_rptr_main_sl_s),    // main_sl_s
  .rsb_bin_rptr_main_sl_s (rsb_bin_rptr_main_sl_s),    // main_sl_s
  .paddr_mat2cpu_s0_ib_apb (paddr_mat2cpu_s0_ib_apb),    // mat2cpu_s0_ib_apb
  .pselx_mat2cpu_s0_ib_apb (pselx_mat2cpu_s0_ib_apb),    // mat2cpu_s0_ib_apb
  .penable_mat2cpu_s0_ib_apb (penable_mat2cpu_s0_ib_apb),    // mat2cpu_s0_ib_apb
  .pwrite_mat2cpu_s0_ib_apb (pwrite_mat2cpu_s0_ib_apb),    // mat2cpu_s0_ib_apb
  .prdata_mat2cpu_s0_ib_apb (prdata_mat2cpu_s0_ib_apb),    // mat2cpu_s0_ib_apb
  .pwdata_mat2cpu_s0_ib_apb (pwdata_mat2cpu_s0_ib_apb),    // mat2cpu_s0_ib_apb
  .pready_mat2cpu_s0_ib_apb (pready_mat2cpu_s0_ib_apb),    // mat2cpu_s0_ib_apb
  .pslverr_mat2cpu_s0_ib_apb (pslverr_mat2cpu_s0_ib_apb),    // mat2cpu_s0_ib_apb
  .paddr_sfmc_auto_m3_ib_apb (paddr_sfmc_auto_m3_ib_apb),    // sfmc_auto_m3_ib_apb
  .pselx_sfmc_auto_m3_ib_apb (pselx_sfmc_auto_m3_ib_apb),    // sfmc_auto_m3_ib_apb
  .penable_sfmc_auto_m3_ib_apb (penable_sfmc_auto_m3_ib_apb),    // sfmc_auto_m3_ib_apb
  .pwrite_sfmc_auto_m3_ib_apb (pwrite_sfmc_auto_m3_ib_apb),    // sfmc_auto_m3_ib_apb
  .prdata_sfmc_auto_m3_ib_apb (prdata_sfmc_auto_m3_ib_apb),    // sfmc_auto_m3_ib_apb
  .pwdata_sfmc_auto_m3_ib_apb (pwdata_sfmc_auto_m3_ib_apb),    // sfmc_auto_m3_ib_apb
  .pready_sfmc_auto_m3_ib_apb (pready_sfmc_auto_m3_ib_apb),    // sfmc_auto_m3_ib_apb
  .pslverr_sfmc_auto_m3_ib_apb (pslverr_sfmc_auto_m3_ib_apb),    // sfmc_auto_m3_ib_apb
  .paddr_slave_10_ib_apb (paddr_slave_10_ib_apb),    // slave_10_ib_apb
  .pselx_slave_10_ib_apb (pselx_slave_10_ib_apb),    // slave_10_ib_apb
  .penable_slave_10_ib_apb (penable_slave_10_ib_apb),    // slave_10_ib_apb
  .pwrite_slave_10_ib_apb (pwrite_slave_10_ib_apb),    // slave_10_ib_apb
  .prdata_slave_10_ib_apb (prdata_slave_10_ib_apb),    // slave_10_ib_apb
  .pwdata_slave_10_ib_apb (pwdata_slave_10_ib_apb),    // slave_10_ib_apb
  .pready_slave_10_ib_apb (pready_slave_10_ib_apb),    // slave_10_ib_apb
  .pslverr_slave_10_ib_apb (pslverr_slave_10_ib_apb),    // slave_10_ib_apb
  .paddr_slave_8_ib_apb (paddr_slave_8_ib_apb),    // slave_8_ib_apb
  .pselx_slave_8_ib_apb (pselx_slave_8_ib_apb),    // slave_8_ib_apb
  .penable_slave_8_ib_apb (penable_slave_8_ib_apb),    // slave_8_ib_apb
  .pwrite_slave_8_ib_apb (pwrite_slave_8_ib_apb),    // slave_8_ib_apb
  .prdata_slave_8_ib_apb (prdata_slave_8_ib_apb),    // slave_8_ib_apb
  .pwdata_slave_8_ib_apb (pwdata_slave_8_ib_apb),    // slave_8_ib_apb
  .pready_slave_8_ib_apb (pready_slave_8_ib_apb),    // slave_8_ib_apb
  .pslverr_slave_8_ib_apb (pslverr_slave_8_ib_apb),    // slave_8_ib_apb
  .mainclk_r            (mainclk_r),    // slave_9_ib_apb
  .mainresetn_r         (mainresetn_r),    // slave_9_ib_apb
  .paddr_slave_9_ib_apb (paddr_slave_9_ib_apb),    // slave_9_ib_apb
  .pselx_slave_9_ib_apb (pselx_slave_9_ib_apb),    // slave_9_ib_apb
  .penable_slave_9_ib_apb (penable_slave_9_ib_apb),    // slave_9_ib_apb
  .pwrite_slave_9_ib_apb (pwrite_slave_9_ib_apb),    // slave_9_ib_apb
  .prdata_slave_9_ib_apb (prdata_slave_9_ib_apb),    // slave_9_ib_apb
  .pwdata_slave_9_ib_apb (pwdata_slave_9_ib_apb),    // slave_9_ib_apb
  .pready_slave_9_ib_apb (pready_slave_9_ib_apb),    // slave_9_ib_apb
  .pslverr_slave_9_ib_apb (pslverr_slave_9_ib_apb)    // slave_9_ib_apb
);


nic400_rsb_connections_cpu_bus_r0p06     u_rsb_conns (
  .rsb_data_main_master_m (rsb_data_main_ml_s),    // main_master_m
  .rsb_wptr_main_master_m (rsb_wptr_main_ml_s),    // main_master_m
  .rsb_rptr_main_master_m (rsb_rptr_main_ml_s),    // main_master_m
  .rsb_b_rptr_main_master_m (rsb_bin_rptr_main_ml_s),    // main_master_m
  .rsb_data_main_master_s (rsb_data_main_ml_m),    // main_master_s
  .rsb_wptr_main_master_s (rsb_wptr_main_ml_m),    // main_master_s
  .rsb_rptr_main_master_s (rsb_rptr_main_ml_m),    // main_master_s
  .rsb_b_rptr_main_master_s (rsb_bin_rptr_main_ml_m),    // main_master_s
  .rsb_data_main_slave_m (rsb_data_main_sl_s),    // main_slave_m
  .rsb_wptr_main_slave_m (rsb_wptr_main_sl_s),    // main_slave_m
  .rsb_rptr_main_slave_m (rsb_rptr_main_sl_s),    // main_slave_m
  .rsb_b_rptr_main_slave_m (rsb_bin_rptr_main_sl_s),    // main_slave_m
  .rsb_data_main_slave_s (rsb_data_main_sl_m),    // main_slave_s
  .rsb_wptr_main_slave_s (rsb_wptr_main_sl_m),    // main_slave_s
  .rsb_rptr_main_slave_s (rsb_rptr_main_sl_m),    // main_slave_s
  .rsb_b_rptr_main_slave_s (rsb_bin_rptr_main_sl_m)    // main_slave_s
);



endmodule
