//! **************************************************************************
// Written by: Map O.76xd on Fri Nov 04 11:44:54 2011
//! **************************************************************************

SCHEMATIC START;
COMP "start_dis_o" LOCATE = SITE "T15" LEVEL 1;
COMP "tdc_clk_n_i" LOCATE = SITE "L22" LEVEL 1;
COMP "tdc_clk_p_i" LOCATE = SITE "L20" LEVEL 1;
COMP "l2p_valid_o" LOCATE = SITE "T18" LEVEL 1;
COMP "p2l_data_i(0)" LOCATE = SITE "K20" LEVEL 1;
COMP "p2l_data_i(1)" LOCATE = SITE "H22" LEVEL 1;
COMP "p2l_data_i(2)" LOCATE = SITE "H21" LEVEL 1;
COMP "p2l_data_i(3)" LOCATE = SITE "L17" LEVEL 1;
COMP "p2l_data_i(4)" LOCATE = SITE "K17" LEVEL 1;
COMP "p2l_data_i(5)" LOCATE = SITE "G22" LEVEL 1;
COMP "p2l_data_i(6)" LOCATE = SITE "G20" LEVEL 1;
COMP "p2l_data_i(7)" LOCATE = SITE "K18" LEVEL 1;
COMP "p2l_data_i(8)" LOCATE = SITE "K19" LEVEL 1;
COMP "p2l_data_i(9)" LOCATE = SITE "H20" LEVEL 1;
COMP "pll_sclk_o" LOCATE = SITE "AB17" LEVEL 1;
COMP "tdc_in_fpga_5_i" LOCATE = SITE "AA14" LEVEL 1;
COMP "p2l_data_i(10)" LOCATE = SITE "J19" LEVEL 1;
COMP "p2l_data_i(11)" LOCATE = SITE "E22" LEVEL 1;
COMP "p2l_data_i(12)" LOCATE = SITE "E20" LEVEL 1;
COMP "p2l_data_i(13)" LOCATE = SITE "F22" LEVEL 1;
COMP "p2l_data_i(14)" LOCATE = SITE "F21" LEVEL 1;
COMP "p2l_data_i(15)" LOCATE = SITE "H19" LEVEL 1;
COMP "p_rd_d_rdy_i(0)" LOCATE = SITE "N16" LEVEL 1;
COMP "p_rd_d_rdy_i(1)" LOCATE = SITE "P19" LEVEL 1;
COMP "ef1_i" LOCATE = SITE "W12" LEVEL 1;
COMP "ef2_i" LOCATE = SITE "R11" LEVEL 1;
COMP "spec_clk_i" LOCATE = SITE "H12" LEVEL 1;
COMP "p2l_clk_n_i" LOCATE = SITE "M19" LEVEL 1;
COMP "p2l_clk_p_i" LOCATE = SITE "M20" LEVEL 1;
COMP "lf1_i" LOCATE = SITE "Y12" LEVEL 1;
COMP "lf2_i" LOCATE = SITE "T11" LEVEL 1;
COMP "vc_rdy_i(0)" LOCATE = SITE "B21" LEVEL 1;
COMP "vc_rdy_i(1)" LOCATE = SITE "B22" LEVEL 1;
COMP "irq_p_o" LOCATE = SITE "U16" LEVEL 1;
COMP "term_en_1_o" LOCATE = SITE "W18" LEVEL 1;
COMP "term_en_2_o" LOCATE = SITE "B20" LEVEL 1;
COMP "term_en_3_o" LOCATE = SITE "A20" LEVEL 1;
COMP "p2l_valid_i" LOCATE = SITE "L19" LEVEL 1;
COMP "term_en_4_o" LOCATE = SITE "H10" LEVEL 1;
COMP "term_en_5_o" LOCATE = SITE "E6" LEVEL 1;
COMP "spare_o" LOCATE = SITE "AB19" LEVEL 1;
COMP "data_bus_io(0)" LOCATE = SITE "W6" LEVEL 1;
COMP "data_bus_io(1)" LOCATE = SITE "Y6" LEVEL 1;
COMP "data_bus_io(2)" LOCATE = SITE "V7" LEVEL 1;
COMP "data_bus_io(3)" LOCATE = SITE "W8" LEVEL 1;
COMP "data_bus_io(4)" LOCATE = SITE "T8" LEVEL 1;
COMP "data_bus_io(5)" LOCATE = SITE "AA12" LEVEL 1;
COMP "data_bus_io(6)" LOCATE = SITE "U8" LEVEL 1;
COMP "data_bus_io(7)" LOCATE = SITE "AB12" LEVEL 1;
COMP "data_bus_io(8)" LOCATE = SITE "Y5" LEVEL 1;
COMP "data_bus_io(9)" LOCATE = SITE "AB5" LEVEL 1;
COMP "tdc_led_trig1_o" LOCATE = SITE "W14" LEVEL 1;
COMP "tdc_led_trig2_o" LOCATE = SITE "Y14" LEVEL 1;
COMP "p_wr_req_i(0)" LOCATE = SITE "M22" LEVEL 1;
COMP "p_wr_req_i(1)" LOCATE = SITE "M21" LEVEL 1;
COMP "tdc_led_trig3_o" LOCATE = SITE "Y16" LEVEL 1;
COMP "tdc_led_trig4_o" LOCATE = SITE "W15" LEVEL 1;
COMP "tdc_led_trig5_o" LOCATE = SITE "V17" LEVEL 1;
COMP "rx_error_o" LOCATE = SITE "J17" LEVEL 1;
COMP "p_wr_rdy_o(0)" LOCATE = SITE "L15" LEVEL 1;
COMP "p_wr_rdy_o(1)" LOCATE = SITE "K16" LEVEL 1;
COMP "tx_error_i" LOCATE = SITE "M17" LEVEL 1;
COMP "pll_sdi_o" LOCATE = SITE "AA18" LEVEL 1;
COMP "pll_sdo_i" LOCATE = SITE "AB18" LEVEL 1;
COMP "spec_aux0_i" LOCATE = SITE "C22" LEVEL 1;
COMP "spec_aux1_i" LOCATE = SITE "D21" LEVEL 1;
COMP "spec_aux2_o" LOCATE = SITE "G19" LEVEL 1;
COMP "spec_aux3_o" LOCATE = SITE "F20" LEVEL 1;
COMP "spec_aux4_o" LOCATE = SITE "F18" LEVEL 1;
COMP "spec_aux5_o" LOCATE = SITE "C20" LEVEL 1;
COMP "p2l_dframe_i" LOCATE = SITE "J22" LEVEL 1;
COMP "stop_dis_o" LOCATE = SITE "U15" LEVEL 1;
COMP "acam_refclk_i" LOCATE = SITE "E16" LEVEL 1;
COMP "cs_n_o" LOCATE = SITE "T14" LEVEL 1;
COMP "oe_n_o" LOCATE = SITE "V13" LEVEL 1;
COMP "rd_n_o" LOCATE = SITE "AB13" LEVEL 1;
COMP "pll_refmon_i" LOCATE = SITE "D17" LEVEL 1;
COMP "mute_inputs_o" LOCATE = SITE "C19" LEVEL 1;
COMP "wr_n_o" LOCATE = SITE "Y13" LEVEL 1;
COMP "l2p_edb_o" LOCATE = SITE "U20" LEVEL 1;
COMP "spec_led_red_o" LOCATE = SITE "D5" LEVEL 1;
COMP "rst_n_a_i" LOCATE = SITE "N20" LEVEL 1;
COMP "l2p_rdy_i" LOCATE = SITE "U19" LEVEL 1;
COMP "l2p_data_o(10)" LOCATE = SITE "T21" LEVEL 1;
COMP "l2p_data_o(11)" LOCATE = SITE "T19" LEVEL 1;
COMP "l2p_data_o(12)" LOCATE = SITE "V22" LEVEL 1;
COMP "l2p_data_o(13)" LOCATE = SITE "V20" LEVEL 1;
COMP "l2p_data_o(14)" LOCATE = SITE "W20" LEVEL 1;
COMP "l2p_data_o(15)" LOCATE = SITE "Y21" LEVEL 1;
COMP "pll_cs_o" LOCATE = SITE "Y17" LEVEL 1;
COMP "pll_ld_i" LOCATE = SITE "C18" LEVEL 1;
COMP "address_o(0)" LOCATE = SITE "T12" LEVEL 1;
COMP "address_o(1)" LOCATE = SITE "U12" LEVEL 1;
COMP "address_o(2)" LOCATE = SITE "Y15" LEVEL 1;
COMP "address_o(3)" LOCATE = SITE "AB15" LEVEL 1;
COMP "spec_led_green_o" LOCATE = SITE "E5" LEVEL 1;
COMP "err_flag_i" LOCATE = SITE "V11" LEVEL 1;
COMP "pll_status_i" LOCATE = SITE "Y18" LEVEL 1;
COMP "start_from_fpga_o" LOCATE = SITE "W17" LEVEL 1;
COMP "l_wr_rdy_i(0)" LOCATE = SITE "R20" LEVEL 1;
COMP "l_wr_rdy_i(1)" LOCATE = SITE "T22" LEVEL 1;
COMP "p2l_rdy_o" LOCATE = SITE "J16" LEVEL 1;
COMP "tdc_led_status_o" LOCATE = SITE "W13" LEVEL 1;
COMP "data_bus_io(10)" LOCATE = SITE "R9" LEVEL 1;
COMP "data_bus_io(11)" LOCATE = SITE "R8" LEVEL 1;
COMP "data_bus_io(20)" LOCATE = SITE "T10" LEVEL 1;
COMP "data_bus_io(12)" LOCATE = SITE "AA6" LEVEL 1;
COMP "data_bus_io(21)" LOCATE = SITE "U10" LEVEL 1;
COMP "data_bus_io(13)" LOCATE = SITE "AB6" LEVEL 1;
COMP "data_bus_io(22)" LOCATE = SITE "W10" LEVEL 1;
COMP "data_bus_io(14)" LOCATE = SITE "U9" LEVEL 1;
COMP "data_bus_io(23)" LOCATE = SITE "Y10" LEVEL 1;
COMP "data_bus_io(15)" LOCATE = SITE "V9" LEVEL 1;
COMP "data_bus_io(24)" LOCATE = SITE "Y9" LEVEL 1;
COMP "data_bus_io(16)" LOCATE = SITE "Y7" LEVEL 1;
COMP "data_bus_io(25)" LOCATE = SITE "AB9" LEVEL 1;
COMP "data_bus_io(17)" LOCATE = SITE "AB7" LEVEL 1;
COMP "data_bus_io(26)" LOCATE = SITE "AA4" LEVEL 1;
COMP "data_bus_io(18)" LOCATE = SITE "AA8" LEVEL 1;
COMP "data_bus_io(27)" LOCATE = SITE "AB4" LEVEL 1;
COMP "data_bus_io(19)" LOCATE = SITE "AB8" LEVEL 1;
COMP "l2p_data_o(0)" LOCATE = SITE "P16" LEVEL 1;
COMP "l2p_data_o(1)" LOCATE = SITE "P21" LEVEL 1;
COMP "l2p_data_o(2)" LOCATE = SITE "P18" LEVEL 1;
COMP "l2p_data_o(3)" LOCATE = SITE "T20" LEVEL 1;
COMP "l2p_data_o(4)" LOCATE = SITE "V21" LEVEL 1;
COMP "l2p_data_o(5)" LOCATE = SITE "V19" LEVEL 1;
COMP "l2p_data_o(6)" LOCATE = SITE "W22" LEVEL 1;
COMP "l2p_data_o(7)" LOCATE = SITE "Y22" LEVEL 1;
COMP "l2p_data_o(8)" LOCATE = SITE "P22" LEVEL 1;
COMP "l2p_data_o(9)" LOCATE = SITE "R22" LEVEL 1;
COMP "pll_dac_sync_o" LOCATE = SITE "AB16" LEVEL 1;
COMP "int_flag_i" LOCATE = SITE "W11" LEVEL 1;
COMP "l2p_dframe_o" LOCATE = SITE "U22" LEVEL 1;
COMP "l2p_clk_n_o" LOCATE = SITE "K22" LEVEL 1;
COMP "l2p_clk_p_o" LOCATE = SITE "K21" LEVEL 1;
PIN clks_rsts_mgment.spec_clk_gbuf_pin<1> = BEL
        "clks_rsts_mgment.spec_clk_gbuf" PINNAME O;
PIN "clks_rsts_mgment.spec_clk_gbuf_pin<1>" CLOCK_DEDICATED_ROUTE = FALSE;
PIN clks_rsts_mgment.tdc_clk125_gbuf_pin<1> = BEL
        "clks_rsts_mgment.tdc_clk125_gbuf" PINNAME O;
PIN "clks_rsts_mgment.tdc_clk125_gbuf_pin<1>" CLOCK_DEDICATED_ROUTE = FALSE;
PIN gnum_interface_block.cmp_clk_in.bufg_135_pin<1> = BEL
        "gnum_interface_block.cmp_clk_in.bufg_135" PINNAME O;
PIN "gnum_interface_block.cmp_clk_in.bufg_135_pin<1>" CLOCK_DEDICATED_ROUTE =
        FALSE;
PIN
        circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<28>
        = BEL
        "circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram"
        PINNAME CLKA;
PIN
        circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<29>
        = BEL
        "circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram"
        PINNAME CLKB;
PIN
        circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<28>
        = BEL
        "circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram"
        PINNAME CLKA;
PIN
        circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<29>
        = BEL
        "circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram"
        PINNAME CLKB;
PIN
        circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<28>
        = BEL
        "circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram"
        PINNAME CLKA;
PIN
        circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<29>
        = BEL
        "circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram"
        PINNAME CLKB;
PIN
        circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<28>
        = BEL
        "circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram"
        PINNAME CLKA;
PIN
        circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<29>
        = BEL
        "circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram"
        PINNAME CLKB;
PIN
        gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
TIMEGRP tdc_clk_p_i = BEL "one_second_block.clock_periods_counter.count_done"
        BEL "acam_timing_block.start_trig_r[0]" BEL
        "acam_timing_block.start_trig_r[1]" BEL
        "acam_timing_block.start_trig_r[2]" BEL
        "acam_timing_block.int_flag_r[0]" BEL
        "acam_timing_block.int_flag_r[1]" BEL "acam_timing_block.refclk_r[0]"
        BEL "acam_timing_block.refclk_r[2]" BEL
        "acam_timing_block.waitingfor_refclk" BEL
        "acam_timing_block.start_trig_received" BEL "acam_data_block.rd_n_o"
        BEL "acam_data_block.cs_n_o" BEL "acam_data_block.wr_n_o" BEL
        "start_retrigger_block.retrig_nb_offset[0]" BEL
        "start_retrigger_block.retrig_nb_offset[1]" BEL
        "start_retrigger_block.retrig_nb_offset[2]" BEL
        "start_retrigger_block.retrig_nb_offset[3]" BEL
        "start_retrigger_block.retrig_nb_offset[4]" BEL
        "start_retrigger_block.retrig_nb_offset[5]" BEL
        "start_retrigger_block.retrig_nb_offset[6]" BEL
        "start_retrigger_block.retrig_nb_offset[7]" BEL
        "start_retrigger_block.retrig_nb_offset[8]" BEL
        "start_retrigger_block.retrig_nb_offset[9]" BEL
        "start_retrigger_block.retrig_nb_offset[10]" BEL
        "start_retrigger_block.retrig_nb_offset[11]" BEL
        "start_retrigger_block.retrig_nb_offset[12]" BEL
        "start_retrigger_block.retrig_nb_offset[13]" BEL
        "start_retrigger_block.retrig_nb_offset[14]" BEL
        "start_retrigger_block.retrig_nb_offset[15]" BEL
        "start_retrigger_block.retrig_nb_offset[16]" BEL
        "start_retrigger_block.retrig_nb_offset[17]" BEL
        "start_retrigger_block.retrig_nb_offset[18]" BEL
        "start_retrigger_block.retrig_nb_offset[19]" BEL
        "start_retrigger_block.retrig_nb_offset[20]" BEL
        "start_retrigger_block.retrig_nb_offset[21]" BEL
        "start_retrigger_block.retrig_nb_offset[22]" BEL
        "start_retrigger_block.retrig_nb_offset[23]" BEL
        "start_retrigger_block.retrig_nb_offset[24]" BEL
        "start_retrigger_block.retrig_nb_offset[25]" BEL
        "start_retrigger_block.clk_cycles_offset[0]" BEL
        "start_retrigger_block.clk_cycles_offset[1]" BEL
        "start_retrigger_block.clk_cycles_offset[2]" BEL
        "start_retrigger_block.clk_cycles_offset[3]" BEL
        "start_retrigger_block.clk_cycles_offset[4]" BEL
        "start_retrigger_block.clk_cycles_offset[5]" BEL
        "start_retrigger_block.clk_cycles_offset[6]" BEL
        "start_retrigger_block.clk_cycles_offset[7]" BEL
        "start_retrigger_block.clk_cycles_offset[8]" BEL
        "start_retrigger_block.clk_cycles_offset[9]" BEL
        "start_retrigger_block.clk_cycles_offset[10]" BEL
        "start_retrigger_block.clk_cycles_offset[11]" BEL
        "start_retrigger_block.clk_cycles_offset[12]" BEL
        "start_retrigger_block.clk_cycles_offset[13]" BEL
        "start_retrigger_block.clk_cycles_offset[14]" BEL
        "start_retrigger_block.clk_cycles_offset[15]" BEL
        "start_retrigger_block.clk_cycles_offset[16]" BEL
        "start_retrigger_block.clk_cycles_offset[17]" BEL
        "start_retrigger_block.clk_cycles_offset[18]" BEL
        "start_retrigger_block.clk_cycles_offset[19]" BEL
        "start_retrigger_block.clk_cycles_offset[20]" BEL
        "start_retrigger_block.clk_cycles_offset[21]" BEL
        "start_retrigger_block.clk_cycles_offset[22]" BEL
        "start_retrigger_block.clk_cycles_offset[23]" BEL
        "start_retrigger_block.clk_cycles_offset[24]" BEL
        "start_retrigger_block.clk_cycles_offset[25]" BEL
        "start_retrigger_block.clk_cycles_offset[26]" BEL
        "start_retrigger_block.clk_cycles_offset[27]" BEL
        "start_retrigger_block.clk_cycles_offset[28]" BEL
        "start_retrigger_block.clk_cycles_offset[29]" BEL
        "start_retrigger_block.clk_cycles_offset[30]" BEL
        "start_retrigger_block.clk_cycles_offset[31]" PIN
        "circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<28>"
        PIN
        "circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<29>"
        PIN
        "circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<28>"
        PIN
        "circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<29>"
        PIN
        "circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<28>"
        PIN
        "circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<29>"
        PIN
        "circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<28>"
        PIN
        "circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<29>"
        BEL "clks_rsts_mgment.tdc_clk125_gbuf" BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_8"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_7"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_6"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_0"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_8"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_7"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_6"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_5"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_4"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_3"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_2"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_0"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_8"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_7"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_6"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_5"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_4"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_0"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_8"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_7"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_6"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_5"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_4"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_0"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_7"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_8"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_7"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_6"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_5"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_4"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0"
        PIN
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_8"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_7"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_6"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_5"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_4"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_3"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_2"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_0"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_8"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_7"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_6"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_5"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_4"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_3"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_2"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_0"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_8"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_7"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_6"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_5"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_4"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_3"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_2"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_0"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_8"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_7"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_6"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_5"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_4"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_3"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_2"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_0"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_8"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_7"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_6"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_5"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_4"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_3"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_2"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_0"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_8"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_7"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_5"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_4"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_0"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_8"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_7"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_6"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_0"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        PIN
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.rd/grhf.rhf/ram_valid_d1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_8"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_7"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_6"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_0"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_8"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_7"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_6"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_5"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_4"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_3"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_0"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_8"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_7"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_6"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_5"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_4"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_0"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_8"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_7"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_6"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_5"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_4"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_0"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_7"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_8"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_7"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_6"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_5"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_4"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0"
        PIN
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_9"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_8"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_7"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_6"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_5"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_4"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_3"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_8"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_7"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_6"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_5"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_4"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_3"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_0"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_8"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_7"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_6"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_5"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_4"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_3"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_0"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_8"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_7"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_6"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_5"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_4"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_3"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_0"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_8"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_7"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_6"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_5"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_4"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_3"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_0"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_8"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_7"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_6"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_5"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_4"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_3"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_0"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_8"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_7"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_5"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_4"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_0"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_8"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_7"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_6"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_0"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i"
        PIN
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.rd/grhf.rhf/ram_valid_d1"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_8"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_7"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_6"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_0"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_8"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_7"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_6"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_5"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_4"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_3"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_2"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_1"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_0"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_8"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_7"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_6"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_5"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_4"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_1"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_0"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_8"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_7"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_6"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_5"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_4"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_0"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_7"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_8"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_7"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_6"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_5"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_4"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0"
        PIN
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        BEL "reg_control_block.control_register[0]" BEL
        "reg_control_block.control_register[1]" BEL
        "reg_control_block.control_register[2]" BEL
        "reg_control_block.control_register[3]" BEL
        "reg_control_block.control_register[4]" BEL
        "reg_control_block.control_register[5]" BEL
        "reg_control_block.control_register[6]" BEL
        "reg_control_block.control_register[7]" BEL
        "reg_control_block.control_register[8]" BEL
        "reg_control_block.control_register[10]" BEL
        "reg_control_block.one_hz_phase[0]" BEL
        "reg_control_block.one_hz_phase[1]" BEL
        "reg_control_block.one_hz_phase[2]" BEL
        "reg_control_block.one_hz_phase[3]" BEL
        "reg_control_block.one_hz_phase[4]" BEL
        "reg_control_block.one_hz_phase[5]" BEL
        "reg_control_block.one_hz_phase[6]" BEL
        "reg_control_block.one_hz_phase[7]" BEL
        "reg_control_block.one_hz_phase[8]" BEL
        "reg_control_block.one_hz_phase[9]" BEL
        "reg_control_block.one_hz_phase[10]" BEL
        "reg_control_block.one_hz_phase[11]" BEL
        "reg_control_block.one_hz_phase[12]" BEL
        "reg_control_block.one_hz_phase[13]" BEL
        "reg_control_block.one_hz_phase[14]" BEL
        "reg_control_block.one_hz_phase[15]" BEL
        "reg_control_block.one_hz_phase[16]" BEL
        "reg_control_block.one_hz_phase[17]" BEL
        "reg_control_block.one_hz_phase[18]" BEL
        "reg_control_block.one_hz_phase[19]" BEL
        "reg_control_block.one_hz_phase[20]" BEL
        "reg_control_block.one_hz_phase[21]" BEL
        "reg_control_block.one_hz_phase[22]" BEL
        "reg_control_block.one_hz_phase[23]" BEL
        "reg_control_block.one_hz_phase[24]" BEL
        "reg_control_block.one_hz_phase[25]" BEL
        "reg_control_block.one_hz_phase[26]" BEL
        "reg_control_block.one_hz_phase[27]" BEL
        "reg_control_block.one_hz_phase[28]" BEL
        "reg_control_block.one_hz_phase[29]" BEL
        "reg_control_block.one_hz_phase[30]" BEL
        "reg_control_block.one_hz_phase[31]" BEL
        "reg_control_block.start_phase[0]" BEL
        "reg_control_block.start_phase[1]" BEL
        "reg_control_block.start_phase[2]" BEL
        "reg_control_block.start_phase[3]" BEL
        "reg_control_block.start_phase[4]" BEL
        "reg_control_block.start_phase[5]" BEL
        "reg_control_block.start_phase[6]" BEL
        "reg_control_block.start_phase[7]" BEL
        "reg_control_block.start_phase[8]" BEL
        "reg_control_block.start_phase[9]" BEL
        "reg_control_block.start_phase[10]" BEL
        "reg_control_block.start_phase[11]" BEL
        "reg_control_block.start_phase[12]" BEL
        "reg_control_block.start_phase[13]" BEL
        "reg_control_block.start_phase[14]" BEL
        "reg_control_block.start_phase[15]" BEL
        "reg_control_block.start_phase[16]" BEL
        "reg_control_block.start_phase[17]" BEL
        "reg_control_block.start_phase[18]" BEL
        "reg_control_block.start_phase[19]" BEL
        "reg_control_block.start_phase[20]" BEL
        "reg_control_block.start_phase[21]" BEL
        "reg_control_block.start_phase[22]" BEL
        "reg_control_block.start_phase[23]" BEL
        "reg_control_block.start_phase[24]" BEL
        "reg_control_block.start_phase[25]" BEL
        "reg_control_block.start_phase[26]" BEL
        "reg_control_block.start_phase[27]" BEL
        "reg_control_block.start_phase[28]" BEL
        "reg_control_block.start_phase[29]" BEL
        "reg_control_block.start_phase[30]" BEL
        "reg_control_block.start_phase[31]" BEL
        "reg_control_block.in_en_ctrl[0]" BEL
        "reg_control_block.in_en_ctrl[1]" BEL
        "reg_control_block.in_en_ctrl[2]" BEL
        "reg_control_block.in_en_ctrl[3]" BEL
        "reg_control_block.in_en_ctrl[4]" BEL
        "reg_control_block.in_en_ctrl[5]" BEL
        "reg_control_block.in_en_ctrl[6]" BEL
        "reg_control_block.in_en_ctrl[7]" BEL
        "reg_control_block.in_en_ctrl[8]" BEL
        "reg_control_block.in_en_ctrl[9]" BEL
        "reg_control_block.in_en_ctrl[10]" BEL
        "reg_control_block.in_en_ctrl[11]" BEL
        "reg_control_block.in_en_ctrl[12]" BEL
        "reg_control_block.in_en_ctrl[13]" BEL
        "reg_control_block.in_en_ctrl[14]" BEL
        "reg_control_block.in_en_ctrl[15]" BEL
        "reg_control_block.in_en_ctrl[16]" BEL
        "reg_control_block.in_en_ctrl[17]" BEL
        "reg_control_block.in_en_ctrl[18]" BEL
        "reg_control_block.in_en_ctrl[19]" BEL
        "reg_control_block.in_en_ctrl[20]" BEL
        "reg_control_block.in_en_ctrl[21]" BEL
        "reg_control_block.in_en_ctrl[22]" BEL
        "reg_control_block.in_en_ctrl[23]" BEL
        "reg_control_block.in_en_ctrl[24]" BEL
        "reg_control_block.in_en_ctrl[25]" BEL
        "reg_control_block.in_en_ctrl[26]" BEL
        "reg_control_block.in_en_ctrl[27]" BEL
        "reg_control_block.in_en_ctrl[28]" BEL
        "reg_control_block.in_en_ctrl[29]" BEL
        "reg_control_block.in_en_ctrl[30]" BEL
        "reg_control_block.in_en_ctrl[31]" BEL
        "reg_control_block.starting_utc[0]" BEL
        "reg_control_block.starting_utc[1]" BEL
        "reg_control_block.starting_utc[2]" BEL
        "reg_control_block.starting_utc[3]" BEL
        "reg_control_block.starting_utc[4]" BEL
        "reg_control_block.starting_utc[5]" BEL
        "reg_control_block.starting_utc[6]" BEL
        "reg_control_block.starting_utc[7]" BEL
        "reg_control_block.starting_utc[8]" BEL
        "reg_control_block.starting_utc[9]" BEL
        "reg_control_block.starting_utc[10]" BEL
        "reg_control_block.starting_utc[11]" BEL
        "reg_control_block.starting_utc[12]" BEL
        "reg_control_block.starting_utc[13]" BEL
        "reg_control_block.starting_utc[14]" BEL
        "reg_control_block.starting_utc[15]" BEL
        "reg_control_block.starting_utc[16]" BEL
        "reg_control_block.starting_utc[17]" BEL
        "reg_control_block.starting_utc[18]" BEL
        "reg_control_block.starting_utc[19]" BEL
        "reg_control_block.starting_utc[20]" BEL
        "reg_control_block.starting_utc[21]" BEL
        "reg_control_block.starting_utc[22]" BEL
        "reg_control_block.starting_utc[23]" BEL
        "reg_control_block.starting_utc[24]" BEL
        "reg_control_block.starting_utc[25]" BEL
        "reg_control_block.starting_utc[26]" BEL
        "reg_control_block.starting_utc[27]" BEL
        "reg_control_block.starting_utc[28]" BEL
        "reg_control_block.starting_utc[29]" BEL
        "reg_control_block.starting_utc[30]" BEL
        "reg_control_block.starting_utc[31]" BEL
        "reg_control_block.acam_config_10[0]" BEL
        "reg_control_block.acam_config_10[1]" BEL
        "reg_control_block.acam_config_10[2]" BEL
        "reg_control_block.acam_config_10[3]" BEL
        "reg_control_block.acam_config_10[4]" BEL
        "reg_control_block.acam_config_10[5]" BEL
        "reg_control_block.acam_config_10[6]" BEL
        "reg_control_block.acam_config_10[7]" BEL
        "reg_control_block.acam_config_10[8]" BEL
        "reg_control_block.acam_config_10[9]" BEL
        "reg_control_block.acam_config_10[10]" BEL
        "reg_control_block.acam_config_10[11]" BEL
        "reg_control_block.acam_config_10[12]" BEL
        "reg_control_block.acam_config_10[13]" BEL
        "reg_control_block.acam_config_10[14]" BEL
        "reg_control_block.acam_config_10[15]" BEL
        "reg_control_block.acam_config_10[16]" BEL
        "reg_control_block.acam_config_10[17]" BEL
        "reg_control_block.acam_config_10[18]" BEL
        "reg_control_block.acam_config_10[19]" BEL
        "reg_control_block.acam_config_10[20]" BEL
        "reg_control_block.acam_config_10[21]" BEL
        "reg_control_block.acam_config_10[22]" BEL
        "reg_control_block.acam_config_10[23]" BEL
        "reg_control_block.acam_config_10[24]" BEL
        "reg_control_block.acam_config_10[25]" BEL
        "reg_control_block.acam_config_10[26]" BEL
        "reg_control_block.acam_config_10[27]" BEL
        "reg_control_block.acam_config_10[28]" BEL
        "reg_control_block.acam_config_10[29]" BEL
        "reg_control_block.acam_config_10[30]" BEL
        "reg_control_block.acam_config_10[31]" BEL
        "reg_control_block.acam_config_9[0]" BEL
        "reg_control_block.acam_config_9[1]" BEL
        "reg_control_block.acam_config_9[2]" BEL
        "reg_control_block.acam_config_9[3]" BEL
        "reg_control_block.acam_config_9[4]" BEL
        "reg_control_block.acam_config_9[5]" BEL
        "reg_control_block.acam_config_9[6]" BEL
        "reg_control_block.acam_config_9[7]" BEL
        "reg_control_block.acam_config_9[8]" BEL
        "reg_control_block.acam_config_9[9]" BEL
        "reg_control_block.acam_config_9[10]" BEL
        "reg_control_block.acam_config_9[11]" BEL
        "reg_control_block.acam_config_9[12]" BEL
        "reg_control_block.acam_config_9[13]" BEL
        "reg_control_block.acam_config_9[14]" BEL
        "reg_control_block.acam_config_9[15]" BEL
        "reg_control_block.acam_config_9[16]" BEL
        "reg_control_block.acam_config_9[17]" BEL
        "reg_control_block.acam_config_9[18]" BEL
        "reg_control_block.acam_config_9[19]" BEL
        "reg_control_block.acam_config_9[20]" BEL
        "reg_control_block.acam_config_9[21]" BEL
        "reg_control_block.acam_config_9[22]" BEL
        "reg_control_block.acam_config_9[23]" BEL
        "reg_control_block.acam_config_9[24]" BEL
        "reg_control_block.acam_config_9[25]" BEL
        "reg_control_block.acam_config_9[26]" BEL
        "reg_control_block.acam_config_9[27]" BEL
        "reg_control_block.acam_config_9[28]" BEL
        "reg_control_block.acam_config_9[29]" BEL
        "reg_control_block.acam_config_9[30]" BEL
        "reg_control_block.acam_config_9[31]" BEL
        "reg_control_block.acam_config_8[0]" BEL
        "reg_control_block.acam_config_8[1]" BEL
        "reg_control_block.acam_config_8[2]" BEL
        "reg_control_block.acam_config_8[3]" BEL
        "reg_control_block.acam_config_8[4]" BEL
        "reg_control_block.acam_config_8[5]" BEL
        "reg_control_block.acam_config_8[6]" BEL
        "reg_control_block.acam_config_8[7]" BEL
        "reg_control_block.acam_config_8[8]" BEL
        "reg_control_block.acam_config_8[9]" BEL
        "reg_control_block.acam_config_8[10]" BEL
        "reg_control_block.acam_config_8[11]" BEL
        "reg_control_block.acam_config_8[12]" BEL
        "reg_control_block.acam_config_8[13]" BEL
        "reg_control_block.acam_config_8[14]" BEL
        "reg_control_block.acam_config_8[15]" BEL
        "reg_control_block.acam_config_8[16]" BEL
        "reg_control_block.acam_config_8[17]" BEL
        "reg_control_block.acam_config_8[18]" BEL
        "reg_control_block.acam_config_8[19]" BEL
        "reg_control_block.acam_config_8[20]" BEL
        "reg_control_block.acam_config_8[21]" BEL
        "reg_control_block.acam_config_8[22]" BEL
        "reg_control_block.acam_config_8[23]" BEL
        "reg_control_block.acam_config_8[24]" BEL
        "reg_control_block.acam_config_8[25]" BEL
        "reg_control_block.acam_config_8[26]" BEL
        "reg_control_block.acam_config_8[27]" BEL
        "reg_control_block.acam_config_8[28]" BEL
        "reg_control_block.acam_config_8[29]" BEL
        "reg_control_block.acam_config_8[30]" BEL
        "reg_control_block.acam_config_8[31]" BEL
        "reg_control_block.acam_config_7[0]" BEL
        "reg_control_block.acam_config_7[1]" BEL
        "reg_control_block.acam_config_7[2]" BEL
        "reg_control_block.acam_config_7[3]" BEL
        "reg_control_block.acam_config_7[4]" BEL
        "reg_control_block.acam_config_7[5]" BEL
        "reg_control_block.acam_config_7[6]" BEL
        "reg_control_block.acam_config_7[7]" BEL
        "reg_control_block.acam_config_7[8]" BEL
        "reg_control_block.acam_config_7[9]" BEL
        "reg_control_block.acam_config_7[10]" BEL
        "reg_control_block.acam_config_7[11]" BEL
        "reg_control_block.acam_config_7[12]" BEL
        "reg_control_block.acam_config_7[13]" BEL
        "reg_control_block.acam_config_7[14]" BEL
        "reg_control_block.acam_config_7[15]" BEL
        "reg_control_block.acam_config_7[16]" BEL
        "reg_control_block.acam_config_7[17]" BEL
        "reg_control_block.acam_config_7[18]" BEL
        "reg_control_block.acam_config_7[19]" BEL
        "reg_control_block.acam_config_7[20]" BEL
        "reg_control_block.acam_config_7[21]" BEL
        "reg_control_block.acam_config_7[22]" BEL
        "reg_control_block.acam_config_7[23]" BEL
        "reg_control_block.acam_config_7[24]" BEL
        "reg_control_block.acam_config_7[25]" BEL
        "reg_control_block.acam_config_7[26]" BEL
        "reg_control_block.acam_config_7[27]" BEL
        "reg_control_block.acam_config_7[28]" BEL
        "reg_control_block.acam_config_7[29]" BEL
        "reg_control_block.acam_config_7[30]" BEL
        "reg_control_block.acam_config_7[31]" BEL
        "reg_control_block.acam_config_6[0]" BEL
        "reg_control_block.acam_config_6[1]" BEL
        "reg_control_block.acam_config_6[2]" BEL
        "reg_control_block.acam_config_6[3]" BEL
        "reg_control_block.acam_config_6[4]" BEL
        "reg_control_block.acam_config_6[5]" BEL
        "reg_control_block.acam_config_6[6]" BEL
        "reg_control_block.acam_config_6[7]" BEL
        "reg_control_block.acam_config_6[8]" BEL
        "reg_control_block.acam_config_6[9]" BEL
        "reg_control_block.acam_config_6[10]" BEL
        "reg_control_block.acam_config_6[11]" BEL
        "reg_control_block.acam_config_6[12]" BEL
        "reg_control_block.acam_config_6[13]" BEL
        "reg_control_block.acam_config_6[14]" BEL
        "reg_control_block.acam_config_6[15]" BEL
        "reg_control_block.acam_config_6[16]" BEL
        "reg_control_block.acam_config_6[17]" BEL
        "reg_control_block.acam_config_6[18]" BEL
        "reg_control_block.acam_config_6[19]" BEL
        "reg_control_block.acam_config_6[20]" BEL
        "reg_control_block.acam_config_6[21]" BEL
        "reg_control_block.acam_config_6[22]" BEL
        "reg_control_block.acam_config_6[23]" BEL
        "reg_control_block.acam_config_6[24]" BEL
        "reg_control_block.acam_config_6[25]" BEL
        "reg_control_block.acam_config_6[26]" BEL
        "reg_control_block.acam_config_6[27]" BEL
        "reg_control_block.acam_config_6[28]" BEL
        "reg_control_block.acam_config_6[29]" BEL
        "reg_control_block.acam_config_6[30]" BEL
        "reg_control_block.acam_config_6[31]" BEL
        "reg_control_block.acam_config_5[0]" BEL
        "reg_control_block.acam_config_5[1]" BEL
        "reg_control_block.acam_config_5[2]" BEL
        "reg_control_block.acam_config_5[3]" BEL
        "reg_control_block.acam_config_5[4]" BEL
        "reg_control_block.acam_config_5[5]" BEL
        "reg_control_block.acam_config_5[6]" BEL
        "reg_control_block.acam_config_5[7]" BEL
        "reg_control_block.acam_config_5[8]" BEL
        "reg_control_block.acam_config_5[9]" BEL
        "reg_control_block.acam_config_5[10]" BEL
        "reg_control_block.acam_config_5[11]" BEL
        "reg_control_block.acam_config_5[12]" BEL
        "reg_control_block.acam_config_5[13]" BEL
        "reg_control_block.acam_config_5[14]" BEL
        "reg_control_block.acam_config_5[15]" BEL
        "reg_control_block.acam_config_5[16]" BEL
        "reg_control_block.acam_config_5[17]" BEL
        "reg_control_block.acam_config_5[18]" BEL
        "reg_control_block.acam_config_5[19]" BEL
        "reg_control_block.acam_config_5[20]" BEL
        "reg_control_block.acam_config_5[21]" BEL
        "reg_control_block.acam_config_5[22]" BEL
        "reg_control_block.acam_config_5[23]" BEL
        "reg_control_block.acam_config_5[24]" BEL
        "reg_control_block.acam_config_5[25]" BEL
        "reg_control_block.acam_config_5[26]" BEL
        "reg_control_block.acam_config_5[27]" BEL
        "reg_control_block.acam_config_5[28]" BEL
        "reg_control_block.acam_config_5[29]" BEL
        "reg_control_block.acam_config_5[30]" BEL
        "reg_control_block.acam_config_5[31]" BEL
        "reg_control_block.acam_config_4[0]" BEL
        "reg_control_block.acam_config_4[1]" BEL
        "reg_control_block.acam_config_4[2]" BEL
        "reg_control_block.acam_config_4[3]" BEL
        "reg_control_block.acam_config_4[4]" BEL
        "reg_control_block.acam_config_4[5]" BEL
        "reg_control_block.acam_config_4[6]" BEL
        "reg_control_block.acam_config_4[7]" BEL
        "reg_control_block.acam_config_4[8]" BEL
        "reg_control_block.acam_config_4[9]" BEL
        "reg_control_block.acam_config_4[10]" BEL
        "reg_control_block.acam_config_4[11]" BEL
        "reg_control_block.acam_config_4[12]" BEL
        "reg_control_block.acam_config_4[13]" BEL
        "reg_control_block.acam_config_4[14]" BEL
        "reg_control_block.acam_config_4[15]" BEL
        "reg_control_block.acam_config_4[16]" BEL
        "reg_control_block.acam_config_4[17]" BEL
        "reg_control_block.acam_config_4[18]" BEL
        "reg_control_block.acam_config_4[19]" BEL
        "reg_control_block.acam_config_4[20]" BEL
        "reg_control_block.acam_config_4[21]" BEL
        "reg_control_block.acam_config_4[22]" BEL
        "reg_control_block.acam_config_4[23]" BEL
        "reg_control_block.acam_config_4[24]" BEL
        "reg_control_block.acam_config_4[25]" BEL
        "reg_control_block.acam_config_4[26]" BEL
        "reg_control_block.acam_config_4[27]" BEL
        "reg_control_block.acam_config_4[28]" BEL
        "reg_control_block.acam_config_4[29]" BEL
        "reg_control_block.acam_config_4[30]" BEL
        "reg_control_block.acam_config_4[31]" BEL
        "reg_control_block.acam_config_3[0]" BEL
        "reg_control_block.acam_config_3[1]" BEL
        "reg_control_block.acam_config_3[2]" BEL
        "reg_control_block.acam_config_3[3]" BEL
        "reg_control_block.acam_config_3[4]" BEL
        "reg_control_block.acam_config_3[5]" BEL
        "reg_control_block.acam_config_3[6]" BEL
        "reg_control_block.acam_config_3[7]" BEL
        "reg_control_block.acam_config_3[8]" BEL
        "reg_control_block.acam_config_3[9]" BEL
        "reg_control_block.acam_config_3[10]" BEL
        "reg_control_block.acam_config_3[11]" BEL
        "reg_control_block.acam_config_3[12]" BEL
        "reg_control_block.acam_config_3[13]" BEL
        "reg_control_block.acam_config_3[14]" BEL
        "reg_control_block.acam_config_3[15]" BEL
        "reg_control_block.acam_config_3[16]" BEL
        "reg_control_block.acam_config_3[17]" BEL
        "reg_control_block.acam_config_3[18]" BEL
        "reg_control_block.acam_config_3[19]" BEL
        "reg_control_block.acam_config_3[20]" BEL
        "reg_control_block.acam_config_3[21]" BEL
        "reg_control_block.acam_config_3[22]" BEL
        "reg_control_block.acam_config_3[23]" BEL
        "reg_control_block.acam_config_3[24]" BEL
        "reg_control_block.acam_config_3[25]" BEL
        "reg_control_block.acam_config_3[26]" BEL
        "reg_control_block.acam_config_3[27]" BEL
        "reg_control_block.acam_config_3[28]" BEL
        "reg_control_block.acam_config_3[29]" BEL
        "reg_control_block.acam_config_3[30]" BEL
        "reg_control_block.acam_config_3[31]" BEL
        "reg_control_block.acam_config_2[0]" BEL
        "reg_control_block.acam_config_2[1]" BEL
        "reg_control_block.acam_config_2[2]" BEL
        "reg_control_block.acam_config_2[3]" BEL
        "reg_control_block.acam_config_2[4]" BEL
        "reg_control_block.acam_config_2[5]" BEL
        "reg_control_block.acam_config_2[6]" BEL
        "reg_control_block.acam_config_2[7]" BEL
        "reg_control_block.acam_config_2[8]" BEL
        "reg_control_block.acam_config_2[9]" BEL
        "reg_control_block.acam_config_2[10]" BEL
        "reg_control_block.acam_config_2[11]" BEL
        "reg_control_block.acam_config_2[12]" BEL
        "reg_control_block.acam_config_2[13]" BEL
        "reg_control_block.acam_config_2[14]" BEL
        "reg_control_block.acam_config_2[15]" BEL
        "reg_control_block.acam_config_2[16]" BEL
        "reg_control_block.acam_config_2[17]" BEL
        "reg_control_block.acam_config_2[18]" BEL
        "reg_control_block.acam_config_2[19]" BEL
        "reg_control_block.acam_config_2[20]" BEL
        "reg_control_block.acam_config_2[21]" BEL
        "reg_control_block.acam_config_2[22]" BEL
        "reg_control_block.acam_config_2[23]" BEL
        "reg_control_block.acam_config_2[24]" BEL
        "reg_control_block.acam_config_2[25]" BEL
        "reg_control_block.acam_config_2[26]" BEL
        "reg_control_block.acam_config_2[27]" BEL
        "reg_control_block.acam_config_2[28]" BEL
        "reg_control_block.acam_config_2[29]" BEL
        "reg_control_block.acam_config_2[30]" BEL
        "reg_control_block.acam_config_2[31]" BEL
        "reg_control_block.acam_config_1[0]" BEL
        "reg_control_block.acam_config_1[1]" BEL
        "reg_control_block.acam_config_1[2]" BEL
        "reg_control_block.acam_config_1[3]" BEL
        "reg_control_block.acam_config_1[4]" BEL
        "reg_control_block.acam_config_1[5]" BEL
        "reg_control_block.acam_config_1[6]" BEL
        "reg_control_block.acam_config_1[7]" BEL
        "reg_control_block.acam_config_1[8]" BEL
        "reg_control_block.acam_config_1[9]" BEL
        "reg_control_block.acam_config_1[10]" BEL
        "reg_control_block.acam_config_1[11]" BEL
        "reg_control_block.acam_config_1[12]" BEL
        "reg_control_block.acam_config_1[13]" BEL
        "reg_control_block.acam_config_1[14]" BEL
        "reg_control_block.acam_config_1[15]" BEL
        "reg_control_block.acam_config_1[16]" BEL
        "reg_control_block.acam_config_1[17]" BEL
        "reg_control_block.acam_config_1[18]" BEL
        "reg_control_block.acam_config_1[19]" BEL
        "reg_control_block.acam_config_1[20]" BEL
        "reg_control_block.acam_config_1[21]" BEL
        "reg_control_block.acam_config_1[22]" BEL
        "reg_control_block.acam_config_1[23]" BEL
        "reg_control_block.acam_config_1[24]" BEL
        "reg_control_block.acam_config_1[25]" BEL
        "reg_control_block.acam_config_1[26]" BEL
        "reg_control_block.acam_config_1[27]" BEL
        "reg_control_block.acam_config_1[28]" BEL
        "reg_control_block.acam_config_1[29]" BEL
        "reg_control_block.acam_config_1[30]" BEL
        "reg_control_block.acam_config_1[31]" BEL
        "reg_control_block.acam_config_0[0]" BEL
        "reg_control_block.acam_config_0[1]" BEL
        "reg_control_block.acam_config_0[2]" BEL
        "reg_control_block.acam_config_0[3]" BEL
        "reg_control_block.acam_config_0[4]" BEL
        "reg_control_block.acam_config_0[5]" BEL
        "reg_control_block.acam_config_0[6]" BEL
        "reg_control_block.acam_config_0[7]" BEL
        "reg_control_block.acam_config_0[8]" BEL
        "reg_control_block.acam_config_0[9]" BEL
        "reg_control_block.acam_config_0[10]" BEL
        "reg_control_block.acam_config_0[11]" BEL
        "reg_control_block.acam_config_0[12]" BEL
        "reg_control_block.acam_config_0[13]" BEL
        "reg_control_block.acam_config_0[14]" BEL
        "reg_control_block.acam_config_0[15]" BEL
        "reg_control_block.acam_config_0[16]" BEL
        "reg_control_block.acam_config_0[17]" BEL
        "reg_control_block.acam_config_0[18]" BEL
        "reg_control_block.acam_config_0[19]" BEL
        "reg_control_block.acam_config_0[20]" BEL
        "reg_control_block.acam_config_0[21]" BEL
        "reg_control_block.acam_config_0[22]" BEL
        "reg_control_block.acam_config_0[23]" BEL
        "reg_control_block.acam_config_0[24]" BEL
        "reg_control_block.acam_config_0[25]" BEL
        "reg_control_block.acam_config_0[26]" BEL
        "reg_control_block.acam_config_0[27]" BEL
        "reg_control_block.acam_config_0[28]" BEL
        "reg_control_block.acam_config_0[29]" BEL
        "reg_control_block.acam_config_0[30]" BEL
        "reg_control_block.acam_config_0[31]" BEL "reg_control_block.reg_ack"
        BEL "data_formatting_block.acam_channel[0]" BEL
        "data_formatting_block.acam_channel[1]" BEL
        "data_formatting_block.acam_channel[2]" BEL
        "data_formatting_block.acam_start_nb[0]" BEL
        "data_formatting_block.acam_start_nb[1]" BEL
        "data_formatting_block.acam_start_nb[2]" BEL
        "data_formatting_block.acam_start_nb[3]" BEL
        "data_formatting_block.acam_start_nb[4]" BEL
        "data_formatting_block.acam_start_nb[5]" BEL
        "data_formatting_block.acam_start_nb[6]" BEL
        "data_formatting_block.acam_start_nb[7]" BEL
        "data_formatting_block.acam_slope" BEL
        "data_formatting_block.acam_fine_timestamp[0]" BEL
        "data_formatting_block.acam_fine_timestamp[1]" BEL
        "data_formatting_block.acam_fine_timestamp[2]" BEL
        "data_formatting_block.acam_fine_timestamp[3]" BEL
        "data_formatting_block.acam_fine_timestamp[4]" BEL
        "data_formatting_block.acam_fine_timestamp[5]" BEL
        "data_formatting_block.acam_fine_timestamp[6]" BEL
        "data_formatting_block.acam_fine_timestamp[7]" BEL
        "data_formatting_block.acam_fine_timestamp[8]" BEL
        "data_formatting_block.acam_fine_timestamp[9]" BEL
        "data_formatting_block.acam_fine_timestamp[10]" BEL
        "data_formatting_block.acam_fine_timestamp[11]" BEL
        "data_formatting_block.acam_fine_timestamp[12]" BEL
        "data_formatting_block.acam_fine_timestamp[13]" BEL
        "data_formatting_block.acam_fine_timestamp[14]" BEL
        "data_formatting_block.acam_fine_timestamp[15]" BEL
        "data_formatting_block.acam_fine_timestamp[16]" BEL
        "data_formatting_block.acam_fifo_lf" BEL
        "data_formatting_block.acam_fifo_ef" BEL
        "data_engine_block.acam_start01[0]" BEL
        "data_engine_block.acam_start01[1]" BEL
        "data_engine_block.acam_start01[2]" BEL
        "data_engine_block.acam_start01[3]" BEL
        "data_engine_block.acam_start01[4]" BEL
        "data_engine_block.acam_start01[5]" BEL
        "data_engine_block.acam_start01[6]" BEL
        "data_engine_block.acam_start01[7]" BEL
        "data_engine_block.acam_start01[8]" BEL
        "data_engine_block.acam_start01[9]" BEL
        "data_engine_block.acam_start01[10]" BEL
        "data_engine_block.acam_start01[11]" BEL
        "data_engine_block.acam_start01[12]" BEL
        "data_engine_block.acam_start01[13]" BEL
        "data_engine_block.acam_start01[14]" BEL
        "data_engine_block.acam_start01[15]" BEL
        "data_engine_block.acam_start01[16]" BEL
        "data_engine_block.acam_start01[17]" BEL
        "data_engine_block.acam_start01[18]" BEL
        "data_engine_block.acam_start01[19]" BEL
        "data_engine_block.acam_start01[20]" BEL
        "data_engine_block.acam_start01[21]" BEL
        "data_engine_block.acam_start01[22]" BEL
        "data_engine_block.acam_start01[23]" BEL
        "data_engine_block.acam_start01[24]" BEL
        "data_engine_block.acam_start01[25]" BEL
        "data_engine_block.acam_start01[26]" BEL
        "data_engine_block.acam_start01[27]" BEL
        "data_engine_block.acam_start01[28]" BEL
        "data_engine_block.acam_start01[29]" BEL
        "data_engine_block.acam_start01[30]" BEL
        "data_engine_block.acam_start01[31]" BEL
        "data_engine_block.acam_ififo2[0]" BEL
        "data_engine_block.acam_ififo2[1]" BEL
        "data_engine_block.acam_ififo2[2]" BEL
        "data_engine_block.acam_ififo2[3]" BEL
        "data_engine_block.acam_ififo2[4]" BEL
        "data_engine_block.acam_ififo2[5]" BEL
        "data_engine_block.acam_ififo2[6]" BEL
        "data_engine_block.acam_ififo2[7]" BEL
        "data_engine_block.acam_ififo2[8]" BEL
        "data_engine_block.acam_ififo2[9]" BEL
        "data_engine_block.acam_ififo2[10]" BEL
        "data_engine_block.acam_ififo2[11]" BEL
        "data_engine_block.acam_ififo2[12]" BEL
        "data_engine_block.acam_ififo2[13]" BEL
        "data_engine_block.acam_ififo2[14]" BEL
        "data_engine_block.acam_ififo2[15]" BEL
        "data_engine_block.acam_ififo2[16]" BEL
        "data_engine_block.acam_ififo2[17]" BEL
        "data_engine_block.acam_ififo2[18]" BEL
        "data_engine_block.acam_ififo2[19]" BEL
        "data_engine_block.acam_ififo2[20]" BEL
        "data_engine_block.acam_ififo2[21]" BEL
        "data_engine_block.acam_ififo2[22]" BEL
        "data_engine_block.acam_ififo2[23]" BEL
        "data_engine_block.acam_ififo2[24]" BEL
        "data_engine_block.acam_ififo2[25]" BEL
        "data_engine_block.acam_ififo2[26]" BEL
        "data_engine_block.acam_ififo2[27]" BEL
        "data_engine_block.acam_ififo2[28]" BEL
        "data_engine_block.acam_ififo2[29]" BEL
        "data_engine_block.acam_ififo2[30]" BEL
        "data_engine_block.acam_ififo2[31]" BEL
        "data_engine_block.acam_ififo1[0]" BEL
        "data_engine_block.acam_ififo1[1]" BEL
        "data_engine_block.acam_ififo1[2]" BEL
        "data_engine_block.acam_ififo1[3]" BEL
        "data_engine_block.acam_ififo1[4]" BEL
        "data_engine_block.acam_ififo1[5]" BEL
        "data_engine_block.acam_ififo1[6]" BEL
        "data_engine_block.acam_ififo1[7]" BEL
        "data_engine_block.acam_ififo1[8]" BEL
        "data_engine_block.acam_ififo1[9]" BEL
        "data_engine_block.acam_ififo1[10]" BEL
        "data_engine_block.acam_ififo1[11]" BEL
        "data_engine_block.acam_ififo1[12]" BEL
        "data_engine_block.acam_ififo1[13]" BEL
        "data_engine_block.acam_ififo1[14]" BEL
        "data_engine_block.acam_ififo1[15]" BEL
        "data_engine_block.acam_ififo1[16]" BEL
        "data_engine_block.acam_ififo1[17]" BEL
        "data_engine_block.acam_ififo1[18]" BEL
        "data_engine_block.acam_ififo1[19]" BEL
        "data_engine_block.acam_ififo1[20]" BEL
        "data_engine_block.acam_ififo1[21]" BEL
        "data_engine_block.acam_ififo1[22]" BEL
        "data_engine_block.acam_ififo1[23]" BEL
        "data_engine_block.acam_ififo1[24]" BEL
        "data_engine_block.acam_ififo1[25]" BEL
        "data_engine_block.acam_ififo1[26]" BEL
        "data_engine_block.acam_ififo1[27]" BEL
        "data_engine_block.acam_ififo1[28]" BEL
        "data_engine_block.acam_ififo1[29]" BEL
        "data_engine_block.acam_ififo1[30]" BEL
        "data_engine_block.acam_ififo1[31]" BEL
        "data_engine_block.acam_config_rdbk_10[0]" BEL
        "data_engine_block.acam_config_rdbk_10[1]" BEL
        "data_engine_block.acam_config_rdbk_10[2]" BEL
        "data_engine_block.acam_config_rdbk_10[3]" BEL
        "data_engine_block.acam_config_rdbk_10[4]" BEL
        "data_engine_block.acam_config_rdbk_10[5]" BEL
        "data_engine_block.acam_config_rdbk_10[6]" BEL
        "data_engine_block.acam_config_rdbk_10[7]" BEL
        "data_engine_block.acam_config_rdbk_10[8]" BEL
        "data_engine_block.acam_config_rdbk_10[9]" BEL
        "data_engine_block.acam_config_rdbk_10[10]" BEL
        "data_engine_block.acam_config_rdbk_10[11]" BEL
        "data_engine_block.acam_config_rdbk_10[12]" BEL
        "data_engine_block.acam_config_rdbk_10[13]" BEL
        "data_engine_block.acam_config_rdbk_10[14]" BEL
        "data_engine_block.acam_config_rdbk_10[15]" BEL
        "data_engine_block.acam_config_rdbk_10[16]" BEL
        "data_engine_block.acam_config_rdbk_10[17]" BEL
        "data_engine_block.acam_config_rdbk_10[18]" BEL
        "data_engine_block.acam_config_rdbk_10[19]" BEL
        "data_engine_block.acam_config_rdbk_10[20]" BEL
        "data_engine_block.acam_config_rdbk_10[21]" BEL
        "data_engine_block.acam_config_rdbk_10[22]" BEL
        "data_engine_block.acam_config_rdbk_10[23]" BEL
        "data_engine_block.acam_config_rdbk_10[24]" BEL
        "data_engine_block.acam_config_rdbk_10[25]" BEL
        "data_engine_block.acam_config_rdbk_10[26]" BEL
        "data_engine_block.acam_config_rdbk_10[27]" BEL
        "data_engine_block.acam_config_rdbk_10[28]" BEL
        "data_engine_block.acam_config_rdbk_10[29]" BEL
        "data_engine_block.acam_config_rdbk_10[30]" BEL
        "data_engine_block.acam_config_rdbk_10[31]" BEL
        "data_engine_block.acam_config_rdbk_9[0]" BEL
        "data_engine_block.acam_config_rdbk_9[1]" BEL
        "data_engine_block.acam_config_rdbk_9[2]" BEL
        "data_engine_block.acam_config_rdbk_9[3]" BEL
        "data_engine_block.acam_config_rdbk_9[4]" BEL
        "data_engine_block.acam_config_rdbk_9[5]" BEL
        "data_engine_block.acam_config_rdbk_9[6]" BEL
        "data_engine_block.acam_config_rdbk_9[7]" BEL
        "data_engine_block.acam_config_rdbk_9[8]" BEL
        "data_engine_block.acam_config_rdbk_9[9]" BEL
        "data_engine_block.acam_config_rdbk_9[10]" BEL
        "data_engine_block.acam_config_rdbk_9[11]" BEL
        "data_engine_block.acam_config_rdbk_9[12]" BEL
        "data_engine_block.acam_config_rdbk_9[13]" BEL
        "data_engine_block.acam_config_rdbk_9[14]" BEL
        "data_engine_block.acam_config_rdbk_9[15]" BEL
        "data_engine_block.acam_config_rdbk_9[16]" BEL
        "data_engine_block.acam_config_rdbk_9[17]" BEL
        "data_engine_block.acam_config_rdbk_9[18]" BEL
        "data_engine_block.acam_config_rdbk_9[19]" BEL
        "data_engine_block.acam_config_rdbk_9[20]" BEL
        "data_engine_block.acam_config_rdbk_9[21]" BEL
        "data_engine_block.acam_config_rdbk_9[22]" BEL
        "data_engine_block.acam_config_rdbk_9[23]" BEL
        "data_engine_block.acam_config_rdbk_9[24]" BEL
        "data_engine_block.acam_config_rdbk_9[25]" BEL
        "data_engine_block.acam_config_rdbk_9[26]" BEL
        "data_engine_block.acam_config_rdbk_9[27]" BEL
        "data_engine_block.acam_config_rdbk_9[28]" BEL
        "data_engine_block.acam_config_rdbk_9[29]" BEL
        "data_engine_block.acam_config_rdbk_9[30]" BEL
        "data_engine_block.acam_config_rdbk_9[31]" BEL
        "data_engine_block.acam_config_rdbk_8[0]" BEL
        "data_engine_block.acam_config_rdbk_8[1]" BEL
        "data_engine_block.acam_config_rdbk_8[2]" BEL
        "data_engine_block.acam_config_rdbk_8[3]" BEL
        "data_engine_block.acam_config_rdbk_8[4]" BEL
        "data_engine_block.acam_config_rdbk_8[5]" BEL
        "data_engine_block.acam_config_rdbk_8[6]" BEL
        "data_engine_block.acam_config_rdbk_8[7]" BEL
        "data_engine_block.acam_config_rdbk_8[8]" BEL
        "data_engine_block.acam_config_rdbk_8[9]" BEL
        "data_engine_block.acam_config_rdbk_8[10]" BEL
        "data_engine_block.acam_config_rdbk_8[11]" BEL
        "data_engine_block.acam_config_rdbk_8[12]" BEL
        "data_engine_block.acam_config_rdbk_8[13]" BEL
        "data_engine_block.acam_config_rdbk_8[14]" BEL
        "data_engine_block.acam_config_rdbk_8[15]" BEL
        "data_engine_block.acam_config_rdbk_8[16]" BEL
        "data_engine_block.acam_config_rdbk_8[17]" BEL
        "data_engine_block.acam_config_rdbk_8[18]" BEL
        "data_engine_block.acam_config_rdbk_8[19]" BEL
        "data_engine_block.acam_config_rdbk_8[20]" BEL
        "data_engine_block.acam_config_rdbk_8[21]" BEL
        "data_engine_block.acam_config_rdbk_8[22]" BEL
        "data_engine_block.acam_config_rdbk_8[23]" BEL
        "data_engine_block.acam_config_rdbk_8[24]" BEL
        "data_engine_block.acam_config_rdbk_8[25]" BEL
        "data_engine_block.acam_config_rdbk_8[26]" BEL
        "data_engine_block.acam_config_rdbk_8[27]" BEL
        "data_engine_block.acam_config_rdbk_8[28]" BEL
        "data_engine_block.acam_config_rdbk_8[29]" BEL
        "data_engine_block.acam_config_rdbk_8[30]" BEL
        "data_engine_block.acam_config_rdbk_8[31]" BEL
        "data_engine_block.acam_config_rdbk_7[0]" BEL
        "data_engine_block.acam_config_rdbk_7[1]" BEL
        "data_engine_block.acam_config_rdbk_7[2]" BEL
        "data_engine_block.acam_config_rdbk_7[3]" BEL
        "data_engine_block.acam_config_rdbk_7[4]" BEL
        "data_engine_block.acam_config_rdbk_7[5]" BEL
        "data_engine_block.acam_config_rdbk_7[6]" BEL
        "data_engine_block.acam_config_rdbk_7[7]" BEL
        "data_engine_block.acam_config_rdbk_7[8]" BEL
        "data_engine_block.acam_config_rdbk_7[9]" BEL
        "data_engine_block.acam_config_rdbk_7[10]" BEL
        "data_engine_block.acam_config_rdbk_7[11]" BEL
        "data_engine_block.acam_config_rdbk_7[12]" BEL
        "data_engine_block.acam_config_rdbk_7[13]" BEL
        "data_engine_block.acam_config_rdbk_7[14]" BEL
        "data_engine_block.acam_config_rdbk_7[15]" BEL
        "data_engine_block.acam_config_rdbk_7[16]" BEL
        "data_engine_block.acam_config_rdbk_7[17]" BEL
        "data_engine_block.acam_config_rdbk_7[18]" BEL
        "data_engine_block.acam_config_rdbk_7[19]" BEL
        "data_engine_block.acam_config_rdbk_7[20]" BEL
        "data_engine_block.acam_config_rdbk_7[21]" BEL
        "data_engine_block.acam_config_rdbk_7[22]" BEL
        "data_engine_block.acam_config_rdbk_7[23]" BEL
        "data_engine_block.acam_config_rdbk_7[24]" BEL
        "data_engine_block.acam_config_rdbk_7[25]" BEL
        "data_engine_block.acam_config_rdbk_7[26]" BEL
        "data_engine_block.acam_config_rdbk_7[27]" BEL
        "data_engine_block.acam_config_rdbk_7[28]" BEL
        "data_engine_block.acam_config_rdbk_7[29]" BEL
        "data_engine_block.acam_config_rdbk_7[30]" BEL
        "data_engine_block.acam_config_rdbk_7[31]" BEL
        "data_engine_block.acam_config_rdbk_6[0]" BEL
        "data_engine_block.acam_config_rdbk_6[1]" BEL
        "data_engine_block.acam_config_rdbk_6[2]" BEL
        "data_engine_block.acam_config_rdbk_6[3]" BEL
        "data_engine_block.acam_config_rdbk_6[4]" BEL
        "data_engine_block.acam_config_rdbk_6[5]" BEL
        "data_engine_block.acam_config_rdbk_6[6]" BEL
        "data_engine_block.acam_config_rdbk_6[7]" BEL
        "data_engine_block.acam_config_rdbk_6[8]" BEL
        "data_engine_block.acam_config_rdbk_6[9]" BEL
        "data_engine_block.acam_config_rdbk_6[10]" BEL
        "data_engine_block.acam_config_rdbk_6[11]" BEL
        "data_engine_block.acam_config_rdbk_6[12]" BEL
        "data_engine_block.acam_config_rdbk_6[13]" BEL
        "data_engine_block.acam_config_rdbk_6[14]" BEL
        "data_engine_block.acam_config_rdbk_6[15]" BEL
        "data_engine_block.acam_config_rdbk_6[16]" BEL
        "data_engine_block.acam_config_rdbk_6[17]" BEL
        "data_engine_block.acam_config_rdbk_6[18]" BEL
        "data_engine_block.acam_config_rdbk_6[19]" BEL
        "data_engine_block.acam_config_rdbk_6[20]" BEL
        "data_engine_block.acam_config_rdbk_6[21]" BEL
        "data_engine_block.acam_config_rdbk_6[22]" BEL
        "data_engine_block.acam_config_rdbk_6[23]" BEL
        "data_engine_block.acam_config_rdbk_6[24]" BEL
        "data_engine_block.acam_config_rdbk_6[25]" BEL
        "data_engine_block.acam_config_rdbk_6[26]" BEL
        "data_engine_block.acam_config_rdbk_6[27]" BEL
        "data_engine_block.acam_config_rdbk_6[28]" BEL
        "data_engine_block.acam_config_rdbk_6[29]" BEL
        "data_engine_block.acam_config_rdbk_6[30]" BEL
        "data_engine_block.acam_config_rdbk_6[31]" BEL
        "data_engine_block.acam_config_rdbk_5[0]" BEL
        "data_engine_block.acam_config_rdbk_5[1]" BEL
        "data_engine_block.acam_config_rdbk_5[2]" BEL
        "data_engine_block.acam_config_rdbk_5[3]" BEL
        "data_engine_block.acam_config_rdbk_5[4]" BEL
        "data_engine_block.acam_config_rdbk_5[5]" BEL
        "data_engine_block.acam_config_rdbk_5[6]" BEL
        "data_engine_block.acam_config_rdbk_5[7]" BEL
        "data_engine_block.acam_config_rdbk_5[8]" BEL
        "data_engine_block.acam_config_rdbk_5[9]" BEL
        "data_engine_block.acam_config_rdbk_5[10]" BEL
        "data_engine_block.acam_config_rdbk_5[11]" BEL
        "data_engine_block.acam_config_rdbk_5[12]" BEL
        "data_engine_block.acam_config_rdbk_5[13]" BEL
        "data_engine_block.acam_config_rdbk_5[14]" BEL
        "data_engine_block.acam_config_rdbk_5[15]" BEL
        "data_engine_block.acam_config_rdbk_5[16]" BEL
        "data_engine_block.acam_config_rdbk_5[17]" BEL
        "data_engine_block.acam_config_rdbk_5[18]" BEL
        "data_engine_block.acam_config_rdbk_5[19]" BEL
        "data_engine_block.acam_config_rdbk_5[20]" BEL
        "data_engine_block.acam_config_rdbk_5[21]" BEL
        "data_engine_block.acam_config_rdbk_5[22]" BEL
        "data_engine_block.acam_config_rdbk_5[23]" BEL
        "data_engine_block.acam_config_rdbk_5[24]" BEL
        "data_engine_block.acam_config_rdbk_5[25]" BEL
        "data_engine_block.acam_config_rdbk_5[26]" BEL
        "data_engine_block.acam_config_rdbk_5[27]" BEL
        "data_engine_block.acam_config_rdbk_5[28]" BEL
        "data_engine_block.acam_config_rdbk_5[29]" BEL
        "data_engine_block.acam_config_rdbk_5[30]" BEL
        "data_engine_block.acam_config_rdbk_5[31]" BEL
        "data_engine_block.acam_config_rdbk_4[0]" BEL
        "data_engine_block.acam_config_rdbk_4[1]" BEL
        "data_engine_block.acam_config_rdbk_4[2]" BEL
        "data_engine_block.acam_config_rdbk_4[3]" BEL
        "data_engine_block.acam_config_rdbk_4[4]" BEL
        "data_engine_block.acam_config_rdbk_4[5]" BEL
        "data_engine_block.acam_config_rdbk_4[6]" BEL
        "data_engine_block.acam_config_rdbk_4[7]" BEL
        "data_engine_block.acam_config_rdbk_4[8]" BEL
        "data_engine_block.acam_config_rdbk_4[9]" BEL
        "data_engine_block.acam_config_rdbk_4[10]" BEL
        "data_engine_block.acam_config_rdbk_4[11]" BEL
        "data_engine_block.acam_config_rdbk_4[12]" BEL
        "data_engine_block.acam_config_rdbk_4[13]" BEL
        "data_engine_block.acam_config_rdbk_4[14]" BEL
        "data_engine_block.acam_config_rdbk_4[15]" BEL
        "data_engine_block.acam_config_rdbk_4[16]" BEL
        "data_engine_block.acam_config_rdbk_4[17]" BEL
        "data_engine_block.acam_config_rdbk_4[18]" BEL
        "data_engine_block.acam_config_rdbk_4[19]" BEL
        "data_engine_block.acam_config_rdbk_4[20]" BEL
        "data_engine_block.acam_config_rdbk_4[21]" BEL
        "data_engine_block.acam_config_rdbk_4[22]" BEL
        "data_engine_block.acam_config_rdbk_4[23]" BEL
        "data_engine_block.acam_config_rdbk_4[24]" BEL
        "data_engine_block.acam_config_rdbk_4[25]" BEL
        "data_engine_block.acam_config_rdbk_4[26]" BEL
        "data_engine_block.acam_config_rdbk_4[27]" BEL
        "data_engine_block.acam_config_rdbk_4[28]" BEL
        "data_engine_block.acam_config_rdbk_4[29]" BEL
        "data_engine_block.acam_config_rdbk_4[30]" BEL
        "data_engine_block.acam_config_rdbk_4[31]" BEL
        "data_engine_block.acam_config_rdbk_3[0]" BEL
        "data_engine_block.acam_config_rdbk_3[1]" BEL
        "data_engine_block.acam_config_rdbk_3[2]" BEL
        "data_engine_block.acam_config_rdbk_3[3]" BEL
        "data_engine_block.acam_config_rdbk_3[4]" BEL
        "data_engine_block.acam_config_rdbk_3[5]" BEL
        "data_engine_block.acam_config_rdbk_3[6]" BEL
        "data_engine_block.acam_config_rdbk_3[7]" BEL
        "data_engine_block.acam_config_rdbk_3[8]" BEL
        "data_engine_block.acam_config_rdbk_3[9]" BEL
        "data_engine_block.acam_config_rdbk_3[10]" BEL
        "data_engine_block.acam_config_rdbk_3[11]" BEL
        "data_engine_block.acam_config_rdbk_3[12]" BEL
        "data_engine_block.acam_config_rdbk_3[13]" BEL
        "data_engine_block.acam_config_rdbk_3[14]" BEL
        "data_engine_block.acam_config_rdbk_3[15]" BEL
        "data_engine_block.acam_config_rdbk_3[16]" BEL
        "data_engine_block.acam_config_rdbk_3[17]" BEL
        "data_engine_block.acam_config_rdbk_3[18]" BEL
        "data_engine_block.acam_config_rdbk_3[19]" BEL
        "data_engine_block.acam_config_rdbk_3[20]" BEL
        "data_engine_block.acam_config_rdbk_3[21]" BEL
        "data_engine_block.acam_config_rdbk_3[22]" BEL
        "data_engine_block.acam_config_rdbk_3[23]" BEL
        "data_engine_block.acam_config_rdbk_3[24]" BEL
        "data_engine_block.acam_config_rdbk_3[25]" BEL
        "data_engine_block.acam_config_rdbk_3[26]" BEL
        "data_engine_block.acam_config_rdbk_3[27]" BEL
        "data_engine_block.acam_config_rdbk_3[28]" BEL
        "data_engine_block.acam_config_rdbk_3[29]" BEL
        "data_engine_block.acam_config_rdbk_3[30]" BEL
        "data_engine_block.acam_config_rdbk_3[31]" BEL
        "data_engine_block.acam_config_rdbk_2[0]" BEL
        "data_engine_block.acam_config_rdbk_2[1]" BEL
        "data_engine_block.acam_config_rdbk_2[2]" BEL
        "data_engine_block.acam_config_rdbk_2[3]" BEL
        "data_engine_block.acam_config_rdbk_2[4]" BEL
        "data_engine_block.acam_config_rdbk_2[5]" BEL
        "data_engine_block.acam_config_rdbk_2[6]" BEL
        "data_engine_block.acam_config_rdbk_2[7]" BEL
        "data_engine_block.acam_config_rdbk_2[8]" BEL
        "data_engine_block.acam_config_rdbk_2[9]" BEL
        "data_engine_block.acam_config_rdbk_2[10]" BEL
        "data_engine_block.acam_config_rdbk_2[11]" BEL
        "data_engine_block.acam_config_rdbk_2[12]" BEL
        "data_engine_block.acam_config_rdbk_2[13]" BEL
        "data_engine_block.acam_config_rdbk_2[14]" BEL
        "data_engine_block.acam_config_rdbk_2[15]" BEL
        "data_engine_block.acam_config_rdbk_2[16]" BEL
        "data_engine_block.acam_config_rdbk_2[17]" BEL
        "data_engine_block.acam_config_rdbk_2[18]" BEL
        "data_engine_block.acam_config_rdbk_2[19]" BEL
        "data_engine_block.acam_config_rdbk_2[20]" BEL
        "data_engine_block.acam_config_rdbk_2[21]" BEL
        "data_engine_block.acam_config_rdbk_2[22]" BEL
        "data_engine_block.acam_config_rdbk_2[23]" BEL
        "data_engine_block.acam_config_rdbk_2[24]" BEL
        "data_engine_block.acam_config_rdbk_2[25]" BEL
        "data_engine_block.acam_config_rdbk_2[26]" BEL
        "data_engine_block.acam_config_rdbk_2[27]" BEL
        "data_engine_block.acam_config_rdbk_2[28]" BEL
        "data_engine_block.acam_config_rdbk_2[29]" BEL
        "data_engine_block.acam_config_rdbk_2[30]" BEL
        "data_engine_block.acam_config_rdbk_2[31]" BEL
        "data_engine_block.acam_config_rdbk_1[0]" BEL
        "data_engine_block.acam_config_rdbk_1[1]" BEL
        "data_engine_block.acam_config_rdbk_1[2]" BEL
        "data_engine_block.acam_config_rdbk_1[3]" BEL
        "data_engine_block.acam_config_rdbk_1[4]" BEL
        "data_engine_block.acam_config_rdbk_1[5]" BEL
        "data_engine_block.acam_config_rdbk_1[6]" BEL
        "data_engine_block.acam_config_rdbk_1[7]" BEL
        "data_engine_block.acam_config_rdbk_1[8]" BEL
        "data_engine_block.acam_config_rdbk_1[9]" BEL
        "data_engine_block.acam_config_rdbk_1[10]" BEL
        "data_engine_block.acam_config_rdbk_1[11]" BEL
        "data_engine_block.acam_config_rdbk_1[12]" BEL
        "data_engine_block.acam_config_rdbk_1[13]" BEL
        "data_engine_block.acam_config_rdbk_1[14]" BEL
        "data_engine_block.acam_config_rdbk_1[15]" BEL
        "data_engine_block.acam_config_rdbk_1[16]" BEL
        "data_engine_block.acam_config_rdbk_1[17]" BEL
        "data_engine_block.acam_config_rdbk_1[18]" BEL
        "data_engine_block.acam_config_rdbk_1[19]" BEL
        "data_engine_block.acam_config_rdbk_1[20]" BEL
        "data_engine_block.acam_config_rdbk_1[21]" BEL
        "data_engine_block.acam_config_rdbk_1[22]" BEL
        "data_engine_block.acam_config_rdbk_1[23]" BEL
        "data_engine_block.acam_config_rdbk_1[24]" BEL
        "data_engine_block.acam_config_rdbk_1[25]" BEL
        "data_engine_block.acam_config_rdbk_1[26]" BEL
        "data_engine_block.acam_config_rdbk_1[27]" BEL
        "data_engine_block.acam_config_rdbk_1[28]" BEL
        "data_engine_block.acam_config_rdbk_1[29]" BEL
        "data_engine_block.acam_config_rdbk_1[30]" BEL
        "data_engine_block.acam_config_rdbk_1[31]" BEL
        "data_engine_block.acam_config_rdbk_0[0]" BEL
        "data_engine_block.acam_config_rdbk_0[1]" BEL
        "data_engine_block.acam_config_rdbk_0[2]" BEL
        "data_engine_block.acam_config_rdbk_0[3]" BEL
        "data_engine_block.acam_config_rdbk_0[4]" BEL
        "data_engine_block.acam_config_rdbk_0[5]" BEL
        "data_engine_block.acam_config_rdbk_0[6]" BEL
        "data_engine_block.acam_config_rdbk_0[7]" BEL
        "data_engine_block.acam_config_rdbk_0[8]" BEL
        "data_engine_block.acam_config_rdbk_0[9]" BEL
        "data_engine_block.acam_config_rdbk_0[10]" BEL
        "data_engine_block.acam_config_rdbk_0[11]" BEL
        "data_engine_block.acam_config_rdbk_0[12]" BEL
        "data_engine_block.acam_config_rdbk_0[13]" BEL
        "data_engine_block.acam_config_rdbk_0[14]" BEL
        "data_engine_block.acam_config_rdbk_0[15]" BEL
        "data_engine_block.acam_config_rdbk_0[16]" BEL
        "data_engine_block.acam_config_rdbk_0[17]" BEL
        "data_engine_block.acam_config_rdbk_0[18]" BEL
        "data_engine_block.acam_config_rdbk_0[19]" BEL
        "data_engine_block.acam_config_rdbk_0[20]" BEL
        "data_engine_block.acam_config_rdbk_0[21]" BEL
        "data_engine_block.acam_config_rdbk_0[22]" BEL
        "data_engine_block.acam_config_rdbk_0[23]" BEL
        "data_engine_block.acam_config_rdbk_0[24]" BEL
        "data_engine_block.acam_config_rdbk_0[25]" BEL
        "data_engine_block.acam_config_rdbk_0[26]" BEL
        "data_engine_block.acam_config_rdbk_0[27]" BEL
        "data_engine_block.acam_config_rdbk_0[28]" BEL
        "data_engine_block.acam_config_rdbk_0[29]" BEL
        "data_engine_block.acam_config_rdbk_0[30]" BEL
        "data_engine_block.acam_config_rdbk_0[31]" BEL
        "one_second_block.s_acam_refclk[1]" BEL "data_formatting_block.mem_we"
        BEL "tdc_led_status" BEL
        "one_second_block.pulse_delayer_counter.value[0]" BEL
        "one_second_block.pulse_delayer_counter.value[1]" BEL
        "one_second_block.pulse_delayer_counter.value[2]" BEL
        "one_second_block.pulse_delayer_counter.value[3]" BEL
        "one_second_block.pulse_delayer_counter.value[4]" BEL
        "one_second_block.pulse_delayer_counter.value[5]" BEL
        "one_second_block.pulse_delayer_counter.value[6]" BEL
        "one_second_block.pulse_delayer_counter.value[7]" BEL
        "one_second_block.pulse_delayer_counter.value[8]" BEL
        "one_second_block.pulse_delayer_counter.value[9]" BEL
        "one_second_block.pulse_delayer_counter.value[10]" BEL
        "one_second_block.pulse_delayer_counter.value[11]" BEL
        "one_second_block.pulse_delayer_counter.value[12]" BEL
        "one_second_block.pulse_delayer_counter.value[13]" BEL
        "one_second_block.pulse_delayer_counter.value[14]" BEL
        "one_second_block.pulse_delayer_counter.value[15]" BEL
        "one_second_block.pulse_delayer_counter.value[16]" BEL
        "one_second_block.pulse_delayer_counter.value[17]" BEL
        "one_second_block.pulse_delayer_counter.value[18]" BEL
        "one_second_block.pulse_delayer_counter.value[19]" BEL
        "one_second_block.pulse_delayer_counter.value[20]" BEL
        "one_second_block.pulse_delayer_counter.value[21]" BEL
        "one_second_block.pulse_delayer_counter.value[22]" BEL
        "one_second_block.pulse_delayer_counter.value[23]" BEL
        "one_second_block.pulse_delayer_counter.value[24]" BEL
        "one_second_block.pulse_delayer_counter.value[25]" BEL
        "one_second_block.pulse_delayer_counter.value[26]" BEL
        "one_second_block.pulse_delayer_counter.value[27]" BEL
        "one_second_block.pulse_delayer_counter.value[28]" BEL
        "one_second_block.pulse_delayer_counter.value[29]" BEL
        "one_second_block.pulse_delayer_counter.value[30]" BEL
        "one_second_block.pulse_delayer_counter.value[31]" BEL
        "acam_timing_block.window_delayer_counter.value[0]" BEL
        "acam_timing_block.window_delayer_counter.value[1]" BEL
        "acam_timing_block.window_delayer_counter.value[2]" BEL
        "acam_timing_block.window_delayer_counter.value[3]" BEL
        "acam_timing_block.window_delayer_counter.value[4]" BEL
        "acam_timing_block.window_delayer_counter.value[5]" BEL
        "acam_timing_block.window_delayer_counter.value[6]" BEL
        "acam_timing_block.window_delayer_counter.value[7]" BEL
        "acam_timing_block.window_delayer_counter.value[8]" BEL
        "acam_timing_block.window_delayer_counter.value[9]" BEL
        "acam_timing_block.window_delayer_counter.value[10]" BEL
        "acam_timing_block.window_delayer_counter.value[11]" BEL
        "acam_timing_block.window_delayer_counter.value[12]" BEL
        "acam_timing_block.window_delayer_counter.value[13]" BEL
        "acam_timing_block.window_delayer_counter.value[14]" BEL
        "acam_timing_block.window_delayer_counter.value[15]" BEL
        "acam_timing_block.window_delayer_counter.value[16]" BEL
        "acam_timing_block.window_delayer_counter.value[17]" BEL
        "acam_timing_block.window_delayer_counter.value[18]" BEL
        "acam_timing_block.window_delayer_counter.value[19]" BEL
        "acam_timing_block.window_delayer_counter.value[20]" BEL
        "acam_timing_block.window_delayer_counter.value[21]" BEL
        "acam_timing_block.window_delayer_counter.value[22]" BEL
        "acam_timing_block.window_delayer_counter.value[23]" BEL
        "acam_timing_block.window_delayer_counter.value[24]" BEL
        "acam_timing_block.window_delayer_counter.value[25]" BEL
        "acam_timing_block.window_delayer_counter.value[26]" BEL
        "acam_timing_block.window_delayer_counter.value[27]" BEL
        "acam_timing_block.window_delayer_counter.value[28]" BEL
        "acam_timing_block.window_delayer_counter.value[29]" BEL
        "acam_timing_block.window_delayer_counter.value[30]" BEL
        "acam_timing_block.window_delayer_counter.value[31]" BEL
        "acam_timing_block.window_active_counter.value[0]" BEL
        "acam_timing_block.window_active_counter.value[1]" BEL
        "acam_timing_block.window_active_counter.value[2]" BEL
        "acam_timing_block.window_active_counter.value[3]" BEL
        "acam_timing_block.window_active_counter.value[4]" BEL
        "acam_timing_block.window_active_counter.value[5]" BEL
        "acam_timing_block.window_active_counter.value[6]" BEL
        "acam_timing_block.window_active_counter.value[7]" BEL
        "acam_timing_block.window_active_counter.value[8]" BEL
        "acam_timing_block.window_active_counter.value[9]" BEL
        "acam_timing_block.window_active_counter.value[10]" BEL
        "acam_timing_block.window_active_counter.value[11]" BEL
        "acam_timing_block.window_active_counter.value[12]" BEL
        "acam_timing_block.window_active_counter.value[13]" BEL
        "acam_timing_block.window_active_counter.value[14]" BEL
        "acam_timing_block.window_active_counter.value[15]" BEL
        "acam_timing_block.window_active_counter.value[16]" BEL
        "acam_timing_block.window_active_counter.value[17]" BEL
        "acam_timing_block.window_active_counter.value[18]" BEL
        "acam_timing_block.window_active_counter.value[19]" BEL
        "acam_timing_block.window_active_counter.value[20]" BEL
        "acam_timing_block.window_active_counter.value[21]" BEL
        "acam_timing_block.window_active_counter.value[22]" BEL
        "acam_timing_block.window_active_counter.value[23]" BEL
        "acam_timing_block.window_active_counter.value[24]" BEL
        "acam_timing_block.window_active_counter.value[25]" BEL
        "acam_timing_block.window_active_counter.value[26]" BEL
        "acam_timing_block.window_active_counter.value[27]" BEL
        "acam_timing_block.window_active_counter.value[28]" BEL
        "acam_timing_block.window_active_counter.value[29]" BEL
        "acam_timing_block.window_active_counter.value[30]" BEL
        "acam_timing_block.window_active_counter.value[31]" BEL
        "tdc_led_blink_counter.value[0]" BEL "tdc_led_blink_counter.value[1]"
        BEL "tdc_led_blink_counter.value[2]" BEL
        "tdc_led_blink_counter.value[3]" BEL "tdc_led_blink_counter.value[4]"
        BEL "tdc_led_blink_counter.value[5]" BEL
        "tdc_led_blink_counter.value[6]" BEL "tdc_led_blink_counter.value[7]"
        BEL "tdc_led_blink_counter.value[8]" BEL
        "tdc_led_blink_counter.value[9]" BEL "tdc_led_blink_counter.value[10]"
        BEL "tdc_led_blink_counter.value[11]" BEL
        "tdc_led_blink_counter.value[12]" BEL
        "tdc_led_blink_counter.value[13]" BEL
        "tdc_led_blink_counter.value[14]" BEL
        "tdc_led_blink_counter.value[15]" BEL
        "tdc_led_blink_counter.value[16]" BEL
        "tdc_led_blink_counter.value[17]" BEL
        "tdc_led_blink_counter.value[18]" BEL
        "tdc_led_blink_counter.value[19]" BEL
        "tdc_led_blink_counter.value[20]" BEL
        "tdc_led_blink_counter.value[21]" BEL
        "tdc_led_blink_counter.value[22]" BEL
        "tdc_led_blink_counter.value[23]" BEL
        "tdc_led_blink_counter.value[24]" BEL
        "tdc_led_blink_counter.value[25]" BEL
        "tdc_led_blink_counter.value[26]" BEL
        "tdc_led_blink_counter.value[27]" BEL
        "tdc_led_blink_counter.value[28]" BEL
        "tdc_led_blink_counter.value[29]" BEL
        "tdc_led_blink_counter.value[30]" BEL
        "tdc_led_blink_counter.value[31]" BEL
        "start_retrigger_block.retrig_nb_counter.value[0]" BEL
        "start_retrigger_block.retrig_nb_counter.value[1]" BEL
        "start_retrigger_block.retrig_nb_counter.value[2]" BEL
        "start_retrigger_block.retrig_nb_counter.value[3]" BEL
        "start_retrigger_block.retrig_nb_counter.value[4]" BEL
        "start_retrigger_block.retrig_nb_counter.value[5]" BEL
        "start_retrigger_block.retrig_nb_counter.value[6]" BEL
        "start_retrigger_block.retrig_nb_counter.value[7]" BEL
        "start_retrigger_block.retrig_nb_counter.value[8]" BEL
        "start_retrigger_block.retrig_nb_counter.value[9]" BEL
        "start_retrigger_block.retrig_nb_counter.value[10]" BEL
        "start_retrigger_block.retrig_nb_counter.value[11]" BEL
        "start_retrigger_block.retrig_nb_counter.value[12]" BEL
        "start_retrigger_block.retrig_nb_counter.value[13]" BEL
        "start_retrigger_block.retrig_nb_counter.value[14]" BEL
        "start_retrigger_block.retrig_nb_counter.value[15]" BEL
        "start_retrigger_block.retrig_nb_counter.value[16]" BEL
        "start_retrigger_block.retrig_nb_counter.value[17]" BEL
        "start_retrigger_block.retrig_nb_counter.value[18]" BEL
        "start_retrigger_block.retrig_nb_counter.value[19]" BEL
        "start_retrigger_block.retrig_nb_counter.value[20]" BEL
        "start_retrigger_block.retrig_nb_counter.value[21]" BEL
        "start_retrigger_block.retrig_nb_counter.value[22]" BEL
        "start_retrigger_block.retrig_nb_counter.value[23]" BEL
        "start_retrigger_block.retrig_nb_counter.value[24]" BEL
        "start_retrigger_block.retrig_nb_counter.value[25]" BEL
        "start_retrigger_block.retrig_nb_counter.value[26]" BEL
        "start_retrigger_block.retrig_nb_counter.value[27]" BEL
        "start_retrigger_block.retrig_nb_counter.value[28]" BEL
        "start_retrigger_block.retrig_nb_counter.value[29]" BEL
        "start_retrigger_block.retrig_nb_counter.value[30]" BEL
        "start_retrigger_block.retrig_nb_counter.value[31]" BEL
        "start_retrigger_block.roll_over_counter.value[0]" BEL
        "start_retrigger_block.roll_over_counter.value[1]" BEL
        "start_retrigger_block.roll_over_counter.value[2]" BEL
        "start_retrigger_block.roll_over_counter.value[3]" BEL
        "start_retrigger_block.roll_over_counter.value[4]" BEL
        "start_retrigger_block.roll_over_counter.value[5]" BEL
        "start_retrigger_block.roll_over_counter.value[6]" BEL
        "start_retrigger_block.roll_over_counter.value[7]" BEL
        "start_retrigger_block.roll_over_counter.value[8]" BEL
        "start_retrigger_block.roll_over_counter.value[9]" BEL
        "start_retrigger_block.roll_over_counter.value[10]" BEL
        "start_retrigger_block.roll_over_counter.value[11]" BEL
        "start_retrigger_block.roll_over_counter.value[12]" BEL
        "start_retrigger_block.roll_over_counter.value[13]" BEL
        "start_retrigger_block.roll_over_counter.value[14]" BEL
        "start_retrigger_block.roll_over_counter.value[15]" BEL
        "start_retrigger_block.roll_over_counter.value[16]" BEL
        "start_retrigger_block.roll_over_counter.value[17]" BEL
        "start_retrigger_block.roll_over_counter.value[18]" BEL
        "start_retrigger_block.roll_over_counter.value[19]" BEL
        "start_retrigger_block.roll_over_counter.value[20]" BEL
        "start_retrigger_block.roll_over_counter.value[21]" BEL
        "start_retrigger_block.roll_over_counter.value[22]" BEL
        "start_retrigger_block.roll_over_counter.value[23]" BEL
        "start_retrigger_block.roll_over_counter.value[24]" BEL
        "start_retrigger_block.roll_over_counter.value[25]" BEL
        "start_retrigger_block.roll_over_counter.value[26]" BEL
        "start_retrigger_block.roll_over_counter.value[27]" BEL
        "start_retrigger_block.roll_over_counter.value[28]" BEL
        "start_retrigger_block.roll_over_counter.value[29]" BEL
        "start_retrigger_block.roll_over_counter.value[30]" BEL
        "start_retrigger_block.roll_over_counter.value[31]" BEL
        "one_second_block.local_utc[0]" BEL "one_second_block.local_utc[1]"
        BEL "one_second_block.local_utc[2]" BEL
        "one_second_block.local_utc[3]" BEL "one_second_block.local_utc[4]"
        BEL "one_second_block.local_utc[5]" BEL
        "one_second_block.local_utc[6]" BEL "one_second_block.local_utc[7]"
        BEL "one_second_block.local_utc[8]" BEL
        "one_second_block.local_utc[9]" BEL "one_second_block.local_utc[10]"
        BEL "one_second_block.local_utc[11]" BEL
        "one_second_block.local_utc[12]" BEL "one_second_block.local_utc[13]"
        BEL "one_second_block.local_utc[14]" BEL
        "one_second_block.local_utc[15]" BEL "one_second_block.local_utc[16]"
        BEL "one_second_block.local_utc[17]" BEL
        "one_second_block.local_utc[18]" BEL "one_second_block.local_utc[19]"
        BEL "one_second_block.local_utc[20]" BEL
        "one_second_block.local_utc[21]" BEL "one_second_block.local_utc[22]"
        BEL "one_second_block.local_utc[23]" BEL
        "one_second_block.local_utc[24]" BEL "one_second_block.local_utc[25]"
        BEL "one_second_block.local_utc[26]" BEL
        "one_second_block.local_utc[27]" BEL "one_second_block.local_utc[28]"
        BEL "one_second_block.local_utc[29]" BEL
        "one_second_block.local_utc[30]" BEL "one_second_block.local_utc[31]"
        BEL "one_second_block.pulse_delayer_counter.count_done" BEL
        "acam_timing_block.window_delayer_counter.count_done" BEL
        "acam_timing_block.start_from_fpga" BEL
        "acam_data_block.acam_data_st[0]" BEL
        "acam_data_block.acam_data_st[1]" BEL
        "acam_data_block.acam_data_st[2]" BEL
        "acam_data_block.acam_data_st[3]" BEL
        "acam_data_block.acam_data_st[4]" BEL
        "acam_data_block.acam_data_st[5]" BEL
        "circular_buffer_block.class_ack" BEL
        "circular_buffer_block.wb_pipelined_st[1]" BEL
        "circular_buffer_block.wb_pipelined_st[0]" BEL
        "tdc_led_blink_counter.count_done" BEL
        "data_formatting_block.wr_pointer[1]" BEL
        "data_formatting_block.wr_pointer[0]" BEL
        "data_formatting_block.wr_pointer[16]" BEL
        "data_formatting_block.wr_pointer[15]" BEL
        "data_formatting_block.wr_pointer[14]" BEL
        "data_formatting_block.wr_pointer[13]" BEL
        "data_formatting_block.wr_pointer[12]" BEL
        "data_formatting_block.wr_pointer[11]" BEL
        "data_formatting_block.wr_pointer[10]" BEL
        "data_formatting_block.wr_pointer[9]" BEL
        "data_formatting_block.wr_pointer[8]" BEL
        "data_formatting_block.wr_pointer[7]" BEL
        "data_formatting_block.wr_pointer[6]" BEL
        "data_formatting_block.wr_pointer[5]" BEL
        "data_formatting_block.wr_pointer[4]" BEL
        "data_formatting_block.wr_pointer[3]" BEL
        "data_formatting_block.wr_pointer[2]" BEL
        "data_formatting_block.wr_pointer[31]" BEL
        "data_formatting_block.wr_pointer[30]" BEL
        "data_formatting_block.wr_pointer[29]" BEL
        "data_formatting_block.wr_pointer[28]" BEL
        "data_formatting_block.wr_pointer[27]" BEL
        "data_formatting_block.wr_pointer[26]" BEL
        "data_formatting_block.wr_pointer[25]" BEL
        "data_formatting_block.wr_pointer[24]" BEL
        "data_formatting_block.wr_pointer[23]" BEL
        "data_formatting_block.wr_pointer[22]" BEL
        "data_formatting_block.wr_pointer[21]" BEL
        "data_formatting_block.wr_pointer[20]" BEL
        "data_formatting_block.wr_pointer[19]" BEL
        "data_formatting_block.wr_pointer[18]" BEL
        "data_formatting_block.wr_pointer[17]" BEL
        "data_engine_block.engine_st[8]" BEL "data_engine_block.engine_st[9]"
        BEL "data_engine_block.engine_st[0]" BEL
        "data_engine_block.engine_st[1]" BEL "data_engine_block.engine_st[2]"
        BEL "data_engine_block.engine_st[3]" BEL
        "data_engine_block.engine_st[4]" BEL "data_engine_block.engine_st[5]"
        BEL "data_engine_block.engine_st[6]" BEL
        "data_engine_block.engine_st[7]" BEL
        "data_engine_block.engine_st_i[10]" BEL
        "reg_control_block.clear_ctrl_reg" BEL
        "start_retrigger_block.retrig_period_counter.value[31]" BEL
        "start_retrigger_block.retrig_period_counter.value[30]" BEL
        "start_retrigger_block.retrig_period_counter.value[29]" BEL
        "start_retrigger_block.retrig_period_counter.value[28]" BEL
        "start_retrigger_block.retrig_period_counter.value[27]" BEL
        "start_retrigger_block.retrig_period_counter.value[26]" BEL
        "start_retrigger_block.retrig_period_counter.value[25]" BEL
        "start_retrigger_block.retrig_period_counter.value[24]" BEL
        "start_retrigger_block.retrig_period_counter.value[23]" BEL
        "start_retrigger_block.retrig_period_counter.value[22]" BEL
        "start_retrigger_block.retrig_period_counter.value[21]" BEL
        "start_retrigger_block.retrig_period_counter.value[20]" BEL
        "start_retrigger_block.retrig_period_counter.value[19]" BEL
        "start_retrigger_block.retrig_period_counter.value[18]" BEL
        "start_retrigger_block.retrig_period_counter.value[17]" BEL
        "start_retrigger_block.retrig_period_counter.value[16]" BEL
        "start_retrigger_block.retrig_period_counter.value[15]" BEL
        "start_retrigger_block.retrig_period_counter.value[14]" BEL
        "start_retrigger_block.retrig_period_counter.value[13]" BEL
        "start_retrigger_block.retrig_period_counter.value[12]" BEL
        "start_retrigger_block.retrig_period_counter.value[11]" BEL
        "start_retrigger_block.retrig_period_counter.value[10]" BEL
        "start_retrigger_block.retrig_period_counter.value[9]" BEL
        "start_retrigger_block.retrig_period_counter.value[8]" BEL
        "start_retrigger_block.retrig_period_counter.value[7]" BEL
        "start_retrigger_block.retrig_period_counter.value[6]" BEL
        "start_retrigger_block.retrig_period_counter.value[5]" BEL
        "start_retrigger_block.retrig_period_counter.value[4]" BEL
        "start_retrigger_block.retrig_period_counter.value[3]" BEL
        "start_retrigger_block.retrig_period_counter.value[2]" BEL
        "start_retrigger_block.retrig_period_counter.value[1]" BEL
        "start_retrigger_block.retrig_period_counter.value[0]" BEL
        "start_retrigger_block.retrig_period_counter.count_done" BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.ack_sreg_0[1]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.ack_sreg[2]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.ack_sreg[3]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.ack_sreg[4]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.ack_sreg[5]"
        BEL "spec_aux5_o_1_oreg" BEL "data_engine_block.config_adr_counter[7]"
        BEL "data_engine_block.config_adr_counter[6]" BEL
        "data_engine_block.config_adr_counter[5]" BEL
        "data_engine_block.config_adr_counter[4]" BEL
        "data_engine_block.config_adr_counter[3]" BEL
        "data_engine_block.config_adr_counter[2]" BEL
        "data_engine_block.config_adr_counter[1]" BEL
        "data_engine_block.config_adr_counter[0]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[31]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[30]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[29]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[28]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[27]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[26]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[25]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[24]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[23]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[22]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[21]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[20]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[19]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[18]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[17]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[16]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[15]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[14]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[13]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[12]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[11]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[10]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[9]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[8]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[7]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[6]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[5]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[4]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[3]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[2]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[1]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[0]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt[31]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt[30]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt[29]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt[28]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt[27]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt[26]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt[25]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt[24]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt[23]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt[22]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt[21]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt[20]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt[19]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt[18]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt[17]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt[16]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt[15]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt[14]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt[13]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt[12]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt[11]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt[10]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt[9]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt[8]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt[7]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt[6]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt[5]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt[4]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt[3]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt[2]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt[1]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt[0]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt[31]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt[30]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt[29]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt[28]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt[27]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt[26]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt[25]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt[24]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt[23]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt[22]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt[21]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt[20]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt[19]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt[18]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt[17]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt[16]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt[15]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt[14]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt[13]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt[12]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt[11]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt[10]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt[9]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt[8]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt[7]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt[6]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt[5]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt[4]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt[3]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt[2]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt[1]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt[0]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt[31]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt[30]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt[29]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt[28]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt[27]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt[26]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt[25]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt[24]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt[23]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt[22]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt[21]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt[20]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt[19]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt[18]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt[17]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt[16]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt[15]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt[14]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt[13]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt[12]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt[11]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt[10]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt[9]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt[8]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt[7]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt[6]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt[5]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt[4]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt[3]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt[2]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt[1]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt[0]" BEL
        "one_second_block.clock_periods_counter.value[31]" BEL
        "one_second_block.clock_periods_counter.value[30]" BEL
        "one_second_block.clock_periods_counter.value[29]" BEL
        "one_second_block.clock_periods_counter.value[28]" BEL
        "one_second_block.clock_periods_counter.value[27]" BEL
        "one_second_block.clock_periods_counter.value[26]" BEL
        "one_second_block.clock_periods_counter.value[25]" BEL
        "one_second_block.clock_periods_counter.value[24]" BEL
        "one_second_block.clock_periods_counter.value[23]" BEL
        "one_second_block.clock_periods_counter.value[22]" BEL
        "one_second_block.clock_periods_counter.value[21]" BEL
        "one_second_block.clock_periods_counter.value[20]" BEL
        "one_second_block.clock_periods_counter.value[19]" BEL
        "one_second_block.clock_periods_counter.value[18]" BEL
        "one_second_block.clock_periods_counter.value[17]" BEL
        "one_second_block.clock_periods_counter.value[16]" BEL
        "one_second_block.clock_periods_counter.value[15]" BEL
        "one_second_block.clock_periods_counter.value[14]" BEL
        "one_second_block.clock_periods_counter.value[13]" BEL
        "one_second_block.clock_periods_counter.value[12]" BEL
        "one_second_block.clock_periods_counter.value[11]" BEL
        "one_second_block.clock_periods_counter.value[10]" BEL
        "one_second_block.clock_periods_counter.value[9]" BEL
        "one_second_block.clock_periods_counter.value[8]" BEL
        "one_second_block.clock_periods_counter.value[7]" BEL
        "one_second_block.clock_periods_counter.value[6]" BEL
        "one_second_block.clock_periods_counter.value[5]" BEL
        "one_second_block.clock_periods_counter.value[4]" BEL
        "one_second_block.clock_periods_counter.value[3]" BEL
        "one_second_block.clock_periods_counter.value[2]" BEL
        "one_second_block.clock_periods_counter.value[1]" BEL
        "one_second_block.clock_periods_counter.value[0]" BEL
        "reg_control_block.control_register[9]" BEL
        "one_second_block.onesec_counter_en" BEL "tdc_led_trig3_o" BEL
        "tdc_led_trig2_o" BEL "tdc_led_trig1_o" BEL "tdc_led_status_o" BEL
        "spec_led_green_o" BEL "spec_aux5_o_1" BEL "term_en_5_o" BEL
        "term_en_4_o" BEL "term_en_3_o" BEL "term_en_2_o" BEL "term_en_1_o"
        BEL "mute_inputs_o" BEL "spec_led_red_o" BEL "tdc_led_trig5_o" BEL
        "tdc_led_trig4_o" BEL "data_formatting_block.dacapo_flag" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_sel_o_1[0]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_adr_o_1[29]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_adr_o_1[28]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_adr_o_1[27]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_adr_o_1[26]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_adr_o_1[25]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_adr_o_1[24]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_adr_o_1[23]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_adr_o_1[22]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_adr_o_1[21]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_adr_o_1[20]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_adr_o_1[19]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_adr_o_1[18]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_adr_o_1[17]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_adr_o_1[16]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_adr_o_1[15]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_adr_o_1[14]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_adr_o_1[13]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_adr_o_1[12]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_adr_o_1[11]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_adr_o_1[10]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_adr_o_1[9]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_adr_o_1[8]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_adr_o_1[7]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_adr_o_1[6]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_adr_o_1[5]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_adr_o_1[4]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_adr_o_1[3]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_adr_o_1[2]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_adr_o_1[1]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_adr_o_1[0]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_dat_o[31]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_dat_o[30]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_dat_o[29]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_dat_o[28]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_dat_o[27]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_dat_o[26]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_dat_o[25]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_dat_o[24]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_dat_o[23]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_dat_o[22]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_dat_o[21]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_dat_o[20]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_dat_o[19]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_dat_o[18]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_dat_o[17]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_dat_o[16]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_dat_o[15]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_dat_o[14]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_dat_o[13]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_dat_o[12]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_dat_o[11]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_dat_o[10]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_dat_o[9]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_dat_o[8]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_dat_o[7]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_dat_o[6]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_dat_o[5]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_dat_o[4]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_dat_o[3]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_dat_o[2]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_dat_o[1]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_dat_o[0]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_cyc_t" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_dma_sel_o_1[0]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_dma_adr_o[31]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_dma_adr_o[30]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_dma_adr_o[29]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_dma_adr_o[28]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_dma_adr_o[27]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_dma_adr_o[26]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_dma_adr_o[25]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_dma_adr_o[24]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_dma_adr_o[23]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_dma_adr_o[22]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_dma_adr_o[21]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_dma_adr_o[20]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_dma_adr_o[19]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_dma_adr_o[18]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_dma_adr_o[17]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_dma_adr_o[16]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_dma_adr_o[15]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_dma_adr_o[14]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_dma_adr_o[13]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_dma_adr_o[12]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_dma_adr_o[11]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_dma_adr_o[10]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_dma_adr_o[9]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_dma_adr_o[8]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_dma_adr_o[7]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_dma_adr_o[6]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_dma_adr_o[5]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_dma_adr_o[4]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_dma_adr_o[3]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_dma_adr_o[2]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_dma_adr_o[1]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_dma_adr_o[0]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_dma_cyc_t" BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.ack_in_progress"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.ack_sreg[0]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_write[31]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_write[30]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_write[29]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_write[28]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_write[27]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_write[26]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_write[25]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_write[24]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_write[23]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_write[22]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_write[21]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_write[20]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_write[19]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_write[18]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_write[17]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_write[16]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_write[15]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_write[14]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_write[13]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_write[12]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_write[11]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_write[10]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_write[9]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_write[8]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_write[7]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_write[6]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_write[5]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_write[4]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_write[3]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_write[2]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_write[1]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_write[0]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_write[31]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_write[30]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_write[29]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_write[28]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_write[27]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_write[26]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_write[25]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_write[24]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_write[23]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_write[22]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_write[21]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_write[20]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_write[19]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_write[18]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_write[17]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_write[16]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_write[15]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_write[14]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_write[13]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_write[12]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_write[11]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_write[10]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_write[9]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_write[8]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_write[7]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_write[6]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_write[5]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_write[4]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_write[3]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_write[2]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_write[1]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_write[0]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_write[31]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_write[30]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_write[29]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_write[28]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_write[27]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_write[26]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_write[25]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_write[24]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_write[23]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_write[22]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_write[21]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_write[20]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_write[19]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_write[18]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_write[17]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_write[16]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_write[15]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_write[14]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_write[13]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_write[12]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_write[11]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_write[10]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_write[9]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_write[8]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_write[7]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_write[6]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_write[5]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_write[4]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_write[3]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_write[2]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_write[1]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_write[0]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_write[31]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_write[30]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_write[29]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_write[28]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_write[27]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_write[26]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_write[25]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_write[24]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_write[23]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_write[22]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_write[21]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_write[20]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_write[19]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_write[18]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_write[17]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_write[16]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_write[15]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_write[14]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_write[13]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_write[12]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_write[11]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_write[10]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_write[9]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_write[8]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_write[7]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_write[6]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_write[5]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_write[4]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_write[3]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_write[2]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_write[1]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_write[0]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_write[31]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_write[30]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_write[29]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_write[28]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_write[27]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_write[26]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_write[25]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_write[24]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_write[23]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_write[22]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_write[21]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_write[20]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_write[19]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_write[18]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_write[17]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_write[16]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_write[15]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_write[14]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_write[13]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_write[12]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_write[11]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_write[10]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_write[9]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_write[8]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_write[7]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_write[6]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_write[5]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_write[4]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_write[3]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_write[2]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_write[1]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_write[0]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_write[31]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_write[30]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_write[29]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_write[28]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_write[27]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_write[26]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_write[25]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_write[24]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_write[23]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_write[22]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_write[21]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_write[20]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_write[19]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_write[18]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_write[17]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_write[16]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_write[15]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_write[14]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_write[13]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_write[12]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_write[11]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_write[10]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_write[9]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_write[8]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_write[7]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_write[6]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_write[5]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_write[4]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_write[3]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_write[2]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_write[1]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_write[0]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_write[31]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_write[30]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_write[29]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_write[28]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_write[27]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_write[26]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_write[25]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_write[24]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_write[23]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_write[22]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_write[21]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_write[20]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_write[19]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_write[18]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_write[17]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_write[16]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_write[15]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_write[14]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_write[13]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_write[12]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_write[11]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_write[10]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_write[9]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_write[8]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_write[7]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_write[6]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_write[5]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_write[4]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_write[3]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_write[2]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_write[1]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_write[0]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_write[31]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_write[30]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_write[29]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_write[28]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_write[27]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_write[26]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_write[25]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_write[24]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_write[23]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_write[22]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_write[21]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_write[20]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_write[19]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_write[18]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_write[17]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_write[16]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_write[15]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_write[14]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_write[13]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_write[12]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_write[11]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_write[10]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_write[9]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_write[8]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_write[7]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_write[6]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_write[5]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_write[4]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_write[3]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_write[2]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_write[1]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_write[0]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_rwsel"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_rwsel"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_rwsel"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_rwsel"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_rwsel"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_rwsel"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_rwsel"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_rwsel"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_stat_rwsel"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_lw"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_lw_delay"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_lw_read_in_progress"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_lw"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_lw_delay"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_lw_read_in_progress"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_lw"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_lw_delay"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_lw_read_in_progress"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_lw"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_lw_delay"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_lw_read_in_progress"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_lw"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_lw_delay"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_lw_read_in_progress"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_lw"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_lw_delay"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_lw_read_in_progress"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_lw"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_lw_delay"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_lw_read_in_progress"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_lw"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_lw_delay"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_lw_read_in_progress"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_stat_lw"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_stat_lw_delay"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_stat_lw_read_in_progress"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg[31]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg[30]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg[29]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg[28]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg[27]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg[26]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg[25]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg[24]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg[23]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg[22]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg[21]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg[20]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg[19]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg[18]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg[17]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg[16]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg[15]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg[14]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg[13]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg[12]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg[11]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg[10]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg[9]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg[8]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg[7]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg[6]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg[5]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg[4]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg[3]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg[2]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg[1]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg[0]"
        BEL "gnum_interface_block.cmp_wbmaster32.wb_ack_t" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_periph_addr[0]" BEL
        "gnum_interface_block.cmp_wbmaster32.wishbone_current_state[1]" BEL
        "gnum_interface_block.cmp_wbmaster32.wishbone_current_state[0]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[8]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[7]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[6]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[5]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[4]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[3]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[2]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[1]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[0]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[23]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[22]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[21]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[20]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[19]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[18]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[17]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[16]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[15]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[14]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[13]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[12]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[11]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[10]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[9]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[31]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[30]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[29]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[28]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[27]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[26]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[25]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[24]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_stb_t" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_we_t" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_adr_t[18]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_adr_t[17]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_adr_t[16]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_adr_t[15]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_adr_t[14]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_adr_t[13]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_adr_t[12]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_adr_t[11]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_adr_t[10]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_adr_t[9]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_adr_t[8]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_adr_t[7]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_adr_t[6]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_adr_t[5]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_adr_t[4]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_adr_t[3]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_adr_t[2]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_adr_t[1]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_adr_t[0]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_o_t[31]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_o_t[30]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_o_t[29]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_o_t[28]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_o_t[27]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_o_t[26]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_o_t[25]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_o_t[24]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_o_t[23]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_o_t[22]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_o_t[21]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_o_t[20]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_o_t[19]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_o_t[18]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_o_t[17]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_o_t[16]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_o_t[15]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_o_t[14]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_o_t[13]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_o_t[12]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_o_t[11]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_o_t[10]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_o_t[9]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_o_t[8]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_o_t[7]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_o_t[6]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_o_t[5]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_o_t[4]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_o_t[3]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_o_t[2]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_o_t[1]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_o_t[0]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_rd" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_cyc_t" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_wr" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din[31]" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din[30]" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din[29]" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din[28]" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din[27]" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din[26]" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din[25]" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din[24]" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din[23]" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din[22]" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din[21]" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din[20]" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din[19]" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din[18]" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din[17]" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din[16]" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din[15]" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din[14]" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din[13]" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din[12]" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din[11]" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din[10]" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din[9]" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din[8]" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din[7]" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din[6]" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din[5]" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din[4]" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din[3]" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din[2]" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din[1]" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din[0]" BEL
        "clks_rsts_mgment.gral_incr" BEL "acam_data_block.acam_data_st_i[6]"
        BEL "one_second_block.s_acam_refclk[3]" BEL "acam_data_block.ef1" BEL
        "acam_data_block.ef2" BEL "acam_timing_block.int_flag_r[2]" BEL
        "acam_data_block.lf1" BEL "acam_data_block.lf2";
PIN "clks_rsts_mgment.general_poreset.value[31:0]_pins<92>" = BEL
        "clks_rsts_mgment.general_poreset.value[31:0]" PINNAME CLK;
PIN "spec_led_blink_counter.value[31:0]_pins<92>" = BEL
        "spec_led_blink_counter.value[31:0]" PINNAME CLK;
PIN "spec_led_period_counter.value[31:0]_pins<92>" = BEL
        "spec_led_period_counter.value[31:0]" PINNAME CLK;
PIN clks_rsts_mgment.un7_word_being_sent_0_0_pins<26> = BEL
        "clks_rsts_mgment.un7_word_being_sent_0_0" PINNAME CLKAWRCLK;
TIMEGRP spec_clk_i = BEL "clks_rsts_mgment.spec_clk_gbuf" BEL
        "clks_rsts_mgment.general_poreset.count_done" BEL
        "clks_rsts_mgment.bit_index[0]" BEL "clks_rsts_mgment.bit_index[1]"
        BEL "clks_rsts_mgment.bit_index[2]" BEL
        "clks_rsts_mgment.bit_index[3]" BEL "clks_rsts_mgment.pll_sclk" BEL
        "spec_led_red" PIN
        "clks_rsts_mgment.general_poreset.value[31:0]_pins<92>" PIN
        "spec_led_blink_counter.value[31:0]_pins<92>" PIN
        "spec_led_period_counter.value[31:0]_pins<92>" BEL
        "clks_rsts_mgment.pll_sclk_oreg" PIN
        "clks_rsts_mgment.un7_word_being_sent_0_0_pins<26>" BEL
        "spec_aux3_o_1_oreg" BEL "spec_aux3_o_1" BEL
        "spec_led_blink_counter.count_done" BEL
        "spec_led_period_counter.count_done" BEL
        "clks_rsts_mgment.pll_init_st_i[4]" BEL
        "clks_rsts_mgment.pll_init_st[1]" BEL
        "clks_rsts_mgment.pll_init_st[2]" BEL
        "clks_rsts_mgment.pll_init_st[3]" BEL "clks_rsts_mgment.byte_index[6]"
        BEL "clks_rsts_mgment.byte_index[5]" BEL
        "clks_rsts_mgment.byte_index[4]" BEL "clks_rsts_mgment.byte_index[3]"
        BEL "clks_rsts_mgment.byte_index[2]" BEL
        "clks_rsts_mgment.byte_index[1]" BEL "clks_rsts_mgment.byte_index[0]";
PIN gnum_interface_block.cmp_clk_in.iodelay_m_pins<7> = BEL
        "gnum_interface_block.cmp_clk_in.iodelay_m" PINNAME IOCLK0;
PIN
        gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.14.loop3.iserdes_m_pins<2>
        = BEL
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.14.loop3.iserdes_m"
        PINNAME CLK0;
PIN
        gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.1.loop3.iserdes_m_pins<2>
        = BEL
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.1.loop3.iserdes_m"
        PINNAME CLK0;
PIN
        gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.0.loop3.iserdes_m_pins<2>
        = BEL
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.0.loop3.iserdes_m"
        PINNAME CLK0;
PIN
        gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.12.loop3.iserdes_m_pins<2>
        = BEL
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.12.loop3.iserdes_m"
        PINNAME CLK0;
PIN
        gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.5.loop3.iserdes_m_pins<2>
        = BEL
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.5.loop3.iserdes_m"
        PINNAME CLK0;
PIN
        gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.10.loop3.iserdes_m_pins<2>
        = BEL
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.10.loop3.iserdes_m"
        PINNAME CLK0;
PIN
        gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.15.loop3.iserdes_m_pins<2>
        = BEL
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.15.loop3.iserdes_m"
        PINNAME CLK0;
PIN
        gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.11.loop3.iserdes_m_pins<2>
        = BEL
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.11.loop3.iserdes_m"
        PINNAME CLK0;
PIN
        gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.8.loop3.iserdes_m_pins<2>
        = BEL
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.8.loop3.iserdes_m"
        PINNAME CLK0;
PIN
        gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.7.loop3.iserdes_m_pins<2>
        = BEL
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.7.loop3.iserdes_m"
        PINNAME CLK0;
PIN
        gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.3.loop3.iserdes_m_pins<2>
        = BEL
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.3.loop3.iserdes_m"
        PINNAME CLK0;
PIN
        gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.4.loop3.iserdes_m_pins<2>
        = BEL
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.4.loop3.iserdes_m"
        PINNAME CLK0;
PIN
        gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.6.loop3.iserdes_m_pins<2>
        = BEL
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.6.loop3.iserdes_m"
        PINNAME CLK0;
PIN
        gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.2.loop3.iserdes_m_pins<2>
        = BEL
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.2.loop3.iserdes_m"
        PINNAME CLK0;
PIN
        gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.9.loop3.iserdes_m_pins<2>
        = BEL
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.9.loop3.iserdes_m"
        PINNAME CLK0;
PIN
        gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.13.loop3.iserdes_m_pins<2>
        = BEL
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.13.loop3.iserdes_m"
        PINNAME CLK0;
PIN
        gnum_interface_block.cmp_p2l_des.cmp_dframe_in.loop0.0.loop3.iserdes_m_pins<2>
        = BEL
        "gnum_interface_block.cmp_p2l_des.cmp_dframe_in.loop0.0.loop3.iserdes_m"
        PINNAME CLK0;
PIN
        gnum_interface_block.cmp_p2l_des.cmp_valid_in.loop0.0.loop3.iserdes_m_pins<2>
        = BEL
        "gnum_interface_block.cmp_p2l_des.cmp_valid_in.loop0.0.loop3.iserdes_m"
        PINNAME CLK0;
PIN
        gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.15.loop3.oserdes_m_pins<0>
        = BEL
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.15.loop3.oserdes_m"
        PINNAME CLK0;
PIN
        gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.13.loop3.oserdes_m_pins<0>
        = BEL
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.13.loop3.oserdes_m"
        PINNAME CLK0;
PIN
        gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.4.loop3.oserdes_m_pins<0>
        = BEL
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.4.loop3.oserdes_m"
        PINNAME CLK0;
PIN
        gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.3.loop3.oserdes_m_pins<0>
        = BEL
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.3.loop3.oserdes_m"
        PINNAME CLK0;
PIN
        gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.14.loop3.oserdes_m_pins<0>
        = BEL
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.14.loop3.oserdes_m"
        PINNAME CLK0;
PIN
        gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.12.loop3.oserdes_m_pins<0>
        = BEL
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.12.loop3.oserdes_m"
        PINNAME CLK0;
PIN
        gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.6.loop3.oserdes_m_pins<0>
        = BEL
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.6.loop3.oserdes_m"
        PINNAME CLK0;
PIN
        gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.5.loop3.oserdes_m_pins<0>
        = BEL
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.5.loop3.oserdes_m"
        PINNAME CLK0;
PIN
        gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.2.loop3.oserdes_m_pins<0>
        = BEL
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.2.loop3.oserdes_m"
        PINNAME CLK0;
PIN
        gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.11.loop3.oserdes_m_pins<0>
        = BEL
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.11.loop3.oserdes_m"
        PINNAME CLK0;
PIN
        gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.8.loop3.oserdes_m_pins<0>
        = BEL
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.8.loop3.oserdes_m"
        PINNAME CLK0;
PIN
        gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.7.loop3.oserdes_m_pins<0>
        = BEL
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.7.loop3.oserdes_m"
        PINNAME CLK0;
PIN
        gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.1.loop3.oserdes_m_pins<0>
        = BEL
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.1.loop3.oserdes_m"
        PINNAME CLK0;
PIN
        gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.10.loop3.oserdes_m_pins<0>
        = BEL
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.10.loop3.oserdes_m"
        PINNAME CLK0;
PIN
        gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.9.loop3.oserdes_m_pins<0>
        = BEL
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.9.loop3.oserdes_m"
        PINNAME CLK0;
PIN
        gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.0.loop3.oserdes_m_pins<0>
        = BEL
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.0.loop3.oserdes_m"
        PINNAME CLK0;
PIN
        gnum_interface_block.cmp_l2p_ser.cmp_dframe_out.loop0.0.loop3.oserdes_m_pins<0>
        = BEL
        "gnum_interface_block.cmp_l2p_ser.cmp_dframe_out.loop0.0.loop3.oserdes_m"
        PINNAME CLK0;
PIN
        gnum_interface_block.cmp_l2p_ser.cmp_valid_out.loop0.0.loop3.oserdes_m_pins<0>
        = BEL
        "gnum_interface_block.cmp_l2p_ser.cmp_valid_out.loop0.0.loop3.oserdes_m"
        PINNAME CLK0;
PIN gnum_interface_block.cmp_clk_in.iserdes_m_pins<2> = BEL
        "gnum_interface_block.cmp_clk_in.iserdes_m" PINNAME CLK0;
PIN gnum_interface_block.cmp_clk_in.iserdes_s_pins<3> = BEL
        "gnum_interface_block.cmp_clk_in.iserdes_s" PINNAME CLK0;
PIN
        gnum_interface_block.cmp_l2p_ser.cmp_clk_out.loop0.0.loop3.oserdes_m/N_pins<0>
        = BEL
        "gnum_interface_block.cmp_l2p_ser.cmp_clk_out.loop0.0.loop3.oserdes_m/N"
        PINNAME CLK0;
PIN
        gnum_interface_block.cmp_l2p_ser.cmp_clk_out.loop0.0.loop3.oserdes_m_pins<0>
        = BEL
        "gnum_interface_block.cmp_l2p_ser.cmp_clk_out.loop0.0.loop3.oserdes_m"
        PINNAME CLK0;
TIMEGRP gnum_interface_block_un1_cmp_clk_in = PIN
        "gnum_interface_block.cmp_clk_in.iodelay_m_pins<7>" PIN
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.14.loop3.iserdes_m_pins<2>"
        PIN
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.1.loop3.iserdes_m_pins<2>"
        PIN
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.0.loop3.iserdes_m_pins<2>"
        PIN
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.12.loop3.iserdes_m_pins<2>"
        PIN
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.5.loop3.iserdes_m_pins<2>"
        PIN
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.10.loop3.iserdes_m_pins<2>"
        PIN
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.15.loop3.iserdes_m_pins<2>"
        PIN
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.11.loop3.iserdes_m_pins<2>"
        PIN
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.8.loop3.iserdes_m_pins<2>"
        PIN
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.7.loop3.iserdes_m_pins<2>"
        PIN
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.3.loop3.iserdes_m_pins<2>"
        PIN
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.4.loop3.iserdes_m_pins<2>"
        PIN
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.6.loop3.iserdes_m_pins<2>"
        PIN
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.2.loop3.iserdes_m_pins<2>"
        PIN
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.9.loop3.iserdes_m_pins<2>"
        PIN
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.13.loop3.iserdes_m_pins<2>"
        PIN
        "gnum_interface_block.cmp_p2l_des.cmp_dframe_in.loop0.0.loop3.iserdes_m_pins<2>"
        PIN
        "gnum_interface_block.cmp_p2l_des.cmp_valid_in.loop0.0.loop3.iserdes_m_pins<2>"
        PIN
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.15.loop3.oserdes_m_pins<0>"
        PIN
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.13.loop3.oserdes_m_pins<0>"
        PIN
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.4.loop3.oserdes_m_pins<0>"
        PIN
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.3.loop3.oserdes_m_pins<0>"
        PIN
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.14.loop3.oserdes_m_pins<0>"
        PIN
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.12.loop3.oserdes_m_pins<0>"
        PIN
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.6.loop3.oserdes_m_pins<0>"
        PIN
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.5.loop3.oserdes_m_pins<0>"
        PIN
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.2.loop3.oserdes_m_pins<0>"
        PIN
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.11.loop3.oserdes_m_pins<0>"
        PIN
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.8.loop3.oserdes_m_pins<0>"
        PIN
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.7.loop3.oserdes_m_pins<0>"
        PIN
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.1.loop3.oserdes_m_pins<0>"
        PIN
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.10.loop3.oserdes_m_pins<0>"
        PIN
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.9.loop3.oserdes_m_pins<0>"
        PIN
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.0.loop3.oserdes_m_pins<0>"
        PIN
        "gnum_interface_block.cmp_l2p_ser.cmp_dframe_out.loop0.0.loop3.oserdes_m_pins<0>"
        PIN
        "gnum_interface_block.cmp_l2p_ser.cmp_valid_out.loop0.0.loop3.oserdes_m_pins<0>"
        PIN "gnum_interface_block.cmp_clk_in.iserdes_m_pins<2>" PIN
        "gnum_interface_block.cmp_clk_in.iserdes_s_pins<3>" PIN
        "gnum_interface_block.cmp_l2p_ser.cmp_clk_out.loop0.0.loop3.oserdes_m/N_pins<0>"
        PIN
        "gnum_interface_block.cmp_l2p_ser.cmp_clk_out.loop0.0.loop3.oserdes_m_pins<0>";
PIN gnum_interface_block.cmp_clk_in.iodelay_m_pins<3> = BEL
        "gnum_interface_block.cmp_clk_in.iodelay_m" PINNAME CLK;
PIN
        gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.14.loop3.iserdes_m_pins<3>
        = BEL
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.14.loop3.iserdes_m"
        PINNAME CLKDIV;
PIN
        gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.1.loop3.iserdes_m_pins<3>
        = BEL
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.1.loop3.iserdes_m"
        PINNAME CLKDIV;
PIN
        gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.0.loop3.iserdes_m_pins<3>
        = BEL
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.0.loop3.iserdes_m"
        PINNAME CLKDIV;
PIN
        gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.12.loop3.iserdes_m_pins<3>
        = BEL
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.12.loop3.iserdes_m"
        PINNAME CLKDIV;
PIN
        gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.5.loop3.iserdes_m_pins<3>
        = BEL
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.5.loop3.iserdes_m"
        PINNAME CLKDIV;
PIN
        gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.10.loop3.iserdes_m_pins<3>
        = BEL
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.10.loop3.iserdes_m"
        PINNAME CLKDIV;
PIN
        gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.15.loop3.iserdes_m_pins<3>
        = BEL
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.15.loop3.iserdes_m"
        PINNAME CLKDIV;
PIN
        gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.11.loop3.iserdes_m_pins<3>
        = BEL
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.11.loop3.iserdes_m"
        PINNAME CLKDIV;
PIN
        gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.8.loop3.iserdes_m_pins<3>
        = BEL
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.8.loop3.iserdes_m"
        PINNAME CLKDIV;
PIN
        gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.7.loop3.iserdes_m_pins<3>
        = BEL
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.7.loop3.iserdes_m"
        PINNAME CLKDIV;
PIN
        gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.3.loop3.iserdes_m_pins<3>
        = BEL
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.3.loop3.iserdes_m"
        PINNAME CLKDIV;
PIN
        gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.4.loop3.iserdes_m_pins<3>
        = BEL
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.4.loop3.iserdes_m"
        PINNAME CLKDIV;
PIN
        gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.6.loop3.iserdes_m_pins<3>
        = BEL
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.6.loop3.iserdes_m"
        PINNAME CLKDIV;
PIN
        gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.2.loop3.iserdes_m_pins<3>
        = BEL
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.2.loop3.iserdes_m"
        PINNAME CLKDIV;
PIN
        gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.9.loop3.iserdes_m_pins<3>
        = BEL
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.9.loop3.iserdes_m"
        PINNAME CLKDIV;
PIN
        gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.13.loop3.iserdes_m_pins<3>
        = BEL
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.13.loop3.iserdes_m"
        PINNAME CLKDIV;
PIN
        gnum_interface_block.cmp_p2l_des.cmp_dframe_in.loop0.0.loop3.iserdes_m_pins<3>
        = BEL
        "gnum_interface_block.cmp_p2l_des.cmp_dframe_in.loop0.0.loop3.iserdes_m"
        PINNAME CLKDIV;
PIN
        gnum_interface_block.cmp_p2l_des.cmp_valid_in.loop0.0.loop3.iserdes_m_pins<3>
        = BEL
        "gnum_interface_block.cmp_p2l_des.cmp_valid_in.loop0.0.loop3.iserdes_m"
        PINNAME CLKDIV;
PIN
        gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.15.loop3.oserdes_m_pins<1>
        = BEL
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.15.loop3.oserdes_m"
        PINNAME CLKDIV;
PIN
        gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.13.loop3.oserdes_m_pins<1>
        = BEL
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.13.loop3.oserdes_m"
        PINNAME CLKDIV;
PIN
        gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.4.loop3.oserdes_m_pins<1>
        = BEL
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.4.loop3.oserdes_m"
        PINNAME CLKDIV;
PIN
        gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.3.loop3.oserdes_m_pins<1>
        = BEL
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.3.loop3.oserdes_m"
        PINNAME CLKDIV;
PIN
        gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.14.loop3.oserdes_m_pins<1>
        = BEL
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.14.loop3.oserdes_m"
        PINNAME CLKDIV;
PIN
        gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.12.loop3.oserdes_m_pins<1>
        = BEL
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.12.loop3.oserdes_m"
        PINNAME CLKDIV;
PIN
        gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.6.loop3.oserdes_m_pins<1>
        = BEL
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.6.loop3.oserdes_m"
        PINNAME CLKDIV;
PIN
        gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.5.loop3.oserdes_m_pins<1>
        = BEL
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.5.loop3.oserdes_m"
        PINNAME CLKDIV;
PIN
        gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.2.loop3.oserdes_m_pins<1>
        = BEL
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.2.loop3.oserdes_m"
        PINNAME CLKDIV;
PIN
        gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.11.loop3.oserdes_m_pins<1>
        = BEL
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.11.loop3.oserdes_m"
        PINNAME CLKDIV;
PIN
        gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.8.loop3.oserdes_m_pins<1>
        = BEL
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.8.loop3.oserdes_m"
        PINNAME CLKDIV;
PIN
        gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.7.loop3.oserdes_m_pins<1>
        = BEL
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.7.loop3.oserdes_m"
        PINNAME CLKDIV;
PIN
        gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.1.loop3.oserdes_m_pins<1>
        = BEL
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.1.loop3.oserdes_m"
        PINNAME CLKDIV;
PIN
        gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.10.loop3.oserdes_m_pins<1>
        = BEL
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.10.loop3.oserdes_m"
        PINNAME CLKDIV;
PIN
        gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.9.loop3.oserdes_m_pins<1>
        = BEL
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.9.loop3.oserdes_m"
        PINNAME CLKDIV;
PIN
        gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.0.loop3.oserdes_m_pins<1>
        = BEL
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.0.loop3.oserdes_m"
        PINNAME CLKDIV;
PIN
        gnum_interface_block.cmp_l2p_ser.cmp_dframe_out.loop0.0.loop3.oserdes_m_pins<1>
        = BEL
        "gnum_interface_block.cmp_l2p_ser.cmp_dframe_out.loop0.0.loop3.oserdes_m"
        PINNAME CLKDIV;
PIN
        gnum_interface_block.cmp_l2p_ser.cmp_valid_out.loop0.0.loop3.oserdes_m_pins<1>
        = BEL
        "gnum_interface_block.cmp_l2p_ser.cmp_valid_out.loop0.0.loop3.oserdes_m"
        PINNAME CLKDIV;
PIN gnum_interface_block.cmp_clk_in.iserdes_m_pins<3> = BEL
        "gnum_interface_block.cmp_clk_in.iserdes_m" PINNAME CLKDIV;
PIN gnum_interface_block.cmp_clk_in.iserdes_s_pins<4> = BEL
        "gnum_interface_block.cmp_clk_in.iserdes_s" PINNAME CLKDIV;
PIN
        gnum_interface_block.cmp_l2p_ser.cmp_clk_out.loop0.0.loop3.oserdes_m/N_pins<1>
        = BEL
        "gnum_interface_block.cmp_l2p_ser.cmp_clk_out.loop0.0.loop3.oserdes_m/N"
        PINNAME CLKDIV;
PIN
        gnum_interface_block.cmp_l2p_ser.cmp_clk_out.loop0.0.loop3.oserdes_m_pins<1>
        = BEL
        "gnum_interface_block.cmp_l2p_ser.cmp_clk_out.loop0.0.loop3.oserdes_m"
        PINNAME CLKDIV;
TIMEGRP gnum_interface_block_cmp_clk_in_rx_pllout_x1 = PIN
        "gnum_interface_block.cmp_clk_in.iodelay_m_pins<3>" BEL
        "gnum_interface_block.cmp_clk_in.bufg_135" PIN
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.14.loop3.iserdes_m_pins<3>"
        PIN
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.1.loop3.iserdes_m_pins<3>"
        PIN
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.0.loop3.iserdes_m_pins<3>"
        PIN
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.12.loop3.iserdes_m_pins<3>"
        PIN
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.5.loop3.iserdes_m_pins<3>"
        PIN
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.10.loop3.iserdes_m_pins<3>"
        PIN
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.15.loop3.iserdes_m_pins<3>"
        PIN
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.11.loop3.iserdes_m_pins<3>"
        PIN
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.8.loop3.iserdes_m_pins<3>"
        PIN
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.7.loop3.iserdes_m_pins<3>"
        PIN
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.3.loop3.iserdes_m_pins<3>"
        PIN
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.4.loop3.iserdes_m_pins<3>"
        PIN
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.6.loop3.iserdes_m_pins<3>"
        PIN
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.2.loop3.iserdes_m_pins<3>"
        PIN
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.9.loop3.iserdes_m_pins<3>"
        PIN
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.13.loop3.iserdes_m_pins<3>"
        PIN
        "gnum_interface_block.cmp_p2l_des.cmp_dframe_in.loop0.0.loop3.iserdes_m_pins<3>"
        PIN
        "gnum_interface_block.cmp_p2l_des.cmp_valid_in.loop0.0.loop3.iserdes_m_pins<3>"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_9"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_8"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_7"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_6"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_5"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_4"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_3"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_2"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_8"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_7"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_6"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_5"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_4"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_3"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_2"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_0"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_8"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_7"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_6"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_5"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_4"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_3"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_2"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_0"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_8"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_7"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_6"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_5"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_4"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_3"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_2"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_0"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_8"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_7"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_6"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_5"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_4"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_3"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_2"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_0"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_8"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_7"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_6"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_5"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_4"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_3"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_2"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_0"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_8"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_7"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_5"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_4"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_0"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_8"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_7"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_6"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_0"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i"
        PIN
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_8"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_7"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_6"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_0"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_8"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_7"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_6"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_5"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_4"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_3"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_2"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_0"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_8"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_7"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_6"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_5"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_4"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_0"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_8"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_7"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_6"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_5"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_4"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_0"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_7"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_8"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_7"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_6"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_5"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_4"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0"
        PIN
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_9"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_8"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_7"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_6"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_5"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_4"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_3"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_8"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_7"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_6"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_5"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_4"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_3"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_0"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_8"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_7"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_6"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_5"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_4"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_3"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_0"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_8"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_7"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_6"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_5"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_4"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_3"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_0"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_8"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_7"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_6"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_5"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_4"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_3"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_0"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_8"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_7"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_6"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_5"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_4"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_3"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_0"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_8"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_7"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_5"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_4"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_0"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_8"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_7"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_6"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_0"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i"
        PIN
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.rd/grhf.rhf/ram_valid_d1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_8"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_7"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_6"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_0"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_8"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_7"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_6"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_5"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_4"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_3"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_0"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_8"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_7"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_6"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_5"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_4"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_0"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_8"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_7"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_6"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_5"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_4"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_0"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_7"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_8"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_7"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_6"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_5"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_4"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0"
        PIN
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_9"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_8"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_7"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_6"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_5"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_4"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_3"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_2"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_1"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_8"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_7"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_6"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_5"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_4"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_3"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_2"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_1"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_0"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_8"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_7"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_6"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_5"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_4"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_3"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_2"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_1"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_0"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_8"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_7"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_6"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_5"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_4"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_3"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_2"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_1"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_0"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_8"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_7"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_6"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_5"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_4"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_3"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_2"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_1"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_0"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_8"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_7"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_6"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_5"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_4"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_3"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_2"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_1"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_0"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_8"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_7"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_5"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_4"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_0"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_8"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_7"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_6"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_1"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_0"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i"
        PIN
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.15.loop3.oserdes_m_pins<1>"
        PIN
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.13.loop3.oserdes_m_pins<1>"
        PIN
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.4.loop3.oserdes_m_pins<1>"
        PIN
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.3.loop3.oserdes_m_pins<1>"
        PIN
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.14.loop3.oserdes_m_pins<1>"
        PIN
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.12.loop3.oserdes_m_pins<1>"
        PIN
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.6.loop3.oserdes_m_pins<1>"
        PIN
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.5.loop3.oserdes_m_pins<1>"
        PIN
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.2.loop3.oserdes_m_pins<1>"
        PIN
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.11.loop3.oserdes_m_pins<1>"
        PIN
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.8.loop3.oserdes_m_pins<1>"
        PIN
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.7.loop3.oserdes_m_pins<1>"
        PIN
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.1.loop3.oserdes_m_pins<1>"
        PIN
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.10.loop3.oserdes_m_pins<1>"
        PIN
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.9.loop3.oserdes_m_pins<1>"
        PIN
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.0.loop3.oserdes_m_pins<1>"
        PIN
        "gnum_interface_block.cmp_l2p_ser.cmp_dframe_out.loop0.0.loop3.oserdes_m_pins<1>"
        PIN
        "gnum_interface_block.cmp_l2p_ser.cmp_valid_out.loop0.0.loop3.oserdes_m_pins<1>"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_dma_current_state_7_rep2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_dma_current_state_7_rep1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_dma_current_state_fast[7]"
        BEL "gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt[29]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt[28]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt[27]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt[26]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt[25]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt[24]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt[23]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt[22]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt[21]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt[20]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt[19]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt[18]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt[17]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt[16]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt[15]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt[14]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt[13]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt[12]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt[11]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt[10]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt[9]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt[8]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt[7]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt[6]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt[5]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt[4]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt[3]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt[2]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt[1]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt[0]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[10]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[9]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[8]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[7]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[6]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[5]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[4]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[3]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[2]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[1]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[0]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_data_cnt[10]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_data_cnt[9]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_data_cnt[8]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_data_cnt[7]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_data_cnt[6]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_data_cnt[5]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_data_cnt[4]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_data_cnt[3]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_data_cnt[2]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_data_cnt[1]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_data_cnt[0]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt[29]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt[28]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt[27]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt[26]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt[25]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt[24]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt[23]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt[22]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt[21]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt[20]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt[19]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt[18]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt[17]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt[16]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt[15]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt[14]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt[13]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt[12]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt[11]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt[10]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt[9]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt[8]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt[7]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt[6]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt[5]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt[4]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt[3]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt[2]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt[1]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt[0]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt[29]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt[28]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt[27]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt[26]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt[25]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt[24]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt[23]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt[22]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt[21]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt[20]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt[19]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt[18]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt[17]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt[16]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt[15]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt[14]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt[13]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt[12]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt[11]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt[10]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt[9]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt[8]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt[7]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt[6]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt[5]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt[4]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt[3]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt[2]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt[1]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt[0]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr_start" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d_last" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_hdr_strobe" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d_valid" BEL
        "gnum_interface_block.cmp_p2l_decode32.des_p2l_valid_d" BEL
        "gnum_interface_block.cmp_p2l_decode32.des_p2l_dframe_d" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_valid_o" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_dframe_o" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_valid_t" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_dframe_t" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr[8]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr[7]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr[6]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr[5]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr[4]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr[3]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr[2]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr[0]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr[23]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr[22]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr[21]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr[20]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr[19]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr[18]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr[17]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr[16]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr[15]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr[14]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr[13]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr[12]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr[11]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr[10]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr[9]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[6]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[5]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[4]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[3]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[2]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[1]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[0]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr[31]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr[30]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr[29]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr[28]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr[27]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr[26]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr[25]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr[24]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[21]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[20]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[19]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[18]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[17]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[16]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[15]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[14]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[13]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[12]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[11]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[10]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[9]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[8]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[7]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[4]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[3]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[2]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[1]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[0]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[31]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[30]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[29]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[28]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[27]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[26]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[25]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[24]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[23]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[22]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[19]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[18]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[17]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[16]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[15]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[14]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[13]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[12]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[11]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[10]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[9]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[8]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[7]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[6]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[5]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[31]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[30]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[29]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[28]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[27]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[26]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[25]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[24]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[23]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[22]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[21]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[20]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[31]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[30]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[29]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[28]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[27]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[26]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[25]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[24]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[23]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[22]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[21]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[20]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[19]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[18]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[17]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[16]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[15]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[14]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[13]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[12]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[11]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[10]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[9]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[8]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[7]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[6]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[5]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[4]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[3]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[2]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[1]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[0]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_hdr_cid[1]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_hdr_cid[0]" BEL
        "gnum_interface_block.cmp_p2l_decode32.master_cpld" BEL
        "gnum_interface_block.cmp_p2l_decode32.master_cpln" BEL
        "gnum_interface_block.cmp_p2l_decode32.target_mrd" BEL
        "gnum_interface_block.cmp_p2l_decode32.target_mwr" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr_cycle" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_data_cycle" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ldm_gnt" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_wbm_gnt" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_pdm_gnt" BEL
        "gnum_interface_block.rst_reg" BEL
        "gnum_interface_block.p_rd_d_rdy_t[0]" BEL
        "gnum_interface_block.p_rd_d_rdy_t2[0]" BEL
        "gnum_interface_block.p_rd_d_rdy[0]" BEL
        "gnum_interface_block.p_rd_d_rdy_t[1]" BEL
        "gnum_interface_block.p_rd_d_rdy_t2[1]" BEL
        "gnum_interface_block.p_rd_d_rdy[1]" BEL
        "gnum_interface_block.l_wr_rdy_t[0]" BEL
        "gnum_interface_block.l_wr_rdy_t2[0]" BEL
        "gnum_interface_block.l_wr_rdy[0]" BEL
        "gnum_interface_block.l_wr_rdy_t[1]" BEL
        "gnum_interface_block.l_wr_rdy_t2[1]" BEL
        "gnum_interface_block.l_wr_rdy[1]" BEL
        "gnum_interface_block.l2p_edb_t" BEL "gnum_interface_block.l2p_edb_t2"
        BEL "gnum_interface_block.l2p_edb_o" BEL
        "gnum_interface_block.l2p_rdy_t" BEL "gnum_interface_block.l2p_rdy_t2"
        BEL "gnum_interface_block.l2p_rdy" BEL
        "gnum_interface_block.cmp_p2l_dma_master.rx_error_o" BEL
        "gnum_interface_block.cmp_p2l_dma_master.dma_ctrl_done_o" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_current_state[0]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_current_state[1]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_current_state[2]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_current_state[3]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_current_state[4]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[5]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[4]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[3]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[2]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[1]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[0]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[20]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[19]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[18]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[17]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[16]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[15]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[14]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[13]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[12]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[11]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[10]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[9]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[8]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[7]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[6]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[29]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[28]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[27]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[26]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[25]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[24]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[23]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[22]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[21]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_wr" BEL
        "gnum_interface_block.cmp_p2l_dma_master.is_next_item" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[31]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[30]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[29]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[28]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[27]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[26]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[25]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[24]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[23]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[22]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[21]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[20]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[19]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[18]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[17]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[16]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[15]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[14]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[13]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[12]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[11]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[10]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[9]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[8]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[7]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[6]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[5]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[4]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[3]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[2]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[1]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[0]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[31]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[30]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[29]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[28]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[27]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[26]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[25]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[24]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[23]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[22]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[21]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[20]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[19]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[18]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[17]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[16]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[15]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[14]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[13]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[12]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[11]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[10]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[9]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[8]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[7]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[6]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[5]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[4]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[3]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[2]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[1]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[0]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[61]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[60]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[59]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[58]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[57]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[56]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[55]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[54]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[53]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[52]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[51]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[50]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[49]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[48]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[47]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[46]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[45]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[44]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[43]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[42]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[41]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[40]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[39]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[38]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[37]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[36]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[35]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[34]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[33]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[32]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[31]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[30]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[29]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[28]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[27]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[26]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[25]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[24]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[23]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[22]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[21]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[20]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[19]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[18]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[17]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[16]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[15]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[14]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[13]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[12]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[11]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[10]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[9]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[8]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[7]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[6]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[5]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[4]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[3]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[2]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[1]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[0]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_dframe_o" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_valid_o" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[31]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[30]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[29]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[28]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[27]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[26]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[25]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[24]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[23]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[22]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[21]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[20]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[19]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[18]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[17]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[16]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[15]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[14]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[13]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[12]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[11]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[10]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[9]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[8]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[7]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[6]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[5]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[4]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[3]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[2]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[1]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[0]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[31]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[30]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[29]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[28]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[27]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[26]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[25]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[24]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[23]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[22]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[21]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[20]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[19]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[18]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[17]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[16]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[15]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[14]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[13]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[12]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[11]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[10]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[9]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[8]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[7]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[6]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[5]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[4]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[3]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[2]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[1]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[0]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[31]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[30]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[29]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[28]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[27]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[26]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[25]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[24]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[23]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[22]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[21]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[20]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[19]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[18]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[17]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[16]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[15]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[14]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[13]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[12]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[11]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[10]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[9]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[8]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[7]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[6]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[5]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[4]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[3]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[2]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[1]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[0]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[31]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[30]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[29]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[28]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[27]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[26]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[25]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[24]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[23]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[22]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[21]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[20]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[19]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[18]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[17]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[16]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[15]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[14]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[13]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[12]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[11]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[10]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[9]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[8]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[7]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[6]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[5]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[4]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[3]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[2]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[1]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[0]"
        BEL "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[31]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[30]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[29]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[28]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[27]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[26]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[25]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[24]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[23]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[22]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[21]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[20]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[19]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[18]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[17]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[16]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[15]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[14]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[13]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[12]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[11]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[10]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[9]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[8]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[7]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[6]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[5]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[4]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[3]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[2]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[1]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[0]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[31]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[30]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[29]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[28]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[27]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[26]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[25]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[24]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[23]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[22]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[21]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[20]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[19]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[18]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[17]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[16]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[15]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[14]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[13]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[12]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[11]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[10]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[9]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[8]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[7]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[6]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[5]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[4]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[3]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[2]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[1]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[0]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[31]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[30]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[29]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[28]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[27]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[26]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[25]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[24]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[23]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[22]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[21]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[20]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[19]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[18]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[17]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[16]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[15]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[14]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[13]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[12]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[11]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[10]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[9]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[8]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[7]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[6]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[5]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[4]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[3]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[2]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[1]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[0]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.dma_busy_error" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_64b_address" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[31]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[30]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[29]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[28]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[27]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[26]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[25]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[24]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[23]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[22]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[21]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[20]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[19]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[18]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[17]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[16]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[15]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[14]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[13]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[12]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[11]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[10]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[9]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[8]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[7]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[6]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[5]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[4]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[3]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[2]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[1]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[0]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_last_packet" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_header[9]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_header[8]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_header[7]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_header[6]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_header[5]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_header[4]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_header[3]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_header[2]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_header[1]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_header[0]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.rx_error_t" BEL
        "gnum_interface_block.cmp_p2l_dma_master.dma_ctrl_done_t" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_valid_o" BEL
        "gnum_interface_block.cmp_p2l_dma_master.completion_error" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_req_o" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_dma_current_state[0]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_dma_current_state[1]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_dma_current_state[2]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_dma_current_state[3]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_dma_current_state[4]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_dma_current_state[5]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_dma_current_state[6]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_dma_current_state[7]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[6]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[5]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[4]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[3]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[2]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[1]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[0]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[21]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[20]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[19]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[18]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[17]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[16]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[15]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[14]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[13]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[12]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[11]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[10]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[9]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[8]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[7]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[6]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[5]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[4]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[3]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[2]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[1]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[0]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[29]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[28]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[27]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[26]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[25]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[24]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[23]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[22]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[21]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[20]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[19]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[18]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[17]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[16]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[15]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[14]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[13]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[12]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[11]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[10]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[9]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[8]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[7]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[31]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[30]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[29]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[28]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[27]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[26]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[25]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[24]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[23]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[22]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_ctrl_error_o" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[31]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[30]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[29]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[28]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[27]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[26]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[25]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[24]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[23]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[22]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[21]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[20]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[19]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[18]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[17]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[16]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[15]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[14]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[13]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[12]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[11]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[10]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[9]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[8]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[7]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[6]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[5]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[4]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[3]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[2]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[1]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[0]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_edb_o" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_64b_address" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_dframe_o" BEL
        "gnum_interface_block.cmp_l2p_dma_master.addr_fifo_wr" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_last_packet" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[31]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[30]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[29]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[28]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[27]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[26]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[25]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[24]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[23]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[22]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[21]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[20]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[19]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[18]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[17]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[16]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[15]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[14]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[13]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[12]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[11]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[10]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[9]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[8]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[7]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[6]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[5]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[4]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[3]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[2]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[1]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[0]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_header[5]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_header[4]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_header[3]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_header[2]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_header[1]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_header[0]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_valid_o" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_req_o" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_ctrl_done_o" BEL
        "gnum_interface_block.cmp_l2p_dma_master.data_fifo_rd" BEL
        "gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[29]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[28]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[27]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[26]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[25]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[24]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[23]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[22]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[21]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[20]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[19]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[18]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[17]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[16]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[15]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[14]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[13]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[12]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[11]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[10]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[9]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[8]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[7]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[6]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[5]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[4]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[3]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[2]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[1]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[0]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_lw_s1"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_lw_s1"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_lw_s1"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_lw_s1"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_lw_s1"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_lw_s1"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_lw_s1"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_stat_lw_s1"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_lw_s1"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_lw_s2"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_lw_s2"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_lw_s2"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_lw_s2"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_stat_lw_s2"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_lw_s2"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_lw_s2"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_lw_s2"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_lw_s2"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_load_o"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_load_o"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_load_o"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_load_o"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_load_o"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_load_o"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_load_o"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_load_o"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_lw_s0"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_lw_s0"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_lw_s0"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_stat_lw_s0"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_lw_s0"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_lw_s0"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_lw_s0"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_lw_s0"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_lw_s0"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_current_state[2]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_current_state[3]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_current_state[4]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_current_state[5]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_current_state[6]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_current_state[0]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_current_state[1]"
        BEL "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[14]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[13]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[12]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[11]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[10]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[9]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[8]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[7]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[6]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[5]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[4]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[3]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[2]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[1]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[0]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[29]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[28]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[27]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[26]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[25]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[24]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[23]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[22]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[21]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[20]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[19]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[18]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[17]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[16]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[15]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_stat_reg[2]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_stat_reg[1]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_stat_reg[0]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[31]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[30]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[31]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[30]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[29]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[28]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[27]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[26]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[25]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[24]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[23]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[22]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[21]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[20]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[19]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[18]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[17]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[16]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[15]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[14]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[13]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[12]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[11]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[10]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[9]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[8]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[7]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[6]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[5]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[4]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[3]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[2]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[1]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[0]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[31]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[30]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[29]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[28]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[27]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[26]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[25]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[24]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[23]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[22]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[21]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[20]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[19]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[18]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[17]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[16]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[15]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[14]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[13]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[12]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[11]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[10]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[9]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[8]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[7]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[6]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[5]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[4]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[3]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[2]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[1]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[0]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_stat_int_read[2]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_stat_int_read[1]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_stat_int_read[0]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[31]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[30]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[29]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[28]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[27]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[26]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[25]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[24]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[23]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[22]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[21]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[20]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[19]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[18]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[17]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[16]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[15]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[14]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[13]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[12]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[11]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[10]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[9]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[8]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[7]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[6]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[5]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[4]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[3]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[2]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[1]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[0]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[31]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[30]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[29]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[28]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[27]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[26]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[25]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[24]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[23]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[22]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[21]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[20]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[19]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[18]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[17]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[16]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[15]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[14]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[13]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[12]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[11]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[10]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[9]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[8]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[7]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[6]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[5]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[4]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[3]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[2]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[1]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[0]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[31]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[30]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[29]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[28]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[27]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[26]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[25]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[24]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[23]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[22]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[21]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[20]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[19]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[18]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[17]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[16]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[15]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[14]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[13]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[12]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[11]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[10]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[9]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[8]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[7]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[6]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[5]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[4]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[3]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[2]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[1]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[0]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[31]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[30]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[29]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[28]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[27]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[26]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[25]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[24]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[23]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[22]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[21]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[20]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[19]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[18]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[17]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[16]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[15]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[14]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[13]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[12]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[11]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[10]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[9]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[8]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[7]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[6]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[5]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[4]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[3]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[2]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[1]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[0]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[31]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[30]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[29]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[28]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[27]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[26]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[25]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[24]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[23]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[22]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[21]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[20]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[19]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[18]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[17]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[16]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[15]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[14]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[13]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[12]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[11]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[10]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[9]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[8]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[7]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[6]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[5]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[4]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[3]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[2]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[1]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[0]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[31]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[30]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[29]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[28]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[27]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[26]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[25]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[24]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[23]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[22]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[21]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[20]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[19]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[18]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[17]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[16]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[15]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[14]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[13]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[12]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[11]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[10]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[9]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[8]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[7]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[6]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[5]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[4]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[3]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[2]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[1]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[0]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[31]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[30]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[29]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[28]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[27]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[26]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[25]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[24]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[23]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[22]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[21]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[20]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[19]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[18]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[17]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[16]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[15]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[14]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[13]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[12]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[11]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[10]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[9]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[8]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[7]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[6]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[5]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[4]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[3]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[2]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[1]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[0]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[31]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[30]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[29]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[28]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[27]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[26]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[25]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[24]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[23]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[22]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[21]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[20]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[19]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[18]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[17]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[16]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[15]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[14]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[13]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[12]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[11]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[10]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[9]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[8]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[7]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[6]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[5]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[4]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[3]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[2]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[1]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[0]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[31]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[30]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[29]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[28]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[27]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[26]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[25]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[24]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[23]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[22]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[21]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[20]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[19]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[18]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[17]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[16]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[15]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[14]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[13]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[12]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[11]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[10]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[9]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[8]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[7]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[6]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[5]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[4]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[3]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[2]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[1]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[0]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[31]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[30]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[29]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[28]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[27]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[26]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[25]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[24]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[23]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[22]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[21]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[20]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[19]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[18]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[17]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[16]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[15]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[14]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[13]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[12]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[11]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[10]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[9]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[8]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[7]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[6]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[5]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[4]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[3]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[2]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[1]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[0]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[31]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[30]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[29]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[28]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[27]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[26]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[25]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[24]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[23]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[22]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[21]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[20]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[19]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[18]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[17]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[16]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[15]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[14]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[13]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[12]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[11]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[10]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[9]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[8]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[7]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[6]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[5]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[4]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[3]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[2]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[1]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[0]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[31]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[30]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[29]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[28]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[27]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[26]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[25]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[24]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[23]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[22]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[21]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[20]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[19]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[18]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[17]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[16]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[15]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[14]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[13]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[12]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[11]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[10]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[9]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[8]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[7]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[6]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[5]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[4]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[3]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[2]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[1]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[0]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[31]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[30]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[29]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[28]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[27]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[26]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[25]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[24]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[23]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[22]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[21]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[20]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[19]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[18]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[17]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[16]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[15]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[14]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[13]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[12]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[11]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[10]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[9]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[8]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[7]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[6]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[5]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[4]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[3]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[2]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[1]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[0]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[31]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[30]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[29]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[28]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[27]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[26]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[25]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[24]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[23]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[22]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[21]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[20]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[19]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[18]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[17]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[16]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[15]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[14]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[13]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[12]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[11]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[10]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[9]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[8]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[7]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[6]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[5]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[4]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[3]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[2]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[1]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[0]"
        BEL "gnum_interface_block.cmp_dma_controller.dma_ctrl_abort_o" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_start_next_o" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[31]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[30]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[29]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[28]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[27]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[26]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[25]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[24]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[23]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[22]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[21]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[20]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[19]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[18]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[17]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[16]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[15]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[14]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[13]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[12]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[11]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[10]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[9]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[8]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[7]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[6]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[5]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[4]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[3]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[2]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[1]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[0]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[31]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[30]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[29]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[28]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[27]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[26]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[25]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[24]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[23]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[22]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[21]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[20]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[19]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[18]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[17]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[16]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[15]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[14]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[13]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[12]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[11]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[10]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[9]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[8]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[7]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[6]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[5]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[4]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[3]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[2]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[1]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[0]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[31]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[30]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[29]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[28]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[27]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[26]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[25]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[24]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[23]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[22]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[21]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[20]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[19]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[18]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[17]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[16]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[15]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[14]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[13]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[12]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[11]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[10]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[9]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[8]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[7]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[6]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[5]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[4]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[3]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[2]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[1]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[0]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[31]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[30]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[29]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[28]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[27]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[26]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[25]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[24]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[23]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[22]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[21]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[20]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[19]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[18]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[17]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[16]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[15]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[14]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[13]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[12]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[11]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[10]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[9]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[8]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[7]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[6]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[5]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[4]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[3]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[2]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[1]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[0]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[31]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[30]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[29]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[28]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[27]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[26]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[25]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[24]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[23]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[22]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[21]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[20]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[19]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[18]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[17]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[16]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[15]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[14]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[13]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[12]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[11]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[10]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[9]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[8]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[7]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[6]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[5]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[4]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[3]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[2]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[1]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[0]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[31]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[30]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[29]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[28]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[27]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[26]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[25]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[24]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[23]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[22]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[21]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[20]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[19]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[18]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[17]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[16]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[15]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[14]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[13]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[12]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[11]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[10]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[9]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[8]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[7]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[6]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[5]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[4]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[3]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[2]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[1]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[0]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[31]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[30]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[29]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[28]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[27]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[26]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[25]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[24]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[23]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[22]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[21]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[20]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[19]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[18]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[17]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[16]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[15]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[14]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[13]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[12]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[11]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[10]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[9]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[8]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[7]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[6]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[5]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[4]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[3]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[2]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[1]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[0]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_error_irq" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[31]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[30]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[29]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[28]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[27]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[26]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[25]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[24]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[23]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[22]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[21]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[20]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[19]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[18]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[17]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[16]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[15]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[14]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[13]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[12]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[11]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[10]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[9]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[8]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[7]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[6]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[5]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[4]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[3]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[2]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[31]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[30]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[29]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[28]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[27]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[26]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[25]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[24]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[23]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[22]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[21]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[20]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[19]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[18]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[17]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[16]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[15]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[14]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[13]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[12]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[11]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[10]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[9]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[8]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[7]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[6]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[5]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[4]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[3]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[2]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[1]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[0]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[31]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[30]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[29]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[28]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[27]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[26]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[25]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[24]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[23]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[22]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[21]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[20]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[19]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[18]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[17]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[16]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[15]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[14]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[13]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[12]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[11]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[10]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[9]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[8]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[7]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[6]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[5]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[4]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[3]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[2]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[1]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[0]"
        BEL "gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[31]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[30]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[29]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[28]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[27]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[26]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[25]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[24]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[23]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[22]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[21]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[20]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[19]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[18]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[17]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[16]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[15]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[14]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[13]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[12]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[11]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[10]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[9]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[8]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[7]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[6]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[5]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[4]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[3]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[2]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_done_irq" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_start_l2p_o" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_start_p2l_o" BEL
        "gnum_interface_block.cmp_dma_controller.dma_status[2]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_status[1]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_status[0]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_wr" BEL
        "gnum_interface_block.cmp_wbmaster32.l2p_read_cpl_current_state[1]"
        BEL
        "gnum_interface_block.cmp_wbmaster32.l2p_read_cpl_current_state[0]"
        BEL "gnum_interface_block.cmp_wbmaster32.p2l_cid[1]" BEL
        "gnum_interface_block.cmp_wbmaster32.p2l_cid[0]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_dframe_o" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[63]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[62]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[61]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[60]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[59]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[58]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[57]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[56]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[55]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[54]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[53]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[52]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[51]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[50]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[49]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[48]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[47]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[46]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[45]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[44]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[43]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[42]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[41]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[40]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[39]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[38]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[37]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[36]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[35]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[34]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[33]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[32]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[31]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[30]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[29]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[28]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[27]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[26]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[25]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[24]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[23]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[22]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[21]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[20]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[19]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[18]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[17]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[16]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[15]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[14]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[13]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[12]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[11]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[10]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[9]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[8]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[7]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[6]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[5]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[4]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[3]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[2]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[1]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[0]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_req_o" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_valid_o" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[31]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[30]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[29]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[28]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[27]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[26]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[25]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[24]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[23]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[22]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[21]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[20]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[19]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[18]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[17]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[16]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[15]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[14]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[13]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[12]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[11]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[10]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[9]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[8]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[7]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[6]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[5]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[4]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[3]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[2]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[1]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[0]" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_rd" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_o[4]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_o[3]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_o[2]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_o[1]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_o[0]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_valid_t2" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_valid_o" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_dframe_t2" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_dframe_o" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_o[19]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_o[18]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_o[17]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_o[16]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_o[15]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_o[14]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_o[13]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_o[12]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_o[11]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_o[10]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_o[9]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_o[8]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_o[7]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_o[6]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_o[5]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[2]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[1]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[0]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_o[31]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_o[30]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_o[29]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_o[28]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_o[27]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_o[26]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_o[25]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_o[24]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_o[23]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_o[22]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_o[21]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_o[20]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[17]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[16]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[15]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[14]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[13]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[12]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[11]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[10]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[9]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[8]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[7]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[6]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[5]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[4]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[3]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[31]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[30]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[29]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[28]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[27]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[26]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[25]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[24]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[23]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[22]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[21]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[20]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[19]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[18]" BEL
        "gnum_interface_block.cmp_clk_in.busyd" BEL
        "gnum_interface_block.cmp_clk_in.state[4]" BEL
        "gnum_interface_block.cmp_clk_in.state[5]" BEL
        "gnum_interface_block.cmp_clk_in.state[6]" BEL
        "gnum_interface_block.cmp_clk_in.state[7]" BEL
        "gnum_interface_block.cmp_clk_in.state[8]" BEL
        "gnum_interface_block.cmp_clk_in.counter[11]" BEL
        "gnum_interface_block.cmp_clk_in.counter[10]" BEL
        "gnum_interface_block.cmp_clk_in.counter[9]" BEL
        "gnum_interface_block.cmp_clk_in.counter[8]" BEL
        "gnum_interface_block.cmp_clk_in.counter[7]" BEL
        "gnum_interface_block.cmp_clk_in.counter[6]" BEL
        "gnum_interface_block.cmp_clk_in.counter[5]" BEL
        "gnum_interface_block.cmp_clk_in.counter[4]" BEL
        "gnum_interface_block.cmp_clk_in.counter[3]" BEL
        "gnum_interface_block.cmp_clk_in.counter[2]" BEL
        "gnum_interface_block.cmp_clk_in.counter[1]" BEL
        "gnum_interface_block.cmp_clk_in.counter[0]" BEL
        "gnum_interface_block.cmp_clk_in.cal_clk" BEL
        "gnum_interface_block.cmp_clk_in.rst_clk" BEL
        "gnum_interface_block.cmp_clk_in.enable" PIN
        "gnum_interface_block.cmp_clk_in.iserdes_m_pins<3>" PIN
        "gnum_interface_block.cmp_clk_in.iserdes_s_pins<4>" PIN
        "gnum_interface_block.cmp_l2p_ser.cmp_clk_out.loop0.0.loop3.oserdes_m/N_pins<1>"
        PIN
        "gnum_interface_block.cmp_l2p_ser.cmp_clk_out.loop0.0.loop3.oserdes_m_pins<1>";
TIMEGRP gnum_interface_block_cmp_clk_in_rx_pllout_x1_0 = PIN
        "gnum_interface_block.cmp_clk_in.iodelay_m_pins<3>" BEL
        "gnum_interface_block.cmp_clk_in.bufg_135" PIN
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.14.loop3.iserdes_m_pins<3>"
        PIN
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.1.loop3.iserdes_m_pins<3>"
        PIN
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.0.loop3.iserdes_m_pins<3>"
        PIN
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.12.loop3.iserdes_m_pins<3>"
        PIN
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.5.loop3.iserdes_m_pins<3>"
        PIN
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.10.loop3.iserdes_m_pins<3>"
        PIN
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.15.loop3.iserdes_m_pins<3>"
        PIN
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.11.loop3.iserdes_m_pins<3>"
        PIN
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.8.loop3.iserdes_m_pins<3>"
        PIN
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.7.loop3.iserdes_m_pins<3>"
        PIN
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.3.loop3.iserdes_m_pins<3>"
        PIN
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.4.loop3.iserdes_m_pins<3>"
        PIN
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.6.loop3.iserdes_m_pins<3>"
        PIN
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.2.loop3.iserdes_m_pins<3>"
        PIN
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.9.loop3.iserdes_m_pins<3>"
        PIN
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.13.loop3.iserdes_m_pins<3>"
        PIN
        "gnum_interface_block.cmp_p2l_des.cmp_dframe_in.loop0.0.loop3.iserdes_m_pins<3>"
        PIN
        "gnum_interface_block.cmp_p2l_des.cmp_valid_in.loop0.0.loop3.iserdes_m_pins<3>"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_9"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_8"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_7"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_6"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_5"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_4"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_3"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_2"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_8"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_7"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_6"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_5"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_4"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_3"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_2"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_0"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_8"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_7"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_6"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_5"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_4"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_3"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_2"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_0"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_8"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_7"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_6"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_5"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_4"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_3"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_2"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_0"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_8"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_7"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_6"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_5"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_4"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_3"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_2"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_0"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_8"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_7"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_6"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_5"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_4"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_3"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_2"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_0"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_8"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_7"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_5"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_4"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_0"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_8"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_7"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_6"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_0"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i"
        PIN
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_8"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_7"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_6"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_0"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_8"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_7"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_6"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_5"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_4"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_3"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_2"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_0"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_8"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_7"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_6"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_5"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_4"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_0"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_8"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_7"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_6"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_5"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_4"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_0"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_7"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_8"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_7"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_6"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_5"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_4"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0"
        PIN
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_9"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_8"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_7"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_6"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_5"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_4"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_3"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_8"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_7"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_6"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_5"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_4"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_3"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_0"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_8"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_7"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_6"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_5"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_4"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_3"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_0"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_8"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_7"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_6"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_5"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_4"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_3"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_0"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_8"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_7"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_6"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_5"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_4"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_3"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_0"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_8"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_7"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_6"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_5"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_4"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_3"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_0"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_8"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_7"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_5"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_4"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_0"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_8"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_7"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_6"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_0"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i"
        PIN
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.rd/grhf.rhf/ram_valid_d1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_8"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_7"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_6"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_0"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_8"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_7"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_6"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_5"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_4"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_3"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_0"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_8"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_7"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_6"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_5"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_4"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_0"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_8"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_7"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_6"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_5"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_4"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_0"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_7"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_8"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_7"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_6"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_5"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_4"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0"
        PIN
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_9"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_8"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_7"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_6"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_5"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_4"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_3"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_2"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_1"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_8"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_7"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_6"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_5"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_4"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_3"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_2"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_1"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_0"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_8"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_7"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_6"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_5"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_4"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_3"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_2"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_1"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_0"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_8"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_7"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_6"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_5"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_4"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_3"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_2"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_1"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_0"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_8"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_7"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_6"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_5"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_4"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_3"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_2"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_1"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_0"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_8"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_7"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_6"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_5"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_4"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_3"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_2"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_1"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_0"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_8"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_7"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_5"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_4"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_0"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_8"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_7"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_6"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_1"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_0"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i"
        PIN
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.15.loop3.oserdes_m_pins<1>"
        PIN
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.13.loop3.oserdes_m_pins<1>"
        PIN
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.4.loop3.oserdes_m_pins<1>"
        PIN
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.3.loop3.oserdes_m_pins<1>"
        PIN
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.14.loop3.oserdes_m_pins<1>"
        PIN
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.12.loop3.oserdes_m_pins<1>"
        PIN
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.6.loop3.oserdes_m_pins<1>"
        PIN
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.5.loop3.oserdes_m_pins<1>"
        PIN
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.2.loop3.oserdes_m_pins<1>"
        PIN
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.11.loop3.oserdes_m_pins<1>"
        PIN
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.8.loop3.oserdes_m_pins<1>"
        PIN
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.7.loop3.oserdes_m_pins<1>"
        PIN
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.1.loop3.oserdes_m_pins<1>"
        PIN
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.10.loop3.oserdes_m_pins<1>"
        PIN
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.9.loop3.oserdes_m_pins<1>"
        PIN
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.0.loop3.oserdes_m_pins<1>"
        PIN
        "gnum_interface_block.cmp_l2p_ser.cmp_dframe_out.loop0.0.loop3.oserdes_m_pins<1>"
        PIN
        "gnum_interface_block.cmp_l2p_ser.cmp_valid_out.loop0.0.loop3.oserdes_m_pins<1>"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_dma_current_state_7_rep2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_dma_current_state_7_rep1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_dma_current_state_fast[7]"
        BEL "gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt[29]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt[28]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt[27]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt[26]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt[25]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt[24]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt[23]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt[22]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt[21]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt[20]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt[19]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt[18]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt[17]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt[16]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt[15]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt[14]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt[13]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt[12]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt[11]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt[10]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt[9]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt[8]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt[7]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt[6]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt[5]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt[4]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt[3]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt[2]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt[1]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt[0]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[10]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[9]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[8]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[7]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[6]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[5]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[4]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[3]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[2]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[1]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[0]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_data_cnt[10]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_data_cnt[9]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_data_cnt[8]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_data_cnt[7]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_data_cnt[6]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_data_cnt[5]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_data_cnt[4]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_data_cnt[3]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_data_cnt[2]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_data_cnt[1]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_data_cnt[0]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt[29]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt[28]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt[27]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt[26]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt[25]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt[24]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt[23]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt[22]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt[21]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt[20]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt[19]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt[18]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt[17]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt[16]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt[15]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt[14]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt[13]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt[12]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt[11]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt[10]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt[9]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt[8]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt[7]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt[6]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt[5]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt[4]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt[3]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt[2]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt[1]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt[0]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt[29]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt[28]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt[27]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt[26]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt[25]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt[24]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt[23]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt[22]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt[21]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt[20]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt[19]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt[18]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt[17]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt[16]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt[15]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt[14]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt[13]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt[12]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt[11]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt[10]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt[9]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt[8]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt[7]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt[6]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt[5]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt[4]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt[3]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt[2]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt[1]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt[0]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr_start" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d_last" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_hdr_strobe" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d_valid" BEL
        "gnum_interface_block.cmp_p2l_decode32.des_p2l_valid_d" BEL
        "gnum_interface_block.cmp_p2l_decode32.des_p2l_dframe_d" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_valid_o" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_dframe_o" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_valid_t" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_dframe_t" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr[8]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr[7]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr[6]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr[5]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr[4]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr[3]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr[2]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr[0]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr[23]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr[22]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr[21]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr[20]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr[19]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr[18]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr[17]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr[16]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr[15]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr[14]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr[13]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr[12]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr[11]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr[10]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr[9]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[6]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[5]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[4]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[3]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[2]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[1]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[0]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr[31]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr[30]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr[29]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr[28]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr[27]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr[26]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr[25]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr[24]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[21]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[20]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[19]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[18]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[17]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[16]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[15]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[14]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[13]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[12]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[11]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[10]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[9]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[8]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[7]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[4]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[3]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[2]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[1]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[0]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[31]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[30]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[29]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[28]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[27]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[26]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[25]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[24]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[23]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[22]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[19]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[18]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[17]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[16]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[15]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[14]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[13]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[12]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[11]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[10]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[9]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[8]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[7]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[6]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[5]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[31]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[30]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[29]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[28]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[27]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[26]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[25]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[24]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[23]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[22]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[21]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[20]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[31]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[30]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[29]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[28]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[27]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[26]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[25]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[24]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[23]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[22]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[21]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[20]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[19]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[18]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[17]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[16]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[15]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[14]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[13]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[12]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[11]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[10]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[9]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[8]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[7]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[6]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[5]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[4]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[3]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[2]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[1]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[0]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_hdr_cid[1]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_hdr_cid[0]" BEL
        "gnum_interface_block.cmp_p2l_decode32.master_cpld" BEL
        "gnum_interface_block.cmp_p2l_decode32.master_cpln" BEL
        "gnum_interface_block.cmp_p2l_decode32.target_mrd" BEL
        "gnum_interface_block.cmp_p2l_decode32.target_mwr" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr_cycle" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_data_cycle" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ldm_gnt" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_wbm_gnt" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_pdm_gnt" BEL
        "gnum_interface_block.rst_reg" BEL
        "gnum_interface_block.p_rd_d_rdy_t[0]" BEL
        "gnum_interface_block.p_rd_d_rdy_t2[0]" BEL
        "gnum_interface_block.p_rd_d_rdy[0]" BEL
        "gnum_interface_block.p_rd_d_rdy_t[1]" BEL
        "gnum_interface_block.p_rd_d_rdy_t2[1]" BEL
        "gnum_interface_block.p_rd_d_rdy[1]" BEL
        "gnum_interface_block.l_wr_rdy_t[0]" BEL
        "gnum_interface_block.l_wr_rdy_t2[0]" BEL
        "gnum_interface_block.l_wr_rdy[0]" BEL
        "gnum_interface_block.l_wr_rdy_t[1]" BEL
        "gnum_interface_block.l_wr_rdy_t2[1]" BEL
        "gnum_interface_block.l_wr_rdy[1]" BEL
        "gnum_interface_block.l2p_edb_t" BEL "gnum_interface_block.l2p_edb_t2"
        BEL "gnum_interface_block.l2p_edb_o" BEL
        "gnum_interface_block.l2p_rdy_t" BEL "gnum_interface_block.l2p_rdy_t2"
        BEL "gnum_interface_block.l2p_rdy" BEL
        "gnum_interface_block.cmp_p2l_dma_master.rx_error_o" BEL
        "gnum_interface_block.cmp_p2l_dma_master.dma_ctrl_done_o" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_current_state[0]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_current_state[1]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_current_state[2]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_current_state[3]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_current_state[4]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[5]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[4]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[3]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[2]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[1]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[0]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[20]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[19]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[18]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[17]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[16]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[15]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[14]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[13]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[12]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[11]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[10]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[9]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[8]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[7]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[6]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[29]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[28]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[27]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[26]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[25]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[24]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[23]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[22]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[21]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_wr" BEL
        "gnum_interface_block.cmp_p2l_dma_master.is_next_item" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[31]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[30]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[29]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[28]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[27]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[26]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[25]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[24]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[23]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[22]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[21]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[20]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[19]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[18]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[17]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[16]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[15]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[14]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[13]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[12]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[11]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[10]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[9]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[8]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[7]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[6]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[5]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[4]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[3]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[2]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[1]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[0]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[31]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[30]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[29]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[28]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[27]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[26]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[25]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[24]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[23]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[22]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[21]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[20]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[19]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[18]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[17]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[16]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[15]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[14]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[13]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[12]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[11]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[10]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[9]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[8]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[7]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[6]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[5]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[4]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[3]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[2]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[1]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[0]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[61]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[60]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[59]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[58]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[57]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[56]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[55]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[54]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[53]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[52]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[51]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[50]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[49]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[48]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[47]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[46]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[45]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[44]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[43]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[42]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[41]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[40]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[39]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[38]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[37]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[36]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[35]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[34]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[33]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[32]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[31]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[30]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[29]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[28]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[27]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[26]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[25]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[24]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[23]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[22]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[21]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[20]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[19]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[18]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[17]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[16]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[15]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[14]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[13]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[12]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[11]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[10]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[9]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[8]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[7]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[6]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[5]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[4]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[3]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[2]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[1]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[0]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_dframe_o" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_valid_o" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[31]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[30]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[29]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[28]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[27]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[26]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[25]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[24]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[23]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[22]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[21]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[20]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[19]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[18]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[17]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[16]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[15]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[14]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[13]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[12]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[11]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[10]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[9]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[8]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[7]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[6]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[5]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[4]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[3]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[2]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[1]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[0]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[31]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[30]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[29]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[28]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[27]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[26]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[25]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[24]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[23]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[22]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[21]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[20]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[19]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[18]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[17]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[16]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[15]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[14]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[13]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[12]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[11]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[10]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[9]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[8]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[7]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[6]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[5]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[4]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[3]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[2]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[1]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[0]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[31]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[30]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[29]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[28]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[27]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[26]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[25]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[24]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[23]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[22]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[21]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[20]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[19]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[18]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[17]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[16]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[15]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[14]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[13]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[12]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[11]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[10]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[9]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[8]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[7]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[6]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[5]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[4]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[3]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[2]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[1]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[0]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[31]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[30]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[29]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[28]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[27]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[26]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[25]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[24]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[23]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[22]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[21]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[20]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[19]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[18]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[17]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[16]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[15]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[14]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[13]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[12]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[11]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[10]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[9]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[8]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[7]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[6]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[5]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[4]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[3]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[2]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[1]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[0]"
        BEL "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[31]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[30]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[29]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[28]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[27]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[26]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[25]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[24]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[23]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[22]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[21]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[20]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[19]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[18]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[17]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[16]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[15]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[14]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[13]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[12]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[11]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[10]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[9]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[8]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[7]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[6]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[5]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[4]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[3]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[2]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[1]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[0]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[31]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[30]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[29]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[28]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[27]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[26]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[25]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[24]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[23]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[22]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[21]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[20]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[19]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[18]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[17]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[16]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[15]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[14]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[13]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[12]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[11]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[10]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[9]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[8]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[7]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[6]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[5]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[4]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[3]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[2]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[1]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[0]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[31]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[30]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[29]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[28]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[27]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[26]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[25]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[24]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[23]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[22]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[21]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[20]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[19]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[18]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[17]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[16]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[15]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[14]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[13]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[12]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[11]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[10]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[9]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[8]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[7]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[6]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[5]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[4]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[3]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[2]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[1]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[0]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.dma_busy_error" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_64b_address" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[31]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[30]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[29]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[28]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[27]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[26]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[25]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[24]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[23]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[22]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[21]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[20]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[19]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[18]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[17]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[16]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[15]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[14]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[13]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[12]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[11]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[10]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[9]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[8]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[7]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[6]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[5]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[4]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[3]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[2]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[1]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[0]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_last_packet" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_header[9]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_header[8]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_header[7]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_header[6]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_header[5]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_header[4]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_header[3]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_header[2]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_header[1]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_header[0]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.rx_error_t" BEL
        "gnum_interface_block.cmp_p2l_dma_master.dma_ctrl_done_t" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_valid_o" BEL
        "gnum_interface_block.cmp_p2l_dma_master.completion_error" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_req_o" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_dma_current_state[0]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_dma_current_state[1]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_dma_current_state[2]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_dma_current_state[3]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_dma_current_state[4]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_dma_current_state[5]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_dma_current_state[6]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_dma_current_state[7]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[6]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[5]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[4]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[3]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[2]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[1]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[0]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[21]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[20]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[19]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[18]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[17]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[16]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[15]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[14]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[13]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[12]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[11]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[10]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[9]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[8]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[7]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[6]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[5]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[4]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[3]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[2]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[1]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[0]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[29]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[28]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[27]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[26]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[25]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[24]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[23]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[22]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[21]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[20]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[19]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[18]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[17]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[16]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[15]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[14]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[13]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[12]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[11]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[10]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[9]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[8]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[7]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[31]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[30]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[29]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[28]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[27]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[26]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[25]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[24]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[23]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[22]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_ctrl_error_o" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[31]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[30]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[29]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[28]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[27]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[26]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[25]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[24]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[23]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[22]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[21]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[20]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[19]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[18]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[17]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[16]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[15]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[14]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[13]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[12]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[11]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[10]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[9]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[8]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[7]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[6]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[5]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[4]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[3]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[2]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[1]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[0]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_edb_o" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_64b_address" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_dframe_o" BEL
        "gnum_interface_block.cmp_l2p_dma_master.addr_fifo_wr" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_last_packet" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[31]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[30]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[29]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[28]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[27]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[26]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[25]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[24]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[23]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[22]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[21]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[20]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[19]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[18]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[17]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[16]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[15]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[14]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[13]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[12]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[11]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[10]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[9]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[8]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[7]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[6]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[5]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[4]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[3]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[2]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[1]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[0]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_header[5]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_header[4]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_header[3]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_header[2]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_header[1]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_header[0]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_valid_o" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_req_o" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_ctrl_done_o" BEL
        "gnum_interface_block.cmp_l2p_dma_master.data_fifo_rd" BEL
        "gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[29]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[28]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[27]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[26]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[25]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[24]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[23]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[22]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[21]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[20]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[19]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[18]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[17]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[16]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[15]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[14]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[13]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[12]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[11]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[10]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[9]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[8]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[7]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[6]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[5]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[4]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[3]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[2]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[1]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[0]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_lw_s1"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_lw_s1"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_lw_s1"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_lw_s1"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_lw_s1"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_lw_s1"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_lw_s1"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_stat_lw_s1"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_lw_s1"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_lw_s2"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_lw_s2"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_lw_s2"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_lw_s2"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_stat_lw_s2"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_lw_s2"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_lw_s2"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_lw_s2"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_lw_s2"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_load_o"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_load_o"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_load_o"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_load_o"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_load_o"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_load_o"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_load_o"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_load_o"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_lw_s0"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_lw_s0"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_lw_s0"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_stat_lw_s0"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_lw_s0"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_lw_s0"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_lw_s0"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_lw_s0"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_lw_s0"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_current_state[2]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_current_state[3]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_current_state[4]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_current_state[5]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_current_state[6]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_current_state[0]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_current_state[1]"
        BEL "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[14]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[13]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[12]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[11]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[10]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[9]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[8]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[7]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[6]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[5]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[4]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[3]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[2]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[1]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[0]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[29]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[28]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[27]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[26]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[25]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[24]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[23]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[22]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[21]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[20]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[19]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[18]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[17]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[16]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[15]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_stat_reg[2]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_stat_reg[1]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_stat_reg[0]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[31]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[30]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[31]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[30]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[29]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[28]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[27]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[26]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[25]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[24]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[23]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[22]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[21]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[20]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[19]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[18]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[17]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[16]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[15]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[14]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[13]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[12]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[11]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[10]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[9]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[8]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[7]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[6]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[5]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[4]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[3]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[2]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[1]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[0]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[31]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[30]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[29]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[28]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[27]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[26]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[25]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[24]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[23]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[22]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[21]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[20]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[19]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[18]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[17]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[16]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[15]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[14]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[13]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[12]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[11]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[10]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[9]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[8]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[7]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[6]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[5]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[4]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[3]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[2]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[1]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[0]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_stat_int_read[2]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_stat_int_read[1]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_stat_int_read[0]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[31]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[30]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[29]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[28]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[27]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[26]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[25]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[24]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[23]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[22]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[21]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[20]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[19]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[18]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[17]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[16]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[15]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[14]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[13]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[12]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[11]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[10]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[9]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[8]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[7]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[6]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[5]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[4]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[3]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[2]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[1]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[0]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[31]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[30]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[29]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[28]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[27]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[26]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[25]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[24]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[23]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[22]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[21]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[20]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[19]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[18]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[17]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[16]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[15]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[14]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[13]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[12]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[11]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[10]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[9]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[8]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[7]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[6]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[5]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[4]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[3]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[2]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[1]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[0]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[31]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[30]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[29]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[28]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[27]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[26]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[25]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[24]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[23]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[22]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[21]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[20]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[19]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[18]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[17]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[16]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[15]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[14]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[13]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[12]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[11]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[10]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[9]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[8]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[7]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[6]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[5]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[4]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[3]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[2]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[1]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[0]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[31]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[30]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[29]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[28]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[27]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[26]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[25]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[24]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[23]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[22]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[21]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[20]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[19]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[18]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[17]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[16]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[15]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[14]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[13]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[12]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[11]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[10]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[9]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[8]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[7]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[6]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[5]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[4]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[3]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[2]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[1]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[0]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[31]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[30]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[29]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[28]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[27]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[26]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[25]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[24]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[23]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[22]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[21]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[20]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[19]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[18]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[17]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[16]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[15]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[14]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[13]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[12]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[11]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[10]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[9]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[8]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[7]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[6]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[5]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[4]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[3]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[2]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[1]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[0]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[31]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[30]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[29]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[28]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[27]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[26]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[25]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[24]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[23]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[22]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[21]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[20]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[19]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[18]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[17]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[16]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[15]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[14]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[13]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[12]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[11]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[10]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[9]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[8]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[7]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[6]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[5]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[4]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[3]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[2]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[1]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[0]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[31]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[30]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[29]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[28]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[27]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[26]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[25]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[24]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[23]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[22]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[21]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[20]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[19]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[18]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[17]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[16]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[15]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[14]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[13]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[12]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[11]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[10]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[9]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[8]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[7]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[6]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[5]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[4]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[3]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[2]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[1]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[0]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[31]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[30]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[29]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[28]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[27]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[26]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[25]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[24]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[23]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[22]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[21]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[20]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[19]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[18]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[17]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[16]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[15]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[14]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[13]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[12]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[11]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[10]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[9]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[8]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[7]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[6]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[5]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[4]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[3]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[2]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[1]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[0]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[31]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[30]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[29]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[28]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[27]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[26]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[25]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[24]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[23]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[22]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[21]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[20]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[19]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[18]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[17]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[16]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[15]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[14]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[13]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[12]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[11]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[10]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[9]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[8]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[7]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[6]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[5]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[4]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[3]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[2]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[1]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[0]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[31]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[30]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[29]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[28]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[27]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[26]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[25]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[24]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[23]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[22]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[21]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[20]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[19]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[18]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[17]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[16]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[15]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[14]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[13]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[12]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[11]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[10]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[9]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[8]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[7]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[6]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[5]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[4]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[3]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[2]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[1]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[0]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[31]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[30]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[29]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[28]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[27]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[26]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[25]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[24]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[23]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[22]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[21]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[20]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[19]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[18]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[17]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[16]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[15]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[14]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[13]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[12]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[11]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[10]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[9]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[8]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[7]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[6]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[5]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[4]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[3]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[2]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[1]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[0]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[31]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[30]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[29]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[28]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[27]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[26]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[25]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[24]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[23]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[22]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[21]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[20]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[19]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[18]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[17]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[16]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[15]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[14]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[13]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[12]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[11]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[10]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[9]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[8]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[7]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[6]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[5]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[4]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[3]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[2]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[1]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[0]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[31]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[30]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[29]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[28]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[27]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[26]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[25]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[24]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[23]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[22]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[21]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[20]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[19]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[18]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[17]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[16]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[15]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[14]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[13]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[12]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[11]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[10]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[9]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[8]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[7]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[6]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[5]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[4]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[3]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[2]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[1]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[0]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[31]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[30]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[29]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[28]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[27]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[26]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[25]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[24]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[23]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[22]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[21]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[20]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[19]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[18]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[17]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[16]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[15]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[14]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[13]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[12]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[11]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[10]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[9]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[8]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[7]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[6]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[5]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[4]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[3]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[2]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[1]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[0]"
        BEL "gnum_interface_block.cmp_dma_controller.dma_ctrl_abort_o" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_start_next_o" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[31]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[30]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[29]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[28]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[27]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[26]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[25]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[24]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[23]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[22]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[21]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[20]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[19]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[18]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[17]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[16]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[15]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[14]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[13]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[12]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[11]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[10]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[9]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[8]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[7]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[6]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[5]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[4]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[3]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[2]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[1]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[0]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[31]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[30]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[29]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[28]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[27]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[26]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[25]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[24]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[23]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[22]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[21]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[20]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[19]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[18]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[17]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[16]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[15]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[14]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[13]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[12]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[11]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[10]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[9]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[8]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[7]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[6]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[5]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[4]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[3]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[2]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[1]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[0]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[31]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[30]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[29]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[28]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[27]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[26]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[25]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[24]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[23]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[22]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[21]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[20]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[19]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[18]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[17]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[16]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[15]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[14]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[13]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[12]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[11]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[10]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[9]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[8]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[7]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[6]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[5]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[4]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[3]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[2]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[1]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[0]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[31]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[30]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[29]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[28]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[27]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[26]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[25]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[24]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[23]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[22]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[21]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[20]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[19]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[18]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[17]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[16]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[15]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[14]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[13]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[12]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[11]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[10]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[9]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[8]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[7]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[6]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[5]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[4]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[3]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[2]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[1]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[0]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[31]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[30]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[29]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[28]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[27]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[26]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[25]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[24]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[23]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[22]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[21]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[20]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[19]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[18]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[17]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[16]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[15]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[14]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[13]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[12]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[11]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[10]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[9]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[8]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[7]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[6]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[5]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[4]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[3]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[2]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[1]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[0]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[31]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[30]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[29]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[28]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[27]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[26]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[25]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[24]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[23]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[22]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[21]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[20]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[19]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[18]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[17]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[16]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[15]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[14]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[13]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[12]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[11]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[10]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[9]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[8]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[7]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[6]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[5]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[4]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[3]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[2]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[1]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[0]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[31]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[30]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[29]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[28]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[27]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[26]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[25]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[24]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[23]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[22]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[21]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[20]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[19]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[18]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[17]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[16]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[15]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[14]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[13]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[12]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[11]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[10]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[9]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[8]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[7]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[6]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[5]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[4]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[3]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[2]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[1]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[0]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_error_irq" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[31]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[30]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[29]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[28]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[27]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[26]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[25]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[24]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[23]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[22]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[21]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[20]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[19]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[18]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[17]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[16]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[15]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[14]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[13]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[12]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[11]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[10]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[9]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[8]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[7]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[6]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[5]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[4]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[3]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[2]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[31]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[30]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[29]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[28]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[27]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[26]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[25]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[24]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[23]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[22]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[21]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[20]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[19]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[18]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[17]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[16]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[15]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[14]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[13]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[12]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[11]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[10]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[9]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[8]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[7]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[6]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[5]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[4]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[3]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[2]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[1]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[0]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[31]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[30]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[29]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[28]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[27]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[26]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[25]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[24]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[23]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[22]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[21]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[20]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[19]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[18]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[17]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[16]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[15]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[14]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[13]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[12]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[11]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[10]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[9]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[8]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[7]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[6]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[5]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[4]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[3]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[2]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[1]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[0]"
        BEL "gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[31]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[30]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[29]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[28]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[27]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[26]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[25]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[24]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[23]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[22]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[21]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[20]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[19]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[18]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[17]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[16]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[15]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[14]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[13]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[12]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[11]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[10]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[9]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[8]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[7]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[6]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[5]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[4]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[3]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[2]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_done_irq" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_start_l2p_o" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_start_p2l_o" BEL
        "gnum_interface_block.cmp_dma_controller.dma_status[2]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_status[1]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_status[0]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_wr" BEL
        "gnum_interface_block.cmp_wbmaster32.l2p_read_cpl_current_state[1]"
        BEL
        "gnum_interface_block.cmp_wbmaster32.l2p_read_cpl_current_state[0]"
        BEL "gnum_interface_block.cmp_wbmaster32.p2l_cid[1]" BEL
        "gnum_interface_block.cmp_wbmaster32.p2l_cid[0]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_dframe_o" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[63]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[62]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[61]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[60]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[59]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[58]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[57]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[56]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[55]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[54]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[53]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[52]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[51]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[50]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[49]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[48]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[47]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[46]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[45]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[44]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[43]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[42]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[41]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[40]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[39]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[38]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[37]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[36]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[35]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[34]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[33]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[32]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[31]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[30]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[29]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[28]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[27]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[26]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[25]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[24]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[23]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[22]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[21]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[20]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[19]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[18]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[17]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[16]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[15]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[14]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[13]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[12]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[11]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[10]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[9]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[8]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[7]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[6]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[5]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[4]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[3]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[2]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[1]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[0]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_req_o" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_valid_o" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[31]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[30]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[29]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[28]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[27]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[26]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[25]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[24]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[23]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[22]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[21]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[20]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[19]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[18]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[17]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[16]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[15]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[14]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[13]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[12]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[11]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[10]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[9]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[8]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[7]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[6]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[5]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[4]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[3]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[2]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[1]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[0]" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_rd" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_o[4]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_o[3]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_o[2]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_o[1]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_o[0]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_valid_t2" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_valid_o" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_dframe_t2" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_dframe_o" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_o[19]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_o[18]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_o[17]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_o[16]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_o[15]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_o[14]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_o[13]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_o[12]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_o[11]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_o[10]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_o[9]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_o[8]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_o[7]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_o[6]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_o[5]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[2]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[1]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[0]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_o[31]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_o[30]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_o[29]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_o[28]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_o[27]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_o[26]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_o[25]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_o[24]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_o[23]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_o[22]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_o[21]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_o[20]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[17]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[16]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[15]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[14]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[13]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[12]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[11]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[10]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[9]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[8]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[7]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[6]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[5]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[4]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[3]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[31]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[30]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[29]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[28]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[27]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[26]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[25]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[24]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[23]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[22]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[21]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[20]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[19]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[18]" BEL
        "gnum_interface_block.cmp_clk_in.busyd" BEL
        "gnum_interface_block.cmp_clk_in.state[4]" BEL
        "gnum_interface_block.cmp_clk_in.state[5]" BEL
        "gnum_interface_block.cmp_clk_in.state[6]" BEL
        "gnum_interface_block.cmp_clk_in.state[7]" BEL
        "gnum_interface_block.cmp_clk_in.state[8]" BEL
        "gnum_interface_block.cmp_clk_in.counter[11]" BEL
        "gnum_interface_block.cmp_clk_in.counter[10]" BEL
        "gnum_interface_block.cmp_clk_in.counter[9]" BEL
        "gnum_interface_block.cmp_clk_in.counter[8]" BEL
        "gnum_interface_block.cmp_clk_in.counter[7]" BEL
        "gnum_interface_block.cmp_clk_in.counter[6]" BEL
        "gnum_interface_block.cmp_clk_in.counter[5]" BEL
        "gnum_interface_block.cmp_clk_in.counter[4]" BEL
        "gnum_interface_block.cmp_clk_in.counter[3]" BEL
        "gnum_interface_block.cmp_clk_in.counter[2]" BEL
        "gnum_interface_block.cmp_clk_in.counter[1]" BEL
        "gnum_interface_block.cmp_clk_in.counter[0]" BEL
        "gnum_interface_block.cmp_clk_in.cal_clk" BEL
        "gnum_interface_block.cmp_clk_in.rst_clk" BEL
        "gnum_interface_block.cmp_clk_in.enable" PIN
        "gnum_interface_block.cmp_clk_in.iserdes_m_pins<3>" PIN
        "gnum_interface_block.cmp_clk_in.iserdes_s_pins<4>" PIN
        "gnum_interface_block.cmp_l2p_ser.cmp_clk_out.loop0.0.loop3.oserdes_m/N_pins<1>"
        PIN
        "gnum_interface_block.cmp_l2p_ser.cmp_clk_out.loop0.0.loop3.oserdes_m_pins<1>";
PIN gnum_interface_block.cmp_clk_in.rx_pll_adv_inst_pins<0> = BEL
        "gnum_interface_block.cmp_clk_in.rx_pll_adv_inst" PINNAME CLKFBIN;
TIMEGRP gnum_interface_block_cmp_clk_in_buf_pll_fb_clk = PIN
        "gnum_interface_block.cmp_clk_in.rx_pll_adv_inst_pins<0>";
PIN gnum_interface_block.cmp_clk_in.rx_pll_adv_inst_pins<1> = BEL
        "gnum_interface_block.cmp_clk_in.rx_pll_adv_inst" PINNAME CLKIN1;
TIMEGRP gnum_interface_block_cmp_clk_in_buf_P_clk = PIN
        "gnum_interface_block.cmp_clk_in.rx_pll_adv_inst_pins<1>";
PIN gnum_interface_block.cmp_wbmaster32.wb_adr_t[18]_pins<3> = BEL
        "gnum_interface_block.cmp_wbmaster32.wb_adr_t[18]" PINNAME Q;
PIN gnum_interface_block.cmp_wbmaster32.wb_adr_t[17]_pins<3> = BEL
        "gnum_interface_block.cmp_wbmaster32.wb_adr_t[17]" PINNAME Q;
PIN gnum_interface_block.cmp_wbmaster32.wb_adr_t[16]_pins<3> = BEL
        "gnum_interface_block.cmp_wbmaster32.wb_adr_t[16]" PINNAME Q;
PIN gnum_interface_block.cmp_wbmaster32.wb_adr_t[15]_pins<3> = BEL
        "gnum_interface_block.cmp_wbmaster32.wb_adr_t[15]" PINNAME Q;
PIN gnum_interface_block.cmp_wbmaster32.wb_adr_t[14]_pins<3> = BEL
        "gnum_interface_block.cmp_wbmaster32.wb_adr_t[14]" PINNAME Q;
PIN gnum_interface_block.cmp_wbmaster32.wb_adr_t[13]_pins<3> = BEL
        "gnum_interface_block.cmp_wbmaster32.wb_adr_t[13]" PINNAME Q;
PIN gnum_interface_block.cmp_wbmaster32.wb_adr_t[12]_pins<3> = BEL
        "gnum_interface_block.cmp_wbmaster32.wb_adr_t[12]" PINNAME Q;
PIN gnum_interface_block.cmp_wbmaster32.wb_adr_t[11]_pins<3> = BEL
        "gnum_interface_block.cmp_wbmaster32.wb_adr_t[11]" PINNAME Q;
PIN gnum_interface_block.cmp_wbmaster32.wb_adr_t[10]_pins<3> = BEL
        "gnum_interface_block.cmp_wbmaster32.wb_adr_t[10]" PINNAME Q;
PIN gnum_interface_block.cmp_wbmaster32.wb_adr_t[9]_pins<3> = BEL
        "gnum_interface_block.cmp_wbmaster32.wb_adr_t[9]" PINNAME Q;
PIN gnum_interface_block.cmp_wbmaster32.wb_adr_t[8]_pins<3> = BEL
        "gnum_interface_block.cmp_wbmaster32.wb_adr_t[8]" PINNAME Q;
PIN gnum_interface_block.cmp_wbmaster32.wb_adr_t[7]_pins<3> = BEL
        "gnum_interface_block.cmp_wbmaster32.wb_adr_t[7]" PINNAME Q;
PIN gnum_interface_block.cmp_wbmaster32.wb_adr_t[6]_pins<3> = BEL
        "gnum_interface_block.cmp_wbmaster32.wb_adr_t[6]" PINNAME Q;
PIN gnum_interface_block.cmp_wbmaster32.wb_adr_t[5]_pins<3> = BEL
        "gnum_interface_block.cmp_wbmaster32.wb_adr_t[5]" PINNAME Q;
PIN gnum_interface_block.cmp_wbmaster32.wb_adr_t[4]_pins<3> = BEL
        "gnum_interface_block.cmp_wbmaster32.wb_adr_t[4]" PINNAME Q;
PIN gnum_interface_block.cmp_wbmaster32.wb_adr_t[3]_pins<3> = BEL
        "gnum_interface_block.cmp_wbmaster32.wb_adr_t[3]" PINNAME Q;
PIN gnum_interface_block.cmp_wbmaster32.wb_adr_t[2]_pins<3> = BEL
        "gnum_interface_block.cmp_wbmaster32.wb_adr_t[2]" PINNAME Q;
PIN gnum_interface_block.cmp_wbmaster32.wb_adr_t[1]_pins<3> = BEL
        "gnum_interface_block.cmp_wbmaster32.wb_adr_t[1]" PINNAME Q;
PIN gnum_interface_block.cmp_wbmaster32.wb_adr_t[0]_pins<3> = BEL
        "gnum_interface_block.cmp_wbmaster32.wb_adr_t[0]" PINNAME Q;
TIMEGRP thru_1037_0 = PIN
        "gnum_interface_block.cmp_wbmaster32.wb_adr_t[18]_pins<3>" PIN
        "gnum_interface_block.cmp_wbmaster32.wb_adr_t[17]_pins<3>" PIN
        "gnum_interface_block.cmp_wbmaster32.wb_adr_t[16]_pins<3>" PIN
        "gnum_interface_block.cmp_wbmaster32.wb_adr_t[15]_pins<3>" PIN
        "gnum_interface_block.cmp_wbmaster32.wb_adr_t[14]_pins<3>" PIN
        "gnum_interface_block.cmp_wbmaster32.wb_adr_t[13]_pins<3>" PIN
        "gnum_interface_block.cmp_wbmaster32.wb_adr_t[12]_pins<3>" PIN
        "gnum_interface_block.cmp_wbmaster32.wb_adr_t[11]_pins<3>" PIN
        "gnum_interface_block.cmp_wbmaster32.wb_adr_t[10]_pins<3>" PIN
        "gnum_interface_block.cmp_wbmaster32.wb_adr_t[9]_pins<3>" PIN
        "gnum_interface_block.cmp_wbmaster32.wb_adr_t[8]_pins<3>" PIN
        "gnum_interface_block.cmp_wbmaster32.wb_adr_t[7]_pins<3>" PIN
        "gnum_interface_block.cmp_wbmaster32.wb_adr_t[6]_pins<3>" PIN
        "gnum_interface_block.cmp_wbmaster32.wb_adr_t[5]_pins<3>" PIN
        "gnum_interface_block.cmp_wbmaster32.wb_adr_t[4]_pins<3>" PIN
        "gnum_interface_block.cmp_wbmaster32.wb_adr_t[3]_pins<3>" PIN
        "gnum_interface_block.cmp_wbmaster32.wb_adr_t[2]_pins<3>" PIN
        "gnum_interface_block.cmp_wbmaster32.wb_adr_t[1]_pins<3>" PIN
        "gnum_interface_block.cmp_wbmaster32.wb_adr_t[0]_pins<3>";
TIMEGRP l2p_rdy_i = BEL "l2p_rdy_i";
TIMEGRP acam_refclk_i = BEL "acam_refclk_i" BEL "int_flag_i" BEL "ef1_i" BEL
        "ef2_i" BEL "lf1_i" BEL "lf2_i" BEL "data_bus_io(0)" BEL
        "data_bus_io(1)" BEL "data_bus_io(2)" BEL "data_bus_io(3)" BEL
        "data_bus_io(4)" BEL "data_bus_io(5)" BEL "data_bus_io(6)" BEL
        "data_bus_io(7)" BEL "data_bus_io(8)" BEL "data_bus_io(9)" BEL
        "data_bus_io(10)" BEL "data_bus_io(11)" BEL "data_bus_io(12)" BEL
        "data_bus_io(13)" BEL "data_bus_io(14)" BEL "data_bus_io(15)" BEL
        "data_bus_io(16)" BEL "data_bus_io(17)" BEL "data_bus_io(18)" BEL
        "data_bus_io(19)" BEL "data_bus_io(20)" BEL "data_bus_io(21)" BEL
        "data_bus_io(22)" BEL "data_bus_io(23)" BEL "data_bus_io(24)" BEL
        "data_bus_io(25)" BEL "data_bus_io(26)" BEL "data_bus_io(27)";
TIMEGRP from_1039_0 = BEL "spec_aux0_i";
TIMEGRP from_1040_0 = BEL "spec_aux1_i";
TIMEGRP start_from_fpga_o = BEL "data_bus_io(0)" BEL "data_bus_io(1)" BEL
        "data_bus_io(2)" BEL "data_bus_io(3)" BEL "data_bus_io(4)" BEL
        "data_bus_io(5)" BEL "data_bus_io(6)" BEL "data_bus_io(7)" BEL
        "data_bus_io(8)" BEL "data_bus_io(9)" BEL "data_bus_io(10)" BEL
        "data_bus_io(11)" BEL "data_bus_io(12)" BEL "data_bus_io(13)" BEL
        "data_bus_io(14)" BEL "data_bus_io(15)" BEL "data_bus_io(16)" BEL
        "data_bus_io(17)" BEL "data_bus_io(18)" BEL "data_bus_io(19)" BEL
        "data_bus_io(20)" BEL "data_bus_io(21)" BEL "data_bus_io(22)" BEL
        "data_bus_io(23)" BEL "data_bus_io(24)" BEL "data_bus_io(25)" BEL
        "data_bus_io(26)" BEL "data_bus_io(27)" BEL "start_from_fpga_o" BEL
        "address_o(0)" BEL "address_o(1)" BEL "address_o(2)" BEL
        "address_o(3)" BEL "cs_n_o" BEL "rd_n_o" BEL "wr_n_o" BEL
        "mute_inputs_o.PAD" BEL "term_en_1_o.PAD" BEL "term_en_2_o.PAD" BEL
        "term_en_3_o.PAD" BEL "term_en_4_o.PAD" BEL "term_en_5_o.PAD";
TIMEGRP from_1034_0 = BEL "data_bus_io(0)" BEL "data_bus_io(1)" BEL
        "data_bus_io(2)" BEL "data_bus_io(3)" BEL "data_bus_io(4)" BEL
        "data_bus_io(5)" BEL "data_bus_io(6)" BEL "data_bus_io(7)" BEL
        "data_bus_io(8)" BEL "data_bus_io(9)" BEL "data_bus_io(10)" BEL
        "data_bus_io(11)" BEL "data_bus_io(12)" BEL "data_bus_io(13)" BEL
        "data_bus_io(14)" BEL "data_bus_io(15)" BEL "data_bus_io(16)" BEL
        "data_bus_io(17)" BEL "data_bus_io(18)" BEL "data_bus_io(19)" BEL
        "data_bus_io(20)" BEL "data_bus_io(21)" BEL "data_bus_io(22)" BEL
        "data_bus_io(23)" BEL "data_bus_io(24)" BEL "data_bus_io(25)" BEL
        "data_bus_io(26)" BEL "data_bus_io(27)";
TIMEGRP to_1035_0 = BEL "data_bus_io(0)" BEL "data_bus_io(1)" BEL
        "data_bus_io(2)" BEL "data_bus_io(3)" BEL "data_bus_io(4)" BEL
        "data_bus_io(5)" BEL "data_bus_io(6)" BEL "data_bus_io(7)" BEL
        "data_bus_io(8)" BEL "data_bus_io(9)" BEL "data_bus_io(10)" BEL
        "data_bus_io(11)" BEL "data_bus_io(12)" BEL "data_bus_io(13)" BEL
        "data_bus_io(14)" BEL "data_bus_io(15)" BEL "data_bus_io(16)" BEL
        "data_bus_io(17)" BEL "data_bus_io(18)" BEL "data_bus_io(19)" BEL
        "data_bus_io(20)" BEL "data_bus_io(21)" BEL "data_bus_io(22)" BEL
        "data_bus_io(23)" BEL "data_bus_io(24)" BEL "data_bus_io(25)" BEL
        "data_bus_io(26)" BEL "data_bus_io(27)";
TIMEGRP from_1035_1 = BEL "data_bus_io(0)";
TIMEGRP rx_error_o = BEL "rx_error_o" BEL "l2p_edb_o";
TIMEGRP to_1053_0 = BEL "irq_p_o";
TIMEGRP pll_cs_o = BEL "pll_cs_o" BEL "pll_sdi_o" BEL "pll_sclk_o";
TIMEGRP to_1038_0 = BEL "start_from_fpga_o";
TIMEGRP to_1036_0 = BEL "address_o(0)" BEL "address_o(1)" BEL "address_o(2)"
        BEL "address_o(3)";
TIMEGRP to_1047_0 = BEL "tdc_led_status_o.PAD";
TIMEGRP to_1048_0 = BEL "tdc_led_trig1_o.PAD";
TIMEGRP to_1049_0 = BEL "tdc_led_trig2_o.PAD";
TIMEGRP to_1050_0 = BEL "tdc_led_trig3_o.PAD";
TIMEGRP to_1051_0 = BEL "tdc_led_trig4_o.PAD";
TIMEGRP to_1052_0 = BEL "tdc_led_trig5_o.PAD";
TIMEGRP to_1041_0 = BEL "spec_aux2_o";
TIMEGRP to_1042_0 = BEL "spec_aux3_o";
TIMEGRP to_1043_0 = BEL "spec_aux4_o";
TIMEGRP to_1044_0 = BEL "spec_aux5_o";
TIMEGRP to_1045_0 = BEL "spec_led_green_o.PAD";
TIMEGRP to_1046_0 = BEL "spec_led_red_o.PAD";
TIMEGRP tdc_clk_p_i_rise = RISING TIMEGRP "tdc_clk_p_i";
TS_gnum_interface_block_cmp_clk_in_buf_P_clk = PERIOD TIMEGRP
        "gnum_interface_block_cmp_clk_in_buf_P_clk" 5 ns HIGH 50%;
TS_gnum_interface_block_cmp_clk_in_buf_pll_fb_clk = PERIOD TIMEGRP
        "gnum_interface_block_cmp_clk_in_buf_pll_fb_clk" 5 ns HIGH 50%;
TS_gnum_interface_block_cmp_clk_in_rx_pllout_x1 = PERIOD TIMEGRP
        "gnum_interface_block_cmp_clk_in_rx_pllout_x1" 5 ns HIGH 50%;
TS_spec_clk_i = PERIOD TIMEGRP "spec_clk_i" 50 ns HIGH 50%;
TS_tdc_clk_p_i = PERIOD TIMEGRP "tdc_clk_p_i" 8 ns HIGH 50%;
TS_rx_error_o_gnum_interface_block_cmp_clk_in_rx_pllout_x1 = MAXDELAY FROM
        TIMEGRP "gnum_interface_block_cmp_clk_in_rx_pllout_x1" TO TIMEGRP
        "rx_error_o" 3 ns;
TS_l2p_rdy_i_gnum_interface_block_cmp_clk_in_rx_pllout_x1 = MAXDELAY FROM
        TIMEGRP "l2p_rdy_i" TO TIMEGRP
        "gnum_interface_block_cmp_clk_in_rx_pllout_x1" 3 ns;
TS_1034_0 = MAXDELAY FROM TIMEGRP "from_1034_0" TO TIMEGRP "tdc_clk_p_i_rise"
        22 ns;
TS_1035_0 = MAXDELAY FROM TIMEGRP "tdc_clk_p_i_rise" TO TIMEGRP "to_1035_0" 22
        ns;
TS_1035_1 = MAXDELAY FROM TIMEGRP "from_1035_1" TO TIMEGRP "to_1035_0" 20 ns;
TS_1036_0 = MAXDELAY FROM TIMEGRP "tdc_clk_p_i_rise" TO TIMEGRP "to_1036_0" 22
        ns;
TS_1037_0 = MAXDELAY FROM TIMEGRP "tdc_clk_p_i_rise" THRU TIMEGRP
        "thru_1037_0" TO TIMEGRP "tdc_clk_p_i_rise" 16 ns;
TS_1038_0 = MAXDELAY FROM TIMEGRP "tdc_clk_p_i_rise" TO TIMEGRP "to_1038_0" 14
        ns;
PATH TS_1039_0_path = FROM TIMEGRP "from_1039_0";
PATH "TS_1039_0_path" TIG;
PATH TS_1040_0_path = FROM TIMEGRP "from_1040_0";
PATH "TS_1040_0_path" TIG;
PATH TS_1041_0_path = TO TIMEGRP "to_1041_0";
PATH "TS_1041_0_path" TIG;
PATH TS_1042_0_path = TO TIMEGRP "to_1042_0";
PATH "TS_1042_0_path" TIG;
PATH TS_1043_0_path = TO TIMEGRP "to_1043_0";
PATH "TS_1043_0_path" TIG;
PATH TS_1044_0_path = TO TIMEGRP "to_1044_0";
PATH "TS_1044_0_path" TIG;
PATH TS_1045_0_path = TO TIMEGRP "to_1045_0";
PATH "TS_1045_0_path" TIG;
PATH TS_1046_0_path = TO TIMEGRP "to_1046_0";
PATH "TS_1046_0_path" TIG;
PATH TS_1047_0_path = TO TIMEGRP "to_1047_0";
PATH "TS_1047_0_path" TIG;
PATH TS_1048_0_path = TO TIMEGRP "to_1048_0";
PATH "TS_1048_0_path" TIG;
PATH TS_1049_0_path = TO TIMEGRP "to_1049_0";
PATH "TS_1049_0_path" TIG;
PATH TS_1050_0_path = TO TIMEGRP "to_1050_0";
PATH "TS_1050_0_path" TIG;
PATH TS_1051_0_path = TO TIMEGRP "to_1051_0";
PATH "TS_1051_0_path" TIG;
PATH TS_1052_0_path = TO TIMEGRP "to_1052_0";
PATH "TS_1052_0_path" TIG;
PATH TS_1053_0_path = TO TIMEGRP "to_1053_0";
PATH "TS_1053_0_path" TIG;
TS_gnum_interface_block_un1_cmp_clk_in = PERIOD TIMEGRP
        "gnum_interface_block_un1_cmp_clk_in"
        TS_gnum_interface_block_cmp_clk_in_buf_P_clk / 2 HIGH 50%;
TS_gnum_interface_block_cmp_clk_in_rx_pllout_x1_0 = PERIOD TIMEGRP
        "gnum_interface_block_cmp_clk_in_rx_pllout_x1_0"
        TS_gnum_interface_block_cmp_clk_in_buf_P_clk PHASE 1.25 ns HIGH 50%;
TIMEGRP "pll_cs_o" OFFSET = OUT 48 ns AFTER COMP "spec_clk_i";
TIMEGRP "start_from_fpga_o" OFFSET = OUT 6 ns AFTER COMP "tdc_clk_p_i";
TIMEGRP "acam_refclk_i" OFFSET = IN 6 ns BEFORE COMP "tdc_clk_p_i";
SCHEMATIC END;

