module half_test;
reg a,b;
wire s,c;

half_adder g1(a,b,s,c);
initial
begin
#0	a=1'b0; b=1'b0;
#100	a=1'b0; b=1'b1;
#100	a=1'b1; b=1'b0;
#100	a=1'b1; b=1'b1;
end
initial
$monitor($time,"a = %b,b = %b,s = %b,c = %b",a,b,s,c);
initial
#400 $stop;
endmodule
