

================================================================
== Vivado HLS Report for 'Timer'
================================================================
* Date:           Tue May 17 11:43:05 2016

* Version:        2015.3 (Build 1368829 on Mon Sep 28 20:31:51 PM 2015)
* Project:        Timer
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      4.96|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         1|          -|          -|     ?|    no    |
        |- Loop 2  |    ?|    ?|         1|          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	4  / (!state_load & !PPS_read_1) | (state_load & !tmp_5 & !tmp_7)
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: num_clks_assign [1/1] 0.00ns
._crit_edge:9  %num_clks_assign = alloca i32, align 4

ST_1: hop_rate_assign [1/1] 0.00ns
._crit_edge:10  %hop_rate_assign = alloca i32, align 4

ST_1: pps_reg [1/1] 0.00ns
._crit_edge:11  %pps_reg = alloca i1, align 1

ST_1: stg_8 [1/1] 1.57ns
._crit_edge:14  store volatile i1 false, i1* %pps_reg, align 1

ST_1: stg_9 [1/1] 1.57ns
._crit_edge:24  store i32 0, i32* @ticks, align 4


 <State 2>: 1.57ns
ST_2: hop_rate_read [1/1] 0.00ns
._crit_edge:7  %hop_rate_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %hop_rate) nounwind

ST_2: stg_11 [1/1] 0.00ns
._crit_edge:13  store volatile i32 %hop_rate_read, i32* %hop_rate_assign, align 4

ST_2: PPS_read [1/1] 0.00ns
._crit_edge:18  %PPS_read = call i1 @_ssdm_op_Read.ap_auto.volatile.i1P(i1* %PPS) nounwind

ST_2: stg_13 [1/1] 1.57ns
._crit_edge:19  store volatile i1 %PPS_read, i1* %pps_reg, align 1


 <State 3>: 4.96ns
ST_3: stg_14 [1/1] 0.00ns
._crit_edge:0  call void (...)* @_ssdm_op_SpecBitsMap(i1* %PPS) nounwind, !map !0

ST_3: stg_15 [1/1] 0.00ns
._crit_edge:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %pps_en) nounwind, !map !6

ST_3: stg_16 [1/1] 0.00ns
._crit_edge:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 %num_clks) nounwind, !map !10

ST_3: stg_17 [1/1] 0.00ns
._crit_edge:3  call void (...)* @_ssdm_op_SpecBitsMap(i32 %hop_rate) nounwind, !map !16

ST_3: stg_18 [1/1] 0.00ns
._crit_edge:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %trigger_out) nounwind, !map !20

ST_3: stg_19 [1/1] 0.00ns
._crit_edge:5  call void (...)* @_ssdm_op_SpecBitsMap(i1* %pps_edge) nounwind, !map !24

ST_3: stg_20 [1/1] 0.00ns
._crit_edge:6  call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @Timer_str) nounwind

ST_3: num_clks_read [1/1] 0.00ns
._crit_edge:8  %num_clks_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %num_clks) nounwind

ST_3: stg_22 [1/1] 0.00ns
._crit_edge:12  store volatile i32 %num_clks_read, i32* %num_clks_assign, align 4

ST_3: stg_23 [1/1] 0.00ns
._crit_edge:15  call void (...)* @_ssdm_op_SpecReset(i1* @state, i32 1, [1 x i8]* @p_str) nounwind

ST_3: stg_24 [1/1] 0.00ns
._crit_edge:16  call void (...)* @_ssdm_op_SpecReset(i32* @ticks, i32 1, [1 x i8]* @p_str) nounwind

ST_3: stg_25 [1/1] 0.00ns
._crit_edge:17  call void (...)* @_ssdm_op_SpecReset(i32* @trigger_count, i32 1, [1 x i8]* @p_str) nounwind

ST_3: pps_reg_load1 [1/1] 0.00ns
._crit_edge:20  %pps_reg_load1 = load volatile i1* %pps_reg, align 1

ST_3: stg_27 [1/1] 0.00ns
._crit_edge:21  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %pps_edge, i1 false) nounwind

ST_3: state_load [1/1] 0.00ns
._crit_edge:22  %state_load = load i1* @state, align 1

ST_3: stg_29 [1/1] 0.00ns
._crit_edge:23  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %trigger_out, i1 false) nounwind

ST_3: stg_30 [1/1] 0.00ns
._crit_edge:25  br i1 %state_load, label %4, label %0

ST_3: stg_31 [1/1] 1.57ns
:0  store i32 0, i32* @trigger_count, align 4

ST_3: stg_32 [1/1] 0.00ns
:1  br label %1

ST_3: trigger_count_load [1/1] 0.00ns
:0  %trigger_count_load = load i32* @trigger_count, align 4

ST_3: hop_rate_assign_load [1/1] 0.00ns
:1  %hop_rate_assign_load = load volatile i32* %hop_rate_assign, align 4

ST_3: tmp_4 [1/1] 2.44ns
:2  %tmp_4 = add i32 %hop_rate_assign_load, -1

ST_3: tmp_5 [1/1] 2.52ns
:3  %tmp_5 = icmp eq i32 %trigger_count_load, %tmp_4

ST_3: stg_37 [1/1] 0.00ns
:4  br i1 %tmp_5, label %5, label %.preheader

ST_3: stg_38 [1/1] 1.57ns
:0  store i32 0, i32* @trigger_count, align 4

ST_3: stg_39 [1/1] 1.57ns
:1  store i1 false, i1* @state, align 1

ST_3: stg_40 [1/1] 0.00ns
:2  br label %._crit_edge1


 <State 4>: 4.01ns
ST_4: PPS_read_1 [1/1] 0.00ns
:0  %PPS_read_1 = call i1 @_ssdm_op_Read.ap_auto.volatile.i1P(i1* %PPS) nounwind

ST_4: stg_42 [1/1] 0.00ns
:1  br i1 %PPS_read_1, label %3, label %2

ST_4: stg_43 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_4: stg_44 [1/1] 0.00ns
:1  br label %1

ST_4: stg_45 [1/1] 1.57ns
:0  store i1 true, i1* @state, align 1

ST_4: stg_46 [1/1] 0.00ns
:1  br label %._crit_edge1

ST_4: ticks_load [1/1] 0.00ns
.preheader:0  %ticks_load = load i32* @ticks, align 4

ST_4: num_clks_assign_load [1/1] 0.00ns
.preheader:1  %num_clks_assign_load = load volatile i32* %num_clks_assign, align 4

ST_4: tmp_7 [1/1] 2.52ns
.preheader:2  %tmp_7 = icmp eq i32 %ticks_load, %num_clks_assign_load

ST_4: stg_50 [1/1] 0.00ns
.preheader:3  br i1 %tmp_7, label %7, label %6

ST_4: stg_51 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_4: tmp_9 [1/1] 2.44ns
:1  %tmp_9 = add i32 %ticks_load, 1

ST_4: stg_53 [1/1] 1.57ns
:2  store i32 %tmp_9, i32* @ticks, align 4

ST_4: stg_54 [1/1] 0.00ns
:3  br label %.preheader

ST_4: stg_55 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %trigger_out, i1 true) nounwind

ST_4: tmp_8 [1/1] 2.44ns
:1  %tmp_8 = add i32 %trigger_count_load, 1

ST_4: stg_57 [1/1] 1.57ns
:2  store i32 %tmp_8, i32* @trigger_count, align 4

ST_4: stg_58 [1/1] 0.00ns
:3  br label %._crit_edge1

ST_4: stg_59 [1/1] 0.00ns
._crit_edge1:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
