Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Mon Jul 22 20:47:39 2024
| Host         : LAPTOP-PAWEL running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file ebit_z7010_top_wrapper_timing_summary_routed.rpt -pb ebit_z7010_top_wrapper_timing_summary_routed.pb -rpx ebit_z7010_top_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : ebit_z7010_top_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-2   Critical Warning  Invalid primary clock source pin                                  1           
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree                2           
TIMING-6   Critical Warning  No common primary clock between related clocks                    5           
TIMING-7   Critical Warning  No common node between related clocks                             5           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       12          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         1           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  2           
LUTAR-1    Warning           LUT drives async reset alert                                      4           
PDRC-190   Warning           Suboptimally placed synchronized register chain                   10          
TIMING-9   Warning           Unknown CDC Logic                                                 1           
TIMING-16  Warning           Large setup violation                                             166         
TIMING-18  Warning           Missing input or output delay                                     2           
ULMTCS-1   Warning           Control Sets use limits recommend reduction                       1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (12)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (15)
5. checking no_input_delay (5)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (12)
-------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: enet0_mii_rx_clk (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: enet0_mii_tx_clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (15)
-------------------------------------------------
 There are 15 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.785     -308.603                    364                27723       -0.361       -0.552                      2                27706        3.750        0.000                       0                 12241  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                                    ------------       ----------      --------------
CLK                                                                                                      {0.000 5.000}      10.000          100.000         
S_AXI_ACLK                                                                                               {0.000 5.000}      10.000          100.000         
clk_fpga_0                                                                                               {0.000 5.000}      10.000          100.000         
  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                 {0.000 40.000}     80.000          12.500          
    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q  {40.000 80.000}    80.000          12.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                                                                            -1.785     -308.603                    364                18925        0.050        0.000                      0                18925        4.500        0.000                       0                  7989  
S_AXI_ACLK                                                                      3.995        0.000                      0                 1401        0.058        0.000                      0                 1401        4.020        0.000                       0                   868  
clk_fpga_0                                                                      0.956        0.000                      0                 5490        0.050        0.000                      0                 5490        3.750        0.000                       0                  2876  
  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q       34.801        0.000                      0                 1045        0.103        0.000                      0                 1045       38.750        0.000                       0                   508  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
S_AXI_ACLK                                                                                           CLK                                                                                                        4.337        0.000                      0                  477        0.056        0.000                      0                  477  
clk_fpga_0                                                                                           CLK                                                                                                        6.200        0.000                      0                   20        0.290        0.000                      0                   20  
CLK                                                                                                  S_AXI_ACLK                                                                                                 3.717        0.000                      0                  158       -0.361       -0.552                      2                  158  
clk_fpga_0                                                                                           S_AXI_ACLK                                                                                                 1.992        0.000                      0                  313        0.344        0.000                      0                  313  
S_AXI_ACLK                                                                                           clk_fpga_0                                                                                                 5.920        0.000                      0                   77        0.087        0.000                      0                   77  
ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                               clk_fpga_0                                                                                                78.583        0.000                      0                    8                                                                        
clk_fpga_0                                                                                           ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                     8.524        0.000                      0                   17                                                                        
ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                    35.988        0.000                      0                   10        0.337        0.000                      0                   10  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                              From Clock                                                              To Clock                                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                              ----------                                                              --------                                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                       clk_fpga_0                                                              clk_fpga_0                                                                    6.661        0.000                      0                  105        0.374        0.000                      0                  105  
**async_default**                                                       ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q       38.234        0.000                      0                  106        0.332        0.000                      0                  106  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :          364  Failing Endpoints,  Worst Slack       -1.785ns,  Total Violation     -308.603ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.785ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/vec_Kin1_input1_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[-16]/S
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        11.158ns  (logic 4.334ns (38.843%)  route 6.824ns (61.157%))
  Logic Levels:           19  (CARRY4=9 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 11.508 - 10.000 ) 
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        1.671     1.671    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/CLK
    SLICE_X10Y50         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/vec_Kin1_input1_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDRE (Prop_fdre_C_Q)         0.518     2.189 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/vec_Kin1_input1_reg[46]/Q
                         net (fo=3, routed)           0.834     3.023    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/to_sulv[7]
    SLICE_X11Y50         LUT4 (Prop_lut4_I0_O)        0.124     3.147 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[-14]_i_28/O
                         net (fo=1, routed)           0.842     3.989    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[-14]_i_28_n_0
    SLICE_X10Y50         LUT6 (Prop_lut6_I1_O)        0.124     4.113 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[-14]_i_14/O
                         net (fo=1, routed)           0.283     4.396    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[-14]_i_14_n_0
    SLICE_X13Y50         LUT6 (Prop_lut6_I5_O)        0.124     4.520 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[-14]_i_6/O
                         net (fo=11, routed)          0.192     4.712    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[-14]_i_6_n_0
    SLICE_X13Y50         LUT2 (Prop_lut2_I0_O)        0.124     4.836 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[-14]_i_2/O
                         net (fo=86, routed)          0.921     5.757    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[-14]_i_2_n_0
    SLICE_X14Y49         LUT3 (Prop_lut3_I0_O)        0.124     5.881 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[-19]_i_7/O
                         net (fo=1, routed)           0.000     5.881    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[-19]_i_7_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.431 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[-19]_i_3/CO[3]
                         net (fo=1, routed)           0.001     6.432    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[-19]_i_3_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.546 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[-18]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.546    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[-18]_i_6_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.660 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[-14]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.660    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[-14]_i_10_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.774 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[-7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.774    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[-7]_i_3_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.888 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[-3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.888    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[-3]_i_3_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.127 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[-14]_i_9/O[2]
                         net (fo=4, routed)           0.711     7.839    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/p_0_in21_in
    SLICE_X15Y50         LUT4 (Prop_lut4_I0_O)        0.302     8.141 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[0]_i_27/O
                         net (fo=1, routed)           0.571     8.712    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[0]_i_27_n_0
    SLICE_X15Y51         LUT6 (Prop_lut6_I2_O)        0.124     8.836 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[0]_i_12/O
                         net (fo=4, routed)           0.190     9.026    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[0]_i_12_n_0
    SLICE_X15Y51         LUT5 (Prop_lut5_I2_O)        0.124     9.150 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[-14]_i_3/O
                         net (fo=48, routed)          0.335     9.485    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[-14]_i_3_n_0
    SLICE_X15Y51         LUT6 (Prop_lut6_I5_O)        0.124     9.609 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[0]_i_34/O
                         net (fo=1, routed)           0.750    10.358    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[0]_i_34_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621    10.979 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.979    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[0]_i_14_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.096 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.096    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[0]_i_6_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.325 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[0]_i_3/CO[2]
                         net (fo=6, routed)           0.479    11.804    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[0]_i_3_n_1
    SLICE_X12Y53         LUT5 (Prop_lut5_I4_O)        0.310    12.114 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[-1]_i_1/O
                         net (fo=14, routed)          0.715    12.829    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[-1]_i_1_n_0
    SLICE_X13Y49         FDSE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[-16]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        1.508    11.508    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/CLK
    SLICE_X13Y49         FDSE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[-16]/C
                         clock pessimism              0.000    11.508    
                         clock uncertainty           -0.035    11.473    
    SLICE_X13Y49         FDSE (Setup_fdse_C_S)       -0.429    11.044    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[-16]
  -------------------------------------------------------------------
                         required time                         11.044    
                         arrival time                         -12.829    
  -------------------------------------------------------------------
                         slack                                 -1.785    

Slack (VIOLATED) :        -1.785ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/vec_Kin1_input1_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[-5]/S
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        11.158ns  (logic 4.334ns (38.843%)  route 6.824ns (61.157%))
  Logic Levels:           19  (CARRY4=9 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 11.508 - 10.000 ) 
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        1.671     1.671    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/CLK
    SLICE_X10Y50         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/vec_Kin1_input1_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDRE (Prop_fdre_C_Q)         0.518     2.189 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/vec_Kin1_input1_reg[46]/Q
                         net (fo=3, routed)           0.834     3.023    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/to_sulv[7]
    SLICE_X11Y50         LUT4 (Prop_lut4_I0_O)        0.124     3.147 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[-14]_i_28/O
                         net (fo=1, routed)           0.842     3.989    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[-14]_i_28_n_0
    SLICE_X10Y50         LUT6 (Prop_lut6_I1_O)        0.124     4.113 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[-14]_i_14/O
                         net (fo=1, routed)           0.283     4.396    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[-14]_i_14_n_0
    SLICE_X13Y50         LUT6 (Prop_lut6_I5_O)        0.124     4.520 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[-14]_i_6/O
                         net (fo=11, routed)          0.192     4.712    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[-14]_i_6_n_0
    SLICE_X13Y50         LUT2 (Prop_lut2_I0_O)        0.124     4.836 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[-14]_i_2/O
                         net (fo=86, routed)          0.921     5.757    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[-14]_i_2_n_0
    SLICE_X14Y49         LUT3 (Prop_lut3_I0_O)        0.124     5.881 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[-19]_i_7/O
                         net (fo=1, routed)           0.000     5.881    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[-19]_i_7_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.431 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[-19]_i_3/CO[3]
                         net (fo=1, routed)           0.001     6.432    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[-19]_i_3_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.546 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[-18]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.546    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[-18]_i_6_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.660 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[-14]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.660    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[-14]_i_10_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.774 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[-7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.774    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[-7]_i_3_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.888 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[-3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.888    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[-3]_i_3_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.127 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[-14]_i_9/O[2]
                         net (fo=4, routed)           0.711     7.839    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/p_0_in21_in
    SLICE_X15Y50         LUT4 (Prop_lut4_I0_O)        0.302     8.141 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[0]_i_27/O
                         net (fo=1, routed)           0.571     8.712    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[0]_i_27_n_0
    SLICE_X15Y51         LUT6 (Prop_lut6_I2_O)        0.124     8.836 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[0]_i_12/O
                         net (fo=4, routed)           0.190     9.026    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[0]_i_12_n_0
    SLICE_X15Y51         LUT5 (Prop_lut5_I2_O)        0.124     9.150 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[-14]_i_3/O
                         net (fo=48, routed)          0.335     9.485    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[-14]_i_3_n_0
    SLICE_X15Y51         LUT6 (Prop_lut6_I5_O)        0.124     9.609 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[0]_i_34/O
                         net (fo=1, routed)           0.750    10.358    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[0]_i_34_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621    10.979 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.979    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[0]_i_14_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.096 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.096    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[0]_i_6_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.325 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[0]_i_3/CO[2]
                         net (fo=6, routed)           0.479    11.804    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[0]_i_3_n_1
    SLICE_X12Y53         LUT5 (Prop_lut5_I4_O)        0.310    12.114 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[-1]_i_1/O
                         net (fo=14, routed)          0.715    12.829    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[-1]_i_1_n_0
    SLICE_X13Y49         FDSE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[-5]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        1.508    11.508    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/CLK
    SLICE_X13Y49         FDSE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[-5]/C
                         clock pessimism              0.000    11.508    
                         clock uncertainty           -0.035    11.473    
    SLICE_X13Y49         FDSE (Setup_fdse_C_S)       -0.429    11.044    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[-5]
  -------------------------------------------------------------------
                         required time                         11.044    
                         arrival time                         -12.829    
  -------------------------------------------------------------------
                         slack                                 -1.785    

Slack (VIOLATED) :        -1.785ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/vec_Kin1_input1_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[-6]/S
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        11.158ns  (logic 4.334ns (38.843%)  route 6.824ns (61.157%))
  Logic Levels:           19  (CARRY4=9 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 11.508 - 10.000 ) 
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        1.671     1.671    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/CLK
    SLICE_X10Y50         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/vec_Kin1_input1_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDRE (Prop_fdre_C_Q)         0.518     2.189 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/vec_Kin1_input1_reg[46]/Q
                         net (fo=3, routed)           0.834     3.023    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/to_sulv[7]
    SLICE_X11Y50         LUT4 (Prop_lut4_I0_O)        0.124     3.147 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[-14]_i_28/O
                         net (fo=1, routed)           0.842     3.989    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[-14]_i_28_n_0
    SLICE_X10Y50         LUT6 (Prop_lut6_I1_O)        0.124     4.113 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[-14]_i_14/O
                         net (fo=1, routed)           0.283     4.396    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[-14]_i_14_n_0
    SLICE_X13Y50         LUT6 (Prop_lut6_I5_O)        0.124     4.520 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[-14]_i_6/O
                         net (fo=11, routed)          0.192     4.712    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[-14]_i_6_n_0
    SLICE_X13Y50         LUT2 (Prop_lut2_I0_O)        0.124     4.836 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[-14]_i_2/O
                         net (fo=86, routed)          0.921     5.757    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[-14]_i_2_n_0
    SLICE_X14Y49         LUT3 (Prop_lut3_I0_O)        0.124     5.881 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[-19]_i_7/O
                         net (fo=1, routed)           0.000     5.881    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[-19]_i_7_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.431 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[-19]_i_3/CO[3]
                         net (fo=1, routed)           0.001     6.432    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[-19]_i_3_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.546 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[-18]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.546    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[-18]_i_6_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.660 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[-14]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.660    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[-14]_i_10_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.774 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[-7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.774    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[-7]_i_3_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.888 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[-3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.888    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[-3]_i_3_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.127 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[-14]_i_9/O[2]
                         net (fo=4, routed)           0.711     7.839    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/p_0_in21_in
    SLICE_X15Y50         LUT4 (Prop_lut4_I0_O)        0.302     8.141 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[0]_i_27/O
                         net (fo=1, routed)           0.571     8.712    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[0]_i_27_n_0
    SLICE_X15Y51         LUT6 (Prop_lut6_I2_O)        0.124     8.836 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[0]_i_12/O
                         net (fo=4, routed)           0.190     9.026    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[0]_i_12_n_0
    SLICE_X15Y51         LUT5 (Prop_lut5_I2_O)        0.124     9.150 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[-14]_i_3/O
                         net (fo=48, routed)          0.335     9.485    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[-14]_i_3_n_0
    SLICE_X15Y51         LUT6 (Prop_lut6_I5_O)        0.124     9.609 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[0]_i_34/O
                         net (fo=1, routed)           0.750    10.358    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[0]_i_34_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621    10.979 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.979    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[0]_i_14_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.096 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.096    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[0]_i_6_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.325 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[0]_i_3/CO[2]
                         net (fo=6, routed)           0.479    11.804    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[0]_i_3_n_1
    SLICE_X12Y53         LUT5 (Prop_lut5_I4_O)        0.310    12.114 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[-1]_i_1/O
                         net (fo=14, routed)          0.715    12.829    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[-1]_i_1_n_0
    SLICE_X13Y49         FDSE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[-6]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        1.508    11.508    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/CLK
    SLICE_X13Y49         FDSE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[-6]/C
                         clock pessimism              0.000    11.508    
                         clock uncertainty           -0.035    11.473    
    SLICE_X13Y49         FDSE (Setup_fdse_C_S)       -0.429    11.044    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[-6]
  -------------------------------------------------------------------
                         required time                         11.044    
                         arrival time                         -12.829    
  -------------------------------------------------------------------
                         slack                                 -1.785    

Slack (VIOLATED) :        -1.785ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/vec_Kin1_input1_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[-8]/S
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        11.158ns  (logic 4.334ns (38.843%)  route 6.824ns (61.157%))
  Logic Levels:           19  (CARRY4=9 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 11.508 - 10.000 ) 
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        1.671     1.671    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/CLK
    SLICE_X10Y50         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/vec_Kin1_input1_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDRE (Prop_fdre_C_Q)         0.518     2.189 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/vec_Kin1_input1_reg[46]/Q
                         net (fo=3, routed)           0.834     3.023    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/to_sulv[7]
    SLICE_X11Y50         LUT4 (Prop_lut4_I0_O)        0.124     3.147 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[-14]_i_28/O
                         net (fo=1, routed)           0.842     3.989    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[-14]_i_28_n_0
    SLICE_X10Y50         LUT6 (Prop_lut6_I1_O)        0.124     4.113 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[-14]_i_14/O
                         net (fo=1, routed)           0.283     4.396    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[-14]_i_14_n_0
    SLICE_X13Y50         LUT6 (Prop_lut6_I5_O)        0.124     4.520 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[-14]_i_6/O
                         net (fo=11, routed)          0.192     4.712    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[-14]_i_6_n_0
    SLICE_X13Y50         LUT2 (Prop_lut2_I0_O)        0.124     4.836 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[-14]_i_2/O
                         net (fo=86, routed)          0.921     5.757    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[-14]_i_2_n_0
    SLICE_X14Y49         LUT3 (Prop_lut3_I0_O)        0.124     5.881 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[-19]_i_7/O
                         net (fo=1, routed)           0.000     5.881    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[-19]_i_7_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.431 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[-19]_i_3/CO[3]
                         net (fo=1, routed)           0.001     6.432    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[-19]_i_3_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.546 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[-18]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.546    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[-18]_i_6_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.660 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[-14]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.660    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[-14]_i_10_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.774 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[-7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.774    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[-7]_i_3_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.888 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[-3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.888    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[-3]_i_3_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.127 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[-14]_i_9/O[2]
                         net (fo=4, routed)           0.711     7.839    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/p_0_in21_in
    SLICE_X15Y50         LUT4 (Prop_lut4_I0_O)        0.302     8.141 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[0]_i_27/O
                         net (fo=1, routed)           0.571     8.712    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[0]_i_27_n_0
    SLICE_X15Y51         LUT6 (Prop_lut6_I2_O)        0.124     8.836 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[0]_i_12/O
                         net (fo=4, routed)           0.190     9.026    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[0]_i_12_n_0
    SLICE_X15Y51         LUT5 (Prop_lut5_I2_O)        0.124     9.150 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[-14]_i_3/O
                         net (fo=48, routed)          0.335     9.485    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[-14]_i_3_n_0
    SLICE_X15Y51         LUT6 (Prop_lut6_I5_O)        0.124     9.609 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[0]_i_34/O
                         net (fo=1, routed)           0.750    10.358    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[0]_i_34_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621    10.979 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.979    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[0]_i_14_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.096 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.096    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[0]_i_6_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.325 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[0]_i_3/CO[2]
                         net (fo=6, routed)           0.479    11.804    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[0]_i_3_n_1
    SLICE_X12Y53         LUT5 (Prop_lut5_I4_O)        0.310    12.114 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[-1]_i_1/O
                         net (fo=14, routed)          0.715    12.829    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[-1]_i_1_n_0
    SLICE_X13Y49         FDSE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[-8]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        1.508    11.508    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/CLK
    SLICE_X13Y49         FDSE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[-8]/C
                         clock pessimism              0.000    11.508    
                         clock uncertainty           -0.035    11.473    
    SLICE_X13Y49         FDSE (Setup_fdse_C_S)       -0.429    11.044    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[-8]
  -------------------------------------------------------------------
                         required time                         11.044    
                         arrival time                         -12.829    
  -------------------------------------------------------------------
                         slack                                 -1.785    

Slack (VIOLATED) :        -1.729ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/vec_Kin1_input1_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result_reg[-1]/S
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        11.209ns  (logic 4.086ns (36.452%)  route 7.123ns (63.548%))
  Logic Levels:           17  (CARRY4=8 LUT4=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 11.563 - 10.000 ) 
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        1.734     1.734    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/CLK
    SLICE_X40Y24         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/vec_Kin1_input1_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.456     2.190 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/vec_Kin1_input1_reg[49]/Q
                         net (fo=3, routed)           0.826     3.016    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/to_sulv[10]
    SLICE_X42Y24         LUT4 (Prop_lut4_I1_O)        0.124     3.140 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result[-14]_i_20/O
                         net (fo=1, routed)           0.680     3.820    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result[-14]_i_20_n_0
    SLICE_X42Y24         LUT6 (Prop_lut6_I0_O)        0.124     3.944 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result[-14]_i_11__0/O
                         net (fo=1, routed)           0.670     4.615    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result[-14]_i_11__0_n_0
    SLICE_X42Y24         LUT6 (Prop_lut6_I0_O)        0.124     4.739 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result[-14]_i_6__0/O
                         net (fo=33, routed)          0.851     5.589    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result[-14]_i_6__0_n_0
    SLICE_X41Y24         LUT4 (Prop_lut4_I2_O)        0.124     5.713 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result[-15]_i_7/O
                         net (fo=1, routed)           0.000     5.713    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result[-15]_i_7_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.245 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result_reg[-15]_i_3/CO[3]
                         net (fo=1, routed)           0.009     6.255    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result_reg[-15]_i_3_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.369 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result_reg[-14]_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     6.369    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result_reg[-14]_i_9__0_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.483 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result_reg[-7]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     6.483    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result_reg[-7]_i_3__0_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.597 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result_reg[-3]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     6.597    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result_reg[-3]_i_3__0_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.931 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result_reg[-14]_i_8/O[1]
                         net (fo=2, routed)           0.513     7.443    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result_reg[-14]_i_8_n_6
    SLICE_X40Y28         LUT4 (Prop_lut4_I1_O)        0.303     7.746 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result[0]_i_23__0/O
                         net (fo=1, routed)           0.815     8.562    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result[0]_i_23__0_n_0
    SLICE_X40Y26         LUT6 (Prop_lut6_I4_O)        0.124     8.686 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result[0]_i_10/O
                         net (fo=4, routed)           0.334     9.020    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result[0]_i_10_n_0
    SLICE_X40Y25         LUT6 (Prop_lut6_I2_O)        0.124     9.144 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result[-14]_i_5__0/O
                         net (fo=25, routed)          1.060    10.204    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result[-14]_i_5__0_n_0
    SLICE_X40Y25         LUT6 (Prop_lut6_I0_O)        0.124    10.328 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result[0]_i_33__0/O
                         net (fo=1, routed)           0.338    10.666    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result[0]_i_33__0_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.261 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result_reg[0]_i_14__0/CO[3]
                         net (fo=1, routed)           0.000    11.261    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result_reg[0]_i_14__0_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.378 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result_reg[0]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    11.378    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result_reg[0]_i_6__0_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.607 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result_reg[0]_i_3__0/CO[2]
                         net (fo=6, routed)           0.358    11.965    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result_reg[0]_i_3__0_n_1
    SLICE_X40Y27         LUT5 (Prop_lut5_I4_O)        0.310    12.275 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result[-1]_i_1__0/O
                         net (fo=14, routed)          0.668    12.943    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result[-1]_i_1__0_n_0
    SLICE_X37Y28         FDSE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result_reg[-1]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        1.563    11.563    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/CLK
    SLICE_X37Y28         FDSE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result_reg[-1]/C
                         clock pessimism              0.115    11.678    
                         clock uncertainty           -0.035    11.643    
    SLICE_X37Y28         FDSE (Setup_fdse_C_S)       -0.429    11.214    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result_reg[-1]
  -------------------------------------------------------------------
                         required time                         11.214    
                         arrival time                         -12.943    
  -------------------------------------------------------------------
                         slack                                 -1.729    

Slack (VIOLATED) :        -1.729ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/vec_Kin1_input1_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result_reg[-2]/S
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        11.209ns  (logic 4.086ns (36.452%)  route 7.123ns (63.548%))
  Logic Levels:           17  (CARRY4=8 LUT4=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 11.563 - 10.000 ) 
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        1.734     1.734    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/CLK
    SLICE_X40Y24         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/vec_Kin1_input1_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.456     2.190 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/vec_Kin1_input1_reg[49]/Q
                         net (fo=3, routed)           0.826     3.016    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/to_sulv[10]
    SLICE_X42Y24         LUT4 (Prop_lut4_I1_O)        0.124     3.140 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result[-14]_i_20/O
                         net (fo=1, routed)           0.680     3.820    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result[-14]_i_20_n_0
    SLICE_X42Y24         LUT6 (Prop_lut6_I0_O)        0.124     3.944 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result[-14]_i_11__0/O
                         net (fo=1, routed)           0.670     4.615    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result[-14]_i_11__0_n_0
    SLICE_X42Y24         LUT6 (Prop_lut6_I0_O)        0.124     4.739 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result[-14]_i_6__0/O
                         net (fo=33, routed)          0.851     5.589    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result[-14]_i_6__0_n_0
    SLICE_X41Y24         LUT4 (Prop_lut4_I2_O)        0.124     5.713 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result[-15]_i_7/O
                         net (fo=1, routed)           0.000     5.713    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result[-15]_i_7_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.245 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result_reg[-15]_i_3/CO[3]
                         net (fo=1, routed)           0.009     6.255    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result_reg[-15]_i_3_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.369 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result_reg[-14]_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     6.369    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result_reg[-14]_i_9__0_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.483 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result_reg[-7]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     6.483    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result_reg[-7]_i_3__0_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.597 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result_reg[-3]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     6.597    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result_reg[-3]_i_3__0_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.931 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result_reg[-14]_i_8/O[1]
                         net (fo=2, routed)           0.513     7.443    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result_reg[-14]_i_8_n_6
    SLICE_X40Y28         LUT4 (Prop_lut4_I1_O)        0.303     7.746 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result[0]_i_23__0/O
                         net (fo=1, routed)           0.815     8.562    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result[0]_i_23__0_n_0
    SLICE_X40Y26         LUT6 (Prop_lut6_I4_O)        0.124     8.686 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result[0]_i_10/O
                         net (fo=4, routed)           0.334     9.020    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result[0]_i_10_n_0
    SLICE_X40Y25         LUT6 (Prop_lut6_I2_O)        0.124     9.144 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result[-14]_i_5__0/O
                         net (fo=25, routed)          1.060    10.204    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result[-14]_i_5__0_n_0
    SLICE_X40Y25         LUT6 (Prop_lut6_I0_O)        0.124    10.328 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result[0]_i_33__0/O
                         net (fo=1, routed)           0.338    10.666    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result[0]_i_33__0_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.261 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result_reg[0]_i_14__0/CO[3]
                         net (fo=1, routed)           0.000    11.261    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result_reg[0]_i_14__0_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.378 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result_reg[0]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    11.378    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result_reg[0]_i_6__0_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.607 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result_reg[0]_i_3__0/CO[2]
                         net (fo=6, routed)           0.358    11.965    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result_reg[0]_i_3__0_n_1
    SLICE_X40Y27         LUT5 (Prop_lut5_I4_O)        0.310    12.275 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result[-1]_i_1__0/O
                         net (fo=14, routed)          0.668    12.943    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result[-1]_i_1__0_n_0
    SLICE_X37Y28         FDSE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result_reg[-2]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        1.563    11.563    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/CLK
    SLICE_X37Y28         FDSE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result_reg[-2]/C
                         clock pessimism              0.115    11.678    
                         clock uncertainty           -0.035    11.643    
    SLICE_X37Y28         FDSE (Setup_fdse_C_S)       -0.429    11.214    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result_reg[-2]
  -------------------------------------------------------------------
                         required time                         11.214    
                         arrival time                         -12.943    
  -------------------------------------------------------------------
                         slack                                 -1.729    

Slack (VIOLATED) :        -1.729ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/vec_Kin1_input1_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result_reg[-4]/S
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        11.209ns  (logic 4.086ns (36.452%)  route 7.123ns (63.548%))
  Logic Levels:           17  (CARRY4=8 LUT4=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 11.563 - 10.000 ) 
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        1.734     1.734    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/CLK
    SLICE_X40Y24         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/vec_Kin1_input1_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.456     2.190 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/vec_Kin1_input1_reg[49]/Q
                         net (fo=3, routed)           0.826     3.016    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/to_sulv[10]
    SLICE_X42Y24         LUT4 (Prop_lut4_I1_O)        0.124     3.140 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result[-14]_i_20/O
                         net (fo=1, routed)           0.680     3.820    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result[-14]_i_20_n_0
    SLICE_X42Y24         LUT6 (Prop_lut6_I0_O)        0.124     3.944 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result[-14]_i_11__0/O
                         net (fo=1, routed)           0.670     4.615    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result[-14]_i_11__0_n_0
    SLICE_X42Y24         LUT6 (Prop_lut6_I0_O)        0.124     4.739 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result[-14]_i_6__0/O
                         net (fo=33, routed)          0.851     5.589    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result[-14]_i_6__0_n_0
    SLICE_X41Y24         LUT4 (Prop_lut4_I2_O)        0.124     5.713 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result[-15]_i_7/O
                         net (fo=1, routed)           0.000     5.713    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result[-15]_i_7_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.245 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result_reg[-15]_i_3/CO[3]
                         net (fo=1, routed)           0.009     6.255    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result_reg[-15]_i_3_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.369 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result_reg[-14]_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     6.369    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result_reg[-14]_i_9__0_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.483 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result_reg[-7]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     6.483    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result_reg[-7]_i_3__0_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.597 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result_reg[-3]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     6.597    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result_reg[-3]_i_3__0_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.931 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result_reg[-14]_i_8/O[1]
                         net (fo=2, routed)           0.513     7.443    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result_reg[-14]_i_8_n_6
    SLICE_X40Y28         LUT4 (Prop_lut4_I1_O)        0.303     7.746 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result[0]_i_23__0/O
                         net (fo=1, routed)           0.815     8.562    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result[0]_i_23__0_n_0
    SLICE_X40Y26         LUT6 (Prop_lut6_I4_O)        0.124     8.686 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result[0]_i_10/O
                         net (fo=4, routed)           0.334     9.020    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result[0]_i_10_n_0
    SLICE_X40Y25         LUT6 (Prop_lut6_I2_O)        0.124     9.144 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result[-14]_i_5__0/O
                         net (fo=25, routed)          1.060    10.204    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result[-14]_i_5__0_n_0
    SLICE_X40Y25         LUT6 (Prop_lut6_I0_O)        0.124    10.328 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result[0]_i_33__0/O
                         net (fo=1, routed)           0.338    10.666    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result[0]_i_33__0_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.261 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result_reg[0]_i_14__0/CO[3]
                         net (fo=1, routed)           0.000    11.261    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result_reg[0]_i_14__0_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.378 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result_reg[0]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    11.378    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result_reg[0]_i_6__0_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.607 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result_reg[0]_i_3__0/CO[2]
                         net (fo=6, routed)           0.358    11.965    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result_reg[0]_i_3__0_n_1
    SLICE_X40Y27         LUT5 (Prop_lut5_I4_O)        0.310    12.275 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result[-1]_i_1__0/O
                         net (fo=14, routed)          0.668    12.943    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result[-1]_i_1__0_n_0
    SLICE_X37Y28         FDSE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result_reg[-4]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        1.563    11.563    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/CLK
    SLICE_X37Y28         FDSE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result_reg[-4]/C
                         clock pessimism              0.115    11.678    
                         clock uncertainty           -0.035    11.643    
    SLICE_X37Y28         FDSE (Setup_fdse_C_S)       -0.429    11.214    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result_reg[-4]
  -------------------------------------------------------------------
                         required time                         11.214    
                         arrival time                         -12.943    
  -------------------------------------------------------------------
                         slack                                 -1.729    

Slack (VIOLATED) :        -1.729ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/vec_Kin1_input1_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result_reg[-8]/S
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        11.209ns  (logic 4.086ns (36.452%)  route 7.123ns (63.548%))
  Logic Levels:           17  (CARRY4=8 LUT4=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 11.563 - 10.000 ) 
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        1.734     1.734    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/CLK
    SLICE_X40Y24         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/vec_Kin1_input1_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.456     2.190 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/vec_Kin1_input1_reg[49]/Q
                         net (fo=3, routed)           0.826     3.016    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/to_sulv[10]
    SLICE_X42Y24         LUT4 (Prop_lut4_I1_O)        0.124     3.140 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result[-14]_i_20/O
                         net (fo=1, routed)           0.680     3.820    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result[-14]_i_20_n_0
    SLICE_X42Y24         LUT6 (Prop_lut6_I0_O)        0.124     3.944 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result[-14]_i_11__0/O
                         net (fo=1, routed)           0.670     4.615    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result[-14]_i_11__0_n_0
    SLICE_X42Y24         LUT6 (Prop_lut6_I0_O)        0.124     4.739 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result[-14]_i_6__0/O
                         net (fo=33, routed)          0.851     5.589    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result[-14]_i_6__0_n_0
    SLICE_X41Y24         LUT4 (Prop_lut4_I2_O)        0.124     5.713 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result[-15]_i_7/O
                         net (fo=1, routed)           0.000     5.713    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result[-15]_i_7_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.245 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result_reg[-15]_i_3/CO[3]
                         net (fo=1, routed)           0.009     6.255    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result_reg[-15]_i_3_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.369 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result_reg[-14]_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     6.369    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result_reg[-14]_i_9__0_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.483 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result_reg[-7]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     6.483    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result_reg[-7]_i_3__0_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.597 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result_reg[-3]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     6.597    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result_reg[-3]_i_3__0_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.931 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result_reg[-14]_i_8/O[1]
                         net (fo=2, routed)           0.513     7.443    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result_reg[-14]_i_8_n_6
    SLICE_X40Y28         LUT4 (Prop_lut4_I1_O)        0.303     7.746 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result[0]_i_23__0/O
                         net (fo=1, routed)           0.815     8.562    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result[0]_i_23__0_n_0
    SLICE_X40Y26         LUT6 (Prop_lut6_I4_O)        0.124     8.686 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result[0]_i_10/O
                         net (fo=4, routed)           0.334     9.020    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result[0]_i_10_n_0
    SLICE_X40Y25         LUT6 (Prop_lut6_I2_O)        0.124     9.144 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result[-14]_i_5__0/O
                         net (fo=25, routed)          1.060    10.204    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result[-14]_i_5__0_n_0
    SLICE_X40Y25         LUT6 (Prop_lut6_I0_O)        0.124    10.328 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result[0]_i_33__0/O
                         net (fo=1, routed)           0.338    10.666    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result[0]_i_33__0_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.261 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result_reg[0]_i_14__0/CO[3]
                         net (fo=1, routed)           0.000    11.261    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result_reg[0]_i_14__0_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.378 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result_reg[0]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    11.378    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result_reg[0]_i_6__0_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.607 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result_reg[0]_i_3__0/CO[2]
                         net (fo=6, routed)           0.358    11.965    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result_reg[0]_i_3__0_n_1
    SLICE_X40Y27         LUT5 (Prop_lut5_I4_O)        0.310    12.275 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result[-1]_i_1__0/O
                         net (fo=14, routed)          0.668    12.943    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result[-1]_i_1__0_n_0
    SLICE_X37Y28         FDSE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result_reg[-8]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        1.563    11.563    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/CLK
    SLICE_X37Y28         FDSE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result_reg[-8]/C
                         clock pessimism              0.115    11.678    
                         clock uncertainty           -0.035    11.643    
    SLICE_X37Y28         FDSE (Setup_fdse_C_S)       -0.429    11.214    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/error1Result_reg[-8]
  -------------------------------------------------------------------
                         required time                         11.214    
                         arrival time                         -12.943    
  -------------------------------------------------------------------
                         slack                                 -1.729    

Slack (VIOLATED) :        -1.726ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/vec_Kin1_input1_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[-21]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        11.076ns  (logic 4.285ns (38.686%)  route 6.791ns (61.314%))
  Logic Levels:           19  (CARRY4=9 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 11.497 - 10.000 ) 
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        1.682     1.682    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/CLK
    SLICE_X11Y49         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/vec_Kin1_input1_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.456     2.138 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/vec_Kin1_input1_reg[57]/Q
                         net (fo=3, routed)           1.022     3.160    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/to_sulv[18]
    SLICE_X11Y50         LUT6 (Prop_lut6_I0_O)        0.124     3.284 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[-14]_i_27/O
                         net (fo=1, routed)           0.639     3.922    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[-14]_i_27_n_0
    SLICE_X10Y50         LUT6 (Prop_lut6_I0_O)        0.124     4.046 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[-14]_i_14/O
                         net (fo=1, routed)           0.283     4.329    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[-14]_i_14_n_0
    SLICE_X13Y50         LUT6 (Prop_lut6_I5_O)        0.124     4.453 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[-14]_i_6/O
                         net (fo=11, routed)          0.192     4.646    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[-14]_i_6_n_0
    SLICE_X13Y50         LUT2 (Prop_lut2_I0_O)        0.124     4.770 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[-14]_i_2/O
                         net (fo=86, routed)          0.921     5.691    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[-14]_i_2_n_0
    SLICE_X14Y49         LUT3 (Prop_lut3_I0_O)        0.124     5.815 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[-19]_i_7/O
                         net (fo=1, routed)           0.000     5.815    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[-19]_i_7_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.365 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[-19]_i_3/CO[3]
                         net (fo=1, routed)           0.001     6.365    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[-19]_i_3_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.479 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[-18]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.479    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[-18]_i_6_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.593 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[-14]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.593    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[-14]_i_10_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.707 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[-7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.707    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[-7]_i_3_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.821 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[-3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.821    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[-3]_i_3_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.060 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[-14]_i_9/O[2]
                         net (fo=4, routed)           0.711     7.772    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/p_0_in21_in
    SLICE_X15Y50         LUT4 (Prop_lut4_I0_O)        0.302     8.074 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[0]_i_27/O
                         net (fo=1, routed)           0.571     8.645    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[0]_i_27_n_0
    SLICE_X15Y51         LUT6 (Prop_lut6_I2_O)        0.124     8.769 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[0]_i_12/O
                         net (fo=4, routed)           0.190     8.959    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[0]_i_12_n_0
    SLICE_X15Y51         LUT5 (Prop_lut5_I2_O)        0.124     9.083 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[-14]_i_3/O
                         net (fo=48, routed)          0.970    10.053    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[-14]_i_3_n_0
    SLICE_X13Y51         LUT5 (Prop_lut5_I2_O)        0.124    10.177 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[0]_i_44/O
                         net (fo=1, routed)           0.000    10.177    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[0]_i_44_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.709 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.709    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[0]_i_19_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.823 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.823    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[0]_i_10_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.094 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[0]_i_4/CO[0]
                         net (fo=19, routed)          0.647    11.741    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[0]_i_4_n_3
    SLICE_X11Y53         LUT6 (Prop_lut6_I5_O)        0.373    12.114 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[-18]_i_1/O
                         net (fo=5, routed)           0.644    12.758    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[-18]_i_1_n_0
    SLICE_X11Y53         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[-21]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        1.497    11.497    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/CLK
    SLICE_X11Y53         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[-21]/C
                         clock pessimism              0.000    11.497    
                         clock uncertainty           -0.035    11.461    
    SLICE_X11Y53         FDRE (Setup_fdre_C_R)       -0.429    11.032    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[-21]
  -------------------------------------------------------------------
                         required time                         11.032    
                         arrival time                         -12.758    
  -------------------------------------------------------------------
                         slack                                 -1.726    

Slack (VIOLATED) :        -1.726ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/vec_Kin1_input1_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[-22]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        11.076ns  (logic 4.285ns (38.686%)  route 6.791ns (61.314%))
  Logic Levels:           19  (CARRY4=9 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 11.497 - 10.000 ) 
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        1.682     1.682    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/CLK
    SLICE_X11Y49         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/vec_Kin1_input1_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.456     2.138 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/vec_Kin1_input1_reg[57]/Q
                         net (fo=3, routed)           1.022     3.160    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/to_sulv[18]
    SLICE_X11Y50         LUT6 (Prop_lut6_I0_O)        0.124     3.284 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[-14]_i_27/O
                         net (fo=1, routed)           0.639     3.922    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[-14]_i_27_n_0
    SLICE_X10Y50         LUT6 (Prop_lut6_I0_O)        0.124     4.046 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[-14]_i_14/O
                         net (fo=1, routed)           0.283     4.329    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[-14]_i_14_n_0
    SLICE_X13Y50         LUT6 (Prop_lut6_I5_O)        0.124     4.453 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[-14]_i_6/O
                         net (fo=11, routed)          0.192     4.646    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[-14]_i_6_n_0
    SLICE_X13Y50         LUT2 (Prop_lut2_I0_O)        0.124     4.770 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[-14]_i_2/O
                         net (fo=86, routed)          0.921     5.691    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[-14]_i_2_n_0
    SLICE_X14Y49         LUT3 (Prop_lut3_I0_O)        0.124     5.815 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[-19]_i_7/O
                         net (fo=1, routed)           0.000     5.815    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[-19]_i_7_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.365 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[-19]_i_3/CO[3]
                         net (fo=1, routed)           0.001     6.365    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[-19]_i_3_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.479 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[-18]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.479    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[-18]_i_6_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.593 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[-14]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.593    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[-14]_i_10_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.707 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[-7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.707    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[-7]_i_3_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.821 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[-3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.821    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[-3]_i_3_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.060 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[-14]_i_9/O[2]
                         net (fo=4, routed)           0.711     7.772    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/p_0_in21_in
    SLICE_X15Y50         LUT4 (Prop_lut4_I0_O)        0.302     8.074 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[0]_i_27/O
                         net (fo=1, routed)           0.571     8.645    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[0]_i_27_n_0
    SLICE_X15Y51         LUT6 (Prop_lut6_I2_O)        0.124     8.769 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[0]_i_12/O
                         net (fo=4, routed)           0.190     8.959    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[0]_i_12_n_0
    SLICE_X15Y51         LUT5 (Prop_lut5_I2_O)        0.124     9.083 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[-14]_i_3/O
                         net (fo=48, routed)          0.970    10.053    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[-14]_i_3_n_0
    SLICE_X13Y51         LUT5 (Prop_lut5_I2_O)        0.124    10.177 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[0]_i_44/O
                         net (fo=1, routed)           0.000    10.177    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[0]_i_44_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.709 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.709    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[0]_i_19_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.823 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.823    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[0]_i_10_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.094 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[0]_i_4/CO[0]
                         net (fo=19, routed)          0.647    11.741    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[0]_i_4_n_3
    SLICE_X11Y53         LUT6 (Prop_lut6_I5_O)        0.373    12.114 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[-18]_i_1/O
                         net (fo=5, routed)           0.644    12.758    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result[-18]_i_1_n_0
    SLICE_X11Y53         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[-22]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        1.497    11.497    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/CLK
    SLICE_X11Y53         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[-22]/C
                         clock pessimism              0.000    11.497    
                         clock uncertainty           -0.035    11.461    
    SLICE_X11Y53         FDRE (Setup_fdre_C_R)       -0.429    11.032    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/error1Result_reg[-22]
  -------------------------------------------------------------------
                         required time                         11.032    
                         arrival time                         -12.758    
  -------------------------------------------------------------------
                         slack                                 -1.726    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/interpolation_error1Result_0_reg[-17]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/A_reg_reg[4][0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (36.971%)  route 0.240ns (63.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        0.562     0.562    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/CLK
    SLICE_X18Y52         FDSE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/interpolation_error1Result_0_reg[-17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y52         FDSE (Prop_fdse_C_Q)         0.141     0.703 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/interpolation_error1Result_0_reg[-17]/Q
                         net (fo=2, routed)           0.240     0.943    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/interpolation_error1Result_0[-17]
    SLICE_X23Y52         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/A_reg_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        0.828     0.828    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/CLK
    SLICE_X23Y52         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/A_reg_reg[4][0]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X23Y52         FDRE (Hold_fdre_C_D)         0.070     0.893    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/A_reg_reg[4][0]
  -------------------------------------------------------------------
                         required time                         -0.893    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/sumError_reg[19]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/integral_reg[-5]_inv/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.226ns (54.709%)  route 0.187ns (45.291%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        0.562     0.562    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X33Y50         FDSE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/sumError_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDSE (Prop_fdse_C_Q)         0.128     0.690 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/sumError_reg[19]/Q
                         net (fo=4, routed)           0.187     0.877    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/sumError[19]
    SLICE_X33Y49         LUT6 (Prop_lut6_I4_O)        0.098     0.975 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/integral[-5]_inv_i_1/O
                         net (fo=1, routed)           0.000     0.975    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/integral[-5]_inv_i_1_n_0
    SLICE_X33Y49         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/integral_reg[-5]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        0.832     0.832    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X33Y49         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/integral_reg[-5]_inv/C
                         clock pessimism              0.000     0.832    
    SLICE_X33Y49         FDRE (Hold_fdre_C_D)         0.092     0.924    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/integral_reg[-5]_inv
  -------------------------------------------------------------------
                         required time                         -0.924    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/DSP_instance/P_reg_reg[11][30]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/vec_Kout_result_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.699%)  route 0.243ns (63.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        0.589     0.589    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/DSP_instance/CLK
    SLICE_X37Y51         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/DSP_instance/P_reg_reg[11][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.141     0.730 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/DSP_instance/P_reg_reg[11][30]/Q
                         net (fo=1, routed)           0.243     0.973    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/P_reg[11]_0[30]
    SLICE_X38Y44         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/vec_Kout_result_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        0.859     0.859    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/CLK
    SLICE_X38Y44         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/vec_Kout_result_reg[47]/C
                         clock pessimism              0.000     0.859    
    SLICE_X38Y44         FDRE (Hold_fdre_C_D)         0.063     0.922    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/vec_Kout_result_reg[47]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/PI/DSP_instance/C_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/PI/DSP_instance/DSP/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/opt_has_pipe.first_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.946%)  route 0.241ns (63.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        0.558     0.558    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/PI/DSP_instance/CLK
    SLICE_X23Y95         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/PI/DSP_instance/C_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y95         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/PI/DSP_instance/C_reg[15]/Q
                         net (fo=1, routed)           0.241     0.939    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/PI/DSP_instance/DSP/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/C[15]
    SLICE_X20Y93         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/PI/DSP_instance/DSP/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/opt_has_pipe.first_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        0.829     0.829    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/PI/DSP_instance/DSP/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/CLK
    SLICE_X20Y93         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/PI/DSP_instance/DSP/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/opt_has_pipe.first_q_reg[15]/C
                         clock pessimism             -0.005     0.824    
    SLICE_X20Y93         FDRE (Hold_fdre_C_D)         0.060     0.884    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/PI/DSP_instance/DSP/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/opt_has_pipe.first_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/addra_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/BRAM_fuzzyLUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.454%)  route 0.156ns (52.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        0.565     0.565    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/CLK
    SLICE_X7Y51          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/addra_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/addra_reg[10]/Q
                         net (fo=2, routed)           0.156     0.862    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/BRAM_fuzzyLUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y10         RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/BRAM_fuzzyLUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        0.875     0.875    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/BRAM_fuzzyLUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/BRAM_fuzzyLUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.253     0.622    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.805    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/BRAM_fuzzyLUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.805    
                         arrival time                           0.862    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/PI/addra_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/PI/BRAM_fuzzyLUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.454%)  route 0.156ns (52.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        0.558     0.558    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/PI/CLK
    SLICE_X7Y82          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/PI/addra_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          FDRE (Prop_fdre_C_Q)         0.141     0.699 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/PI/addra_reg[5]/Q
                         net (fo=2, routed)           0.156     0.855    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/PI/BRAM_fuzzyLUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y16         RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/PI/BRAM_fuzzyLUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        0.868     0.868    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/PI/BRAM_fuzzyLUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/PI/BRAM_fuzzyLUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.253     0.615    
    RAMB36_X0Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.798    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/PI/BRAM_fuzzyLUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.798    
                         arrival time                           0.855    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/addrb_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/BRAM_fuzzyLUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.203%)  route 0.158ns (52.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        0.565     0.565    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/CLK
    SLICE_X7Y51          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/addrb_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/addrb_reg[10]/Q
                         net (fo=2, routed)           0.158     0.863    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/BRAM_fuzzyLUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[10]
    RAMB36_X0Y10         RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/BRAM_fuzzyLUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        0.876     0.876    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/BRAM_fuzzyLUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/BRAM_fuzzyLUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.253     0.623    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     0.806    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/BRAM_fuzzyLUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.806    
                         arrival time                           0.863    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/addra_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/BRAM_fuzzyLUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.136%)  route 0.158ns (52.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        0.565     0.565    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/CLK
    SLICE_X7Y51          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/addra_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/addra_reg[7]/Q
                         net (fo=2, routed)           0.158     0.864    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/BRAM_fuzzyLUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y10         RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/BRAM_fuzzyLUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        0.875     0.875    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/BRAM_fuzzyLUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/BRAM_fuzzyLUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.253     0.622    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.805    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/BRAM_fuzzyLUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.805    
                         arrival time                           0.864    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/PI/addrb_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/PI/BRAM_fuzzyLUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.454%)  route 0.156ns (52.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        0.558     0.558    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/PI/CLK
    SLICE_X7Y82          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/PI/addrb_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          FDRE (Prop_fdre_C_Q)         0.141     0.699 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/PI/addrb_reg[8]/Q
                         net (fo=2, routed)           0.156     0.855    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/PI/BRAM_fuzzyLUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[8]
    RAMB36_X0Y16         RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/PI/BRAM_fuzzyLUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        0.866     0.866    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/PI/BRAM_fuzzyLUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/PI/BRAM_fuzzyLUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.253     0.613    
    RAMB36_X0Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     0.796    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/PI/BRAM_fuzzyLUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.796    
                         arrival time                           0.855    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/PI/error1Result_reg[-14]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/PI/interpolation_error1Result_1_reg[-9]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.209ns (50.006%)  route 0.209ns (49.994%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        0.554     0.554    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/PI/CLK
    SLICE_X24Y86         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/PI/error1Result_reg[-14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y86         FDRE (Prop_fdre_C_Q)         0.164     0.718 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/PI/error1Result_reg[-14]/Q
                         net (fo=3, routed)           0.209     0.927    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/PI/error1Result_reg[-_n_0_14]
    SLICE_X21Y85         LUT5 (Prop_lut5_I3_O)        0.045     0.972 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/PI/interpolation_error1Result_1[-9]_i_1/O
                         net (fo=1, routed)           0.000     0.972    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/PI/interpolation_error1Result_1[-9]_i_1_n_0
    SLICE_X21Y85         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/PI/interpolation_error1Result_1_reg[-9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        0.824     0.824    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/PI/CLK
    SLICE_X21Y85         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/PI/interpolation_error1Result_1_reg[-9]/C
                         clock pessimism             -0.005     0.819    
    SLICE_X21Y85         FDRE (Hold_fdre_C_D)         0.092     0.911    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/PI/interpolation_error1Result_1_reg[-9]
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ebit_z7010_top_i/FOC_top_0/U0/CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y6   ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/BRAM_fuzzyLUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y6   ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/BRAM_fuzzyLUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y7   ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/BRAM_fuzzyLUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y7   ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/BRAM_fuzzyLUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y10  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/BRAM_fuzzyLUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y10  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/BRAM_fuzzyLUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y11  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/BRAM_fuzzyLUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y11  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/BRAM_fuzzyLUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y13  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/PD/BRAM_fuzzyLUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y13  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/PD/BRAM_fuzzyLUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y29   ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/A_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y29   ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/A_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y27   ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/B_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y27   ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/B_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y27   ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/CNT_A_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y27   ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/CNT_A_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y26   ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/CNT_A_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y26   ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/CNT_A_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y27   ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/CNT_A_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y27   ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/CNT_A_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y29   ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/A_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y29   ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/A_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y27   ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/B_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y27   ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/B_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y27   ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/CNT_A_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y27   ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/CNT_A_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y26   ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/CNT_A_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y26   ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/CNT_A_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y27   ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/CNT_A_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y27   ebit_z7010_top_i/FOC_top_0/U0/FOC/CH_U/CNT_A_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  S_AXI_ACLK
  To Clock:  S_AXI_ACLK

Setup :            0  Failing Endpoints,  Worst Slack        3.995ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.995ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[1][11]/CE
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        5.479ns  (logic 0.608ns (11.097%)  route 4.871ns (88.903%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 11.577 - 10.000 ) 
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.675     1.675    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X18Y47         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y47         FDRE (Prop_fdre_C_Q)         0.456     2.131 f  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0_reg[26]/Q
                         net (fo=16, routed)          2.469     4.600    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg0[26]
    SLICE_X17Y60         LUT5 (Prop_lut5_I3_O)        0.152     4.752 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/inputValues[1][16]_i_1/O
                         net (fo=17, routed)          2.402     7.154    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[1][16]_0[0]
    SLICE_X41Y47         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[1][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.577    11.577    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X41Y47         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[1][11]/C
                         clock pessimism              0.014    11.591    
                         clock uncertainty           -0.035    11.556    
    SLICE_X41Y47         FDRE (Setup_fdre_C_CE)      -0.407    11.149    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[1][11]
  -------------------------------------------------------------------
                         required time                         11.149    
                         arrival time                          -7.154    
  -------------------------------------------------------------------
                         slack                                  3.995    

Slack (MET) :             3.995ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[1][12]/CE
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        5.479ns  (logic 0.608ns (11.097%)  route 4.871ns (88.903%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 11.577 - 10.000 ) 
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.675     1.675    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X18Y47         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y47         FDRE (Prop_fdre_C_Q)         0.456     2.131 f  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0_reg[26]/Q
                         net (fo=16, routed)          2.469     4.600    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg0[26]
    SLICE_X17Y60         LUT5 (Prop_lut5_I3_O)        0.152     4.752 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/inputValues[1][16]_i_1/O
                         net (fo=17, routed)          2.402     7.154    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[1][16]_0[0]
    SLICE_X41Y47         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[1][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.577    11.577    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X41Y47         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[1][12]/C
                         clock pessimism              0.014    11.591    
                         clock uncertainty           -0.035    11.556    
    SLICE_X41Y47         FDRE (Setup_fdre_C_CE)      -0.407    11.149    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[1][12]
  -------------------------------------------------------------------
                         required time                         11.149    
                         arrival time                          -7.154    
  -------------------------------------------------------------------
                         slack                                  3.995    

Slack (MET) :             3.995ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[1][13]/CE
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        5.479ns  (logic 0.608ns (11.097%)  route 4.871ns (88.903%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 11.577 - 10.000 ) 
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.675     1.675    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X18Y47         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y47         FDRE (Prop_fdre_C_Q)         0.456     2.131 f  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0_reg[26]/Q
                         net (fo=16, routed)          2.469     4.600    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg0[26]
    SLICE_X17Y60         LUT5 (Prop_lut5_I3_O)        0.152     4.752 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/inputValues[1][16]_i_1/O
                         net (fo=17, routed)          2.402     7.154    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[1][16]_0[0]
    SLICE_X41Y47         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[1][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.577    11.577    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X41Y47         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[1][13]/C
                         clock pessimism              0.014    11.591    
                         clock uncertainty           -0.035    11.556    
    SLICE_X41Y47         FDRE (Setup_fdre_C_CE)      -0.407    11.149    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[1][13]
  -------------------------------------------------------------------
                         required time                         11.149    
                         arrival time                          -7.154    
  -------------------------------------------------------------------
                         slack                                  3.995    

Slack (MET) :             3.995ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[1][2]/CE
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        5.479ns  (logic 0.608ns (11.097%)  route 4.871ns (88.903%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 11.577 - 10.000 ) 
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.675     1.675    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X18Y47         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y47         FDRE (Prop_fdre_C_Q)         0.456     2.131 f  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0_reg[26]/Q
                         net (fo=16, routed)          2.469     4.600    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg0[26]
    SLICE_X17Y60         LUT5 (Prop_lut5_I3_O)        0.152     4.752 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/inputValues[1][16]_i_1/O
                         net (fo=17, routed)          2.402     7.154    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[1][16]_0[0]
    SLICE_X41Y47         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[1][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.577    11.577    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X41Y47         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[1][2]/C
                         clock pessimism              0.014    11.591    
                         clock uncertainty           -0.035    11.556    
    SLICE_X41Y47         FDRE (Setup_fdre_C_CE)      -0.407    11.149    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[1][2]
  -------------------------------------------------------------------
                         required time                         11.149    
                         arrival time                          -7.154    
  -------------------------------------------------------------------
                         slack                                  3.995    

Slack (MET) :             3.995ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[1][4]/CE
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        5.479ns  (logic 0.608ns (11.097%)  route 4.871ns (88.903%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 11.577 - 10.000 ) 
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.675     1.675    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X18Y47         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y47         FDRE (Prop_fdre_C_Q)         0.456     2.131 f  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0_reg[26]/Q
                         net (fo=16, routed)          2.469     4.600    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg0[26]
    SLICE_X17Y60         LUT5 (Prop_lut5_I3_O)        0.152     4.752 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/inputValues[1][16]_i_1/O
                         net (fo=17, routed)          2.402     7.154    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[1][16]_0[0]
    SLICE_X41Y47         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[1][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.577    11.577    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X41Y47         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[1][4]/C
                         clock pessimism              0.014    11.591    
                         clock uncertainty           -0.035    11.556    
    SLICE_X41Y47         FDRE (Setup_fdre_C_CE)      -0.407    11.149    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[1][4]
  -------------------------------------------------------------------
                         required time                         11.149    
                         arrival time                          -7.154    
  -------------------------------------------------------------------
                         slack                                  3.995    

Slack (MET) :             3.995ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[1][6]/CE
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        5.479ns  (logic 0.608ns (11.097%)  route 4.871ns (88.903%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 11.577 - 10.000 ) 
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.675     1.675    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X18Y47         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y47         FDRE (Prop_fdre_C_Q)         0.456     2.131 f  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0_reg[26]/Q
                         net (fo=16, routed)          2.469     4.600    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg0[26]
    SLICE_X17Y60         LUT5 (Prop_lut5_I3_O)        0.152     4.752 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/inputValues[1][16]_i_1/O
                         net (fo=17, routed)          2.402     7.154    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[1][16]_0[0]
    SLICE_X41Y47         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[1][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.577    11.577    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X41Y47         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[1][6]/C
                         clock pessimism              0.014    11.591    
                         clock uncertainty           -0.035    11.556    
    SLICE_X41Y47         FDRE (Setup_fdre_C_CE)      -0.407    11.149    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[1][6]
  -------------------------------------------------------------------
                         required time                         11.149    
                         arrival time                          -7.154    
  -------------------------------------------------------------------
                         slack                                  3.995    

Slack (MET) :             3.995ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[1][8]/CE
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        5.479ns  (logic 0.608ns (11.097%)  route 4.871ns (88.903%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 11.577 - 10.000 ) 
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.675     1.675    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X18Y47         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y47         FDRE (Prop_fdre_C_Q)         0.456     2.131 f  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0_reg[26]/Q
                         net (fo=16, routed)          2.469     4.600    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg0[26]
    SLICE_X17Y60         LUT5 (Prop_lut5_I3_O)        0.152     4.752 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/inputValues[1][16]_i_1/O
                         net (fo=17, routed)          2.402     7.154    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[1][16]_0[0]
    SLICE_X41Y47         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[1][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.577    11.577    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X41Y47         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[1][8]/C
                         clock pessimism              0.014    11.591    
                         clock uncertainty           -0.035    11.556    
    SLICE_X41Y47         FDRE (Setup_fdre_C_CE)      -0.407    11.149    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[1][8]
  -------------------------------------------------------------------
                         required time                         11.149    
                         arrival time                          -7.154    
  -------------------------------------------------------------------
                         slack                                  3.995    

Slack (MET) :             3.995ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[1][9]/CE
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        5.479ns  (logic 0.608ns (11.097%)  route 4.871ns (88.903%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 11.577 - 10.000 ) 
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.675     1.675    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X18Y47         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y47         FDRE (Prop_fdre_C_Q)         0.456     2.131 f  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0_reg[26]/Q
                         net (fo=16, routed)          2.469     4.600    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg0[26]
    SLICE_X17Y60         LUT5 (Prop_lut5_I3_O)        0.152     4.752 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/inputValues[1][16]_i_1/O
                         net (fo=17, routed)          2.402     7.154    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[1][16]_0[0]
    SLICE_X41Y47         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[1][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.577    11.577    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X41Y47         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[1][9]/C
                         clock pessimism              0.014    11.591    
                         clock uncertainty           -0.035    11.556    
    SLICE_X41Y47         FDRE (Setup_fdre_C_CE)      -0.407    11.149    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[1][9]
  -------------------------------------------------------------------
                         required time                         11.149    
                         arrival time                          -7.154    
  -------------------------------------------------------------------
                         slack                                  3.995    

Slack (MET) :             4.309ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        5.362ns  (logic 1.504ns (28.051%)  route 3.858ns (71.949%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 SRL16E=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.551ns = ( 11.551 - 10.000 ) 
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.728     1.728    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/DESIGN_CLK_I
    SLICE_X5Y4           FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.456     2.184 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[10]/Q
                         net (fo=9, routed)           1.601     3.785    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/I0
    SLICE_X0Y5           SRL16E (Prop_srl16e_A0_Q)    0.152     3.937 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/Q
                         net (fo=1, routed)           0.615     4.552    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/mux_di[1]
    SLICE_X0Y4           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.744     5.296 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           1.119     6.415    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_regs/u_wcnt_lcmp_q
    SLICE_X3Y5           LUT2 (Prop_lut2_I1_O)        0.152     6.567 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_regs/u_wcnt_lcmp_q_i_1/O
                         net (fo=1, routed)           0.523     7.090    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_lcmp_temp
    SLICE_X3Y6           FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.551    11.551    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/DESIGN_CLK_I
    SLICE_X3Y6           FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/C
                         clock pessimism              0.152    11.703    
                         clock uncertainty           -0.035    11.668    
    SLICE_X3Y6           FDRE (Setup_fdre_C_D)       -0.269    11.399    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q
  -------------------------------------------------------------------
                         required time                         11.399    
                         arrival time                          -7.090    
  -------------------------------------------------------------------
                         slack                                  4.309    

Slack (MET) :             4.422ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[1][10]/CE
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        5.027ns  (logic 0.608ns (12.096%)  route 4.419ns (87.904%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.566ns = ( 11.566 - 10.000 ) 
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.675     1.675    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X18Y47         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y47         FDRE (Prop_fdre_C_Q)         0.456     2.131 f  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0_reg[26]/Q
                         net (fo=16, routed)          2.469     4.600    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg0[26]
    SLICE_X17Y60         LUT5 (Prop_lut5_I3_O)        0.152     4.752 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/inputValues[1][16]_i_1/O
                         net (fo=17, routed)          1.950     6.702    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[1][16]_0[0]
    SLICE_X39Y50         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[1][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.566    11.566    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X39Y50         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[1][10]/C
                         clock pessimism              0.000    11.566    
                         clock uncertainty           -0.035    11.530    
    SLICE_X39Y50         FDRE (Setup_fdre_C_CE)      -0.407    11.123    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[1][10]
  -------------------------------------------------------------------
                         required time                         11.123    
                         arrival time                          -6.702    
  -------------------------------------------------------------------
                         slack                                  4.422    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][65]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.164ns (60.728%)  route 0.106ns (39.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.563     0.563    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X34Y6          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y6          FDRE (Prop_fdre_C_Q)         0.164     0.727 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][65]/Q
                         net (fo=1, routed)           0.106     0.833    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X2Y1          RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.873     0.873    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.253     0.620    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.155     0.775    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.775    
                         arrival time                           0.833    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][137]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.164ns (60.728%)  route 0.106ns (39.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.558     0.558    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X34Y16         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][137]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][137]/Q
                         net (fo=1, routed)           0.106     0.828    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X2Y3          RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.865     0.865    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.253     0.612    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.155     0.767    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.767    
                         arrival time                           0.828    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][19]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.265%)  route 0.144ns (46.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.561     0.561    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X6Y16          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDRE (Prop_fdre_C_Q)         0.164     0.725 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][19]/Q
                         net (fo=1, routed)           0.144     0.868    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X0Y3          RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.867     0.867    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.252     0.615    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.155     0.770    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.868    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][57]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.501%)  route 0.167ns (50.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.566     0.566    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X8Y3           FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDRE (Prop_fdre_C_Q)         0.164     0.730 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][57]/Q
                         net (fo=1, routed)           0.167     0.897    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X0Y0          RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.876     0.876    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.233     0.643    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.155     0.798    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.798    
                         arrival time                           0.897    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][69]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.148ns (57.126%)  route 0.111ns (42.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.563     0.563    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X34Y6          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y6          FDRE (Prop_fdre_C_Q)         0.148     0.711 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][69]/Q
                         net (fo=1, routed)           0.111     0.822    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X2Y1          RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.873     0.873    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.253     0.620    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.101     0.721    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.721    
                         arrival time                           0.822    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][74]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.164ns (49.257%)  route 0.169ns (50.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.554     0.554    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X30Y20         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDRE (Prop_fdre_C_Q)         0.164     0.718 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][74]/Q
                         net (fo=1, routed)           0.169     0.887    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X1Y4          RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.858     0.858    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.233     0.625    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.155     0.780    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.780    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][130]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.164ns (50.630%)  route 0.160ns (49.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.556     0.556    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X6Y27          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][130]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.164     0.720 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][130]/Q
                         net (fo=1, routed)           0.160     0.880    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X0Y5          RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.864     0.864    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.252     0.612    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.155     0.767    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.767    
                         arrival time                           0.880    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][115]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.164ns (50.474%)  route 0.161ns (49.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.564     0.564    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X34Y1          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][115]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y1          FDRE (Prop_fdre_C_Q)         0.164     0.728 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][115]/Q
                         net (fo=1, routed)           0.161     0.889    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X2Y0          RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.874     0.874    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.253     0.621    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.155     0.776    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.776    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][59]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.543%)  route 0.181ns (52.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.566     0.566    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X8Y3           FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDRE (Prop_fdre_C_Q)         0.164     0.730 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][59]/Q
                         net (fo=1, routed)           0.181     0.911    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X0Y0          RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.876     0.876    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.233     0.643    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.155     0.798    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.798    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][129]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.164ns (50.510%)  route 0.161ns (49.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.556     0.556    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X6Y27          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][129]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.164     0.720 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[8][129]/Q
                         net (fo=1, routed)           0.161     0.880    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X0Y5          RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.864     0.864    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.252     0.612    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.155     0.767    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.767    
                         arrival time                           0.880    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         S_AXI_ACLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ebit_z7010_top_i/FOC_top_0/U0/S_AXI_ACLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y2   ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y1   ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y3   ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y0   ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y0   ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y5   ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y3   ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y1   ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y3   ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y2   ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y14   ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y14   ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X24Y15  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][100]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X24Y15  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][100]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X24Y15  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][101]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X24Y15  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][101]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X24Y15  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][102]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X24Y15  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][102]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X24Y15  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][103]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X24Y15  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][103]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y14   ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y14   ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X24Y15  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][100]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X24Y15  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][100]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X24Y15  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][101]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X24Y15  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][101]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X24Y15  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][102]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X24Y15  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][102]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X24Y15  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][103]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X24Y15  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][103]_srl8/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.956ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.956ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.894ns  (logic 4.178ns (46.977%)  route 4.716ns (53.023%))
  Logic Levels:           19  (CARRY4=16 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.673     2.981    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X31Y42         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDRE (Prop_fdre_C_Q)         0.419     3.400 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[0]/Q
                         net (fo=6, routed)           1.262     4.662    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg_n_0_[0]
    SLICE_X25Y42         LUT4 (Prop_lut4_I0_O)        0.299     4.961 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     4.961    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_8__0_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.493 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.493    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.607 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.607    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__0_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.721 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.721    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__1_n_0
    SLICE_X25Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.835 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__2/CO[3]
                         net (fo=66, routed)          1.449     7.283    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__2_n_0
    SLICE_X27Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.407 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.474     7.881    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_2_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.279 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.279    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.393 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.393    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__0_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.507 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.507    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__1_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.621 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__2/CO[3]
                         net (fo=34, routed)          1.031     9.652    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__2_n_0
    SLICE_X28Y41         LUT4 (Prop_lut4_I0_O)        0.124     9.776 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_1__1/O
                         net (fo=1, routed)           0.501    10.277    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_1__1_n_0
    SLICE_X26Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.857 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.857    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.971 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.971    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__0_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.085 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.085    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__1_n_0
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.199 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.199    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__2_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.313 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.313    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__3_n_0
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.427 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.427    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__4_n_0
    SLICE_X26Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.541 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.541    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__5_n_0
    SLICE_X26Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.875 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__6/O[1]
                         net (fo=1, routed)           0.000    11.875    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__6_n_6
    SLICE_X26Y47         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.500    12.692    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X26Y47         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[30]/C
                         clock pessimism              0.230    12.923    
                         clock uncertainty           -0.154    12.769    
    SLICE_X26Y47         FDRE (Setup_fdre_C_D)        0.062    12.831    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[30]
  -------------------------------------------------------------------
                         required time                         12.831    
                         arrival time                         -11.875    
  -------------------------------------------------------------------
                         slack                                  0.956    

Slack (MET) :             1.051ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.799ns  (logic 4.083ns (46.404%)  route 4.716ns (53.596%))
  Logic Levels:           19  (CARRY4=16 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.673     2.981    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X31Y42         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDRE (Prop_fdre_C_Q)         0.419     3.400 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[0]/Q
                         net (fo=6, routed)           1.262     4.662    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg_n_0_[0]
    SLICE_X25Y42         LUT4 (Prop_lut4_I0_O)        0.299     4.961 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     4.961    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_8__0_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.493 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.493    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.607 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.607    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__0_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.721 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.721    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__1_n_0
    SLICE_X25Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.835 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__2/CO[3]
                         net (fo=66, routed)          1.449     7.283    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__2_n_0
    SLICE_X27Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.407 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.474     7.881    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_2_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.279 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.279    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.393 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.393    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__0_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.507 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.507    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__1_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.621 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__2/CO[3]
                         net (fo=34, routed)          1.031     9.652    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__2_n_0
    SLICE_X28Y41         LUT4 (Prop_lut4_I0_O)        0.124     9.776 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_1__1/O
                         net (fo=1, routed)           0.501    10.277    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_1__1_n_0
    SLICE_X26Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.857 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.857    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.971 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.971    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__0_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.085 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.085    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__1_n_0
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.199 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.199    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__2_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.313 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.313    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__3_n_0
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.427 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.427    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__4_n_0
    SLICE_X26Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.541 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.541    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__5_n_0
    SLICE_X26Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.780 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__6/O[2]
                         net (fo=1, routed)           0.000    11.780    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__6_n_5
    SLICE_X26Y47         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.500    12.692    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X26Y47         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[31]/C
                         clock pessimism              0.230    12.923    
                         clock uncertainty           -0.154    12.769    
    SLICE_X26Y47         FDRE (Setup_fdre_C_D)        0.062    12.831    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[31]
  -------------------------------------------------------------------
                         required time                         12.831    
                         arrival time                         -11.780    
  -------------------------------------------------------------------
                         slack                                  1.051    

Slack (MET) :             1.067ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.783ns  (logic 4.067ns (46.307%)  route 4.716ns (53.693%))
  Logic Levels:           19  (CARRY4=16 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.673     2.981    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X31Y42         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDRE (Prop_fdre_C_Q)         0.419     3.400 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[0]/Q
                         net (fo=6, routed)           1.262     4.662    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg_n_0_[0]
    SLICE_X25Y42         LUT4 (Prop_lut4_I0_O)        0.299     4.961 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     4.961    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_8__0_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.493 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.493    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.607 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.607    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__0_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.721 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.721    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__1_n_0
    SLICE_X25Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.835 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__2/CO[3]
                         net (fo=66, routed)          1.449     7.283    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__2_n_0
    SLICE_X27Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.407 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.474     7.881    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_2_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.279 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.279    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.393 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.393    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__0_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.507 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.507    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__1_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.621 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__2/CO[3]
                         net (fo=34, routed)          1.031     9.652    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__2_n_0
    SLICE_X28Y41         LUT4 (Prop_lut4_I0_O)        0.124     9.776 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_1__1/O
                         net (fo=1, routed)           0.501    10.277    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_1__1_n_0
    SLICE_X26Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.857 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.857    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.971 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.971    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__0_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.085 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.085    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__1_n_0
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.199 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.199    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__2_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.313 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.313    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__3_n_0
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.427 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.427    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__4_n_0
    SLICE_X26Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.541 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.541    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__5_n_0
    SLICE_X26Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.764 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__6/O[0]
                         net (fo=1, routed)           0.000    11.764    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__6_n_7
    SLICE_X26Y47         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.500    12.692    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X26Y47         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[29]/C
                         clock pessimism              0.230    12.923    
                         clock uncertainty           -0.154    12.769    
    SLICE_X26Y47         FDRE (Setup_fdre_C_D)        0.062    12.831    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[29]
  -------------------------------------------------------------------
                         required time                         12.831    
                         arrival time                         -11.764    
  -------------------------------------------------------------------
                         slack                                  1.067    

Slack (MET) :             1.069ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.780ns  (logic 4.064ns (46.288%)  route 4.716ns (53.712%))
  Logic Levels:           18  (CARRY4=15 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.673     2.981    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X31Y42         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDRE (Prop_fdre_C_Q)         0.419     3.400 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[0]/Q
                         net (fo=6, routed)           1.262     4.662    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg_n_0_[0]
    SLICE_X25Y42         LUT4 (Prop_lut4_I0_O)        0.299     4.961 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     4.961    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_8__0_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.493 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.493    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.607 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.607    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__0_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.721 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.721    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__1_n_0
    SLICE_X25Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.835 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__2/CO[3]
                         net (fo=66, routed)          1.449     7.283    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__2_n_0
    SLICE_X27Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.407 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.474     7.881    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_2_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.279 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.279    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.393 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.393    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__0_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.507 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.507    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__1_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.621 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__2/CO[3]
                         net (fo=34, routed)          1.031     9.652    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__2_n_0
    SLICE_X28Y41         LUT4 (Prop_lut4_I0_O)        0.124     9.776 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_1__1/O
                         net (fo=1, routed)           0.501    10.277    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_1__1_n_0
    SLICE_X26Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.857 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.857    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.971 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.971    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__0_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.085 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.085    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__1_n_0
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.199 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.199    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__2_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.313 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.313    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__3_n_0
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.427 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.427    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__4_n_0
    SLICE_X26Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.761 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__5/O[1]
                         net (fo=1, routed)           0.000    11.761    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__5_n_6
    SLICE_X26Y46         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.499    12.691    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X26Y46         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[26]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X26Y46         FDRE (Setup_fdre_C_D)        0.062    12.830    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[26]
  -------------------------------------------------------------------
                         required time                         12.830    
                         arrival time                         -11.761    
  -------------------------------------------------------------------
                         slack                                  1.069    

Slack (MET) :             1.090ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.759ns  (logic 4.043ns (46.160%)  route 4.716ns (53.840%))
  Logic Levels:           18  (CARRY4=15 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.673     2.981    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X31Y42         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDRE (Prop_fdre_C_Q)         0.419     3.400 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[0]/Q
                         net (fo=6, routed)           1.262     4.662    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg_n_0_[0]
    SLICE_X25Y42         LUT4 (Prop_lut4_I0_O)        0.299     4.961 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     4.961    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_8__0_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.493 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.493    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.607 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.607    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__0_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.721 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.721    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__1_n_0
    SLICE_X25Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.835 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__2/CO[3]
                         net (fo=66, routed)          1.449     7.283    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__2_n_0
    SLICE_X27Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.407 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.474     7.881    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_2_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.279 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.279    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.393 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.393    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__0_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.507 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.507    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__1_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.621 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__2/CO[3]
                         net (fo=34, routed)          1.031     9.652    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__2_n_0
    SLICE_X28Y41         LUT4 (Prop_lut4_I0_O)        0.124     9.776 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_1__1/O
                         net (fo=1, routed)           0.501    10.277    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_1__1_n_0
    SLICE_X26Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.857 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.857    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.971 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.971    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__0_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.085 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.085    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__1_n_0
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.199 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.199    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__2_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.313 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.313    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__3_n_0
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.427 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.427    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__4_n_0
    SLICE_X26Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.740 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__5/O[3]
                         net (fo=1, routed)           0.000    11.740    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__5_n_4
    SLICE_X26Y46         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.499    12.691    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X26Y46         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[28]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X26Y46         FDRE (Setup_fdre_C_D)        0.062    12.830    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[28]
  -------------------------------------------------------------------
                         required time                         12.830    
                         arrival time                         -11.740    
  -------------------------------------------------------------------
                         slack                                  1.090    

Slack (MET) :             1.164ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.685ns  (logic 3.969ns (45.701%)  route 4.716ns (54.299%))
  Logic Levels:           18  (CARRY4=15 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.673     2.981    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X31Y42         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDRE (Prop_fdre_C_Q)         0.419     3.400 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[0]/Q
                         net (fo=6, routed)           1.262     4.662    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg_n_0_[0]
    SLICE_X25Y42         LUT4 (Prop_lut4_I0_O)        0.299     4.961 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     4.961    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_8__0_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.493 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.493    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.607 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.607    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__0_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.721 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.721    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__1_n_0
    SLICE_X25Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.835 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__2/CO[3]
                         net (fo=66, routed)          1.449     7.283    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__2_n_0
    SLICE_X27Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.407 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.474     7.881    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_2_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.279 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.279    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.393 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.393    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__0_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.507 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.507    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__1_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.621 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__2/CO[3]
                         net (fo=34, routed)          1.031     9.652    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__2_n_0
    SLICE_X28Y41         LUT4 (Prop_lut4_I0_O)        0.124     9.776 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_1__1/O
                         net (fo=1, routed)           0.501    10.277    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_1__1_n_0
    SLICE_X26Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.857 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.857    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.971 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.971    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__0_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.085 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.085    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__1_n_0
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.199 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.199    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__2_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.313 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.313    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__3_n_0
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.427 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.427    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__4_n_0
    SLICE_X26Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.666 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__5/O[2]
                         net (fo=1, routed)           0.000    11.666    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__5_n_5
    SLICE_X26Y46         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.499    12.691    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X26Y46         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[27]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X26Y46         FDRE (Setup_fdre_C_D)        0.062    12.830    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[27]
  -------------------------------------------------------------------
                         required time                         12.830    
                         arrival time                         -11.666    
  -------------------------------------------------------------------
                         slack                                  1.164    

Slack (MET) :             1.180ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.669ns  (logic 3.953ns (45.601%)  route 4.716ns (54.399%))
  Logic Levels:           18  (CARRY4=15 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.673     2.981    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X31Y42         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDRE (Prop_fdre_C_Q)         0.419     3.400 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[0]/Q
                         net (fo=6, routed)           1.262     4.662    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg_n_0_[0]
    SLICE_X25Y42         LUT4 (Prop_lut4_I0_O)        0.299     4.961 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     4.961    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_8__0_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.493 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.493    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.607 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.607    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__0_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.721 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.721    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__1_n_0
    SLICE_X25Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.835 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__2/CO[3]
                         net (fo=66, routed)          1.449     7.283    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__2_n_0
    SLICE_X27Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.407 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.474     7.881    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_2_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.279 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.279    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.393 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.393    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__0_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.507 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.507    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__1_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.621 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__2/CO[3]
                         net (fo=34, routed)          1.031     9.652    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__2_n_0
    SLICE_X28Y41         LUT4 (Prop_lut4_I0_O)        0.124     9.776 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_1__1/O
                         net (fo=1, routed)           0.501    10.277    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_1__1_n_0
    SLICE_X26Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.857 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.857    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.971 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.971    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__0_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.085 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.085    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__1_n_0
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.199 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.199    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__2_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.313 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.313    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__3_n_0
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.427 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.427    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__4_n_0
    SLICE_X26Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.650 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__5/O[0]
                         net (fo=1, routed)           0.000    11.650    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__5_n_7
    SLICE_X26Y46         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.499    12.691    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X26Y46         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[25]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X26Y46         FDRE (Setup_fdre_C_D)        0.062    12.830    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[25]
  -------------------------------------------------------------------
                         required time                         12.830    
                         arrival time                         -11.650    
  -------------------------------------------------------------------
                         slack                                  1.180    

Slack (MET) :             1.183ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.666ns  (logic 3.950ns (45.582%)  route 4.716ns (54.418%))
  Logic Levels:           17  (CARRY4=14 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.673     2.981    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X31Y42         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDRE (Prop_fdre_C_Q)         0.419     3.400 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[0]/Q
                         net (fo=6, routed)           1.262     4.662    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg_n_0_[0]
    SLICE_X25Y42         LUT4 (Prop_lut4_I0_O)        0.299     4.961 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     4.961    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_8__0_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.493 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.493    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.607 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.607    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__0_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.721 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.721    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__1_n_0
    SLICE_X25Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.835 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__2/CO[3]
                         net (fo=66, routed)          1.449     7.283    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__2_n_0
    SLICE_X27Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.407 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.474     7.881    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_2_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.279 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.279    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.393 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.393    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__0_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.507 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.507    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__1_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.621 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__2/CO[3]
                         net (fo=34, routed)          1.031     9.652    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__2_n_0
    SLICE_X28Y41         LUT4 (Prop_lut4_I0_O)        0.124     9.776 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_1__1/O
                         net (fo=1, routed)           0.501    10.277    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_1__1_n_0
    SLICE_X26Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.857 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.857    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.971 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.971    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__0_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.085 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.085    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__1_n_0
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.199 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.199    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__2_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.313 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.313    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__3_n_0
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.647 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__4/O[1]
                         net (fo=1, routed)           0.000    11.647    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__4_n_6
    SLICE_X26Y45         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.499    12.691    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X26Y45         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[22]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X26Y45         FDRE (Setup_fdre_C_D)        0.062    12.830    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[22]
  -------------------------------------------------------------------
                         required time                         12.830    
                         arrival time                         -11.647    
  -------------------------------------------------------------------
                         slack                                  1.183    

Slack (MET) :             1.204ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.645ns  (logic 3.929ns (45.450%)  route 4.716ns (54.550%))
  Logic Levels:           17  (CARRY4=14 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.673     2.981    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X31Y42         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDRE (Prop_fdre_C_Q)         0.419     3.400 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[0]/Q
                         net (fo=6, routed)           1.262     4.662    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg_n_0_[0]
    SLICE_X25Y42         LUT4 (Prop_lut4_I0_O)        0.299     4.961 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     4.961    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_8__0_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.493 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.493    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.607 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.607    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__0_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.721 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.721    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__1_n_0
    SLICE_X25Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.835 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__2/CO[3]
                         net (fo=66, routed)          1.449     7.283    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__2_n_0
    SLICE_X27Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.407 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.474     7.881    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_2_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.279 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.279    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.393 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.393    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__0_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.507 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.507    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__1_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.621 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__2/CO[3]
                         net (fo=34, routed)          1.031     9.652    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__2_n_0
    SLICE_X28Y41         LUT4 (Prop_lut4_I0_O)        0.124     9.776 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_1__1/O
                         net (fo=1, routed)           0.501    10.277    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_1__1_n_0
    SLICE_X26Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.857 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.857    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.971 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.971    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__0_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.085 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.085    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__1_n_0
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.199 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.199    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__2_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.313 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.313    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__3_n_0
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.626 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__4/O[3]
                         net (fo=1, routed)           0.000    11.626    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__4_n_4
    SLICE_X26Y45         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.499    12.691    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X26Y45         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[24]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X26Y45         FDRE (Setup_fdre_C_D)        0.062    12.830    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[24]
  -------------------------------------------------------------------
                         required time                         12.830    
                         arrival time                         -11.626    
  -------------------------------------------------------------------
                         slack                                  1.204    

Slack (MET) :             1.278ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.571ns  (logic 3.855ns (44.979%)  route 4.716ns (55.021%))
  Logic Levels:           17  (CARRY4=14 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.673     2.981    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X31Y42         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDRE (Prop_fdre_C_Q)         0.419     3.400 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[0]/Q
                         net (fo=6, routed)           1.262     4.662    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg_n_0_[0]
    SLICE_X25Y42         LUT4 (Prop_lut4_I0_O)        0.299     4.961 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     4.961    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_8__0_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.493 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.493    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.607 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.607    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__0_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.721 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.721    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__1_n_0
    SLICE_X25Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.835 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__2/CO[3]
                         net (fo=66, routed)          1.449     7.283    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/bit_ON_OFF1_inferred__0/i__carry__2_n_0
    SLICE_X27Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.407 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.474     7.881    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_2_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.279 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.279    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.393 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.393    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__0_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.507 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.507    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__1_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.621 f  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__2/CO[3]
                         net (fo=34, routed)          1.031     9.652    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/counter1_inferred__0/i__carry__2_n_0
    SLICE_X28Y41         LUT4 (Prop_lut4_I0_O)        0.124     9.776 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_1__1/O
                         net (fo=1, routed)           0.501    10.277    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/i__carry_i_1__1_n_0
    SLICE_X26Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.857 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.857    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.971 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.971    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__0_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.085 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.085    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__1_n_0
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.199 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.199    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__2_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.313 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.313    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__3_n_0
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.552 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__4/O[2]
                         net (fo=1, routed)           0.000    11.552    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/plusOp_inferred__0/i__carry__4_n_5
    SLICE_X26Y45         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.499    12.691    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/clk_LED
    SLICE_X26Y45         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[23]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X26Y45         FDRE (Setup_fdre_C_D)        0.062    12.830    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/counter_ON_OFF_inst/RED.counter_reg[23]
  -------------------------------------------------------------------
                         required time                         12.830    
                         arrival time                         -11.552    
  -------------------------------------------------------------------
                         slack                                  1.278    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.521%)  route 0.197ns (48.479%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.560     0.901    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/s_dclk_i
    SLICE_X20Y5          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y5          FDRE (Prop_fdre_C_Q)         0.164     1.065 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[12]/Q
                         net (fo=1, routed)           0.197     1.261    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg_n_0_[12]
    SLICE_X22Y5          LUT6 (Prop_lut6_I5_O)        0.045     1.306 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow[11]_i_1/O
                         net (fo=1, routed)           0.000     1.306    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow[11]
    SLICE_X22Y5          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.828     1.198    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/s_dclk_i
    SLICE_X22Y5          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[11]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X22Y5          FDRE (Hold_fdre_C_D)         0.092     1.256    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/slv_reg1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.683%)  route 0.221ns (54.317%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.560     0.901    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y46         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/slv_reg1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/slv_reg1_reg[19]/Q
                         net (fo=3, routed)           0.221     1.263    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/slv_reg1[19]
    SLICE_X21Y44         LUT6 (Prop_lut6_I0_O)        0.045     1.308 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/axi_rdata[19]_i_1/O
                         net (fo=1, routed)           0.000     1.308    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/reg_data_out[19]
    SLICE_X21Y44         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.830     1.200    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y44         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/axi_rdata_reg[19]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X21Y44         FDRE (Hold_fdre_C_D)         0.091     1.257    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/axi_rdata_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.186ns (41.967%)  route 0.257ns (58.033%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.562     0.903    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X17Y9          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y9          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[2]/Q
                         net (fo=1, routed)           0.257     1.301    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_do_i[2]
    SLICE_X24Y9          LUT3 (Prop_lut3_I1_O)        0.045     1.346 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[2]_i_1/O
                         net (fo=1, routed)           0.000     1.346    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/p_0_in[2]
    SLICE_X24Y9          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.827     1.197    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X24Y9          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[2]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X24Y9          FDRE (Hold_fdre_C_D)         0.120     1.283    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.186ns (40.960%)  route 0.268ns (59.040%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.559     0.900    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X23Y9          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y9          FDRE (Prop_fdre_C_Q)         0.141     1.041 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[13]/Q
                         net (fo=19, routed)          0.268     1.309    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/s_di_i[13]
    SLICE_X20Y4          LUT6 (Prop_lut6_I0_O)        0.045     1.354 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow[13]_i_1/O
                         net (fo=1, routed)           0.000     1.354    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow[13]
    SLICE_X20Y4          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.830     1.200    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/s_dclk_i
    SLICE_X20Y4          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[13]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X20Y4          FDRE (Hold_fdre_C_D)         0.121     1.287    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.209ns (45.074%)  route 0.255ns (54.926%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.562     0.903    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X16Y9          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y9          FDRE (Prop_fdre_C_Q)         0.164     1.067 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[0]/Q
                         net (fo=1, routed)           0.255     1.321    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_do_i[0]
    SLICE_X24Y8          LUT3 (Prop_lut3_I1_O)        0.045     1.366 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[0]_i_1/O
                         net (fo=1, routed)           0.000     1.366    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/p_0_in[0]
    SLICE_X24Y8          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.827     1.197    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X24Y8          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[0]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X24Y8          FDRE (Hold_fdre_C_D)         0.120     1.283    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.862%)  route 0.119ns (48.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.586     0.927    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X3Y48          FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.128     1.055 r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.119     1.173    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X0Y47          SRL16E                                       r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.852     1.222    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X0Y47          SRL16E                                       r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.262     0.960    
    SLICE_X0Y47          SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     1.090    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/slv_reg1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.201%)  route 0.255ns (57.799%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.559     0.900    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y41         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/slv_reg1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y41         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/slv_reg1_reg[10]/Q
                         net (fo=3, routed)           0.255     1.295    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/slv_reg1[10]
    SLICE_X21Y42         LUT6 (Prop_lut6_I0_O)        0.045     1.340 r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/axi_rdata[10]_i_1/O
                         net (fo=1, routed)           0.000     1.340    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/reg_data_out[10]
    SLICE_X21Y42         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.829     1.199    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y42         FDRE                                         r  ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X21Y42         FDRE (Hold_fdre_C_D)         0.091     1.256    ebit_z7010_top_i/LED_controller_0/U0/LED_controller_v1_0_S00_AXI_inst/axi_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/XADC_DATA/U0/ip2bus_data_i_D1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/XADC_DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.228%)  route 0.271ns (65.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.561     0.901    ebit_z7010_top_i/XADC_DATA/U0/s_axi_aclk
    SLICE_X29Y39         FDRE                                         r  ebit_z7010_top_i/XADC_DATA/U0/ip2bus_data_i_D1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  ebit_z7010_top_i/XADC_DATA/U0/ip2bus_data_i_D1_reg[25]/Q
                         net (fo=1, routed)           0.271     1.313    ebit_z7010_top_i/XADC_DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[6]
    SLICE_X20Y39         FDRE                                         r  ebit_z7010_top_i/XADC_DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.828     1.198    ebit_z7010_top_i/XADC_DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X20Y39         FDRE                                         r  ebit_z7010_top_i/XADC_DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X20Y39         FDRE (Hold_fdre_C_D)         0.052     1.216    ebit_z7010_top_i/XADC_DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.499%)  route 0.113ns (44.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.562     0.903    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X33Y9          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y9          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[7]/Q
                         net (fo=1, routed)           0.113     1.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA1
    SLICE_X34Y8          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.831     1.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X34Y8          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.262     0.939    
    SLICE_X34Y8          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     1.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.582     0.923    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y40          FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.113     1.164    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[6]
    SLICE_X0Y40          SRLC32E                                      r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.850     1.220    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y40          SRLC32E                                      r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.284     0.936    
    SLICE_X0Y40          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.066    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.066    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.098    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y2  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y1  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y3  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y0  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y0  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y5  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y3  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y1  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y3  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y2  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y9  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y9  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y9  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y9  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y9  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y9  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y9  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y9  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y9  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y9  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y9  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y9  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y9  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y9  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y9  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y9  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y9  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y9  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y9  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y9  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  To Clock:  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q

Setup :            0  Failing Endpoints,  Worst Slack       34.801ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       38.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.801ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        4.586ns  (logic 1.191ns (25.973%)  route 3.395ns (74.027%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.426ns = ( 85.426 - 80.000 ) 
    Source Clock Delay      (SCD):    5.922ns = ( 45.922 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.673    42.981    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.518    43.499 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.568    44.067    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    44.168 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.754    45.922    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X43Y5          FDRE                                         r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y5          FDRE (Prop_fdre_C_Q)         0.459    46.381 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=2, routed)           0.807    47.188    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/SHIFTDR_O
    SLICE_X41Y4          LUT2 (Prop_lut2_I1_O)        0.152    47.340 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/shift_INST_0/O
                         net (fo=37, routed)          0.847    48.187    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_shift
    SLICE_X39Y4          LUT5 (Prop_lut5_I4_O)        0.332    48.519 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.431    48.950    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X36Y5          LUT4 (Prop_lut4_I1_O)        0.124    49.074 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.497    49.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X35Y5          LUT5 (Prop_lut5_I4_O)        0.124    49.694 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.813    50.508    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X33Y8          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.499    82.691    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.418    83.109 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.502    83.611    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.702 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.835    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.926 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.499    85.426    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X33Y8          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.466    85.891    
                         clock uncertainty           -0.154    85.737    
    SLICE_X33Y8          FDRE (Setup_fdre_C_R)       -0.429    85.308    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         85.308    
                         arrival time                         -50.508    
  -------------------------------------------------------------------
                         slack                                 34.801    

Slack (MET) :             34.801ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        4.586ns  (logic 1.191ns (25.973%)  route 3.395ns (74.027%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.426ns = ( 85.426 - 80.000 ) 
    Source Clock Delay      (SCD):    5.922ns = ( 45.922 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.673    42.981    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.518    43.499 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.568    44.067    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    44.168 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.754    45.922    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X43Y5          FDRE                                         r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y5          FDRE (Prop_fdre_C_Q)         0.459    46.381 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=2, routed)           0.807    47.188    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/SHIFTDR_O
    SLICE_X41Y4          LUT2 (Prop_lut2_I1_O)        0.152    47.340 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/shift_INST_0/O
                         net (fo=37, routed)          0.847    48.187    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_shift
    SLICE_X39Y4          LUT5 (Prop_lut5_I4_O)        0.332    48.519 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.431    48.950    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X36Y5          LUT4 (Prop_lut4_I1_O)        0.124    49.074 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.497    49.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X35Y5          LUT5 (Prop_lut5_I4_O)        0.124    49.694 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.813    50.508    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X33Y8          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.499    82.691    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.418    83.109 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.502    83.611    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.702 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.835    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.926 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.499    85.426    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X33Y8          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.466    85.891    
                         clock uncertainty           -0.154    85.737    
    SLICE_X33Y8          FDRE (Setup_fdre_C_R)       -0.429    85.308    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         85.308    
                         arrival time                         -50.508    
  -------------------------------------------------------------------
                         slack                                 34.801    

Slack (MET) :             34.801ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        4.586ns  (logic 1.191ns (25.973%)  route 3.395ns (74.027%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.426ns = ( 85.426 - 80.000 ) 
    Source Clock Delay      (SCD):    5.922ns = ( 45.922 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.673    42.981    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.518    43.499 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.568    44.067    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    44.168 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.754    45.922    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X43Y5          FDRE                                         r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y5          FDRE (Prop_fdre_C_Q)         0.459    46.381 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=2, routed)           0.807    47.188    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/SHIFTDR_O
    SLICE_X41Y4          LUT2 (Prop_lut2_I1_O)        0.152    47.340 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/shift_INST_0/O
                         net (fo=37, routed)          0.847    48.187    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_shift
    SLICE_X39Y4          LUT5 (Prop_lut5_I4_O)        0.332    48.519 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.431    48.950    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X36Y5          LUT4 (Prop_lut4_I1_O)        0.124    49.074 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.497    49.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X35Y5          LUT5 (Prop_lut5_I4_O)        0.124    49.694 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.813    50.508    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X33Y8          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.499    82.691    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.418    83.109 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.502    83.611    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.702 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.835    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.926 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.499    85.426    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X33Y8          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.466    85.891    
                         clock uncertainty           -0.154    85.737    
    SLICE_X33Y8          FDRE (Setup_fdre_C_R)       -0.429    85.308    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         85.308    
                         arrival time                         -50.508    
  -------------------------------------------------------------------
                         slack                                 34.801    

Slack (MET) :             34.801ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        4.586ns  (logic 1.191ns (25.973%)  route 3.395ns (74.027%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.426ns = ( 85.426 - 80.000 ) 
    Source Clock Delay      (SCD):    5.922ns = ( 45.922 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.673    42.981    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.518    43.499 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.568    44.067    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    44.168 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.754    45.922    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X43Y5          FDRE                                         r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y5          FDRE (Prop_fdre_C_Q)         0.459    46.381 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=2, routed)           0.807    47.188    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/SHIFTDR_O
    SLICE_X41Y4          LUT2 (Prop_lut2_I1_O)        0.152    47.340 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/shift_INST_0/O
                         net (fo=37, routed)          0.847    48.187    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_shift
    SLICE_X39Y4          LUT5 (Prop_lut5_I4_O)        0.332    48.519 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.431    48.950    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X36Y5          LUT4 (Prop_lut4_I1_O)        0.124    49.074 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.497    49.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X35Y5          LUT5 (Prop_lut5_I4_O)        0.124    49.694 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.813    50.508    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X33Y8          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.499    82.691    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.418    83.109 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.502    83.611    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.702 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.835    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.926 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.499    85.426    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X33Y8          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.466    85.891    
                         clock uncertainty           -0.154    85.737    
    SLICE_X33Y8          FDRE (Setup_fdre_C_R)       -0.429    85.308    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         85.308    
                         arrival time                         -50.508    
  -------------------------------------------------------------------
                         slack                                 34.801    

Slack (MET) :             34.801ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        4.586ns  (logic 1.191ns (25.973%)  route 3.395ns (74.027%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.426ns = ( 85.426 - 80.000 ) 
    Source Clock Delay      (SCD):    5.922ns = ( 45.922 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.673    42.981    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.518    43.499 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.568    44.067    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    44.168 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.754    45.922    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X43Y5          FDRE                                         r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y5          FDRE (Prop_fdre_C_Q)         0.459    46.381 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=2, routed)           0.807    47.188    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/SHIFTDR_O
    SLICE_X41Y4          LUT2 (Prop_lut2_I1_O)        0.152    47.340 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/shift_INST_0/O
                         net (fo=37, routed)          0.847    48.187    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_shift
    SLICE_X39Y4          LUT5 (Prop_lut5_I4_O)        0.332    48.519 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.431    48.950    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X36Y5          LUT4 (Prop_lut4_I1_O)        0.124    49.074 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.497    49.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X35Y5          LUT5 (Prop_lut5_I4_O)        0.124    49.694 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.813    50.508    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X33Y8          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.499    82.691    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.418    83.109 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.502    83.611    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.702 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.835    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.926 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.499    85.426    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X33Y8          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.466    85.891    
                         clock uncertainty           -0.154    85.737    
    SLICE_X33Y8          FDRE (Setup_fdre_C_R)       -0.429    85.308    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         85.308    
                         arrival time                         -50.508    
  -------------------------------------------------------------------
                         slack                                 34.801    

Slack (MET) :             34.801ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        4.586ns  (logic 1.191ns (25.973%)  route 3.395ns (74.027%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.426ns = ( 85.426 - 80.000 ) 
    Source Clock Delay      (SCD):    5.922ns = ( 45.922 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.673    42.981    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.518    43.499 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.568    44.067    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    44.168 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.754    45.922    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X43Y5          FDRE                                         r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y5          FDRE (Prop_fdre_C_Q)         0.459    46.381 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=2, routed)           0.807    47.188    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/SHIFTDR_O
    SLICE_X41Y4          LUT2 (Prop_lut2_I1_O)        0.152    47.340 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/shift_INST_0/O
                         net (fo=37, routed)          0.847    48.187    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_shift
    SLICE_X39Y4          LUT5 (Prop_lut5_I4_O)        0.332    48.519 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.431    48.950    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X36Y5          LUT4 (Prop_lut4_I1_O)        0.124    49.074 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.497    49.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X35Y5          LUT5 (Prop_lut5_I4_O)        0.124    49.694 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.813    50.508    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X33Y8          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.499    82.691    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.418    83.109 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.502    83.611    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.702 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.835    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.926 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.499    85.426    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X33Y8          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.466    85.891    
                         clock uncertainty           -0.154    85.737    
    SLICE_X33Y8          FDRE (Setup_fdre_C_R)       -0.429    85.308    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         85.308    
                         arrival time                         -50.508    
  -------------------------------------------------------------------
                         slack                                 34.801    

Slack (MET) :             35.047ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/temp_curid_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        4.431ns  (logic 0.969ns (21.867%)  route 3.462ns (78.133%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.502ns = ( 85.502 - 80.000 ) 
    Source Clock Delay      (SCD):    5.922ns = ( 45.922 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.673    42.981    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.518    43.499 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.568    44.067    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    44.168 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.754    45.922    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X43Y5          FDRE                                         r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y5          FDRE (Prop_fdre_C_Q)         0.459    46.381 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=2, routed)           0.807    47.188    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/SHIFTDR_O
    SLICE_X41Y4          LUT2 (Prop_lut2_I1_O)        0.152    47.340 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/shift_INST_0/O
                         net (fo=37, routed)          1.854    49.194    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_shift
    SLICE_X41Y2          LUT5 (Prop_lut5_I4_O)        0.358    49.552 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/temp_curid[28]_i_1/O
                         net (fo=32, routed)          0.802    50.353    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/temp_curid[28]_i_1_n_0
    SLICE_X37Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/temp_curid_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.499    82.691    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.418    83.109 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.502    83.611    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.702 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.835    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.926 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.575    85.502    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X37Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/temp_curid_reg[20]/C
                         clock pessimism              0.466    85.967    
                         clock uncertainty           -0.154    85.813    
    SLICE_X37Y4          FDRE (Setup_fdre_C_CE)      -0.413    85.400    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/temp_curid_reg[20]
  -------------------------------------------------------------------
                         required time                         85.400    
                         arrival time                         -50.353    
  -------------------------------------------------------------------
                         slack                                 35.047    

Slack (MET) :             35.047ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/temp_curid_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        4.431ns  (logic 0.969ns (21.867%)  route 3.462ns (78.133%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.502ns = ( 85.502 - 80.000 ) 
    Source Clock Delay      (SCD):    5.922ns = ( 45.922 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.673    42.981    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.518    43.499 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.568    44.067    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    44.168 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.754    45.922    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X43Y5          FDRE                                         r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y5          FDRE (Prop_fdre_C_Q)         0.459    46.381 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=2, routed)           0.807    47.188    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/SHIFTDR_O
    SLICE_X41Y4          LUT2 (Prop_lut2_I1_O)        0.152    47.340 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/shift_INST_0/O
                         net (fo=37, routed)          1.854    49.194    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_shift
    SLICE_X41Y2          LUT5 (Prop_lut5_I4_O)        0.358    49.552 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/temp_curid[28]_i_1/O
                         net (fo=32, routed)          0.802    50.353    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/temp_curid[28]_i_1_n_0
    SLICE_X37Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/temp_curid_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.499    82.691    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.418    83.109 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.502    83.611    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.702 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.835    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.926 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.575    85.502    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X37Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/temp_curid_reg[21]/C
                         clock pessimism              0.466    85.967    
                         clock uncertainty           -0.154    85.813    
    SLICE_X37Y4          FDRE (Setup_fdre_C_CE)      -0.413    85.400    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/temp_curid_reg[21]
  -------------------------------------------------------------------
                         required time                         85.400    
                         arrival time                         -50.353    
  -------------------------------------------------------------------
                         slack                                 35.047    

Slack (MET) :             35.047ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/temp_curid_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        4.431ns  (logic 0.969ns (21.867%)  route 3.462ns (78.133%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.502ns = ( 85.502 - 80.000 ) 
    Source Clock Delay      (SCD):    5.922ns = ( 45.922 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.673    42.981    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.518    43.499 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.568    44.067    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    44.168 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.754    45.922    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X43Y5          FDRE                                         r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y5          FDRE (Prop_fdre_C_Q)         0.459    46.381 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=2, routed)           0.807    47.188    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/SHIFTDR_O
    SLICE_X41Y4          LUT2 (Prop_lut2_I1_O)        0.152    47.340 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/shift_INST_0/O
                         net (fo=37, routed)          1.854    49.194    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_shift
    SLICE_X41Y2          LUT5 (Prop_lut5_I4_O)        0.358    49.552 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/temp_curid[28]_i_1/O
                         net (fo=32, routed)          0.802    50.353    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/temp_curid[28]_i_1_n_0
    SLICE_X37Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/temp_curid_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.499    82.691    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.418    83.109 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.502    83.611    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.702 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.835    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.926 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.575    85.502    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X37Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/temp_curid_reg[22]/C
                         clock pessimism              0.466    85.967    
                         clock uncertainty           -0.154    85.813    
    SLICE_X37Y4          FDRE (Setup_fdre_C_CE)      -0.413    85.400    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/temp_curid_reg[22]
  -------------------------------------------------------------------
                         required time                         85.400    
                         arrival time                         -50.353    
  -------------------------------------------------------------------
                         slack                                 35.047    

Slack (MET) :             35.047ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/temp_curid_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        4.431ns  (logic 0.969ns (21.867%)  route 3.462ns (78.133%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.502ns = ( 85.502 - 80.000 ) 
    Source Clock Delay      (SCD):    5.922ns = ( 45.922 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.673    42.981    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.518    43.499 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.568    44.067    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    44.168 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.754    45.922    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X43Y5          FDRE                                         r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y5          FDRE (Prop_fdre_C_Q)         0.459    46.381 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=2, routed)           0.807    47.188    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/SHIFTDR_O
    SLICE_X41Y4          LUT2 (Prop_lut2_I1_O)        0.152    47.340 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/shift_INST_0/O
                         net (fo=37, routed)          1.854    49.194    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_shift
    SLICE_X41Y2          LUT5 (Prop_lut5_I4_O)        0.358    49.552 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/temp_curid[28]_i_1/O
                         net (fo=32, routed)          0.802    50.353    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/temp_curid[28]_i_1_n_0
    SLICE_X37Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/temp_curid_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.499    82.691    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.418    83.109 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.502    83.611    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.702 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.835    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.926 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.575    85.502    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X37Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/temp_curid_reg[23]/C
                         clock pessimism              0.466    85.967    
                         clock uncertainty           -0.154    85.813    
    SLICE_X37Y4          FDRE (Setup_fdre_C_CE)      -0.413    85.400    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/temp_curid_reg[23]
  -------------------------------------------------------------------
                         required time                         85.400    
                         arrival time                         -50.353    
  -------------------------------------------------------------------
                         slack                                 35.047    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.638%)  route 0.122ns (46.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.554ns
    Source Clock Delay      (SCD):    1.913ns
    Clock Pessimism Removal (CPR):    0.628ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.164     1.065 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.206     1.270    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.296 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.030     1.326    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.352 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.561     1.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X31Y11         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y11         FDCE (Prop_fdce_C_Q)         0.141     2.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.122     2.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X30Y11         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.830     1.200    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.204     1.404 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.230     1.634    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.663 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.696    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.725 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.829     2.554    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X30Y11         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.628     1.926    
    SLICE_X30Y11         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     2.073    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.073    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.638%)  route 0.122ns (46.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.552ns
    Source Clock Delay      (SCD):    1.912ns
    Clock Pessimism Removal (CPR):    0.627ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.164     1.065 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.206     1.270    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.296 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.030     1.326    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.352 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.560     1.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X31Y12         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y12         FDCE (Prop_fdce_C_Q)         0.141     2.053 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.122     2.175    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA0
    SLICE_X30Y12         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.830     1.200    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.204     1.404 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.230     1.634    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.663 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.696    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.725 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.827     2.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X30Y12         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.627     1.925    
    SLICE_X30Y12         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -2.072    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.536%)  route 0.056ns (28.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.524ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.164     1.065 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.206     1.270    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.296 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.592     1.888    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X43Y4          FDRE                                         r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDRE (Prop_fdre_C_Q)         0.141     2.029 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     2.085    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg[0]
    SLICE_X42Y4          FDPE                                         r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.830     1.200    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.204     1.404 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.230     1.634    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.663 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.861     2.524    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X42Y4          FDPE                                         r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[0]/C
                         clock pessimism             -0.623     1.901    
    SLICE_X42Y4          FDPE (Hold_fdpe_C_D)         0.075     1.976    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.552ns
    Source Clock Delay      (SCD):    1.912ns
    Clock Pessimism Removal (CPR):    0.627ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.164     1.065 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.206     1.270    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.296 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.030     1.326    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.352 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.560     1.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X31Y12         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y12         FDCE (Prop_fdce_C_Q)         0.141     2.053 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.112     2.165    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA1
    SLICE_X30Y12         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.830     1.200    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.204     1.404 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.230     1.634    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.663 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.696    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.725 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.827     2.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X30Y12         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.627     1.925    
    SLICE_X30Y12         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     2.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.045    
                         arrival time                           2.165    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.582ns
    Source Clock Delay      (SCD):    1.940ns
    Clock Pessimism Removal (CPR):    0.642ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.164     1.065 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.206     1.270    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.296 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.030     1.326    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.352 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.588     1.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X37Y11         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y11         FDCE (Prop_fdce_C_Q)         0.141     2.081 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.056     2.137    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X37Y11         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.830     1.200    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.204     1.404 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.230     1.634    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.663 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.696    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.725 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.857     2.582    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X37Y11         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.642     1.940    
    SLICE_X37Y11         FDCE (Hold_fdce_C_D)         0.075     2.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.015    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.585ns
    Source Clock Delay      (SCD):    1.943ns
    Clock Pessimism Removal (CPR):    0.642ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.164     1.065 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.206     1.270    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.296 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.030     1.326    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.352 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.591     1.943    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X41Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y8          FDCE (Prop_fdce_C_Q)         0.141     2.084 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     2.140    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X41Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.830     1.200    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.204     1.404 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.230     1.634    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.663 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.696    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.725 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.860     2.585    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X41Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.642     1.943    
    SLICE_X41Y8          FDCE (Hold_fdce_C_D)         0.075     2.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.018    
                         arrival time                           2.140    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.555ns
    Source Clock Delay      (SCD):    1.913ns
    Clock Pessimism Removal (CPR):    0.642ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.164     1.065 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.206     1.270    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.296 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.030     1.326    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.352 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.561     1.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X35Y11         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y11         FDCE (Prop_fdce_C_Q)         0.141     2.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     2.110    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X35Y11         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.830     1.200    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.204     1.404 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.230     1.634    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.663 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.696    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.725 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.830     2.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X35Y11         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.642     1.913    
    SLICE_X35Y11         FDCE (Hold_fdce_C_D)         0.075     1.988    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.585ns
    Source Clock Delay      (SCD):    1.943ns
    Clock Pessimism Removal (CPR):    0.642ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.164     1.065 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.206     1.270    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.296 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.030     1.326    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.352 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.591     1.943    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X40Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y8          FDCE (Prop_fdce_C_Q)         0.141     2.084 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.059     2.143    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X40Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.830     1.200    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.204     1.404 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.230     1.634    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.663 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.696    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.725 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.860     2.585    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X40Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.642     1.943    
    SLICE_X40Y8          FDCE (Hold_fdce_C_D)         0.076     2.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.019    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.555ns
    Source Clock Delay      (SCD):    1.913ns
    Clock Pessimism Removal (CPR):    0.642ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.164     1.065 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.206     1.270    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.296 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.030     1.326    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.352 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.561     1.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X35Y11         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y11         FDCE (Prop_fdce_C_Q)         0.141     2.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.056     2.110    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X35Y11         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.830     1.200    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.204     1.404 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.230     1.634    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.663 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.696    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.725 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.830     2.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X35Y11         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.642     1.913    
    SLICE_X35Y11         FDCE (Hold_fdce_C_D)         0.071     1.984    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.984    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.585ns
    Source Clock Delay      (SCD):    1.943ns
    Clock Pessimism Removal (CPR):    0.642ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.164     1.065 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.206     1.270    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.296 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.030     1.326    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.352 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.591     1.943    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X40Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y8          FDCE (Prop_fdce_C_Q)         0.141     2.084 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.058     2.142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X40Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.830     1.200    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.204     1.404 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.230     1.634    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.663 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.696    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.725 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.860     2.585    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X40Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.642     1.943    
    SLICE_X40Y8          FDCE (Hold_fdce_C_D)         0.071     2.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.014    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.128    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         80.000      77.845     BUFGCTRL_X0Y1  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/I
Min Period        n/a     BUFG/I      n/a            2.155         80.000      77.845     BUFGCTRL_X0Y2  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         80.000      79.000     SLICE_X34Y3    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscanid_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         80.000      79.000     SLICE_X35Y2    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscanid_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         80.000      79.000     SLICE_X35Y1    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscanid_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         80.000      79.000     SLICE_X35Y1    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscanid_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         80.000      79.000     SLICE_X35Y1    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscanid_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         80.000      79.000     SLICE_X35Y1    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscanid_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         80.000      79.000     SLICE_X36Y0    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscanid_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         80.000      79.000     SLICE_X36Y0    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscanid_reg[16]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X30Y11   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X30Y11   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X30Y11   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X30Y11   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X30Y11   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X30Y11   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X30Y11   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X30Y11   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X30Y11   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X30Y11   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X30Y11   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X30Y11   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X30Y11   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X30Y11   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X30Y11   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X30Y11   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X30Y11   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X30Y11   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X30Y11   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X30Y11   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  S_AXI_ACLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        4.337ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.337ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        5.530ns  (logic 2.170ns (39.240%)  route 3.360ns (60.760%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 11.493 - 10.000 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.672     1.672    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/S_AXI_ACLK
    SLICE_X30Y40         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.478     2.150 r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[4]/Q
                         net (fo=3, routed)           1.526     3.676    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/reading[4]
    SLICE_X29Y35         LUT2 (Prop_lut2_I1_O)        0.295     3.971 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg[1][7]_i_6__0/O
                         net (fo=1, routed)           0.000     3.971    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg[1][7]_i_6__0_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.503 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     4.503    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][7]_i_2__0_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.617 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     4.617    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][11]_i_2__0_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.731 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][17]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     4.731    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][17]_i_2__0_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.065 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][17]_i_1__0/O[1]
                         net (fo=17, routed)          1.834     6.899    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][17]_i_1__0_n_6
    SLICE_X30Y34         LUT3 (Prop_lut3_I1_O)        0.303     7.202 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg[1][2]_i_1__0/O
                         net (fo=1, routed)           0.000     7.202    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg[1][2]_i_1__0_n_0
    SLICE_X30Y34         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        1.493    11.493    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/CLK
    SLICE_X30Y34         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][2]/C
                         clock pessimism              0.000    11.493    
                         clock uncertainty           -0.035    11.458    
    SLICE_X30Y34         FDRE (Setup_fdre_C_D)        0.081    11.539    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][2]
  -------------------------------------------------------------------
                         required time                         11.539    
                         arrival time                          -7.202    
  -------------------------------------------------------------------
                         slack                                  4.337    

Slack (MET) :             4.346ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        5.558ns  (logic 2.198ns (39.547%)  route 3.360ns (60.453%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 11.493 - 10.000 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.672     1.672    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/S_AXI_ACLK
    SLICE_X30Y40         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.478     2.150 r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[4]/Q
                         net (fo=3, routed)           1.526     3.676    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/reading[4]
    SLICE_X29Y35         LUT2 (Prop_lut2_I1_O)        0.295     3.971 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg[1][7]_i_6__0/O
                         net (fo=1, routed)           0.000     3.971    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg[1][7]_i_6__0_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.503 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     4.503    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][7]_i_2__0_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.617 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     4.617    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][11]_i_2__0_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.731 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][17]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     4.731    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][17]_i_2__0_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.065 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][17]_i_1__0/O[1]
                         net (fo=17, routed)          1.834     6.899    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][17]_i_1__0_n_6
    SLICE_X30Y34         LUT3 (Prop_lut3_I1_O)        0.331     7.230 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg[1][3]_i_1__0/O
                         net (fo=1, routed)           0.000     7.230    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg[1][3]_i_1__0_n_0
    SLICE_X30Y34         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        1.493    11.493    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/CLK
    SLICE_X30Y34         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][3]/C
                         clock pessimism              0.000    11.493    
                         clock uncertainty           -0.035    11.458    
    SLICE_X30Y34         FDRE (Setup_fdre_C_D)        0.118    11.576    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][3]
  -------------------------------------------------------------------
                         required time                         11.576    
                         arrival time                          -7.230    
  -------------------------------------------------------------------
                         slack                                  4.346    

Slack (MET) :             4.520ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        5.345ns  (logic 2.170ns (40.598%)  route 3.175ns (59.402%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 11.493 - 10.000 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.672     1.672    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/S_AXI_ACLK
    SLICE_X30Y40         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.478     2.150 r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[4]/Q
                         net (fo=3, routed)           1.526     3.676    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/reading[4]
    SLICE_X29Y35         LUT2 (Prop_lut2_I1_O)        0.295     3.971 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg[1][7]_i_6__0/O
                         net (fo=1, routed)           0.000     3.971    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg[1][7]_i_6__0_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.503 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     4.503    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][7]_i_2__0_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.617 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     4.617    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][11]_i_2__0_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.731 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][17]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     4.731    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][17]_i_2__0_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.065 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][17]_i_1__0/O[1]
                         net (fo=17, routed)          1.650     6.714    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][17]_i_1__0_n_6
    SLICE_X30Y34         LUT3 (Prop_lut3_I1_O)        0.303     7.017 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg[1][6]_i_1__0/O
                         net (fo=1, routed)           0.000     7.017    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg[1][6]_i_1__0_n_0
    SLICE_X30Y34         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        1.493    11.493    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/CLK
    SLICE_X30Y34         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][6]/C
                         clock pessimism              0.000    11.493    
                         clock uncertainty           -0.035    11.458    
    SLICE_X30Y34         FDRE (Setup_fdre_C_D)        0.079    11.537    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][6]
  -------------------------------------------------------------------
                         required time                         11.537    
                         arrival time                          -7.017    
  -------------------------------------------------------------------
                         slack                                  4.520    

Slack (MET) :             4.526ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        5.378ns  (logic 2.203ns (40.963%)  route 3.175ns (59.037%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 11.493 - 10.000 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.672     1.672    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/S_AXI_ACLK
    SLICE_X30Y40         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.478     2.150 r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[4]/Q
                         net (fo=3, routed)           1.526     3.676    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/reading[4]
    SLICE_X29Y35         LUT2 (Prop_lut2_I1_O)        0.295     3.971 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg[1][7]_i_6__0/O
                         net (fo=1, routed)           0.000     3.971    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg[1][7]_i_6__0_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.503 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     4.503    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][7]_i_2__0_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.617 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     4.617    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][11]_i_2__0_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.731 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][17]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     4.731    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][17]_i_2__0_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.065 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][17]_i_1__0/O[1]
                         net (fo=17, routed)          1.650     6.714    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][17]_i_1__0_n_6
    SLICE_X30Y34         LUT3 (Prop_lut3_I1_O)        0.336     7.050 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg[1][7]_i_1__0/O
                         net (fo=1, routed)           0.000     7.050    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg[1][7]_i_1__0_n_0
    SLICE_X30Y34         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        1.493    11.493    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/CLK
    SLICE_X30Y34         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][7]/C
                         clock pessimism              0.000    11.493    
                         clock uncertainty           -0.035    11.458    
    SLICE_X30Y34         FDRE (Setup_fdre_C_D)        0.118    11.576    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][7]
  -------------------------------------------------------------------
                         required time                         11.576    
                         arrival time                          -7.050    
  -------------------------------------------------------------------
                         slack                                  4.526    

Slack (MET) :             4.539ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        5.326ns  (logic 2.170ns (40.743%)  route 3.156ns (59.257%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 11.493 - 10.000 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.672     1.672    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/S_AXI_ACLK
    SLICE_X30Y40         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.478     2.150 r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[4]/Q
                         net (fo=3, routed)           1.526     3.676    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/reading[4]
    SLICE_X29Y35         LUT2 (Prop_lut2_I1_O)        0.295     3.971 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg[1][7]_i_6__0/O
                         net (fo=1, routed)           0.000     3.971    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg[1][7]_i_6__0_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.503 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     4.503    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][7]_i_2__0_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.617 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     4.617    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][11]_i_2__0_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.731 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][17]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     4.731    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][17]_i_2__0_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.065 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][17]_i_1__0/O[1]
                         net (fo=17, routed)          1.630     6.695    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][17]_i_1__0_n_6
    SLICE_X30Y34         LUT3 (Prop_lut3_I1_O)        0.303     6.998 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg[1][4]_i_1__0/O
                         net (fo=1, routed)           0.000     6.998    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg[1][4]_i_1__0_n_0
    SLICE_X30Y34         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        1.493    11.493    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/CLK
    SLICE_X30Y34         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][4]/C
                         clock pessimism              0.000    11.493    
                         clock uncertainty           -0.035    11.458    
    SLICE_X30Y34         FDRE (Setup_fdre_C_D)        0.079    11.537    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][4]
  -------------------------------------------------------------------
                         required time                         11.537    
                         arrival time                          -6.998    
  -------------------------------------------------------------------
                         slack                                  4.539    

Slack (MET) :             4.546ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        5.318ns  (logic 2.170ns (40.808%)  route 3.148ns (59.192%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 11.493 - 10.000 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.672     1.672    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/S_AXI_ACLK
    SLICE_X30Y40         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.478     2.150 r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[4]/Q
                         net (fo=3, routed)           1.526     3.676    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/reading[4]
    SLICE_X29Y35         LUT2 (Prop_lut2_I1_O)        0.295     3.971 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg[1][7]_i_6__0/O
                         net (fo=1, routed)           0.000     3.971    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg[1][7]_i_6__0_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.503 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     4.503    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][7]_i_2__0_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.617 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     4.617    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][11]_i_2__0_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.731 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][17]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     4.731    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][17]_i_2__0_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.065 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][17]_i_1__0/O[1]
                         net (fo=17, routed)          1.622     6.687    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][17]_i_1__0_n_6
    SLICE_X30Y34         LUT3 (Prop_lut3_I1_O)        0.303     6.990 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg[1][0]_i_1__0/O
                         net (fo=1, routed)           0.000     6.990    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg[1][0]_i_1__0_n_0
    SLICE_X30Y34         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        1.493    11.493    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/CLK
    SLICE_X30Y34         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][0]/C
                         clock pessimism              0.000    11.493    
                         clock uncertainty           -0.035    11.458    
    SLICE_X30Y34         FDRE (Setup_fdre_C_D)        0.077    11.535    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][0]
  -------------------------------------------------------------------
                         required time                         11.535    
                         arrival time                          -6.990    
  -------------------------------------------------------------------
                         slack                                  4.546    

Slack (MET) :             4.549ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        5.355ns  (logic 2.199ns (41.064%)  route 3.156ns (58.936%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 11.493 - 10.000 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.672     1.672    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/S_AXI_ACLK
    SLICE_X30Y40         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.478     2.150 r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[4]/Q
                         net (fo=3, routed)           1.526     3.676    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/reading[4]
    SLICE_X29Y35         LUT2 (Prop_lut2_I1_O)        0.295     3.971 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg[1][7]_i_6__0/O
                         net (fo=1, routed)           0.000     3.971    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg[1][7]_i_6__0_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.503 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     4.503    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][7]_i_2__0_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.617 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     4.617    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][11]_i_2__0_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.731 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][17]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     4.731    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][17]_i_2__0_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.065 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][17]_i_1__0/O[1]
                         net (fo=17, routed)          1.630     6.695    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][17]_i_1__0_n_6
    SLICE_X30Y34         LUT3 (Prop_lut3_I1_O)        0.332     7.027 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg[1][5]_i_1__0/O
                         net (fo=1, routed)           0.000     7.027    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg[1][5]_i_1__0_n_0
    SLICE_X30Y34         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        1.493    11.493    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/CLK
    SLICE_X30Y34         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][5]/C
                         clock pessimism              0.000    11.493    
                         clock uncertainty           -0.035    11.458    
    SLICE_X30Y34         FDRE (Setup_fdre_C_D)        0.118    11.576    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][5]
  -------------------------------------------------------------------
                         required time                         11.576    
                         arrival time                          -7.027    
  -------------------------------------------------------------------
                         slack                                  4.549    

Slack (MET) :             4.561ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        5.344ns  (logic 2.196ns (41.096%)  route 3.148ns (58.904%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 11.493 - 10.000 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.672     1.672    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/S_AXI_ACLK
    SLICE_X30Y40         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.478     2.150 r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[4]/Q
                         net (fo=3, routed)           1.526     3.676    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/reading[4]
    SLICE_X29Y35         LUT2 (Prop_lut2_I1_O)        0.295     3.971 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg[1][7]_i_6__0/O
                         net (fo=1, routed)           0.000     3.971    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg[1][7]_i_6__0_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.503 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     4.503    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][7]_i_2__0_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.617 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     4.617    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][11]_i_2__0_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.731 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][17]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     4.731    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][17]_i_2__0_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.065 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][17]_i_1__0/O[1]
                         net (fo=17, routed)          1.622     6.687    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][17]_i_1__0_n_6
    SLICE_X30Y34         LUT3 (Prop_lut3_I1_O)        0.329     7.016 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg[1][1]_i_1__0/O
                         net (fo=1, routed)           0.000     7.016    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg[1][1]_i_1__0_n_0
    SLICE_X30Y34         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        1.493    11.493    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/CLK
    SLICE_X30Y34         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][1]/C
                         clock pessimism              0.000    11.493    
                         clock uncertainty           -0.035    11.458    
    SLICE_X30Y34         FDRE (Setup_fdre_C_D)        0.118    11.576    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][1]
  -------------------------------------------------------------------
                         required time                         11.576    
                         arrival time                          -7.016    
  -------------------------------------------------------------------
                         slack                                  4.561    

Slack (MET) :             4.630ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        5.186ns  (logic 2.170ns (41.840%)  route 3.016ns (58.160%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 11.494 - 10.000 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.672     1.672    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/S_AXI_ACLK
    SLICE_X30Y40         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.478     2.150 r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[4]/Q
                         net (fo=3, routed)           1.526     3.676    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/reading[4]
    SLICE_X29Y35         LUT2 (Prop_lut2_I1_O)        0.295     3.971 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg[1][7]_i_6__0/O
                         net (fo=1, routed)           0.000     3.971    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg[1][7]_i_6__0_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.503 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     4.503    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][7]_i_2__0_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.617 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     4.617    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][11]_i_2__0_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.731 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][17]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     4.731    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][17]_i_2__0_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.065 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][17]_i_1__0/O[1]
                         net (fo=17, routed)          1.491     6.555    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][17]_i_1__0_n_6
    SLICE_X35Y34         LUT3 (Prop_lut3_I1_O)        0.303     6.858 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg[1][8]_i_1__0/O
                         net (fo=1, routed)           0.000     6.858    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg[1][8]_i_1__0_n_0
    SLICE_X35Y34         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        1.494    11.494    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/CLK
    SLICE_X35Y34         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][8]/C
                         clock pessimism              0.000    11.494    
                         clock uncertainty           -0.035    11.459    
    SLICE_X35Y34         FDRE (Setup_fdre_C_D)        0.029    11.488    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][8]
  -------------------------------------------------------------------
                         required time                         11.488    
                         arrival time                          -6.858    
  -------------------------------------------------------------------
                         slack                                  4.630    

Slack (MET) :             4.648ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        5.214ns  (logic 2.198ns (42.153%)  route 3.016ns (57.847%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 11.494 - 10.000 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.672     1.672    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/S_AXI_ACLK
    SLICE_X30Y40         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.478     2.150 r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[4]/Q
                         net (fo=3, routed)           1.526     3.676    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/reading[4]
    SLICE_X29Y35         LUT2 (Prop_lut2_I1_O)        0.295     3.971 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg[1][7]_i_6__0/O
                         net (fo=1, routed)           0.000     3.971    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg[1][7]_i_6__0_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.503 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     4.503    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][7]_i_2__0_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.617 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     4.617    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][11]_i_2__0_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.731 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][17]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     4.731    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][17]_i_2__0_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.065 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][17]_i_1__0/O[1]
                         net (fo=17, routed)          1.491     6.555    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][17]_i_1__0_n_6
    SLICE_X35Y34         LUT3 (Prop_lut3_I1_O)        0.331     6.886 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg[1][9]_i_1__0/O
                         net (fo=1, routed)           0.000     6.886    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg[1][9]_i_1__0_n_0
    SLICE_X35Y34         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        1.494    11.494    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/CLK
    SLICE_X35Y34         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][9]/C
                         clock pessimism              0.000    11.494    
                         clock uncertainty           -0.035    11.459    
    SLICE_X35Y34         FDRE (Setup_fdre_C_D)        0.075    11.534    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/A_reg_reg[1][9]
  -------------------------------------------------------------------
                         required time                         11.534    
                         arrival time                          -6.886    
  -------------------------------------------------------------------
                         slack                                  4.648    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[12][8]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/PI/B_reg_reg[3][8]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.148ns (39.846%)  route 0.223ns (60.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.574     0.574    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X4Y79          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[12][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDRE (Prop_fdre_C_Q)         0.148     0.722 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[12][8]/Q
                         net (fo=1, routed)           0.223     0.945    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/PI/ki[3]
    SLICE_X4Y81          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/PI/B_reg_reg[3][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        0.843     0.843    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/PI/CLK
    SLICE_X4Y81          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/PI/B_reg_reg[3][8]/C
                         clock pessimism              0.000     0.843    
                         clock uncertainty            0.035     0.878    
    SLICE_X4Y81          FDRE (Hold_fdre_C_D)         0.011     0.889    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/PI/B_reg_reg[3][8]
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[1][11]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/B_reg_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.756%)  route 0.265ns (65.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.593     0.593    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X41Y47         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[1][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.141     0.734 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[1][11]/Q
                         net (fo=2, routed)           0.265     0.998    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/kp[-11]
    SLICE_X40Y51         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/B_reg_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        0.861     0.861    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/CLK
    SLICE_X40Y51         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/B_reg_reg[0][11]/C
                         clock pessimism              0.000     0.861    
                         clock uncertainty            0.035     0.896    
    SLICE_X40Y51         FDRE (Hold_fdre_C_D)         0.046     0.942    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/B_reg_reg[0][11]
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           0.998    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/error_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.363ns (74.121%)  route 0.127ns (25.879%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.563     0.563    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/S_AXI_ACLK
    SLICE_X29Y44         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[14]/Q
                         net (fo=3, routed)           0.127     0.830    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/reading[-3]
    SLICE_X30Y44         LUT2 (Prop_lut2_I1_O)        0.045     0.875 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/error[0]_i_8/O
                         net (fo=1, routed)           0.000     0.875    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/error[0]_i_8_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     0.986 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/error_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.986    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/error_reg[0]_i_3_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.052 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/error_reg[0]_i_2/O[2]
                         net (fo=18, routed)          0.000     1.052    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/error_reg[0]_i_2_n_5
    SLICE_X30Y45         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/error_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        0.831     0.831    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X30Y45         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/error_reg[0]/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.035     0.866    
    SLICE_X30Y45         FDRE (Hold_fdre_C_D)         0.130     0.996    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/error_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.996    
                         arrival time                           1.052    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/B_reg_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.128ns (33.925%)  route 0.249ns (66.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.593     0.593    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X40Y49         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.128     0.721 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[2][7]/Q
                         net (fo=2, routed)           0.249     0.970    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/kp[2]
    SLICE_X38Y51         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/B_reg_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        0.859     0.859    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/CLK
    SLICE_X38Y51         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/B_reg_reg[1][7]/C
                         clock pessimism              0.000     0.859    
                         clock uncertainty            0.035     0.894    
    SLICE_X38Y51         FDRE (Hold_fdre_C_D)         0.010     0.904    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/B_reg_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[10][12]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/PI/B_reg_reg[1][12]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.141ns (31.199%)  route 0.311ns (68.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.571     0.571    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X3Y76          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[10][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.141     0.712 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[10][12]/Q
                         net (fo=2, routed)           0.311     1.023    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/PI/kp[7]
    SLICE_X2Y80          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/PI/B_reg_reg[1][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        0.842     0.842    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/PI/CLK
    SLICE_X2Y80          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/PI/B_reg_reg[1][12]/C
                         clock pessimism              0.000     0.842    
                         clock uncertainty            0.035     0.877    
    SLICE_X2Y80          FDRE (Hold_fdre_C_D)         0.072     0.949    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/PI/B_reg_reg[1][12]
  -------------------------------------------------------------------
                         required time                         -0.949    
                         arrival time                           1.023    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[7][2]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_checker.var_position_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.209ns (42.752%)  route 0.280ns (57.248%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.562     0.562    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X12Y34         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[7][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y34         FDRE (Prop_fdre_C_Q)         0.164     0.726 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[7][2]/Q
                         net (fo=1, routed)           0.280     1.005    ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_calibration[2]
    SLICE_X12Y27         LUT6 (Prop_lut6_I0_O)        0.045     1.050 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_checker.var_position[2]_i_1/O
                         net (fo=1, routed)           0.000     1.050    ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/p_1_in[2]
    SLICE_X12Y27         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_checker.var_position_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        0.821     0.821    ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/CLK
    SLICE_X12Y27         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_checker.var_position_reg[2]/C
                         clock pessimism              0.000     0.821    
                         clock uncertainty            0.035     0.856    
    SLICE_X12Y27         FDRE (Hold_fdre_C_D)         0.120     0.976    ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_checker.var_position_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.976    
                         arrival time                           1.050    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[1][8]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/B_reg_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.128ns (33.923%)  route 0.249ns (66.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.593     0.593    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X41Y47         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[1][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.128     0.721 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[1][8]/Q
                         net (fo=2, routed)           0.249     0.970    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/kp[-14]
    SLICE_X40Y43         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/B_reg_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        0.861     0.861    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/CLK
    SLICE_X40Y43         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/B_reg_reg[0][8]/C
                         clock pessimism              0.000     0.861    
                         clock uncertainty            0.035     0.896    
    SLICE_X40Y43         FDRE (Hold_fdre_C_D)        -0.006     0.890    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/B_reg_reg[0][8]
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/B_reg_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.128ns (31.363%)  route 0.280ns (68.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.593     0.593    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X41Y47         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.128     0.721 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[1][4]/Q
                         net (fo=2, routed)           0.280     1.001    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/kp[-18]
    SLICE_X39Y43         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/B_reg_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        0.859     0.859    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/CLK
    SLICE_X39Y43         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/B_reg_reg[0][4]/C
                         clock pessimism              0.000     0.859    
                         clock uncertainty            0.035     0.894    
    SLICE_X39Y43         FDRE (Hold_fdre_C_D)         0.012     0.906    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PD/B_reg_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           1.001    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/B_reg_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.128ns (31.594%)  route 0.277ns (68.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.593     0.593    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X43Y47         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.128     0.721 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[2][3]/Q
                         net (fo=2, routed)           0.277     0.998    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/kp[-2]
    SLICE_X38Y52         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/B_reg_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        0.859     0.859    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/CLK
    SLICE_X38Y52         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/B_reg_reg[1][3]/C
                         clock pessimism              0.000     0.859    
                         clock uncertainty            0.035     0.894    
    SLICE_X38Y52         FDRE (Hold_fdre_C_D)         0.009     0.903    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/PI/B_reg_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           0.998    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[7][5]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_checker.var_position_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.209ns (40.672%)  route 0.305ns (59.328%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.559     0.559    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X8Y31          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[7][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y31          FDRE (Prop_fdre_C_Q)         0.164     0.723 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/inputValues_reg[7][5]/Q
                         net (fo=1, routed)           0.305     1.027    ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_calibration[5]
    SLICE_X8Y26          LUT6 (Prop_lut6_I0_O)        0.045     1.072 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_checker.var_position[5]_i_1/O
                         net (fo=1, routed)           0.000     1.072    ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/p_1_in[5]
    SLICE_X8Y26          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_checker.var_position_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        0.819     0.819    ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/CLK
    SLICE_X8Y26          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_checker.var_position_reg[5]/C
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.035     0.854    
    SLICE_X8Y26          FDRE (Hold_fdre_C_D)         0.121     0.975    ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/position_checker.var_position_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.975    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                  0.097    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        6.200ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.290ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.200ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/buff_OUTPUT_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.253ns  (logic 0.642ns (28.499%)  route 1.611ns (71.501%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 11.499 - 10.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.664     2.972    ebit_z7010_top_i/Encoder/U0/gpio_core_1/s_axi_aclk
    SLICE_X24Y35         FDRE                                         r  ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y35         FDRE (Prop_fdre_C_Q)         0.518     3.490 r  ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           1.611     5.101    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/INPUT
    SLICE_X12Y32         LUT6 (Prop_lut6_I1_O)        0.124     5.225 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/buff_OUTPUT_i_1/O
                         net (fo=1, routed)           0.000     5.225    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/buff_OUTPUT_i_1_n_0
    SLICE_X12Y32         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/buff_OUTPUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        1.499    11.499    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CLK
    SLICE_X12Y32         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/buff_OUTPUT_reg/C
                         clock pessimism              0.000    11.499    
                         clock uncertainty           -0.154    11.345    
    SLICE_X12Y32         FDRE (Setup_fdre_C_D)        0.079    11.424    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/buff_OUTPUT_reg
  -------------------------------------------------------------------
                         required time                         11.424    
                         arrival time                          -5.225    
  -------------------------------------------------------------------
                         slack                                  6.200    

Slack (MET) :             6.226ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.224ns  (logic 0.642ns (28.864%)  route 1.582ns (71.136%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 11.499 - 10.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.664     2.972    ebit_z7010_top_i/Encoder/U0/gpio_core_1/s_axi_aclk
    SLICE_X24Y35         FDRE                                         r  ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y35         FDRE (Prop_fdre_C_Q)         0.518     3.490 r  ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           1.582     5.072    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/INPUT
    SLICE_X12Y32         LUT5 (Prop_lut5_I0_O)        0.124     5.196 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT[0]_i_1/O
                         net (fo=1, routed)           0.000     5.196    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/p_0_in[0]
    SLICE_X12Y32         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        1.499    11.499    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CLK
    SLICE_X12Y32         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT_reg[0]/C
                         clock pessimism              0.000    11.499    
                         clock uncertainty           -0.154    11.345    
    SLICE_X12Y32         FDRE (Setup_fdre_C_D)        0.077    11.422    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         11.422    
                         arrival time                          -5.196    
  -------------------------------------------------------------------
                         slack                                  6.226    

Slack (MET) :             6.241ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.250ns  (logic 0.668ns (29.686%)  route 1.582ns (70.314%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 11.499 - 10.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.664     2.972    ebit_z7010_top_i/Encoder/U0/gpio_core_1/s_axi_aclk
    SLICE_X24Y35         FDRE                                         r  ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y35         FDRE (Prop_fdre_C_Q)         0.518     3.490 r  ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           1.582     5.072    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/INPUT
    SLICE_X12Y32         LUT5 (Prop_lut5_I0_O)        0.150     5.222 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT[1]_i_1/O
                         net (fo=1, routed)           0.000     5.222    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/p_0_in[1]
    SLICE_X12Y32         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        1.499    11.499    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CLK
    SLICE_X12Y32         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT_reg[1]/C
                         clock pessimism              0.000    11.499    
                         clock uncertainty           -0.154    11.345    
    SLICE_X12Y32         FDRE (Setup_fdre_C_D)        0.118    11.463    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         11.463    
                         arrival time                          -5.222    
  -------------------------------------------------------------------
                         slack                                  6.241    

Slack (MET) :             6.353ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.102ns  (logic 0.642ns (30.546%)  route 1.460ns (69.454%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 11.499 - 10.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.664     2.972    ebit_z7010_top_i/Encoder/U0/gpio_core_1/s_axi_aclk
    SLICE_X24Y35         FDRE                                         r  ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y35         FDRE (Prop_fdre_C_Q)         0.518     3.490 r  ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           1.460     4.950    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/INPUT
    SLICE_X12Y32         LUT5 (Prop_lut5_I0_O)        0.124     5.074 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT[2]_i_1/O
                         net (fo=1, routed)           0.000     5.074    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/p_0_in[2]
    SLICE_X12Y32         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        1.499    11.499    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CLK
    SLICE_X12Y32         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT_reg[2]/C
                         clock pessimism              0.000    11.499    
                         clock uncertainty           -0.154    11.345    
    SLICE_X12Y32         FDRE (Setup_fdre_C_D)        0.081    11.426    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         11.426    
                         arrival time                          -5.074    
  -------------------------------------------------------------------
                         slack                                  6.353    

Slack (MET) :             6.364ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.128ns  (logic 0.668ns (31.395%)  route 1.460ns (68.605%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 11.499 - 10.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.664     2.972    ebit_z7010_top_i/Encoder/U0/gpio_core_1/s_axi_aclk
    SLICE_X24Y35         FDRE                                         r  ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y35         FDRE (Prop_fdre_C_Q)         0.518     3.490 r  ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           1.460     4.950    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/INPUT
    SLICE_X12Y32         LUT5 (Prop_lut5_I0_O)        0.150     5.100 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT[3]_i_1/O
                         net (fo=1, routed)           0.000     5.100    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/p_0_in[3]
    SLICE_X12Y32         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        1.499    11.499    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CLK
    SLICE_X12Y32         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT_reg[3]/C
                         clock pessimism              0.000    11.499    
                         clock uncertainty           -0.154    11.345    
    SLICE_X12Y32         FDRE (Setup_fdre_C_D)        0.118    11.463    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder1PSignal/CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         11.463    
                         arrival time                          -5.100    
  -------------------------------------------------------------------
                         slack                                  6.364    

Slack (MET) :             6.597ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/DIR/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.844ns  (logic 0.642ns (34.814%)  route 1.202ns (65.186%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 11.492 - 10.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.666     2.974    ebit_z7010_top_i/DIR/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y33         FDRE                                         r  ebit_z7010_top_i/DIR/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.518     3.492 r  ebit_z7010_top_i/DIR/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           1.202     4.694    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/INPUT
    SLICE_X16Y32         LUT5 (Prop_lut5_I0_O)        0.124     4.818 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT[0]_i_1/O
                         net (fo=1, routed)           0.000     4.818    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/p_0_in[0]
    SLICE_X16Y32         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        1.492    11.492    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CLK
    SLICE_X16Y32         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[0]/C
                         clock pessimism              0.000    11.492    
                         clock uncertainty           -0.154    11.338    
    SLICE_X16Y32         FDRE (Setup_fdre_C_D)        0.077    11.415    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         11.415    
                         arrival time                          -4.818    
  -------------------------------------------------------------------
                         slack                                  6.597    

Slack (MET) :             6.604ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/DIR/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.841ns  (logic 0.642ns (34.871%)  route 1.199ns (65.129%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 11.492 - 10.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.666     2.974    ebit_z7010_top_i/DIR/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y33         FDRE                                         r  ebit_z7010_top_i/DIR/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.518     3.492 r  ebit_z7010_top_i/DIR/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           1.199     4.691    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/INPUT
    SLICE_X16Y32         LUT5 (Prop_lut5_I0_O)        0.124     4.815 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT[2]_i_1/O
                         net (fo=1, routed)           0.000     4.815    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/p_0_in[2]
    SLICE_X16Y32         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        1.492    11.492    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CLK
    SLICE_X16Y32         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[2]/C
                         clock pessimism              0.000    11.492    
                         clock uncertainty           -0.154    11.338    
    SLICE_X16Y32         FDRE (Setup_fdre_C_D)        0.081    11.419    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         11.419    
                         arrival time                          -4.815    
  -------------------------------------------------------------------
                         slack                                  6.604    

Slack (MET) :             6.612ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/DIR/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.870ns  (logic 0.668ns (35.720%)  route 1.202ns (64.280%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 11.492 - 10.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.666     2.974    ebit_z7010_top_i/DIR/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y33         FDRE                                         r  ebit_z7010_top_i/DIR/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.518     3.492 r  ebit_z7010_top_i/DIR/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           1.202     4.694    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/INPUT
    SLICE_X16Y32         LUT5 (Prop_lut5_I0_O)        0.150     4.844 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT[1]_i_1/O
                         net (fo=1, routed)           0.000     4.844    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/p_0_in[1]
    SLICE_X16Y32         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        1.492    11.492    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CLK
    SLICE_X16Y32         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[1]/C
                         clock pessimism              0.000    11.492    
                         clock uncertainty           -0.154    11.338    
    SLICE_X16Y32         FDRE (Setup_fdre_C_D)        0.118    11.456    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         11.456    
                         arrival time                          -4.844    
  -------------------------------------------------------------------
                         slack                                  6.612    

Slack (MET) :             6.615ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/DIR/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.867ns  (logic 0.668ns (35.778%)  route 1.199ns (64.222%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 11.492 - 10.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.666     2.974    ebit_z7010_top_i/DIR/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y33         FDRE                                         r  ebit_z7010_top_i/DIR/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.518     3.492 r  ebit_z7010_top_i/DIR/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           1.199     4.691    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/INPUT
    SLICE_X16Y32         LUT5 (Prop_lut5_I0_O)        0.150     4.841 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT[3]_i_1/O
                         net (fo=1, routed)           0.000     4.841    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/p_0_in[3]
    SLICE_X16Y32         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        1.492    11.492    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CLK
    SLICE_X16Y32         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[3]/C
                         clock pessimism              0.000    11.492    
                         clock uncertainty           -0.154    11.338    
    SLICE_X16Y32         FDRE (Setup_fdre_C_D)        0.118    11.456    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         11.456    
                         arrival time                          -4.841    
  -------------------------------------------------------------------
                         slack                                  6.615    

Slack (MET) :             6.651ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.745ns  (logic 0.642ns (36.781%)  route 1.103ns (63.219%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 11.493 - 10.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.664     2.972    ebit_z7010_top_i/Encoder/U0/gpio_core_1/s_axi_aclk
    SLICE_X24Y35         FDRE                                         r  ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y35         FDRE (Prop_fdre_C_Q)         0.518     3.490 r  ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=7, routed)           1.103     4.593    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/INPUT
    SLICE_X14Y32         LUT5 (Prop_lut5_I0_O)        0.124     4.717 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT[0]_i_1/O
                         net (fo=1, routed)           0.000     4.717    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/p_0_in[0]
    SLICE_X14Y32         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        1.493    11.493    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CLK
    SLICE_X14Y32         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT_reg[0]/C
                         clock pessimism              0.000    11.493    
                         clock uncertainty           -0.154    11.339    
    SLICE_X14Y32         FDRE (Setup_fdre_C_D)        0.029    11.368    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         11.368    
                         arrival time                          -4.717    
  -------------------------------------------------------------------
                         slack                                  6.651    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/STEP/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/buff_OUTPUT_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.186ns (40.686%)  route 0.271ns (59.314%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.563     0.904    ebit_z7010_top_i/STEP/U0/gpio_core_1/s_axi_aclk
    SLICE_X7Y37          FDRE                                         r  ebit_z7010_top_i/STEP/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  ebit_z7010_top_i/STEP/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           0.271     1.316    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/INPUT
    SLICE_X7Y31          LUT6 (Prop_lut6_I1_O)        0.045     1.361 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/buff_OUTPUT_i_1/O
                         net (fo=1, routed)           0.000     1.361    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/buff_OUTPUT_i_1_n_0
    SLICE_X7Y31          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/buff_OUTPUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        0.825     0.825    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CLK
    SLICE_X7Y31          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/buff_OUTPUT_reg/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.154     0.979    
    SLICE_X7Y31          FDRE (Hold_fdre_C_D)         0.092     1.071    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/buff_OUTPUT_reg
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/STEP/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.186ns (34.244%)  route 0.357ns (65.756%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.563     0.904    ebit_z7010_top_i/STEP/U0/gpio_core_1/s_axi_aclk
    SLICE_X7Y37          FDRE                                         r  ebit_z7010_top_i/STEP/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  ebit_z7010_top_i/STEP/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           0.357     1.402    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/INPUT
    SLICE_X7Y31          LUT5 (Prop_lut5_I0_O)        0.045     1.447 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT[3]_i_1/O
                         net (fo=1, routed)           0.000     1.447    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/p_0_in[3]
    SLICE_X7Y31          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        0.825     0.825    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CLK
    SLICE_X7Y31          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT_reg[3]/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.154     0.979    
    SLICE_X7Y31          FDRE (Hold_fdre_C_D)         0.107     1.086    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/buff_OUTPUT_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.209ns (38.447%)  route 0.335ns (61.553%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.556     0.897    ebit_z7010_top_i/Encoder/U0/gpio_core_1/s_axi_aclk
    SLICE_X24Y35         FDRE                                         r  ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y35         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=7, routed)           0.335     1.395    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/INPUT
    SLICE_X14Y32         LUT6 (Prop_lut6_I1_O)        0.045     1.440 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/buff_OUTPUT_i_1/O
                         net (fo=1, routed)           0.000     1.440    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/buff_OUTPUT_i_1_n_0
    SLICE_X14Y32         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/buff_OUTPUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        0.823     0.823    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CLK
    SLICE_X14Y32         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/buff_OUTPUT_reg/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.154     0.977    
    SLICE_X14Y32         FDRE (Hold_fdre_C_D)         0.092     1.069    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/buff_OUTPUT_reg
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.440    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/STEP/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.186ns (34.244%)  route 0.357ns (65.756%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.563     0.904    ebit_z7010_top_i/STEP/U0/gpio_core_1/s_axi_aclk
    SLICE_X7Y37          FDRE                                         r  ebit_z7010_top_i/STEP/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  ebit_z7010_top_i/STEP/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           0.357     1.402    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/INPUT
    SLICE_X7Y31          LUT5 (Prop_lut5_I0_O)        0.045     1.447 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT[2]_i_1/O
                         net (fo=1, routed)           0.000     1.447    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/p_0_in[2]
    SLICE_X7Y31          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        0.825     0.825    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CLK
    SLICE_X7Y31          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT_reg[2]/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.154     0.979    
    SLICE_X7Y31          FDRE (Hold_fdre_C_D)         0.092     1.071    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/STEP/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.187ns (30.927%)  route 0.418ns (69.073%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.563     0.904    ebit_z7010_top_i/STEP/U0/gpio_core_1/s_axi_aclk
    SLICE_X7Y37          FDRE                                         r  ebit_z7010_top_i/STEP/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  ebit_z7010_top_i/STEP/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           0.418     1.462    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/INPUT
    SLICE_X7Y31          LUT5 (Prop_lut5_I0_O)        0.046     1.508 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT[1]_i_1/O
                         net (fo=1, routed)           0.000     1.508    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/p_0_in[1]
    SLICE_X7Y31          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        0.825     0.825    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CLK
    SLICE_X7Y31          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT_reg[1]/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.154     0.979    
    SLICE_X7Y31          FDRE (Hold_fdre_C_D)         0.107     1.086    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           1.508    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.209ns (33.590%)  route 0.413ns (66.410%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.556     0.897    ebit_z7010_top_i/Encoder/U0/gpio_core_1/s_axi_aclk
    SLICE_X24Y35         FDRE                                         r  ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y35         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=7, routed)           0.413     1.474    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/INPUT
    SLICE_X14Y32         LUT5 (Prop_lut5_I0_O)        0.045     1.519 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT[3]_i_1/O
                         net (fo=1, routed)           0.000     1.519    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/p_0_in[3]
    SLICE_X14Y32         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        0.823     0.823    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CLK
    SLICE_X14Y32         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT_reg[3]/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.154     0.977    
    SLICE_X14Y32         FDRE (Hold_fdre_C_D)         0.107     1.084    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.084    
                         arrival time                           1.519    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/STEP/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.186ns (30.813%)  route 0.418ns (69.187%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.563     0.904    ebit_z7010_top_i/STEP/U0/gpio_core_1/s_axi_aclk
    SLICE_X7Y37          FDRE                                         r  ebit_z7010_top_i/STEP/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  ebit_z7010_top_i/STEP/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           0.418     1.462    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/INPUT
    SLICE_X7Y31          LUT5 (Prop_lut5_I0_O)        0.045     1.507 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT[0]_i_1/O
                         net (fo=1, routed)           0.000     1.507    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/p_0_in[0]
    SLICE_X7Y31          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        0.825     0.825    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CLK
    SLICE_X7Y31          FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT_reg[0]/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.154     0.979    
    SLICE_X7Y31          FDRE (Hold_fdre_C_D)         0.091     1.070    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringSTEPSignal/CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.507    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/DIR/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/buff_OUTPUT_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.209ns (32.806%)  route 0.428ns (67.194%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.558     0.899    ebit_z7010_top_i/DIR/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y33         FDRE                                         r  ebit_z7010_top_i/DIR/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  ebit_z7010_top_i/DIR/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           0.428     1.491    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/INPUT
    SLICE_X16Y32         LUT6 (Prop_lut6_I1_O)        0.045     1.536 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/buff_OUTPUT_i_1/O
                         net (fo=1, routed)           0.000     1.536    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/buff_OUTPUT_i_1_n_0
    SLICE_X16Y32         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/buff_OUTPUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        0.823     0.823    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/CLK
    SLICE_X16Y32         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/buff_OUTPUT_reg/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.154     0.977    
    SLICE_X16Y32         FDRE (Hold_fdre_C_D)         0.121     1.098    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringDIRSignal/buff_OUTPUT_reg
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.536    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.210ns (33.205%)  route 0.422ns (66.795%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.556     0.897    ebit_z7010_top_i/Encoder/U0/gpio_core_1/s_axi_aclk
    SLICE_X24Y35         FDRE                                         r  ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y35         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=7, routed)           0.422     1.483    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/INPUT
    SLICE_X14Y32         LUT5 (Prop_lut5_I0_O)        0.046     1.529 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT[1]_i_1/O
                         net (fo=1, routed)           0.000     1.529    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/p_0_in[1]
    SLICE_X14Y32         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        0.823     0.823    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CLK
    SLICE_X14Y32         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT_reg[1]/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.154     0.977    
    SLICE_X14Y32         FDRE (Hold_fdre_C_D)         0.107     1.084    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.084    
                         arrival time                           1.529    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.209ns (33.590%)  route 0.413ns (66.410%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.556     0.897    ebit_z7010_top_i/Encoder/U0/gpio_core_1/s_axi_aclk
    SLICE_X24Y35         FDRE                                         r  ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y35         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  ebit_z7010_top_i/Encoder/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=7, routed)           0.413     1.474    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/INPUT
    SLICE_X14Y32         LUT5 (Prop_lut5_I0_O)        0.045     1.519 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT[2]_i_1/O
                         net (fo=1, routed)           0.000     1.519    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/p_0_in[2]
    SLICE_X14Y32         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        0.823     0.823    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CLK
    SLICE_X14Y32         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT_reg[2]/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.154     0.977    
    SLICE_X14Y32         FDRE (Hold_fdre_C_D)         0.092     1.069    ebit_z7010_top_i/FOC_top_0/U0/FOC/filteringEncoder0Signal/CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.519    
  -------------------------------------------------------------------
                         slack                                  0.450    





---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  S_AXI_ACLK

Setup :            0  Failing Endpoints,  Worst Slack        3.717ns,  Total Violation        0.000ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.361ns,  Total Violation       -0.552ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.717ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        6.121ns  (logic 0.704ns (11.502%)  route 5.417ns (88.498%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 11.486 - 10.000 ) 
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        1.642     1.642    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/CLK
    SLICE_X21Y74         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y74         FDRE (Prop_fdre_C_Q)         0.456     2.098 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-5]/Q
                         net (fo=8, routed)           4.171     6.269    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/DFT_PID_currentSetpointMove[-5]
    SLICE_X15Y15         LUT6 (Prop_lut6_I0_O)        0.124     6.393 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[12]_i_2/O
                         net (fo=1, routed)           1.246     7.639    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[12]_i_2_n_0
    SLICE_X15Y26         LUT6 (Prop_lut6_I3_O)        0.124     7.763 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[12]_i_1/O
                         net (fo=1, routed)           0.000     7.763    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/D[12]
    SLICE_X15Y26         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.486    11.486    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X15Y26         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[12]/C
                         clock pessimism              0.000    11.486    
                         clock uncertainty           -0.035    11.451    
    SLICE_X15Y26         FDRE (Setup_fdre_C_D)        0.029    11.480    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[12]
  -------------------------------------------------------------------
                         required time                         11.480    
                         arrival time                          -7.763    
  -------------------------------------------------------------------
                         slack                                  3.717    

Slack (MET) :             3.752ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-10]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        6.134ns  (logic 0.704ns (11.476%)  route 5.430ns (88.524%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 11.488 - 10.000 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        1.646     1.646    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/CLK
    SLICE_X19Y72         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y72         FDRE (Prop_fdre_C_Q)         0.456     2.102 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-10]/Q
                         net (fo=8, routed)           4.203     6.305    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/DFT_PID_currentSetpointMove[-10]
    SLICE_X14Y17         LUT6 (Prop_lut6_I0_O)        0.124     6.429 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[7]_i_2/O
                         net (fo=1, routed)           1.227     7.656    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[7]_i_2_n_0
    SLICE_X16Y28         LUT6 (Prop_lut6_I3_O)        0.124     7.780 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[7]_i_1/O
                         net (fo=1, routed)           0.000     7.780    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/D[7]
    SLICE_X16Y28         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.488    11.488    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X16Y28         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[7]/C
                         clock pessimism              0.000    11.488    
                         clock uncertainty           -0.035    11.453    
    SLICE_X16Y28         FDRE (Setup_fdre_C_D)        0.079    11.532    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                         11.532    
                         arrival time                          -7.780    
  -------------------------------------------------------------------
                         slack                                  3.752    

Slack (MET) :             3.968ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-15]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.866ns  (logic 0.704ns (12.001%)  route 5.162ns (87.999%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 11.484 - 10.000 ) 
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        1.644     1.644    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/CLK
    SLICE_X21Y73         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y73         FDRE (Prop_fdre_C_Q)         0.456     2.100 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-15]/Q
                         net (fo=8, routed)           3.999     6.099    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/DFT_PID_currentSetpointMove[-15]
    SLICE_X15Y16         LUT6 (Prop_lut6_I0_O)        0.124     6.223 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[2]_i_3/O
                         net (fo=1, routed)           1.163     7.386    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[2]_i_3_n_0
    SLICE_X15Y25         LUT6 (Prop_lut6_I4_O)        0.124     7.510 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[2]_i_1/O
                         net (fo=1, routed)           0.000     7.510    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/D[2]
    SLICE_X15Y25         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.484    11.484    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X15Y25         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[2]/C
                         clock pessimism              0.000    11.484    
                         clock uncertainty           -0.035    11.449    
    SLICE_X15Y25         FDRE (Setup_fdre_C_D)        0.029    11.478    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                         11.478    
                         arrival time                          -7.510    
  -------------------------------------------------------------------
                         slack                                  3.968    

Slack (MET) :             3.986ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-7]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.850ns  (logic 0.704ns (12.035%)  route 5.146ns (87.965%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 11.487 - 10.000 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        1.645     1.645    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/CLK
    SLICE_X19Y73         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y73         FDRE (Prop_fdre_C_Q)         0.456     2.101 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-7]/Q
                         net (fo=8, routed)           3.981     6.082    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/DFT_PID_currentSetpointMove[-7]
    SLICE_X14Y17         LUT6 (Prop_lut6_I0_O)        0.124     6.206 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[10]_i_2/O
                         net (fo=1, routed)           1.164     7.371    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[10]_i_2_n_0
    SLICE_X14Y27         LUT6 (Prop_lut6_I3_O)        0.124     7.495 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[10]_i_1/O
                         net (fo=1, routed)           0.000     7.495    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/D[10]
    SLICE_X14Y27         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.487    11.487    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X14Y27         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[10]/C
                         clock pessimism              0.000    11.487    
                         clock uncertainty           -0.035    11.452    
    SLICE_X14Y27         FDRE (Setup_fdre_C_D)        0.029    11.481    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[10]
  -------------------------------------------------------------------
                         required time                         11.481    
                         arrival time                          -7.495    
  -------------------------------------------------------------------
                         slack                                  3.986    

Slack (MET) :             4.014ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-13]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.869ns  (logic 0.704ns (11.996%)  route 5.165ns (88.004%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 11.483 - 10.000 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        1.646     1.646    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/CLK
    SLICE_X19Y72         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y72         FDRE (Prop_fdre_C_Q)         0.456     2.102 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-13]/Q
                         net (fo=8, routed)           4.329     6.431    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/DFT_PID_currentSetpointMove[-13]
    SLICE_X15Y17         LUT6 (Prop_lut6_I0_O)        0.124     6.555 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[4]_i_3/O
                         net (fo=1, routed)           0.835     7.391    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[4]_i_3_n_0
    SLICE_X16Y25         LUT6 (Prop_lut6_I4_O)        0.124     7.515 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[4]_i_1/O
                         net (fo=1, routed)           0.000     7.515    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/D[4]
    SLICE_X16Y25         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.483    11.483    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X16Y25         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[4]/C
                         clock pessimism              0.000    11.483    
                         clock uncertainty           -0.035    11.448    
    SLICE_X16Y25         FDRE (Setup_fdre_C_D)        0.081    11.529    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                         11.529    
                         arrival time                          -7.515    
  -------------------------------------------------------------------
                         slack                                  4.014    

Slack (MET) :             4.054ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-9]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.784ns  (logic 0.704ns (12.170%)  route 5.080ns (87.830%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 11.486 - 10.000 ) 
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        1.644     1.644    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/CLK
    SLICE_X21Y73         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y73         FDRE (Prop_fdre_C_Q)         0.456     2.100 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-9]/Q
                         net (fo=8, routed)           4.109     6.209    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/DFT_PID_currentSetpointMove[-9]
    SLICE_X15Y17         LUT6 (Prop_lut6_I0_O)        0.124     6.333 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[8]_i_2/O
                         net (fo=1, routed)           0.971     7.304    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[8]_i_2_n_0
    SLICE_X15Y26         LUT6 (Prop_lut6_I3_O)        0.124     7.428 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[8]_i_1/O
                         net (fo=1, routed)           0.000     7.428    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/D[8]
    SLICE_X15Y26         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.486    11.486    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X15Y26         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[8]/C
                         clock pessimism              0.000    11.486    
                         clock uncertainty           -0.035    11.451    
    SLICE_X15Y26         FDRE (Setup_fdre_C_D)        0.031    11.482    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[8]
  -------------------------------------------------------------------
                         required time                         11.482    
                         arrival time                          -7.428    
  -------------------------------------------------------------------
                         slack                                  4.054    

Slack (MET) :             4.123ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-14]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.714ns  (logic 0.704ns (12.322%)  route 5.010ns (87.678%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 11.484 - 10.000 ) 
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        1.644     1.644    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/CLK
    SLICE_X21Y73         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y73         FDRE (Prop_fdre_C_Q)         0.456     2.100 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-14]/Q
                         net (fo=8, routed)           4.346     6.446    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/DFT_PID_currentSetpointMove[-14]
    SLICE_X15Y16         LUT6 (Prop_lut6_I0_O)        0.124     6.570 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[3]_i_3/O
                         net (fo=1, routed)           0.663     7.234    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[3]_i_3_n_0
    SLICE_X15Y25         LUT6 (Prop_lut6_I4_O)        0.124     7.358 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[3]_i_1/O
                         net (fo=1, routed)           0.000     7.358    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/D[3]
    SLICE_X15Y25         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.484    11.484    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X15Y25         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[3]/C
                         clock pessimism              0.000    11.484    
                         clock uncertainty           -0.035    11.449    
    SLICE_X15Y25         FDRE (Setup_fdre_C_D)        0.031    11.480    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         11.480    
                         arrival time                          -7.358    
  -------------------------------------------------------------------
                         slack                                  4.123    

Slack (MET) :             4.206ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                            (clock source 'CLK'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (S_AXI_ACLK rise@10.000ns - CLK fall@5.000ns)
  Data Path Delay:        2.285ns  (logic 0.124ns (5.427%)  route 2.161ns (94.573%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 11.497 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK fall edge)        5.000     5.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     5.000 f  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        2.161     7.161    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_trig/U_TM/TRIGGER_I[0]
    SLICE_X17Y11         LUT2 (Prop_lut2_I0_O)        0.124     7.285 f  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M_i_1/O
                         net (fo=1, routed)           0.000     7.285    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[0]
    SLICE_X17Y11         FDRE                                         f  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.497    11.497    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X17Y11         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000    11.497    
                         clock uncertainty           -0.035    11.462    
    SLICE_X17Y11         FDRE (Setup_fdre_C_D)        0.029    11.491    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.491    
                         arrival time                          -7.285    
  -------------------------------------------------------------------
                         slack                                  4.206    

Slack (MET) :             4.244ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.592ns  (logic 0.704ns (12.589%)  route 4.888ns (87.411%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 11.487 - 10.000 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        1.645     1.645    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/CLK
    SLICE_X19Y73         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y73         FDRE (Prop_fdre_C_Q)         0.456     2.101 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-6]/Q
                         net (fo=8, routed)           3.859     5.960    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/DFT_PID_currentSetpointMove[-6]
    SLICE_X15Y17         LUT6 (Prop_lut6_I0_O)        0.124     6.084 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[11]_i_2/O
                         net (fo=1, routed)           1.029     7.113    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[11]_i_2_n_0
    SLICE_X15Y27         LUT6 (Prop_lut6_I3_O)        0.124     7.237 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[11]_i_1/O
                         net (fo=1, routed)           0.000     7.237    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/D[11]
    SLICE_X15Y27         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.487    11.487    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X15Y27         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[11]/C
                         clock pessimism              0.000    11.487    
                         clock uncertainty           -0.035    11.452    
    SLICE_X15Y27         FDRE (Setup_fdre_C_D)        0.029    11.481    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[11]
  -------------------------------------------------------------------
                         required time                         11.481    
                         arrival time                          -7.237    
  -------------------------------------------------------------------
                         slack                                  4.244    

Slack (MET) :             4.366ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-16]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.517ns  (logic 0.704ns (12.761%)  route 4.813ns (87.239%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 11.485 - 10.000 ) 
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        1.644     1.644    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/CLK
    SLICE_X21Y73         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y73         FDRE (Prop_fdre_C_Q)         0.456     2.100 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_currentSetpoint/pid_out_reg[-16]/Q
                         net (fo=8, routed)           4.095     6.195    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/DFT_PID_currentSetpointMove[-16]
    SLICE_X14Y18         LUT6 (Prop_lut6_I0_O)        0.124     6.319 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[1]_i_3/O
                         net (fo=1, routed)           0.718     7.037    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[1]_i_3_n_0
    SLICE_X16Y23         LUT6 (Prop_lut6_I4_O)        0.124     7.161 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[1]_i_1/O
                         net (fo=1, routed)           0.000     7.161    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/D[1]
    SLICE_X16Y23         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.485    11.485    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X16Y23         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[1]/C
                         clock pessimism              0.000    11.485    
                         clock uncertainty           -0.035    11.450    
    SLICE_X16Y23         FDRE (Setup_fdre_C_D)        0.077    11.527    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         11.527    
                         arrival time                          -7.161    
  -------------------------------------------------------------------
                         slack                                  4.366    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.361ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                            (clock source 'CLK'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][140]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.000ns (0.000%)  route 0.616ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        0.616     0.616    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/TRIGGER_I[140]
    SLICE_X34Y16         SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][140]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.825     0.825    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X34Y16         SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][140]_srl8/CLK
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.035     0.860    
    SLICE_X34Y16         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.977    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][140]_srl8
  -------------------------------------------------------------------
                         required time                         -0.977    
                         arrival time                           0.616    
  -------------------------------------------------------------------
                         slack                                 -0.361    

Slack (VIOLATED) :        -0.191ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                            (clock source 'CLK'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.045ns (5.887%)  route 0.719ns (94.113%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        0.719     0.719    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_trig/U_TM/TRIGGER_I[0]
    SLICE_X17Y11         LUT2 (Prop_lut2_I0_O)        0.045     0.764 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M_i_1/O
                         net (fo=1, routed)           0.000     0.764    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[0]
    SLICE_X17Y11         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.829     0.829    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X17Y11         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.035     0.864    
    SLICE_X17Y11         FDRE (Hold_fdre_C_D)         0.091     0.955    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.955    
                         arrival time                           0.764    
  -------------------------------------------------------------------
                         slack                                 -0.191    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/pid_out_reg[-6]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][86]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.128ns (30.048%)  route 0.298ns (69.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        0.555     0.555    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X26Y30         FDSE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/pid_out_reg[-6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y30         FDSE (Prop_fdse_C_Q)         0.128     0.683 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/pid_out_reg[-6]/Q
                         net (fo=3, routed)           0.298     0.981    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DATA_I[86]
    SLICE_X30Y26         SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][86]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.816     0.816    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X30Y26         SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][86]_srl8/CLK
                         clock pessimism              0.000     0.816    
                         clock uncertainty            0.035     0.851    
    SLICE_X30Y26         SRL16E (Hold_srl16e_CLK_D)
                                                      0.056     0.907    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][86]_srl8
  -------------------------------------------------------------------
                         required time                         -0.907    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/pid_out_reg[-12]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][80]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.128ns (30.038%)  route 0.298ns (69.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        0.554     0.554    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X26Y29         FDSE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/pid_out_reg[-12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y29         FDSE (Prop_fdse_C_Q)         0.128     0.682 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/pid_out_reg[-12]/Q
                         net (fo=3, routed)           0.298     0.980    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DATA_I[80]
    SLICE_X30Y26         SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][80]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.816     0.816    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X30Y26         SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][80]_srl8/CLK
                         clock pessimism              0.000     0.816    
                         clock uncertainty            0.035     0.851    
    SLICE_X30Y26         SRL16E (Hold_srl16e_CLK_D)
                                                      0.049     0.900    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][80]_srl8
  -------------------------------------------------------------------
                         required time                         -0.900    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/pid_out_reg[-16]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][76]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.128ns (28.092%)  route 0.328ns (71.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        0.554     0.554    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X26Y29         FDSE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/pid_out_reg[-16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y29         FDSE (Prop_fdse_C_Q)         0.128     0.682 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/pid_out_reg[-16]/Q
                         net (fo=3, routed)           0.328     1.009    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DATA_I[76]
    SLICE_X30Y20         SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][76]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.820     0.820    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X30Y20         SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][76]_srl8/CLK
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.035     0.855    
    SLICE_X30Y20         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     0.919    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][76]_srl8
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           1.009    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator/PWMOutput_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][5]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.148ns (31.025%)  route 0.329ns (68.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        0.561     0.561    ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator/CLK
    SLICE_X10Y16         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator/PWMOutput_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         FDRE (Prop_fdre_C_Q)         0.148     0.709 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/torqueVectorGenerator/PWMOutput_reg[0][5]/Q
                         net (fo=4, routed)           0.329     1.038    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DATA_I[5]
    SLICE_X6Y14          SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][5]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.829     0.829    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X6Y14          SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][5]_srl8/CLK
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.035     0.864    
    SLICE_X6Y14          SRL16E (Hold_srl16e_CLK_D)
                                                      0.062     0.926    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][5]_srl8
  -------------------------------------------------------------------
                         required time                         -0.926    
                         arrival time                           1.038    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/dposition_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.231ns (42.966%)  route 0.307ns (57.034%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        0.555     0.555    ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/CLK
    SLICE_X14Y30         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/dposition_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y30         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/dposition_reg[5]/Q
                         net (fo=5, routed)           0.193     0.888    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/DFT_dPosition[5]
    SLICE_X15Y28         LUT5 (Prop_lut5_I4_O)        0.045     0.933 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[5]_i_3/O
                         net (fo=1, routed)           0.114     1.047    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[5]_i_3_n_0
    SLICE_X16Y28         LUT6 (Prop_lut6_I5_O)        0.045     1.092 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/ext_slv_reg2[5]_i_1/O
                         net (fo=1, routed)           0.000     1.092    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/D[5]
    SLICE_X16Y28         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.819     0.819    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/S_AXI_ACLK
    SLICE_X16Y28         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[5]/C
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.035     0.854    
    SLICE_X16Y28         FDRE (Hold_fdre_C_D)         0.121     0.975    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4RegistersHandler/ext_slv_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.975    
                         arrival time                           1.092    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/dposition_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][93]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.141ns (25.825%)  route 0.405ns (74.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        0.554     0.554    ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/CLK
    SLICE_X14Y29         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/dposition_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/dposition_reg[0]/Q
                         net (fo=7, routed)           0.405     1.100    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DATA_I[93]
    SLICE_X24Y22         SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][93]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.815     0.815    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X24Y22         SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][93]_srl8/CLK
                         clock pessimism              0.000     0.815    
                         clock uncertainty            0.035     0.850    
    SLICE_X24Y22         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     0.965    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][93]_srl8
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.100    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/pid_out_reg[-17]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][75]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.141ns (24.583%)  route 0.433ns (75.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        0.554     0.554    ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/CLK
    SLICE_X26Y29         FDSE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/pid_out_reg[-17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y29         FDSE (Prop_fdse_C_Q)         0.141     0.695 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/PID_current/pid_out_reg[-17]/Q
                         net (fo=3, routed)           0.433     1.127    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DATA_I[75]
    SLICE_X30Y20         SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][75]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.820     0.820    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X30Y20         SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][75]_srl8/CLK
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.035     0.855    
    SLICE_X30Y20         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     0.963    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][75]_srl8
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/dposition_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][94]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.141ns (24.580%)  route 0.433ns (75.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  ebit_z7010_top_i/SIM_CLK_FOC/U0/gpio_core_1/gpio_io_o[0]_BUFG_inst/O
                         net (fo=7993, routed)        0.554     0.554    ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/CLK
    SLICE_X15Y29         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/dposition_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y29         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  ebit_z7010_top_i/FOC_top_0/U0/FOC/position_checker/dposition_reg[1]/Q
                         net (fo=5, routed)           0.433     1.127    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DATA_I[94]
    SLICE_X24Y22         SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][94]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.815     0.815    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X24Y22         SRL16E                                       r  ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][94]_srl8/CLK
                         clock pessimism              0.000     0.815    
                         clock uncertainty            0.035     0.850    
    SLICE_X24Y22         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.959    ebit_z7010_top_i/FOC_top_0/U0/FOC/ILA_main/U0/ila_core_inst/shifted_data_in_reg[7][94]_srl8
  -------------------------------------------------------------------
                         required time                         -0.959    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                  0.168    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  S_AXI_ACLK

Setup :            0  Failing Endpoints,  Worst Slack        1.992ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.344ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.992ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.982ns  (logic 1.930ns (32.261%)  route 4.052ns (67.739%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -1.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 11.499 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.765     3.073    ebit_z7010_top_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=12, routed)          1.703     6.110    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X19Y37         LUT5 (Prop_lut5_I4_O)        0.124     6.234 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.578     6.812    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_WVALID
    SLICE_X19Y36         LUT4 (Prop_lut4_I3_O)        0.118     6.930 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0[31]_i_2/O
                         net (fo=8, routed)           1.145     8.076    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg_wren__2
    SLICE_X19Y43         LUT4 (Prop_lut4_I0_O)        0.354     8.430 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1[15]_i_1/O
                         net (fo=8, routed)           0.626     9.055    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1[15]_i_1_n_0
    SLICE_X17Y42         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.499    11.499    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X17Y42         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[10]/C
                         clock pessimism              0.115    11.614    
                         clock uncertainty           -0.154    11.460    
    SLICE_X17Y42         FDRE (Setup_fdre_C_CE)      -0.413    11.047    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[10]
  -------------------------------------------------------------------
                         required time                         11.047    
                         arrival time                          -9.055    
  -------------------------------------------------------------------
                         slack                                  1.992    

Slack (MET) :             1.992ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.982ns  (logic 1.930ns (32.261%)  route 4.052ns (67.739%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -1.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 11.499 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.765     3.073    ebit_z7010_top_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=12, routed)          1.703     6.110    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X19Y37         LUT5 (Prop_lut5_I4_O)        0.124     6.234 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.578     6.812    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_WVALID
    SLICE_X19Y36         LUT4 (Prop_lut4_I3_O)        0.118     6.930 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0[31]_i_2/O
                         net (fo=8, routed)           1.145     8.076    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg_wren__2
    SLICE_X19Y43         LUT4 (Prop_lut4_I0_O)        0.354     8.430 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1[15]_i_1/O
                         net (fo=8, routed)           0.626     9.055    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1[15]_i_1_n_0
    SLICE_X17Y42         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.499    11.499    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X17Y42         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[12]/C
                         clock pessimism              0.115    11.614    
                         clock uncertainty           -0.154    11.460    
    SLICE_X17Y42         FDRE (Setup_fdre_C_CE)      -0.413    11.047    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[12]
  -------------------------------------------------------------------
                         required time                         11.047    
                         arrival time                          -9.055    
  -------------------------------------------------------------------
                         slack                                  1.992    

Slack (MET) :             1.992ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.982ns  (logic 1.930ns (32.261%)  route 4.052ns (67.739%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -1.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 11.499 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.765     3.073    ebit_z7010_top_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=12, routed)          1.703     6.110    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X19Y37         LUT5 (Prop_lut5_I4_O)        0.124     6.234 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.578     6.812    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_WVALID
    SLICE_X19Y36         LUT4 (Prop_lut4_I3_O)        0.118     6.930 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0[31]_i_2/O
                         net (fo=8, routed)           1.145     8.076    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg_wren__2
    SLICE_X19Y43         LUT4 (Prop_lut4_I0_O)        0.354     8.430 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1[15]_i_1/O
                         net (fo=8, routed)           0.626     9.055    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1[15]_i_1_n_0
    SLICE_X17Y42         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.499    11.499    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X17Y42         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[14]/C
                         clock pessimism              0.115    11.614    
                         clock uncertainty           -0.154    11.460    
    SLICE_X17Y42         FDRE (Setup_fdre_C_CE)      -0.413    11.047    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[14]
  -------------------------------------------------------------------
                         required time                         11.047    
                         arrival time                          -9.055    
  -------------------------------------------------------------------
                         slack                                  1.992    

Slack (MET) :             1.992ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.982ns  (logic 1.930ns (32.261%)  route 4.052ns (67.739%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -1.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 11.499 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.765     3.073    ebit_z7010_top_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=12, routed)          1.703     6.110    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X19Y37         LUT5 (Prop_lut5_I4_O)        0.124     6.234 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.578     6.812    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_WVALID
    SLICE_X19Y36         LUT4 (Prop_lut4_I3_O)        0.118     6.930 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0[31]_i_2/O
                         net (fo=8, routed)           1.145     8.076    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg_wren__2
    SLICE_X19Y43         LUT4 (Prop_lut4_I0_O)        0.354     8.430 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1[15]_i_1/O
                         net (fo=8, routed)           0.626     9.055    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1[15]_i_1_n_0
    SLICE_X17Y42         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.499    11.499    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X17Y42         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[8]/C
                         clock pessimism              0.115    11.614    
                         clock uncertainty           -0.154    11.460    
    SLICE_X17Y42         FDRE (Setup_fdre_C_CE)      -0.413    11.047    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[8]
  -------------------------------------------------------------------
                         required time                         11.047    
                         arrival time                          -9.055    
  -------------------------------------------------------------------
                         slack                                  1.992    

Slack (MET) :             1.992ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.982ns  (logic 1.930ns (32.261%)  route 4.052ns (67.739%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -1.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 11.499 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.765     3.073    ebit_z7010_top_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=12, routed)          1.703     6.110    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X19Y37         LUT5 (Prop_lut5_I4_O)        0.124     6.234 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.578     6.812    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_WVALID
    SLICE_X19Y36         LUT4 (Prop_lut4_I3_O)        0.118     6.930 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0[31]_i_2/O
                         net (fo=8, routed)           1.145     8.076    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg_wren__2
    SLICE_X19Y43         LUT4 (Prop_lut4_I0_O)        0.354     8.430 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1[15]_i_1/O
                         net (fo=8, routed)           0.626     9.055    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1[15]_i_1_n_0
    SLICE_X17Y42         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.499    11.499    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X17Y42         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[9]/C
                         clock pessimism              0.115    11.614    
                         clock uncertainty           -0.154    11.460    
    SLICE_X17Y42         FDRE (Setup_fdre_C_CE)      -0.413    11.047    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[9]
  -------------------------------------------------------------------
                         required time                         11.047    
                         arrival time                          -9.055    
  -------------------------------------------------------------------
                         slack                                  1.992    

Slack (MET) :             2.080ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.901ns  (logic 1.896ns (32.131%)  route 4.005ns (67.869%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -1.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 11.500 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.765     3.073    ebit_z7010_top_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=12, routed)          1.703     6.110    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X19Y37         LUT5 (Prop_lut5_I4_O)        0.124     6.234 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.578     6.812    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_WVALID
    SLICE_X19Y36         LUT4 (Prop_lut4_I3_O)        0.118     6.930 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0[31]_i_2/O
                         net (fo=8, routed)           1.076     8.006    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg_wren__2
    SLICE_X18Y45         LUT4 (Prop_lut4_I0_O)        0.320     8.326 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1[23]_i_1/O
                         net (fo=8, routed)           0.647     8.974    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1[23]_i_1_n_0
    SLICE_X19Y45         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.500    11.500    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X19Y45         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[19]/C
                         clock pessimism              0.115    11.615    
                         clock uncertainty           -0.154    11.461    
    SLICE_X19Y45         FDRE (Setup_fdre_C_CE)      -0.407    11.054    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[19]
  -------------------------------------------------------------------
                         required time                         11.054    
                         arrival time                          -8.974    
  -------------------------------------------------------------------
                         slack                                  2.080    

Slack (MET) :             2.080ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.901ns  (logic 1.896ns (32.131%)  route 4.005ns (67.869%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -1.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 11.500 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.765     3.073    ebit_z7010_top_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=12, routed)          1.703     6.110    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X19Y37         LUT5 (Prop_lut5_I4_O)        0.124     6.234 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.578     6.812    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_WVALID
    SLICE_X19Y36         LUT4 (Prop_lut4_I3_O)        0.118     6.930 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0[31]_i_2/O
                         net (fo=8, routed)           1.076     8.006    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg_wren__2
    SLICE_X18Y45         LUT4 (Prop_lut4_I0_O)        0.320     8.326 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1[23]_i_1/O
                         net (fo=8, routed)           0.647     8.974    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1[23]_i_1_n_0
    SLICE_X19Y45         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.500    11.500    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X19Y45         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[20]/C
                         clock pessimism              0.115    11.615    
                         clock uncertainty           -0.154    11.461    
    SLICE_X19Y45         FDRE (Setup_fdre_C_CE)      -0.407    11.054    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[20]
  -------------------------------------------------------------------
                         required time                         11.054    
                         arrival time                          -8.974    
  -------------------------------------------------------------------
                         slack                                  2.080    

Slack (MET) :             2.080ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.901ns  (logic 1.896ns (32.131%)  route 4.005ns (67.869%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -1.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 11.500 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.765     3.073    ebit_z7010_top_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=12, routed)          1.703     6.110    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X19Y37         LUT5 (Prop_lut5_I4_O)        0.124     6.234 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.578     6.812    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_WVALID
    SLICE_X19Y36         LUT4 (Prop_lut4_I3_O)        0.118     6.930 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0[31]_i_2/O
                         net (fo=8, routed)           1.076     8.006    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg_wren__2
    SLICE_X18Y45         LUT4 (Prop_lut4_I0_O)        0.320     8.326 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1[23]_i_1/O
                         net (fo=8, routed)           0.647     8.974    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1[23]_i_1_n_0
    SLICE_X19Y45         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.500    11.500    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X19Y45         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[21]/C
                         clock pessimism              0.115    11.615    
                         clock uncertainty           -0.154    11.461    
    SLICE_X19Y45         FDRE (Setup_fdre_C_CE)      -0.407    11.054    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[21]
  -------------------------------------------------------------------
                         required time                         11.054    
                         arrival time                          -8.974    
  -------------------------------------------------------------------
                         slack                                  2.080    

Slack (MET) :             2.098ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.883ns  (logic 1.896ns (32.226%)  route 3.987ns (67.774%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -1.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 11.500 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.765     3.073    ebit_z7010_top_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=12, routed)          1.703     6.110    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X19Y37         LUT5 (Prop_lut5_I4_O)        0.124     6.234 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.578     6.812    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_WVALID
    SLICE_X19Y36         LUT4 (Prop_lut4_I3_O)        0.118     6.930 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0[31]_i_2/O
                         net (fo=8, routed)           1.062     7.992    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg_wren__2
    SLICE_X19Y45         LUT4 (Prop_lut4_I0_O)        0.320     8.312 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1[31]_i_1/O
                         net (fo=8, routed)           0.645     8.956    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1[31]_i_1_n_0
    SLICE_X21Y48         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.500    11.500    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X21Y48         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[24]/C
                         clock pessimism              0.115    11.615    
                         clock uncertainty           -0.154    11.461    
    SLICE_X21Y48         FDRE (Setup_fdre_C_CE)      -0.407    11.054    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[24]
  -------------------------------------------------------------------
                         required time                         11.054    
                         arrival time                          -8.956    
  -------------------------------------------------------------------
                         slack                                  2.098    

Slack (MET) :             2.124ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (S_AXI_ACLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.850ns  (logic 1.930ns (32.990%)  route 3.920ns (67.010%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -1.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 11.499 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.765     3.073    ebit_z7010_top_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=12, routed)          1.703     6.110    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X19Y37         LUT5 (Prop_lut5_I4_O)        0.124     6.234 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.578     6.812    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_WVALID
    SLICE_X19Y36         LUT4 (Prop_lut4_I3_O)        0.118     6.930 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg0[31]_i_2/O
                         net (fo=8, routed)           1.145     8.076    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg_wren__2
    SLICE_X19Y43         LUT4 (Prop_lut4_I0_O)        0.354     8.430 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1[15]_i_1/O
                         net (fo=8, routed)           0.494     8.923    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1[15]_i_1_n_0
    SLICE_X19Y42         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.499    11.499    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X19Y42         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[11]/C
                         clock pessimism              0.115    11.614    
                         clock uncertainty           -0.154    11.460    
    SLICE_X19Y42         FDRE (Setup_fdre_C_CE)      -0.413    11.047    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/slv_reg1_reg[11]
  -------------------------------------------------------------------
                         required time                         11.047    
                         arrival time                          -8.923    
  -------------------------------------------------------------------
                         slack                                  2.124    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.703%)  route 0.127ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        -0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.562     0.903    ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y40         FDRE                                         r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y40         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=2, routed)           0.127     1.170    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/dataRegXADC[12]
    SLICE_X30Y40         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.830     0.830    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/S_AXI_ACLK
    SLICE_X30Y40         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[12]/C
                         clock pessimism             -0.233     0.597    
                         clock uncertainty            0.154     0.751    
    SLICE_X30Y40         FDRE (Hold_fdre_C_D)         0.075     0.826    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.826    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        -0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.562     0.903    ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y42         FDRE                                         r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=2, routed)           0.099     1.143    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/dataRegXADC[11]
    SLICE_X31Y41         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.830     0.830    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/S_AXI_ACLK
    SLICE_X31Y41         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[11]/C
                         clock pessimism             -0.252     0.578    
                         clock uncertainty            0.154     0.732    
    SLICE_X31Y41         FDRE (Hold_fdre_C_D)         0.066     0.798    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.798    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.105%)  route 0.110ns (43.895%))
  Logic Levels:           0  
  Clock Path Skew:        -0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.562     0.903    ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y42         FDRE                                         r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/Q
                         net (fo=2, routed)           0.110     1.154    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/dataRegXADC[9]
    SLICE_X31Y41         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.830     0.830    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/S_AXI_ACLK
    SLICE_X31Y41         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[9]/C
                         clock pessimism             -0.252     0.578    
                         clock uncertainty            0.154     0.732    
    SLICE_X31Y41         FDRE (Hold_fdre_C_D)         0.070     0.802    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.802    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.708%)  route 0.155ns (52.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.562     0.903    ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y42         FDRE                                         r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=2, routed)           0.155     1.198    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/dataRegXADC[14]
    SLICE_X29Y44         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.831     0.831    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/S_AXI_ACLK
    SLICE_X29Y44         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[14]/C
                         clock pessimism             -0.252     0.579    
                         clock uncertainty            0.154     0.733    
    SLICE_X29Y44         FDRE (Hold_fdre_C_D)         0.057     0.790    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.790    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.339%)  route 0.170ns (54.661%))
  Logic Levels:           0  
  Clock Path Skew:        -0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.561     0.901    ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y39         FDRE                                         r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y39         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[10]/Q
                         net (fo=2, routed)           0.170     1.212    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/dataRegXADC[5]
    SLICE_X30Y40         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.830     0.830    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/S_AXI_ACLK
    SLICE_X30Y40         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[5]/C
                         clock pessimism             -0.233     0.597    
                         clock uncertainty            0.154     0.751    
    SLICE_X30Y40         FDRE (Hold_fdre_C_D)         0.053     0.804    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.804    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.644%)  route 0.182ns (56.356%))
  Logic Levels:           0  
  Clock Path Skew:        -0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.561     0.901    ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y39         FDRE                                         r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y39         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=2, routed)           0.182     1.225    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/dataRegXADC[6]
    SLICE_X30Y40         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.830     0.830    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/S_AXI_ACLK
    SLICE_X30Y40         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[6]/C
                         clock pessimism             -0.233     0.597    
                         clock uncertainty            0.154     0.751    
    SLICE_X30Y40         FDRE (Hold_fdre_C_D)         0.064     0.815    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.128ns (46.746%)  route 0.146ns (53.254%))
  Logic Levels:           0  
  Clock Path Skew:        -0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.562     0.903    ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y42         FDRE                                         r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.128     1.031 r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]/Q
                         net (fo=2, routed)           0.146     1.176    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/dataRegXADC[0]
    SLICE_X30Y43         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.831     0.831    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/S_AXI_ACLK
    SLICE_X30Y43         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[0]/C
                         clock pessimism             -0.252     0.579    
                         clock uncertainty            0.154     0.733    
    SLICE_X30Y43         FDRE (Hold_fdre_C_D)         0.031     0.764    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.764    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.086%)  route 0.220ns (60.914%))
  Logic Levels:           0  
  Clock Path Skew:        -0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.562     0.903    ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y40         FDRE                                         r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y40         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=2, routed)           0.220     1.263    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/dataRegXADC[1]
    SLICE_X30Y40         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.830     0.830    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/S_AXI_ACLK
    SLICE_X30Y40         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[1]/C
                         clock pessimism             -0.233     0.597    
                         clock uncertainty            0.154     0.751    
    SLICE_X30Y40         FDRE (Hold_fdre_C_D)         0.076     0.827    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.236%)  route 0.228ns (61.764%))
  Logic Levels:           0  
  Clock Path Skew:        -0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.562     0.903    ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y40         FDRE                                         r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y40         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]/Q
                         net (fo=2, routed)           0.228     1.271    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/dataRegXADC[10]
    SLICE_X31Y41         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.830     0.830    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/S_AXI_ACLK
    SLICE_X31Y41         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[10]/C
                         clock pessimism             -0.233     0.597    
                         clock uncertainty            0.154     0.751    
    SLICE_X31Y41         FDRE (Hold_fdre_C_D)         0.070     0.821    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.821    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             S_AXI_ACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (S_AXI_ACLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.903%)  route 0.210ns (56.097%))
  Logic Levels:           0  
  Clock Path Skew:        -0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.562     0.903    ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y42         FDRE                                         r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDRE (Prop_fdre_C_Q)         0.164     1.067 r  ebit_z7010_top_i/XADC_DATA/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[8]/Q
                         net (fo=2, routed)           0.210     1.276    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/dataRegXADC[7]
    SLICE_X29Y44         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.831     0.831    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/S_AXI_ACLK
    SLICE_X29Y44         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[7]/C
                         clock pessimism             -0.252     0.579    
                         clock uncertainty            0.154     0.733    
    SLICE_X29Y44         FDRE (Hold_fdre_C_D)         0.060     0.793    ebit_z7010_top_i/FOC_top_0/U0/main_regXADC/resultRegXADC_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.793    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.483    





---------------------------------------------------------------------------------------------------
From Clock:  S_AXI_ACLK
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.920ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.920ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_wready_reg/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.270ns  (logic 0.952ns (22.298%)  route 3.318ns (77.702%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        1.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.781ns = ( 12.781 - 10.000 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.669     1.669    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X19Y36         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_wready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y36         FDRE (Prop_fdre_C_Q)         0.456     2.125 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_wready_reg/Q
                         net (fo=4, routed)           0.422     2.547    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_wready[1]
    SLICE_X19Y36         LUT6 (Prop_lut6_I5_O)        0.124     2.671 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_12/O
                         net (fo=1, routed)           0.495     3.166    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_12_n_0
    SLICE_X18Y36         LUT5 (Prop_lut5_I4_O)        0.124     3.290 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_4/O
                         net (fo=2, routed)           0.685     3.975    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[1]_1
    SLICE_X18Y36         LUT6 (Prop_lut6_I2_O)        0.124     4.099 f  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.736     4.835    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready_0_sn_1
    SLICE_X11Y38         LUT5 (Prop_lut5_I4_O)        0.124     4.959 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.980     5.939    ebit_z7010_top_i/processing_system7_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.589    12.781    ebit_z7010_top_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.115    12.896    
                         clock uncertainty           -0.154    12.742    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -0.883    11.859    ebit_z7010_top_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.859    
                         arrival time                          -5.939    
  -------------------------------------------------------------------
                         slack                                  5.920    

Slack (MET) :             6.295ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_bvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.727ns  (logic 1.339ns (28.324%)  route 3.388ns (71.676%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        1.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.668     1.668    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X20Y36         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_bvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y36         FDRE (Prop_fdre_C_Q)         0.518     2.186 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_bvalid_reg/Q
                         net (fo=3, routed)           0.807     2.993    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_bvalid[1]
    SLICE_X17Y35         LUT6 (Prop_lut6_I5_O)        0.124     3.117 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_bvalid[0]_INST_0_i_3/O
                         net (fo=2, routed)           0.887     4.004    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[0]_0
    SLICE_X16Y35         LUT5 (Prop_lut5_I1_O)        0.124     4.128 f  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.622     4.750    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid_0_sn_1
    SLICE_X13Y39         LUT5 (Prop_lut5_I4_O)        0.124     4.874 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           0.613     5.487    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bvalid
    SLICE_X11Y46         LUT4 (Prop_lut4_I0_O)        0.117     5.604 r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r_i_1/O
                         net (fo=3, routed)           0.459     6.063    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake
    SLICE_X11Y47         LUT6 (Prop_lut6_I4_O)        0.332     6.395 r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[0]_i_1/O
                         net (fo=1, routed)           0.000     6.395    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[0]_i_1_n_0
    SLICE_X11Y47         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.508    12.700    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X11Y47         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/C
                         clock pessimism              0.115    12.815    
                         clock uncertainty           -0.154    12.661    
    SLICE_X11Y47         FDRE (Setup_fdre_C_D)        0.029    12.690    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]
  -------------------------------------------------------------------
                         required time                         12.690    
                         arrival time                          -6.395    
  -------------------------------------------------------------------
                         slack                                  6.295    

Slack (MET) :             6.300ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_bvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.724ns  (logic 1.339ns (28.342%)  route 3.385ns (71.658%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        1.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.668     1.668    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X20Y36         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_bvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y36         FDRE (Prop_fdre_C_Q)         0.518     2.186 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_bvalid_reg/Q
                         net (fo=3, routed)           0.807     2.993    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_bvalid[1]
    SLICE_X17Y35         LUT6 (Prop_lut6_I5_O)        0.124     3.117 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_bvalid[0]_INST_0_i_3/O
                         net (fo=2, routed)           0.887     4.004    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[0]_0
    SLICE_X16Y35         LUT5 (Prop_lut5_I1_O)        0.124     4.128 f  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.622     4.750    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid_0_sn_1
    SLICE_X13Y39         LUT5 (Prop_lut5_I4_O)        0.124     4.874 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           0.613     5.487    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bvalid
    SLICE_X11Y46         LUT4 (Prop_lut4_I0_O)        0.117     5.604 r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r_i_1/O
                         net (fo=3, routed)           0.456     6.060    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake
    SLICE_X11Y47         LUT4 (Prop_lut4_I2_O)        0.332     6.392 r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[1]_i_1/O
                         net (fo=1, routed)           0.000     6.392    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[1]_i_1_n_0
    SLICE_X11Y47         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.508    12.700    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X11Y47         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/C
                         clock pessimism              0.115    12.815    
                         clock uncertainty           -0.154    12.661    
    SLICE_X11Y47         FDRE (Setup_fdre_C_D)        0.031    12.692    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         12.692    
                         arrival time                          -6.392    
  -------------------------------------------------------------------
                         slack                                  6.300    

Slack (MET) :             6.436ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_bvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.286ns  (logic 1.007ns (23.494%)  route 3.279ns (76.506%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        1.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.668     1.668    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X20Y36         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_bvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y36         FDRE (Prop_fdre_C_Q)         0.518     2.186 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_bvalid_reg/Q
                         net (fo=3, routed)           0.807     2.993    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_bvalid[1]
    SLICE_X17Y35         LUT6 (Prop_lut6_I5_O)        0.124     3.117 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_bvalid[0]_INST_0_i_3/O
                         net (fo=2, routed)           0.887     4.004    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[0]_0
    SLICE_X16Y35         LUT5 (Prop_lut5_I1_O)        0.124     4.128 f  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.622     4.750    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid_0_sn_1
    SLICE_X13Y39         LUT5 (Prop_lut5_I4_O)        0.124     4.874 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           0.613     5.487    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bvalid
    SLICE_X11Y46         LUT4 (Prop_lut4_I0_O)        0.117     5.604 r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r_i_1/O
                         net (fo=3, routed)           0.350     5.954    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake
    SLICE_X11Y45         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.507    12.699    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X11Y45         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                         clock pessimism              0.115    12.814    
                         clock uncertainty           -0.154    12.660    
    SLICE_X11Y45         FDRE (Setup_fdre_C_D)       -0.270    12.390    ebit_z7010_top_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg
  -------------------------------------------------------------------
                         required time                         12.390    
                         arrival time                          -5.954    
  -------------------------------------------------------------------
                         slack                                  6.436    

Slack (MET) :             6.460ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_bvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.619ns  (logic 1.164ns (25.201%)  route 3.455ns (74.799%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        1.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.668     1.668    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X20Y36         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_bvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y36         FDRE (Prop_fdre_C_Q)         0.518     2.186 f  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_bvalid_reg/Q
                         net (fo=3, routed)           0.807     2.993    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_bvalid[1]
    SLICE_X17Y35         LUT6 (Prop_lut6_I5_O)        0.124     3.117 f  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_bvalid[0]_INST_0_i_3/O
                         net (fo=2, routed)           0.433     3.550    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_bvalid_7_sn_1
    SLICE_X17Y35         LUT5 (Prop_lut5_I4_O)        0.124     3.674 f  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_12/O
                         net (fo=1, routed)           0.517     4.191    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_12_n_0
    SLICE_X16Y35         LUT6 (Prop_lut6_I1_O)        0.124     4.315 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_8/O
                         net (fo=2, routed)           0.805     5.120    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]_inv_1
    SLICE_X16Y36         LUT6 (Prop_lut6_I5_O)        0.124     5.244 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_i_2/O
                         net (fo=2, routed)           0.893     6.137    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_i_2_n_0
    SLICE_X12Y36         LUT3 (Prop_lut3_I2_O)        0.150     6.287 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_i_1/O
                         net (fo=1, routed)           0.000     6.287    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_i_1_n_0
    SLICE_X12Y36         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.502    12.694    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X12Y36         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/C
                         clock pessimism              0.115    12.809    
                         clock uncertainty           -0.154    12.655    
    SLICE_X12Y36         FDRE (Setup_fdre_C_D)        0.092    12.747    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         12.747    
                         arrival time                          -6.287    
  -------------------------------------------------------------------
                         slack                                  6.460    

Slack (MET) :             6.586ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_bvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 1.138ns (25.673%)  route 3.295ns (74.327%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        1.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.668     1.668    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X20Y36         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_bvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y36         FDRE (Prop_fdre_C_Q)         0.518     2.186 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_bvalid_reg/Q
                         net (fo=3, routed)           0.807     2.993    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_bvalid[1]
    SLICE_X17Y35         LUT6 (Prop_lut6_I5_O)        0.124     3.117 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_bvalid[0]_INST_0_i_3/O
                         net (fo=2, routed)           0.433     3.550    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_bvalid_7_sn_1
    SLICE_X17Y35         LUT5 (Prop_lut5_I4_O)        0.124     3.674 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_12/O
                         net (fo=1, routed)           0.517     4.191    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_12_n_0
    SLICE_X16Y35         LUT6 (Prop_lut6_I1_O)        0.124     4.315 f  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_8/O
                         net (fo=2, routed)           0.805     5.120    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]_inv_1
    SLICE_X16Y36         LUT6 (Prop_lut6_I5_O)        0.124     5.244 f  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_i_2/O
                         net (fo=2, routed)           0.733     5.977    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_i_2_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I0_O)        0.124     6.101 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     6.101    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_inv_i_1_n_0
    SLICE_X11Y39         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.505    12.697    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X11Y39         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]_inv/C
                         clock pessimism              0.115    12.812    
                         clock uncertainty           -0.154    12.658    
    SLICE_X11Y39         FDRE (Setup_fdre_C_D)        0.029    12.687    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]_inv
  -------------------------------------------------------------------
                         required time                         12.687    
                         arrival time                          -6.101    
  -------------------------------------------------------------------
                         slack                                  6.586    

Slack (MET) :             6.672ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.227ns  (logic 1.142ns (27.014%)  route 3.085ns (72.986%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        1.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.675     1.675    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X16Y48         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y48         FDRE (Prop_fdre_C_Q)         0.518     2.193 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[27]/Q
                         net (fo=1, routed)           0.796     2.989    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[59]
    SLICE_X16Y48         LUT6 (Prop_lut6_I5_O)        0.124     3.113 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[30]_i_6/O
                         net (fo=1, routed)           1.238     4.351    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[30]_i_6_n_0
    SLICE_X16Y48         LUT4 (Prop_lut4_I0_O)        0.152     4.503 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[30]_i_2/O
                         net (fo=1, routed)           0.449     4.952    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[30]_i_2_n_0
    SLICE_X15Y47         LUT6 (Prop_lut6_I2_O)        0.348     5.300 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[30]_i_1/O
                         net (fo=2, routed)           0.603     5.902    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[30]
    SLICE_X15Y47         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.502    12.694    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X15Y47         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[30]/C
                         clock pessimism              0.115    12.809    
                         clock uncertainty           -0.154    12.655    
    SLICE_X15Y47         FDRE (Setup_fdre_C_D)       -0.081    12.574    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[30]
  -------------------------------------------------------------------
                         required time                         12.574    
                         arrival time                          -5.902    
  -------------------------------------------------------------------
                         slack                                  6.672    

Slack (MET) :             6.889ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_bvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        4.172ns  (logic 1.138ns (27.275%)  route 3.034ns (72.726%))
  Logic Levels:           5  (LUT5=3 LUT6=2)
  Clock Path Skew:        1.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.668     1.668    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X20Y36         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_bvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y36         FDRE (Prop_fdre_C_Q)         0.518     2.186 f  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_bvalid_reg/Q
                         net (fo=3, routed)           0.807     2.993    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_bvalid[1]
    SLICE_X17Y35         LUT6 (Prop_lut6_I5_O)        0.124     3.117 f  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_bvalid[0]_INST_0_i_3/O
                         net (fo=2, routed)           0.433     3.550    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_bvalid_7_sn_1
    SLICE_X17Y35         LUT5 (Prop_lut5_I4_O)        0.124     3.674 f  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_12/O
                         net (fo=1, routed)           0.517     4.191    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_12_n_0
    SLICE_X16Y35         LUT6 (Prop_lut6_I1_O)        0.124     4.315 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_8/O
                         net (fo=2, routed)           0.616     4.931    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]_0
    SLICE_X16Y36         LUT5 (Prop_lut5_I4_O)        0.124     5.055 f  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_3/O
                         net (fo=3, routed)           0.661     5.716    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_3_n_0
    SLICE_X16Y36         LUT5 (Prop_lut5_I4_O)        0.124     5.840 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[0]_i_1/O
                         net (fo=1, routed)           0.000     5.840    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[0]_i_1_n_0
    SLICE_X16Y36         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.495    12.687    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/aclk
    SLICE_X16Y36         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]/C
                         clock pessimism              0.115    12.802    
                         clock uncertainty           -0.154    12.648    
    SLICE_X16Y36         FDRE (Setup_fdre_C_D)        0.081    12.729    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]
  -------------------------------------------------------------------
                         required time                         12.729    
                         arrival time                          -5.840    
  -------------------------------------------------------------------
                         slack                                  6.889    

Slack (MET) :             6.941ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        3.974ns  (logic 0.766ns (19.275%)  route 3.208ns (80.725%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.670     1.670    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X16Y37         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y37         FDRE (Prop_fdre_C_Q)         0.518     2.188 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[2]/Q
                         net (fo=1, routed)           1.856     4.044    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[34]
    SLICE_X21Y38         LUT5 (Prop_lut5_I4_O)        0.124     4.168 f  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[5]_i_4/O
                         net (fo=1, routed)           0.846     5.013    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[5]_i_4_n_0
    SLICE_X21Y38         LUT6 (Prop_lut6_I4_O)        0.124     5.137 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[5]_i_1/O
                         net (fo=2, routed)           0.507     5.644    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[5]
    SLICE_X15Y39         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.499    12.691    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X15Y39         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[5]/C
                         clock pessimism              0.115    12.806    
                         clock uncertainty           -0.154    12.652    
    SLICE_X15Y39         FDRE (Setup_fdre_C_D)       -0.067    12.585    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[5]
  -------------------------------------------------------------------
                         required time                         12.585    
                         arrival time                          -5.644    
  -------------------------------------------------------------------
                         slack                                  6.941    

Slack (MET) :             6.962ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        3.956ns  (logic 1.142ns (28.869%)  route 2.814ns (71.131%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        1.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.675     1.675    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X16Y48         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y48         FDRE (Prop_fdre_C_Q)         0.518     2.193 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[27]/Q
                         net (fo=1, routed)           0.796     2.989    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[59]
    SLICE_X16Y48         LUT6 (Prop_lut6_I5_O)        0.124     3.113 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[30]_i_6/O
                         net (fo=1, routed)           1.238     4.351    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[30]_i_6_n_0
    SLICE_X16Y48         LUT4 (Prop_lut4_I0_O)        0.152     4.503 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[30]_i_2/O
                         net (fo=1, routed)           0.449     4.952    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[30]_i_2_n_0
    SLICE_X15Y47         LUT6 (Prop_lut6_I2_O)        0.348     5.300 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[30]_i_1/O
                         net (fo=2, routed)           0.331     5.631    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[30]
    SLICE_X15Y46         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.501    12.693    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X15Y46         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/C
                         clock pessimism              0.115    12.808    
                         clock uncertainty           -0.154    12.654    
    SLICE_X15Y46         FDRE (Setup_fdre_C_D)       -0.061    12.593    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]
  -------------------------------------------------------------------
                         required time                         12.593    
                         arrival time                          -5.631    
  -------------------------------------------------------------------
                         slack                                  6.962    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        1.938ns  (logic 0.667ns (34.413%)  route 1.271ns (65.587%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        1.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.979ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.497     1.497    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X17Y38         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDRE (Prop_fdre_C_Q)         0.367     1.864 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[4]/Q
                         net (fo=1, routed)           0.791     2.656    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[36]
    SLICE_X20Y39         LUT5 (Prop_lut5_I0_O)        0.100     2.756 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[7]_i_6/O
                         net (fo=1, routed)           0.136     2.892    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[7]_i_6_n_0
    SLICE_X20Y39         LUT6 (Prop_lut6_I5_O)        0.100     2.992 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[7]_i_2/O
                         net (fo=1, routed)           0.344     3.336    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[7]_i_2_n_0
    SLICE_X20Y40         LUT6 (Prop_lut6_I2_O)        0.100     3.436 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[7]_i_1/O
                         net (fo=2, routed)           0.000     3.436    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[7]
    SLICE_X20Y40         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.671     2.979    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X20Y40         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[7]/C
                         clock pessimism             -0.115     2.864    
                         clock uncertainty            0.154     3.019    
    SLICE_X20Y40         FDRE (Hold_fdre_C_D)         0.330     3.349    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.349    
                         arrival time                           3.436    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.231ns (30.483%)  route 0.527ns (69.517%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.563     0.563    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X18Y46         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y46         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[31]/Q
                         net (fo=1, routed)           0.206     0.909    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[63]
    SLICE_X18Y46         LUT6 (Prop_lut6_I2_O)        0.045     0.954 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_3/O
                         net (fo=1, routed)           0.199     1.153    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_3_n_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I2_O)        0.045     1.198 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_2/O
                         net (fo=2, routed)           0.123     1.320    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[34]
    SLICE_X15Y45         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.831     1.201    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X15Y45         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
                         clock pessimism             -0.233     0.968    
                         clock uncertainty            0.154     1.122    
    SLICE_X15Y45         FDRE (Hold_fdre_C_D)         0.070     1.192    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.192    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.231ns (30.403%)  route 0.529ns (69.597%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.563     0.563    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X18Y46         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y46         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[31]/Q
                         net (fo=1, routed)           0.206     0.909    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[63]
    SLICE_X18Y46         LUT6 (Prop_lut6_I2_O)        0.045     0.954 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_3/O
                         net (fo=1, routed)           0.199     1.153    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_3_n_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I2_O)        0.045     1.198 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_2/O
                         net (fo=2, routed)           0.125     1.322    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[34]
    SLICE_X15Y47         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.832     1.202    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X15Y47         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[34]/C
                         clock pessimism             -0.233     0.969    
                         clock uncertainty            0.154     1.123    
    SLICE_X15Y47         FDRE (Hold_fdre_C_D)         0.070     1.193    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.392ns (38.195%)  route 0.634ns (61.805%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.560     0.560    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X21Y46         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[22]/Q
                         net (fo=1, routed)           0.136     0.837    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[54]
    SLICE_X21Y46         LUT6 (Prop_lut6_I5_O)        0.045     0.882 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[25]_i_9/O
                         net (fo=1, routed)           0.251     1.133    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[25]_i_9_n_0
    SLICE_X22Y47         LUT3 (Prop_lut3_I2_O)        0.045     1.178 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[25]_i_7/O
                         net (fo=1, routed)           0.097     1.275    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[25]_i_7_n_0
    SLICE_X22Y47         LUT4 (Prop_lut4_I3_O)        0.049     1.324 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[25]_i_2/O
                         net (fo=1, routed)           0.150     1.474    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[25]_i_2_n_0
    SLICE_X23Y48         LUT6 (Prop_lut6_I2_O)        0.112     1.586 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[25]_i_1/O
                         net (fo=2, routed)           0.000     1.586    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[25]
    SLICE_X23Y48         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.829     1.199    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X23Y48         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[25]/C
                         clock pessimism             -0.005     1.194    
                         clock uncertainty            0.154     1.348    
    SLICE_X23Y48         FDRE (Hold_fdre_C_D)         0.091     1.439    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           1.586    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        1.986ns  (logic 0.567ns (28.557%)  route 1.419ns (71.443%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.984ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.499     1.499    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X17Y41         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y41         FDRE (Prop_fdre_C_Q)         0.367     1.866 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[14]/Q
                         net (fo=1, routed)           0.662     2.529    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[46]
    SLICE_X16Y41         LUT6 (Prop_lut6_I2_O)        0.100     2.629 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[17]_i_2/O
                         net (fo=1, routed)           0.756     3.385    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[17]_i_2_n_0
    SLICE_X15Y44         LUT6 (Prop_lut6_I2_O)        0.100     3.485 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[17]_i_1/O
                         net (fo=2, routed)           0.000     3.485    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[17]
    SLICE_X15Y44         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.676     2.984    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X15Y44         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[17]/C
                         clock pessimism             -0.115     2.869    
                         clock uncertainty            0.154     3.024    
    SLICE_X15Y44         FDRE (Hold_fdre_C_D)         0.269     3.293    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[17]
  -------------------------------------------------------------------
                         required time                         -3.293    
                         arrival time                           3.485    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.280ns (30.627%)  route 0.634ns (69.373%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.561     0.561    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X21Y49         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[24]/Q
                         net (fo=1, routed)           0.160     0.862    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[56]
    SLICE_X22Y49         LUT6 (Prop_lut6_I5_O)        0.045     0.907 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[27]_i_5/O
                         net (fo=1, routed)           0.191     1.098    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[27]_i_5_n_0
    SLICE_X22Y48         LUT6 (Prop_lut6_I3_O)        0.045     1.143 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[27]_i_1/O
                         net (fo=2, routed)           0.283     1.426    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[27]_i_1_n_0
    SLICE_X16Y47         LUT3 (Prop_lut3_I0_O)        0.049     1.475 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[27]_i_1/O
                         net (fo=1, routed)           0.000     1.475    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[27]
    SLICE_X16Y47         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.832     1.202    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X16Y47         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/C
                         clock pessimism             -0.233     0.969    
                         clock uncertainty            0.154     1.123    
    SLICE_X16Y47         FDRE (Hold_fdre_C_D)         0.131     1.254    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.277ns (29.990%)  route 0.647ns (70.010%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.560     0.560    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X21Y46         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[18]/Q
                         net (fo=1, routed)           0.212     0.913    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[50]
    SLICE_X21Y47         LUT6 (Prop_lut6_I0_O)        0.045     0.958 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[21]_i_5/O
                         net (fo=1, routed)           0.221     1.179    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[21]_i_5_n_0
    SLICE_X20Y47         LUT6 (Prop_lut6_I3_O)        0.045     1.224 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[21]_i_1/O
                         net (fo=2, routed)           0.214     1.437    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[21]_i_1_n_0
    SLICE_X16Y47         LUT3 (Prop_lut3_I0_O)        0.046     1.483 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[21]_i_1/O
                         net (fo=1, routed)           0.000     1.483    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[21]
    SLICE_X16Y47         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.832     1.202    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X16Y47         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/C
                         clock pessimism             -0.233     0.969    
                         clock uncertainty            0.154     1.123    
    SLICE_X16Y47         FDRE (Hold_fdre_C_D)         0.131     1.254    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.483    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.231ns (27.106%)  route 0.621ns (72.894%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.561     0.561    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X17Y38         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[6]/Q
                         net (fo=1, routed)           0.157     0.859    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[38]
    SLICE_X19Y40         LUT6 (Prop_lut6_I0_O)        0.045     0.904 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[9]_i_5/O
                         net (fo=1, routed)           0.301     1.205    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[9]_i_5_n_0
    SLICE_X18Y40         LUT6 (Prop_lut6_I3_O)        0.045     1.250 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[9]_i_1/O
                         net (fo=2, routed)           0.163     1.413    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[9]_i_1_n_0
    SLICE_X16Y38         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.829     1.199    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X16Y38         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[9]/C
                         clock pessimism             -0.255     0.944    
                         clock uncertainty            0.154     1.098    
    SLICE_X16Y38         FDRE (Hold_fdre_C_D)         0.052     1.150    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.413    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.934ns  (logic 0.280ns (29.983%)  route 0.654ns (70.017%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.561     0.561    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X17Y38         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[6]/Q
                         net (fo=1, routed)           0.157     0.859    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[38]
    SLICE_X19Y40         LUT6 (Prop_lut6_I0_O)        0.045     0.904 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[9]_i_5/O
                         net (fo=1, routed)           0.301     1.205    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[9]_i_5_n_0
    SLICE_X18Y40         LUT6 (Prop_lut6_I3_O)        0.045     1.250 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[9]_i_1/O
                         net (fo=2, routed)           0.196     1.445    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[9]_i_1_n_0
    SLICE_X15Y39         LUT3 (Prop_lut3_I0_O)        0.049     1.494 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[9]_i_1/O
                         net (fo=1, routed)           0.000     1.494    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[9]
    SLICE_X15Y39         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.829     1.199    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X15Y39         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
                         clock pessimism             -0.233     0.966    
                         clock uncertainty            0.154     1.120    
    SLICE_X15Y39         FDRE (Hold_fdre_C_D)         0.107     1.227    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.494    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by S_AXI_ACLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - S_AXI_ACLK rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.276ns (30.019%)  route 0.643ns (69.981%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.404ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock S_AXI_ACLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.564     0.564    ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/S_AXI_ACLK
    SLICE_X18Y49         FDRE                                         r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  ebit_z7010_top_i/FOC_top_0/U0/main_AXI4/axi_rdata_reg[29]/Q
                         net (fo=1, routed)           0.282     0.987    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[61]
    SLICE_X20Y48         LUT6 (Prop_lut6_I0_O)        0.045     1.032 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]_i_4/O
                         net (fo=1, routed)           0.198     1.229    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]_i_4_n_0
    SLICE_X19Y48         LUT6 (Prop_lut6_I2_O)        0.045     1.274 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]_i_1/O
                         net (fo=2, routed)           0.164     1.438    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]_i_1_n_0
    SLICE_X15Y46         LUT3 (Prop_lut3_I0_O)        0.045     1.483 r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[32]_i_1/O
                         net (fo=1, routed)           0.000     1.483    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]
    SLICE_X15Y46         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.831     1.201    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X15Y46         FDRE                                         r  ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/C
                         clock pessimism             -0.233     0.968    
                         clock uncertainty            0.154     1.122    
    SLICE_X15Y46         FDRE (Hold_fdre_C_D)         0.091     1.213    ebit_z7010_top_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.483    
  -------------------------------------------------------------------
                         slack                                  0.270    





---------------------------------------------------------------------------------------------------
From Clock:  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       78.583ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.583ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        1.324ns  (logic 0.456ns (34.449%)  route 0.868ns (65.551%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y8                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X41Y8          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.868     1.324    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X41Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X41Y7          FDCE (Setup_fdce_C_D)       -0.093    79.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         79.907    
                         arrival time                          -1.324    
  -------------------------------------------------------------------
                         slack                                 78.583    

Slack (MET) :             78.683ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        1.222ns  (logic 0.456ns (37.302%)  route 0.766ns (62.698%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y11                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X37Y11         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.766     1.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X36Y11         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X36Y11         FDCE (Setup_fdce_C_D)       -0.095    79.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         79.905    
                         arrival time                          -1.222    
  -------------------------------------------------------------------
                         slack                                 78.683    

Slack (MET) :             78.729ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        1.003ns  (logic 0.419ns (41.767%)  route 0.584ns (58.233%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y9                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X40Y9          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.584     1.003    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X40Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X40Y7          FDCE (Setup_fdce_C_D)       -0.268    79.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         79.732    
                         arrival time                          -1.003    
  -------------------------------------------------------------------
                         slack                                 78.729    

Slack (MET) :             78.746ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        1.038ns  (logic 0.419ns (40.348%)  route 0.619ns (59.652%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y11                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X35Y11         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.619     1.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X34Y11         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X34Y11         FDCE (Setup_fdce_C_D)       -0.216    79.784    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         79.784    
                         arrival time                          -1.038    
  -------------------------------------------------------------------
                         slack                                 78.746    

Slack (MET) :             78.900ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        1.005ns  (logic 0.456ns (45.379%)  route 0.549ns (54.621%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y12                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X36Y12         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.549     1.005    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X35Y12         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X35Y12         FDCE (Setup_fdce_C_D)       -0.095    79.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         79.905    
                         arrival time                          -1.005    
  -------------------------------------------------------------------
                         slack                                 78.900    

Slack (MET) :             78.909ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        1.044ns  (logic 0.456ns (43.670%)  route 0.588ns (56.330%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y11                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X35Y11         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.588     1.044    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X34Y11         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X34Y11         FDCE (Setup_fdce_C_D)       -0.047    79.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         79.953    
                         arrival time                          -1.044    
  -------------------------------------------------------------------
                         slack                                 78.909    

Slack (MET) :             79.001ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        0.904ns  (logic 0.456ns (50.428%)  route 0.448ns (49.572%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y8                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X40Y8          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.448     0.904    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X40Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X40Y7          FDCE (Setup_fdce_C_D)       -0.095    79.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         79.905    
                         arrival time                          -0.904    
  -------------------------------------------------------------------
                         slack                                 79.001    

Slack (MET) :             79.013ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        0.892ns  (logic 0.456ns (51.103%)  route 0.436ns (48.897%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y8                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X41Y8          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.436     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X41Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X41Y7          FDCE (Setup_fdce_C_D)       -0.095    79.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         79.905    
                         arrival time                          -0.892    
  -------------------------------------------------------------------
                         slack                                 79.013    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q

Setup :            0  Failing Endpoints,  Worst Slack        8.524ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.524ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.373ns  (logic 0.518ns (37.740%)  route 0.855ns (62.260%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y11                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X34Y11         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.855     1.373    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X37Y11         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X37Y11         FDCE (Setup_fdce_C_D)       -0.103     9.897    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.897    
                         arrival time                          -1.373    
  -------------------------------------------------------------------
                         slack                                  8.524    

Slack (MET) :             8.533ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.200ns  (logic 0.478ns (39.817%)  route 0.722ns (60.183%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y11                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X34Y11         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.722     1.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X35Y11         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X35Y11         FDCE (Setup_fdce_C_D)       -0.267     9.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.733    
                         arrival time                          -1.200    
  -------------------------------------------------------------------
                         slack                                  8.533    

Slack (MET) :             8.661ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.246ns  (logic 0.518ns (41.561%)  route 0.728ns (58.439%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y11                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X34Y11         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.728     1.246    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X35Y11         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X35Y11         FDCE (Setup_fdce_C_D)       -0.093     9.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.246    
  -------------------------------------------------------------------
                         slack                                  8.661    

Slack (MET) :             8.675ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.055ns  (logic 0.419ns (39.734%)  route 0.636ns (60.266%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y7                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X39Y7          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.636     1.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X40Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X40Y8          FDCE (Setup_fdce_C_D)       -0.270     9.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.730    
                         arrival time                          -1.055    
  -------------------------------------------------------------------
                         slack                                  8.675    

Slack (MET) :             8.765ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.132ns  (logic 0.456ns (40.271%)  route 0.676ns (59.729%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y12                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X35Y12         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.676     1.132    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X36Y12         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X36Y12         FDCE (Setup_fdce_C_D)       -0.103     9.897    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.897    
                         arrival time                          -1.132    
  -------------------------------------------------------------------
                         slack                                  8.765    

Slack (MET) :             8.800ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.105ns  (logic 0.456ns (41.285%)  route 0.649ns (58.715%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y7                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X39Y7          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.649     1.105    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X41Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X41Y8          FDCE (Setup_fdce_C_D)       -0.095     9.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.105    
  -------------------------------------------------------------------
                         slack                                  8.800    

Slack (MET) :             8.871ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.861ns  (logic 0.419ns (48.692%)  route 0.442ns (51.308%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y7                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X40Y7          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.442     0.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X40Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X40Y8          FDCE (Setup_fdce_C_D)       -0.268     9.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -0.861    
  -------------------------------------------------------------------
                         slack                                  8.871    

Slack (MET) :             8.959ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.948ns  (logic 0.456ns (48.117%)  route 0.492ns (51.883%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y7                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X40Y7          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.492     0.948    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X40Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X40Y8          FDCE (Setup_fdce_C_D)       -0.093     9.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -0.948    
  -------------------------------------------------------------------
                         slack                                  8.959    

Slack (MET) :             38.289ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.742ns  (logic 0.580ns (33.299%)  route 1.162ns (66.701%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5                                       0.000     0.000 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/C
    SLICE_X39Y5          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/Q
                         net (fo=5, routed)           1.162     1.618    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tdi
    SLICE_X40Y1          LUT2 (Prop_lut2_I1_O)        0.124     1.742 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/bscanid[31]_i_2/O
                         net (fo=1, routed)           0.000     1.742    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/bscanid[31]_i_2_n_0
    SLICE_X40Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X40Y1          FDRE (Setup_fdre_C_D)        0.031    40.031    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/bscanid_reg[31]
  -------------------------------------------------------------------
                         required time                         40.031    
                         arrival time                          -1.742    
  -------------------------------------------------------------------
                         slack                                 38.289    

Slack (MET) :             38.594ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.437ns  (logic 0.580ns (40.366%)  route 0.857ns (59.634%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5                                       0.000     0.000 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/C
    SLICE_X39Y5          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/Q
                         net (fo=5, routed)           0.857     1.313    dbg_hub/inst/BSCANID.u_xsdbm_id/TDI
    SLICE_X33Y1          LUT4 (Prop_lut4_I3_O)        0.124     1.437 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscanid[31]_i_1/O
                         net (fo=1, routed)           0.000     1.437    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[31]
    SLICE_X33Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X33Y1          FDRE (Setup_fdre_C_D)        0.031    40.031    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscanid_reg[31]
  -------------------------------------------------------------------
                         required time                         40.031    
                         arrival time                          -1.437    
  -------------------------------------------------------------------
                         slack                                 38.594    





---------------------------------------------------------------------------------------------------
From Clock:  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
  To Clock:  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q

Setup :            0  Failing Endpoints,  Worst Slack       35.988ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.337ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.988ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        3.522ns  (logic 0.730ns (20.727%)  route 2.792ns (79.273%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.503ns = ( 85.503 - 80.000 ) 
    Source Clock Delay      (SCD):    6.381ns = ( 46.381 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.673    42.981    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.518    43.499 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.568    44.067    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    44.168 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.754    45.922    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y5          FDRE (Prop_fdre_C_Q)         0.459    46.381 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.649    47.030    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X39Y5          LUT2 (Prop_lut2_I1_O)        0.124    47.154 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           0.777    47.930    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X39Y4          LUT3 (Prop_lut3_I2_O)        0.150    48.080 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[2]_i_3/O
                         net (fo=3, routed)           0.545    48.626    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[2]_i_3_n_0
    SLICE_X38Y4          LUT6 (Prop_lut6_I4_O)        0.332    48.958 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.821    49.779    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X38Y2          LUT6 (Prop_lut6_I5_O)        0.124    49.903 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    49.903    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X38Y2          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.499    82.691    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.418    83.109 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.502    83.611    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.702 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.835    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.926 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.576    85.503    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X38Y2          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.466    85.968    
                         clock uncertainty           -0.154    85.814    
    SLICE_X38Y2          FDRE (Setup_fdre_C_D)        0.077    85.891    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         85.891    
                         arrival time                         -49.903    
  -------------------------------------------------------------------
                         slack                                 35.988    

Slack (MET) :             36.837ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        2.626ns  (logic 0.372ns (14.167%)  route 2.254ns (85.833%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.503ns = ( 85.503 - 80.000 ) 
    Source Clock Delay      (SCD):    6.381ns = ( 46.381 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.673    42.981    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.518    43.499 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.568    44.067    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    44.168 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.754    45.922    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y5          FDRE (Prop_fdre_C_Q)         0.459    46.381 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.649    47.030    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X39Y5          LUT2 (Prop_lut2_I1_O)        0.124    47.154 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           0.705    47.859    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X38Y5          LUT5 (Prop_lut5_I4_O)        0.124    47.983 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.900    48.883    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X40Y4          LUT3 (Prop_lut3_I1_O)        0.124    49.007 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    49.007    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X40Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.499    82.691    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.418    83.109 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.502    83.611    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.702 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.835    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.926 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.576    85.503    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X40Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.466    85.968    
                         clock uncertainty           -0.154    85.814    
    SLICE_X40Y4          FDRE (Setup_fdre_C_D)        0.029    85.843    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         85.843    
                         arrival time                         -49.007    
  -------------------------------------------------------------------
                         slack                                 36.837    

Slack (MET) :             36.846ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        2.617ns  (logic 0.372ns (14.217%)  route 2.245ns (85.783%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.503ns = ( 85.503 - 80.000 ) 
    Source Clock Delay      (SCD):    6.381ns = ( 46.381 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.673    42.981    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.518    43.499 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.568    44.067    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    44.168 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.754    45.922    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y5          FDRE (Prop_fdre_C_Q)         0.459    46.381 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.649    47.030    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X39Y5          LUT2 (Prop_lut2_I1_O)        0.124    47.154 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           0.705    47.859    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X38Y5          LUT5 (Prop_lut5_I4_O)        0.124    47.983 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.891    48.874    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X41Y4          LUT3 (Prop_lut3_I1_O)        0.124    48.998 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    48.998    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X41Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.499    82.691    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.418    83.109 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.502    83.611    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.702 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.835    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.926 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.576    85.503    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X41Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.466    85.968    
                         clock uncertainty           -0.154    85.814    
    SLICE_X41Y4          FDRE (Setup_fdre_C_D)        0.029    85.843    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         85.843    
                         arrival time                         -48.998    
  -------------------------------------------------------------------
                         slack                                 36.846    

Slack (MET) :             36.846ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        2.619ns  (logic 0.372ns (14.206%)  route 2.247ns (85.794%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.503ns = ( 85.503 - 80.000 ) 
    Source Clock Delay      (SCD):    6.381ns = ( 46.381 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.673    42.981    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.518    43.499 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.568    44.067    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    44.168 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.754    45.922    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y5          FDRE (Prop_fdre_C_Q)         0.459    46.381 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.649    47.030    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X39Y5          LUT2 (Prop_lut2_I1_O)        0.124    47.154 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           0.705    47.859    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X38Y5          LUT5 (Prop_lut5_I4_O)        0.124    47.983 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.893    48.876    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X40Y4          LUT3 (Prop_lut3_I1_O)        0.124    49.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    49.000    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X40Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.499    82.691    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.418    83.109 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.502    83.611    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.702 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.835    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.926 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.576    85.503    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X40Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.466    85.968    
                         clock uncertainty           -0.154    85.814    
    SLICE_X40Y4          FDRE (Setup_fdre_C_D)        0.031    85.845    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         85.845    
                         arrival time                         -49.000    
  -------------------------------------------------------------------
                         slack                                 36.846    

Slack (MET) :             36.857ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        2.652ns  (logic 0.606ns (22.852%)  route 2.046ns (77.148%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.502ns = ( 85.502 - 80.000 ) 
    Source Clock Delay      (SCD):    6.381ns = ( 46.381 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.673    42.981    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.518    43.499 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.568    44.067    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    44.168 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.754    45.922    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y5          FDRE (Prop_fdre_C_Q)         0.459    46.381 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.649    47.030    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X39Y5          LUT2 (Prop_lut2_I1_O)        0.124    47.154 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           0.777    47.930    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X39Y4          LUT3 (Prop_lut3_I2_O)        0.150    48.080 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[2]_i_3/O
                         net (fo=3, routed)           0.620    48.701    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[2]_i_3_n_0
    SLICE_X38Y5          LUT6 (Prop_lut6_I3_O)        0.332    49.033 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    49.033    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X38Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.499    82.691    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.418    83.109 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.502    83.611    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.702 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.835    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.926 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.575    85.502    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X38Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.466    85.967    
                         clock uncertainty           -0.154    85.813    
    SLICE_X38Y5          FDRE (Setup_fdre_C_D)        0.077    85.890    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         85.890    
                         arrival time                         -49.033    
  -------------------------------------------------------------------
                         slack                                 36.857    

Slack (MET) :             36.864ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        2.649ns  (logic 0.606ns (22.878%)  route 2.043ns (77.122%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.502ns = ( 85.502 - 80.000 ) 
    Source Clock Delay      (SCD):    6.381ns = ( 46.381 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.673    42.981    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.518    43.499 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.568    44.067    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    44.168 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.754    45.922    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y5          FDRE (Prop_fdre_C_Q)         0.459    46.381 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.649    47.030    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X39Y5          LUT2 (Prop_lut2_I1_O)        0.124    47.154 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           0.777    47.930    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X39Y4          LUT3 (Prop_lut3_I2_O)        0.150    48.080 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[2]_i_3/O
                         net (fo=3, routed)           0.617    48.698    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[2]_i_3_n_0
    SLICE_X38Y5          LUT6 (Prop_lut6_I3_O)        0.332    49.030 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    49.030    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X38Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.499    82.691    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.418    83.109 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.502    83.611    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.702 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.835    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.926 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.575    85.502    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X38Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.466    85.967    
                         clock uncertainty           -0.154    85.813    
    SLICE_X38Y5          FDRE (Setup_fdre_C_D)        0.081    85.894    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         85.894    
                         arrival time                         -49.030    
  -------------------------------------------------------------------
                         slack                                 36.864    

Slack (MET) :             36.906ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        2.555ns  (logic 0.372ns (14.559%)  route 2.183ns (85.441%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.502ns = ( 85.502 - 80.000 ) 
    Source Clock Delay      (SCD):    6.381ns = ( 46.381 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.673    42.981    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.518    43.499 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.568    44.067    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    44.168 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.754    45.922    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y5          FDRE (Prop_fdre_C_Q)         0.459    46.381 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.649    47.030    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X39Y5          LUT2 (Prop_lut2_I1_O)        0.124    47.154 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           0.705    47.859    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X38Y5          LUT5 (Prop_lut5_I4_O)        0.124    47.983 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.829    48.812    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X39Y6          LUT3 (Prop_lut3_I1_O)        0.124    48.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000    48.936    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X39Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.499    82.691    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.418    83.109 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.502    83.611    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.702 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.835    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.926 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.575    85.502    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X39Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.466    85.967    
                         clock uncertainty           -0.154    85.813    
    SLICE_X39Y6          FDRE (Setup_fdre_C_D)        0.029    85.842    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         85.842    
                         arrival time                         -48.936    
  -------------------------------------------------------------------
                         slack                                 36.906    

Slack (MET) :             37.011ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        2.453ns  (logic 0.372ns (15.163%)  route 2.081ns (84.837%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.503ns = ( 85.503 - 80.000 ) 
    Source Clock Delay      (SCD):    6.381ns = ( 46.381 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.673    42.981    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.518    43.499 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.568    44.067    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    44.168 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.754    45.922    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y5          FDRE (Prop_fdre_C_Q)         0.459    46.381 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.649    47.030    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X39Y5          LUT2 (Prop_lut2_I1_O)        0.124    47.154 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           0.705    47.859    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X38Y5          LUT5 (Prop_lut5_I4_O)        0.124    47.983 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.727    48.710    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X40Y4          LUT3 (Prop_lut3_I1_O)        0.124    48.834 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000    48.834    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X40Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.499    82.691    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.418    83.109 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.502    83.611    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.702 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.835    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.926 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.576    85.503    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X40Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.466    85.968    
                         clock uncertainty           -0.154    85.814    
    SLICE_X40Y4          FDRE (Setup_fdre_C_D)        0.031    85.845    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         85.845    
                         arrival time                         -48.834    
  -------------------------------------------------------------------
                         slack                                 37.011    

Slack (MET) :             37.239ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        2.226ns  (logic 0.372ns (16.708%)  route 1.854ns (83.292%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.503ns = ( 85.503 - 80.000 ) 
    Source Clock Delay      (SCD):    6.381ns = ( 46.381 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.673    42.981    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.518    43.499 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.568    44.067    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    44.168 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.754    45.922    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y5          FDRE (Prop_fdre_C_Q)         0.459    46.381 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.649    47.030    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X39Y5          LUT2 (Prop_lut2_I1_O)        0.124    47.154 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           0.705    47.859    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X38Y5          LUT5 (Prop_lut5_I4_O)        0.124    47.983 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.501    48.483    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X40Y4          LUT3 (Prop_lut3_I1_O)        0.124    48.607 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000    48.607    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X40Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.499    82.691    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.418    83.109 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.502    83.611    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.702 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.835    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.926 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.576    85.503    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X40Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.466    85.968    
                         clock uncertainty           -0.154    85.814    
    SLICE_X40Y4          FDRE (Setup_fdre_C_D)        0.032    85.846    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         85.846    
                         arrival time                         -48.607    
  -------------------------------------------------------------------
                         slack                                 37.239    

Slack (MET) :             37.731ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        1.730ns  (logic 0.248ns (14.336%)  route 1.482ns (85.664%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.502ns = ( 85.502 - 80.000 ) 
    Source Clock Delay      (SCD):    6.381ns = ( 46.381 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.673    42.981    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.518    43.499 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.568    44.067    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    44.168 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.754    45.922    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y5          FDRE (Prop_fdre_C_Q)         0.459    46.381 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.649    47.030    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X39Y5          LUT2 (Prop_lut2_I1_O)        0.124    47.154 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           0.833    47.987    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg_0
    SLICE_X37Y5          LUT3 (Prop_lut3_I1_O)        0.124    48.111 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_i_1/O
                         net (fo=1, routed)           0.000    48.111    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_i_1_n_0
    SLICE_X37Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.499    82.691    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.418    83.109 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.502    83.611    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.702 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.835    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.926 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.575    85.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X37Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                         clock pessimism              0.466    85.967    
                         clock uncertainty           -0.154    85.813    
    SLICE_X37Y5          FDRE (Setup_fdre_C_D)        0.029    85.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         85.842    
                         arrival time                         -48.111    
  -------------------------------------------------------------------
                         slack                                 37.731    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.090ns (14.731%)  route 0.521ns (85.269%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.584ns
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.164     1.065 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.206     1.270    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.296 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.592     1.888    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y5          FDRE (Prop_fdre_C_Q)         0.146     2.034 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.220     2.254    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X39Y5          LUT2 (Prop_lut2_I1_O)        0.045     2.299 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           0.301     2.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg_0
    SLICE_X37Y5          LUT3 (Prop_lut3_I1_O)        0.045     2.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_i_1/O
                         net (fo=1, routed)           0.000     2.645    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_i_1_n_0
    SLICE_X37Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.830     1.200    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.204     1.404 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.230     1.634    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.663 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.696    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.725 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.859     2.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X37Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                         clock pessimism             -0.367     2.217    
    SLICE_X37Y5          FDRE (Hold_fdre_C_D)         0.091     2.308    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         -2.308    
                         arrival time                           2.645    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.135ns (20.215%)  route 0.533ns (79.785%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.584ns
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.164     1.065 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.206     1.270    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.296 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.592     1.888    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y5          FDRE (Prop_fdre_C_Q)         0.146     2.034 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.220     2.254    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X39Y5          LUT2 (Prop_lut2_I1_O)        0.045     2.299 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           0.257     2.556    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X38Y5          LUT6 (Prop_lut6_I3_O)        0.045     2.601 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.056     2.657    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X38Y5          LUT6 (Prop_lut6_I0_O)        0.045     2.702 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     2.702    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X38Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.830     1.200    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.204     1.404 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.230     1.634    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.663 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.696    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.725 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.859     2.584    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X38Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[0]/C
                         clock pessimism             -0.367     2.217    
    SLICE_X38Y5          FDRE (Hold_fdre_C_D)         0.120     2.337    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.337    
                         arrival time                           2.702    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.135ns (16.929%)  route 0.662ns (83.071%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.586ns
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.164     1.065 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.206     1.270    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.296 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.592     1.888    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y5          FDRE (Prop_fdre_C_Q)         0.146     2.034 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.220     2.254    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X39Y5          LUT2 (Prop_lut2_I1_O)        0.045     2.299 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           0.226     2.525    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X38Y5          LUT5 (Prop_lut5_I4_O)        0.045     2.570 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.217     2.787    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X40Y4          LUT3 (Prop_lut3_I1_O)        0.045     2.832 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     2.832    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X40Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.830     1.200    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.204     1.404 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.230     1.634    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.663 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.696    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.725 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.861     2.586    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X40Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism             -0.367     2.219    
    SLICE_X40Y4          FDRE (Hold_fdre_C_D)         0.092     2.311    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.311    
                         arrival time                           2.832    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.135ns (16.283%)  route 0.694ns (83.717%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.584ns
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.164     1.065 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.206     1.270    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.296 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.592     1.888    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y5          FDRE (Prop_fdre_C_Q)         0.146     2.034 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.220     2.254    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X39Y5          LUT2 (Prop_lut2_I1_O)        0.045     2.299 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           0.226     2.525    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X38Y5          LUT5 (Prop_lut5_I4_O)        0.045     2.570 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.248     2.818    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X38Y5          LUT6 (Prop_lut6_I2_O)        0.045     2.863 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     2.863    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X38Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.830     1.200    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.204     1.404 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.230     1.634    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.663 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.696    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.725 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.859     2.584    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X38Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[2]/C
                         clock pessimism             -0.367     2.217    
    SLICE_X38Y5          FDRE (Hold_fdre_C_D)         0.121     2.338    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.338    
                         arrival time                           2.863    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.135ns (15.636%)  route 0.728ns (84.364%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.586ns
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.164     1.065 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.206     1.270    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.296 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.592     1.888    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y5          FDRE (Prop_fdre_C_Q)         0.146     2.034 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.220     2.254    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X39Y5          LUT2 (Prop_lut2_I1_O)        0.045     2.299 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           0.226     2.525    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X38Y5          LUT5 (Prop_lut5_I4_O)        0.045     2.570 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.282     2.852    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X40Y4          LUT3 (Prop_lut3_I1_O)        0.045     2.897 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     2.897    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X40Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.830     1.200    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.204     1.404 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.230     1.634    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.663 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.696    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.725 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.861     2.586    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X40Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism             -0.367     2.219    
    SLICE_X40Y4          FDRE (Hold_fdre_C_D)         0.092     2.311    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.311    
                         arrival time                           2.897    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.135ns (15.321%)  route 0.746ns (84.679%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.584ns
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.164     1.065 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.206     1.270    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.296 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.592     1.888    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y5          FDRE (Prop_fdre_C_Q)         0.146     2.034 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.220     2.254    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X39Y5          LUT2 (Prop_lut2_I1_O)        0.045     2.299 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           0.226     2.525    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X38Y5          LUT5 (Prop_lut5_I4_O)        0.045     2.570 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.300     2.870    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X39Y6          LUT3 (Prop_lut3_I1_O)        0.045     2.915 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     2.915    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X39Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.830     1.200    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.204     1.404 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.230     1.634    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.663 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.696    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.725 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.859     2.584    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X39Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism             -0.367     2.217    
    SLICE_X39Y6          FDRE (Hold_fdre_C_D)         0.091     2.308    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.308    
                         arrival time                           2.915    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        0.923ns  (logic 0.135ns (14.633%)  route 0.788ns (85.367%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.586ns
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.164     1.065 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.206     1.270    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.296 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.592     1.888    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y5          FDRE (Prop_fdre_C_Q)         0.146     2.034 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.220     2.254    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X39Y5          LUT2 (Prop_lut2_I1_O)        0.045     2.299 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           0.226     2.525    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X38Y5          LUT5 (Prop_lut5_I4_O)        0.045     2.570 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.342     2.912    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X40Y4          LUT3 (Prop_lut3_I1_O)        0.045     2.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     2.957    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X40Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.830     1.200    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.204     1.404 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.230     1.634    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.663 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.696    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.725 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.861     2.586    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X40Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism             -0.367     2.219    
    SLICE_X40Y4          FDRE (Hold_fdre_C_D)         0.092     2.311    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.311    
                         arrival time                           2.957    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.647ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.135ns (14.617%)  route 0.789ns (85.382%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.586ns
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.164     1.065 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.206     1.270    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.296 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.592     1.888    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y5          FDRE (Prop_fdre_C_Q)         0.146     2.034 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.220     2.254    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X39Y5          LUT2 (Prop_lut2_I1_O)        0.045     2.299 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           0.226     2.525    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X38Y5          LUT5 (Prop_lut5_I4_O)        0.045     2.570 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.343     2.913    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X41Y4          LUT3 (Prop_lut3_I1_O)        0.045     2.958 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     2.958    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X41Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.830     1.200    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.204     1.404 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.230     1.634    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.663 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.696    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.725 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.861     2.586    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X41Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism             -0.367     2.219    
    SLICE_X41Y4          FDRE (Hold_fdre_C_D)         0.091     2.310    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.310    
                         arrival time                           2.958    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.656ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.135ns (14.473%)  route 0.798ns (85.527%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.586ns
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.164     1.065 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.206     1.270    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.296 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.592     1.888    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y5          FDRE (Prop_fdre_C_Q)         0.146     2.034 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.220     2.254    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X39Y5          LUT2 (Prop_lut2_I1_O)        0.045     2.299 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           0.226     2.525    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X38Y5          LUT5 (Prop_lut5_I4_O)        0.045     2.570 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.352     2.922    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X40Y4          LUT3 (Prop_lut3_I1_O)        0.045     2.967 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     2.967    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X40Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.830     1.200    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.204     1.404 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.230     1.634    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.663 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.696    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.725 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.861     2.586    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X40Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism             -0.367     2.219    
    SLICE_X40Y4          FDRE (Hold_fdre_C_D)         0.091     2.310    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.310    
                         arrival time                           2.967    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.895ns  (arrival time - required time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        1.199ns  (logic 0.247ns (20.600%)  route 0.952ns (79.400%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.585ns
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.164     1.065 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.206     1.270    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.296 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.592     1.888    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y5          FDRE (Prop_fdre_C_Q)         0.146     2.034 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.220     2.254    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X39Y5          LUT2 (Prop_lut2_I1_O)        0.045     2.299 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           0.288     2.586    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X39Y4          LUT3 (Prop_lut3_I2_O)        0.045     2.631 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[2]_i_3/O
                         net (fo=3, routed)           0.156     2.788    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[2]_i_3_n_0
    SLICE_X38Y4          LUT6 (Prop_lut6_I4_O)        0.112     2.900 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.288     3.188    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X38Y2          LUT6 (Prop_lut6_I5_O)        0.045     3.233 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     3.233    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X38Y2          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.830     1.200    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.204     1.404 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.230     1.634    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.663 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.696    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.725 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.860     2.585    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X38Y2          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[1]/C
                         clock pessimism             -0.367     2.218    
    SLICE_X38Y2          FDRE (Hold_fdre_C_D)         0.120     2.338    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.338    
                         arrival time                           3.233    
  -------------------------------------------------------------------
                         slack                                  0.895    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.661ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.374ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.661ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.724ns  (logic 0.456ns (16.740%)  route 2.268ns (83.260%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.670     2.978    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X22Y2          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y2          FDRE (Prop_fdre_C_Q)         0.456     3.434 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.268     5.702    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X26Y4          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.499    12.691    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X26Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X26Y4          FDCE (Recov_fdce_C_CLR)     -0.405    12.363    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]
  -------------------------------------------------------------------
                         required time                         12.363    
                         arrival time                          -5.702    
  -------------------------------------------------------------------
                         slack                                  6.661    

Slack (MET) :             6.661ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.724ns  (logic 0.456ns (16.740%)  route 2.268ns (83.260%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.670     2.978    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X22Y2          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y2          FDRE (Prop_fdre_C_Q)         0.456     3.434 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.268     5.702    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X26Y4          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.499    12.691    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X26Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X26Y4          FDCE (Recov_fdce_C_CLR)     -0.405    12.363    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg
  -------------------------------------------------------------------
                         required time                         12.363    
                         arrival time                          -5.702    
  -------------------------------------------------------------------
                         slack                                  6.661    

Slack (MET) :             6.665ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.720ns  (logic 0.456ns (16.767%)  route 2.264ns (83.233%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.670     2.978    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X22Y2          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y2          FDRE (Prop_fdre_C_Q)         0.456     3.434 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.264     5.698    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X27Y4          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.499    12.691    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X27Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X27Y4          FDCE (Recov_fdce_C_CLR)     -0.405    12.363    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]
  -------------------------------------------------------------------
                         required time                         12.363    
                         arrival time                          -5.698    
  -------------------------------------------------------------------
                         slack                                  6.665    

Slack (MET) :             7.014ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.408ns  (logic 0.773ns (32.104%)  route 1.635ns (67.896%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.762ns = ( 12.762 - 10.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.750     3.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X42Y12         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y12         FDRE (Prop_fdre_C_Q)         0.478     3.536 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     4.389    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X42Y12         LUT2 (Prop_lut2_I1_O)        0.295     4.684 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.781     5.466    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X36Y13         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.570    12.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X36Y13         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.230    12.993    
                         clock uncertainty           -0.154    12.839    
    SLICE_X36Y13         FDPE (Recov_fdpe_C_PRE)     -0.359    12.480    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.480    
                         arrival time                          -5.466    
  -------------------------------------------------------------------
                         slack                                  7.014    

Slack (MET) :             7.014ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.408ns  (logic 0.773ns (32.104%)  route 1.635ns (67.896%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.762ns = ( 12.762 - 10.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.750     3.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X42Y12         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y12         FDRE (Prop_fdre_C_Q)         0.478     3.536 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     4.389    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X42Y12         LUT2 (Prop_lut2_I1_O)        0.295     4.684 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.781     5.466    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X36Y13         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.570    12.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X36Y13         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.230    12.993    
                         clock uncertainty           -0.154    12.839    
    SLICE_X36Y13         FDPE (Recov_fdpe_C_PRE)     -0.359    12.480    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.480    
                         arrival time                          -5.466    
  -------------------------------------------------------------------
                         slack                                  7.014    

Slack (MET) :             7.014ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.408ns  (logic 0.773ns (32.104%)  route 1.635ns (67.896%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.762ns = ( 12.762 - 10.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.750     3.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X42Y12         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y12         FDRE (Prop_fdre_C_Q)         0.478     3.536 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     4.389    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X42Y12         LUT2 (Prop_lut2_I1_O)        0.295     4.684 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.781     5.466    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X36Y13         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.570    12.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X36Y13         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.230    12.993    
                         clock uncertainty           -0.154    12.839    
    SLICE_X36Y13         FDPE (Recov_fdpe_C_PRE)     -0.359    12.480    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.480    
                         arrival time                          -5.466    
  -------------------------------------------------------------------
                         slack                                  7.014    

Slack (MET) :             7.056ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.328ns  (logic 0.456ns (19.584%)  route 1.872ns (80.416%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.670     2.978    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X22Y2          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y2          FDRE (Prop_fdre_C_Q)         0.456     3.434 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.872     5.306    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X29Y4          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.499    12.691    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X29Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X29Y4          FDCE (Recov_fdce_C_CLR)     -0.405    12.363    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]
  -------------------------------------------------------------------
                         required time                         12.363    
                         arrival time                          -5.306    
  -------------------------------------------------------------------
                         slack                                  7.056    

Slack (MET) :             7.056ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.328ns  (logic 0.456ns (19.584%)  route 1.872ns (80.416%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.670     2.978    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X22Y2          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y2          FDRE (Prop_fdre_C_Q)         0.456     3.434 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.872     5.306    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X29Y4          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.499    12.691    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X29Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X29Y4          FDCE (Recov_fdce_C_CLR)     -0.405    12.363    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]
  -------------------------------------------------------------------
                         required time                         12.363    
                         arrival time                          -5.306    
  -------------------------------------------------------------------
                         slack                                  7.056    

Slack (MET) :             7.056ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.328ns  (logic 0.456ns (19.584%)  route 1.872ns (80.416%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.670     2.978    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X22Y2          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y2          FDRE (Prop_fdre_C_Q)         0.456     3.434 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.872     5.306    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X29Y4          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.499    12.691    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X29Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X29Y4          FDCE (Recov_fdce_C_CLR)     -0.405    12.363    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]
  -------------------------------------------------------------------
                         required time                         12.363    
                         arrival time                          -5.306    
  -------------------------------------------------------------------
                         slack                                  7.056    

Slack (MET) :             7.142ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.328ns  (logic 0.456ns (19.584%)  route 1.872ns (80.416%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.670     2.978    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X22Y2          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y2          FDRE (Prop_fdre_C_Q)         0.456     3.434 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.872     5.306    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X28Y4          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.499    12.691    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X28Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X28Y4          FDCE (Recov_fdce_C_CLR)     -0.319    12.449    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]
  -------------------------------------------------------------------
                         required time                         12.449    
                         arrival time                          -5.306    
  -------------------------------------------------------------------
                         slack                                  7.142    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.682%)  route 0.175ns (55.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.591     0.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y7          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDPE (Prop_fdpe_C_Q)         0.141     1.072 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.175     1.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X39Y7          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.858     1.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X39Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/C
                         clock pessimism             -0.262     0.966    
    SLICE_X39Y7          FDCE (Remov_fdce_C_CLR)     -0.092     0.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.682%)  route 0.175ns (55.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.591     0.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y7          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDPE (Prop_fdpe_C_Q)         0.141     1.072 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.175     1.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X39Y7          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.858     1.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X39Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/C
                         clock pessimism             -0.262     0.966    
    SLICE_X39Y7          FDCE (Remov_fdce_C_CLR)     -0.092     0.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.682%)  route 0.175ns (55.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.591     0.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y7          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDPE (Prop_fdpe_C_Q)         0.141     1.072 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.175     1.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X39Y7          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.858     1.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X39Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                         clock pessimism             -0.262     0.966    
    SLICE_X39Y7          FDCE (Remov_fdce_C_CLR)     -0.092     0.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.682%)  route 0.175ns (55.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.591     0.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y7          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDPE (Prop_fdpe_C_Q)         0.141     1.072 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.175     1.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X39Y7          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.858     1.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X39Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                         clock pessimism             -0.262     0.966    
    SLICE_X39Y7          FDCE (Remov_fdce_C_CLR)     -0.092     0.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.682%)  route 0.175ns (55.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.591     0.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y7          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDPE (Prop_fdpe_C_Q)         0.141     1.072 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.175     1.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_2[0]
    SLICE_X39Y7          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.858     1.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X39Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.262     0.966    
    SLICE_X39Y7          FDCE (Remov_fdce_C_CLR)     -0.092     0.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.682%)  route 0.175ns (55.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.591     0.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y7          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDPE (Prop_fdpe_C_Q)         0.141     1.072 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.175     1.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_2[0]
    SLICE_X39Y7          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.858     1.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X39Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.262     0.966    
    SLICE_X39Y7          FDCE (Remov_fdce_C_CLR)     -0.092     0.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.521%)  route 0.176ns (55.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.591     0.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y7          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDPE (Prop_fdpe_C_Q)         0.141     1.072 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.176     1.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X40Y6          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.861     1.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X40Y6          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.282     0.949    
    SLICE_X40Y6          FDCE (Remov_fdce_C_CLR)     -0.092     0.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.857    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.521%)  route 0.176ns (55.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.591     0.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y7          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDPE (Prop_fdpe_C_Q)         0.141     1.072 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.176     1.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X40Y6          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.861     1.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X40Y6          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.282     0.949    
    SLICE_X40Y6          FDCE (Remov_fdce_C_CLR)     -0.092     0.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.857    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.521%)  route 0.176ns (55.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.591     0.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y7          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDPE (Prop_fdpe_C_Q)         0.141     1.072 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.176     1.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X40Y6          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.861     1.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X40Y6          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.282     0.949    
    SLICE_X40Y6          FDCE (Remov_fdce_C_CLR)     -0.092     0.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.857    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.521%)  route 0.176ns (55.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.591     0.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y7          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDPE (Prop_fdpe_C_Q)         0.141     1.072 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.176     1.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X40Y6          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.861     1.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X40Y6          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.282     0.949    
    SLICE_X40Y6          FDCE (Remov_fdce_C_CLR)     -0.092     0.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.857    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.392    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  To Clock:  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q

Setup :            0  Failing Endpoints,  Worst Slack       38.234ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.332ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.234ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[0]/PRE
                            (recovery check against rising-edge clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        1.226ns  (logic 0.459ns (37.441%)  route 0.767ns (62.559%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.279ns = ( 85.279 - 80.000 ) 
    Source Clock Delay      (SCD):    5.922ns = ( 45.922 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.673    42.981    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.518    43.499 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.568    44.067    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    44.168 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.754    45.922    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X43Y6          FDRE                                         r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y6          FDRE (Prop_fdre_C_Q)         0.459    46.381 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=85, routed)          0.767    47.148    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/AR[0]
    SLICE_X42Y4          FDPE                                         f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.499    82.691    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.418    83.109 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.502    83.611    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.702 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.576    85.279    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X42Y4          FDPE                                         r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[0]/C
                         clock pessimism              0.618    85.897    
                         clock uncertainty           -0.154    85.743    
    SLICE_X42Y4          FDPE (Recov_fdpe_C_PRE)     -0.361    85.382    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[0]
  -------------------------------------------------------------------
                         required time                         85.382    
                         arrival time                         -47.148    
  -------------------------------------------------------------------
                         slack                                 38.234    

Slack (MET) :             38.234ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[3]/PRE
                            (recovery check against rising-edge clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        1.226ns  (logic 0.459ns (37.441%)  route 0.767ns (62.559%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.279ns = ( 85.279 - 80.000 ) 
    Source Clock Delay      (SCD):    5.922ns = ( 45.922 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.673    42.981    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.518    43.499 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.568    44.067    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    44.168 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.754    45.922    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X43Y6          FDRE                                         r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y6          FDRE (Prop_fdre_C_Q)         0.459    46.381 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=85, routed)          0.767    47.148    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/AR[0]
    SLICE_X42Y4          FDPE                                         f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.499    82.691    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.418    83.109 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.502    83.611    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.702 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.576    85.279    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X42Y4          FDPE                                         r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[3]/C
                         clock pessimism              0.618    85.897    
                         clock uncertainty           -0.154    85.743    
    SLICE_X42Y4          FDPE (Recov_fdpe_C_PRE)     -0.361    85.382    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[3]
  -------------------------------------------------------------------
                         required time                         85.382    
                         arrival time                         -47.148    
  -------------------------------------------------------------------
                         slack                                 38.234    

Slack (MET) :             38.234ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[4]/CLR
                            (recovery check against rising-edge clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        1.226ns  (logic 0.459ns (37.441%)  route 0.767ns (62.559%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.279ns = ( 85.279 - 80.000 ) 
    Source Clock Delay      (SCD):    5.922ns = ( 45.922 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.673    42.981    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.518    43.499 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.568    44.067    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    44.168 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.754    45.922    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X43Y6          FDRE                                         r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y6          FDRE (Prop_fdre_C_Q)         0.459    46.381 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=85, routed)          0.767    47.148    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/AR[0]
    SLICE_X42Y4          FDCE                                         f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.499    82.691    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.418    83.109 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.502    83.611    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.702 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.576    85.279    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X42Y4          FDCE                                         r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[4]/C
                         clock pessimism              0.618    85.897    
                         clock uncertainty           -0.154    85.743    
    SLICE_X42Y4          FDCE (Recov_fdce_C_CLR)     -0.361    85.382    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[4]
  -------------------------------------------------------------------
                         required time                         85.382    
                         arrival time                         -47.148    
  -------------------------------------------------------------------
                         slack                                 38.234    

Slack (MET) :             38.234ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]/CLR
                            (recovery check against rising-edge clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        1.226ns  (logic 0.459ns (37.441%)  route 0.767ns (62.559%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.279ns = ( 85.279 - 80.000 ) 
    Source Clock Delay      (SCD):    5.922ns = ( 45.922 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.673    42.981    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.518    43.499 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.568    44.067    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    44.168 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.754    45.922    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X43Y6          FDRE                                         r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y6          FDRE (Prop_fdre_C_Q)         0.459    46.381 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=85, routed)          0.767    47.148    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/AR[0]
    SLICE_X42Y4          FDCE                                         f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.499    82.691    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.418    83.109 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.502    83.611    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.702 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.576    85.279    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X42Y4          FDCE                                         r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]/C
                         clock pessimism              0.618    85.897    
                         clock uncertainty           -0.154    85.743    
    SLICE_X42Y4          FDCE (Recov_fdce_C_CLR)     -0.361    85.382    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]
  -------------------------------------------------------------------
                         required time                         85.382    
                         arrival time                         -47.148    
  -------------------------------------------------------------------
                         slack                                 38.234    

Slack (MET) :             38.276ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[1]/CLR
                            (recovery check against rising-edge clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        1.226ns  (logic 0.459ns (37.441%)  route 0.767ns (62.559%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.279ns = ( 85.279 - 80.000 ) 
    Source Clock Delay      (SCD):    5.922ns = ( 45.922 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.673    42.981    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.518    43.499 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.568    44.067    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    44.168 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.754    45.922    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X43Y6          FDRE                                         r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y6          FDRE (Prop_fdre_C_Q)         0.459    46.381 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=85, routed)          0.767    47.148    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/AR[0]
    SLICE_X42Y4          FDCE                                         f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.499    82.691    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.418    83.109 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.502    83.611    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.702 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.576    85.279    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X42Y4          FDCE                                         r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[1]/C
                         clock pessimism              0.618    85.897    
                         clock uncertainty           -0.154    85.743    
    SLICE_X42Y4          FDCE (Recov_fdce_C_CLR)     -0.319    85.424    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[1]
  -------------------------------------------------------------------
                         required time                         85.424    
                         arrival time                         -47.148    
  -------------------------------------------------------------------
                         slack                                 38.276    

Slack (MET) :             38.276ns  (required time - arrival time)
  Source:                 ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[2]/CLR
                            (recovery check against rising-edge clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        1.226ns  (logic 0.459ns (37.441%)  route 0.767ns (62.559%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.279ns = ( 85.279 - 80.000 ) 
    Source Clock Delay      (SCD):    5.922ns = ( 45.922 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS7_X0Y0             PS7                          0.000    40.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    41.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    41.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.673    42.981    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.518    43.499 f  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.568    44.067    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    44.168 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.754    45.922    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X43Y6          FDRE                                         r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y6          FDRE (Prop_fdre_C_Q)         0.459    46.381 f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=85, routed)          0.767    47.148    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/AR[0]
    SLICE_X42Y4          FDCE                                         f  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.499    82.691    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.418    83.109 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.502    83.611    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.702 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          1.576    85.279    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X42Y4          FDCE                                         r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[2]/C
                         clock pessimism              0.618    85.897    
                         clock uncertainty           -0.154    85.743    
    SLICE_X42Y4          FDCE (Recov_fdce_C_CLR)     -0.319    85.424    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[2]
  -------------------------------------------------------------------
                         required time                         85.424    
                         arrival time                         -47.148    
  -------------------------------------------------------------------
                         slack                                 38.276    

Slack (MET) :             75.370ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 1.058ns (26.909%)  route 2.874ns (73.091%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.427ns = ( 85.427 - 80.000 ) 
    Source Clock Delay      (SCD):    6.169ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.673     2.981    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.518     3.499 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.568     4.067    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.168 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.146     4.314    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.415 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.754     6.169    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X40Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDRE (Prop_fdre_C_Q)         0.456     6.625 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.861     7.486    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno[1]
    SLICE_X40Y5          LUT6 (Prop_lut6_I3_O)        0.124     7.610 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.839     8.449    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X39Y5          LUT4 (Prop_lut4_I3_O)        0.152     8.601 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.304     8.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X36Y5          LUT1 (Prop_lut1_I0_O)        0.326     9.231 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.870    10.101    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X35Y5          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.499    82.691    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.418    83.109 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.502    83.611    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.702 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.835    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.926 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.500    85.427    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X35Y5          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.603    86.030    
                         clock uncertainty           -0.154    85.876    
    SLICE_X35Y5          FDCE (Recov_fdce_C_CLR)     -0.405    85.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         85.471    
                         arrival time                         -10.101    
  -------------------------------------------------------------------
                         slack                                 75.370    

Slack (MET) :             75.370ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 1.058ns (26.909%)  route 2.874ns (73.091%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.427ns = ( 85.427 - 80.000 ) 
    Source Clock Delay      (SCD):    6.169ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.673     2.981    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.518     3.499 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.568     4.067    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.168 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.146     4.314    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.415 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.754     6.169    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X40Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDRE (Prop_fdre_C_Q)         0.456     6.625 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.861     7.486    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno[1]
    SLICE_X40Y5          LUT6 (Prop_lut6_I3_O)        0.124     7.610 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.839     8.449    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X39Y5          LUT4 (Prop_lut4_I3_O)        0.152     8.601 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.304     8.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X36Y5          LUT1 (Prop_lut1_I0_O)        0.326     9.231 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.870    10.101    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X35Y5          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.499    82.691    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.418    83.109 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.502    83.611    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.702 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.835    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.926 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.500    85.427    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X35Y5          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.603    86.030    
                         clock uncertainty           -0.154    85.876    
    SLICE_X35Y5          FDCE (Recov_fdce_C_CLR)     -0.405    85.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         85.471    
                         arrival time                         -10.101    
  -------------------------------------------------------------------
                         slack                                 75.370    

Slack (MET) :             75.370ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 1.058ns (26.909%)  route 2.874ns (73.091%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.427ns = ( 85.427 - 80.000 ) 
    Source Clock Delay      (SCD):    6.169ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.673     2.981    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.518     3.499 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.568     4.067    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.168 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.146     4.314    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.415 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.754     6.169    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X40Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDRE (Prop_fdre_C_Q)         0.456     6.625 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.861     7.486    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno[1]
    SLICE_X40Y5          LUT6 (Prop_lut6_I3_O)        0.124     7.610 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.839     8.449    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X39Y5          LUT4 (Prop_lut4_I3_O)        0.152     8.601 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.304     8.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X36Y5          LUT1 (Prop_lut1_I0_O)        0.326     9.231 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.870    10.101    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X35Y5          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.499    82.691    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.418    83.109 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.502    83.611    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.702 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.835    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.926 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.500    85.427    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X35Y5          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.603    86.030    
                         clock uncertainty           -0.154    85.876    
    SLICE_X35Y5          FDCE (Recov_fdce_C_CLR)     -0.405    85.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         85.471    
                         arrival time                         -10.101    
  -------------------------------------------------------------------
                         slack                                 75.370    

Slack (MET) :             75.370ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 1.058ns (26.909%)  route 2.874ns (73.091%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.427ns = ( 85.427 - 80.000 ) 
    Source Clock Delay      (SCD):    6.169ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.673     2.981    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.518     3.499 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.568     4.067    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.168 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.146     4.314    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.415 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.754     6.169    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X40Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDRE (Prop_fdre_C_Q)         0.456     6.625 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.861     7.486    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno[1]
    SLICE_X40Y5          LUT6 (Prop_lut6_I3_O)        0.124     7.610 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.839     8.449    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X39Y5          LUT4 (Prop_lut4_I3_O)        0.152     8.601 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.304     8.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X36Y5          LUT1 (Prop_lut1_I0_O)        0.326     9.231 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.870    10.101    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X35Y5          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.192 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        1.499    82.691    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.418    83.109 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.502    83.611    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.702 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.133    83.835    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.926 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.500    85.427    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X35Y5          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.603    86.030    
                         clock uncertainty           -0.154    85.876    
    SLICE_X35Y5          FDCE (Recov_fdce_C_CLR)     -0.405    85.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         85.471    
                         arrival time                         -10.101    
  -------------------------------------------------------------------
                         slack                                 75.370    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.203%)  route 0.114ns (44.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.579ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.164     1.065 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.206     1.270    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.296 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.030     1.326    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.352 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.586     1.938    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X39Y13         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDPE (Prop_fdpe_C_Q)         0.141     2.079 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.114     2.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X37Y13         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.830     1.200    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.204     1.404 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.230     1.634    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.663 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.696    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.725 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.854     2.579    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X37Y13         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.626     1.953    
    SLICE_X37Y13         FDCE (Remov_fdce_C_CLR)     -0.092     1.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.203%)  route 0.114ns (44.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.579ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.164     1.065 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.206     1.270    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.296 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.030     1.326    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.352 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.586     1.938    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X39Y13         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDPE (Prop_fdpe_C_Q)         0.141     2.079 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.114     2.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X37Y13         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.830     1.200    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.204     1.404 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.230     1.634    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.663 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.696    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.725 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.854     2.579    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X37Y13         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.626     1.953    
    SLICE_X37Y13         FDCE (Remov_fdce_C_CLR)     -0.092     1.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.203%)  route 0.114ns (44.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.579ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.164     1.065 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.206     1.270    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.296 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.030     1.326    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.352 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.586     1.938    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X39Y13         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDPE (Prop_fdpe_C_Q)         0.141     2.079 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.114     2.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X37Y13         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.830     1.200    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.204     1.404 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.230     1.634    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.663 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.696    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.725 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.854     2.579    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X37Y13         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.626     1.953    
    SLICE_X37Y13         FDCE (Remov_fdce_C_CLR)     -0.092     1.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.203%)  route 0.114ns (44.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.579ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.164     1.065 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.206     1.270    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.296 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.030     1.326    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.352 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.586     1.938    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X39Y13         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDPE (Prop_fdpe_C_Q)         0.141     2.079 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.114     2.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X37Y13         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.830     1.200    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.204     1.404 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.230     1.634    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.663 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.696    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.725 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.854     2.579    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X37Y13         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.626     1.953    
    SLICE_X37Y13         FDCE (Remov_fdce_C_CLR)     -0.092     1.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.203%)  route 0.114ns (44.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.579ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.164     1.065 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.206     1.270    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.296 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.030     1.326    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.352 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.586     1.938    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X39Y13         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDPE (Prop_fdpe_C_Q)         0.141     2.079 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.114     2.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X37Y13         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.830     1.200    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.204     1.404 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.230     1.634    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.663 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.696    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.725 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.854     2.579    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X37Y13         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.626     1.953    
    SLICE_X37Y13         FDPE (Remov_fdpe_C_PRE)     -0.095     1.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.454%)  route 0.133ns (48.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.585ns
    Source Clock Delay      (SCD):    1.942ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.164     1.065 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.206     1.270    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.296 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.030     1.326    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.352 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.590     1.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y10         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y10         FDPE (Prop_fdpe_C_Q)         0.141     2.083 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.133     2.216    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X40Y9          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.830     1.200    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.204     1.404 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.230     1.634    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.663 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.696    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.725 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.860     2.585    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X40Y9          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.626     1.959    
    SLICE_X40Y9          FDCE (Remov_fdce_C_CLR)     -0.092     1.867    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.454%)  route 0.133ns (48.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.585ns
    Source Clock Delay      (SCD):    1.942ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.164     1.065 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.206     1.270    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.296 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.030     1.326    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.352 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.590     1.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y10         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y10         FDPE (Prop_fdpe_C_Q)         0.141     2.083 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.133     2.216    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X40Y9          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.830     1.200    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.204     1.404 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.230     1.634    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.663 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.696    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.725 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.860     2.585    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X40Y9          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism             -0.626     1.959    
    SLICE_X40Y9          FDCE (Remov_fdce_C_CLR)     -0.092     1.867    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.454%)  route 0.133ns (48.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.585ns
    Source Clock Delay      (SCD):    1.942ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.164     1.065 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.206     1.270    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.296 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.030     1.326    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.352 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.590     1.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y10         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y10         FDPE (Prop_fdpe_C_Q)         0.141     2.083 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.133     2.216    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X40Y9          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.830     1.200    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.204     1.404 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.230     1.634    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.663 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.696    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.725 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.860     2.585    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X40Y9          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism             -0.626     1.959    
    SLICE_X40Y9          FDCE (Remov_fdce_C_CLR)     -0.092     1.867    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.200%)  route 0.140ns (49.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.584ns
    Source Clock Delay      (SCD):    1.942ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.164     1.065 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.206     1.270    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.296 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.030     1.326    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.352 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.590     1.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y10         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y10         FDPE (Prop_fdpe_C_Q)         0.141     2.083 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.140     2.223    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X41Y11         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.830     1.200    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.204     1.404 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.230     1.634    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.663 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.696    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.725 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.859     2.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X41Y11         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.626     1.958    
    SLICE_X41Y11         FDCE (Remov_fdce_C_CLR)     -0.092     1.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.200%)  route 0.140ns (49.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.584ns
    Source Clock Delay      (SCD):    1.942ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.560     0.901    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.164     1.065 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.206     1.270    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.296 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.030     1.326    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.352 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.590     1.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y10         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y10         FDPE (Prop_fdpe_C_Q)         0.141     2.083 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.140     2.223    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X41Y11         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebit_z7010_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebit_z7010_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebit_z7010_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3744, routed)        0.830     1.200    ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.204     1.404 r  ebit_z7010_top_i/debug_bridge/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           0.230     1.634    ebit_z7010_top_i/debug_bridge/U0/bsip/U0/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.663 r  ebit_z7010_top_i/debug_bridge/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=26, routed)          0.033     1.696    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.725 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.859     2.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X41Y11         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.626     1.958    
    SLICE_X41Y11         FDPE (Remov_fdpe_C_PRE)     -0.095     1.863    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.360    





