# My-Verilog-Journey

## Description
Hello and welcome, In this repo I document the projects that I have done during my journey of learning VLSI Front-end (covering Design and Verification domains).
<br>
<br>
for students; I hope these will be useful for your learnings. <br>
Feel free to contact me about your concerning doubts.
___
