Flow report for syntest_fifo_generic
Wed Apr  3 16:15:32 2019
Quartus Prime Version 18.1.0 Build 222 09/21/2018 SJ Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Parallel Compilation
  2. Legal Notice
  3. Flow Summary
  4. Flow Settings
  5. Flow Non-Default Global Settings
  6. Flow Elapsed Time
  7. Flow OS Summary
  8. Flow Log



+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 4      ;
; Maximum used               ; 4      ;
+----------------------------+--------+


----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------+
; Flow Summary                                                             ;
+-----------------------------+--------------------------------------------+
; Flow Status                 ; Successful - Wed Apr  3 16:15:32 2019      ;
; Quartus Prime Version       ; 18.1.0 Build 222 09/21/2018 SJ Pro Edition ;
; Revision Name               ; syntest_fifo_generic                       ;
; Top-level Entity Name       ; syntest_fifo_generic                       ;
; Family                      ; Arria 10                                   ;
; Device                      ; 10AX115S2F45I2SG                           ;
; Timing Models               ; Final                                      ;
; Logic utilization (in ALMs) ; 115 / 427,200 ( < 1 % )                    ;
; Total registers             ; 137                                        ;
; Total pins                  ; 2 / 960 ( < 1 % )                          ;
; Total virtual pins          ; 0                                          ;
; Total block memory bits     ; 0 / 55,562,240 ( 0 % )                     ;
; Total DSP Blocks            ; 0 / 1,518 ( 0 % )                          ;
; Total HSSI RX channels      ; 0 / 72 ( 0 % )                             ;
; Total HSSI TX channels      ; 0 / 72 ( 0 % )                             ;
; Total PLLs                  ; 0 / 144 ( 0 % )                            ;
+-----------------------------+--------------------------------------------+


+------------------------------------------+
; Flow Settings                            ;
+-------------------+----------------------+
; Option            ; Setting              ;
+-------------------+----------------------+
; Start date & time ; 04/03/2019 16:11:58  ;
; Main task         ; Compilation          ;
; Revision Name     ; syntest_fifo_generic ;
+-------------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                  ;
+--------------------------------+---------------------------------------+---------------+-------------+------------+
; Assignment Name                ; Value                                 ; Default Value ; Entity Name ; Section Id ;
+--------------------------------+---------------------------------------+---------------+-------------+------------+
; COMPILER_SIGNATURE_ID          ; 157221603133.155430071800788          ; --            ; --          ; --         ;
; MAX_CORE_JUNCTION_TEMP         ; 100                                   ; --            ; --          ; --         ;
; MIN_CORE_JUNCTION_TEMP         ; -40                                   ; --            ; --          ; --         ;
; POWER_BOARD_THERMAL_MODEL      ; None (CONSERVATIVE)                   ; --            ; --          ; --         ;
; POWER_PRESET_COOLING_SOLUTION  ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW ; --            ; --          ; --         ;
; PROJECT_OUTPUT_DIRECTORY       ; output_files                          ; --            ; --          ; --         ;
; VHDL_INPUT_VERSION             ; VHDL_2008                             ; VHDL_1993     ; --          ; --         ;
; VHDL_SHOW_LMF_MAPPING_MESSAGES ; Off                                   ; --            ; --          ; --         ;
+--------------------------------+---------------------------------------+---------------+-------------+------------+


+--------------------------------------------------------------------------------+
; Flow Elapsed Time                                                              ;
+-----------------+--------------+-------------------------+---------------------+
; Module Name     ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ;
+-----------------+--------------+-------------------------+---------------------+
; Synthesis       ; 00:00:05     ; 1.0                     ; 5103 MB             ;
; Fitter          ; 00:02:27     ; 1.0                     ; 10841 MB            ;
; Timing Analyzer ; 00:00:08     ; 1.0                     ; 7543 MB             ;
; Assembler       ; 00:00:49     ; 1.7                     ; 10498 MB            ;
; Total           ; 00:03:29     ; --                      ; --                  ;
+-----------------+--------------+-------------------------+---------------------+


+-------------------------------------------------------------------------------+
; Flow OS Summary                                                               ;
+-----------------+------------------+------------+------------+----------------+
; Module Name     ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+-----------------+------------------+------------+------------+----------------+
; Synthesis       ; Thomas-XPS       ; Windows 10 ; 10.0       ; x86_64         ;
; Fitter          ; Thomas-XPS       ; Windows 10 ; 10.0       ; x86_64         ;
; Timing Analyzer ; Thomas-XPS       ; Windows 10 ; 10.0       ; x86_64         ;
; Assembler       ; Thomas-XPS       ; Windows 10 ; 10.0       ; x86_64         ;
+-----------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_syn --read_settings_files=on --write_settings_files=off syntest_fifo_generic -c syntest_fifo_generic
quartus_syn --read_settings_files=on --write_settings_files=off syntest_fifo_generic -c syntest_fifo_generic
quartus_fit --read_settings_files=on --write_settings_files=off syntest_fifo_generic -c syntest_fifo_generic
quartus_sta syntest_fifo_generic -c syntest_fifo_generic --mode=finalize
quartus_asm --read_settings_files=on --write_settings_files=off syntest_fifo_generic -c syntest_fifo_generic



