v 20130925 2
C 40000 40000 0 0 0 title-B.sym
C 47800 47100 1 0 0 opamp-1.sym
{
T 48500 47900 5 10 0 0 0 0 1
device=OPAMP
T 48500 47800 5 10 0 1 0 0 1
refdes=OPAMP
T 48500 48500 5 10 0 0 0 0 1
symversion=0.1
T 47800 47100 5 10 0 1 0 0 1
T 47800 47100 5 10 0 1 0 0 1
T 47800 47100 5 10 0 1 0 0 1
value=StdOP
}
C 46500 47200 1 0 0 resistor-2.sym
{
T 46900 47550 5 10 0 0 0 0 1
device=RESISTOR
T 46800 47000 5 10 1 1 0 0 1
refdes=R1
T 46500 47000 5 10 0 1 0 0 1
}
T 47900 46000 5 10 0 1 0 0 1
}
T 46800 47200 5 10 1 1 0 0 1
value=100
}
C 47900 46300 1 0 0 resistor-2.sym
{
T 48200 46100 5 10 1 1 0 0 1
refdes=R2
T 48200 46300 5 10 1 1 0 0 1
value=100
T 47900 46300 5 10 0 0 0 0 1
device=RESISTOR
}
N 47400 47300 47800 47300 4
{
T 47500 47300 5 10 1 1 0 0 1
netname=V3
}
N 47800 46400 47800 47300 4
N 47800 46400 47900 46400 4
N 48800 46400 48800 47500 4
C 46200 47500 1 270 0 ground.sym
C 48500 47100 1 180 0 vdd-1.sym
C 48100 47900 1 0 0 vcc-1.sym
N 47800 47700 47500 47700 4
{
T 47600 47700 5 10 1 1 0 0 1
netname=V1
}
N 48800 47500 49300 47500 4
{
T 49000 47500 5 10 1 1 0 0 1
netname=V2
}
C 46700 47600 1 0 0 input-1.sym
{
T 46700 47900 5 10 0 0 0 0 1
device=INPUT
T 46400 47600 5 10 1 1 0 0 1
refdes=IN1
}
C 49300 47400 1 0 0 output-1.sym
{
T 49400 47700 5 10 0 0 0 0 1
device=OUTPUT
T 50100 47400 5 10 1 1 0 0 1
refdes=OUT1
}
T 46200 47300 8 10 0 1 0 0 1
netname=GND
T 44000 45000 8 10 0 1 0 0 1
netname=GND
