// Seed: 2696255905
module module_0 #(
    parameter id_3 = 32'd26
) (
    output supply1 id_0,
    input wand id_1
);
  logic [1  &  1 : 1  -  -1] _id_3;
  assign module_1.id_2 = 0;
  wire id_4;
  logic [id_3 : (  -1 'b0 )] id_5;
  ;
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1,
    output wand id_2
);
  module_0 modCall_1 (
      id_2,
      id_1
  );
  logic [7:0] id_4;
  assign id_4[-1] = id_0;
endmodule
module module_2 #(
    parameter id_1  = 32'd46,
    parameter id_14 = 32'd54
) (
    output uwire id_0,
    input tri0 _id_1,
    input tri1 id_2,
    output supply0 id_3,
    input wand id_4,
    output wand id_5,
    input tri id_6,
    output tri id_7,
    output tri1 id_8,
    output wand id_9,
    input wire id_10,
    output supply1 id_11
    , _id_14,
    output wire id_12
);
  wire [id_1 : id_14] id_15;
  module_0 modCall_1 (
      id_12,
      id_6
  );
  assign modCall_1.id_3 = 0;
  initial begin : LABEL_0
    disable id_16;
  end
endmodule
