Task 0 ( 0/672, 0/42 ) is bound to cpu[s] 0 on host a09n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={0} and CUDA_VISIBLE_DEVICES=
Task 1 ( 1/672, 1/42 ) is bound to cpu[s] 4 on host a09n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={4} and CUDA_VISIBLE_DEVICES=
Task 10 ( 10/672, 10/42 ) is bound to cpu[s] 40 on host a09n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={40} and CUDA_VISIBLE_DEVICES=
Task 100 ( 100/672, 16/42 ) is bound to cpu[s] 64 on host c10n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={64} and CUDA_VISIBLE_DEVICES=
Task 101 ( 101/672, 17/42 ) is bound to cpu[s] 68 on host c10n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={68} and CUDA_VISIBLE_DEVICES=
Task 102 ( 102/672, 18/42 ) is bound to cpu[s] 72 on host c10n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={72} and CUDA_VISIBLE_DEVICES=
Task 103 ( 103/672, 19/42 ) is bound to cpu[s] 76 on host c10n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={76} and CUDA_VISIBLE_DEVICES=
Task 104 ( 104/672, 20/42 ) is bound to cpu[s] 80 on host c10n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={80} and CUDA_VISIBLE_DEVICES=
Task 105 ( 105/672, 21/42 ) is bound to cpu[s] 88 on host c10n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={88} and CUDA_VISIBLE_DEVICES=
Task 106 ( 106/672, 22/42 ) is bound to cpu[s] 92 on host c10n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={92} and CUDA_VISIBLE_DEVICES=
Task 107 ( 107/672, 23/42 ) is bound to cpu[s] 96 on host c10n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={96} and CUDA_VISIBLE_DEVICES=
Task 108 ( 108/672, 24/42 ) is bound to cpu[s] 100 on host c10n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={100} and CUDA_VISIBLE_DEVICES=
Task 109 ( 109/672, 25/42 ) is bound to cpu[s] 104 on host c10n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={104} and CUDA_VISIBLE_DEVICES=
Task 11 ( 11/672, 11/42 ) is bound to cpu[s] 44 on host a09n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={44} and CUDA_VISIBLE_DEVICES=
Task 110 ( 110/672, 26/42 ) is bound to cpu[s] 108 on host c10n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={108} and CUDA_VISIBLE_DEVICES=
Task 111 ( 111/672, 27/42 ) is bound to cpu[s] 112 on host c10n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={112} and CUDA_VISIBLE_DEVICES=
Task 112 ( 112/672, 28/42 ) is bound to cpu[s] 116 on host c10n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={116} and CUDA_VISIBLE_DEVICES=
Task 113 ( 113/672, 29/42 ) is bound to cpu[s] 120 on host c10n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={120} and CUDA_VISIBLE_DEVICES=
Task 114 ( 114/672, 30/42 ) is bound to cpu[s] 124 on host c10n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={124} and CUDA_VISIBLE_DEVICES=
Task 115 ( 115/672, 31/42 ) is bound to cpu[s] 128 on host c10n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={128} and CUDA_VISIBLE_DEVICES=
Task 116 ( 116/672, 32/42 ) is bound to cpu[s] 132 on host c10n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={132} and CUDA_VISIBLE_DEVICES=
Task 117 ( 117/672, 33/42 ) is bound to cpu[s] 136 on host c10n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={136} and CUDA_VISIBLE_DEVICES=
Task 118 ( 118/672, 34/42 ) is bound to cpu[s] 140 on host c10n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={140} and CUDA_VISIBLE_DEVICES=
Task 119 ( 119/672, 35/42 ) is bound to cpu[s] 144 on host c10n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={144} and CUDA_VISIBLE_DEVICES=
Task 12 ( 12/672, 12/42 ) is bound to cpu[s] 48 on host a09n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={48} and CUDA_VISIBLE_DEVICES=
Task 120 ( 120/672, 36/42 ) is bound to cpu[s] 148 on host c10n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={148} and CUDA_VISIBLE_DEVICES=
Task 121 ( 121/672, 37/42 ) is bound to cpu[s] 152 on host c10n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={152} and CUDA_VISIBLE_DEVICES=
Task 122 ( 122/672, 38/42 ) is bound to cpu[s] 156 on host c10n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={156} and CUDA_VISIBLE_DEVICES=
Task 123 ( 123/672, 39/42 ) is bound to cpu[s] 160 on host c10n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={160} and CUDA_VISIBLE_DEVICES=
Task 124 ( 124/672, 40/42 ) is bound to cpu[s] 164 on host c10n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={164} and CUDA_VISIBLE_DEVICES=
Task 125 ( 125/672, 41/42 ) is bound to cpu[s] 168 on host c10n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={168} and CUDA_VISIBLE_DEVICES=
Task 126 ( 126/672, 0/42 ) is bound to cpu[s] 0 on host c10n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={0} and CUDA_VISIBLE_DEVICES=
Task 127 ( 127/672, 1/42 ) is bound to cpu[s] 4 on host c10n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={4} and CUDA_VISIBLE_DEVICES=
Task 128 ( 128/672, 2/42 ) is bound to cpu[s] 8 on host c10n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={8} and CUDA_VISIBLE_DEVICES=
Task 129 ( 129/672, 3/42 ) is bound to cpu[s] 12 on host c10n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={12} and CUDA_VISIBLE_DEVICES=
Task 13 ( 13/672, 13/42 ) is bound to cpu[s] 52 on host a09n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={52} and CUDA_VISIBLE_DEVICES=
Task 130 ( 130/672, 4/42 ) is bound to cpu[s] 16 on host c10n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={16} and CUDA_VISIBLE_DEVICES=
Task 131 ( 131/672, 5/42 ) is bound to cpu[s] 20 on host c10n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={20} and CUDA_VISIBLE_DEVICES=
Task 132 ( 132/672, 6/42 ) is bound to cpu[s] 24 on host c10n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={24} and CUDA_VISIBLE_DEVICES=
Task 133 ( 133/672, 7/42 ) is bound to cpu[s] 28 on host c10n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={28} and CUDA_VISIBLE_DEVICES=
Task 134 ( 134/672, 8/42 ) is bound to cpu[s] 32 on host c10n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={32} and CUDA_VISIBLE_DEVICES=
Task 135 ( 135/672, 9/42 ) is bound to cpu[s] 36 on host c10n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={36} and CUDA_VISIBLE_DEVICES=
Task 136 ( 136/672, 10/42 ) is bound to cpu[s] 40 on host c10n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={40} and CUDA_VISIBLE_DEVICES=
Task 137 ( 137/672, 11/42 ) is bound to cpu[s] 44 on host c10n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={44} and CUDA_VISIBLE_DEVICES=
Task 138 ( 138/672, 12/42 ) is bound to cpu[s] 48 on host c10n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={48} and CUDA_VISIBLE_DEVICES=
Task 139 ( 139/672, 13/42 ) is bound to cpu[s] 52 on host c10n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={52} and CUDA_VISIBLE_DEVICES=
Task 14 ( 14/672, 14/42 ) is bound to cpu[s] 56 on host a09n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={56} and CUDA_VISIBLE_DEVICES=
Task 140 ( 140/672, 14/42 ) is bound to cpu[s] 56 on host c10n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={56} and CUDA_VISIBLE_DEVICES=
Task 141 ( 141/672, 15/42 ) is bound to cpu[s] 60 on host c10n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={60} and CUDA_VISIBLE_DEVICES=
Task 142 ( 142/672, 16/42 ) is bound to cpu[s] 64 on host c10n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={64} and CUDA_VISIBLE_DEVICES=
Task 143 ( 143/672, 17/42 ) is bound to cpu[s] 68 on host c10n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={68} and CUDA_VISIBLE_DEVICES=
Task 144 ( 144/672, 18/42 ) is bound to cpu[s] 72 on host c10n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={72} and CUDA_VISIBLE_DEVICES=
Task 145 ( 145/672, 19/42 ) is bound to cpu[s] 76 on host c10n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={76} and CUDA_VISIBLE_DEVICES=
Task 146 ( 146/672, 20/42 ) is bound to cpu[s] 80 on host c10n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={80} and CUDA_VISIBLE_DEVICES=
Task 147 ( 147/672, 21/42 ) is bound to cpu[s] 88 on host c10n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={88} and CUDA_VISIBLE_DEVICES=
Task 148 ( 148/672, 22/42 ) is bound to cpu[s] 92 on host c10n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={92} and CUDA_VISIBLE_DEVICES=
Task 149 ( 149/672, 23/42 ) is bound to cpu[s] 96 on host c10n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={96} and CUDA_VISIBLE_DEVICES=
Task 15 ( 15/672, 15/42 ) is bound to cpu[s] 60 on host a09n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={60} and CUDA_VISIBLE_DEVICES=
Task 150 ( 150/672, 24/42 ) is bound to cpu[s] 100 on host c10n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={100} and CUDA_VISIBLE_DEVICES=
Task 151 ( 151/672, 25/42 ) is bound to cpu[s] 104 on host c10n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={104} and CUDA_VISIBLE_DEVICES=
Task 152 ( 152/672, 26/42 ) is bound to cpu[s] 108 on host c10n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={108} and CUDA_VISIBLE_DEVICES=
Task 153 ( 153/672, 27/42 ) is bound to cpu[s] 112 on host c10n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={112} and CUDA_VISIBLE_DEVICES=
Task 154 ( 154/672, 28/42 ) is bound to cpu[s] 116 on host c10n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={116} and CUDA_VISIBLE_DEVICES=
Task 155 ( 155/672, 29/42 ) is bound to cpu[s] 120 on host c10n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={120} and CUDA_VISIBLE_DEVICES=
Task 156 ( 156/672, 30/42 ) is bound to cpu[s] 124 on host c10n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={124} and CUDA_VISIBLE_DEVICES=
Task 157 ( 157/672, 31/42 ) is bound to cpu[s] 128 on host c10n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={128} and CUDA_VISIBLE_DEVICES=
Task 158 ( 158/672, 32/42 ) is bound to cpu[s] 132 on host c10n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={132} and CUDA_VISIBLE_DEVICES=
Task 159 ( 159/672, 33/42 ) is bound to cpu[s] 136 on host c10n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={136} and CUDA_VISIBLE_DEVICES=
Task 16 ( 16/672, 16/42 ) is bound to cpu[s] 64 on host a09n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={64} and CUDA_VISIBLE_DEVICES=
Task 160 ( 160/672, 34/42 ) is bound to cpu[s] 140 on host c10n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={140} and CUDA_VISIBLE_DEVICES=
Task 161 ( 161/672, 35/42 ) is bound to cpu[s] 144 on host c10n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={144} and CUDA_VISIBLE_DEVICES=
Task 162 ( 162/672, 36/42 ) is bound to cpu[s] 148 on host c10n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={148} and CUDA_VISIBLE_DEVICES=
Task 163 ( 163/672, 37/42 ) is bound to cpu[s] 152 on host c10n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={152} and CUDA_VISIBLE_DEVICES=
Task 164 ( 164/672, 38/42 ) is bound to cpu[s] 156 on host c10n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={156} and CUDA_VISIBLE_DEVICES=
Task 165 ( 165/672, 39/42 ) is bound to cpu[s] 160 on host c10n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={160} and CUDA_VISIBLE_DEVICES=
Task 166 ( 166/672, 40/42 ) is bound to cpu[s] 164 on host c10n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={164} and CUDA_VISIBLE_DEVICES=
Task 167 ( 167/672, 41/42 ) is bound to cpu[s] 168 on host c10n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={168} and CUDA_VISIBLE_DEVICES=
Task 168 ( 168/672, 0/42 ) is bound to cpu[s] 0 on host c10n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={0} and CUDA_VISIBLE_DEVICES=
Task 169 ( 169/672, 1/42 ) is bound to cpu[s] 4 on host c10n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={4} and CUDA_VISIBLE_DEVICES=
Task 17 ( 17/672, 17/42 ) is bound to cpu[s] 68 on host a09n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={68} and CUDA_VISIBLE_DEVICES=
Task 170 ( 170/672, 2/42 ) is bound to cpu[s] 8 on host c10n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={8} and CUDA_VISIBLE_DEVICES=
Task 171 ( 171/672, 3/42 ) is bound to cpu[s] 12 on host c10n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={12} and CUDA_VISIBLE_DEVICES=
Task 172 ( 172/672, 4/42 ) is bound to cpu[s] 16 on host c10n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={16} and CUDA_VISIBLE_DEVICES=
Task 173 ( 173/672, 5/42 ) is bound to cpu[s] 20 on host c10n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={20} and CUDA_VISIBLE_DEVICES=
Task 174 ( 174/672, 6/42 ) is bound to cpu[s] 24 on host c10n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={24} and CUDA_VISIBLE_DEVICES=
Task 175 ( 175/672, 7/42 ) is bound to cpu[s] 28 on host c10n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={28} and CUDA_VISIBLE_DEVICES=
Task 176 ( 176/672, 8/42 ) is bound to cpu[s] 32 on host c10n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={32} and CUDA_VISIBLE_DEVICES=
Task 177 ( 177/672, 9/42 ) is bound to cpu[s] 36 on host c10n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={36} and CUDA_VISIBLE_DEVICES=
Task 178 ( 178/672, 10/42 ) is bound to cpu[s] 40 on host c10n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={40} and CUDA_VISIBLE_DEVICES=
Task 179 ( 179/672, 11/42 ) is bound to cpu[s] 44 on host c10n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={44} and CUDA_VISIBLE_DEVICES=
Task 18 ( 18/672, 18/42 ) is bound to cpu[s] 72 on host a09n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={72} and CUDA_VISIBLE_DEVICES=
Task 180 ( 180/672, 12/42 ) is bound to cpu[s] 48 on host c10n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={48} and CUDA_VISIBLE_DEVICES=
Task 181 ( 181/672, 13/42 ) is bound to cpu[s] 52 on host c10n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={52} and CUDA_VISIBLE_DEVICES=
Task 182 ( 182/672, 14/42 ) is bound to cpu[s] 56 on host c10n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={56} and CUDA_VISIBLE_DEVICES=
Task 183 ( 183/672, 15/42 ) is bound to cpu[s] 60 on host c10n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={60} and CUDA_VISIBLE_DEVICES=
Task 184 ( 184/672, 16/42 ) is bound to cpu[s] 64 on host c10n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={64} and CUDA_VISIBLE_DEVICES=
Task 185 ( 185/672, 17/42 ) is bound to cpu[s] 68 on host c10n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={68} and CUDA_VISIBLE_DEVICES=
Task 186 ( 186/672, 18/42 ) is bound to cpu[s] 72 on host c10n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={72} and CUDA_VISIBLE_DEVICES=
Task 187 ( 187/672, 19/42 ) is bound to cpu[s] 76 on host c10n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={76} and CUDA_VISIBLE_DEVICES=
Task 188 ( 188/672, 20/42 ) is bound to cpu[s] 80 on host c10n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={80} and CUDA_VISIBLE_DEVICES=
Task 189 ( 189/672, 21/42 ) is bound to cpu[s] 88 on host c10n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={88} and CUDA_VISIBLE_DEVICES=
Task 19 ( 19/672, 19/42 ) is bound to cpu[s] 76 on host a09n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={76} and CUDA_VISIBLE_DEVICES=
Task 190 ( 190/672, 22/42 ) is bound to cpu[s] 92 on host c10n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={92} and CUDA_VISIBLE_DEVICES=
Task 191 ( 191/672, 23/42 ) is bound to cpu[s] 96 on host c10n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={96} and CUDA_VISIBLE_DEVICES=
Task 192 ( 192/672, 24/42 ) is bound to cpu[s] 100 on host c10n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={100} and CUDA_VISIBLE_DEVICES=
Task 193 ( 193/672, 25/42 ) is bound to cpu[s] 104 on host c10n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={104} and CUDA_VISIBLE_DEVICES=
Task 194 ( 194/672, 26/42 ) is bound to cpu[s] 108 on host c10n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={108} and CUDA_VISIBLE_DEVICES=
Task 195 ( 195/672, 27/42 ) is bound to cpu[s] 112 on host c10n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={112} and CUDA_VISIBLE_DEVICES=
Task 196 ( 196/672, 28/42 ) is bound to cpu[s] 116 on host c10n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={116} and CUDA_VISIBLE_DEVICES=
Task 197 ( 197/672, 29/42 ) is bound to cpu[s] 120 on host c10n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={120} and CUDA_VISIBLE_DEVICES=
Task 198 ( 198/672, 30/42 ) is bound to cpu[s] 124 on host c10n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={124} and CUDA_VISIBLE_DEVICES=
Task 199 ( 199/672, 31/42 ) is bound to cpu[s] 128 on host c10n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={128} and CUDA_VISIBLE_DEVICES=
Task 2 ( 2/672, 2/42 ) is bound to cpu[s] 8 on host a09n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={8} and CUDA_VISIBLE_DEVICES=
Task 20 ( 20/672, 20/42 ) is bound to cpu[s] 80 on host a09n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={80} and CUDA_VISIBLE_DEVICES=
Task 200 ( 200/672, 32/42 ) is bound to cpu[s] 132 on host c10n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={132} and CUDA_VISIBLE_DEVICES=
Task 201 ( 201/672, 33/42 ) is bound to cpu[s] 136 on host c10n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={136} and CUDA_VISIBLE_DEVICES=
Task 202 ( 202/672, 34/42 ) is bound to cpu[s] 140 on host c10n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={140} and CUDA_VISIBLE_DEVICES=
Task 203 ( 203/672, 35/42 ) is bound to cpu[s] 144 on host c10n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={144} and CUDA_VISIBLE_DEVICES=
Task 204 ( 204/672, 36/42 ) is bound to cpu[s] 148 on host c10n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={148} and CUDA_VISIBLE_DEVICES=
Task 205 ( 205/672, 37/42 ) is bound to cpu[s] 152 on host c10n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={152} and CUDA_VISIBLE_DEVICES=
Task 206 ( 206/672, 38/42 ) is bound to cpu[s] 156 on host c10n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={156} and CUDA_VISIBLE_DEVICES=
Task 207 ( 207/672, 39/42 ) is bound to cpu[s] 160 on host c10n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={160} and CUDA_VISIBLE_DEVICES=
Task 208 ( 208/672, 40/42 ) is bound to cpu[s] 164 on host c10n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={164} and CUDA_VISIBLE_DEVICES=
Task 209 ( 209/672, 41/42 ) is bound to cpu[s] 168 on host c10n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={168} and CUDA_VISIBLE_DEVICES=
Task 21 ( 21/672, 21/42 ) is bound to cpu[s] 88 on host a09n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={88} and CUDA_VISIBLE_DEVICES=
Task 210 ( 210/672, 0/42 ) is bound to cpu[s] 0 on host c10n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={0} and CUDA_VISIBLE_DEVICES=
Task 211 ( 211/672, 1/42 ) is bound to cpu[s] 4 on host c10n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={4} and CUDA_VISIBLE_DEVICES=
Task 212 ( 212/672, 2/42 ) is bound to cpu[s] 8 on host c10n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={8} and CUDA_VISIBLE_DEVICES=
Task 213 ( 213/672, 3/42 ) is bound to cpu[s] 12 on host c10n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={12} and CUDA_VISIBLE_DEVICES=
Task 214 ( 214/672, 4/42 ) is bound to cpu[s] 16 on host c10n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={16} and CUDA_VISIBLE_DEVICES=
Task 215 ( 215/672, 5/42 ) is bound to cpu[s] 20 on host c10n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={20} and CUDA_VISIBLE_DEVICES=
Task 216 ( 216/672, 6/42 ) is bound to cpu[s] 24 on host c10n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={24} and CUDA_VISIBLE_DEVICES=
Task 217 ( 217/672, 7/42 ) is bound to cpu[s] 28 on host c10n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={28} and CUDA_VISIBLE_DEVICES=
Task 218 ( 218/672, 8/42 ) is bound to cpu[s] 32 on host c10n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={32} and CUDA_VISIBLE_DEVICES=
Task 219 ( 219/672, 9/42 ) is bound to cpu[s] 36 on host c10n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={36} and CUDA_VISIBLE_DEVICES=
Task 22 ( 22/672, 22/42 ) is bound to cpu[s] 92 on host a09n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={92} and CUDA_VISIBLE_DEVICES=
Task 220 ( 220/672, 10/42 ) is bound to cpu[s] 40 on host c10n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={40} and CUDA_VISIBLE_DEVICES=
Task 221 ( 221/672, 11/42 ) is bound to cpu[s] 44 on host c10n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={44} and CUDA_VISIBLE_DEVICES=
Task 222 ( 222/672, 12/42 ) is bound to cpu[s] 48 on host c10n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={48} and CUDA_VISIBLE_DEVICES=
Task 223 ( 223/672, 13/42 ) is bound to cpu[s] 52 on host c10n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={52} and CUDA_VISIBLE_DEVICES=
Task 224 ( 224/672, 14/42 ) is bound to cpu[s] 56 on host c10n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={56} and CUDA_VISIBLE_DEVICES=
Task 225 ( 225/672, 15/42 ) is bound to cpu[s] 60 on host c10n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={60} and CUDA_VISIBLE_DEVICES=
Task 226 ( 226/672, 16/42 ) is bound to cpu[s] 64 on host c10n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={64} and CUDA_VISIBLE_DEVICES=
Task 227 ( 227/672, 17/42 ) is bound to cpu[s] 68 on host c10n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={68} and CUDA_VISIBLE_DEVICES=
Task 228 ( 228/672, 18/42 ) is bound to cpu[s] 72 on host c10n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={72} and CUDA_VISIBLE_DEVICES=
Task 229 ( 229/672, 19/42 ) is bound to cpu[s] 76 on host c10n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={76} and CUDA_VISIBLE_DEVICES=
Task 23 ( 23/672, 23/42 ) is bound to cpu[s] 96 on host a09n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={96} and CUDA_VISIBLE_DEVICES=
Task 230 ( 230/672, 20/42 ) is bound to cpu[s] 80 on host c10n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={80} and CUDA_VISIBLE_DEVICES=
Task 231 ( 231/672, 21/42 ) is bound to cpu[s] 88 on host c10n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={88} and CUDA_VISIBLE_DEVICES=
Task 232 ( 232/672, 22/42 ) is bound to cpu[s] 92 on host c10n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={92} and CUDA_VISIBLE_DEVICES=
Task 233 ( 233/672, 23/42 ) is bound to cpu[s] 96 on host c10n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={96} and CUDA_VISIBLE_DEVICES=
Task 234 ( 234/672, 24/42 ) is bound to cpu[s] 100 on host c10n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={100} and CUDA_VISIBLE_DEVICES=
Task 235 ( 235/672, 25/42 ) is bound to cpu[s] 104 on host c10n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={104} and CUDA_VISIBLE_DEVICES=
Task 236 ( 236/672, 26/42 ) is bound to cpu[s] 108 on host c10n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={108} and CUDA_VISIBLE_DEVICES=
Task 237 ( 237/672, 27/42 ) is bound to cpu[s] 112 on host c10n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={112} and CUDA_VISIBLE_DEVICES=
Task 238 ( 238/672, 28/42 ) is bound to cpu[s] 116 on host c10n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={116} and CUDA_VISIBLE_DEVICES=
Task 239 ( 239/672, 29/42 ) is bound to cpu[s] 120 on host c10n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={120} and CUDA_VISIBLE_DEVICES=
Task 24 ( 24/672, 24/42 ) is bound to cpu[s] 100 on host a09n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={100} and CUDA_VISIBLE_DEVICES=
Task 240 ( 240/672, 30/42 ) is bound to cpu[s] 124 on host c10n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={124} and CUDA_VISIBLE_DEVICES=
Task 241 ( 241/672, 31/42 ) is bound to cpu[s] 128 on host c10n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={128} and CUDA_VISIBLE_DEVICES=
Task 242 ( 242/672, 32/42 ) is bound to cpu[s] 132 on host c10n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={132} and CUDA_VISIBLE_DEVICES=
Task 243 ( 243/672, 33/42 ) is bound to cpu[s] 136 on host c10n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={136} and CUDA_VISIBLE_DEVICES=
Task 244 ( 244/672, 34/42 ) is bound to cpu[s] 140 on host c10n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={140} and CUDA_VISIBLE_DEVICES=
Task 245 ( 245/672, 35/42 ) is bound to cpu[s] 144 on host c10n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={144} and CUDA_VISIBLE_DEVICES=
Task 246 ( 246/672, 36/42 ) is bound to cpu[s] 148 on host c10n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={148} and CUDA_VISIBLE_DEVICES=
Task 247 ( 247/672, 37/42 ) is bound to cpu[s] 152 on host c10n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={152} and CUDA_VISIBLE_DEVICES=
Task 248 ( 248/672, 38/42 ) is bound to cpu[s] 156 on host c10n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={156} and CUDA_VISIBLE_DEVICES=
Task 249 ( 249/672, 39/42 ) is bound to cpu[s] 160 on host c10n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={160} and CUDA_VISIBLE_DEVICES=
Task 25 ( 25/672, 25/42 ) is bound to cpu[s] 104 on host a09n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={104} and CUDA_VISIBLE_DEVICES=
Task 250 ( 250/672, 40/42 ) is bound to cpu[s] 164 on host c10n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={164} and CUDA_VISIBLE_DEVICES=
Task 251 ( 251/672, 41/42 ) is bound to cpu[s] 168 on host c10n10 with OMP_NUM_THREADS=1 and with OMP_PLACES={168} and CUDA_VISIBLE_DEVICES=
Task 252 ( 252/672, 0/42 ) is bound to cpu[s] 0 on host c10n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={0} and CUDA_VISIBLE_DEVICES=
Task 253 ( 253/672, 1/42 ) is bound to cpu[s] 4 on host c10n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={4} and CUDA_VISIBLE_DEVICES=
Task 254 ( 254/672, 2/42 ) is bound to cpu[s] 8 on host c10n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={8} and CUDA_VISIBLE_DEVICES=
Task 255 ( 255/672, 3/42 ) is bound to cpu[s] 12 on host c10n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={12} and CUDA_VISIBLE_DEVICES=
Task 256 ( 256/672, 4/42 ) is bound to cpu[s] 16 on host c10n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={16} and CUDA_VISIBLE_DEVICES=
Task 257 ( 257/672, 5/42 ) is bound to cpu[s] 20 on host c10n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={20} and CUDA_VISIBLE_DEVICES=
Task 258 ( 258/672, 6/42 ) is bound to cpu[s] 24 on host c10n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={24} and CUDA_VISIBLE_DEVICES=
Task 259 ( 259/672, 7/42 ) is bound to cpu[s] 28 on host c10n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={28} and CUDA_VISIBLE_DEVICES=
Task 26 ( 26/672, 26/42 ) is bound to cpu[s] 108 on host a09n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={108} and CUDA_VISIBLE_DEVICES=
Task 260 ( 260/672, 8/42 ) is bound to cpu[s] 32 on host c10n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={32} and CUDA_VISIBLE_DEVICES=
Task 261 ( 261/672, 9/42 ) is bound to cpu[s] 36 on host c10n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={36} and CUDA_VISIBLE_DEVICES=
Task 262 ( 262/672, 10/42 ) is bound to cpu[s] 40 on host c10n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={40} and CUDA_VISIBLE_DEVICES=
Task 263 ( 263/672, 11/42 ) is bound to cpu[s] 44 on host c10n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={44} and CUDA_VISIBLE_DEVICES=
Task 264 ( 264/672, 12/42 ) is bound to cpu[s] 48 on host c10n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={48} and CUDA_VISIBLE_DEVICES=
Task 265 ( 265/672, 13/42 ) is bound to cpu[s] 52 on host c10n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={52} and CUDA_VISIBLE_DEVICES=
Task 266 ( 266/672, 14/42 ) is bound to cpu[s] 56 on host c10n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={56} and CUDA_VISIBLE_DEVICES=
Task 267 ( 267/672, 15/42 ) is bound to cpu[s] 60 on host c10n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={60} and CUDA_VISIBLE_DEVICES=
Task 268 ( 268/672, 16/42 ) is bound to cpu[s] 64 on host c10n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={64} and CUDA_VISIBLE_DEVICES=
Task 269 ( 269/672, 17/42 ) is bound to cpu[s] 68 on host c10n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={68} and CUDA_VISIBLE_DEVICES=
Task 27 ( 27/672, 27/42 ) is bound to cpu[s] 112 on host a09n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={112} and CUDA_VISIBLE_DEVICES=
Task 270 ( 270/672, 18/42 ) is bound to cpu[s] 72 on host c10n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={72} and CUDA_VISIBLE_DEVICES=
Task 271 ( 271/672, 19/42 ) is bound to cpu[s] 76 on host c10n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={76} and CUDA_VISIBLE_DEVICES=
Task 272 ( 272/672, 20/42 ) is bound to cpu[s] 80 on host c10n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={80} and CUDA_VISIBLE_DEVICES=
Task 273 ( 273/672, 21/42 ) is bound to cpu[s] 88 on host c10n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={88} and CUDA_VISIBLE_DEVICES=
Task 274 ( 274/672, 22/42 ) is bound to cpu[s] 92 on host c10n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={92} and CUDA_VISIBLE_DEVICES=
Task 275 ( 275/672, 23/42 ) is bound to cpu[s] 96 on host c10n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={96} and CUDA_VISIBLE_DEVICES=
Task 276 ( 276/672, 24/42 ) is bound to cpu[s] 100 on host c10n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={100} and CUDA_VISIBLE_DEVICES=
Task 277 ( 277/672, 25/42 ) is bound to cpu[s] 104 on host c10n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={104} and CUDA_VISIBLE_DEVICES=
Task 278 ( 278/672, 26/42 ) is bound to cpu[s] 108 on host c10n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={108} and CUDA_VISIBLE_DEVICES=
Task 279 ( 279/672, 27/42 ) is bound to cpu[s] 112 on host c10n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={112} and CUDA_VISIBLE_DEVICES=
Task 28 ( 28/672, 28/42 ) is bound to cpu[s] 116 on host a09n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={116} and CUDA_VISIBLE_DEVICES=
Task 280 ( 280/672, 28/42 ) is bound to cpu[s] 116 on host c10n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={116} and CUDA_VISIBLE_DEVICES=
Task 281 ( 281/672, 29/42 ) is bound to cpu[s] 120 on host c10n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={120} and CUDA_VISIBLE_DEVICES=
Task 282 ( 282/672, 30/42 ) is bound to cpu[s] 124 on host c10n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={124} and CUDA_VISIBLE_DEVICES=
Task 283 ( 283/672, 31/42 ) is bound to cpu[s] 128 on host c10n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={128} and CUDA_VISIBLE_DEVICES=
Task 284 ( 284/672, 32/42 ) is bound to cpu[s] 132 on host c10n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={132} and CUDA_VISIBLE_DEVICES=
Task 285 ( 285/672, 33/42 ) is bound to cpu[s] 136 on host c10n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={136} and CUDA_VISIBLE_DEVICES=
Task 286 ( 286/672, 34/42 ) is bound to cpu[s] 140 on host c10n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={140} and CUDA_VISIBLE_DEVICES=
Task 287 ( 287/672, 35/42 ) is bound to cpu[s] 144 on host c10n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={144} and CUDA_VISIBLE_DEVICES=
Task 288 ( 288/672, 36/42 ) is bound to cpu[s] 148 on host c10n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={148} and CUDA_VISIBLE_DEVICES=
Task 289 ( 289/672, 37/42 ) is bound to cpu[s] 152 on host c10n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={152} and CUDA_VISIBLE_DEVICES=
Task 29 ( 29/672, 29/42 ) is bound to cpu[s] 120 on host a09n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={120} and CUDA_VISIBLE_DEVICES=
Task 290 ( 290/672, 38/42 ) is bound to cpu[s] 156 on host c10n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={156} and CUDA_VISIBLE_DEVICES=
Task 291 ( 291/672, 39/42 ) is bound to cpu[s] 160 on host c10n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={160} and CUDA_VISIBLE_DEVICES=
Task 292 ( 292/672, 40/42 ) is bound to cpu[s] 164 on host c10n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={164} and CUDA_VISIBLE_DEVICES=
Task 293 ( 293/672, 41/42 ) is bound to cpu[s] 168 on host c10n11 with OMP_NUM_THREADS=1 and with OMP_PLACES={168} and CUDA_VISIBLE_DEVICES=
Task 294 ( 294/672, 0/42 ) is bound to cpu[s] 0 on host c10n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={0} and CUDA_VISIBLE_DEVICES=
Task 295 ( 295/672, 1/42 ) is bound to cpu[s] 4 on host c10n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={4} and CUDA_VISIBLE_DEVICES=
Task 296 ( 296/672, 2/42 ) is bound to cpu[s] 8 on host c10n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={8} and CUDA_VISIBLE_DEVICES=
Task 297 ( 297/672, 3/42 ) is bound to cpu[s] 12 on host c10n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={12} and CUDA_VISIBLE_DEVICES=
Task 298 ( 298/672, 4/42 ) is bound to cpu[s] 16 on host c10n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={16} and CUDA_VISIBLE_DEVICES=
Task 299 ( 299/672, 5/42 ) is bound to cpu[s] 20 on host c10n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={20} and CUDA_VISIBLE_DEVICES=
Task 3 ( 3/672, 3/42 ) is bound to cpu[s] 12 on host a09n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={12} and CUDA_VISIBLE_DEVICES=
Task 30 ( 30/672, 30/42 ) is bound to cpu[s] 124 on host a09n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={124} and CUDA_VISIBLE_DEVICES=
Task 300 ( 300/672, 6/42 ) is bound to cpu[s] 24 on host c10n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={24} and CUDA_VISIBLE_DEVICES=
Task 301 ( 301/672, 7/42 ) is bound to cpu[s] 28 on host c10n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={28} and CUDA_VISIBLE_DEVICES=
Task 302 ( 302/672, 8/42 ) is bound to cpu[s] 32 on host c10n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={32} and CUDA_VISIBLE_DEVICES=
Task 303 ( 303/672, 9/42 ) is bound to cpu[s] 36 on host c10n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={36} and CUDA_VISIBLE_DEVICES=
Task 304 ( 304/672, 10/42 ) is bound to cpu[s] 40 on host c10n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={40} and CUDA_VISIBLE_DEVICES=
Task 305 ( 305/672, 11/42 ) is bound to cpu[s] 44 on host c10n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={44} and CUDA_VISIBLE_DEVICES=
Task 306 ( 306/672, 12/42 ) is bound to cpu[s] 48 on host c10n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={48} and CUDA_VISIBLE_DEVICES=
Task 307 ( 307/672, 13/42 ) is bound to cpu[s] 52 on host c10n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={52} and CUDA_VISIBLE_DEVICES=
Task 308 ( 308/672, 14/42 ) is bound to cpu[s] 56 on host c10n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={56} and CUDA_VISIBLE_DEVICES=
Task 309 ( 309/672, 15/42 ) is bound to cpu[s] 60 on host c10n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={60} and CUDA_VISIBLE_DEVICES=
Task 31 ( 31/672, 31/42 ) is bound to cpu[s] 128 on host a09n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={128} and CUDA_VISIBLE_DEVICES=
Task 310 ( 310/672, 16/42 ) is bound to cpu[s] 64 on host c10n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={64} and CUDA_VISIBLE_DEVICES=
Task 311 ( 311/672, 17/42 ) is bound to cpu[s] 68 on host c10n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={68} and CUDA_VISIBLE_DEVICES=
Task 312 ( 312/672, 18/42 ) is bound to cpu[s] 72 on host c10n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={72} and CUDA_VISIBLE_DEVICES=
Task 313 ( 313/672, 19/42 ) is bound to cpu[s] 76 on host c10n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={76} and CUDA_VISIBLE_DEVICES=
Task 314 ( 314/672, 20/42 ) is bound to cpu[s] 80 on host c10n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={80} and CUDA_VISIBLE_DEVICES=
Task 315 ( 315/672, 21/42 ) is bound to cpu[s] 88 on host c10n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={88} and CUDA_VISIBLE_DEVICES=
Task 316 ( 316/672, 22/42 ) is bound to cpu[s] 92 on host c10n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={92} and CUDA_VISIBLE_DEVICES=
Task 317 ( 317/672, 23/42 ) is bound to cpu[s] 96 on host c10n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={96} and CUDA_VISIBLE_DEVICES=
Task 318 ( 318/672, 24/42 ) is bound to cpu[s] 100 on host c10n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={100} and CUDA_VISIBLE_DEVICES=
Task 319 ( 319/672, 25/42 ) is bound to cpu[s] 104 on host c10n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={104} and CUDA_VISIBLE_DEVICES=
Task 32 ( 32/672, 32/42 ) is bound to cpu[s] 132 on host a09n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={132} and CUDA_VISIBLE_DEVICES=
Task 320 ( 320/672, 26/42 ) is bound to cpu[s] 108 on host c10n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={108} and CUDA_VISIBLE_DEVICES=
Task 321 ( 321/672, 27/42 ) is bound to cpu[s] 112 on host c10n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={112} and CUDA_VISIBLE_DEVICES=
Task 322 ( 322/672, 28/42 ) is bound to cpu[s] 116 on host c10n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={116} and CUDA_VISIBLE_DEVICES=
Task 323 ( 323/672, 29/42 ) is bound to cpu[s] 120 on host c10n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={120} and CUDA_VISIBLE_DEVICES=
Task 324 ( 324/672, 30/42 ) is bound to cpu[s] 124 on host c10n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={124} and CUDA_VISIBLE_DEVICES=
Task 325 ( 325/672, 31/42 ) is bound to cpu[s] 128 on host c10n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={128} and CUDA_VISIBLE_DEVICES=
Task 326 ( 326/672, 32/42 ) is bound to cpu[s] 132 on host c10n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={132} and CUDA_VISIBLE_DEVICES=
Task 327 ( 327/672, 33/42 ) is bound to cpu[s] 136 on host c10n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={136} and CUDA_VISIBLE_DEVICES=
Task 328 ( 328/672, 34/42 ) is bound to cpu[s] 140 on host c10n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={140} and CUDA_VISIBLE_DEVICES=
Task 329 ( 329/672, 35/42 ) is bound to cpu[s] 144 on host c10n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={144} and CUDA_VISIBLE_DEVICES=
Task 33 ( 33/672, 33/42 ) is bound to cpu[s] 136 on host a09n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={136} and CUDA_VISIBLE_DEVICES=
Task 330 ( 330/672, 36/42 ) is bound to cpu[s] 148 on host c10n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={148} and CUDA_VISIBLE_DEVICES=
Task 331 ( 331/672, 37/42 ) is bound to cpu[s] 152 on host c10n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={152} and CUDA_VISIBLE_DEVICES=
Task 332 ( 332/672, 38/42 ) is bound to cpu[s] 156 on host c10n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={156} and CUDA_VISIBLE_DEVICES=
Task 333 ( 333/672, 39/42 ) is bound to cpu[s] 160 on host c10n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={160} and CUDA_VISIBLE_DEVICES=
Task 334 ( 334/672, 40/42 ) is bound to cpu[s] 164 on host c10n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={164} and CUDA_VISIBLE_DEVICES=
Task 335 ( 335/672, 41/42 ) is bound to cpu[s] 168 on host c10n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={168} and CUDA_VISIBLE_DEVICES=
Task 336 ( 336/672, 0/42 ) is bound to cpu[s] 0 on host f18n16 with OMP_NUM_THREADS=1 and with OMP_PLACES={0} and CUDA_VISIBLE_DEVICES=
Task 337 ( 337/672, 1/42 ) is bound to cpu[s] 4 on host f18n16 with OMP_NUM_THREADS=1 and with OMP_PLACES={4} and CUDA_VISIBLE_DEVICES=
Task 338 ( 338/672, 2/42 ) is bound to cpu[s] 8 on host f18n16 with OMP_NUM_THREADS=1 and with OMP_PLACES={8} and CUDA_VISIBLE_DEVICES=
Task 339 ( 339/672, 3/42 ) is bound to cpu[s] 12 on host f18n16 with OMP_NUM_THREADS=1 and with OMP_PLACES={12} and CUDA_VISIBLE_DEVICES=
Task 34 ( 34/672, 34/42 ) is bound to cpu[s] 140 on host a09n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={140} and CUDA_VISIBLE_DEVICES=
Task 340 ( 340/672, 4/42 ) is bound to cpu[s] 16 on host f18n16 with OMP_NUM_THREADS=1 and with OMP_PLACES={16} and CUDA_VISIBLE_DEVICES=
Task 341 ( 341/672, 5/42 ) is bound to cpu[s] 20 on host f18n16 with OMP_NUM_THREADS=1 and with OMP_PLACES={20} and CUDA_VISIBLE_DEVICES=
Task 342 ( 342/672, 6/42 ) is bound to cpu[s] 24 on host f18n16 with OMP_NUM_THREADS=1 and with OMP_PLACES={24} and CUDA_VISIBLE_DEVICES=
Task 343 ( 343/672, 7/42 ) is bound to cpu[s] 28 on host f18n16 with OMP_NUM_THREADS=1 and with OMP_PLACES={28} and CUDA_VISIBLE_DEVICES=
Task 344 ( 344/672, 8/42 ) is bound to cpu[s] 32 on host f18n16 with OMP_NUM_THREADS=1 and with OMP_PLACES={32} and CUDA_VISIBLE_DEVICES=
Task 345 ( 345/672, 9/42 ) is bound to cpu[s] 36 on host f18n16 with OMP_NUM_THREADS=1 and with OMP_PLACES={36} and CUDA_VISIBLE_DEVICES=
Task 346 ( 346/672, 10/42 ) is bound to cpu[s] 40 on host f18n16 with OMP_NUM_THREADS=1 and with OMP_PLACES={40} and CUDA_VISIBLE_DEVICES=
Task 347 ( 347/672, 11/42 ) is bound to cpu[s] 44 on host f18n16 with OMP_NUM_THREADS=1 and with OMP_PLACES={44} and CUDA_VISIBLE_DEVICES=
Task 348 ( 348/672, 12/42 ) is bound to cpu[s] 48 on host f18n16 with OMP_NUM_THREADS=1 and with OMP_PLACES={48} and CUDA_VISIBLE_DEVICES=
Task 349 ( 349/672, 13/42 ) is bound to cpu[s] 52 on host f18n16 with OMP_NUM_THREADS=1 and with OMP_PLACES={52} and CUDA_VISIBLE_DEVICES=
Task 35 ( 35/672, 35/42 ) is bound to cpu[s] 144 on host a09n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={144} and CUDA_VISIBLE_DEVICES=
Task 350 ( 350/672, 14/42 ) is bound to cpu[s] 56 on host f18n16 with OMP_NUM_THREADS=1 and with OMP_PLACES={56} and CUDA_VISIBLE_DEVICES=
Task 351 ( 351/672, 15/42 ) is bound to cpu[s] 60 on host f18n16 with OMP_NUM_THREADS=1 and with OMP_PLACES={60} and CUDA_VISIBLE_DEVICES=
Task 352 ( 352/672, 16/42 ) is bound to cpu[s] 64 on host f18n16 with OMP_NUM_THREADS=1 and with OMP_PLACES={64} and CUDA_VISIBLE_DEVICES=
Task 353 ( 353/672, 17/42 ) is bound to cpu[s] 68 on host f18n16 with OMP_NUM_THREADS=1 and with OMP_PLACES={68} and CUDA_VISIBLE_DEVICES=
Task 354 ( 354/672, 18/42 ) is bound to cpu[s] 72 on host f18n16 with OMP_NUM_THREADS=1 and with OMP_PLACES={72} and CUDA_VISIBLE_DEVICES=
Task 355 ( 355/672, 19/42 ) is bound to cpu[s] 76 on host f18n16 with OMP_NUM_THREADS=1 and with OMP_PLACES={76} and CUDA_VISIBLE_DEVICES=
Task 356 ( 356/672, 20/42 ) is bound to cpu[s] 80 on host f18n16 with OMP_NUM_THREADS=1 and with OMP_PLACES={80} and CUDA_VISIBLE_DEVICES=
Task 357 ( 357/672, 21/42 ) is bound to cpu[s] 88 on host f18n16 with OMP_NUM_THREADS=1 and with OMP_PLACES={88} and CUDA_VISIBLE_DEVICES=
Task 358 ( 358/672, 22/42 ) is bound to cpu[s] 92 on host f18n16 with OMP_NUM_THREADS=1 and with OMP_PLACES={92} and CUDA_VISIBLE_DEVICES=
Task 359 ( 359/672, 23/42 ) is bound to cpu[s] 96 on host f18n16 with OMP_NUM_THREADS=1 and with OMP_PLACES={96} and CUDA_VISIBLE_DEVICES=
Task 36 ( 36/672, 36/42 ) is bound to cpu[s] 148 on host a09n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={148} and CUDA_VISIBLE_DEVICES=
Task 360 ( 360/672, 24/42 ) is bound to cpu[s] 100 on host f18n16 with OMP_NUM_THREADS=1 and with OMP_PLACES={100} and CUDA_VISIBLE_DEVICES=
Task 361 ( 361/672, 25/42 ) is bound to cpu[s] 104 on host f18n16 with OMP_NUM_THREADS=1 and with OMP_PLACES={104} and CUDA_VISIBLE_DEVICES=
Task 362 ( 362/672, 26/42 ) is bound to cpu[s] 108 on host f18n16 with OMP_NUM_THREADS=1 and with OMP_PLACES={108} and CUDA_VISIBLE_DEVICES=
Task 363 ( 363/672, 27/42 ) is bound to cpu[s] 112 on host f18n16 with OMP_NUM_THREADS=1 and with OMP_PLACES={112} and CUDA_VISIBLE_DEVICES=
Task 364 ( 364/672, 28/42 ) is bound to cpu[s] 116 on host f18n16 with OMP_NUM_THREADS=1 and with OMP_PLACES={116} and CUDA_VISIBLE_DEVICES=
Task 365 ( 365/672, 29/42 ) is bound to cpu[s] 120 on host f18n16 with OMP_NUM_THREADS=1 and with OMP_PLACES={120} and CUDA_VISIBLE_DEVICES=
Task 366 ( 366/672, 30/42 ) is bound to cpu[s] 124 on host f18n16 with OMP_NUM_THREADS=1 and with OMP_PLACES={124} and CUDA_VISIBLE_DEVICES=
Task 367 ( 367/672, 31/42 ) is bound to cpu[s] 128 on host f18n16 with OMP_NUM_THREADS=1 and with OMP_PLACES={128} and CUDA_VISIBLE_DEVICES=
Task 368 ( 368/672, 32/42 ) is bound to cpu[s] 132 on host f18n16 with OMP_NUM_THREADS=1 and with OMP_PLACES={132} and CUDA_VISIBLE_DEVICES=
Task 369 ( 369/672, 33/42 ) is bound to cpu[s] 136 on host f18n16 with OMP_NUM_THREADS=1 and with OMP_PLACES={136} and CUDA_VISIBLE_DEVICES=
Task 37 ( 37/672, 37/42 ) is bound to cpu[s] 152 on host a09n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={152} and CUDA_VISIBLE_DEVICES=
Task 370 ( 370/672, 34/42 ) is bound to cpu[s] 140 on host f18n16 with OMP_NUM_THREADS=1 and with OMP_PLACES={140} and CUDA_VISIBLE_DEVICES=
Task 371 ( 371/672, 35/42 ) is bound to cpu[s] 144 on host f18n16 with OMP_NUM_THREADS=1 and with OMP_PLACES={144} and CUDA_VISIBLE_DEVICES=
Task 372 ( 372/672, 36/42 ) is bound to cpu[s] 148 on host f18n16 with OMP_NUM_THREADS=1 and with OMP_PLACES={148} and CUDA_VISIBLE_DEVICES=
Task 373 ( 373/672, 37/42 ) is bound to cpu[s] 152 on host f18n16 with OMP_NUM_THREADS=1 and with OMP_PLACES={152} and CUDA_VISIBLE_DEVICES=
Task 374 ( 374/672, 38/42 ) is bound to cpu[s] 156 on host f18n16 with OMP_NUM_THREADS=1 and with OMP_PLACES={156} and CUDA_VISIBLE_DEVICES=
Task 375 ( 375/672, 39/42 ) is bound to cpu[s] 160 on host f18n16 with OMP_NUM_THREADS=1 and with OMP_PLACES={160} and CUDA_VISIBLE_DEVICES=
Task 376 ( 376/672, 40/42 ) is bound to cpu[s] 164 on host f18n16 with OMP_NUM_THREADS=1 and with OMP_PLACES={164} and CUDA_VISIBLE_DEVICES=
Task 377 ( 377/672, 41/42 ) is bound to cpu[s] 168 on host f18n16 with OMP_NUM_THREADS=1 and with OMP_PLACES={168} and CUDA_VISIBLE_DEVICES=
Task 378 ( 378/672, 0/42 ) is bound to cpu[s] 0 on host h27n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={0} and CUDA_VISIBLE_DEVICES=
Task 379 ( 379/672, 1/42 ) is bound to cpu[s] 4 on host h27n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={4} and CUDA_VISIBLE_DEVICES=
Task 38 ( 38/672, 38/42 ) is bound to cpu[s] 156 on host a09n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={156} and CUDA_VISIBLE_DEVICES=
Task 380 ( 380/672, 2/42 ) is bound to cpu[s] 8 on host h27n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={8} and CUDA_VISIBLE_DEVICES=
Task 381 ( 381/672, 3/42 ) is bound to cpu[s] 12 on host h27n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={12} and CUDA_VISIBLE_DEVICES=
Task 382 ( 382/672, 4/42 ) is bound to cpu[s] 16 on host h27n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={16} and CUDA_VISIBLE_DEVICES=
Task 383 ( 383/672, 5/42 ) is bound to cpu[s] 20 on host h27n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={20} and CUDA_VISIBLE_DEVICES=
Task 384 ( 384/672, 6/42 ) is bound to cpu[s] 24 on host h27n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={24} and CUDA_VISIBLE_DEVICES=
Task 385 ( 385/672, 7/42 ) is bound to cpu[s] 28 on host h27n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={28} and CUDA_VISIBLE_DEVICES=
Task 386 ( 386/672, 8/42 ) is bound to cpu[s] 32 on host h27n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={32} and CUDA_VISIBLE_DEVICES=
Task 387 ( 387/672, 9/42 ) is bound to cpu[s] 36 on host h27n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={36} and CUDA_VISIBLE_DEVICES=
Task 388 ( 388/672, 10/42 ) is bound to cpu[s] 40 on host h27n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={40} and CUDA_VISIBLE_DEVICES=
Task 389 ( 389/672, 11/42 ) is bound to cpu[s] 44 on host h27n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={44} and CUDA_VISIBLE_DEVICES=
Task 39 ( 39/672, 39/42 ) is bound to cpu[s] 160 on host a09n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={160} and CUDA_VISIBLE_DEVICES=
Task 390 ( 390/672, 12/42 ) is bound to cpu[s] 48 on host h27n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={48} and CUDA_VISIBLE_DEVICES=
Task 391 ( 391/672, 13/42 ) is bound to cpu[s] 52 on host h27n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={52} and CUDA_VISIBLE_DEVICES=
Task 392 ( 392/672, 14/42 ) is bound to cpu[s] 56 on host h27n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={56} and CUDA_VISIBLE_DEVICES=
Task 393 ( 393/672, 15/42 ) is bound to cpu[s] 60 on host h27n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={60} and CUDA_VISIBLE_DEVICES=
Task 394 ( 394/672, 16/42 ) is bound to cpu[s] 64 on host h27n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={64} and CUDA_VISIBLE_DEVICES=
Task 395 ( 395/672, 17/42 ) is bound to cpu[s] 68 on host h27n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={68} and CUDA_VISIBLE_DEVICES=
Task 396 ( 396/672, 18/42 ) is bound to cpu[s] 72 on host h27n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={72} and CUDA_VISIBLE_DEVICES=
Task 397 ( 397/672, 19/42 ) is bound to cpu[s] 76 on host h27n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={76} and CUDA_VISIBLE_DEVICES=
Task 398 ( 398/672, 20/42 ) is bound to cpu[s] 80 on host h27n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={80} and CUDA_VISIBLE_DEVICES=
Task 399 ( 399/672, 21/42 ) is bound to cpu[s] 88 on host h27n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={88} and CUDA_VISIBLE_DEVICES=
Task 4 ( 4/672, 4/42 ) is bound to cpu[s] 16 on host a09n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={16} and CUDA_VISIBLE_DEVICES=
Task 40 ( 40/672, 40/42 ) is bound to cpu[s] 164 on host a09n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={164} and CUDA_VISIBLE_DEVICES=
Task 400 ( 400/672, 22/42 ) is bound to cpu[s] 92 on host h27n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={92} and CUDA_VISIBLE_DEVICES=
Task 401 ( 401/672, 23/42 ) is bound to cpu[s] 96 on host h27n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={96} and CUDA_VISIBLE_DEVICES=
Task 402 ( 402/672, 24/42 ) is bound to cpu[s] 100 on host h27n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={100} and CUDA_VISIBLE_DEVICES=
Task 403 ( 403/672, 25/42 ) is bound to cpu[s] 104 on host h27n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={104} and CUDA_VISIBLE_DEVICES=
Task 404 ( 404/672, 26/42 ) is bound to cpu[s] 108 on host h27n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={108} and CUDA_VISIBLE_DEVICES=
Task 405 ( 405/672, 27/42 ) is bound to cpu[s] 112 on host h27n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={112} and CUDA_VISIBLE_DEVICES=
Task 406 ( 406/672, 28/42 ) is bound to cpu[s] 116 on host h27n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={116} and CUDA_VISIBLE_DEVICES=
Task 407 ( 407/672, 29/42 ) is bound to cpu[s] 120 on host h27n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={120} and CUDA_VISIBLE_DEVICES=
Task 408 ( 408/672, 30/42 ) is bound to cpu[s] 124 on host h27n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={124} and CUDA_VISIBLE_DEVICES=
Task 409 ( 409/672, 31/42 ) is bound to cpu[s] 128 on host h27n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={128} and CUDA_VISIBLE_DEVICES=
Task 41 ( 41/672, 41/42 ) is bound to cpu[s] 168 on host a09n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={168} and CUDA_VISIBLE_DEVICES=
Task 410 ( 410/672, 32/42 ) is bound to cpu[s] 132 on host h27n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={132} and CUDA_VISIBLE_DEVICES=
Task 411 ( 411/672, 33/42 ) is bound to cpu[s] 136 on host h27n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={136} and CUDA_VISIBLE_DEVICES=
Task 412 ( 412/672, 34/42 ) is bound to cpu[s] 140 on host h27n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={140} and CUDA_VISIBLE_DEVICES=
Task 413 ( 413/672, 35/42 ) is bound to cpu[s] 144 on host h27n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={144} and CUDA_VISIBLE_DEVICES=
Task 414 ( 414/672, 36/42 ) is bound to cpu[s] 148 on host h27n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={148} and CUDA_VISIBLE_DEVICES=
Task 415 ( 415/672, 37/42 ) is bound to cpu[s] 152 on host h27n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={152} and CUDA_VISIBLE_DEVICES=
Task 416 ( 416/672, 38/42 ) is bound to cpu[s] 156 on host h27n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={156} and CUDA_VISIBLE_DEVICES=
Task 417 ( 417/672, 39/42 ) is bound to cpu[s] 160 on host h27n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={160} and CUDA_VISIBLE_DEVICES=
Task 418 ( 418/672, 40/42 ) is bound to cpu[s] 164 on host h27n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={164} and CUDA_VISIBLE_DEVICES=
Task 419 ( 419/672, 41/42 ) is bound to cpu[s] 168 on host h27n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={168} and CUDA_VISIBLE_DEVICES=
Task 42 ( 42/672, 0/42 ) is bound to cpu[s] 0 on host c09n14 with OMP_NUM_THREADS=1 and with OMP_PLACES={0} and CUDA_VISIBLE_DEVICES=
Task 420 ( 420/672, 0/42 ) is bound to cpu[s] 0 on host h28n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={0} and CUDA_VISIBLE_DEVICES=
Task 421 ( 421/672, 1/42 ) is bound to cpu[s] 4 on host h28n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={4} and CUDA_VISIBLE_DEVICES=
Task 422 ( 422/672, 2/42 ) is bound to cpu[s] 8 on host h28n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={8} and CUDA_VISIBLE_DEVICES=
Task 423 ( 423/672, 3/42 ) is bound to cpu[s] 12 on host h28n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={12} and CUDA_VISIBLE_DEVICES=
Task 424 ( 424/672, 4/42 ) is bound to cpu[s] 16 on host h28n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={16} and CUDA_VISIBLE_DEVICES=
Task 425 ( 425/672, 5/42 ) is bound to cpu[s] 20 on host h28n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={20} and CUDA_VISIBLE_DEVICES=
Task 426 ( 426/672, 6/42 ) is bound to cpu[s] 24 on host h28n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={24} and CUDA_VISIBLE_DEVICES=
Task 427 ( 427/672, 7/42 ) is bound to cpu[s] 28 on host h28n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={28} and CUDA_VISIBLE_DEVICES=
Task 428 ( 428/672, 8/42 ) is bound to cpu[s] 32 on host h28n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={32} and CUDA_VISIBLE_DEVICES=
Task 429 ( 429/672, 9/42 ) is bound to cpu[s] 36 on host h28n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={36} and CUDA_VISIBLE_DEVICES=
Task 43 ( 43/672, 1/42 ) is bound to cpu[s] 4 on host c09n14 with OMP_NUM_THREADS=1 and with OMP_PLACES={4} and CUDA_VISIBLE_DEVICES=
Task 430 ( 430/672, 10/42 ) is bound to cpu[s] 40 on host h28n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={40} and CUDA_VISIBLE_DEVICES=
Task 431 ( 431/672, 11/42 ) is bound to cpu[s] 44 on host h28n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={44} and CUDA_VISIBLE_DEVICES=
Task 432 ( 432/672, 12/42 ) is bound to cpu[s] 48 on host h28n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={48} and CUDA_VISIBLE_DEVICES=
Task 433 ( 433/672, 13/42 ) is bound to cpu[s] 52 on host h28n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={52} and CUDA_VISIBLE_DEVICES=
Task 434 ( 434/672, 14/42 ) is bound to cpu[s] 56 on host h28n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={56} and CUDA_VISIBLE_DEVICES=
Task 435 ( 435/672, 15/42 ) is bound to cpu[s] 60 on host h28n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={60} and CUDA_VISIBLE_DEVICES=
Task 436 ( 436/672, 16/42 ) is bound to cpu[s] 64 on host h28n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={64} and CUDA_VISIBLE_DEVICES=
Task 437 ( 437/672, 17/42 ) is bound to cpu[s] 68 on host h28n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={68} and CUDA_VISIBLE_DEVICES=
Task 438 ( 438/672, 18/42 ) is bound to cpu[s] 72 on host h28n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={72} and CUDA_VISIBLE_DEVICES=
Task 439 ( 439/672, 19/42 ) is bound to cpu[s] 76 on host h28n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={76} and CUDA_VISIBLE_DEVICES=
Task 44 ( 44/672, 2/42 ) is bound to cpu[s] 8 on host c09n14 with OMP_NUM_THREADS=1 and with OMP_PLACES={8} and CUDA_VISIBLE_DEVICES=
Task 440 ( 440/672, 20/42 ) is bound to cpu[s] 80 on host h28n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={80} and CUDA_VISIBLE_DEVICES=
Task 441 ( 441/672, 21/42 ) is bound to cpu[s] 88 on host h28n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={88} and CUDA_VISIBLE_DEVICES=
Task 442 ( 442/672, 22/42 ) is bound to cpu[s] 92 on host h28n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={92} and CUDA_VISIBLE_DEVICES=
Task 443 ( 443/672, 23/42 ) is bound to cpu[s] 96 on host h28n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={96} and CUDA_VISIBLE_DEVICES=
Task 444 ( 444/672, 24/42 ) is bound to cpu[s] 100 on host h28n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={100} and CUDA_VISIBLE_DEVICES=
Task 445 ( 445/672, 25/42 ) is bound to cpu[s] 104 on host h28n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={104} and CUDA_VISIBLE_DEVICES=
Task 446 ( 446/672, 26/42 ) is bound to cpu[s] 108 on host h28n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={108} and CUDA_VISIBLE_DEVICES=
Task 447 ( 447/672, 27/42 ) is bound to cpu[s] 112 on host h28n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={112} and CUDA_VISIBLE_DEVICES=
Task 448 ( 448/672, 28/42 ) is bound to cpu[s] 116 on host h28n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={116} and CUDA_VISIBLE_DEVICES=
Task 449 ( 449/672, 29/42 ) is bound to cpu[s] 120 on host h28n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={120} and CUDA_VISIBLE_DEVICES=
Task 45 ( 45/672, 3/42 ) is bound to cpu[s] 12 on host c09n14 with OMP_NUM_THREADS=1 and with OMP_PLACES={12} and CUDA_VISIBLE_DEVICES=
Task 450 ( 450/672, 30/42 ) is bound to cpu[s] 124 on host h28n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={124} and CUDA_VISIBLE_DEVICES=
Task 451 ( 451/672, 31/42 ) is bound to cpu[s] 128 on host h28n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={128} and CUDA_VISIBLE_DEVICES=
Task 452 ( 452/672, 32/42 ) is bound to cpu[s] 132 on host h28n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={132} and CUDA_VISIBLE_DEVICES=
Task 453 ( 453/672, 33/42 ) is bound to cpu[s] 136 on host h28n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={136} and CUDA_VISIBLE_DEVICES=
Task 454 ( 454/672, 34/42 ) is bound to cpu[s] 140 on host h28n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={140} and CUDA_VISIBLE_DEVICES=
Task 455 ( 455/672, 35/42 ) is bound to cpu[s] 144 on host h28n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={144} and CUDA_VISIBLE_DEVICES=
Task 456 ( 456/672, 36/42 ) is bound to cpu[s] 148 on host h28n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={148} and CUDA_VISIBLE_DEVICES=
Task 457 ( 457/672, 37/42 ) is bound to cpu[s] 152 on host h28n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={152} and CUDA_VISIBLE_DEVICES=
Task 458 ( 458/672, 38/42 ) is bound to cpu[s] 156 on host h28n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={156} and CUDA_VISIBLE_DEVICES=
Task 459 ( 459/672, 39/42 ) is bound to cpu[s] 160 on host h28n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={160} and CUDA_VISIBLE_DEVICES=
Task 46 ( 46/672, 4/42 ) is bound to cpu[s] 16 on host c09n14 with OMP_NUM_THREADS=1 and with OMP_PLACES={16} and CUDA_VISIBLE_DEVICES=
Task 460 ( 460/672, 40/42 ) is bound to cpu[s] 164 on host h28n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={164} and CUDA_VISIBLE_DEVICES=
Task 461 ( 461/672, 41/42 ) is bound to cpu[s] 168 on host h28n09 with OMP_NUM_THREADS=1 and with OMP_PLACES={168} and CUDA_VISIBLE_DEVICES=
Task 462 ( 462/672, 0/42 ) is bound to cpu[s] 0 on host h29n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={0} and CUDA_VISIBLE_DEVICES=
Task 463 ( 463/672, 1/42 ) is bound to cpu[s] 4 on host h29n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={4} and CUDA_VISIBLE_DEVICES=
Task 464 ( 464/672, 2/42 ) is bound to cpu[s] 8 on host h29n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={8} and CUDA_VISIBLE_DEVICES=
Task 465 ( 465/672, 3/42 ) is bound to cpu[s] 12 on host h29n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={12} and CUDA_VISIBLE_DEVICES=
Task 466 ( 466/672, 4/42 ) is bound to cpu[s] 16 on host h29n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={16} and CUDA_VISIBLE_DEVICES=
Task 467 ( 467/672, 5/42 ) is bound to cpu[s] 20 on host h29n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={20} and CUDA_VISIBLE_DEVICES=
Task 468 ( 468/672, 6/42 ) is bound to cpu[s] 24 on host h29n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={24} and CUDA_VISIBLE_DEVICES=
Task 469 ( 469/672, 7/42 ) is bound to cpu[s] 28 on host h29n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={28} and CUDA_VISIBLE_DEVICES=
Task 47 ( 47/672, 5/42 ) is bound to cpu[s] 20 on host c09n14 with OMP_NUM_THREADS=1 and with OMP_PLACES={20} and CUDA_VISIBLE_DEVICES=
Task 470 ( 470/672, 8/42 ) is bound to cpu[s] 32 on host h29n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={32} and CUDA_VISIBLE_DEVICES=
Task 471 ( 471/672, 9/42 ) is bound to cpu[s] 36 on host h29n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={36} and CUDA_VISIBLE_DEVICES=
Task 472 ( 472/672, 10/42 ) is bound to cpu[s] 40 on host h29n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={40} and CUDA_VISIBLE_DEVICES=
Task 473 ( 473/672, 11/42 ) is bound to cpu[s] 44 on host h29n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={44} and CUDA_VISIBLE_DEVICES=
Task 474 ( 474/672, 12/42 ) is bound to cpu[s] 48 on host h29n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={48} and CUDA_VISIBLE_DEVICES=
Task 475 ( 475/672, 13/42 ) is bound to cpu[s] 52 on host h29n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={52} and CUDA_VISIBLE_DEVICES=
Task 476 ( 476/672, 14/42 ) is bound to cpu[s] 56 on host h29n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={56} and CUDA_VISIBLE_DEVICES=
Task 477 ( 477/672, 15/42 ) is bound to cpu[s] 60 on host h29n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={60} and CUDA_VISIBLE_DEVICES=
Task 478 ( 478/672, 16/42 ) is bound to cpu[s] 64 on host h29n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={64} and CUDA_VISIBLE_DEVICES=
Task 479 ( 479/672, 17/42 ) is bound to cpu[s] 68 on host h29n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={68} and CUDA_VISIBLE_DEVICES=
Task 48 ( 48/672, 6/42 ) is bound to cpu[s] 24 on host c09n14 with OMP_NUM_THREADS=1 and with OMP_PLACES={24} and CUDA_VISIBLE_DEVICES=
Task 480 ( 480/672, 18/42 ) is bound to cpu[s] 72 on host h29n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={72} and CUDA_VISIBLE_DEVICES=
Task 481 ( 481/672, 19/42 ) is bound to cpu[s] 76 on host h29n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={76} and CUDA_VISIBLE_DEVICES=
Task 482 ( 482/672, 20/42 ) is bound to cpu[s] 80 on host h29n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={80} and CUDA_VISIBLE_DEVICES=
Task 483 ( 483/672, 21/42 ) is bound to cpu[s] 88 on host h29n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={88} and CUDA_VISIBLE_DEVICES=
Task 484 ( 484/672, 22/42 ) is bound to cpu[s] 92 on host h29n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={92} and CUDA_VISIBLE_DEVICES=
Task 485 ( 485/672, 23/42 ) is bound to cpu[s] 96 on host h29n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={96} and CUDA_VISIBLE_DEVICES=
Task 486 ( 486/672, 24/42 ) is bound to cpu[s] 100 on host h29n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={100} and CUDA_VISIBLE_DEVICES=
Task 487 ( 487/672, 25/42 ) is bound to cpu[s] 104 on host h29n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={104} and CUDA_VISIBLE_DEVICES=
Task 488 ( 488/672, 26/42 ) is bound to cpu[s] 108 on host h29n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={108} and CUDA_VISIBLE_DEVICES=
Task 489 ( 489/672, 27/42 ) is bound to cpu[s] 112 on host h29n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={112} and CUDA_VISIBLE_DEVICES=
Task 49 ( 49/672, 7/42 ) is bound to cpu[s] 28 on host c09n14 with OMP_NUM_THREADS=1 and with OMP_PLACES={28} and CUDA_VISIBLE_DEVICES=
Task 490 ( 490/672, 28/42 ) is bound to cpu[s] 116 on host h29n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={116} and CUDA_VISIBLE_DEVICES=
Task 491 ( 491/672, 29/42 ) is bound to cpu[s] 120 on host h29n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={120} and CUDA_VISIBLE_DEVICES=
Task 492 ( 492/672, 30/42 ) is bound to cpu[s] 124 on host h29n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={124} and CUDA_VISIBLE_DEVICES=
Task 493 ( 493/672, 31/42 ) is bound to cpu[s] 128 on host h29n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={128} and CUDA_VISIBLE_DEVICES=
Task 494 ( 494/672, 32/42 ) is bound to cpu[s] 132 on host h29n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={132} and CUDA_VISIBLE_DEVICES=
Task 495 ( 495/672, 33/42 ) is bound to cpu[s] 136 on host h29n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={136} and CUDA_VISIBLE_DEVICES=
Task 496 ( 496/672, 34/42 ) is bound to cpu[s] 140 on host h29n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={140} and CUDA_VISIBLE_DEVICES=
Task 497 ( 497/672, 35/42 ) is bound to cpu[s] 144 on host h29n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={144} and CUDA_VISIBLE_DEVICES=
Task 498 ( 498/672, 36/42 ) is bound to cpu[s] 148 on host h29n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={148} and CUDA_VISIBLE_DEVICES=
Task 499 ( 499/672, 37/42 ) is bound to cpu[s] 152 on host h29n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={152} and CUDA_VISIBLE_DEVICES=
Task 5 ( 5/672, 5/42 ) is bound to cpu[s] 20 on host a09n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={20} and CUDA_VISIBLE_DEVICES=
Task 50 ( 50/672, 8/42 ) is bound to cpu[s] 32 on host c09n14 with OMP_NUM_THREADS=1 and with OMP_PLACES={32} and CUDA_VISIBLE_DEVICES=
Task 500 ( 500/672, 38/42 ) is bound to cpu[s] 156 on host h29n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={156} and CUDA_VISIBLE_DEVICES=
Task 501 ( 501/672, 39/42 ) is bound to cpu[s] 160 on host h29n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={160} and CUDA_VISIBLE_DEVICES=
Task 502 ( 502/672, 40/42 ) is bound to cpu[s] 164 on host h29n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={164} and CUDA_VISIBLE_DEVICES=
Task 503 ( 503/672, 41/42 ) is bound to cpu[s] 168 on host h29n08 with OMP_NUM_THREADS=1 and with OMP_PLACES={168} and CUDA_VISIBLE_DEVICES=
Task 504 ( 504/672, 0/42 ) is bound to cpu[s] 0 on host h31n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={0} and CUDA_VISIBLE_DEVICES=
Task 505 ( 505/672, 1/42 ) is bound to cpu[s] 4 on host h31n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={4} and CUDA_VISIBLE_DEVICES=
Task 506 ( 506/672, 2/42 ) is bound to cpu[s] 8 on host h31n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={8} and CUDA_VISIBLE_DEVICES=
Task 507 ( 507/672, 3/42 ) is bound to cpu[s] 12 on host h31n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={12} and CUDA_VISIBLE_DEVICES=
Task 508 ( 508/672, 4/42 ) is bound to cpu[s] 16 on host h31n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={16} and CUDA_VISIBLE_DEVICES=
Task 509 ( 509/672, 5/42 ) is bound to cpu[s] 20 on host h31n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={20} and CUDA_VISIBLE_DEVICES=
Task 51 ( 51/672, 9/42 ) is bound to cpu[s] 36 on host c09n14 with OMP_NUM_THREADS=1 and with OMP_PLACES={36} and CUDA_VISIBLE_DEVICES=
Task 510 ( 510/672, 6/42 ) is bound to cpu[s] 24 on host h31n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={24} and CUDA_VISIBLE_DEVICES=
Task 511 ( 511/672, 7/42 ) is bound to cpu[s] 28 on host h31n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={28} and CUDA_VISIBLE_DEVICES=
Task 512 ( 512/672, 8/42 ) is bound to cpu[s] 32 on host h31n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={32} and CUDA_VISIBLE_DEVICES=
Task 513 ( 513/672, 9/42 ) is bound to cpu[s] 36 on host h31n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={36} and CUDA_VISIBLE_DEVICES=
Task 514 ( 514/672, 10/42 ) is bound to cpu[s] 40 on host h31n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={40} and CUDA_VISIBLE_DEVICES=
Task 515 ( 515/672, 11/42 ) is bound to cpu[s] 44 on host h31n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={44} and CUDA_VISIBLE_DEVICES=
Task 516 ( 516/672, 12/42 ) is bound to cpu[s] 48 on host h31n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={48} and CUDA_VISIBLE_DEVICES=
Task 517 ( 517/672, 13/42 ) is bound to cpu[s] 52 on host h31n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={52} and CUDA_VISIBLE_DEVICES=
Task 518 ( 518/672, 14/42 ) is bound to cpu[s] 56 on host h31n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={56} and CUDA_VISIBLE_DEVICES=
Task 519 ( 519/672, 15/42 ) is bound to cpu[s] 60 on host h31n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={60} and CUDA_VISIBLE_DEVICES=
Task 52 ( 52/672, 10/42 ) is bound to cpu[s] 40 on host c09n14 with OMP_NUM_THREADS=1 and with OMP_PLACES={40} and CUDA_VISIBLE_DEVICES=
Task 520 ( 520/672, 16/42 ) is bound to cpu[s] 64 on host h31n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={64} and CUDA_VISIBLE_DEVICES=
Task 521 ( 521/672, 17/42 ) is bound to cpu[s] 68 on host h31n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={68} and CUDA_VISIBLE_DEVICES=
Task 522 ( 522/672, 18/42 ) is bound to cpu[s] 72 on host h31n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={72} and CUDA_VISIBLE_DEVICES=
Task 523 ( 523/672, 19/42 ) is bound to cpu[s] 76 on host h31n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={76} and CUDA_VISIBLE_DEVICES=
Task 524 ( 524/672, 20/42 ) is bound to cpu[s] 80 on host h31n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={80} and CUDA_VISIBLE_DEVICES=
Task 525 ( 525/672, 21/42 ) is bound to cpu[s] 88 on host h31n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={88} and CUDA_VISIBLE_DEVICES=
Task 526 ( 526/672, 22/42 ) is bound to cpu[s] 92 on host h31n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={92} and CUDA_VISIBLE_DEVICES=
Task 527 ( 527/672, 23/42 ) is bound to cpu[s] 96 on host h31n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={96} and CUDA_VISIBLE_DEVICES=
Task 528 ( 528/672, 24/42 ) is bound to cpu[s] 100 on host h31n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={100} and CUDA_VISIBLE_DEVICES=
Task 529 ( 529/672, 25/42 ) is bound to cpu[s] 104 on host h31n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={104} and CUDA_VISIBLE_DEVICES=
Task 53 ( 53/672, 11/42 ) is bound to cpu[s] 44 on host c09n14 with OMP_NUM_THREADS=1 and with OMP_PLACES={44} and CUDA_VISIBLE_DEVICES=
Task 530 ( 530/672, 26/42 ) is bound to cpu[s] 108 on host h31n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={108} and CUDA_VISIBLE_DEVICES=
Task 531 ( 531/672, 27/42 ) is bound to cpu[s] 112 on host h31n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={112} and CUDA_VISIBLE_DEVICES=
Task 532 ( 532/672, 28/42 ) is bound to cpu[s] 116 on host h31n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={116} and CUDA_VISIBLE_DEVICES=
Task 533 ( 533/672, 29/42 ) is bound to cpu[s] 120 on host h31n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={120} and CUDA_VISIBLE_DEVICES=
Task 534 ( 534/672, 30/42 ) is bound to cpu[s] 124 on host h31n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={124} and CUDA_VISIBLE_DEVICES=
Task 535 ( 535/672, 31/42 ) is bound to cpu[s] 128 on host h31n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={128} and CUDA_VISIBLE_DEVICES=
Task 536 ( 536/672, 32/42 ) is bound to cpu[s] 132 on host h31n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={132} and CUDA_VISIBLE_DEVICES=
Task 537 ( 537/672, 33/42 ) is bound to cpu[s] 136 on host h31n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={136} and CUDA_VISIBLE_DEVICES=
Task 538 ( 538/672, 34/42 ) is bound to cpu[s] 140 on host h31n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={140} and CUDA_VISIBLE_DEVICES=
Task 539 ( 539/672, 35/42 ) is bound to cpu[s] 144 on host h31n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={144} and CUDA_VISIBLE_DEVICES=
Task 54 ( 54/672, 12/42 ) is bound to cpu[s] 48 on host c09n14 with OMP_NUM_THREADS=1 and with OMP_PLACES={48} and CUDA_VISIBLE_DEVICES=
Task 540 ( 540/672, 36/42 ) is bound to cpu[s] 148 on host h31n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={148} and CUDA_VISIBLE_DEVICES=
Task 541 ( 541/672, 37/42 ) is bound to cpu[s] 152 on host h31n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={152} and CUDA_VISIBLE_DEVICES=
Task 542 ( 542/672, 38/42 ) is bound to cpu[s] 156 on host h31n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={156} and CUDA_VISIBLE_DEVICES=
Task 543 ( 543/672, 39/42 ) is bound to cpu[s] 160 on host h31n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={160} and CUDA_VISIBLE_DEVICES=
Task 544 ( 544/672, 40/42 ) is bound to cpu[s] 164 on host h31n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={164} and CUDA_VISIBLE_DEVICES=
Task 545 ( 545/672, 41/42 ) is bound to cpu[s] 168 on host h31n12 with OMP_NUM_THREADS=1 and with OMP_PLACES={168} and CUDA_VISIBLE_DEVICES=
Task 546 ( 546/672, 0/42 ) is bound to cpu[s] 0 on host h35n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={0} and CUDA_VISIBLE_DEVICES=
Task 547 ( 547/672, 1/42 ) is bound to cpu[s] 4 on host h35n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={4} and CUDA_VISIBLE_DEVICES=
Task 548 ( 548/672, 2/42 ) is bound to cpu[s] 8 on host h35n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={8} and CUDA_VISIBLE_DEVICES=
Task 549 ( 549/672, 3/42 ) is bound to cpu[s] 12 on host h35n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={12} and CUDA_VISIBLE_DEVICES=
Task 55 ( 55/672, 13/42 ) is bound to cpu[s] 52 on host c09n14 with OMP_NUM_THREADS=1 and with OMP_PLACES={52} and CUDA_VISIBLE_DEVICES=
Task 550 ( 550/672, 4/42 ) is bound to cpu[s] 16 on host h35n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={16} and CUDA_VISIBLE_DEVICES=
Task 551 ( 551/672, 5/42 ) is bound to cpu[s] 20 on host h35n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={20} and CUDA_VISIBLE_DEVICES=
Task 552 ( 552/672, 6/42 ) is bound to cpu[s] 24 on host h35n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={24} and CUDA_VISIBLE_DEVICES=
Task 553 ( 553/672, 7/42 ) is bound to cpu[s] 28 on host h35n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={28} and CUDA_VISIBLE_DEVICES=
Task 554 ( 554/672, 8/42 ) is bound to cpu[s] 32 on host h35n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={32} and CUDA_VISIBLE_DEVICES=
Task 555 ( 555/672, 9/42 ) is bound to cpu[s] 36 on host h35n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={36} and CUDA_VISIBLE_DEVICES=
Task 556 ( 556/672, 10/42 ) is bound to cpu[s] 40 on host h35n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={40} and CUDA_VISIBLE_DEVICES=
Task 557 ( 557/672, 11/42 ) is bound to cpu[s] 44 on host h35n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={44} and CUDA_VISIBLE_DEVICES=
Task 558 ( 558/672, 12/42 ) is bound to cpu[s] 48 on host h35n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={48} and CUDA_VISIBLE_DEVICES=
Task 559 ( 559/672, 13/42 ) is bound to cpu[s] 52 on host h35n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={52} and CUDA_VISIBLE_DEVICES=
Task 56 ( 56/672, 14/42 ) is bound to cpu[s] 56 on host c09n14 with OMP_NUM_THREADS=1 and with OMP_PLACES={56} and CUDA_VISIBLE_DEVICES=
Task 560 ( 560/672, 14/42 ) is bound to cpu[s] 56 on host h35n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={56} and CUDA_VISIBLE_DEVICES=
Task 561 ( 561/672, 15/42 ) is bound to cpu[s] 60 on host h35n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={60} and CUDA_VISIBLE_DEVICES=
Task 562 ( 562/672, 16/42 ) is bound to cpu[s] 64 on host h35n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={64} and CUDA_VISIBLE_DEVICES=
Task 563 ( 563/672, 17/42 ) is bound to cpu[s] 68 on host h35n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={68} and CUDA_VISIBLE_DEVICES=
Task 564 ( 564/672, 18/42 ) is bound to cpu[s] 72 on host h35n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={72} and CUDA_VISIBLE_DEVICES=
Task 565 ( 565/672, 19/42 ) is bound to cpu[s] 76 on host h35n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={76} and CUDA_VISIBLE_DEVICES=
Task 566 ( 566/672, 20/42 ) is bound to cpu[s] 80 on host h35n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={80} and CUDA_VISIBLE_DEVICES=
Task 567 ( 567/672, 21/42 ) is bound to cpu[s] 88 on host h35n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={88} and CUDA_VISIBLE_DEVICES=
Task 568 ( 568/672, 22/42 ) is bound to cpu[s] 92 on host h35n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={92} and CUDA_VISIBLE_DEVICES=
Task 569 ( 569/672, 23/42 ) is bound to cpu[s] 96 on host h35n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={96} and CUDA_VISIBLE_DEVICES=
Task 57 ( 57/672, 15/42 ) is bound to cpu[s] 60 on host c09n14 with OMP_NUM_THREADS=1 and with OMP_PLACES={60} and CUDA_VISIBLE_DEVICES=
Task 570 ( 570/672, 24/42 ) is bound to cpu[s] 100 on host h35n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={100} and CUDA_VISIBLE_DEVICES=
Task 571 ( 571/672, 25/42 ) is bound to cpu[s] 104 on host h35n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={104} and CUDA_VISIBLE_DEVICES=
Task 572 ( 572/672, 26/42 ) is bound to cpu[s] 108 on host h35n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={108} and CUDA_VISIBLE_DEVICES=
Task 573 ( 573/672, 27/42 ) is bound to cpu[s] 112 on host h35n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={112} and CUDA_VISIBLE_DEVICES=
Task 574 ( 574/672, 28/42 ) is bound to cpu[s] 116 on host h35n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={116} and CUDA_VISIBLE_DEVICES=
Task 575 ( 575/672, 29/42 ) is bound to cpu[s] 120 on host h35n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={120} and CUDA_VISIBLE_DEVICES=
Task 576 ( 576/672, 30/42 ) is bound to cpu[s] 124 on host h35n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={124} and CUDA_VISIBLE_DEVICES=
Task 577 ( 577/672, 31/42 ) is bound to cpu[s] 128 on host h35n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={128} and CUDA_VISIBLE_DEVICES=
Task 578 ( 578/672, 32/42 ) is bound to cpu[s] 132 on host h35n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={132} and CUDA_VISIBLE_DEVICES=
Task 579 ( 579/672, 33/42 ) is bound to cpu[s] 136 on host h35n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={136} and CUDA_VISIBLE_DEVICES=
Task 58 ( 58/672, 16/42 ) is bound to cpu[s] 64 on host c09n14 with OMP_NUM_THREADS=1 and with OMP_PLACES={64} and CUDA_VISIBLE_DEVICES=
Task 580 ( 580/672, 34/42 ) is bound to cpu[s] 140 on host h35n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={140} and CUDA_VISIBLE_DEVICES=
Task 581 ( 581/672, 35/42 ) is bound to cpu[s] 144 on host h35n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={144} and CUDA_VISIBLE_DEVICES=
Task 582 ( 582/672, 36/42 ) is bound to cpu[s] 148 on host h35n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={148} and CUDA_VISIBLE_DEVICES=
Task 583 ( 583/672, 37/42 ) is bound to cpu[s] 152 on host h35n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={152} and CUDA_VISIBLE_DEVICES=
Task 584 ( 584/672, 38/42 ) is bound to cpu[s] 156 on host h35n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={156} and CUDA_VISIBLE_DEVICES=
Task 585 ( 585/672, 39/42 ) is bound to cpu[s] 160 on host h35n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={160} and CUDA_VISIBLE_DEVICES=
Task 586 ( 586/672, 40/42 ) is bound to cpu[s] 164 on host h35n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={164} and CUDA_VISIBLE_DEVICES=
Task 587 ( 587/672, 41/42 ) is bound to cpu[s] 168 on host h35n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={168} and CUDA_VISIBLE_DEVICES=
Task 588 ( 588/672, 0/42 ) is bound to cpu[s] 0 on host h36n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={0} and CUDA_VISIBLE_DEVICES=
Task 589 ( 589/672, 1/42 ) is bound to cpu[s] 4 on host h36n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={4} and CUDA_VISIBLE_DEVICES=
Task 59 ( 59/672, 17/42 ) is bound to cpu[s] 68 on host c09n14 with OMP_NUM_THREADS=1 and with OMP_PLACES={68} and CUDA_VISIBLE_DEVICES=
Task 590 ( 590/672, 2/42 ) is bound to cpu[s] 8 on host h36n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={8} and CUDA_VISIBLE_DEVICES=
Task 591 ( 591/672, 3/42 ) is bound to cpu[s] 12 on host h36n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={12} and CUDA_VISIBLE_DEVICES=
Task 592 ( 592/672, 4/42 ) is bound to cpu[s] 16 on host h36n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={16} and CUDA_VISIBLE_DEVICES=
Task 593 ( 593/672, 5/42 ) is bound to cpu[s] 20 on host h36n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={20} and CUDA_VISIBLE_DEVICES=
Task 594 ( 594/672, 6/42 ) is bound to cpu[s] 24 on host h36n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={24} and CUDA_VISIBLE_DEVICES=
Task 595 ( 595/672, 7/42 ) is bound to cpu[s] 28 on host h36n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={28} and CUDA_VISIBLE_DEVICES=
Task 596 ( 596/672, 8/42 ) is bound to cpu[s] 32 on host h36n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={32} and CUDA_VISIBLE_DEVICES=
Task 597 ( 597/672, 9/42 ) is bound to cpu[s] 36 on host h36n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={36} and CUDA_VISIBLE_DEVICES=
Task 598 ( 598/672, 10/42 ) is bound to cpu[s] 40 on host h36n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={40} and CUDA_VISIBLE_DEVICES=
Task 599 ( 599/672, 11/42 ) is bound to cpu[s] 44 on host h36n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={44} and CUDA_VISIBLE_DEVICES=
Task 6 ( 6/672, 6/42 ) is bound to cpu[s] 24 on host a09n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={24} and CUDA_VISIBLE_DEVICES=
Task 60 ( 60/672, 18/42 ) is bound to cpu[s] 72 on host c09n14 with OMP_NUM_THREADS=1 and with OMP_PLACES={72} and CUDA_VISIBLE_DEVICES=
Task 600 ( 600/672, 12/42 ) is bound to cpu[s] 48 on host h36n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={48} and CUDA_VISIBLE_DEVICES=
Task 601 ( 601/672, 13/42 ) is bound to cpu[s] 52 on host h36n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={52} and CUDA_VISIBLE_DEVICES=
Task 602 ( 602/672, 14/42 ) is bound to cpu[s] 56 on host h36n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={56} and CUDA_VISIBLE_DEVICES=
Task 603 ( 603/672, 15/42 ) is bound to cpu[s] 60 on host h36n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={60} and CUDA_VISIBLE_DEVICES=
Task 604 ( 604/672, 16/42 ) is bound to cpu[s] 64 on host h36n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={64} and CUDA_VISIBLE_DEVICES=
Task 605 ( 605/672, 17/42 ) is bound to cpu[s] 68 on host h36n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={68} and CUDA_VISIBLE_DEVICES=
Task 606 ( 606/672, 18/42 ) is bound to cpu[s] 72 on host h36n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={72} and CUDA_VISIBLE_DEVICES=
Task 607 ( 607/672, 19/42 ) is bound to cpu[s] 76 on host h36n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={76} and CUDA_VISIBLE_DEVICES=
Task 608 ( 608/672, 20/42 ) is bound to cpu[s] 80 on host h36n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={80} and CUDA_VISIBLE_DEVICES=
Task 609 ( 609/672, 21/42 ) is bound to cpu[s] 88 on host h36n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={88} and CUDA_VISIBLE_DEVICES=
Task 61 ( 61/672, 19/42 ) is bound to cpu[s] 76 on host c09n14 with OMP_NUM_THREADS=1 and with OMP_PLACES={76} and CUDA_VISIBLE_DEVICES=
Task 610 ( 610/672, 22/42 ) is bound to cpu[s] 92 on host h36n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={92} and CUDA_VISIBLE_DEVICES=
Task 611 ( 611/672, 23/42 ) is bound to cpu[s] 96 on host h36n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={96} and CUDA_VISIBLE_DEVICES=
Task 612 ( 612/672, 24/42 ) is bound to cpu[s] 100 on host h36n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={100} and CUDA_VISIBLE_DEVICES=
Task 613 ( 613/672, 25/42 ) is bound to cpu[s] 104 on host h36n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={104} and CUDA_VISIBLE_DEVICES=
Task 614 ( 614/672, 26/42 ) is bound to cpu[s] 108 on host h36n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={108} and CUDA_VISIBLE_DEVICES=
Task 615 ( 615/672, 27/42 ) is bound to cpu[s] 112 on host h36n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={112} and CUDA_VISIBLE_DEVICES=
Task 616 ( 616/672, 28/42 ) is bound to cpu[s] 116 on host h36n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={116} and CUDA_VISIBLE_DEVICES=
Task 617 ( 617/672, 29/42 ) is bound to cpu[s] 120 on host h36n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={120} and CUDA_VISIBLE_DEVICES=
Task 618 ( 618/672, 30/42 ) is bound to cpu[s] 124 on host h36n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={124} and CUDA_VISIBLE_DEVICES=
Task 619 ( 619/672, 31/42 ) is bound to cpu[s] 128 on host h36n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={128} and CUDA_VISIBLE_DEVICES=
Task 62 ( 62/672, 20/42 ) is bound to cpu[s] 80 on host c09n14 with OMP_NUM_THREADS=1 and with OMP_PLACES={80} and CUDA_VISIBLE_DEVICES=
Task 620 ( 620/672, 32/42 ) is bound to cpu[s] 132 on host h36n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={132} and CUDA_VISIBLE_DEVICES=
Task 621 ( 621/672, 33/42 ) is bound to cpu[s] 136 on host h36n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={136} and CUDA_VISIBLE_DEVICES=
Task 622 ( 622/672, 34/42 ) is bound to cpu[s] 140 on host h36n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={140} and CUDA_VISIBLE_DEVICES=
Task 623 ( 623/672, 35/42 ) is bound to cpu[s] 144 on host h36n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={144} and CUDA_VISIBLE_DEVICES=
Task 624 ( 624/672, 36/42 ) is bound to cpu[s] 148 on host h36n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={148} and CUDA_VISIBLE_DEVICES=
Task 625 ( 625/672, 37/42 ) is bound to cpu[s] 152 on host h36n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={152} and CUDA_VISIBLE_DEVICES=
Task 626 ( 626/672, 38/42 ) is bound to cpu[s] 156 on host h36n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={156} and CUDA_VISIBLE_DEVICES=
Task 627 ( 627/672, 39/42 ) is bound to cpu[s] 160 on host h36n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={160} and CUDA_VISIBLE_DEVICES=
Task 628 ( 628/672, 40/42 ) is bound to cpu[s] 164 on host h36n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={164} and CUDA_VISIBLE_DEVICES=
Task 629 ( 629/672, 41/42 ) is bound to cpu[s] 168 on host h36n17 with OMP_NUM_THREADS=1 and with OMP_PLACES={168} and CUDA_VISIBLE_DEVICES=
Task 63 ( 63/672, 21/42 ) is bound to cpu[s] 88 on host c09n14 with OMP_NUM_THREADS=1 and with OMP_PLACES={88} and CUDA_VISIBLE_DEVICES=
Task 630 ( 630/672, 0/42 ) is bound to cpu[s] 0 on host h50n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={0} and CUDA_VISIBLE_DEVICES=
Task 631 ( 631/672, 1/42 ) is bound to cpu[s] 4 on host h50n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={4} and CUDA_VISIBLE_DEVICES=
Task 632 ( 632/672, 2/42 ) is bound to cpu[s] 8 on host h50n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={8} and CUDA_VISIBLE_DEVICES=
Task 633 ( 633/672, 3/42 ) is bound to cpu[s] 12 on host h50n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={12} and CUDA_VISIBLE_DEVICES=
Task 634 ( 634/672, 4/42 ) is bound to cpu[s] 16 on host h50n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={16} and CUDA_VISIBLE_DEVICES=
Task 635 ( 635/672, 5/42 ) is bound to cpu[s] 20 on host h50n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={20} and CUDA_VISIBLE_DEVICES=
Task 636 ( 636/672, 6/42 ) is bound to cpu[s] 24 on host h50n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={24} and CUDA_VISIBLE_DEVICES=
Task 637 ( 637/672, 7/42 ) is bound to cpu[s] 28 on host h50n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={28} and CUDA_VISIBLE_DEVICES=
Task 638 ( 638/672, 8/42 ) is bound to cpu[s] 32 on host h50n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={32} and CUDA_VISIBLE_DEVICES=
Task 639 ( 639/672, 9/42 ) is bound to cpu[s] 36 on host h50n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={36} and CUDA_VISIBLE_DEVICES=
Task 64 ( 64/672, 22/42 ) is bound to cpu[s] 92 on host c09n14 with OMP_NUM_THREADS=1 and with OMP_PLACES={92} and CUDA_VISIBLE_DEVICES=
Task 640 ( 640/672, 10/42 ) is bound to cpu[s] 40 on host h50n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={40} and CUDA_VISIBLE_DEVICES=
Task 641 ( 641/672, 11/42 ) is bound to cpu[s] 44 on host h50n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={44} and CUDA_VISIBLE_DEVICES=
Task 642 ( 642/672, 12/42 ) is bound to cpu[s] 48 on host h50n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={48} and CUDA_VISIBLE_DEVICES=
Task 643 ( 643/672, 13/42 ) is bound to cpu[s] 52 on host h50n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={52} and CUDA_VISIBLE_DEVICES=
Task 644 ( 644/672, 14/42 ) is bound to cpu[s] 56 on host h50n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={56} and CUDA_VISIBLE_DEVICES=
Task 645 ( 645/672, 15/42 ) is bound to cpu[s] 60 on host h50n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={60} and CUDA_VISIBLE_DEVICES=
Task 646 ( 646/672, 16/42 ) is bound to cpu[s] 64 on host h50n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={64} and CUDA_VISIBLE_DEVICES=
Task 647 ( 647/672, 17/42 ) is bound to cpu[s] 68 on host h50n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={68} and CUDA_VISIBLE_DEVICES=
Task 648 ( 648/672, 18/42 ) is bound to cpu[s] 72 on host h50n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={72} and CUDA_VISIBLE_DEVICES=
Task 649 ( 649/672, 19/42 ) is bound to cpu[s] 76 on host h50n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={76} and CUDA_VISIBLE_DEVICES=
Task 65 ( 65/672, 23/42 ) is bound to cpu[s] 96 on host c09n14 with OMP_NUM_THREADS=1 and with OMP_PLACES={96} and CUDA_VISIBLE_DEVICES=
Task 650 ( 650/672, 20/42 ) is bound to cpu[s] 80 on host h50n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={80} and CUDA_VISIBLE_DEVICES=
Task 651 ( 651/672, 21/42 ) is bound to cpu[s] 88 on host h50n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={88} and CUDA_VISIBLE_DEVICES=
Task 652 ( 652/672, 22/42 ) is bound to cpu[s] 92 on host h50n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={92} and CUDA_VISIBLE_DEVICES=
Task 653 ( 653/672, 23/42 ) is bound to cpu[s] 96 on host h50n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={96} and CUDA_VISIBLE_DEVICES=
Task 654 ( 654/672, 24/42 ) is bound to cpu[s] 100 on host h50n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={100} and CUDA_VISIBLE_DEVICES=
Task 655 ( 655/672, 25/42 ) is bound to cpu[s] 104 on host h50n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={104} and CUDA_VISIBLE_DEVICES=
Task 656 ( 656/672, 26/42 ) is bound to cpu[s] 108 on host h50n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={108} and CUDA_VISIBLE_DEVICES=
Task 657 ( 657/672, 27/42 ) is bound to cpu[s] 112 on host h50n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={112} and CUDA_VISIBLE_DEVICES=
Task 658 ( 658/672, 28/42 ) is bound to cpu[s] 116 on host h50n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={116} and CUDA_VISIBLE_DEVICES=
Task 659 ( 659/672, 29/42 ) is bound to cpu[s] 120 on host h50n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={120} and CUDA_VISIBLE_DEVICES=
Task 66 ( 66/672, 24/42 ) is bound to cpu[s] 100 on host c09n14 with OMP_NUM_THREADS=1 and with OMP_PLACES={100} and CUDA_VISIBLE_DEVICES=
Task 660 ( 660/672, 30/42 ) is bound to cpu[s] 124 on host h50n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={124} and CUDA_VISIBLE_DEVICES=
Task 661 ( 661/672, 31/42 ) is bound to cpu[s] 128 on host h50n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={128} and CUDA_VISIBLE_DEVICES=
Task 662 ( 662/672, 32/42 ) is bound to cpu[s] 132 on host h50n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={132} and CUDA_VISIBLE_DEVICES=
Task 663 ( 663/672, 33/42 ) is bound to cpu[s] 136 on host h50n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={136} and CUDA_VISIBLE_DEVICES=
Task 664 ( 664/672, 34/42 ) is bound to cpu[s] 140 on host h50n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={140} and CUDA_VISIBLE_DEVICES=
Task 665 ( 665/672, 35/42 ) is bound to cpu[s] 144 on host h50n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={144} and CUDA_VISIBLE_DEVICES=
Task 666 ( 666/672, 36/42 ) is bound to cpu[s] 148 on host h50n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={148} and CUDA_VISIBLE_DEVICES=
Task 667 ( 667/672, 37/42 ) is bound to cpu[s] 152 on host h50n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={152} and CUDA_VISIBLE_DEVICES=
Task 668 ( 668/672, 38/42 ) is bound to cpu[s] 156 on host h50n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={156} and CUDA_VISIBLE_DEVICES=
Task 669 ( 669/672, 39/42 ) is bound to cpu[s] 160 on host h50n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={160} and CUDA_VISIBLE_DEVICES=
Task 67 ( 67/672, 25/42 ) is bound to cpu[s] 104 on host c09n14 with OMP_NUM_THREADS=1 and with OMP_PLACES={104} and CUDA_VISIBLE_DEVICES=
Task 670 ( 670/672, 40/42 ) is bound to cpu[s] 164 on host h50n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={164} and CUDA_VISIBLE_DEVICES=
Task 671 ( 671/672, 41/42 ) is bound to cpu[s] 168 on host h50n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={168} and CUDA_VISIBLE_DEVICES=
Task 68 ( 68/672, 26/42 ) is bound to cpu[s] 108 on host c09n14 with OMP_NUM_THREADS=1 and with OMP_PLACES={108} and CUDA_VISIBLE_DEVICES=
Task 69 ( 69/672, 27/42 ) is bound to cpu[s] 112 on host c09n14 with OMP_NUM_THREADS=1 and with OMP_PLACES={112} and CUDA_VISIBLE_DEVICES=
Task 7 ( 7/672, 7/42 ) is bound to cpu[s] 28 on host a09n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={28} and CUDA_VISIBLE_DEVICES=
Task 70 ( 70/672, 28/42 ) is bound to cpu[s] 116 on host c09n14 with OMP_NUM_THREADS=1 and with OMP_PLACES={116} and CUDA_VISIBLE_DEVICES=
Task 71 ( 71/672, 29/42 ) is bound to cpu[s] 120 on host c09n14 with OMP_NUM_THREADS=1 and with OMP_PLACES={120} and CUDA_VISIBLE_DEVICES=
Task 72 ( 72/672, 30/42 ) is bound to cpu[s] 124 on host c09n14 with OMP_NUM_THREADS=1 and with OMP_PLACES={124} and CUDA_VISIBLE_DEVICES=
Task 73 ( 73/672, 31/42 ) is bound to cpu[s] 128 on host c09n14 with OMP_NUM_THREADS=1 and with OMP_PLACES={128} and CUDA_VISIBLE_DEVICES=
Task 74 ( 74/672, 32/42 ) is bound to cpu[s] 132 on host c09n14 with OMP_NUM_THREADS=1 and with OMP_PLACES={132} and CUDA_VISIBLE_DEVICES=
Task 75 ( 75/672, 33/42 ) is bound to cpu[s] 136 on host c09n14 with OMP_NUM_THREADS=1 and with OMP_PLACES={136} and CUDA_VISIBLE_DEVICES=
Task 76 ( 76/672, 34/42 ) is bound to cpu[s] 140 on host c09n14 with OMP_NUM_THREADS=1 and with OMP_PLACES={140} and CUDA_VISIBLE_DEVICES=
Task 77 ( 77/672, 35/42 ) is bound to cpu[s] 144 on host c09n14 with OMP_NUM_THREADS=1 and with OMP_PLACES={144} and CUDA_VISIBLE_DEVICES=
Task 78 ( 78/672, 36/42 ) is bound to cpu[s] 148 on host c09n14 with OMP_NUM_THREADS=1 and with OMP_PLACES={148} and CUDA_VISIBLE_DEVICES=
Task 79 ( 79/672, 37/42 ) is bound to cpu[s] 152 on host c09n14 with OMP_NUM_THREADS=1 and with OMP_PLACES={152} and CUDA_VISIBLE_DEVICES=
Task 8 ( 8/672, 8/42 ) is bound to cpu[s] 32 on host a09n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={32} and CUDA_VISIBLE_DEVICES=
Task 80 ( 80/672, 38/42 ) is bound to cpu[s] 156 on host c09n14 with OMP_NUM_THREADS=1 and with OMP_PLACES={156} and CUDA_VISIBLE_DEVICES=
Task 81 ( 81/672, 39/42 ) is bound to cpu[s] 160 on host c09n14 with OMP_NUM_THREADS=1 and with OMP_PLACES={160} and CUDA_VISIBLE_DEVICES=
Task 82 ( 82/672, 40/42 ) is bound to cpu[s] 164 on host c09n14 with OMP_NUM_THREADS=1 and with OMP_PLACES={164} and CUDA_VISIBLE_DEVICES=
Task 83 ( 83/672, 41/42 ) is bound to cpu[s] 168 on host c09n14 with OMP_NUM_THREADS=1 and with OMP_PLACES={168} and CUDA_VISIBLE_DEVICES=
Task 84 ( 84/672, 0/42 ) is bound to cpu[s] 0 on host c10n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={0} and CUDA_VISIBLE_DEVICES=
Task 85 ( 85/672, 1/42 ) is bound to cpu[s] 4 on host c10n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={4} and CUDA_VISIBLE_DEVICES=
Task 86 ( 86/672, 2/42 ) is bound to cpu[s] 8 on host c10n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={8} and CUDA_VISIBLE_DEVICES=
Task 87 ( 87/672, 3/42 ) is bound to cpu[s] 12 on host c10n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={12} and CUDA_VISIBLE_DEVICES=
Task 88 ( 88/672, 4/42 ) is bound to cpu[s] 16 on host c10n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={16} and CUDA_VISIBLE_DEVICES=
Task 89 ( 89/672, 5/42 ) is bound to cpu[s] 20 on host c10n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={20} and CUDA_VISIBLE_DEVICES=
Task 9 ( 9/672, 9/42 ) is bound to cpu[s] 36 on host a09n15 with OMP_NUM_THREADS=1 and with OMP_PLACES={36} and CUDA_VISIBLE_DEVICES=
Task 90 ( 90/672, 6/42 ) is bound to cpu[s] 24 on host c10n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={24} and CUDA_VISIBLE_DEVICES=
Task 91 ( 91/672, 7/42 ) is bound to cpu[s] 28 on host c10n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={28} and CUDA_VISIBLE_DEVICES=
Task 92 ( 92/672, 8/42 ) is bound to cpu[s] 32 on host c10n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={32} and CUDA_VISIBLE_DEVICES=
Task 93 ( 93/672, 9/42 ) is bound to cpu[s] 36 on host c10n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={36} and CUDA_VISIBLE_DEVICES=
Task 94 ( 94/672, 10/42 ) is bound to cpu[s] 40 on host c10n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={40} and CUDA_VISIBLE_DEVICES=
Task 95 ( 95/672, 11/42 ) is bound to cpu[s] 44 on host c10n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={44} and CUDA_VISIBLE_DEVICES=
Task 96 ( 96/672, 12/42 ) is bound to cpu[s] 48 on host c10n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={48} and CUDA_VISIBLE_DEVICES=
Task 97 ( 97/672, 13/42 ) is bound to cpu[s] 52 on host c10n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={52} and CUDA_VISIBLE_DEVICES=
Task 98 ( 98/672, 14/42 ) is bound to cpu[s] 56 on host c10n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={56} and CUDA_VISIBLE_DEVICES=
Task 99 ( 99/672, 15/42 ) is bound to cpu[s] 60 on host c10n07 with OMP_NUM_THREADS=1 and with OMP_PLACES={60} and CUDA_VISIBLE_DEVICES=
