/*
 * SPDX-License-Identifier: Apache-2.0
 *
 * BEHAVIORAL simulation model of the hardened OpenRAM macro
 *   sky130_sram_1kbyte_1rw1r_32x256_8
 * (256 words x 32 bits, one read/write port + one read port, 1-cycle latency).
 *
 * SIM ONLY. For OpenLane/PnR this module is a black box and the real hardened
 * .lef/.lib/.gds macro is substituted via EXTRA_LEFS/EXTRA_LIBS/EXTRA_GDS.
 * Active-low csb/web match the OpenRAM convention.
 */

`default_nettype none

module sky130_sram_1kbyte_1rw1r_32x256_8 (
    // Port 0: read/write
    input  wire        clk0,
    input  wire        csb0,    // chip select, active low
    input  wire        web0,    // write enable, active low
    input  wire [3:0]  wmask0,  // per-byte write mask
    input  wire [7:0]  addr0,
    input  wire [31:0] din0,
    output reg  [31:0] dout0,
    // Port 1: read only
    input  wire        clk1,
    input  wire        csb1,    // chip select, active low
    input  wire [7:0]  addr1,
    output reg  [31:0] dout1
);
    reg [31:0] mem [0:255];

    // Port 0: write (byte-masked) or read, 1-cycle synchronous.
    always @(posedge clk0) begin
        if (!csb0) begin
            if (!web0) begin
                if (wmask0[0]) mem[addr0][7:0]   <= din0[7:0];
                if (wmask0[1]) mem[addr0][15:8]  <= din0[15:8];
                if (wmask0[2]) mem[addr0][23:16] <= din0[23:16];
                if (wmask0[3]) mem[addr0][31:24] <= din0[31:24];
            end else begin
                dout0 <= mem[addr0];
            end
        end
    end

    // Port 1: read, 1-cycle synchronous.
    always @(posedge clk1) begin
        if (!csb1)
            dout1 <= mem[addr1];
    end

endmodule

`default_nettype wire
