// Seed: 3003798922
module module_0 ();
  tri0 id_1;
  tri0 id_3, id_4, id_5, id_6, id_7, id_8, id_9, id_10;
  assign id_1 = id_4;
  tri0 id_11 = 1 == 1;
  assign id_11 = id_8;
  assign id_10 = id_4;
  assign id_7  = id_5;
endmodule
module module_1;
  reg id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
  assign id_1 = 1;
  tri0 id_2 = 1;
  logic [7:0] id_3;
  always id_1 <= 1;
  assign #1 id_3[1] = 1'b0 == id_2;
  wire   id_4;
  string id_5 = ("");
endmodule
