<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Fennix Kernel: CPU::x86::Intel::CPUID0x00000007_0 Struct Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
<link href="../../doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="../../custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Fennix Kernel
   &#160;<span id="projectnumber">1.0.0</span>
   </div>
   <div id="projectbrief">Opeating System from scratch made in C and C++</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html','../../'); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">CPU::x86::Intel::CPUID0x00000007_0 Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Extended feature flags enumeration.  
 <a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:af15a39e54d1b2ca7c70d779f214700db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/de6/include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#af15a39e54d1b2ca7c70d779f214700db">Get</a> ()</td></tr>
<tr class="separator:af15a39e54d1b2ca7c70d779f214700db"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a6476b639d419d60a58f9f12c7ce5b264"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a6ae825621f93847e8586438b32878842"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ab96d626f1910d95f342ed63b321468ad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 32</td></tr>
<tr class="separator:ab96d626f1910d95f342ed63b321468ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ae825621f93847e8586438b32878842"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a6ae825621f93847e8586438b32878842"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6c7da5c0d14ff556e674c7cb0dba356"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:ae6c7da5c0d14ff556e674c7cb0dba356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6476b639d419d60a58f9f12c7ce5b264"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a6476b639d419d60a58f9f12c7ce5b264">EAX</a></td></tr>
<tr class="separator:a6476b639d419d60a58f9f12c7ce5b264"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2db0eb80d099548d027256e9a153d6c"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:abe87d3ec679be72d2e89e48c743e315e"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:adba8e8e589514aec916bf386d94f3007"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FSGSBase</b>: 1</td></tr>
<tr class="memdesc:adba8e8e589514aec916bf386d94f3007"><td class="mdescLeft">&#160;</td><td class="mdescRight">Access to base of fs and gs.  <a href="../../d6/d42/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d443_1_1_0d460.html#adba8e8e589514aec916bf386d94f3007">More...</a><br /></td></tr>
<tr class="separator:adba8e8e589514aec916bf386d94f3007"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a843f5524226f8b1ba5cd2816a6c7f1c5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>IA32TSCAdjust</b>: 1</td></tr>
<tr class="memdesc:a843f5524226f8b1ba5cd2816a6c7f1c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_TSC_ADJUST MSR.  <a href="../../d6/d42/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d443_1_1_0d460.html#a843f5524226f8b1ba5cd2816a6c7f1c5">More...</a><br /></td></tr>
<tr class="separator:a843f5524226f8b1ba5cd2816a6c7f1c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adce45ed239182e8859d4e80e4a5cb47d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SGX</b>: 1</td></tr>
<tr class="memdesc:adce45ed239182e8859d4e80e4a5cb47d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Software Guard Extensions.  <a href="../../d6/d42/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d443_1_1_0d460.html#adce45ed239182e8859d4e80e4a5cb47d">More...</a><br /></td></tr>
<tr class="separator:adce45ed239182e8859d4e80e4a5cb47d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a736866210fd2239b30ab9bb6539cffab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BMI1</b>: 1</td></tr>
<tr class="memdesc:a736866210fd2239b30ab9bb6539cffab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit Manipulation Instruction Set 1.  <a href="../../d6/d42/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d443_1_1_0d460.html#a736866210fd2239b30ab9bb6539cffab">More...</a><br /></td></tr>
<tr class="separator:a736866210fd2239b30ab9bb6539cffab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f07dccebaeff3b18c81a382afbf5cf5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HLE</b>: 1</td></tr>
<tr class="memdesc:a0f07dccebaeff3b18c81a382afbf5cf5"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSX Hardware Lock Elision.  <a href="../../d6/d42/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d443_1_1_0d460.html#a0f07dccebaeff3b18c81a382afbf5cf5">More...</a><br /></td></tr>
<tr class="separator:a0f07dccebaeff3b18c81a382afbf5cf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fc6cbebaaad95096d7e006be92bf8db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX2</b>: 1</td></tr>
<tr class="memdesc:a2fc6cbebaaad95096d7e006be92bf8db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Advanced Vector Extensions 2.  <a href="../../d6/d42/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d443_1_1_0d460.html#a2fc6cbebaaad95096d7e006be92bf8db">More...</a><br /></td></tr>
<tr class="separator:a2fc6cbebaaad95096d7e006be92bf8db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f74c85dc80202c95bf4efcd3296fe52"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FDPExcptonOnly</b>: 1</td></tr>
<tr class="memdesc:a9f74c85dc80202c95bf4efcd3296fe52"><td class="mdescLeft">&#160;</td><td class="mdescRight">FDP_EXCPTN_ONLY.  <a href="../../d6/d42/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d443_1_1_0d460.html#a9f74c85dc80202c95bf4efcd3296fe52">More...</a><br /></td></tr>
<tr class="separator:a9f74c85dc80202c95bf4efcd3296fe52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9142f9b810032c5833944e1a5630caf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SMEP</b>: 1</td></tr>
<tr class="memdesc:af9142f9b810032c5833944e1a5630caf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supervisor Mode Execution Protection.  <a href="../../d6/d42/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d443_1_1_0d460.html#af9142f9b810032c5833944e1a5630caf">More...</a><br /></td></tr>
<tr class="separator:af9142f9b810032c5833944e1a5630caf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af863a00cd01128abdc7918cc67288e18"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BMI2</b>: 1</td></tr>
<tr class="memdesc:af863a00cd01128abdc7918cc67288e18"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit Manipulation Instruction Set 2.  <a href="../../d6/d42/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d443_1_1_0d460.html#af863a00cd01128abdc7918cc67288e18">More...</a><br /></td></tr>
<tr class="separator:af863a00cd01128abdc7918cc67288e18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32110ae9d0284cbd0af9eb863f628fca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ERMS</b>: 1</td></tr>
<tr class="memdesc:a32110ae9d0284cbd0af9eb863f628fca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enhanced REP MOVSB/STOSB.  <a href="../../d6/d42/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d443_1_1_0d460.html#a32110ae9d0284cbd0af9eb863f628fca">More...</a><br /></td></tr>
<tr class="separator:a32110ae9d0284cbd0af9eb863f628fca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0dfa619c0600283e0e96f8957f7efc46"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>INVPCID</b>: 1</td></tr>
<tr class="memdesc:a0dfa619c0600283e0e96f8957f7efc46"><td class="mdescLeft">&#160;</td><td class="mdescRight">INVPCID.  <a href="../../d6/d42/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d443_1_1_0d460.html#a0dfa619c0600283e0e96f8957f7efc46">More...</a><br /></td></tr>
<tr class="separator:a0dfa619c0600283e0e96f8957f7efc46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a150c6f9e5c8758e800079d8492787a7a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RTM</b>: 1</td></tr>
<tr class="memdesc:a150c6f9e5c8758e800079d8492787a7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTM.  <a href="../../d6/d42/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d443_1_1_0d460.html#a150c6f9e5c8758e800079d8492787a7a">More...</a><br /></td></tr>
<tr class="separator:a150c6f9e5c8758e800079d8492787a7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18e9033cc6f76a7e5a3df8096386e6f7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDT_M</b>: 1</td></tr>
<tr class="memdesc:a18e9033cc6f76a7e5a3df8096386e6f7"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Resource Director Monitoring.  <a href="../../d6/d42/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d443_1_1_0d460.html#a18e9033cc6f76a7e5a3df8096386e6f7">More...</a><br /></td></tr>
<tr class="separator:a18e9033cc6f76a7e5a3df8096386e6f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e6c5938103db1a82a9a6726faaee047"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>DeprecatesFPU</b>: 1</td></tr>
<tr class="memdesc:a3e6c5938103db1a82a9a6726faaee047"><td class="mdescLeft">&#160;</td><td class="mdescRight">Deprecates FPU CS and DS values.  <a href="../../d6/d42/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d443_1_1_0d460.html#a3e6c5938103db1a82a9a6726faaee047">More...</a><br /></td></tr>
<tr class="separator:a3e6c5938103db1a82a9a6726faaee047"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37f3525c5e3a528d4cfc3e6ce59a737d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MPX</b>: 1</td></tr>
<tr class="memdesc:a37f3525c5e3a528d4cfc3e6ce59a737d"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> <a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Protection Extensions.  <a href="../../d6/d42/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d443_1_1_0d460.html#a37f3525c5e3a528d4cfc3e6ce59a737d">More...</a><br /></td></tr>
<tr class="separator:a37f3525c5e3a528d4cfc3e6ce59a737d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bafac4cb295f5dc73b1709b6dfcdcda"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDT_A</b>: 1</td></tr>
<tr class="memdesc:a1bafac4cb295f5dc73b1709b6dfcdcda"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Resource Director Allocation.  <a href="../../d6/d42/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d443_1_1_0d460.html#a1bafac4cb295f5dc73b1709b6dfcdcda">More...</a><br /></td></tr>
<tr class="separator:a1bafac4cb295f5dc73b1709b6dfcdcda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b780d4eb41fc06bf84034ababd0f138"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512F</b>: 1</td></tr>
<tr class="memdesc:a7b780d4eb41fc06bf84034ababd0f138"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Foundation.  <a href="../../d6/d42/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d443_1_1_0d460.html#a7b780d4eb41fc06bf84034ababd0f138">More...</a><br /></td></tr>
<tr class="separator:a7b780d4eb41fc06bf84034ababd0f138"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33cf9488113b0746d53e3219dbfd6b87"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512DQ</b>: 1</td></tr>
<tr class="memdesc:a33cf9488113b0746d53e3219dbfd6b87"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Doubleword and Quadword Instructions.  <a href="../../d6/d42/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d443_1_1_0d460.html#a33cf9488113b0746d53e3219dbfd6b87">More...</a><br /></td></tr>
<tr class="separator:a33cf9488113b0746d53e3219dbfd6b87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11ea8c8592197192b9eca706e8c08b91"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDSEED</b>: 1</td></tr>
<tr class="memdesc:a11ea8c8592197192b9eca706e8c08b91"><td class="mdescLeft">&#160;</td><td class="mdescRight">RDSEED.  <a href="../../d6/d42/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d443_1_1_0d460.html#a11ea8c8592197192b9eca706e8c08b91">More...</a><br /></td></tr>
<tr class="separator:a11ea8c8592197192b9eca706e8c08b91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb80563606647b51688f1626b61f41b8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ADX</b>: 1</td></tr>
<tr class="memdesc:abb80563606647b51688f1626b61f41b8"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Multi-Precision Add-Carry Instruction Extensions.  <a href="../../d6/d42/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d443_1_1_0d460.html#abb80563606647b51688f1626b61f41b8">More...</a><br /></td></tr>
<tr class="separator:abb80563606647b51688f1626b61f41b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca1fcda079188be5e80e660d06bfe880"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SMAP</b>: 1</td></tr>
<tr class="memdesc:aca1fcda079188be5e80e660d06bfe880"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supervisor Mode Access Prevention.  <a href="../../d6/d42/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d443_1_1_0d460.html#aca1fcda079188be5e80e660d06bfe880">More...</a><br /></td></tr>
<tr class="separator:aca1fcda079188be5e80e660d06bfe880"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19fb57a8c83c314dc9a514fdbe415c4c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512IFMA</b>: 1</td></tr>
<tr class="memdesc:a19fb57a8c83c314dc9a514fdbe415c4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Integer Fused Multiply-Add Instructions.  <a href="../../d6/d42/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d443_1_1_0d460.html#a19fb57a8c83c314dc9a514fdbe415c4c">More...</a><br /></td></tr>
<tr class="separator:a19fb57a8c83c314dc9a514fdbe415c4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e37d31d7bb99ea03d521a577a38e8b6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 1</td></tr>
<tr class="memdesc:a9e37d31d7bb99ea03d521a577a38e8b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d6/d42/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d443_1_1_0d460.html#a9e37d31d7bb99ea03d521a577a38e8b6">More...</a><br /></td></tr>
<tr class="separator:a9e37d31d7bb99ea03d521a577a38e8b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac842a76f2e3d84c83d6cf7a693ab7a82"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLFLUSHOPT</b>: 1</td></tr>
<tr class="memdesc:ac842a76f2e3d84c83d6cf7a693ab7a82"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLFLUSHOPT.  <a href="../../d6/d42/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d443_1_1_0d460.html#ac842a76f2e3d84c83d6cf7a693ab7a82">More...</a><br /></td></tr>
<tr class="separator:ac842a76f2e3d84c83d6cf7a693ab7a82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a417844a5d31f9084bb6752569032e965"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLWB</b>: 1</td></tr>
<tr class="memdesc:a417844a5d31f9084bb6752569032e965"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLWB.  <a href="../../d6/d42/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d443_1_1_0d460.html#a417844a5d31f9084bb6752569032e965">More...</a><br /></td></tr>
<tr class="separator:a417844a5d31f9084bb6752569032e965"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1abd0e5d8194320668cb07ca97a10fc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>IntelProcessorTrace</b>: 1</td></tr>
<tr class="memdesc:ab1abd0e5d8194320668cb07ca97a10fc"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Processor Trace.  <a href="../../d6/d42/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d443_1_1_0d460.html#ab1abd0e5d8194320668cb07ca97a10fc">More...</a><br /></td></tr>
<tr class="separator:ab1abd0e5d8194320668cb07ca97a10fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa5899df9920ad451ce79a694d223df0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512PF</b>: 1</td></tr>
<tr class="memdesc:aaa5899df9920ad451ce79a694d223df0"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Prefetch Instructions.  <a href="../../d6/d42/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d443_1_1_0d460.html#aaa5899df9920ad451ce79a694d223df0">More...</a><br /></td></tr>
<tr class="separator:aaa5899df9920ad451ce79a694d223df0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a204c701e40b6b0c4ab55d32db789cd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512ER</b>: 1</td></tr>
<tr class="memdesc:a2a204c701e40b6b0c4ab55d32db789cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Exponential and Reciprocal Instructions.  <a href="../../d6/d42/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d443_1_1_0d460.html#a2a204c701e40b6b0c4ab55d32db789cd">More...</a><br /></td></tr>
<tr class="separator:a2a204c701e40b6b0c4ab55d32db789cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c702242c3f3132ad0cb3db83542075d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512CD</b>: 1</td></tr>
<tr class="memdesc:a9c702242c3f3132ad0cb3db83542075d"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Conflict Detection Instructions.  <a href="../../d6/d42/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d443_1_1_0d460.html#a9c702242c3f3132ad0cb3db83542075d">More...</a><br /></td></tr>
<tr class="separator:a9c702242c3f3132ad0cb3db83542075d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8759305da8e2c09ee8bdccc103943d4d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SHA</b>: 1</td></tr>
<tr class="memdesc:a8759305da8e2c09ee8bdccc103943d4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SHA Extensions.  <a href="../../d6/d42/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d443_1_1_0d460.html#a8759305da8e2c09ee8bdccc103943d4d">More...</a><br /></td></tr>
<tr class="separator:a8759305da8e2c09ee8bdccc103943d4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cd82ece73223160d44c2ab426901518"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512BW</b>: 1</td></tr>
<tr class="memdesc:a9cd82ece73223160d44c2ab426901518"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Byte and Word Instructions.  <a href="../../d6/d42/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d443_1_1_0d460.html#a9cd82ece73223160d44c2ab426901518">More...</a><br /></td></tr>
<tr class="separator:a9cd82ece73223160d44c2ab426901518"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b819385e2459031600e0639029ddc7b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VL</b>: 1</td></tr>
<tr class="memdesc:a9b819385e2459031600e0639029ddc7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Length Extensions.  <a href="../../d6/d42/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d443_1_1_0d460.html#a9b819385e2459031600e0639029ddc7b">More...</a><br /></td></tr>
<tr class="separator:a9b819385e2459031600e0639029ddc7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe87d3ec679be72d2e89e48c743e315e"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:abe87d3ec679be72d2e89e48c743e315e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae37d66aa82de77a041b33de6d772bcac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:ae37d66aa82de77a041b33de6d772bcac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2db0eb80d099548d027256e9a153d6c"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ac2db0eb80d099548d027256e9a153d6c">EBX</a></td></tr>
<tr class="separator:ac2db0eb80d099548d027256e9a153d6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2d7c2492a0eebb336daf5994e41bfc8"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a564d80bffd573fb7e7ff14357576b35d"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a824cd3fe7992ce8b2ddc6369dab212fc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PREFETCHWT1</b>: 1</td></tr>
<tr class="memdesc:a824cd3fe7992ce8b2ddc6369dab212fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">PREFETCHWT1.  <a href="../../da/d17/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d447_1_1_0d486.html#a824cd3fe7992ce8b2ddc6369dab212fc">More...</a><br /></td></tr>
<tr class="separator:a824cd3fe7992ce8b2ddc6369dab212fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3a9678c563720b9d9b0cc46b7e7e39b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VBMI</b>: 1</td></tr>
<tr class="memdesc:ab3a9678c563720b9d9b0cc46b7e7e39b"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Bit Manipulation Instructions.  <a href="../../da/d17/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d447_1_1_0d486.html#ab3a9678c563720b9d9b0cc46b7e7e39b">More...</a><br /></td></tr>
<tr class="separator:ab3a9678c563720b9d9b0cc46b7e7e39b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73b71e0610beefeecb024adf1e4230e3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>UMIP</b>: 1</td></tr>
<tr class="memdesc:a73b71e0610beefeecb024adf1e4230e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">User Mode Instruction Prevention.  <a href="../../da/d17/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d447_1_1_0d486.html#a73b71e0610beefeecb024adf1e4230e3">More...</a><br /></td></tr>
<tr class="separator:a73b71e0610beefeecb024adf1e4230e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7274ea51a608150029cf8901978a1f2c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PKU</b>: 1</td></tr>
<tr class="memdesc:a7274ea51a608150029cf8901978a1f2c"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Protection Keys for User-mode pages.  <a href="../../da/d17/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d447_1_1_0d486.html#a7274ea51a608150029cf8901978a1f2c">More...</a><br /></td></tr>
<tr class="separator:a7274ea51a608150029cf8901978a1f2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6550953334afddd32eb5e3fb90d4e175"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>OSPKE</b>: 1</td></tr>
<tr class="memdesc:a6550953334afddd32eb5e3fb90d4e175"><td class="mdescLeft">&#160;</td><td class="mdescRight">PKU enabled by OS.  <a href="../../da/d17/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d447_1_1_0d486.html#a6550953334afddd32eb5e3fb90d4e175">More...</a><br /></td></tr>
<tr class="separator:a6550953334afddd32eb5e3fb90d4e175"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0e58a4710d07aaf9a3eb501eb09e472"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>WaitPKG</b>: 1</td></tr>
<tr class="memdesc:ab0e58a4710d07aaf9a3eb501eb09e472"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timed pause and user-level monitor/wait.  <a href="../../da/d17/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d447_1_1_0d486.html#ab0e58a4710d07aaf9a3eb501eb09e472">More...</a><br /></td></tr>
<tr class="separator:ab0e58a4710d07aaf9a3eb501eb09e472"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad80423b545ac62f13e8914ceb2771a3e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VBMI2</b>: 1</td></tr>
<tr class="memdesc:ad80423b545ac62f13e8914ceb2771a3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Bit Manipulation Instructions 2.  <a href="../../da/d17/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d447_1_1_0d486.html#ad80423b545ac62f13e8914ceb2771a3e">More...</a><br /></td></tr>
<tr class="separator:ad80423b545ac62f13e8914ceb2771a3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a696f14a039f3b723b639d95e817c96da"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CET_SS</b>: 1</td></tr>
<tr class="memdesc:a696f14a039f3b723b639d95e817c96da"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control flow enforcement (CET) shadow stack.  <a href="../../da/d17/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d447_1_1_0d486.html#a696f14a039f3b723b639d95e817c96da">More...</a><br /></td></tr>
<tr class="separator:a696f14a039f3b723b639d95e817c96da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfe312a216780c378b929d9c450eca3f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>GFNI</b>: 1</td></tr>
<tr class="memdesc:abfe312a216780c378b929d9c450eca3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Galois Field instructions.  <a href="../../da/d17/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d447_1_1_0d486.html#abfe312a216780c378b929d9c450eca3f">More...</a><br /></td></tr>
<tr class="separator:abfe312a216780c378b929d9c450eca3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf3ac3ec571866352be57a514929b677"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>VAES</b>: 1</td></tr>
<tr class="memdesc:abf3ac3ec571866352be57a514929b677"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector AES instruction set (VEX-256/EVEX)  <a href="../../da/d17/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d447_1_1_0d486.html#abf3ac3ec571866352be57a514929b677">More...</a><br /></td></tr>
<tr class="separator:abf3ac3ec571866352be57a514929b677"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a060712b05518cd6da9cc31b5fa0aec76"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>VPCLMULQDQ</b>: 1</td></tr>
<tr class="memdesc:a060712b05518cd6da9cc31b5fa0aec76"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLMUL instruction set (VEX-256/EVEX)  <a href="../../da/d17/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d447_1_1_0d486.html#a060712b05518cd6da9cc31b5fa0aec76">More...</a><br /></td></tr>
<tr class="separator:a060712b05518cd6da9cc31b5fa0aec76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6bb5ef14da103c748e8e8e60b3325a6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VNNI</b>: 1</td></tr>
<tr class="memdesc:aa6bb5ef14da103c748e8e8e60b3325a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Neural Network Instructions.  <a href="../../da/d17/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d447_1_1_0d486.html#aa6bb5ef14da103c748e8e8e60b3325a6">More...</a><br /></td></tr>
<tr class="separator:aa6bb5ef14da103c748e8e8e60b3325a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96b16a47c286e8bcdf51cccd81ccbec5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512BITALG</b>: 1</td></tr>
<tr class="memdesc:a96b16a47c286e8bcdf51cccd81ccbec5"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Bit Algorithms Instructions.  <a href="../../da/d17/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d447_1_1_0d486.html#a96b16a47c286e8bcdf51cccd81ccbec5">More...</a><br /></td></tr>
<tr class="separator:a96b16a47c286e8bcdf51cccd81ccbec5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a188853f9ecf1a4ec0b4fb029d1c6a256"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TME</b>: 1</td></tr>
<tr class="memdesc:a188853f9ecf1a4ec0b4fb029d1c6a256"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_TME related MSRs <br  />
  <a href="../../da/d17/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d447_1_1_0d486.html#a188853f9ecf1a4ec0b4fb029d1c6a256">More...</a><br /></td></tr>
<tr class="separator:a188853f9ecf1a4ec0b4fb029d1c6a256"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af89340aa9c69a647f397d641360809fc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VPOPCNTDQ</b>: 1</td></tr>
<tr class="memdesc:af89340aa9c69a647f397d641360809fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Population Count Double and Quad-word.  <a href="../../da/d17/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d447_1_1_0d486.html#af89340aa9c69a647f397d641360809fc">More...</a><br /></td></tr>
<tr class="separator:af89340aa9c69a647f397d641360809fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a456373425995016704f23f410d494de0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 1</td></tr>
<tr class="memdesc:a456373425995016704f23f410d494de0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../da/d17/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d447_1_1_0d486.html#a456373425995016704f23f410d494de0">More...</a><br /></td></tr>
<tr class="separator:a456373425995016704f23f410d494de0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc91082c06f65b6a711fbaaf9f006ea3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LA57</b>: 1</td></tr>
<tr class="memdesc:adc91082c06f65b6a711fbaaf9f006ea3"><td class="mdescLeft">&#160;</td><td class="mdescRight">5-level paging (57 address bits)  <a href="../../da/d17/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d447_1_1_0d486.html#adc91082c06f65b6a711fbaaf9f006ea3">More...</a><br /></td></tr>
<tr class="separator:adc91082c06f65b6a711fbaaf9f006ea3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ce8d81acd79d57d9e080ac441467371"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MAWAU</b>: 5</td></tr>
<tr class="memdesc:a9ce8d81acd79d57d9e080ac441467371"><td class="mdescLeft">&#160;</td><td class="mdescRight">The value of userspace MPX Address-Width Adjust used by the BNDLDX and BNDSTX <a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> MPX instructions in 64-bit mode.  <a href="../../da/d17/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d447_1_1_0d486.html#a9ce8d81acd79d57d9e080ac441467371">More...</a><br /></td></tr>
<tr class="separator:a9ce8d81acd79d57d9e080ac441467371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2be1ce72036824941eb638147c1f0079"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDPID</b>: 1</td></tr>
<tr class="memdesc:a2be1ce72036824941eb638147c1f0079"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read Processor ID and IA32_TSC_AUX <br  />
  <a href="../../da/d17/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d447_1_1_0d486.html#a2be1ce72036824941eb638147c1f0079">More...</a><br /></td></tr>
<tr class="separator:a2be1ce72036824941eb638147c1f0079"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42d03ff9834a4422670d3680e8f5640b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>KL</b>: 1</td></tr>
<tr class="memdesc:a42d03ff9834a4422670d3680e8f5640b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Key Locker.  <a href="../../da/d17/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d447_1_1_0d486.html#a42d03ff9834a4422670d3680e8f5640b">More...</a><br /></td></tr>
<tr class="separator:a42d03ff9834a4422670d3680e8f5640b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a812f767db1ea48a31c2218ed521afe0a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BusLockDetect</b>: 1</td></tr>
<tr class="memdesc:a812f767db1ea48a31c2218ed521afe0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">BUS_LOCK_DETECT.  <a href="../../da/d17/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d447_1_1_0d486.html#a812f767db1ea48a31c2218ed521afe0a">More...</a><br /></td></tr>
<tr class="separator:a812f767db1ea48a31c2218ed521afe0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a397a2cf52acbd88adcf618edff26848c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLDEMOTE</b>: 1</td></tr>
<tr class="memdesc:a397a2cf52acbd88adcf618edff26848c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cache line demote.  <a href="../../da/d17/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d447_1_1_0d486.html#a397a2cf52acbd88adcf618edff26848c">More...</a><br /></td></tr>
<tr class="separator:a397a2cf52acbd88adcf618edff26848c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd91399523837a99e6501418f81ebe9b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 1</td></tr>
<tr class="memdesc:acd91399523837a99e6501418f81ebe9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../da/d17/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d447_1_1_0d486.html#acd91399523837a99e6501418f81ebe9b">More...</a><br /></td></tr>
<tr class="separator:acd91399523837a99e6501418f81ebe9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a552f1ec1b43959b4b778ba97a54e5dbf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MOVDIRI</b>: 1</td></tr>
<tr class="memdesc:a552f1ec1b43959b4b778ba97a54e5dbf"><td class="mdescLeft">&#160;</td><td class="mdescRight">MOVDIRI.  <a href="../../da/d17/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d447_1_1_0d486.html#a552f1ec1b43959b4b778ba97a54e5dbf">More...</a><br /></td></tr>
<tr class="separator:a552f1ec1b43959b4b778ba97a54e5dbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd20b1a9066dbd4f099959858621437a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MOVDIR64B</b>: 1</td></tr>
<tr class="memdesc:acd20b1a9066dbd4f099959858621437a"><td class="mdescLeft">&#160;</td><td class="mdescRight">MOVDIR64B.  <a href="../../da/d17/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d447_1_1_0d486.html#acd20b1a9066dbd4f099959858621437a">More...</a><br /></td></tr>
<tr class="separator:acd20b1a9066dbd4f099959858621437a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3977864214d2ce4dc612518eb15c0055"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SGX_LC</b>: 1</td></tr>
<tr class="memdesc:a3977864214d2ce4dc612518eb15c0055"><td class="mdescLeft">&#160;</td><td class="mdescRight">SGX Launch Configuration.  <a href="../../da/d17/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d447_1_1_0d486.html#a3977864214d2ce4dc612518eb15c0055">More...</a><br /></td></tr>
<tr class="separator:a3977864214d2ce4dc612518eb15c0055"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f88943d651648a4ca0b5635117b3496"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PKS</b>: 1</td></tr>
<tr class="memdesc:a3f88943d651648a4ca0b5635117b3496"><td class="mdescLeft">&#160;</td><td class="mdescRight">Protection Keys for Supervisor-mode pages.  <a href="../../da/d17/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d447_1_1_0d486.html#a3f88943d651648a4ca0b5635117b3496">More...</a><br /></td></tr>
<tr class="separator:a3f88943d651648a4ca0b5635117b3496"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a564d80bffd573fb7e7ff14357576b35d"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a564d80bffd573fb7e7ff14357576b35d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fde2b466365e9b9687de63d2c192b1e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a9fde2b466365e9b9687de63d2c192b1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2d7c2492a0eebb336daf5994e41bfc8"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ac2d7c2492a0eebb336daf5994e41bfc8">ECX</a></td></tr>
<tr class="separator:ac2d7c2492a0eebb336daf5994e41bfc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae06e248b381cebbef3d1a2f139c46a53"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a858e4788f020d394c9369f7875587b2f"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:acf6b9d66fe9a9a0041b254568c509dcf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 2</td></tr>
<tr class="memdesc:acf6b9d66fe9a9a0041b254568c509dcf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d7/dd2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d453_1_1_0d522.html#acf6b9d66fe9a9a0041b254568c509dcf">More...</a><br /></td></tr>
<tr class="separator:acf6b9d66fe9a9a0041b254568c509dcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a3a9864d42ba430f3d7704c1fd95a28"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_4VNNIW</b>: 1</td></tr>
<tr class="memdesc:a2a3a9864d42ba430f3d7704c1fd95a28"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 4-register Neural Network Instructions.  <a href="../../d7/dd2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d453_1_1_0d522.html#a2a3a9864d42ba430f3d7704c1fd95a28">More...</a><br /></td></tr>
<tr class="separator:a2a3a9864d42ba430f3d7704c1fd95a28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8947fa1f446ee8a8e7b816886ca4882"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_4FMAPS</b>: 1</td></tr>
<tr class="memdesc:ab8947fa1f446ee8a8e7b816886ca4882"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 4-register Multiply Accumulation Single Precision.  <a href="../../d7/dd2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d453_1_1_0d522.html#ab8947fa1f446ee8a8e7b816886ca4882">More...</a><br /></td></tr>
<tr class="separator:ab8947fa1f446ee8a8e7b816886ca4882"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8f649ff28311d95b2cb50fed1c86209"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FSRM</b>: 1</td></tr>
<tr class="memdesc:ac8f649ff28311d95b2cb50fed1c86209"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast Short REP MOVSB/STOSB.  <a href="../../d7/dd2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d453_1_1_0d522.html#ac8f649ff28311d95b2cb50fed1c86209">More...</a><br /></td></tr>
<tr class="separator:ac8f649ff28311d95b2cb50fed1c86209"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a688d890de7650362d4b766117d491946"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>UINTR</b>: 1</td></tr>
<tr class="memdesc:a688d890de7650362d4b766117d491946"><td class="mdescLeft">&#160;</td><td class="mdescRight">User Inter-Processor <a class="el" href="../../d3/dc3/namespaceInterrupts.html">Interrupts</a>.  <a href="../../d7/dd2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d453_1_1_0d522.html#a688d890de7650362d4b766117d491946">More...</a><br /></td></tr>
<tr class="separator:a688d890de7650362d4b766117d491946"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8a94cf79886d0577bae843b90358fc9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 2</td></tr>
<tr class="memdesc:aa8a94cf79886d0577bae843b90358fc9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d7/dd2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d453_1_1_0d522.html#aa8a94cf79886d0577bae843b90358fc9">More...</a><br /></td></tr>
<tr class="separator:aa8a94cf79886d0577bae843b90358fc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f90d01c0a334888ea9369623477f791"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_VP2INTERSECT</b>: 1</td></tr>
<tr class="memdesc:a9f90d01c0a334888ea9369623477f791"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 VP2INTERSECT Doubleword and Quadword Instructions.  <a href="../../d7/dd2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d453_1_1_0d522.html#a9f90d01c0a334888ea9369623477f791">More...</a><br /></td></tr>
<tr class="separator:a9f90d01c0a334888ea9369623477f791"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4795ca0c03f383824925e139d68dd154"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SRBDS_CTRL</b>: 1</td></tr>
<tr class="memdesc:a4795ca0c03f383824925e139d68dd154"><td class="mdescLeft">&#160;</td><td class="mdescRight">Special Register Buffer Data Sampling Mitigations.  <a href="../../d7/dd2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d453_1_1_0d522.html#a4795ca0c03f383824925e139d68dd154">More...</a><br /></td></tr>
<tr class="separator:a4795ca0c03f383824925e139d68dd154"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ae44a9bdb505b7a54485afe84dd24b8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MC_CLEAR</b>: 1</td></tr>
<tr class="memdesc:a7ae44a9bdb505b7a54485afe84dd24b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">VERW instruction clears <a class="el" href="../../d7/dfa/namespaceCPU.html" title="CPU related functions.">CPU</a> buffers.  <a href="../../d7/dd2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d453_1_1_0d522.html#a7ae44a9bdb505b7a54485afe84dd24b8">More...</a><br /></td></tr>
<tr class="separator:a7ae44a9bdb505b7a54485afe84dd24b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c32e3b26b29a6a9818e4358932bd850"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TSX_FORCE_ABORT</b>: 1</td></tr>
<tr class="memdesc:a1c32e3b26b29a6a9818e4358932bd850"><td class="mdescLeft">&#160;</td><td class="mdescRight">All TSX transactions are aborted.  <a href="../../d7/dd2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d453_1_1_0d522.html#a1c32e3b26b29a6a9818e4358932bd850">More...</a><br /></td></tr>
<tr class="separator:a1c32e3b26b29a6a9818e4358932bd850"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e7e39aa50faa56c9a79eec000cba2f5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 1</td></tr>
<tr class="memdesc:a8e7e39aa50faa56c9a79eec000cba2f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d7/dd2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d453_1_1_0d522.html#a8e7e39aa50faa56c9a79eec000cba2f5">More...</a><br /></td></tr>
<tr class="separator:a8e7e39aa50faa56c9a79eec000cba2f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87056e11777ef3435e3df69366076a2a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TsxForceAbortMsr</b>: 1</td></tr>
<tr class="memdesc:a87056e11777ef3435e3df69366076a2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSX_FORCE_ABORT MSR is available.  <a href="../../d7/dd2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d453_1_1_0d522.html#a87056e11777ef3435e3df69366076a2a">More...</a><br /></td></tr>
<tr class="separator:a87056e11777ef3435e3df69366076a2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae12c444dde4273450de32c0ba0c7e75c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SERIALIZE</b>: 1</td></tr>
<tr class="memdesc:ae12c444dde4273450de32c0ba0c7e75c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SERIALIZE.  <a href="../../d7/dd2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d453_1_1_0d522.html#ae12c444dde4273450de32c0ba0c7e75c">More...</a><br /></td></tr>
<tr class="separator:ae12c444dde4273450de32c0ba0c7e75c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab16b7d21ca2dda8710413643318624aa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HYBRID</b>: 1</td></tr>
<tr class="memdesc:ab16b7d21ca2dda8710413643318624aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mixture of <a class="el" href="../../d7/dfa/namespaceCPU.html" title="CPU related functions.">CPU</a> types in processor topology.  <a href="../../d7/dd2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d453_1_1_0d522.html#ab16b7d21ca2dda8710413643318624aa">More...</a><br /></td></tr>
<tr class="separator:ab16b7d21ca2dda8710413643318624aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a685abe387ee57501e155a060e5088a2e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TSXLDTRK</b>: 1</td></tr>
<tr class="memdesc:a685abe387ee57501e155a060e5088a2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSXLDTRK.  <a href="../../d7/dd2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d453_1_1_0d522.html#a685abe387ee57501e155a060e5088a2e">More...</a><br /></td></tr>
<tr class="separator:a685abe387ee57501e155a060e5088a2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac89ddf0728fadd7d61fbc2fefdadbded"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved3</b>: 1</td></tr>
<tr class="memdesc:ac89ddf0728fadd7d61fbc2fefdadbded"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d7/dd2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d453_1_1_0d522.html#ac89ddf0728fadd7d61fbc2fefdadbded">More...</a><br /></td></tr>
<tr class="separator:ac89ddf0728fadd7d61fbc2fefdadbded"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ff24cd09b0967db5e63a8665b5c6cb8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PCONFIG</b>: 1</td></tr>
<tr class="memdesc:a1ff24cd09b0967db5e63a8665b5c6cb8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Platform configuration for <a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Encryption Technologies Instrctuions.  <a href="../../d7/dd2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d453_1_1_0d522.html#a1ff24cd09b0967db5e63a8665b5c6cb8">More...</a><br /></td></tr>
<tr class="separator:a1ff24cd09b0967db5e63a8665b5c6cb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac33e30c61ee1e8ba7fbb7d61e39a6aa1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LBR</b>: 1</td></tr>
<tr class="memdesc:ac33e30c61ee1e8ba7fbb7d61e39a6aa1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Architectural Last Branch Records.  <a href="../../d7/dd2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d453_1_1_0d522.html#ac33e30c61ee1e8ba7fbb7d61e39a6aa1">More...</a><br /></td></tr>
<tr class="separator:ac33e30c61ee1e8ba7fbb7d61e39a6aa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af50c580ffb5a8cb38636485d1412e79b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CET_IBT</b>: 1</td></tr>
<tr class="memdesc:af50c580ffb5a8cb38636485d1412e79b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control flow enforcement (CET) indirect branch tracking.  <a href="../../d7/dd2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d453_1_1_0d522.html#af50c580ffb5a8cb38636485d1412e79b">More...</a><br /></td></tr>
<tr class="separator:af50c580ffb5a8cb38636485d1412e79b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1284fbe629ff2f7a193cff14589ec582"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved4</b>: 1</td></tr>
<tr class="memdesc:a1284fbe629ff2f7a193cff14589ec582"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d7/dd2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d453_1_1_0d522.html#a1284fbe629ff2f7a193cff14589ec582">More...</a><br /></td></tr>
<tr class="separator:a1284fbe629ff2f7a193cff14589ec582"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47136d7156c871041dcd9e0315c646d9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_BF16</b>: 1</td></tr>
<tr class="memdesc:a47136d7156c871041dcd9e0315c646d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile computation on bfloat16 numbers.  <a href="../../d7/dd2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d453_1_1_0d522.html#a47136d7156c871041dcd9e0315c646d9">More...</a><br /></td></tr>
<tr class="separator:a47136d7156c871041dcd9e0315c646d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cdcc225288f3b327a2becbabf11f94a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_FP16</b>: 1</td></tr>
<tr class="memdesc:a3cdcc225288f3b327a2becbabf11f94a"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX512-FP16 half-precision floating-point instructions.  <a href="../../d7/dd2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d453_1_1_0d522.html#a3cdcc225288f3b327a2becbabf11f94a">More...</a><br /></td></tr>
<tr class="separator:a3cdcc225288f3b327a2becbabf11f94a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d1a9f9a7cdf46fb54bc83d7cbca5a73"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_TILE</b>: 1</td></tr>
<tr class="memdesc:a8d1a9f9a7cdf46fb54bc83d7cbca5a73"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile architecture.  <a href="../../d7/dd2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d453_1_1_0d522.html#a8d1a9f9a7cdf46fb54bc83d7cbca5a73">More...</a><br /></td></tr>
<tr class="separator:a8d1a9f9a7cdf46fb54bc83d7cbca5a73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7600768fd39c3a33557e17a373782559"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_INT8</b>: 1</td></tr>
<tr class="memdesc:a7600768fd39c3a33557e17a373782559"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile computation on 8-bit integers.  <a href="../../d7/dd2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d453_1_1_0d522.html#a7600768fd39c3a33557e17a373782559">More...</a><br /></td></tr>
<tr class="separator:a7600768fd39c3a33557e17a373782559"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7fa6365a06d013f77dd4d80305450bc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SPEC_CTRL</b>: 1</td></tr>
<tr class="memdesc:ab7fa6365a06d013f77dd4d80305450bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Speculation Control, part of Indirect Branch Control (IBC): Indirect Branch Restricted Speculation (IBRS) and Indirect Branch Prediction Barrier (IBPB)  <a href="../../d7/dd2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d453_1_1_0d522.html#ab7fa6365a06d013f77dd4d80305450bc">More...</a><br /></td></tr>
<tr class="separator:ab7fa6365a06d013f77dd4d80305450bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf1e33393beca46fa6e1a1b85aacb9c3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>STIBP</b>: 1</td></tr>
<tr class="memdesc:aaf1e33393beca46fa6e1a1b85aacb9c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Single Thread Indirect Branch Predictor, part of IBC.  <a href="../../d7/dd2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d453_1_1_0d522.html#aaf1e33393beca46fa6e1a1b85aacb9c3">More...</a><br /></td></tr>
<tr class="separator:aaf1e33393beca46fa6e1a1b85aacb9c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3de0f5ae74bf29af2ad1d316f9ff6f8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>L1D_FLUSH</b>: 1</td></tr>
<tr class="memdesc:aa3de0f5ae74bf29af2ad1d316f9ff6f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_FLUSH_CMD MSR.  <a href="../../d7/dd2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d453_1_1_0d522.html#aa3de0f5ae74bf29af2ad1d316f9ff6f8">More...</a><br /></td></tr>
<tr class="separator:aa3de0f5ae74bf29af2ad1d316f9ff6f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7b705206d7f99c8ade2d5c7621d859f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ArchCapabilities</b>: 1</td></tr>
<tr class="memdesc:ad7b705206d7f99c8ade2d5c7621d859f"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_ARCH_CAPABILITIES (lists speculative side channel mitigations.  <a href="../../d7/dd2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d453_1_1_0d522.html#ad7b705206d7f99c8ade2d5c7621d859f">More...</a><br /></td></tr>
<tr class="separator:ad7b705206d7f99c8ade2d5c7621d859f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf188ca91d7394e278451917a2802989"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CoreCapabilities</b>: 1</td></tr>
<tr class="memdesc:adf188ca91d7394e278451917a2802989"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_CORE_CAPABILITIES MSR (lists model-specific core capabilities)  <a href="../../d7/dd2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d453_1_1_0d522.html#adf188ca91d7394e278451917a2802989">More...</a><br /></td></tr>
<tr class="separator:adf188ca91d7394e278451917a2802989"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66920a53f363947f9930aa4954693aac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SSBD</b>: 1</td></tr>
<tr class="memdesc:a66920a53f363947f9930aa4954693aac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Speculative Store Bypass Disable, as mitigation for Speculative Store Bypass (IA32_SPEC_CTRL)  <a href="../../d7/dd2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d453_1_1_0d522.html#a66920a53f363947f9930aa4954693aac">More...</a><br /></td></tr>
<tr class="separator:a66920a53f363947f9930aa4954693aac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a858e4788f020d394c9369f7875587b2f"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a858e4788f020d394c9369f7875587b2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c0c6901d2992cdaa8da7e9ff269ff57"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a0c0c6901d2992cdaa8da7e9ff269ff57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae06e248b381cebbef3d1a2f139c46a53"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ae06e248b381cebbef3d1a2f139c46a53">EDX</a></td></tr>
<tr class="separator:ae06e248b381cebbef3d1a2f139c46a53"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Extended feature flags enumeration. </p>

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00495">495</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
</div><h2 class="groupheader">Member Function Documentation</h2>
<a id="af15a39e54d1b2ca7c70d779f214700db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af15a39e54d1b2ca7c70d779f214700db">&#9670;&nbsp;</a></span>Get()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/de6/include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void CPU::x86::Intel::CPUID0x00000007_0::Get </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">497</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;                {</div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor">#if defined(a86)</span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;                    <a class="code" href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a>(<span class="stringliteral">&quot;cpuid&quot;</span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;                         : <span class="stringliteral">&quot;=a&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a6476b639d419d60a58f9f12c7ce5b264">EAX</a>.raw), <span class="stringliteral">&quot;=b&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ac2db0eb80d099548d027256e9a153d6c">EBX</a>.raw), <span class="stringliteral">&quot;=c&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ac2d7c2492a0eebb336daf5994e41bfc8">ECX</a>.raw), <span class="stringliteral">&quot;=d&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ae06e248b381cebbef3d1a2f139c46a53">EDX</a>.raw)</div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;                         : <span class="stringliteral">&quot;a&quot;</span>(0x7), <span class="stringliteral">&quot;c&quot;</span>(0x0)); <span class="comment">/* FIXME */</span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor">#endif </span><span class="comment">// a64 || a32</span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;                }</div>
<div class="ttc" id="aMultiboot64bitMap_8cpp_html_ab17ab6407b8950c89ba3ff3b4919200b"><div class="ttname"><a href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a></div><div class="ttdeci">asmv(&quot;invlpg (%0)&quot; ::&quot;r&quot;(VirtualAddress) :&quot;memory&quot;)</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_a6476b639d419d60a58f9f12c7ce5b264"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a6476b639d419d60a58f9f12c7ce5b264">CPU::x86::Intel::CPUID0x00000007_0::EAX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@442 EAX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_ac2d7c2492a0eebb336daf5994e41bfc8"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ac2d7c2492a0eebb336daf5994e41bfc8">CPU::x86::Intel::CPUID0x00000007_0::ECX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@447 ECX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_ac2db0eb80d099548d027256e9a153d6c"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ac2db0eb80d099548d027256e9a153d6c">CPU::x86::Intel::CPUID0x00000007_0::EBX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@443 EBX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_ae06e248b381cebbef3d1a2f139c46a53"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ae06e248b381cebbef3d1a2f139c46a53">CPU::x86::Intel::CPUID0x00000007_0::EDX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@453 EDX</div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv()</a>, <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a6476b639d419d60a58f9f12c7ce5b264">EAX</a>, <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ac2db0eb80d099548d027256e9a153d6c">EBX</a>, <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ac2d7c2492a0eebb336daf5994e41bfc8">ECX</a>, and <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ae06e248b381cebbef3d1a2f139c46a53">EDX</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../d7/d8d/CPU_8cpp_source.html#l00202">CPU::InitializeFeatures()</a>.</p>

</div>
</div>
<h2 class="groupheader">Field Documentation</h2>
<a id="a6476b639d419d60a58f9f12c7ce5b264"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6476b639d419d60a58f9f12c7ce5b264">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EAX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>.</p>

</div>
</div>
<a id="ac2db0eb80d099548d027256e9a153d6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2db0eb80d099548d027256e9a153d6c">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EBX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>, and <a class="el" href="../../d7/d8d/CPU_8cpp_source.html#l00202">CPU::InitializeFeatures()</a>.</p>

</div>
</div>
<a id="ac2d7c2492a0eebb336daf5994e41bfc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2d7c2492a0eebb336daf5994e41bfc8">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::ECX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>, and <a class="el" href="../../d7/d8d/CPU_8cpp_source.html#l00202">CPU::InitializeFeatures()</a>.</p>

</div>
</div>
<a id="ae06e248b381cebbef3d1a2f139c46a53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae06e248b381cebbef3d1a2f139c46a53">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EDX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Kernel/include/cpu/x86/<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../d7/dfa/namespaceCPU.html">CPU</a></li><li class="navelem"><a class="el" href="../../d7/df8/namespaceCPU_1_1x86.html">x86</a></li><li class="navelem"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html">Intel</a></li><li class="navelem"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html">CPUID0x00000007_0</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
