#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Dec  2 17:54:25 2019
# Process ID: 12748
# Current directory: E:/Development/VHDL/zynq_main_test/zynq_memory_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21552 E:\Development\VHDL\zynq_main_test\zynq_memory_test\zynqexample.xpr
# Log file: E:/Development/VHDL/zynq_main_test/zynq_memory_test/vivado.log
# Journal file: E:/Development/VHDL/zynq_main_test/zynq_memory_test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Development/VHDL/zynq_main_test/zynq_memory_test/zynqexample.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Klejnot Nilu/Desktop/VHDL/zynq_memory_test' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Programy/Vivado2019/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 814.020 ; gain = 167.477
update_compile_order -fileset sources_1
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
launch_sdk -workspace E:/Development/VHDL/zynq_main_test/zynq_memory_test/zynqexample.sdk -hwspec E:/Development/VHDL/zynq_main_test/zynq_memory_test/zynqexample.sdk/System_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace E:/Development/VHDL/zynq_main_test/zynq_memory_test/zynqexample.sdk -hwspec E:/Development/VHDL/zynq_main_test/zynq_memory_test/zynqexample.sdk/System_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {E:/Development/VHDL/zynq_main_test/zynq_memory_test/zynqexample.srcs/sources_1/bd/System/System.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Successfully read diagram <System> from BD file <E:/Development/VHDL/zynq_main_test/zynq_memory_test/zynqexample.srcs/sources_1/bd/System/System.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 876.816 ; gain = 6.074
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/00000acb5d4001
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Xilinx/00000acb5d4001.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/00000acb5d4001
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Xilinx/00000acb5d4001.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn1jsn-DLC9LP-00000acb5d4001" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/00000acb5d4001
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Xilinx/00000acb5d4001.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/Development/VHDL/zynq_main_test/zynq_memory_test/zynqexample.runs/impl_1/System_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2068.789 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
open_bd_design {E:/Development/VHDL/zynq_main_test/zynq_memory_test/zynqexample.srcs/sources_1/bd/System/System.bd}
startgroup
set_property -dict [list CONFIG.C_BAUDRATE {115200}] [get_bd_cells axi_uartlite_0]
endgroup
save_bd_design
Wrote  : <E:\Development\VHDL\zynq_main_test\zynq_memory_test\zynqexample.srcs\sources_1\bd\System\System.bd> 
Wrote  : <E:/Development/VHDL/zynq_main_test/zynq_memory_test/zynqexample.srcs/sources_1/bd/System/ui/bd_671e18af.ui> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Development/VHDL/zynq_main_test/zynq_memory_test/zynqexample.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
Wrote  : <E:\Development\VHDL\zynq_main_test\zynq_memory_test\zynqexample.srcs\sources_1\bd\System\System.bd> 
VHDL Output written to : E:/Development/VHDL/zynq_main_test/zynq_memory_test/zynqexample.srcs/sources_1/bd/System/synth/System.vhd
VHDL Output written to : E:/Development/VHDL/zynq_main_test/zynq_memory_test/zynqexample.srcs/sources_1/bd/System/sim/System.vhd
VHDL Output written to : E:/Development/VHDL/zynq_main_test/zynq_memory_test/zynqexample.srcs/sources_1/bd/System/hdl/System_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/Development/VHDL/zynq_main_test/zynq_memory_test/zynqexample.srcs/sources_1/bd/System/ip/System_auto_pc_0/System_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file E:/Development/VHDL/zynq_main_test/zynq_memory_test/zynqexample.srcs/sources_1/bd/System/hw_handoff/System.hwh
Generated Block Design Tcl file E:/Development/VHDL/zynq_main_test/zynq_memory_test/zynqexample.srcs/sources_1/bd/System/hw_handoff/System_bd.tcl
Generated Hardware Definition File E:/Development/VHDL/zynq_main_test/zynq_memory_test/zynqexample.srcs/sources_1/bd/System/synth/System.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP System_auto_pc_0, cache-ID = 9f21a79d1d842bb7; cache size = 13.907 MB.
[Mon Dec  2 20:14:14 2019] Launched System_axi_uartlite_0_0_synth_1, synth_1...
Run output will be captured here:
System_axi_uartlite_0_0_synth_1: E:/Development/VHDL/zynq_main_test/zynq_memory_test/zynqexample.runs/System_axi_uartlite_0_0_synth_1/runme.log
synth_1: E:/Development/VHDL/zynq_main_test/zynq_memory_test/zynqexample.runs/synth_1/runme.log
[Mon Dec  2 20:14:14 2019] Launched impl_1...
Run output will be captured here: E:/Development/VHDL/zynq_main_test/zynq_memory_test/zynqexample.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 2261.379 ; gain = 164.383
