Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.2 (lin64) Build 6060944 Thu Mar 06 19:10:09 MST 2025
| Date         : Tue Apr  8 15:56:13 2025
| Host         : fedora running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  14          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.002        0.000                      0                  208        0.168        0.000                      0                  208        4.500        0.000                       0                    93  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               5.002        0.000                      0                  208        0.168        0.000                      0                  208        4.500        0.000                       0                    93  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.002ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.002ns  (required time - arrival time)
  Source:                 forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_motor_speed_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.766ns  (logic 0.828ns (17.372%)  route 3.938ns (82.628%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.626     5.210    forLoop_idx_0_194050612[2].io_button_cond/CLK
    SLICE_X62Y94         FDRE                                         r  forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDRE (Prop_fdre_C_Q)         0.456     5.666 r  forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q_reg[16]/Q
                         net (fo=2, routed)           1.539     7.205    forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q_reg[16]
    SLICE_X63Y89         LUT5 (Prop_lut5_I2_O)        0.124     7.329 f  forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q[0]_i_5/O
                         net (fo=1, routed)           1.154     8.483    forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q[0]_i_5_n_0
    SLICE_X64Y92         LUT4 (Prop_lut4_I1_O)        0.124     8.607 f  forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.760     9.367    forLoop_idx_0_1330629639[2].io_button_edge/D_motor_direction_q_reg
    SLICE_X65Y92         LUT4 (Prop_lut4_I1_O)        0.124     9.491 r  forLoop_idx_0_1330629639[2].io_button_edge/D_motor_speed_q[2]_i_1/O
                         net (fo=4, routed)           0.486     9.976    forLoop_idx_0_1330629639[2].io_button_edge_n_1
    SLICE_X64Y89         FDRE                                         r  D_motor_speed_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.507    14.911    clk_IBUF_BUFG
    SLICE_X64Y89         FDRE                                         r  D_motor_speed_q_reg[0]/C
                         clock pessimism              0.272    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X64Y89         FDRE (Setup_fdre_C_CE)      -0.169    14.979    D_motor_speed_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.979    
                         arrival time                          -9.976    
  -------------------------------------------------------------------
                         slack                                  5.002    

Slack (MET) :             5.002ns  (required time - arrival time)
  Source:                 forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_motor_speed_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.766ns  (logic 0.828ns (17.372%)  route 3.938ns (82.628%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.626     5.210    forLoop_idx_0_194050612[2].io_button_cond/CLK
    SLICE_X62Y94         FDRE                                         r  forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDRE (Prop_fdre_C_Q)         0.456     5.666 r  forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q_reg[16]/Q
                         net (fo=2, routed)           1.539     7.205    forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q_reg[16]
    SLICE_X63Y89         LUT5 (Prop_lut5_I2_O)        0.124     7.329 f  forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q[0]_i_5/O
                         net (fo=1, routed)           1.154     8.483    forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q[0]_i_5_n_0
    SLICE_X64Y92         LUT4 (Prop_lut4_I1_O)        0.124     8.607 f  forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.760     9.367    forLoop_idx_0_1330629639[2].io_button_edge/D_motor_direction_q_reg
    SLICE_X65Y92         LUT4 (Prop_lut4_I1_O)        0.124     9.491 r  forLoop_idx_0_1330629639[2].io_button_edge/D_motor_speed_q[2]_i_1/O
                         net (fo=4, routed)           0.486     9.976    forLoop_idx_0_1330629639[2].io_button_edge_n_1
    SLICE_X64Y89         FDRE                                         r  D_motor_speed_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.507    14.911    clk_IBUF_BUFG
    SLICE_X64Y89         FDRE                                         r  D_motor_speed_q_reg[1]/C
                         clock pessimism              0.272    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X64Y89         FDRE (Setup_fdre_C_CE)      -0.169    14.979    D_motor_speed_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.979    
                         arrival time                          -9.976    
  -------------------------------------------------------------------
                         slack                                  5.002    

Slack (MET) :             5.002ns  (required time - arrival time)
  Source:                 forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_motor_speed_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.766ns  (logic 0.828ns (17.372%)  route 3.938ns (82.628%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.626     5.210    forLoop_idx_0_194050612[2].io_button_cond/CLK
    SLICE_X62Y94         FDRE                                         r  forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDRE (Prop_fdre_C_Q)         0.456     5.666 r  forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q_reg[16]/Q
                         net (fo=2, routed)           1.539     7.205    forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q_reg[16]
    SLICE_X63Y89         LUT5 (Prop_lut5_I2_O)        0.124     7.329 f  forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q[0]_i_5/O
                         net (fo=1, routed)           1.154     8.483    forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q[0]_i_5_n_0
    SLICE_X64Y92         LUT4 (Prop_lut4_I1_O)        0.124     8.607 f  forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.760     9.367    forLoop_idx_0_1330629639[2].io_button_edge/D_motor_direction_q_reg
    SLICE_X65Y92         LUT4 (Prop_lut4_I1_O)        0.124     9.491 r  forLoop_idx_0_1330629639[2].io_button_edge/D_motor_speed_q[2]_i_1/O
                         net (fo=4, routed)           0.486     9.976    forLoop_idx_0_1330629639[2].io_button_edge_n_1
    SLICE_X64Y89         FDRE                                         r  D_motor_speed_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.507    14.911    clk_IBUF_BUFG
    SLICE_X64Y89         FDRE                                         r  D_motor_speed_q_reg[2]/C
                         clock pessimism              0.272    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X64Y89         FDRE (Setup_fdre_C_CE)      -0.169    14.979    D_motor_speed_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.979    
                         arrival time                          -9.976    
  -------------------------------------------------------------------
                         slack                                  5.002    

Slack (MET) :             5.098ns  (required time - arrival time)
  Source:                 forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_motor_direction_q_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.672ns  (logic 0.828ns (17.724%)  route 3.844ns (82.276%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.626     5.210    forLoop_idx_0_194050612[2].io_button_cond/CLK
    SLICE_X62Y94         FDRE                                         r  forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDRE (Prop_fdre_C_Q)         0.456     5.666 r  forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q_reg[16]/Q
                         net (fo=2, routed)           1.539     7.205    forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q_reg[16]
    SLICE_X63Y89         LUT5 (Prop_lut5_I2_O)        0.124     7.329 f  forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q[0]_i_5/O
                         net (fo=1, routed)           1.154     8.483    forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q[0]_i_5_n_0
    SLICE_X64Y92         LUT4 (Prop_lut4_I1_O)        0.124     8.607 f  forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.760     9.367    forLoop_idx_0_1330629639[2].io_button_edge/D_motor_direction_q_reg
    SLICE_X65Y92         LUT4 (Prop_lut4_I1_O)        0.124     9.491 r  forLoop_idx_0_1330629639[2].io_button_edge/D_motor_speed_q[2]_i_1/O
                         net (fo=4, routed)           0.391     9.882    forLoop_idx_0_1330629639[2].io_button_edge_n_1
    SLICE_X64Y92         FDRE                                         r  D_motor_direction_q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.508    14.912    clk_IBUF_BUFG
    SLICE_X64Y92         FDRE                                         r  D_motor_direction_q_reg/C
                         clock pessimism              0.272    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X64Y92         FDRE (Setup_fdre_C_CE)      -0.169    14.980    D_motor_direction_q_reg
  -------------------------------------------------------------------
                         required time                         14.980    
                         arrival time                          -9.882    
  -------------------------------------------------------------------
                         slack                                  5.098    

Slack (MET) :             5.295ns  (required time - arrival time)
  Source:                 forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_1330629639[2].io_button_edge/D_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.393ns  (logic 0.820ns (18.666%)  route 3.573ns (81.334%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.626     5.210    forLoop_idx_0_194050612[2].io_button_cond/CLK
    SLICE_X62Y94         FDRE                                         r  forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDRE (Prop_fdre_C_Q)         0.456     5.666 r  forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q_reg[16]/Q
                         net (fo=2, routed)           1.539     7.205    forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q_reg[16]
    SLICE_X63Y89         LUT5 (Prop_lut5_I2_O)        0.124     7.329 f  forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q[0]_i_5/O
                         net (fo=1, routed)           1.154     8.483    forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q[0]_i_5_n_0
    SLICE_X64Y92         LUT4 (Prop_lut4_I1_O)        0.124     8.607 f  forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.537     9.144    forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q_reg[4]_0
    SLICE_X64Y92         LUT1 (Prop_lut1_I0_O)        0.116     9.260 r  forLoop_idx_0_194050612[2].io_button_cond/D_last_q_i_1/O
                         net (fo=1, routed)           0.343     9.603    forLoop_idx_0_1330629639[2].io_button_edge/M_io_button_cond_out[0]
    SLICE_X65Y92         FDRE                                         r  forLoop_idx_0_1330629639[2].io_button_edge/D_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.508    14.912    forLoop_idx_0_1330629639[2].io_button_edge/CLK
    SLICE_X65Y92         FDRE                                         r  forLoop_idx_0_1330629639[2].io_button_edge/D_last_q_reg/C
                         clock pessimism              0.272    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X65Y92         FDRE (Setup_fdre_C_D)       -0.251    14.898    forLoop_idx_0_1330629639[2].io_button_edge/D_last_q_reg
  -------------------------------------------------------------------
                         required time                         14.898    
                         arrival time                          -9.603    
  -------------------------------------------------------------------
                         slack                                  5.295    

Slack (MET) :             5.610ns  (required time - arrival time)
  Source:                 forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.123ns  (logic 0.704ns (17.073%)  route 3.419ns (82.927%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.626     5.210    forLoop_idx_0_194050612[2].io_button_cond/CLK
    SLICE_X62Y94         FDRE                                         r  forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDRE (Prop_fdre_C_Q)         0.456     5.666 f  forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q_reg[16]/Q
                         net (fo=2, routed)           1.539     7.205    forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q_reg[16]
    SLICE_X63Y89         LUT5 (Prop_lut5_I2_O)        0.124     7.329 r  forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q[0]_i_5/O
                         net (fo=1, routed)           1.154     8.483    forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q[0]_i_5_n_0
    SLICE_X64Y92         LUT4 (Prop_lut4_I1_O)        0.124     8.607 r  forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.727     9.333    forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q_reg[4]_0
    SLICE_X62Y91         FDRE                                         r  forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.508    14.912    forLoop_idx_0_194050612[2].io_button_cond/CLK
    SLICE_X62Y91         FDRE                                         r  forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q_reg[4]/C
                         clock pessimism              0.272    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X62Y91         FDRE (Setup_fdre_C_CE)      -0.205    14.944    forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.944    
                         arrival time                          -9.333    
  -------------------------------------------------------------------
                         slack                                  5.610    

Slack (MET) :             5.610ns  (required time - arrival time)
  Source:                 forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.123ns  (logic 0.704ns (17.073%)  route 3.419ns (82.927%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.626     5.210    forLoop_idx_0_194050612[2].io_button_cond/CLK
    SLICE_X62Y94         FDRE                                         r  forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDRE (Prop_fdre_C_Q)         0.456     5.666 f  forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q_reg[16]/Q
                         net (fo=2, routed)           1.539     7.205    forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q_reg[16]
    SLICE_X63Y89         LUT5 (Prop_lut5_I2_O)        0.124     7.329 r  forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q[0]_i_5/O
                         net (fo=1, routed)           1.154     8.483    forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q[0]_i_5_n_0
    SLICE_X64Y92         LUT4 (Prop_lut4_I1_O)        0.124     8.607 r  forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.727     9.333    forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q_reg[4]_0
    SLICE_X62Y91         FDRE                                         r  forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.508    14.912    forLoop_idx_0_194050612[2].io_button_cond/CLK
    SLICE_X62Y91         FDRE                                         r  forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q_reg[5]/C
                         clock pessimism              0.272    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X62Y91         FDRE (Setup_fdre_C_CE)      -0.205    14.944    forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.944    
                         arrival time                          -9.333    
  -------------------------------------------------------------------
                         slack                                  5.610    

Slack (MET) :             5.610ns  (required time - arrival time)
  Source:                 forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.123ns  (logic 0.704ns (17.073%)  route 3.419ns (82.927%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.626     5.210    forLoop_idx_0_194050612[2].io_button_cond/CLK
    SLICE_X62Y94         FDRE                                         r  forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDRE (Prop_fdre_C_Q)         0.456     5.666 f  forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q_reg[16]/Q
                         net (fo=2, routed)           1.539     7.205    forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q_reg[16]
    SLICE_X63Y89         LUT5 (Prop_lut5_I2_O)        0.124     7.329 r  forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q[0]_i_5/O
                         net (fo=1, routed)           1.154     8.483    forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q[0]_i_5_n_0
    SLICE_X64Y92         LUT4 (Prop_lut4_I1_O)        0.124     8.607 r  forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.727     9.333    forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q_reg[4]_0
    SLICE_X62Y91         FDRE                                         r  forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.508    14.912    forLoop_idx_0_194050612[2].io_button_cond/CLK
    SLICE_X62Y91         FDRE                                         r  forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q_reg[6]/C
                         clock pessimism              0.272    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X62Y91         FDRE (Setup_fdre_C_CE)      -0.205    14.944    forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.944    
                         arrival time                          -9.333    
  -------------------------------------------------------------------
                         slack                                  5.610    

Slack (MET) :             5.610ns  (required time - arrival time)
  Source:                 forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.123ns  (logic 0.704ns (17.073%)  route 3.419ns (82.927%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.626     5.210    forLoop_idx_0_194050612[2].io_button_cond/CLK
    SLICE_X62Y94         FDRE                                         r  forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDRE (Prop_fdre_C_Q)         0.456     5.666 f  forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q_reg[16]/Q
                         net (fo=2, routed)           1.539     7.205    forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q_reg[16]
    SLICE_X63Y89         LUT5 (Prop_lut5_I2_O)        0.124     7.329 r  forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q[0]_i_5/O
                         net (fo=1, routed)           1.154     8.483    forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q[0]_i_5_n_0
    SLICE_X64Y92         LUT4 (Prop_lut4_I1_O)        0.124     8.607 r  forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.727     9.333    forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q_reg[4]_0
    SLICE_X62Y91         FDRE                                         r  forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.508    14.912    forLoop_idx_0_194050612[2].io_button_cond/CLK
    SLICE_X62Y91         FDRE                                         r  forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q_reg[7]/C
                         clock pessimism              0.272    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X62Y91         FDRE (Setup_fdre_C_CE)      -0.205    14.944    forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.944    
                         arrival time                          -9.333    
  -------------------------------------------------------------------
                         slack                                  5.610    

Slack (MET) :             5.692ns  (required time - arrival time)
  Source:                 forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.041ns  (logic 0.704ns (17.421%)  route 3.337ns (82.579%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.626     5.210    forLoop_idx_0_194050612[2].io_button_cond/CLK
    SLICE_X62Y94         FDRE                                         r  forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDRE (Prop_fdre_C_Q)         0.456     5.666 f  forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q_reg[16]/Q
                         net (fo=2, routed)           1.539     7.205    forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q_reg[16]
    SLICE_X63Y89         LUT5 (Prop_lut5_I2_O)        0.124     7.329 r  forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q[0]_i_5/O
                         net (fo=1, routed)           1.154     8.483    forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q[0]_i_5_n_0
    SLICE_X64Y92         LUT4 (Prop_lut4_I1_O)        0.124     8.607 r  forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.644     9.251    forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q_reg[4]_0
    SLICE_X62Y90         FDRE                                         r  forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.507    14.911    forLoop_idx_0_194050612[2].io_button_cond/CLK
    SLICE_X62Y90         FDRE                                         r  forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q_reg[0]/C
                         clock pessimism              0.272    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X62Y90         FDRE (Setup_fdre_C_CE)      -0.205    14.943    forLoop_idx_0_194050612[2].io_button_cond/D_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.943    
                         arrival time                          -9.251    
  -------------------------------------------------------------------
                         slack                                  5.692    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 motor/pwm/D_next_value_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor/pwm/D_cur_value_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.114%)  route 0.115ns (44.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.591     1.535    motor/pwm/CLK
    SLICE_X62Y88         FDRE                                         r  motor/pwm/D_next_value_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  motor/pwm/D_next_value_q_reg[4]/Q
                         net (fo=1, routed)           0.115     1.791    motor/pwm/D_next_value_q[4]
    SLICE_X63Y89         FDRE                                         r  motor/pwm/D_cur_value_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.861     2.051    motor/pwm/CLK
    SLICE_X63Y89         FDRE                                         r  motor/pwm/D_cur_value_q_reg[4]/C
                         clock pessimism             -0.501     1.551    
    SLICE_X63Y89         FDRE (Hold_fdre_C_D)         0.072     1.623    motor/pwm/D_cur_value_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 motor/pwm/D_next_value_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor/pwm/D_cur_value_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.109%)  route 0.115ns (44.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.591     1.535    motor/pwm/CLK
    SLICE_X62Y88         FDRE                                         r  motor/pwm/D_next_value_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  motor/pwm/D_next_value_q_reg[3]/Q
                         net (fo=1, routed)           0.115     1.791    motor/pwm/D_next_value_q[3]
    SLICE_X63Y89         FDRE                                         r  motor/pwm/D_cur_value_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.861     2.051    motor/pwm/CLK
    SLICE_X63Y89         FDRE                                         r  motor/pwm/D_cur_value_q_reg[3]/C
                         clock pessimism             -0.501     1.551    
    SLICE_X63Y89         FDRE (Hold_fdre_C_D)         0.070     1.621    motor/pwm/D_cur_value_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 motor/pwm/D_next_value_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor/pwm/D_cur_value_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.953%)  route 0.116ns (45.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.591     1.535    motor/pwm/CLK
    SLICE_X62Y88         FDRE                                         r  motor/pwm/D_next_value_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  motor/pwm/D_next_value_q_reg[1]/Q
                         net (fo=1, routed)           0.116     1.791    motor/pwm/D_next_value_q[1]
    SLICE_X63Y89         FDRE                                         r  motor/pwm/D_cur_value_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.861     2.051    motor/pwm/CLK
    SLICE_X63Y89         FDRE                                         r  motor/pwm/D_cur_value_q_reg[1]/C
                         clock pessimism             -0.501     1.551    
    SLICE_X63Y89         FDRE (Hold_fdre_C_D)         0.070     1.621    motor/pwm/D_cur_value_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 motor/pwm/D_next_value_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor/pwm/D_cur_value_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.331%)  route 0.114ns (44.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.591     1.535    motor/pwm/CLK
    SLICE_X62Y88         FDRE                                         r  motor/pwm/D_next_value_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  motor/pwm/D_next_value_q_reg[2]/Q
                         net (fo=1, routed)           0.114     1.790    motor/pwm/D_next_value_q[2]
    SLICE_X63Y89         FDRE                                         r  motor/pwm/D_cur_value_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.861     2.051    motor/pwm/CLK
    SLICE_X63Y89         FDRE                                         r  motor/pwm/D_cur_value_q_reg[2]/C
                         clock pessimism             -0.501     1.551    
    SLICE_X63Y89         FDRE (Hold_fdre_C_D)         0.066     1.617    motor/pwm/D_cur_value_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 motor/pwm/D_next_value_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor/pwm/D_cur_value_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.610%)  route 0.175ns (55.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.591     1.535    motor/pwm/CLK
    SLICE_X62Y89         FDRE                                         r  motor/pwm/D_next_value_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y89         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  motor/pwm/D_next_value_q_reg[8]/Q
                         net (fo=1, routed)           0.175     1.851    motor/pwm/D_next_value_q[8]
    SLICE_X61Y90         FDRE                                         r  motor/pwm/D_cur_value_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.860     2.050    motor/pwm/CLK
    SLICE_X61Y90         FDRE                                         r  motor/pwm/D_cur_value_q_reg[8]/C
                         clock pessimism             -0.480     1.571    
    SLICE_X61Y90         FDRE (Hold_fdre_C_D)         0.072     1.643    motor/pwm/D_cur_value_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 motor/pwm/D_next_value_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor/pwm/D_cur_value_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.875%)  route 0.173ns (55.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.591     1.535    motor/pwm/CLK
    SLICE_X62Y89         FDRE                                         r  motor/pwm/D_next_value_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y89         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  motor/pwm/D_next_value_q_reg[7]/Q
                         net (fo=1, routed)           0.173     1.849    motor/pwm/D_next_value_q[7]
    SLICE_X61Y90         FDRE                                         r  motor/pwm/D_cur_value_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.860     2.050    motor/pwm/CLK
    SLICE_X61Y90         FDRE                                         r  motor/pwm/D_cur_value_q_reg[7]/C
                         clock pessimism             -0.480     1.571    
    SLICE_X61Y90         FDRE (Hold_fdre_C_D)         0.070     1.641    motor/pwm/D_cur_value_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 motor/pwm/D_next_value_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor/pwm/D_cur_value_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.772%)  route 0.174ns (55.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.591     1.535    motor/pwm/CLK
    SLICE_X62Y89         FDRE                                         r  motor/pwm/D_next_value_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y89         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  motor/pwm/D_next_value_q_reg[5]/Q
                         net (fo=1, routed)           0.174     1.850    motor/pwm/D_next_value_q[5]
    SLICE_X61Y90         FDRE                                         r  motor/pwm/D_cur_value_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.860     2.050    motor/pwm/CLK
    SLICE_X61Y90         FDRE                                         r  motor/pwm/D_cur_value_q_reg[5]/C
                         clock pessimism             -0.480     1.571    
    SLICE_X61Y90         FDRE (Hold_fdre_C_D)         0.070     1.641    motor/pwm/D_cur_value_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 motor/pwm/D_next_value_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor/pwm/D_cur_value_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.752%)  route 0.174ns (55.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.591     1.535    motor/pwm/CLK
    SLICE_X62Y89         FDRE                                         r  motor/pwm/D_next_value_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y89         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  motor/pwm/D_next_value_q_reg[6]/Q
                         net (fo=1, routed)           0.174     1.850    motor/pwm/D_next_value_q[6]
    SLICE_X61Y90         FDRE                                         r  motor/pwm/D_cur_value_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.860     2.050    motor/pwm/CLK
    SLICE_X61Y90         FDRE                                         r  motor/pwm/D_cur_value_q_reg[6]/C
                         clock pessimism             -0.480     1.571    
    SLICE_X61Y90         FDRE (Hold_fdre_C_D)         0.066     1.637    motor/pwm/D_cur_value_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 reset_cond/D_stage_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/D_stage_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.591     1.535    reset_cond/CLK
    SLICE_X63Y88         FDSE                                         r  reset_cond/D_stage_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y88         FDSE (Prop_fdse_C_Q)         0.141     1.676 r  reset_cond/D_stage_q_reg[0]/Q
                         net (fo=1, routed)           0.170     1.846    reset_cond/D_stage_d[1]
    SLICE_X63Y88         FDSE                                         r  reset_cond/D_stage_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.861     2.051    reset_cond/CLK
    SLICE_X63Y88         FDSE                                         r  reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.517     1.535    
    SLICE_X63Y88         FDSE (Hold_fdse_C_D)         0.066     1.601    reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 forLoop_idx_0_194050612[0].io_button_cond/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_194050612[0].io_button_cond/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.593     1.537    forLoop_idx_0_194050612[0].io_button_cond/sync/CLK
    SLICE_X62Y95         FDRE                                         r  forLoop_idx_0_194050612[0].io_button_cond/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y95         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  forLoop_idx_0_194050612[0].io_button_cond/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.174     1.852    forLoop_idx_0_194050612[0].io_button_cond/sync/D_pipe_d[1]
    SLICE_X62Y95         FDRE                                         r  forLoop_idx_0_194050612[0].io_button_cond/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.863     2.053    forLoop_idx_0_194050612[0].io_button_cond/sync/CLK
    SLICE_X62Y95         FDRE                                         r  forLoop_idx_0_194050612[0].io_button_cond/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X62Y95         FDRE (Hold_fdre_C_D)         0.066     1.603    forLoop_idx_0_194050612[0].io_button_cond/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y92   D_motor_direction_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y89   D_motor_speed_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y89   D_motor_speed_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y89   D_motor_speed_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y92   forLoop_idx_0_1330629639[0].io_button_edge/D_last_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y92   forLoop_idx_0_1330629639[2].io_button_edge/D_last_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y90   forLoop_idx_0_194050612[0].io_button_cond/D_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y92   forLoop_idx_0_194050612[0].io_button_cond/D_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y92   forLoop_idx_0_194050612[0].io_button_cond/D_ctr_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y92   D_motor_direction_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y92   D_motor_direction_q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y89   D_motor_speed_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y89   D_motor_speed_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y89   D_motor_speed_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y89   D_motor_speed_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y89   D_motor_speed_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y89   D_motor_speed_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y92   forLoop_idx_0_1330629639[0].io_button_edge/D_last_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y92   forLoop_idx_0_1330629639[0].io_button_edge/D_last_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y92   D_motor_direction_q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y92   D_motor_direction_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y89   D_motor_speed_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y89   D_motor_speed_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y89   D_motor_speed_q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y89   D_motor_speed_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y89   D_motor_speed_q_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y89   D_motor_speed_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y92   forLoop_idx_0_1330629639[0].io_button_edge/D_last_q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y92   forLoop_idx_0_1330629639[0].io_button_edge/D_last_q_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 motor/pwm/D_cur_value_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.454ns  (logic 5.532ns (58.508%)  route 3.923ns (41.492%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.624     5.208    motor/pwm/CLK
    SLICE_X63Y89         FDRE                                         r  motor/pwm/D_cur_value_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  motor/pwm/D_cur_value_q_reg[1]/Q
                         net (fo=2, routed)           0.947     6.611    motor/pwm/ctr/Q[0]
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     6.735 r  motor/pwm/ctr/pulse0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.735    motor/pwm/ctr_n_6
    SLICE_X61Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.267 r  motor/pwm/pulse0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.267    motor/pwm/pulse0_carry_n_0
    SLICE_X61Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.538 r  motor/pwm/pulse0_carry__0/CO[0]
                         net (fo=2, routed)           1.168     8.706    motor/pwm/ctr/CO[0]
    SLICE_X64Y93         LUT2 (Prop_lut2_I1_O)        0.399     9.105 r  motor/pwm/ctr/io_led[0][0]_INST_0_i_1/O
                         net (fo=1, routed)           1.807    10.913    io_led[0]_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.750    14.662 r  io_led[0][0]_INST_0/O
                         net (fo=0)                   0.000    14.662    io_led[0][0]
    B6                                                                r  io_led[0][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 motor/pwm/D_cur_value_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.225ns  (logic 5.302ns (57.472%)  route 3.923ns (42.528%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.624     5.208    motor/pwm/CLK
    SLICE_X63Y89         FDRE                                         r  motor/pwm/D_cur_value_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  motor/pwm/D_cur_value_q_reg[1]/Q
                         net (fo=2, routed)           0.947     6.611    motor/pwm/ctr/Q[0]
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.124     6.735 r  motor/pwm/ctr/pulse0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.735    motor/pwm/ctr_n_6
    SLICE_X61Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.267 r  motor/pwm/pulse0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.267    motor/pwm/pulse0_carry_n_0
    SLICE_X61Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.538 r  motor/pwm/pulse0_carry__0/CO[0]
                         net (fo=2, routed)           1.168     8.706    motor/pwm/ctr/CO[0]
    SLICE_X64Y93         LUT2 (Prop_lut2_I0_O)        0.373     9.079 r  motor/pwm/ctr/io_led[0][1]_INST_0_i_1/O
                         net (fo=1, routed)           1.808    10.887    io_led[0]_OBUF[1]
    B5                   OBUF (Prop_obuf_I_O)         3.546    14.433 r  io_led[0][1]_INST_0/O
                         net (fo=0)                   0.000    14.433    io_led[0][1]
    B5                                                                r  io_led[0][1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_motor_direction_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.991ns  (logic 1.455ns (73.089%)  route 0.536ns (26.911%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.592     1.536    clk_IBUF_BUFG
    SLICE_X64Y92         FDRE                                         r  D_motor_direction_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y92         FDRE (Prop_fdre_C_Q)         0.164     1.700 f  D_motor_direction_q_reg/Q
                         net (fo=2, routed)           0.143     1.843    motor/pwm/ctr/D_motor_direction_q
    SLICE_X64Y93         LUT2 (Prop_lut2_I1_O)        0.045     1.888 r  motor/pwm/ctr/io_led[0][1]_INST_0_i_1/O
                         net (fo=1, routed)           0.393     2.281    io_led[0]_OBUF[1]
    B5                   OBUF (Prop_obuf_I_O)         1.246     3.527 r  io_led[0][1]_INST_0/O
                         net (fo=0)                   0.000     3.527    io_led[0][1]
    B5                                                                r  io_led[0][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_motor_direction_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.066ns  (logic 1.524ns (73.787%)  route 0.542ns (26.213%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.592     1.536    clk_IBUF_BUFG
    SLICE_X64Y92         FDRE                                         r  D_motor_direction_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y92         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  D_motor_direction_q_reg/Q
                         net (fo=2, routed)           0.143     1.843    motor/pwm/ctr/D_motor_direction_q
    SLICE_X64Y93         LUT2 (Prop_lut2_I0_O)        0.048     1.891 r  motor/pwm/ctr/io_led[0][0]_INST_0_i_1/O
                         net (fo=1, routed)           0.398     2.289    io_led[0]_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         1.312     3.602 r  io_led[0][0]_INST_0/O
                         net (fo=0)                   0.000     3.602    io_led[0][0]
    B6                                                                r  io_led[0][0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.766ns  (logic 1.634ns (21.038%)  route 6.132ns (78.962%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           5.437     6.947    reset_cond/rst_n_IBUF
    SLICE_X62Y85         LUT1 (Prop_lut1_I0_O)        0.124     7.071 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.695     7.766    reset_cond/M_reset_cond_in
    SLICE_X63Y88         FDSE                                         r  reset_cond/D_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.506     4.910    reset_cond/CLK
    SLICE_X63Y88         FDSE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.766ns  (logic 1.634ns (21.038%)  route 6.132ns (78.962%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           5.437     6.947    reset_cond/rst_n_IBUF
    SLICE_X62Y85         LUT1 (Prop_lut1_I0_O)        0.124     7.071 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.695     7.766    reset_cond/M_reset_cond_in
    SLICE_X63Y88         FDSE                                         r  reset_cond/D_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.506     4.910    reset_cond/CLK
    SLICE_X63Y88         FDSE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.766ns  (logic 1.634ns (21.038%)  route 6.132ns (78.962%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           5.437     6.947    reset_cond/rst_n_IBUF
    SLICE_X62Y85         LUT1 (Prop_lut1_I0_O)        0.124     7.071 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.695     7.766    reset_cond/M_reset_cond_in
    SLICE_X63Y88         FDSE                                         r  reset_cond/D_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.506     4.910    reset_cond/CLK
    SLICE_X63Y88         FDSE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.766ns  (logic 1.634ns (21.038%)  route 6.132ns (78.962%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           5.437     6.947    reset_cond/rst_n_IBUF
    SLICE_X62Y85         LUT1 (Prop_lut1_I0_O)        0.124     7.071 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.695     7.766    reset_cond/M_reset_cond_in
    SLICE_X63Y88         FDSE                                         r  reset_cond/D_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.506     4.910    reset_cond/CLK
    SLICE_X63Y88         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            forLoop_idx_0_194050612[0].io_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.585ns  (logic 1.492ns (57.720%)  route 1.093ns (42.280%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         1.492     1.492 r  io_button_IBUF[0]_inst/O
                         net (fo=1, routed)           1.093     2.585    forLoop_idx_0_194050612[0].io_button_cond/sync/D[0]
    SLICE_X62Y95         FDRE                                         r  forLoop_idx_0_194050612[0].io_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.509     4.913    forLoop_idx_0_194050612[0].io_button_cond/sync/CLK
    SLICE_X62Y95         FDRE                                         r  forLoop_idx_0_194050612[0].io_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            forLoop_idx_0_194050612[2].io_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.411ns  (logic 1.501ns (62.234%)  route 0.911ns (37.766%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  io_button_IBUF[2]_inst/O
                         net (fo=1, routed)           0.911     2.411    forLoop_idx_0_194050612[2].io_button_cond/sync/D[0]
    SLICE_X62Y96         FDRE                                         r  forLoop_idx_0_194050612[2].io_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.509     4.913    forLoop_idx_0_194050612[2].io_button_cond/sync/CLK
    SLICE_X62Y96         FDRE                                         r  forLoop_idx_0_194050612[2].io_button_cond/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            forLoop_idx_0_194050612[2].io_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.613ns  (logic 0.268ns (43.777%)  route 0.345ns (56.223%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  io_button_IBUF[2]_inst/O
                         net (fo=1, routed)           0.345     0.613    forLoop_idx_0_194050612[2].io_button_cond/sync/D[0]
    SLICE_X62Y96         FDRE                                         r  forLoop_idx_0_194050612[2].io_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.863     2.053    forLoop_idx_0_194050612[2].io_button_cond/sync/CLK
    SLICE_X62Y96         FDRE                                         r  forLoop_idx_0_194050612[2].io_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            forLoop_idx_0_194050612[0].io_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.689ns  (logic 0.260ns (37.723%)  route 0.429ns (62.277%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  io_button_IBUF[0]_inst/O
                         net (fo=1, routed)           0.429     0.689    forLoop_idx_0_194050612[0].io_button_cond/sync/D[0]
    SLICE_X62Y95         FDRE                                         r  forLoop_idx_0_194050612[0].io_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.863     2.053    forLoop_idx_0_194050612[0].io_button_cond/sync/CLK
    SLICE_X62Y95         FDRE                                         r  forLoop_idx_0_194050612[0].io_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.080ns  (logic 0.322ns (10.469%)  route 2.757ns (89.531%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.507     2.784    reset_cond/rst_n_IBUF
    SLICE_X62Y85         LUT1 (Prop_lut1_I0_O)        0.045     2.829 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.250     3.080    reset_cond/M_reset_cond_in
    SLICE_X63Y88         FDSE                                         r  reset_cond/D_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.861     2.051    reset_cond/CLK
    SLICE_X63Y88         FDSE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.080ns  (logic 0.322ns (10.469%)  route 2.757ns (89.531%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.507     2.784    reset_cond/rst_n_IBUF
    SLICE_X62Y85         LUT1 (Prop_lut1_I0_O)        0.045     2.829 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.250     3.080    reset_cond/M_reset_cond_in
    SLICE_X63Y88         FDSE                                         r  reset_cond/D_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.861     2.051    reset_cond/CLK
    SLICE_X63Y88         FDSE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.080ns  (logic 0.322ns (10.469%)  route 2.757ns (89.531%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.507     2.784    reset_cond/rst_n_IBUF
    SLICE_X62Y85         LUT1 (Prop_lut1_I0_O)        0.045     2.829 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.250     3.080    reset_cond/M_reset_cond_in
    SLICE_X63Y88         FDSE                                         r  reset_cond/D_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.861     2.051    reset_cond/CLK
    SLICE_X63Y88         FDSE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.080ns  (logic 0.322ns (10.469%)  route 2.757ns (89.531%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.507     2.784    reset_cond/rst_n_IBUF
    SLICE_X62Y85         LUT1 (Prop_lut1_I0_O)        0.045     2.829 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.250     3.080    reset_cond/M_reset_cond_in
    SLICE_X63Y88         FDSE                                         r  reset_cond/D_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.861     2.051    reset_cond/CLK
    SLICE_X63Y88         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C





