                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
                 Version K-2015.06 for linux64 - May 28, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/IC/.synopsys_dv_prefs.tcl
########################### Define Top Module ############################
set top_module System_Top
System_Top
##################### Define Working Library Directory ######################
define_design_lib work -path ./work
1
################## Design Compiler Library Files #setup ######################
puts "###########################################"
###########################################
puts "#      #setting Design Libraries           #"
#      #setting Design Libraries           #
puts "###########################################"
###########################################
#Add the path of the libraries to the search_path variable
lappend search_path /home/IC/Labs/Lab_Syn_3.0/std_cells
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Labs/Lab_Syn_3.0/std_cells
lappend search_path /home/IC/Labs/Lab_Syn_3.0/rtl
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Labs/Lab_Syn_3.0/std_cells /home/IC/Labs/Lab_Syn_3.0/rtl
set SSLIB "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db"
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
set TTLIB "scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db"
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
set FFLIB "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db"
scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell libraries 
set target_library [list $SSLIB $TTLIB $FFLIB]
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell & Hard Macros libraries 
set link_library [list * $SSLIB $TTLIB $FFLIB]  
* scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
######################## Reading RTL Files #################################
puts "###########################################"
###########################################
puts "#             Reading RTL Files           #"
#             Reading RTL Files           #
puts "###########################################"
###########################################
set file_format verilog
verilog
read_file -format $file_format System_Top.v
Loading db file '/home/IC/Labs/Lab_Syn_3.0/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/Labs/Lab_Syn_3.0/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/Labs/Lab_Syn_3.0/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/gtech.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/standard.sldb'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'
  Loading link library 'gtech'
Loading verilog file '/home/IC/Desktop/Labs/Lab_Syn_3.0/syn/System_Top.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Performing 'read' command.
Compiling source file /home/IC/Desktop/Labs/Lab_Syn_3.0/syn/System_Top.v
Reading with netlist reader (equivalent to -netlist option).
Verilog netlist reader completed successfully.
Current design is now '/home/IC/Desktop/Labs/Lab_Syn_3.0/syn/RegFile.db:RegFile'
Loaded 9 designs.
Current design is 'RegFile'.
RegFile ALU_DW01_addsub_0 ALU_DW_div_uns_0 ALU_DW02_mult_0 ALU ClkDiv_DW01_inc_0 ClkDiv CLK_GATE System_Top
read_file -format $file_format ALU.v
Loading verilog file '/home/IC/Labs/Lab_Syn_3.0/rtl/ALU.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Labs/Lab_Syn_3.0/rtl/ALU.v

Statistics for case statements in always block at line 34 in file
	'/home/IC/Labs/Lab_Syn_3.0/rtl/ALU.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            40            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine ALU line 20 in file
		'/home/IC/Labs/Lab_Syn_3.0/rtl/ALU.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     ALU_OUT_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    OUT_VALID_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Warning: Design 'ALU' was renamed to 'ALU_1' to avoid
	a conflict with another design that has the same name but
different parameters. (LINK-17)
Current design is now '/home/IC/Labs/Lab_Syn_3.0/rtl/ALU_1.db:ALU_1'
Loaded 1 design.
Current design is 'ALU_1'.
ALU_1
read_file -format $file_format ClkDiv.v
Loading verilog file '/home/IC/Labs/Lab_Syn_3.0/rtl/ClkDiv.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Labs/Lab_Syn_3.0/rtl/ClkDiv.v

Inferred memory devices in process
	in routine ClkDiv line 25 in file
		'/home/IC/Labs/Lab_Syn_3.0/rtl/ClkDiv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  odd_edge_tog_reg   | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|     div_clk_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      count_reg      | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Warning: Design 'ClkDiv' was renamed to 'ClkDiv_1' to avoid
	a conflict with another design that has the same name but
different parameters. (LINK-17)
Current design is now '/home/IC/Labs/Lab_Syn_3.0/rtl/ClkDiv_1.db:ClkDiv_1'
Loaded 1 design.
Current design is 'ClkDiv_1'.
ClkDiv_1
read_file -format $file_format CLK_GATE.v
Loading verilog file '/home/IC/Labs/Lab_Syn_3.0/rtl/CLK_GATE.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Labs/Lab_Syn_3.0/rtl/CLK_GATE.v

Inferred memory devices in process
	in routine CLK_GATE line 17 in file
		'/home/IC/Labs/Lab_Syn_3.0/rtl/CLK_GATE.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|    Latch_Out_reg    | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
===========================================================================
Presto compilation completed successfully.
Warning: Design 'CLK_GATE' was renamed to 'CLK_GATE_1' to avoid
	a conflict with another design that has the same name but
different parameters. (LINK-17)
Current design is now '/home/IC/Labs/Lab_Syn_3.0/rtl/CLK_GATE_1.db:CLK_GATE_1'
Loaded 1 design.
Current design is 'CLK_GATE_1'.
CLK_GATE_1
read_file -format $file_format RegFile.v
Loading verilog file '/home/IC/Labs/Lab_Syn_3.0/rtl/RegFile.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Labs/Lab_Syn_3.0/rtl/RegFile.v

Inferred memory devices in process
	in routine RegFile line 22 in file
		'/home/IC/Labs/Lab_Syn_3.0/rtl/RegFile.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     regArr_reg      | Flip-flop |  125  |  Y  | N  | Y  | N  | N  | N  | N  |
|     regArr_reg      | Flip-flop |   3   |  Y  | N  | N  | Y  | N  | N  | N  |
|     RdData_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================
| block name/line  | Inputs | Outputs | # sel inputs | MB |
===========================================================
|    RegFile/44    |   16   |    8    |      4       | N  |
===========================================================
Presto compilation completed successfully.
Warning: Design 'RegFile' was renamed to 'RegFile_1' to avoid
	a conflict with another design that has the same name but
different parameters. (LINK-17)
Current design is now '/home/IC/Labs/Lab_Syn_3.0/rtl/RegFile_1.db:RegFile_1'
Loaded 1 design.
Current design is 'RegFile_1'.
RegFile_1
###################### Defining toplevel ###################################
current_design $top_module
Current design is 'System_Top'.
{System_Top}
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## Liniking All The Design Parts ########"
######## Liniking All The Design Parts ########
puts "###############################################"
###############################################
link 

  Linking design 'System_Top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (13 designs)              /home/IC/Desktop/Labs/Lab_Syn_3.0/syn/System_Top.db, etc
  scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (library) /home/IC/Labs/Lab_Syn_3.0/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
  scmetro_tsmc_cl013g_rvt_tt_1p2v_25c (library) /home/IC/Labs/Lab_Syn_3.0/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c (library) /home/IC/Labs/Lab_Syn_3.0/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db

1
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## checking design consistency ##########"
######## checking design consistency ##########
puts "###############################################"
###############################################
check_design
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Mon Oct 31 03:20:29 2022
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                    20

Cells                                                               2
    Connected to power or ground (LINT-32)                          2

Nets                                                                8
    Unloaded nets (LINT-2)                                          8
--------------------------------------------------------------------------------

Warning: In design 'System_Top', net 'U0_ALU/SYNOPSYS_UNCONNECTED__7' driven by pin 'U0_ALU/mult_48/PRODUCT[8]' has no loads. (LINT-2)
Warning: In design 'System_Top', net 'U0_ALU/SYNOPSYS_UNCONNECTED__6' driven by pin 'U0_ALU/mult_48/PRODUCT[9]' has no loads. (LINT-2)
Warning: In design 'System_Top', net 'U0_ALU/SYNOPSYS_UNCONNECTED__5' driven by pin 'U0_ALU/mult_48/PRODUCT[10]' has no loads. (LINT-2)
Warning: In design 'System_Top', net 'U0_ALU/SYNOPSYS_UNCONNECTED__4' driven by pin 'U0_ALU/mult_48/PRODUCT[11]' has no loads. (LINT-2)
Warning: In design 'System_Top', net 'U0_ALU/SYNOPSYS_UNCONNECTED__3' driven by pin 'U0_ALU/mult_48/PRODUCT[12]' has no loads. (LINT-2)
Warning: In design 'System_Top', net 'U0_ALU/SYNOPSYS_UNCONNECTED__2' driven by pin 'U0_ALU/mult_48/PRODUCT[13]' has no loads. (LINT-2)
Warning: In design 'System_Top', net 'U0_ALU/SYNOPSYS_UNCONNECTED__1' driven by pin 'U0_ALU/mult_48/PRODUCT[14]' has no loads. (LINT-2)
Warning: In design 'System_Top', net 'U0_ALU/SYNOPSYS_UNCONNECTED__0' driven by pin 'U0_ALU/mult_48/PRODUCT[15]' has no loads. (LINT-2)
Warning: In design 'ALU_DW01_addsub_0', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'ALU_DW01_addsub_0', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'ALU_DW_div_uns_0', port 'remainder[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ALU_DW_div_uns_0', port 'remainder[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ALU_DW_div_uns_0', port 'remainder[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ALU_DW_div_uns_0', port 'remainder[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ALU_DW_div_uns_0', port 'remainder[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ALU_DW_div_uns_0', port 'remainder[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ALU_DW_div_uns_0', port 'remainder[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ALU_DW_div_uns_0', port 'remainder[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ALU_DW_div_uns_0', port 'divide_by_0' is not connected to any nets. (LINT-28)
Warning: In design 'ALU_DW02_mult_0', port 'TC' is not connected to any nets. (LINT-28)
Warning: In design 'ALU_DW02_mult_0', port 'PRODUCT[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ALU_DW02_mult_0', port 'PRODUCT[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ALU_DW02_mult_0', port 'PRODUCT[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ALU_DW02_mult_0', port 'PRODUCT[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ALU_DW02_mult_0', port 'PRODUCT[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ALU_DW02_mult_0', port 'PRODUCT[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ALU_DW02_mult_0', port 'PRODUCT[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ALU_DW02_mult_0', port 'PRODUCT[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ALU', a pin on submodule 'r89' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'ALU', a pin on submodule 'mult_48' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TC' is connected to logic 0. 
1
############################### Path groups ################################
puts "###############################################"
###############################################
puts "################ Path groups ##################"
################ Path groups ##################
puts "###############################################"
###############################################
group_path -name INREG -from [all_inputs]
1
group_path -name REGOUT -to [all_outputs]
1
group_path -name INOUT -from [all_inputs] -to [all_outputs]
1
#################### Define Design Constraints #########################
puts "###############################################"
###############################################
puts "############ Design Constraints #### ##########"
############ Design Constraints #### ##########
puts "###############################################"
###############################################
# Constraints
# ----------------------------------------------------------------------------
#
# 1. Master Clock Definitions
#
# 2. Generated Clock Definitions
#
# 3. Clock Uncertainties
#
# 4. Clock Latencies 
#
# 5. Clock Relationships
#
# 6. set input/output delay on ports
#
# 7. Driving cells
#
# 8. Output load
####################################################################################
#########################################################
#### Section 1 : Clock Definition ####
#########################################################
#################################################################################### 
# 1. Master Clock Definitions 
# 2. Generated Clock Definitions
# 3. Clock Latencies
# 4. Clock Uncertainties
# 4. Clock Transitions
####################################################################################
set CLK_NAME MASTER_CLK
MASTER_CLK
set CLK_PERIOD 100
100
set CLK_SETUP_SKEW 0.2
0.2
set CLK_HOLD_SKEW 0.1
0.1
set CLK_LAT 0
0
set CLK_RISE 0.05
0.05
set CLK_FALL 0.05
0.05
create_clock -name $CLK_NAME -period $CLK_PERIOD -waveform {0 50} [get_ports CLK]  
1
create_generated_clock -master_clock $CLK_NAME -source [get_ports CLK]  -name "CLK_DIV" -divide_by 2 [get_ports U0_ClkDiv/o_div_clk]  
1
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clocks CLK_DIV]
1
set_clock_uncertainty -hold $CLK_HOLD_SKEW [get_clocks CLK_DIV]
1
set_clock_transition -rise $CLK_RISE [get_clocks CLK_DIV]
1
set_clock_transition -fall $CLK_RISE [get_clocks CLK_DIV]
1
create_generated_clock -master_clock $CLK_NAME -source [get_ports CLK]  -name "CLK_GATED" -divide_by 1 [get_ports U0_CLK_GATE/GATED_CLK]     
1
#if another signal which is not a clk syn tool will give error
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clocks CLK_GATED]
1
set_clock_uncertainty -hold $CLK_HOLD_SKEW [get_clocks CLK_GATED]
1
set_clock_transition -rise $CLK_RISE [get_clocks CLK_GATED]
1
set_clock_transition -fall $CLK_RISE [get_clocks CLK_GATED]
1
####################################################################################
#########################################################
#### Section 2 : Clocks Relationships ####
#########################################################
####################################################################################
####################################################################################
#########################################################
#### Section 3 : #set input/output delay on ports ####
#########################################################
####################################################################################
set CLK_DIVIDED_PERIOD 2*$CLK_PERIOD
2*100
set input1_delay [expr 0.2*$CLK_PERIOD]
20.0
set output1_delay [expr 0.2*$CLK_PERIOD]
20.0
set input2_delay [expr 0.2*$CLK_DIVIDED_PERIOD]
40.0
set output2_delay [expr 0.2*$CLK_DIVIDED_PERIOD]
40.0
#I/P CONSTRAINS
set_input_delay $input1_delay -clock $CLK_NAME [get_ports CLKDIV_EN]
1
set_input_delay $input1_delay -clock $CLK_NAME [get_ports CLKG_EN]
1
set_input_delay $input1_delay -clock $CLK_NAME [get_ports CLK] 
1
set_input_delay $input2_delay -clock CLK_DIV [get_ports  WrData]
1
set_input_delay $input2_delay -clock CLK_DIV [get_ports  Address]
1
set_input_delay $input2_delay -clock CLK_DIV [get_ports  WrEn]
1
set_input_delay $input2_delay -clock CLK_DIV [get_ports  RdEn]
1
set_input_delay $input1_delay -clock CLK_GATED [get_ports ALU_FUN]
1
set_input_delay $input1_delay -clock CLK_GATED [get_ports ALU_Enable]
1
#O/P CONSTRAINS
set_output_delay $output1_delay -clock CLK_GATED [get_ports ALU_VLD]
1
set_output_delay $output1_delay -clock CLK_GATED [get_ports ALU_OUT]
1
set_output_delay $output2_delay -clock CLK_DIV [get_ports RdData]
1
####################################################################################
#########################################################
#### Section 4 : Driving cells ####
#########################################################
####################################################################################
set_driving_cell -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c  -lib_cell BUFX2M -pin Y [get_port CLKDIV_EN]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
1
set_driving_cell -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c -lib_cell BUFX2M -pin Y [get_port WrEn]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
1
set_driving_cell -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c -lib_cell BUFX2M -pin Y [get_port RdEn]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
1
set_driving_cell -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c -lib_cell BUFX2M -pin Y [get_port Address]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
1
set_driving_cell -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c -lib_cell BUFX2M -pin Y [get_port WrData]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
1
set_driving_cell -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c -lib_cell BUFX2M -pin Y [get_port ALU_FUN]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
1
set_driving_cell -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c -lib_cell BUFX2M -pin Y [get_port ALU_Enable]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
1
####################################################################################
#########################################################
#### Section 5 : Output load ####
#########################################################
####################################################################################
set_load 75 [get_port RdData]
1
set_load 75 [get_port ALU_VLD]
1
set_load 75 [get_port ALU_OUT]
1
####################################################################################
#########################################################
#### Section 5 : Operating Condition ####
#########################################################
####################################################################################
# Define the Worst Library for Max(#setup) analysis
# Define the Best Library for Min(hold) analysis
##min is operating condition (can be found in tech_library) which is not neccesarily like library name
set_operating_conditions                                                                          -min_library "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c" -min "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c"  -max_library "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c" -max "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c"
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c' found in library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'.
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c' found in library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'.
1
####################################################################################
#########################################################
#### Section 6 : wireload Model ####
#########################################################
####################################################################################
#(can be found in tech_library)
set_wire_load_model -name tsmc13_wl30 -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
1
####################################################################################
#########################################################
#### Section 7 : MultiCycle Paths ####
#########################################################
####################################################################################
###################### Mapping and optimization ########################
puts "###############################################"
###############################################
puts "########## Mapping & Optimization #############"
########## Mapping & Optimization #############
puts "###############################################"
###############################################
compile
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.0 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 30 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition scmetro_tsmc_cl013g_rvt_ss_1p08v_125c set on design System_Top has different process,
voltage and temperatures parameters than the parameters at which target library 
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'CLK_GATE'
  Processing 'ClkDiv_DW01_inc_0'
  Processing 'ClkDiv'
  Processing 'ALU_DW02_mult_0'
  Processing 'ALU_DW_div_uns_0'
  Processing 'ALU_DW01_addsub_0'
  Processing 'ALU'
  Processing 'RegFile'
  Processing 'System_Top'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Timing loop detected. (OPT-150)
	U0_RegFile/regArr_reg[2][7]/CK U0_RegFile/regArr_reg[2][7]/Q U0_ClkDiv/U46/A U0_ClkDiv/U46/Y U0_ClkDiv/U15/A0N U0_ClkDiv/U15/Y U0_ClkDiv/U45/A U0_ClkDiv/U45/Y U0_ClkDiv/U1/A0 U0_ClkDiv/U1/Y U0_ClkDiv/o_div_clk 
Information: Timing loop detected. (OPT-150)
	U0_RegFile/regArr_reg[2][2]/CK U0_RegFile/regArr_reg[2][2]/Q U0_ClkDiv/U43/A U0_ClkDiv/U43/Y U0_ClkDiv/U42/A U0_ClkDiv/U42/Y U0_ClkDiv/U41/A U0_ClkDiv/U41/Y U0_ClkDiv/U40/A U0_ClkDiv/U40/Y U0_ClkDiv/U37/A U0_ClkDiv/U37/Y U0_ClkDiv/U15/A1N U0_ClkDiv/U15/Y U0_ClkDiv/U45/A U0_ClkDiv/U45/Y U0_ClkDiv/U1/A0 U0_ClkDiv/U1/Y U0_ClkDiv/o_div_clk 
Warning: Disabling timing arc between pins 'A0' and 'Y' on cell 'U0_ClkDiv/U1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A0' and 'Y' on cell 'U0_ClkDiv/U1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A0' and 'Y' on cell 'U0_ClkDiv/U1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'Y' on cell 'U0_ClkDiv/U1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'Y' on cell 'U0_ClkDiv/U1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'Y' on cell 'U0_ClkDiv/U1'
         to break a timing loop. (OPT-314)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02  434109.2      0.00       0.0    3042.7                          
    0:00:02  434109.2      0.00       0.0    3042.7                          
    0:00:02  434109.2      0.00       0.0    3042.7                          
    0:00:02  434109.2      0.00       0.0    3042.7                          
    0:00:02  434109.2      0.00       0.0    3042.7                          
    0:00:03  420999.6      0.00       0.0    3038.2                          
    0:00:03  420891.4      0.00       0.0    3038.2                          
    0:00:03  420891.4      0.00       0.0    3038.1                          
    0:00:03  420891.4      0.00       0.0    3038.1                          
    0:00:03  420891.4      0.00       0.0    3038.1                          
    0:00:03  420874.9      0.00       0.0    3038.1                          
    0:00:03  420874.9      0.00       0.0    3038.1                          
    0:00:03  421479.6      0.00       0.0    3037.2                          
    0:00:03  421724.3      0.00       0.0    3036.6                          
    0:00:03  422003.1      0.00       0.0    3036.3                          
    0:00:03  422003.1      0.00       0.0    3036.2                          
    0:00:03  422003.1      0.00       0.0    3036.2                          
    0:00:03  422003.1      0.00       0.0    3036.2                          
    0:00:03  422003.1      0.00       0.0    3036.2                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03  422003.1      0.00       0.0    3036.2                          
    0:00:03  422003.1      0.00       0.0    3036.2                          
    0:00:03  421784.3      0.00      -0.0    3059.3                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03  421784.3      0.00      -0.0    3059.3                          
    0:00:04  426524.4      0.00      -0.0    1824.1                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04  426524.4      0.00      -0.0    1824.1                          
    0:00:04  426524.4      0.00      -0.0    1824.1                          
    0:00:04  425199.7      0.00      -0.0    1824.1                          
    0:00:04  424765.5      0.00      -0.0    1824.1                          
    0:00:04  424476.1      0.00      -0.0    1824.1                          
    0:00:04  424331.4      0.00      -0.0    1824.1                          
    0:00:04  424186.7      0.00      -0.0    1824.1                          
    0:00:04  424186.7      0.00      -0.0    1824.1                          
    0:00:04  424186.7      0.00      -0.0    1824.1                          
    0:00:04  424169.1      0.00      -0.0    1824.1                          
    0:00:04  424169.1      0.00      -0.0    1824.1                          
    0:00:04  424169.1      0.00      -0.0    1824.1                          
    0:00:04  424169.1      0.00      -0.0    1824.1                          
    0:00:04  424169.1      0.00      -0.0    1824.1                          
    0:00:04  424169.1      0.00      -0.0    1824.1                          
    0:00:04  424169.1      0.00      -0.0    1824.1                          
Loading db file '/home/IC/Labs/Lab_Syn_3.0/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/Labs/Lab_Syn_3.0/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/Labs/Lab_Syn_3.0/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
#############################################################################
# Write out Design after initial compile
#############################################################################
# Verilog Gate Level Netlist
write_file -format verilog -hierarchy -output System_Top.v  
Writing verilog file '/home/IC/Desktop/Labs/Lab_Syn_3.0/syn/System_Top.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 8 nets to module ALU using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
# DDC Gate Level Netlist
write_file -format ddc -hierarchy -output System_Top.ddc 
Writing ddc file 'System_Top.ddc'.
1
# SDC(Synopsys Design Constraints) File
write_sdc -nosplit System_Top.sdc     
1
# SDF(Standard Delay Format) File
write_sdf System_Top.sdf  
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/IC/Desktop/Labs/Lab_Syn_3.0/syn/System_Top.sdf'. (WT-3)
Information: Updating design information... (UID-85)
Information: Timing loop detected. (OPT-150)
	U0_RegFile/regArr_reg[2][7]/CK U0_RegFile/regArr_reg[2][7]/Q U0_ClkDiv/U92/A U0_ClkDiv/U92/Y U0_ClkDiv/U15/A0N U0_ClkDiv/U15/Y U0_ClkDiv/U52/A U0_ClkDiv/U52/Y U0_ClkDiv/U1/A0 U0_ClkDiv/U1/Y U0_ClkDiv/o_div_clk 
Information: Timing loop detected. (OPT-150)
	U0_RegFile/regArr_reg[2][2]/CK U0_RegFile/regArr_reg[2][2]/Q U0_ClkDiv/U51/A U0_ClkDiv/U51/Y U0_ClkDiv/U55/A U0_ClkDiv/U55/Y U0_ClkDiv/U49/A U0_ClkDiv/U49/Y U0_ClkDiv/U56/A U0_ClkDiv/U56/Y U0_ClkDiv/U50/A U0_ClkDiv/U50/Y U0_ClkDiv/U15/A1N U0_ClkDiv/U15/Y U0_ClkDiv/U52/A U0_ClkDiv/U52/Y U0_ClkDiv/U1/A0 U0_ClkDiv/U1/Y U0_ClkDiv/o_div_clk 
Warning: Disabling timing arc between pins 'A0' and 'Y' on cell 'U0_ClkDiv/U1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A0' and 'Y' on cell 'U0_ClkDiv/U1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A0' and 'Y' on cell 'U0_ClkDiv/U1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'Y' on cell 'U0_ClkDiv/U1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'Y' on cell 'U0_ClkDiv/U1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'Y' on cell 'U0_ClkDiv/U1'
         to break a timing loop. (OPT-314)
1
################# reporting #######################
report_area -hierarchy > area.rpt 
report_power -hierarchy
Loading db file '/home/IC/Labs/Lab_Syn_3.0/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : System_Top
Version: K-2015.06
Date   : Mon Oct 31 03:20:35 2022
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/Labs/Lab_Syn_3.0/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
System_Top             tsmc13_wl30       scmetro_tsmc_cl013g_rvt_ss_1p08v_125c


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
System_Top                                0.293 1.89e-02 7.43e+06    0.320 100.0
  U0_CLK_GATE (CLK_GATE)               3.33e-03 3.82e-04 2.27e+04 3.73e-03   1.2
  U0_ClkDiv (ClkDiv)                   2.69e-02 2.43e-03 5.80e+05 2.99e-02   9.4
    add_47 (ClkDiv_DW01_inc_0)         1.57e-04 4.44e-05 9.30e+04 2.94e-04   0.1
  U0_ALU (ALU)                         4.01e-03 2.35e-03 3.07e+06 9.44e-03   3.0
    mult_48 (ALU_DW02_mult_0)          1.09e-04 2.30e-05 8.24e+05 9.57e-04   0.3
    div_51 (ALU_DW_div_uns_0)          2.12e-04 3.29e-05 1.04e+06 1.28e-03   0.4
    r89 (ALU_DW01_addsub_0)            3.47e-04 9.23e-05 3.44e+05 7.83e-04   0.2
  U0_RegFile (RegFile)                 2.34e-02 1.20e-02 3.43e+06 3.88e-02  12.1
1
report_timing -max_paths 100 -delay_type min > hold.rpt
report_timing -max_paths 100 -delay_type max > setup.rpt
report_clock -attributes > clocks.rpt
report_constraint -all_violators > constraints.rpt
set_dont_touch_network CLK
1
################# starting graphical user interface #######################
#gui_start
#exit
dc_shell> 