{
    "NameTable": {
        "CORDIC_Arch2_W32_EW8_SW23_SWR26_EWR5": [
            "CORDIC_Arch2_W32_EW8_SW23_SWR26_EWR5",
            "aVmhk",
            "module"
        ],
        "CMPR32X2TS": [
            "CMPR32X2TS",
            "i1ayL",
            "module"
        ],
        "AOI21X1TS": [
            "AOI21X1TS",
            "nzxkZ",
            "module"
        ],
        "NAND3XLTS": [
            "NAND3XLTS",
            "jfAC3",
            "module"
        ],
        "OAI22X1TS": [
            "OAI22X1TS",
            "bqZmw",
            "module"
        ],
        "AND3X1TS": [
            "AND3X1TS",
            "RGi2M",
            "module"
        ],
        "NAND4BBX1TS": [
            "NAND4BBX1TS",
            "An0FV",
            "module"
        ],
        "NOR4XLTS": [
            "NOR4XLTS",
            "P0U5z",
            "module"
        ],
        "testbench_CORDIC_Arch2": [
            "testbench_CORDIC_Arch2",
            "C4KAC",
            "module"
        ],
        "INVX2TS": [
            "INVX2TS",
            "vphTK",
            "module"
        ],
        "AO22XLTS": [
            "AO22XLTS",
            "h1mxv",
            "module"
        ],
        "NAND4BXLTS": [
            "NAND4BXLTS",
            "pNJDd",
            "module"
        ],
        "OAI222X1TS": [
            "OAI222X1TS",
            "DPNuy",
            "module"
        ],
        "AOI211XLTS": [
            "AOI211XLTS",
            "r2uty",
            "module"
        ],
        "AND4X1TS": [
            "AND4X1TS",
            "LR0dg",
            "module"
        ],
        "NAND2BXLTS": [
            "NAND2BXLTS",
            "kfTD2",
            "module"
        ],
        "NOR4BXLTS": [
            "NOR4BXLTS",
            "I7haZ",
            "module"
        ],
        "MX2X1TS": [
            "MX2X1TS",
            "LjFpg",
            "module"
        ],
        "AOI22X1TS": [
            "AOI22X1TS",
            "qwLJd",
            "module"
        ],
        "NOR2BX1TS": [
            "NOR2BX1TS",
            "S4pTH",
            "module"
        ],
        "XNOR2X1TS": [
            "XNOR2X1TS",
            "ThfAH",
            "module"
        ],
        "AOI222XLTS": [
            "AOI222XLTS",
            "fJQL4",
            "module"
        ],
        "AOI221XLTS": [
            "AOI221XLTS",
            "N03LN",
            "module"
        ],
        "AOI31XLTS": [
            "AOI31XLTS",
            "vgxzN",
            "module"
        ],
        "AOI32X1TS": [
            "AOI32X1TS",
            "bYNep",
            "module"
        ],
        "OAI2BB1X1TS": [
            "OAI2BB1X1TS",
            "qnwuA",
            "module"
        ],
        "AO21XLTS": [
            "AO21XLTS",
            "U58Kd",
            "module"
        ],
        "DFFRXLTS": [
            "DFFRXLTS",
            "GPEPC",
            "module"
        ],
        "ACHCONX2TS": [
            "ACHCONX2TS",
            "gjE4d",
            "module"
        ],
        "AOI2BB2XLTS": [
            "AOI2BB2XLTS",
            "vsI84",
            "module"
        ],
        "OR3X1TS": [
            "OR3X1TS",
            "ikx7B",
            "module"
        ],
        "NOR2XLTS": [
            "NOR2XLTS",
            "N2WPb",
            "module"
        ],
        "OR4X2TS": [
            "OR4X2TS",
            "H7A32",
            "module"
        ],
        "AOI2BB1XLTS": [
            "AOI2BB1XLTS",
            "znNGb",
            "module"
        ],
        "NAND4XLTS": [
            "NAND4XLTS",
            "Suv9P",
            "module"
        ],
        "MXI2XLTS": [
            "MXI2XLTS",
            "rj8ev",
            "module"
        ],
        "NAND2XLTS": [
            "NAND2XLTS",
            "v4TQJ",
            "module"
        ],
        "CLKAND2X2TS": [
            "CLKAND2X2TS",
            "TgI2b",
            "module"
        ],
        "NAND3BXLTS": [
            "NAND3BXLTS",
            "mxuAI",
            "module"
        ],
        "NOR3XLTS": [
            "NOR3XLTS",
            "tmpxG",
            "module"
        ],
        "OR2X1TS": [
            "OR2X1TS",
            "M4P6Y",
            "module"
        ],
        "OAI21XLTS": [
            "OAI21XLTS",
            "eKq3b",
            "module"
        ],
        "OAI211XLTS": [
            "OAI211XLTS",
            "tq4g6",
            "module"
        ],
        "udp_dff": [
            "udp_dff",
            "exIG1",
            "udp"
        ],
        "OA22X1TS": [
            "OA22X1TS",
            "azn5L",
            "module"
        ],
        "OAI2BB2XLTS": [
            "OAI2BB2XLTS",
            "HG8j1",
            "module"
        ],
        "OAI32XLTS": [
            "OAI32XLTS",
            "qinEN",
            "module"
        ],
        "OAI221XLTS": [
            "OAI221XLTS",
            "yIM47",
            "module"
        ],
        "OAI33XLTS": [
            "OAI33XLTS",
            "RCUVQ",
            "module"
        ],
        "OAI31XLTS": [
            "OAI31XLTS",
            "wxZzt",
            "module"
        ],
        "OA21XLTS": [
            "OA21XLTS",
            "xvYs6",
            "module"
        ],
        "AFHCONX2TS": [
            "AFHCONX2TS",
            "cVum8",
            "module"
        ],
        "XOR2XLTS": [
            "XOR2XLTS",
            "Yxwba",
            "module"
        ],
        "CLKBUFX2TS": [
            "CLKBUFX2TS",
            "EKMET",
            "module"
        ],
        "ADDFHX2TS": [
            "ADDFHX2TS",
            "EGE1f",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ],
        "AFHCINX4TS": [
            "AFHCINX4TS",
            "eqgSr",
            "module"
        ],
        "udp_mux2": [
            "udp_mux2",
            "U7Vwg",
            "udp"
        ]
    },
    "CompileStrategy": "fullobj",
    "PEModules": [],
    "stat": {
        "ru_self_cgstart": {
            "ru_majflt": 0,
            "ru_utime_sec": 0.78488000000000002,
            "ru_stime_sec": 0.301954,
            "ru_maxrss_kb": 75000,
            "ru_nivcsw": 287,
            "ru_minflt": 19456,
            "ru_nvcsw": 88
        },
        "ru_self_end": {
            "ru_majflt": 0,
            "ru_utime_sec": 1.0298430000000001,
            "ru_stime_sec": 0.35994500000000001,
            "ru_maxrss_kb": 82508,
            "ru_nivcsw": 350,
            "ru_minflt": 22159,
            "ru_nvcsw": 88
        },
        "ru_childs_cgstart": {
            "ru_majflt": 0,
            "ru_utime_sec": 0.0,
            "ru_stime_sec": 0.0,
            "ru_maxrss_kb": 0,
            "ru_nivcsw": 0,
            "ru_minflt": 0,
            "ru_nvcsw": 0
        },
        "ru_childs_end": {
            "ru_majflt": 0,
            "ru_utime_sec": 0.0,
            "ru_stime_sec": 0.0,
            "ru_maxrss_kb": 0,
            "ru_nivcsw": 0,
            "ru_minflt": 0,
            "ru_nvcsw": 0
        },
        "totalObjSize": 977739,
        "nMops": 29997,
        "nQuads": 6381,
        "mop/quad": 4.7009873060648797,
        "mopSpeed": 122455.2279323816,
        "Frontend(%)": 76.213558765753604,
        "quadSpeed": 26048.831864404008,
        "outputSizePerQuad": 153.0,
        "CodeGen(%)": 23.786441234246389
    },
    "CurCompileModules": [
        "...MASTER...",
        "CORDIC_Arch2_W32_EW8_SW23_SWR26_EWR5",
        "testbench_CORDIC_Arch2",
        "INVX2TS",
        "AND3X1TS",
        "AND4X1TS",
        "AOI21X1TS",
        "AOI211XLTS",
        "AOI22X1TS",
        "AOI221XLTS",
        "AOI222XLTS",
        "AOI31XLTS",
        "AOI32X1TS",
        "AOI2BB1XLTS",
        "AOI2BB2XLTS",
        "AO21XLTS",
        "AO22XLTS",
        "MX2X1TS",
        "MXI2XLTS",
        "NAND2XLTS",
        "NAND3XLTS",
        "NAND4XLTS",
        "NAND2BXLTS",
        "NAND3BXLTS",
        "NAND4BXLTS",
        "NAND4BBX1TS",
        "NOR2XLTS",
        "NOR3XLTS",
        "NOR4XLTS",
        "NOR2BX1TS",
        "NOR4BXLTS",
        "OR2X1TS",
        "OR3X1TS",
        "OR4X2TS",
        "OAI21XLTS",
        "OAI211XLTS",
        "OAI22X1TS",
        "OAI221XLTS",
        "OAI222X1TS",
        "OAI31XLTS",
        "OAI32XLTS",
        "OAI33XLTS",
        "OAI2BB1X1TS",
        "OAI2BB2XLTS",
        "OA21XLTS",
        "OA22X1TS",
        "XOR2XLTS",
        "XNOR2X1TS",
        "CLKBUFX2TS",
        "CLKAND2X2TS",
        "ADDFHX2TS",
        "CMPR32X2TS",
        "AFHCINX4TS",
        "AFHCONX2TS",
        "ACHCONX2TS",
        "DFFRXLTS"
    ],
    "LVLData": [
        "SIM"
    ],
    "CurCompileUdps": {
        "udp_mux2": "objs/udps/U7Vwg.o",
        "udp_dff": "objs/udps/exIG1.o"
    },
    "CompileStatus": "Successful",
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 94406
    },
    "CompileProcesses": [
        "cgproc.18038.json"
    ],
    "Misc": {
        "cwd": "/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_cordic_Arch2/integracion_fisica/simulacion_logica_sintesis/SINGLE",
        "csrc": "csrc",
        "csrc_abs": "/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_cordic_Arch2/integracion_fisica/simulacion_logica_sintesis/SINGLE/csrc",
        "archive_dir": "archive.0",
        "daidir_abs": "/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_cordic_Arch2/integracion_fisica/simulacion_logica_sintesis/SINGLE/simv.daidir",
        "daidir": "simv.daidir",
        "default_output_dir": "csrc"
    }
}