
---------- Begin Simulation Statistics ----------
final_tick                               190183215397500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  25518                       # Simulator instruction rate (inst/s)
host_mem_usage                                 828100                       # Number of bytes of host memory used
host_op_rate                                    44820                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   391.88                       # Real time elapsed on the host
host_tick_rate                               83394786                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      17564243                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.032681                       # Number of seconds simulated
sim_ticks                                 32681128750                       # Number of ticks simulated
system.cpu.Branches                                 4                       # Number of branches fetched
system.cpu.committedInsts                          10                       # Number of instructions committed
system.cpu.committedOps                            20                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           2                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             1                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          12                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               22                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         22                       # Number of busy cycles
system.cpu.num_cc_register_reads                   21                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                  10                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            4                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    20                       # Number of integer alu accesses
system.cpu.num_int_insts                           20                       # number of integer instructions
system.cpu.num_int_register_reads                  32                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 16                       # number of times the integer registers were written
system.cpu.num_load_insts                           2                       # Number of load instructions
system.cpu.num_mem_refs                             2                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        18     90.00%     90.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::MemRead                        2     10.00%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         20                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1001311                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2006816                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      3062970                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       172382                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      4200024                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1888529                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      3062970                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      1174441                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         4257838                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           31797                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       115541                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          15666841                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          9217210                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       172406                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2713376                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1364336                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      6505790                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       17564223                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     64351019                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.272944                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.266203                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     60117199     93.42%     93.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1120864      1.74%     95.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       420381      0.65%     95.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       956624      1.49%     97.30% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       159443      0.25%     97.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       126608      0.20%     97.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        51723      0.08%     97.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        33841      0.05%     97.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1364336      2.12%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     64351019                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         2082                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          17541010                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3923977                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        20038      0.11%      0.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     13353407     76.03%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          330      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3923977     22.34%     98.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       266471      1.52%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     17564223                       # Class of committed instruction
system.switch_cpus.commit.refs                4190448                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              17564223                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       6.536224                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 6.536224                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      60409011                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       26363997                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1222306                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           1964129                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         172692                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1589356                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             4594386                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses               1391010                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              385488                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                 10153                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             4257838                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            881240                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              64207753                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         33343                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               16618100                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           24                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          235                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          345384                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.065142                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       976797                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1920326                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.254246                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     65357501                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.442764                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.671128                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         60371701     92.37%     92.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           297135      0.45%     92.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           311204      0.48%     93.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           334507      0.51%     93.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           552163      0.84%     94.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           812534      1.24%     95.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           231695      0.35%     96.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           219128      0.34%     96.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2227434      3.41%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     65357501                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_writes               56                       # number of floating regfile writes
system.switch_cpus.idleCycles                    4734                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       220110                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3099516                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.518975                       # Inst execution rate
system.switch_cpus.iew.exec_refs             17288468                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             385478                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        19670723                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       5092953                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        27163                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       570709                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     24062859                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      16902990                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       376852                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      33921379                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         257463                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       9528106                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         172692                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       9990653                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      1231669                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        43437                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          416                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          706                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      1168950                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       304238                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          706                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       179067                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        41043                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          21957882                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              21259417                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.710542                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          15601990                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.325255                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               21316947                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         52195173                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        17712302                       # number of integer regfile writes
system.switch_cpus.ipc                       0.152994                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.152994                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       100531      0.29%      0.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      16807320     49.00%     49.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          536      0.00%     49.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     49.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     49.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     49.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     49.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     49.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     49.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     49.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     49.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     49.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     49.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     49.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     49.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     49.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     49.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     49.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     49.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     49.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     49.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     49.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     49.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     49.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     49.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     49.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     49.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     49.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     49.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     49.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     49.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     49.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     49.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     49.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     49.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     49.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     49.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     49.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     49.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     49.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     49.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     49.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     49.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     49.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     49.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     49.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     49.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     16981925     49.51%     98.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       407919      1.19%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       34298231                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             2483169                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.072399                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           87890      3.54%      3.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      3.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      3.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      3.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      3.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      3.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      3.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      3.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      3.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      3.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      3.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      3.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      3.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      3.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      3.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      3.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      3.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      3.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      3.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      3.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      3.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      3.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      3.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      3.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      3.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      3.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      3.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      3.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      3.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      3.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      3.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      3.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      3.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      3.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      3.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      3.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      3.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      3.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      3.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      3.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      3.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      3.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      3.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      3.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      3.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      3.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        2377103     95.73%     99.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         18176      0.73%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       36680869                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    136571099                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     21259417                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     30561755                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           24062859                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          34298231                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      6498533                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       133967                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined      9681573                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     65357501                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.524779                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.368644                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     53850215     82.39%     82.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      3652998      5.59%     87.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1768347      2.71%     90.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1364091      2.09%     92.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2298876      3.52%     96.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1222400      1.87%     98.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       840585      1.29%     99.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       214660      0.33%     99.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       145329      0.22%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     65357501                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.524741                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              881299                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    62                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       204505                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       179944                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      5092953                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       570709                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        23957118                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 65362235                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        33853249                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      22614520                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        8881144                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1770475                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       23836432                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        135708                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      67400355                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       25473925                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     32049708                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2794918                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents          57917                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         172692                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      26763824                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          9435028                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     34410611                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles         2336                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts         2024                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           9316005                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts         2016                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             87056696                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            49156322                       # The number of ROB writes
system.switch_cpus.timesIdled                      50                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1417351                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       231324                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2835792                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         231324                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 190183215397500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1001528                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        49482                       # Transaction distribution
system.membus.trans_dist::CleanEvict           951829                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3976                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3976                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1001529                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      3012320                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      3012320                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3012320                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     67519104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     67519104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                67519104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1005505                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1005505    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1005505                       # Request fanout histogram
system.membus.reqLayer2.occupancy          2339000000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               7.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         5633693500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             17.2                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  32681128750                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 190183215397500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 190183215397500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 190183215397500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1410444                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       137360                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2295352                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             7993                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            7993                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            62                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1410386                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          124                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4254105                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4254229                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         3968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     96400192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               96404160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1015361                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3166848                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2433802                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.095046                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.293279                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2202478     90.50%     90.50% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 231324      9.50%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2433802                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1505772500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2127559500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             6.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             91500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 190183215397500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       412935                       # number of demand (read+write) hits
system.l2.demand_hits::total                   412935                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       412935                       # number of overall hits
system.l2.overall_hits::total                  412935                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           61                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      1005442                       # number of demand (read+write) misses
system.l2.demand_misses::total                1005506                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           61                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      1005442                       # number of overall misses
system.l2.overall_misses::total               1005506                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      5236000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 102018828000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     102024064000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      5236000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 102018828000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    102024064000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           61                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      1418377                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1418441                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           61                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      1418377                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1418441                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.708868                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.708881                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.708868                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.708881                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 85836.065574                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 101466.646510                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101465.395532                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 85836.065574                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101466.646510                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101465.395532                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               49482                       # number of writebacks
system.l2.writebacks::total                     49482                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      1005442                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1005503                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      1005442                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1005503                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      4626000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  91964428000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  91969054000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      4626000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  91964428000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  91969054000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.708868                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.708879                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.708868                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.708879                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 75836.065574                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91466.666401                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91465.718153                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 75836.065574                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91466.666401                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91465.718153                       # average overall mshr miss latency
system.l2.replacements                        1015361                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        87878                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            87878                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        87878                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        87878                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       217276                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        217276                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         4017                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4017                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         3976                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3976                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    339569500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     339569500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         7993                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              7993                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.497435                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.497435                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 85404.803823                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85404.803823                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         3976                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3976                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    299809500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    299809500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.497435                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.497435                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 75404.803823                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75404.803823                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           61                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               62                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      5236000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      5236000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           61                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             62                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 85836.065574                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84451.612903                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           61                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      4626000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      4626000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.983871                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 75836.065574                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75836.065574                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       408918                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            408918                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data      1001466                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1001468                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 101679258500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 101679258500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data      1410384                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1410386                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.710066                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.710067                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 101530.414912                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101530.212149                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      1001466                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1001466                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  91664618500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  91664618500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.710066                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.710065                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 91530.434882                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91530.434882                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 190183215397500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4086.111885                       # Cycle average of tags in use
system.l2.tags.total_refs                     2608107                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1015361                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.568650                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              190150534269500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      65.087240                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.000831                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.010441                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.195835                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  4020.817538                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.015890                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000048                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.981645                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997586                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          356                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2218                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1520                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6691041                       # Number of tag accesses
system.l2.tags.data_accesses                  6691041                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 190183215397500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         3904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     64348224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           64352320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         3904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          3968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3166848                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3166848                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           61                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data      1005441                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1005505                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        49482                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              49482                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              1958                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data              3917                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       119457                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1968971895                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1969097227                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         1958                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       119457                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           121416                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       96901427                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             96901427                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       96901427                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             1958                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data             3917                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       119457                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1968971895                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2065998654                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     49325.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        61.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   1003349.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.024060079750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3065                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3065                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1943847                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              46295                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1005502                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      49482                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1005502                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    49482                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2092                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   157                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             65070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             63581                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             63442                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             62787                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             63623                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             62393                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             61348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             60962                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             62143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             61189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            60936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            61000                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            61067                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            64562                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            64369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            64938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2905                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3013                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2972                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2971                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3085                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2975                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2975                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2953                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3526                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3108                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.44                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.37                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  31643243250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 5017050000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             50457180750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31535.71                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50285.71                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    71346                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   14430                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  7.11                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                29.25                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1005502                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                49482                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  218274                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  413035                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  310807                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   61292                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       966924                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     69.677451                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    67.377576                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    28.485196                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       907164     93.82%     93.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        53828      5.57%     99.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4338      0.45%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1038      0.11%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          331      0.03%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          122      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           42      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           29      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           32      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       966924                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3065                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     324.432953                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     67.444885                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   8050.261510                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383         3060     99.84%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-32767            3      0.10%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::49152-65535            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::425984-442367            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3065                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3065                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.086786                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.081281                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.440639                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2937     95.82%     95.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               26      0.85%     96.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               68      2.22%     98.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               32      1.04%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3065                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               64218240                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  133888                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3155584                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                64352128                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3166848                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1964.99                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        96.56                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1969.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     96.90                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        16.11                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    15.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.75                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   32681012000                       # Total gap between requests
system.mem_ctrls.avgGap                      30977.73                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         3904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     64214336                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3155584                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 119457.318315543176                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1964875096.304621696472                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 96556762.899445444345                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           61                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      1005441                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        49482                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      2114250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  50455066500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 665932641250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     34659.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     50182.03                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13458078.52                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     8.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3444157500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1830582765                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3571456560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          132217380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2579644080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      14751940290                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        126806400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        26436804975                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        808.931820                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    210030500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1091220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  31379867000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3459794100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1838893815                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3592890840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          125159940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2579644080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      14741781750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        135395520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        26473560045                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        810.056478                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    232591750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1091220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  31357305750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 190150534268750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           11250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    32681117500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 190183215397500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       881122                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           881133                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       881122                       # number of overall hits
system.cpu.icache.overall_hits::total          881133                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          118                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            119                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          118                       # number of overall misses
system.cpu.icache.overall_misses::total           119                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      9265500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      9265500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      9265500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      9265500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       881240                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       881252                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       881240                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       881252                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.083333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000134                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000135                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.083333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000134                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000135                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 78521.186441                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77861.344538                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 78521.186441                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77861.344538                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           57                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           57                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           57                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           57                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           61                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      5328000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5328000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      5328000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5328000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000069                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000069                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000069                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000069                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 87344.262295                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 87344.262295                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 87344.262295                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 87344.262295                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       881122                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          881133                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          118                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           119                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      9265500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      9265500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       881240                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       881252                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.083333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000134                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000135                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 78521.186441                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77861.344538                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           57                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           57                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      5328000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5328000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000069                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000069                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 87344.262295                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 87344.262295                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 190183215397500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.007037                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      190150534269500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000172                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.006865                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000013                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000014                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.121094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1762566                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1762566                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 190183215397500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 190183215397500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 190183215397500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 190183215397500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 190183215397500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 190183215397500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 190183215397500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data      1792490                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1792490                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      1792490                       # number of overall hits
system.cpu.dcache.overall_hits::total         1792490                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2913506                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2913508                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2913506                       # number of overall misses
system.cpu.dcache.overall_misses::total       2913508                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 208944386453                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 208944386453                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 208944386453                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 208944386453                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      4705996                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4705998                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4705996                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4705998                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.619105                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.619105                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.619105                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.619105                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 71715.790684                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 71715.741454                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 71715.790684                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 71715.741454                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     46483560                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           41                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1243301                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.387214                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    13.666667                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        87878                       # number of writebacks
system.cpu.dcache.writebacks::total             87878                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      1495129                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1495129                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      1495129                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1495129                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1418377                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1418377                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1418377                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1418377                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 108546321990                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 108546321990                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 108546321990                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 108546321990                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.301398                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.301398                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.301398                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.301398                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 76528.540712                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76528.540712                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 76528.540712                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76528.540712                       # average overall mshr miss latency
system.cpu.dcache.replacements                1417351                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      1534058                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1534058                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2905467                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2905469                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 208540363000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 208540363000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      4439525                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4439527                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.654454                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.654455                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 71775.161446                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 71775.112039                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      1494972                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1494972                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      1410495                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1410495                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 108152692500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 108152692500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.317713                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.317713                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 76677.118671                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76677.118671                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       258432                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         258432                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         8039                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         8039                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    404023453                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    404023453                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       266471                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       266471                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.030168                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.030168                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 50257.924244                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 50257.924244                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          157                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          157                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         7882                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         7882                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    393629490                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    393629490                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.029579                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.029579                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 49940.305760                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49940.305760                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 190183215397500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.175868                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3209294                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1417351                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.264290                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      190150534270000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.175868                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000172                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000172                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          440                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          580                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10830371                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10830371                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               190285444757000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  35885                       # Simulator instruction rate (inst/s)
host_mem_usage                                 828232                       # Number of bytes of host memory used
host_op_rate                                    63705                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1114.67                       # Real time elapsed on the host
host_tick_rate                               91712869                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000012                       # Number of instructions simulated
sim_ops                                      71009647                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.102229                       # Number of seconds simulated
sim_ticks                                102229359500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3622269                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       7244532                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      5248072                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       108516                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      9581831                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      4630973                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      5248072                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       617099                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         9604744                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           13463                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        60452                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          45756450                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         26339557                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       108516                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            8501738                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4557166                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      4443041                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps       53445404                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    203768441                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.262285                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.266140                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    191738019     94.10%     94.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2575846      1.26%     95.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1412323      0.69%     96.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      2909782      1.43%     97.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       177918      0.09%     97.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       273879      0.13%     97.70% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        87385      0.04%     97.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        36123      0.02%     97.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4557166      2.24%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    203768441                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         1114                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          53428657                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              12628685                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        14896      0.03%      0.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     40661127     76.08%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          186      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     12628685     23.63%     99.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       140510      0.26%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     53445404                       # Class of committed instruction
system.switch_cpus.commit.refs               12769195                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              53445404                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       6.815290                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 6.815290                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     194527976                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       59224750                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2276280                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2491286                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         108562                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       5054615                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            13175806                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses               5119213                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              210391                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  6544                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             9604744                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            480742                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             203814724                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         16997                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               34613178                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles          217124                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.046976                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       535433                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      4644436                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.169292                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    204458719                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.300211                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.375265                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        193606926     94.69%     94.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           685945      0.34%     95.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           689159      0.34%     95.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           685900      0.34%     95.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1178450      0.58%     96.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          2303143      1.13%     97.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           478922      0.23%     97.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           486480      0.24%     97.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          4343794      2.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    204458719                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.iew.branchMispredicts       132235                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          8753545                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.525055                       # Inst execution rate
system.switch_cpus.iew.exec_refs             64474595                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             210388                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        43867296                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      13494627                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        15994                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       315778                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     57877840                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      64264207                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       208125                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     107352059                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         804020                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      38213783                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         108562                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      39694039                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      4994073                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        23509                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          275                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          211                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       865936                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       175268                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          211                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       107418                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        24817                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          55834408                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              55917514                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.740589                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          41350331                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.273490                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               55946257                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        173984426                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        46910071                       # number of integer regfile writes
system.switch_cpus.ipc                       0.146729                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.146729                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        64637      0.06%      0.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      42958555     39.94%     40.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          293      0.00%     40.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     40.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     40.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     40.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     40.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     40.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     40.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     40.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     40.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     40.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     40.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     40.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     40.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     40.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     40.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     40.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     40.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     40.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     40.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     40.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     40.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     40.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     40.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     40.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     40.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     40.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     40.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     40.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     40.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     40.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     40.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     40.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     40.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     40.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     40.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     40.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     40.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     40.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     40.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     40.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     40.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     40.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     40.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     40.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     64313523     59.79%     99.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       223176      0.21%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      107560184                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             9913632                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.092168                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           51869      0.52%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        9850807     99.37%     99.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         10956      0.11%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      117409179                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    429657546                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     55917514                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     62310330                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           57877840                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         107560184                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      4432412                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       164827                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined      6968242                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    204458719                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.526073                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.350874                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    168034270     82.18%     82.18% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     11641979      5.69%     87.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      5346889      2.62%     90.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      3890762      1.90%     92.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      8283829      4.05%     96.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      4057412      1.98%     98.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2562025      1.25%     99.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       374809      0.18%     99.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       266744      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    204458719                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.526073                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              480742                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        61162                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        74907                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     13494627                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       315778                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        82331010                       # number of misc regfile reads
system.switch_cpus.numCycles                204458719                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        91207119                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      70303542                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       33222652                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3803256                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       95087070                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        203136                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     156865780                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       58645193                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     76668897                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           5460787                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents          43038                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         108562                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     103878128                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          6365340                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     76103050                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          867                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts         1062                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          30597691                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts         1054                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            257099720                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           116471751                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5154579                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       841365                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     10309158                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         841365                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 102229359500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3621125                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        24167                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3598102                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1137                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1137                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3621126                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     10866794                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     10866794                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10866794                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    233371456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    233371456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               233371456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3622263                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3622263    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3622263                       # Request fanout histogram
system.membus.reqLayer2.occupancy          7712019500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               7.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy        20376611750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             19.9                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF 102229359500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 102229359500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 102229359500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 102229359500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           5151652                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        73524                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         8710805                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2927                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2927                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      5151652                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     15463737                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              15463737                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    333051904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              333051904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3629750                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1546688                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          8784329                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.095780                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.294290                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                7942964     90.42%     90.42% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 841365      9.58%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8784329                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5203936000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7731868500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             7.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 102229359500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      1532317                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1532317                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      1532317                       # number of overall hits
system.l2.overall_hits::total                 1532317                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      3622262                       # number of demand (read+write) misses
system.l2.demand_misses::total                3622262                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      3622262                       # number of overall misses
system.l2.overall_misses::total               3622262                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 368965259000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     368965259000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 368965259000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    368965259000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      5154579                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5154579                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      5154579                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5154579                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.702727                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.702727                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.702727                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.702727                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 101860.455980                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101860.455980                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101860.455980                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101860.455980                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               24167                       # number of writebacks
system.l2.writebacks::total                     24167                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      3622262                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3622262                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      3622262                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3622262                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 332742639000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 332742639000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 332742639000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 332742639000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.702727                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.702727                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.702727                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.702727                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91860.455980                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91860.455980                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91860.455980                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91860.455980                       # average overall mshr miss latency
system.l2.replacements                        3629750                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        49357                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            49357                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        49357                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        49357                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       833882                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        833882                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         1790                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1790                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         1137                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1137                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    106580500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     106580500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         2927                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2927                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.388452                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.388452                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 93738.346526                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93738.346526                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         1137                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1137                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     95210500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     95210500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.388452                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.388452                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 83738.346526                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83738.346526                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      1530527                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1530527                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      3621125                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         3621125                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 368858678500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 368858678500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      5151652                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       5151652                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.702906                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.702906                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 101863.006248                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101863.006248                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      3621125                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      3621125                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 332647428500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 332647428500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.702906                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.702906                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 91863.006248                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91863.006248                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 102229359500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                     9485683                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   3633846                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.610370                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      11.743312                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  4084.256688                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002867                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.997133                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          359                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2201                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1536                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  24248066                       # Number of tag accesses
system.l2.tags.data_accesses                 24248066                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 102229359500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.data    231824832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          231824832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1546688                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1546688                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.data      3622263                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3622263                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        24167                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              24167                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.data   2267693284                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2267693284                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       15129587                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             15129587                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       15129587                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   2267693284                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2282822871                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     24077.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   3618396.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.152377892250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1497                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1497                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             6917770                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              22614                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3622263                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      24167                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3622263                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    24167                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   3867                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    90                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            233739                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            226852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            225611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            226594                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            228169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            222991                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            226501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            227884                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            227150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            221294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           220469                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           223270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           221664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           225537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           228180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           232491                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1451                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1442                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1385                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1426                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1341                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1365                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1252                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1353                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1919                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1498                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.64                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.14                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 115484769500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                18091980000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            183329694500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31916.01                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50666.01                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   126652                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    6985                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  3.50                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                29.01                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3622263                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                24167                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  632424                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1543518                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1209997                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  232457                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3508835                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     66.437495                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    65.589747                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    15.346637                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3393670     96.72%     96.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       112287      3.20%     99.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2077      0.06%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          482      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          163      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           56      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           45      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           27      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           28      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3508835                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1497                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2382.685371                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     83.530639                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  36109.094011                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767         1487     99.33%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-65535            3      0.20%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-98303            1      0.07%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::163840-196607            2      0.13%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::393216-425983            1      0.07%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::622592-655359            1      0.07%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::786432-819199            2      0.13%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1497                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1497                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.082832                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.077705                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.424617                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1436     95.93%     95.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               13      0.87%     96.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               33      2.20%     99.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               15      1.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1497                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              231577344                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  247488                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1540864                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               231824832                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1546688                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2265.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        15.07                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2267.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     15.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.82                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.70                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.12                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  102229353000                       # Total gap between requests
system.mem_ctrls.avgGap                      28035.46                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.data    231577344                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1540864                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.data 2265272375.104726791382                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 15072617.177064480260                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      3622263                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        24167                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data 183329694500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2487831486000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     50611.92                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 102943331.24                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     3.67                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          12478585140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6632525295                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         12852392700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           66043440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     8069608560.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      46285775550                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        278579040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        86663509725                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        847.736014                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    351051500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3413540000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  98464768000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          12574496760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           6683503530                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         12982954740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           59633280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     8069608560.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      46287309990                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        277286880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        86934793740                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        850.389694                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    347912750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3413540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  98467906750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 190150534268750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           11250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   134910477000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 190285444757000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1361864                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1361875                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1361864                       # number of overall hits
system.cpu.icache.overall_hits::total         1361875                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          118                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            119                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          118                       # number of overall misses
system.cpu.icache.overall_misses::total           119                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      9265500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      9265500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      9265500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      9265500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1361982                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1361994                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1361982                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1361994                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.083333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000087                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000087                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.083333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000087                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000087                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 78521.186441                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77861.344538                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 78521.186441                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77861.344538                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           57                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           57                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           57                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           57                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           61                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      5328000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5328000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      5328000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5328000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000045                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000045                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000045                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000045                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 87344.262295                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 87344.262295                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 87344.262295                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 87344.262295                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1361864                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1361875                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          118                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           119                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      9265500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      9265500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1361982                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1361994                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.083333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000087                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000087                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 78521.186441                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77861.344538                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           57                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           57                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      5328000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5328000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000045                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000045                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 87344.262295                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 87344.262295                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 190285444757000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.040342                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1361937                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                62                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          21966.725806                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      190150534269500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000709                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.039633                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000077                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000079                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.121094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2724050                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2724050                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 190285444757000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 190285444757000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 190285444757000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 190285444757000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 190285444757000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 190285444757000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 190285444757000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data      4612170                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4612170                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4612170                       # number of overall hits
system.cpu.dcache.overall_hits::total         4612170                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     13235884                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       13235886                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     13235884                       # number of overall misses
system.cpu.dcache.overall_misses::total      13235886                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 949834467345                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 949834467345                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 949834467345                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 949834467345                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     17848054                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     17848056                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     17848054                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     17848056                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.741587                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.741587                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.741587                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.741587                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 71762.072510                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 71762.061667                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 71762.072510                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 71762.061667                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    231673052                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           45                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           6276251                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.912649                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    11.250000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       137235                       # number of writebacks
system.cpu.dcache.writebacks::total            137235                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      6662928                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      6662928                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      6662928                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      6662928                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      6572956                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      6572956                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      6572956                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      6572956                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 501457324429                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 501457324429                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 501457324429                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 501457324429                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.368273                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.368273                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.368273                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.368273                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 76290.990603                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76290.990603                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 76290.990603                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76290.990603                       # average overall mshr miss latency
system.cpu.dcache.replacements                6571930                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      4216214                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4216214                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     13224859                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      13224861                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 949295879000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 949295879000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     17441073                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     17441075                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.758259                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.758260                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 71781.172034                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 71781.161178                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      6662671                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      6662671                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      6562188                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      6562188                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 500934085000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 500934085000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.376249                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.376249                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 76336.442205                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76336.442205                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       395956                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         395956                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        11025                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        11025                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    538588345                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    538588345                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       406981                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       406981                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.027090                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.027090                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 48851.550567                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 48851.550567                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          257                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          257                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        10768                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10768                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    523239429                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    523239429                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.026458                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026458                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 48592.071787                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48592.071787                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 190285444757000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.725910                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            11185124                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           6572954                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.701689                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      190150534270000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.725910                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000709                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000709                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          450                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          573                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          42269066                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         42269066                       # Number of data accesses

---------- End Simulation Statistics   ----------
