/*
 * stm32f303xx.h
 *
 *  Created on: May 15, 2020
 *      Author: Nabli Hatem
 */

#ifndef INC_STM32F303XX_H_
#define INC_STM32F303XX_H_
#include <stdint.h>
#define __vo volatile
#define __weak   			__attribute__((weak))
/*
 * base addresses of Flash and SRAM memories
 */
#define FLASH_BASE_ADDR		0x08000000U
#define SRAM_BASE_ADDR		0x20000000U
#define ROM_BASE_ADDR		0x1FFFD800U


/*
 * AHB and APBx Bus Peripheral base addresses
 */

#define PERIPH_BASE				0x40000000U
#define APB1_PERIPH_BASE_ADDR	PERIPH_BASE
#define APB2_PERIPH_BASE_ADDR 	0x40010000U
#define AHB1_PERIPH_BASE_ADDR	0x40020000U
#define AHB2_PERIPH_BASE_ADDR	0x48000000U
#define AHB3_PERIPH_BASE_ADDR	0x50000000U
#define AHB4_PERIPH_BASE_ADDR	0x60000000U


/*
 * Base addresses of peripherals which are hanging on AHB2 bus
 */
#define RCC_BASE_ADDR 			(AHB1_PERIPH_BASE_ADDR + 0x1000)

#define GPIOA_BASE_ADDR 		(AHB2_PERIPH_BASE_ADDR + 0x0000)
#define GPIOB_BASE_ADDR			(AHB2_PERIPH_BASE_ADDR + 0x0400)
#define GPIOC_BASE_ADDR			(AHB2_PERIPH_BASE_ADDR + 0x0800)
#define GPIOD_BASE_ADDR			(AHB2_PERIPH_BASE_ADDR + 0x0C00)
#define GPIOE_BASE_ADDR			(AHB2_PERIPH_BASE_ADDR + 0x1000)
#define GPIOF_BASE_ADDR 		(AHB2_PERIPH_BASE_ADDR + 0x1400)
#define GPIOG_BASE_ADDR			(AHB2_PERIPH_BASE_ADDR + 0x1800)
#define GPIOH_BASE_ADDR			(AHB2_PERIPH_BASE_ADDR + 0x1C00)

/*
 * Base addresses of peripherals which are hanging on APB1 bus
 */

#define I2C1_BASE_ADDR			(APB1_PERIPH_BASE_ADDR + 0x5400)
#define I2C2_BASE_ADDR			(APB1_PERIPH_BASE_ADDR + 0x5400)
#define I2C3_BASE_ADDR			(APB1_PERIPH_BASE_ADDR + 0x5400)
#define SPI2_BASE_ADDR			(APB1_PERIPH_BASE_ADDR + 0x3800)
#define SPI3_BASE_ADDR			(APB1_PERIPH_BASE_ADDR + 0x3C00)
#define USART2_BASE_ADDR		(APB1_PERIPH_BASE_ADDR + 0x4400)
#define USART3_BASE_ADDR		(APB1_PERIPH_BASE_ADDR + 0x4800)
#define UART4_BASE_ADDR			(APB1_PERIPH_BASE_ADDR + 0x4C00)
#define UART5_BASE_ADDR			(APB1_PERIPH_BASE_ADDR + 0x5000)



/*
 * Base addresses of peripherals which are hanging on APB2 bus
 */

#define SPI1_BASE_ADDR			(APB2_PERIPH_BASE_ADDR + 0x3000)
#define SPI4_BASE_ADDR			(APB2_PERIPH_BASE_ADDR + 0x3C00)
#define USART1_BASE_ADDR		(APB2_PERIPH_BASE_ADDR + 0x0400)
#define EXTI_BASE_ADDR			(APB2_PERIPH_BASE_ADDR + 0x0400)
#define SYSCFG_BASE_ADDR		(APB2_PERIPH_BASE_ADDR + 0x0000)

/*
 * IRQ(Interrupt Request) Numbers of STM32F303xx MCU
 * TODO: You may complete this list for other peripherals
 */

#define IRQ_NO_EXTI0		6
#define IRQ_NO_EXTI1		7
#define IRQ_NO_EXTI2		8
#define IRQ_NO_EXTI3		9
#define IRQ_NO_EXTI4		10
#define IRQ_NO_EXTI9_5		23
#define IRQ_NO_EXTI15_10	40

/*
 * ARM Cortex Mx Processor NVIC ISERx register Addresses
 */
#define NVIC_ISER0	((__vo uint32_t*)0xE000E100)
#define NVIC_ISER1	((__vo uint32_t*)0xE000E104)
#define NVIC_ISER2	((__vo uint32_t*)0xE000E108)
#define NVIC_ISER3	((__vo uint32_t*)0xE000E10c)
#define NVIC_ISER4	((__vo uint32_t*)0xE000E110)
#define NVIC_ISER5	((__vo uint32_t*)0xE000E114)
#define NVIC_ISER6	((__vo uint32_t*)0xE000E118)
#define NVIC_ISER7	((__vo uint32_t*)0xE000E11c)

/*
 * ARM Cortex Mx Processor NVIC ICERx register Addresses
 */
#define NVIC_ICER0 	((__vo uint32_t*)0xE000E180)
#define NVIC_ICER1	((__vo uint32_t*)0xE000E184)
#define NVIC_ICER2	((__vo uint32_t*)0xE000E188)
#define NVIC_ICER3 	((__vo uint32_t*)0xE000E18c)
#define NVIC_ICER4	((__vo uint32_t*)0xE000E190)
#define NVIC_ICER5	((__vo uint32_t*)0xE000E194)
#define NVIC_ICER6	((__vo uint32_t*)0xE000E198)
#define NVIC_ICER7	((__vo uint32_t*)0xE000E19c)

/*
 * ARM Cortex Mx Processor Priority Register Address Calculation
 */
#define NVIC_PR_BASE_ADDR	((__vo uint32_t*)0xE000E400)
#define NO_PR_BITS_IMPLEMENTED		4

/*
 * IRQ priority number
 */

#define IRQ_PRIORITY_NB0		0
#define IRQ_PRIORITY_NB1		1
#define IRQ_PRIORITY_NB2		2
#define IRQ_PRIORITY_NB3		3
#define IRQ_PRIORITY_NB4		4
#define IRQ_PRIORITY_NB5		5
#define IRQ_PRIORITY_NB6		6
#define IRQ_PRIORITY_NB7		7
#define IRQ_PRIORITY_NB8		8
#define IRQ_PRIORITY_NB9		9
#define IRQ_PRIORITY_NB10		10
#define IRQ_PRIORITY_NB11		11
#define IRQ_PRIORITY_NB12		12
#define IRQ_PRIORITY_NB13		13
#define IRQ_PRIORITY_NB14		14
#define IRQ_PRIORITY_NB15		15

/************************peripheral register definition structures*******************/

/*
 * Note : Registers of a peripheral are specific to MCU
 */

typedef struct
{
	__vo uint32_t MODER ; /*!< GPIO port mode register , Address offset 0x00 */
	__vo uint32_t OTYPER ;
	__vo uint32_t OSPEEDR;
	__vo uint32_t PUPDR;
	__vo uint32_t IDR;
	__vo uint32_t ODR;
	__vo uint32_t BSRR;
	__vo uint32_t LCKR;
	__vo uint32_t AFR[2];
	__vo uint32_t BRR;


}GPIO_RegDef_t ;



/*
 * peripheral register definition structure for SPI
 */

typedef struct
{
	__vo uint32_t CR1;
	__vo uint32_t CR2;
	__vo uint32_t SR;
	__vo uint32_t DR;
	__vo uint32_t CRCPR;
	__vo uint32_t RXCRCR;
	__vo uint32_t TXCRCR;
	__vo uint32_t I2SCFGR;
	__vo uint32_t I2SPR;

}SPI_RegDef_t;


/*
 * @SPI_CR1_REG
 */
#define SPI_CR1_CPHA			0
#define SPI_CR1_CPOL			1
#define SPI_CR1_MSTR          	2
#define SPI_CR1_BR				3
#define SPI_CR1_SPE				6
#define SPI_CR1_LSBFIRST		7
#define SPI_CR1_SSI				8
#define SPI_CR1_SSM				9
#define SPI_CR1_RXONLY			10
#define SPI_CR1_CRCL			11
#define SPI_CR1_CRCNEXT			12
#define SPI_CR1_CRCEN			13
#define SPI_CR1_BIDIOE			14
#define SPI_CR1_BIDIMODE		15

/*
 * @SPI_CR2_REG
 */
#define SPI_CR2_SSOE			2
#define SPI_CR2_ERRIE			5
#define SPI_CR2_RXEIE			6
#define SPI_CR2_TXEIE			7
#define SPI_CR2_DS				8


/*
 * @SPI_SR_REG
 */
#define SPI_SR_RXNE				0
#define SPI_SR_TXE				1
#define SPI_SR_CHSIDE			2
#define SPI_SR_UDR				3
#define SPI_SR_CRCERR			4
#define SPI_SR_MODF				5
#define SPI_SR_OVR				6
#define SPI_SR_BSY				7
#define SPI_SR_FRE				8

/*
 * --------------------------------------------------------
 * peripheral register definition structure for EXTI
 * --------------------------------------------------------
 */

typedef struct
{
	__vo uint32_t IMR;
	__vo uint32_t EMR;
	__vo uint32_t RTSR;
	__vo uint32_t FTSR;
	__vo uint32_t SWIER;
	__vo uint32_t PR;
}EXTI_RegDef_t;


/*
 * -------------------------------------------------------
 * peripheral register definition structure for SYSCFG
 * -------------------------------------------------------
 */
typedef struct
{
	__vo uint32_t CFGR1;
	__vo uint32_t RCR;
	__vo uint32_t EXTICR[4];
	__vo uint32_t CFGR2;
	__vo uint32_t CFGR3;
	__vo uint32_t CFGR4;

}SYSCFG_RegDef_t;

/*
 * -------------------------------------------------------
 * peripheral register definition structure for RCC
 * -------------------------------------------------------
 */

typedef struct
{
	__vo uint32_t CR;
	__vo uint32_t CFGR;
	__vo uint32_t CIR;
	__vo uint32_t APB2RSTR;
	__vo uint32_t APB1RSTR;
	__vo uint32_t AHBENR;
	__vo uint32_t APB2ENR;
	__vo uint32_t APB1ENR;
	__vo uint32_t BDCR;
	__vo uint32_t CSR;
	__vo uint32_t AHBRSTR;
	__vo uint32_t CFGR2;
	__vo uint32_t CFGR3;
}RCC_RegDef_t;

/*
 * -------------------------------------------------------------------------------
 * peripheral definitions (Peripheral base address typecasted to xxx_RegDef_t
 * -------------------------------------------------------------------------------
 */

#define GPIOA 				((GPIO_RegDef_t*)GPIOA_BASE_ADDR)
#define GPIOB				((GPIO_RegDef_t*)GPIOB_BASE_ADDR)
#define GPIOC				((GPIO_RegDef_t*)GPIOC_BASE_ADDR)
#define GPIOD				((GPIO_RegDef_t*)GPIOD_BASE_ADDR)
#define GPIOE				((GPIO_RegDef_t*)GPIOE_BASE_ADDR)
#define GPIOF				((GPIO_RegDef_t*)GPIOF_BASE_ADDR)
#define GPIOG				((GPIO_RegDef_t*)GPIOG_BASE_ADDR)
#define GPIOH				((GPIO_RegDef_t*)GPIOH_BASE_ADDR)

#define	RCC                 ((RCC_RegDef_t*)RCC_BASE_ADDR)
#define EXTI				((EXTI_RegDef_t*)EXTI_BASE_ADDR)
#define SYSCFG    			((SYSCFG_RegDef_t*)SYSCFG_BASE_ADDR)

#define SPI1           		((SPI_RegDef_t*)SPI1_BASE_ADDR)
#define SPI2				((SPI_RegDef_t*)SPI2_BASE_ADDR)
#define SPI3				((SPI_RegDef_t*)SPI3_BASE_ADDR)
#define SPI4				((SPI_RegDef_t*)SPI4_BASE_ADDR)

/*
 * -------------------------------------------------
 * Clock enable macros for GPIOx peripherals
 * -------------------------------------------------
 */

#define GPIOA_PCLK_EN() 		(RCC->AHBENR |= (1 << 17))
#define GPIOB_PCLK_EN()			(RCC->AHBENR |= (1 << 18))
#define GPIOC_PCLK_EN()			(RCC->AHBENR |= (1 << 19))
#define GPIOD_PCLK_EN()			(RCC->AHBENR |= (1 << 20))
#define GPIOE_PCLK_EN()			(RCC->AHBENR |= (1 << 21))
#define GPIOF_PCLK_EN()			(RCC->AHBENR |= (1 << 22))
#define GPIOG_PCLK_EN()			(RCC->AHBENR |= (1 << 23))
#define GPIOH_PCLK_EN()			(RCC->AHBENR |= (1 << 16))

/*
 * --------------------------------------------------
 * Clock enable macros for I2Cx peripherals
 * --------------------------------------------------
 */

#define I2C1_PCLK_EN()			(RCC->APB1ENR |= (1 << 21))
#define I2C2_PCLK_EN()			(RCC->APB1ENR |= (1 << 22))

/*
 * --------------------------------------------------
 * Clock enable macros for SPIx peripherals
 * --------------------------------------------------
 */

#define SPI1_PCLK_EN()			(RCC->APB2ENR |= (1 << 12))
#define SPI2_PCLK_EN()			(RCC->APB1ENR |= (1 << 14))
#define SPI3_PCLK_EN()			(RCC->APB1ENR |= (1 << 15))
#define SPI4_PCLK_EN()			(RCC->APB2ENR |= (1 << 15))

/*
 * --------------------------------------------------
 * Clock enable macros for USARTx peripherals
 * --------------------------------------------------
 */
#define USART1_PCLK_EN()			(RCC->APB2ENR |= (1 << 14))
#define USART2_PCLK_EN()			(RCC->APB1ENR |= (1 << 17))
#define USART3_PCLK_EN()			(RCC->APB1ENR |= (1 << 18))
#define UART4_PCLK_EN()				(RCC->APB1ENR |= (1 << 19))
#define UART5_PCLK_EN()				(RCC->APB1ENR |= (1 << 20))



/*
 * --------------------------------------------------
 * Clock enable macros for SYSCFG peripherals
 * --------------------------------------------------
 */

#define SYSCFG_PCLK_EN()	(RCC->APB2ENR |= (1 << 0))



/*
 * -------------------------------------------------
 * Clock disable macros for GPIOx peripherals
 * -------------------------------------------------
 */

#define GPIOA_PCLK_DI() 		(RCC->AHBENR &= ~(1 << 17))
#define GPIOB_PCLK_DI()			(RCC->AHBENR &= ~(1 << 18))
#define GPIOC_PCLK_DI()			(RCC->AHBENR &= ~(1 << 19))
#define GPIOD_PCLK_DI()			(RCC->AHBENR &= ~(1 << 20))
#define GPIOE_PCLK_DI()			(RCC->AHBENR &= ~(1 << 21))
#define GPIOF_PCLK_DI()			(RCC->AHBENR &= ~(1 << 22))
#define GPIOG_PCLK_DI()			(RCC->AHBENR &= ~(1 << 23))
#define GPIOH_PCLK_DI()			(RCC->AHBENR &= ~(1 << 16))

/*
 * --------------------------------------------------
 * Clock disable macros for I2Cx peripherals
 * --------------------------------------------------
 */

#define I2C1_PCLK_DI()			(RCC->APB1ENR &= ~(1 << 21))
#define I2C2_PCLK_DI()			(RCC->APB1ENR &= ~(1 << 22))

/*
 * --------------------------------------------------
 * Clock disable macros for SPIx peripherals
 * --------------------------------------------------
 */

#define SPI1_PCLK_DI()			(RCC->APB2ENR &= ~(1 << 12))
#define SPI2_PCLK_DI()			(RCC->APB1ENR &= ~(1 << 14))
#define SPI3_PCLK_DI()			(RCC->APB1ENR &= ~(1 << 15))
#define SPI4_PCLK_DI()			(RCC->APB2ENR &= ~(1 << 15))

/*
 * --------------------------------------------------
 * Clock disable macros for USARTx peripherals
 * --------------------------------------------------
 */
#define USART1_PCLK_DI()			(RCC->APB2ENR &= ~(1 << 14))
#define USART2_PCLK_DI()			(RCC->APB1ENR &= ~(1 << 17))
#define USART3_PCLK_DI()			(RCC->APB1ENR &= ~(1 << 18))
#define UART4_PCLK_DI()				(RCC->APB1ENR &= ~(1 << 19))
#define UART5_PCLK_DI()				(RCC->APB1ENR &= ~(1 << 20))

/*
 * Clock disable macros for SYSCFG peripheral
 */

#define SYSCFG_PCLK_DI()	(RCC->APB2ENR &= ~(1 << 0))


/*
 * Macros to reset GPIOx peripherals
 */

#define GPIOA_REG_RESET()			do{ (RCC->AHBRSTR |= (1 << 17));  (RCC->AHBRSTR  &= ~(1 << 17));}while(0)
#define GPIOB_REG_RESET()			do{ (RCC->AHBRSTR |= (1 << 18));  (RCC->AHBRSTR  &= ~(1 << 18));}while(0)
#define GPIOC_REG_RESET()			do{ (RCC->AHBRSTR |= (1 << 19));  (RCC->AHBRSTR  &= ~(1 << 19));}while(0)
#define GPIOD_REG_RESET()			do{ (RCC->AHBRSTR |= (1 << 20));  (RCC->AHBRSTR  &= ~(1 << 20));}while(0)
#define GPIOE_REG_RESET()			do{ (RCC->AHBRSTR |= (1 << 21));  (RCC->AHBRSTR  &= ~(1 << 21));}while(0)
#define GPIOF_REG_RESET()			do{ (RCC->AHBRSTR |= (1 << 22));  (RCC->AHBRSTR  &= ~(1 << 22));}while(0)
#define GPIOG_REG_RESET()			do{ (RCC->AHBRSTR |= (1 << 23));  (RCC->AHBRSTR  &= ~(1 << 23));}while(0)
#define GPIOH_REG_RESET()			do{ (RCC->AHBRSTR |= (1 << 16));  (RCC->AHBRSTR  &= ~(1 << 16));}while(0)

/*
 * Macros to reset SPIx peripherals
 */

#define SPI1_REG_RESET()			do{(RCC->APB2RSTR |= (1 << 12)); (RCC->APB2RSTR &= ~(1 << 12));}while(0)
#define SPI2_REG_RESET()			do{(RCC->APB1RSTR |= (1 << 14)); (RCC->APB1RSTR &= ~(1 << 14));}while(0)
#define SPI3_REG_RESET()			do{(RCC->APB1RSTR |= (1 << 15)); (RCC->APB1RSTR &= ~(1 << 15));}while(0)
#define SPI4_REG_RESET()			do{(RCC->APB2RSTR |= (1 << 15)); (RCC->APB2RSTR &= ~(1 << 15));}while(0)
/*
 * this macro return code between 0 to 7 for a given GPIO base address(x)
 *
 */
#define GPIO_BASEADDR_TO_CODE(x)	((x==GPIOA)?0:\
									(x==GPIOB)?1:\
									(x==GPIOC)?2:\
									(x==GPIOD)?3:\
									(x==GPIOE)?4:\
									(x==GPIOF)?5:\
									(x==GPIOG)?6:\
									(x==GPIOH)?7:0)
/*
 * Generic macros
 */
#define ENABLE 			1
#define DISABLE 		0
#define SET 			ENABLE
#define RESET 			DISABLE
#define GPIO_PIN_SET 	SET
#define GPIO_PIN_RESET	RESET
#define FLAG_RESET 		RESET
#define FLAG_SET		SET

#include "stm32f303xx_gpio_drivers.h"
#include "stm32f303xx_spi_driver.h"

#endif /* INC_STM32F303XX_H_ */
