Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sat Dec 20 12:42:26 2025
| Host         : tunagun running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_control_sets -verbose -file system_top_eye_control_sets_placed.rpt
| Design       : system_top_eye
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    43 |
|    Minimum number of control sets                        |    43 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    49 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    43 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    36 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              11 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               1 |            1 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |            1523 |          627 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------+------------------+----------------+--------------+
|                             Clock Signal                             |                               Enable Signal                              |           Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------+------------------+----------------+--------------+
|  core_inst/control_unit_inst/is_jalr_out_reg_i_2_n_0                 |                                                                          |                                      |                1 |              1 |         1.00 |
|  core_inst/control_unit_inst/reg_write_enable_out_reg_i_2_n_0        |                                                                          |                                      |                1 |              1 |         1.00 |
|  core_inst/control_unit_inst/result_source_select_out_reg[1]_i_2_n_0 |                                                                          |                                      |                1 |              1 |         1.00 |
|  core_inst/hazard_unit_inst/stall_fetch_out_reg_i_1_n_0              |                                                                          | core_inst/hazard_unit_inst/lw_hazard |                1 |              1 |         1.00 |
|  core_inst/control_unit_inst/imm_extend_op_select_out_reg[1]_i_2_n_0 |                                                                          |                                      |                2 |              2 |         1.00 |
|  core_inst/control_unit_inst/alu_src_a_select_out_reg_i_2_n_0        |                                                                          |                                      |                1 |              2 |         2.00 |
|  core_inst/control_unit_inst/alu_op_select_out_reg[3]_i_2_n_0        |                                                                          |                                      |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                                       | core_inst/decode_stage_inst/register_file_inst/registers[28][31]_i_1_n_0 | reset_IBUF                           |               19 |             32 |         1.68 |
|  clk_IBUF_BUFG                                                       | core_inst/decode_stage_inst/register_file_inst/registers[29][31]_i_1_n_0 | reset_IBUF                           |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG                                                       | core_inst/fetch_stage_inst/p_0_in                                        | reset_IBUF                           |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                                                       | core_inst/decode_stage_inst/register_file_inst/registers[2][31]_i_1_n_0  | reset_IBUF                           |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG                                                       | core_inst/decode_stage_inst/register_file_inst/registers[30][31]_i_1_n_0 | reset_IBUF                           |               23 |             32 |         1.39 |
|  clk_IBUF_BUFG                                                       | core_inst/decode_stage_inst/register_file_inst/registers[31][31]_i_1_n_0 | reset_IBUF                           |               20 |             32 |         1.60 |
|  clk_IBUF_BUFG                                                       | core_inst/decode_stage_inst/register_file_inst/registers[3][31]_i_1_n_0  | reset_IBUF                           |               21 |             32 |         1.52 |
|  clk_IBUF_BUFG                                                       | core_inst/decode_stage_inst/register_file_inst/registers[4][31]_i_1_n_0  | reset_IBUF                           |               22 |             32 |         1.45 |
|  clk_IBUF_BUFG                                                       | core_inst/decode_stage_inst/register_file_inst/registers[5][31]_i_1_n_0  | reset_IBUF                           |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG                                                       | core_inst/decode_stage_inst/register_file_inst/registers[6][31]_i_1_n_0  | reset_IBUF                           |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG                                                       | core_inst/decode_stage_inst/register_file_inst/registers[7][31]_i_1_n_0  | reset_IBUF                           |               21 |             32 |         1.52 |
|  clk_IBUF_BUFG                                                       | core_inst/decode_stage_inst/register_file_inst/registers[8][31]_i_1_n_0  | reset_IBUF                           |               20 |             32 |         1.60 |
|  clk_IBUF_BUFG                                                       | core_inst/decode_stage_inst/register_file_inst/registers[9][31]_i_1_n_0  | reset_IBUF                           |               19 |             32 |         1.68 |
|  clk_IBUF_BUFG                                                       | core_inst/decode_stage_inst/register_file_inst/registers[17][31]_i_1_n_0 | reset_IBUF                           |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG                                                       | core_inst/decode_stage_inst/register_file_inst/registers[10][31]_i_1_n_0 | reset_IBUF                           |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG                                                       | core_inst/decode_stage_inst/register_file_inst/registers[11][31]_i_1_n_0 | reset_IBUF                           |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                                                       | core_inst/decode_stage_inst/register_file_inst/registers[12][31]_i_1_n_0 | reset_IBUF                           |               20 |             32 |         1.60 |
|  clk_IBUF_BUFG                                                       | core_inst/decode_stage_inst/register_file_inst/registers[13][31]_i_1_n_0 | reset_IBUF                           |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG                                                       | core_inst/decode_stage_inst/register_file_inst/registers[14][31]_i_1_n_0 | reset_IBUF                           |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG                                                       | core_inst/decode_stage_inst/register_file_inst/registers[15][31]_i_1_n_0 | reset_IBUF                           |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG                                                       | core_inst/decode_stage_inst/register_file_inst/registers[16][31]_i_1_n_0 | reset_IBUF                           |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG                                                       | core_inst/decode_stage_inst/register_file_inst/registers[27][31]_i_1_n_0 | reset_IBUF                           |               19 |             32 |         1.68 |
|  clk_IBUF_BUFG                                                       | core_inst/decode_stage_inst/register_file_inst/registers[18][31]_i_1_n_0 | reset_IBUF                           |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG                                                       | core_inst/decode_stage_inst/register_file_inst/registers[19][31]_i_1_n_0 | reset_IBUF                           |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG                                                       | core_inst/decode_stage_inst/register_file_inst/registers[1][31]_i_1_n_0  | reset_IBUF                           |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG                                                       | core_inst/decode_stage_inst/register_file_inst/registers[20][31]_i_1_n_0 | reset_IBUF                           |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG                                                       | core_inst/decode_stage_inst/register_file_inst/registers[21][31]_i_1_n_0 | reset_IBUF                           |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG                                                       | core_inst/decode_stage_inst/register_file_inst/registers[22][31]_i_1_n_0 | reset_IBUF                           |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG                                                       | core_inst/decode_stage_inst/register_file_inst/registers[23][31]_i_1_n_0 | reset_IBUF                           |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG                                                       | core_inst/decode_stage_inst/register_file_inst/registers[24][31]_i_1_n_0 | reset_IBUF                           |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG                                                       | core_inst/decode_stage_inst/register_file_inst/registers[25][31]_i_1_n_0 | reset_IBUF                           |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                                                       | core_inst/decode_stage_inst/register_file_inst/registers[26][31]_i_1_n_0 | reset_IBUF                           |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG                                                       | core_inst/if_id_register_inst/instruction_decode_out[31]_i_1_n_0         | reset_IBUF                           |               16 |             96 |         6.00 |
|  clk_IBUF_BUFG                                                       | core_inst/mem_wb_register_inst/read_data_out[31]_i_1_n_0                 | reset_IBUF                           |               28 |            104 |         3.71 |
|  clk_IBUF_BUFG                                                       | core_inst/ex_mem_register_inst/mem_read_enable_out_i_1_n_0               | reset_IBUF                           |               22 |            108 |         4.91 |
|  clk_IBUF_BUFG                                                       | core_inst/id_ex_register_inst/read_data1_out[31]_i_1_n_0                 | reset_IBUF                           |               50 |            191 |         3.82 |
+----------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------+------------------+----------------+--------------+


