<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › include › asm › netlogic › xlr › pic.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../../index.html"></a><h1>pic.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2003-2011 NetLogic Microsystems, Inc. (NetLogic). All rights</span>
<span class="cm"> * reserved.</span>
<span class="cm"> *</span>
<span class="cm"> * This software is available to you under a choice of one of two</span>
<span class="cm"> * licenses.  You may choose to be licensed under the terms of the GNU</span>
<span class="cm"> * General Public License (GPL) Version 2, available from the file</span>
<span class="cm"> * COPYING in the main directory of this source tree, or the NetLogic</span>
<span class="cm"> * license below:</span>
<span class="cm"> *</span>
<span class="cm"> * Redistribution and use in source and binary forms, with or without</span>
<span class="cm"> * modification, are permitted provided that the following conditions</span>
<span class="cm"> * are met:</span>
<span class="cm"> *</span>
<span class="cm"> * 1. Redistributions of source code must retain the above copyright</span>
<span class="cm"> *    notice, this list of conditions and the following disclaimer.</span>
<span class="cm"> * 2. Redistributions in binary form must reproduce the above copyright</span>
<span class="cm"> *    notice, this list of conditions and the following disclaimer in</span>
<span class="cm"> *    the documentation and/or other materials provided with the</span>
<span class="cm"> *    distribution.</span>
<span class="cm"> *</span>
<span class="cm"> * THIS SOFTWARE IS PROVIDED BY NETLOGIC ``AS IS&#39;&#39; AND ANY EXPRESS OR</span>
<span class="cm"> * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED</span>
<span class="cm"> * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</span>
<span class="cm"> * ARE DISCLAIMED. IN NO EVENT SHALL NETLOGIC OR CONTRIBUTORS BE LIABLE</span>
<span class="cm"> * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</span>
<span class="cm"> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</span>
<span class="cm"> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR</span>
<span class="cm"> * BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,</span>
<span class="cm"> * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE</span>
<span class="cm"> * OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN</span>
<span class="cm"> * IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _ASM_NLM_XLR_PIC_H</span>
<span class="cp">#define _ASM_NLM_XLR_PIC_H</span>

<span class="cp">#define PIC_CLKS_PER_SEC		66666666ULL</span>
<span class="cm">/* PIC hardware interrupt numbers */</span>
<span class="cp">#define PIC_IRT_WD_INDEX		0</span>
<span class="cp">#define PIC_IRT_TIMER_0_INDEX		1</span>
<span class="cp">#define PIC_IRT_TIMER_1_INDEX		2</span>
<span class="cp">#define PIC_IRT_TIMER_2_INDEX		3</span>
<span class="cp">#define PIC_IRT_TIMER_3_INDEX		4</span>
<span class="cp">#define PIC_IRT_TIMER_4_INDEX		5</span>
<span class="cp">#define PIC_IRT_TIMER_5_INDEX		6</span>
<span class="cp">#define PIC_IRT_TIMER_6_INDEX		7</span>
<span class="cp">#define PIC_IRT_TIMER_7_INDEX		8</span>
<span class="cp">#define PIC_IRT_CLOCK_INDEX		PIC_IRT_TIMER_7_INDEX</span>
<span class="cp">#define PIC_IRT_UART_0_INDEX		9</span>
<span class="cp">#define PIC_IRT_UART_1_INDEX		10</span>
<span class="cp">#define PIC_IRT_I2C_0_INDEX		11</span>
<span class="cp">#define PIC_IRT_I2C_1_INDEX		12</span>
<span class="cp">#define PIC_IRT_PCMCIA_INDEX		13</span>
<span class="cp">#define PIC_IRT_GPIO_INDEX		14</span>
<span class="cp">#define PIC_IRT_HYPER_INDEX		15</span>
<span class="cp">#define PIC_IRT_PCIX_INDEX		16</span>
<span class="cm">/* XLS */</span>
<span class="cp">#define PIC_IRT_CDE_INDEX		15</span>
<span class="cp">#define PIC_IRT_BRIDGE_TB_XLS_INDEX	16</span>
<span class="cm">/* XLS */</span>
<span class="cp">#define PIC_IRT_GMAC0_INDEX		17</span>
<span class="cp">#define PIC_IRT_GMAC1_INDEX		18</span>
<span class="cp">#define PIC_IRT_GMAC2_INDEX		19</span>
<span class="cp">#define PIC_IRT_GMAC3_INDEX		20</span>
<span class="cp">#define PIC_IRT_XGS0_INDEX		21</span>
<span class="cp">#define PIC_IRT_XGS1_INDEX		22</span>
<span class="cp">#define PIC_IRT_HYPER_FATAL_INDEX	23</span>
<span class="cp">#define PIC_IRT_PCIX_FATAL_INDEX	24</span>
<span class="cp">#define PIC_IRT_BRIDGE_AERR_INDEX	25</span>
<span class="cp">#define PIC_IRT_BRIDGE_BERR_INDEX	26</span>
<span class="cp">#define PIC_IRT_BRIDGE_TB_XLR_INDEX	27</span>
<span class="cp">#define PIC_IRT_BRIDGE_AERR_NMI_INDEX	28</span>
<span class="cm">/* XLS */</span>
<span class="cp">#define PIC_IRT_GMAC4_INDEX		21</span>
<span class="cp">#define PIC_IRT_GMAC5_INDEX		22</span>
<span class="cp">#define PIC_IRT_GMAC6_INDEX		23</span>
<span class="cp">#define PIC_IRT_GMAC7_INDEX		24</span>
<span class="cp">#define PIC_IRT_BRIDGE_ERR_INDEX	25</span>
<span class="cp">#define PIC_IRT_PCIE_LINK0_INDEX	26</span>
<span class="cp">#define PIC_IRT_PCIE_LINK1_INDEX	27</span>
<span class="cp">#define PIC_IRT_PCIE_LINK2_INDEX	23</span>
<span class="cp">#define PIC_IRT_PCIE_LINK3_INDEX	24</span>
<span class="cp">#define PIC_IRT_PCIE_XLSB0_LINK2_INDEX	28</span>
<span class="cp">#define PIC_IRT_PCIE_XLSB0_LINK3_INDEX	29</span>
<span class="cp">#define PIC_IRT_SRIO_LINK0_INDEX	26</span>
<span class="cp">#define PIC_IRT_SRIO_LINK1_INDEX	27</span>
<span class="cp">#define PIC_IRT_SRIO_LINK2_INDEX	28</span>
<span class="cp">#define PIC_IRT_SRIO_LINK3_INDEX	29</span>
<span class="cp">#define PIC_IRT_PCIE_INT_INDEX		28</span>
<span class="cp">#define PIC_IRT_PCIE_FATAL_INDEX	29</span>
<span class="cp">#define PIC_IRT_GPIO_B_INDEX		30</span>
<span class="cp">#define PIC_IRT_USB_INDEX		31</span>
<span class="cm">/* XLS */</span>
<span class="cp">#define PIC_NUM_IRTS			32</span>


<span class="cp">#define PIC_CLOCK_TIMER			7</span>

<span class="cm">/* PIC Registers */</span>
<span class="cp">#define PIC_CTRL			0x00</span>
<span class="cp">#define PIC_IPI				0x04</span>
<span class="cp">#define PIC_INT_ACK			0x06</span>

<span class="cp">#define WD_MAX_VAL_0			0x08</span>
<span class="cp">#define WD_MAX_VAL_1			0x09</span>
<span class="cp">#define WD_MASK_0			0x0a</span>
<span class="cp">#define WD_MASK_1			0x0b</span>
<span class="cp">#define WD_HEARBEAT_0			0x0c</span>
<span class="cp">#define WD_HEARBEAT_1			0x0d</span>

<span class="cp">#define PIC_IRT_0_BASE			0x40</span>
<span class="cp">#define PIC_IRT_1_BASE			0x80</span>
<span class="cp">#define PIC_TIMER_MAXVAL_0_BASE		0x100</span>
<span class="cp">#define PIC_TIMER_MAXVAL_1_BASE		0x110</span>
<span class="cp">#define PIC_TIMER_COUNT_0_BASE		0x120</span>
<span class="cp">#define PIC_TIMER_COUNT_1_BASE		0x130</span>

<span class="cp">#define PIC_IRT_0(picintr)      (PIC_IRT_0_BASE + (picintr))</span>
<span class="cp">#define PIC_IRT_1(picintr)	(PIC_IRT_1_BASE + (picintr))</span>

<span class="cp">#define PIC_TIMER_MAXVAL_0(i)	(PIC_TIMER_MAXVAL_0_BASE + (i))</span>
<span class="cp">#define PIC_TIMER_MAXVAL_1(i)	(PIC_TIMER_MAXVAL_1_BASE + (i))</span>
<span class="cp">#define PIC_TIMER_COUNT_0(i)	(PIC_TIMER_COUNT_0_BASE + (i))</span>
<span class="cp">#define PIC_TIMER_COUNT_1(i)	(PIC_TIMER_COUNT_0_BASE + (i))</span>

<span class="cm">/*</span>
<span class="cm"> * Mapping between hardware interrupt numbers and IRQs on CPU</span>
<span class="cm"> * we use a simple scheme to map PIC interrupts 0-31 to IRQs</span>
<span class="cm"> * 8-39. This leaves the IRQ 0-7 for cpu interrupts like</span>
<span class="cm"> * count/compare and FMN</span>
<span class="cm"> */</span>
<span class="cp">#define PIC_IRQ_BASE            8</span>
<span class="cp">#define PIC_INTR_TO_IRQ(i)      (PIC_IRQ_BASE + (i))</span>
<span class="cp">#define PIC_IRQ_TO_INTR(i)      ((i) - PIC_IRQ_BASE)</span>

<span class="cp">#define PIC_IRT_FIRST_IRQ	PIC_IRQ_BASE</span>
<span class="cp">#define PIC_WD_IRQ		PIC_INTR_TO_IRQ(PIC_IRT_WD_INDEX)</span>
<span class="cp">#define PIC_TIMER_0_IRQ		PIC_INTR_TO_IRQ(PIC_IRT_TIMER_0_INDEX)</span>
<span class="cp">#define PIC_TIMER_1_IRQ		PIC_INTR_TO_IRQ(PIC_IRT_TIMER_1_INDEX)</span>
<span class="cp">#define PIC_TIMER_2_IRQ		PIC_INTR_TO_IRQ(PIC_IRT_TIMER_2_INDEX)</span>
<span class="cp">#define PIC_TIMER_3_IRQ		PIC_INTR_TO_IRQ(PIC_IRT_TIMER_3_INDEX)</span>
<span class="cp">#define PIC_TIMER_4_IRQ		PIC_INTR_TO_IRQ(PIC_IRT_TIMER_4_INDEX)</span>
<span class="cp">#define PIC_TIMER_5_IRQ		PIC_INTR_TO_IRQ(PIC_IRT_TIMER_5_INDEX)</span>
<span class="cp">#define PIC_TIMER_6_IRQ		PIC_INTR_TO_IRQ(PIC_IRT_TIMER_6_INDEX)</span>
<span class="cp">#define PIC_TIMER_7_IRQ		PIC_INTR_TO_IRQ(PIC_IRT_TIMER_7_INDEX)</span>
<span class="cp">#define PIC_CLOCK_IRQ		(PIC_TIMER_7_IRQ)</span>
<span class="cp">#define PIC_UART_0_IRQ		PIC_INTR_TO_IRQ(PIC_IRT_UART_0_INDEX)</span>
<span class="cp">#define PIC_UART_1_IRQ		PIC_INTR_TO_IRQ(PIC_IRT_UART_1_INDEX)</span>
<span class="cp">#define PIC_I2C_0_IRQ		PIC_INTR_TO_IRQ(PIC_IRT_I2C_0_INDEX)</span>
<span class="cp">#define PIC_I2C_1_IRQ		PIC_INTR_TO_IRQ(PIC_IRT_I2C_1_INDEX)</span>
<span class="cp">#define PIC_PCMCIA_IRQ		PIC_INTR_TO_IRQ(PIC_IRT_PCMCIA_INDEX)</span>
<span class="cp">#define PIC_GPIO_IRQ		PIC_INTR_TO_IRQ(PIC_IRT_GPIO_INDEX)</span>
<span class="cp">#define PIC_HYPER_IRQ		PIC_INTR_TO_IRQ(PIC_IRT_HYPER_INDEX)</span>
<span class="cp">#define PIC_PCIX_IRQ		PIC_INTR_TO_IRQ(PIC_IRT_PCIX_INDEX)</span>
<span class="cm">/* XLS */</span>
<span class="cp">#define PIC_CDE_IRQ		PIC_INTR_TO_IRQ(PIC_IRT_CDE_INDEX)</span>
<span class="cp">#define PIC_BRIDGE_TB_XLS_IRQ	PIC_INTR_TO_IRQ(PIC_IRT_BRIDGE_TB_XLS_INDEX)</span>
<span class="cm">/* end XLS */</span>
<span class="cp">#define PIC_GMAC_0_IRQ		PIC_INTR_TO_IRQ(PIC_IRT_GMAC0_INDEX)</span>
<span class="cp">#define PIC_GMAC_1_IRQ		PIC_INTR_TO_IRQ(PIC_IRT_GMAC1_INDEX)</span>
<span class="cp">#define PIC_GMAC_2_IRQ		PIC_INTR_TO_IRQ(PIC_IRT_GMAC2_INDEX)</span>
<span class="cp">#define PIC_GMAC_3_IRQ		PIC_INTR_TO_IRQ(PIC_IRT_GMAC3_INDEX)</span>
<span class="cp">#define PIC_XGS_0_IRQ		PIC_INTR_TO_IRQ(PIC_IRT_XGS0_INDEX)</span>
<span class="cp">#define PIC_XGS_1_IRQ		PIC_INTR_TO_IRQ(PIC_IRT_XGS1_INDEX)</span>
<span class="cp">#define PIC_HYPER_FATAL_IRQ	PIC_INTR_TO_IRQ(PIC_IRT_HYPER_FATAL_INDEX)</span>
<span class="cp">#define PIC_PCIX_FATAL_IRQ	PIC_INTR_TO_IRQ(PIC_IRT_PCIX_FATAL_INDEX)</span>
<span class="cp">#define PIC_BRIDGE_AERR_IRQ	PIC_INTR_TO_IRQ(PIC_IRT_BRIDGE_AERR_INDEX)</span>
<span class="cp">#define PIC_BRIDGE_BERR_IRQ	PIC_INTR_TO_IRQ(PIC_IRT_BRIDGE_BERR_INDEX)</span>
<span class="cp">#define PIC_BRIDGE_TB_XLR_IRQ	PIC_INTR_TO_IRQ(PIC_IRT_BRIDGE_TB_XLR_INDEX)</span>
<span class="cp">#define PIC_BRIDGE_AERR_NMI_IRQ	PIC_INTR_TO_IRQ(PIC_IRT_BRIDGE_AERR_NMI_INDEX)</span>
<span class="cm">/* XLS defines */</span>
<span class="cp">#define PIC_GMAC_4_IRQ		PIC_INTR_TO_IRQ(PIC_IRT_GMAC4_INDEX)</span>
<span class="cp">#define PIC_GMAC_5_IRQ		PIC_INTR_TO_IRQ(PIC_IRT_GMAC5_INDEX)</span>
<span class="cp">#define PIC_GMAC_6_IRQ		PIC_INTR_TO_IRQ(PIC_IRT_GMAC6_INDEX)</span>
<span class="cp">#define PIC_GMAC_7_IRQ		PIC_INTR_TO_IRQ(PIC_IRT_GMAC7_INDEX)</span>
<span class="cp">#define PIC_BRIDGE_ERR_IRQ	PIC_INTR_TO_IRQ(PIC_IRT_BRIDGE_ERR_INDEX)</span>
<span class="cp">#define PIC_PCIE_LINK0_IRQ	PIC_INTR_TO_IRQ(PIC_IRT_PCIE_LINK0_INDEX)</span>
<span class="cp">#define PIC_PCIE_LINK1_IRQ	PIC_INTR_TO_IRQ(PIC_IRT_PCIE_LINK1_INDEX)</span>
<span class="cp">#define PIC_PCIE_LINK2_IRQ	PIC_INTR_TO_IRQ(PIC_IRT_PCIE_LINK2_INDEX)</span>
<span class="cp">#define PIC_PCIE_LINK3_IRQ	PIC_INTR_TO_IRQ(PIC_IRT_PCIE_LINK3_INDEX)</span>
<span class="cp">#define PIC_PCIE_XLSB0_LINK2_IRQ PIC_INTR_TO_IRQ(PIC_IRT_PCIE_XLSB0_LINK2_INDEX)</span>
<span class="cp">#define PIC_PCIE_XLSB0_LINK3_IRQ PIC_INTR_TO_IRQ(PIC_IRT_PCIE_XLSB0_LINK3_INDEX)</span>
<span class="cp">#define PIC_SRIO_LINK0_IRQ	PIC_INTR_TO_IRQ(PIC_IRT_SRIO_LINK0_INDEX)</span>
<span class="cp">#define PIC_SRIO_LINK1_IRQ	PIC_INTR_TO_IRQ(PIC_IRT_SRIO_LINK1_INDEX)</span>
<span class="cp">#define PIC_SRIO_LINK2_IRQ	PIC_INTR_TO_IRQ(PIC_IRT_SRIO_LINK2_INDEX)</span>
<span class="cp">#define PIC_SRIO_LINK3_IRQ	PIC_INTR_TO_IRQ(PIC_IRT_SRIO_LINK3_INDEX)</span>
<span class="cp">#define PIC_PCIE_INT_IRQ	PIC_INTR_TO_IRQ(PIC_IRT_PCIE_INT__INDEX)</span>
<span class="cp">#define PIC_PCIE_FATAL_IRQ	PIC_INTR_TO_IRQ(PIC_IRT_PCIE_FATAL_INDEX)</span>
<span class="cp">#define PIC_GPIO_B_IRQ		PIC_INTR_TO_IRQ(PIC_IRT_GPIO_B_INDEX)</span>
<span class="cp">#define PIC_USB_IRQ		PIC_INTR_TO_IRQ(PIC_IRT_USB_INDEX)</span>
<span class="cp">#define PIC_IRT_LAST_IRQ	PIC_USB_IRQ</span>
<span class="cm">/* end XLS */</span>

<span class="cp">#ifndef __ASSEMBLY__</span>

<span class="cp">#define PIC_IRQ_IS_EDGE_TRIGGERED(irq)	(((irq) &gt;= PIC_TIMER_0_IRQ) &amp;&amp; \</span>
<span class="cp">					((irq) &lt;= PIC_TIMER_7_IRQ))</span>
<span class="cp">#define PIC_IRQ_IS_IRT(irq)		(((irq) &gt;= PIC_IRT_FIRST_IRQ) &amp;&amp; \</span>
<span class="cp">					((irq) &lt;= PIC_IRT_LAST_IRQ))</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span>
<span class="nf">nlm_irq_to_irt</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">PIC_IRQ_IS_IRT</span><span class="p">(</span><span class="n">irq</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">PIC_IRQ_TO_INTR</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span>
<span class="nf">nlm_irt_to_irq</span><span class="p">(</span><span class="kt">int</span> <span class="n">irt</span><span class="p">)</span>
<span class="p">{</span>

	<span class="k">return</span> <span class="n">PIC_INTR_TO_IRQ</span><span class="p">(</span><span class="n">irt</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span>
<span class="nf">nlm_pic_enable_irt</span><span class="p">(</span><span class="kt">uint64_t</span> <span class="n">base</span><span class="p">,</span> <span class="kt">int</span> <span class="n">irt</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">nlm_read_reg</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">PIC_IRT_1</span><span class="p">(</span><span class="n">irt</span><span class="p">));</span>
	<span class="n">nlm_write_reg</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">PIC_IRT_1</span><span class="p">(</span><span class="n">irt</span><span class="p">),</span> <span class="n">reg</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1u</span> <span class="o">&lt;&lt;</span> <span class="mi">31</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span>
<span class="nf">nlm_pic_disable_irt</span><span class="p">(</span><span class="kt">uint64_t</span> <span class="n">base</span><span class="p">,</span> <span class="kt">int</span> <span class="n">irt</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">nlm_read_reg</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">PIC_IRT_1</span><span class="p">(</span><span class="n">irt</span><span class="p">));</span>
	<span class="n">nlm_write_reg</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">PIC_IRT_1</span><span class="p">(</span><span class="n">irt</span><span class="p">),</span> <span class="n">reg</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="mi">1u</span> <span class="o">&lt;&lt;</span> <span class="mi">31</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span>
<span class="nf">nlm_pic_send_ipi</span><span class="p">(</span><span class="kt">uint64_t</span> <span class="n">base</span><span class="p">,</span> <span class="kt">int</span> <span class="n">hwt</span><span class="p">,</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">int</span> <span class="n">nmi</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tid</span><span class="p">,</span> <span class="n">pid</span><span class="p">;</span>

	<span class="n">tid</span> <span class="o">=</span> <span class="n">hwt</span> <span class="o">&amp;</span> <span class="mh">0x3</span><span class="p">;</span>
	<span class="n">pid</span> <span class="o">=</span> <span class="p">(</span><span class="n">hwt</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x07</span><span class="p">;</span>
	<span class="n">nlm_write_reg</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">PIC_IPI</span><span class="p">,</span>
		<span class="p">(</span><span class="n">pid</span> <span class="o">&lt;&lt;</span> <span class="mi">20</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">tid</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">nmi</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="n">irq</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span>
<span class="nf">nlm_pic_ack</span><span class="p">(</span><span class="kt">uint64_t</span> <span class="n">base</span><span class="p">,</span> <span class="kt">int</span> <span class="n">irt</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">nlm_write_reg</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">PIC_INT_ACK</span><span class="p">,</span> <span class="mi">1u</span> <span class="o">&lt;&lt;</span> <span class="n">irt</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span>
<span class="nf">nlm_pic_init_irt</span><span class="p">(</span><span class="kt">uint64_t</span> <span class="n">base</span><span class="p">,</span> <span class="kt">int</span> <span class="n">irt</span><span class="p">,</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">int</span> <span class="n">hwt</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">nlm_write_reg</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">PIC_IRT_0</span><span class="p">(</span><span class="n">irt</span><span class="p">),</span> <span class="p">(</span><span class="mi">1u</span> <span class="o">&lt;&lt;</span> <span class="n">hwt</span><span class="p">));</span>
	<span class="cm">/* local scheduling, invalid, level by default */</span>
	<span class="n">nlm_write_reg</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">PIC_IRT_1</span><span class="p">(</span><span class="n">irt</span><span class="p">),</span>
		<span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">30</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">)</span> <span class="o">|</span> <span class="n">irq</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">extern</span> <span class="kt">uint64_t</span> <span class="n">nlm_pic_base</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="cp">#endif </span><span class="cm">/* _ASM_NLM_XLR_PIC_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:6}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../../javascript/docco.min.js"></script>
</html>
