module shift8 (
    input alufn10[2],
    input a[8],
    input b[8],
    output out[8]
  ) {

  always {
    out = 8b00000000;
    // Max shift value is 7, which is 111. 3 bits.
    case (alufn10){
      2b00:
        out = a << b[2:0];
      2b01:
        out = a >> b[2:0];
      2b11:
        out = $signed(a) >>> b[2:0];
    }
  }
}
