Digital Integrated Circuit Design

### 1 Introduction

##### Content

* Analysis
* Simulation: with Cadence Spectre simulator, standard tool in industry
* Layout
* Verification

##### Computing Environment Cadence Design Systems

* 45nm CMOS Process
* Simulations using Spectre/Hspice
* Layout using Virtuoso
* Functional synthesis using Verilog

* Integrated circuits are fabricated on wafers

##### History

* ENIAC, the first electronic computer! (1946)
* The transistor revolution in Bell Labs! (1948)
* The first integrated circuit, integrate many transistors onto one substrate! (1957)
* Intel 4004 Micro-Processor with 2000 transistors, 1 MHz! (1971)
* Intel i9-12900K has ~21 billion transistors, 5.2 GHz!

##### Classes of ICs

* Microprocessor: medium configurability, 
* FPGA: field-programmable gate array: high configurability
* ASIC: low configurability, high speed or low power, specialized hardware
* Memory
* VLSI: millions of transistors

##### Designers

* Microprocessors: Intel, AMD, Apple, Qualcomm
* Memory: Samsung, Hynix, Micron
* Graphics: Nvidia, AMD, ATI
* FPGA: Xilinx, Altera

* http://www.youtube.com/watch?v=4Q_n4vdyZzc
* https://www.youtube.com/watch?v=35jWSQXku74

##### Design Abstraction Levels

![[Pasted image 20230718180902.png|400]]

##### Trends

* Multi-core
* Control of cores
* Low-voltage operation, e.g. dynamic voltage and frequency scaling
* Multiple transistor Vt (trade off between switching power and leaking power)

Circuit design hides the "bad" behavior of the transistor from the concern of the programmer.



### 2 CMOS Logic


### 3 The Inverter

##### General MOS Equations

* **Cutoff**: $V_{GS} < V_{th}$: $I_{DS} \approx 0$
* **Linear**: $V_{GS} > V_{th}, V_{DS} < V_{GS} - V_{th}$
* **Saturation**: $V_{GS} > V_{th}, V_{DS} > V_{GS} - V_{th}$, most important region in analog circuit.
* In this class, for hand analysis only, assume $I_n / I_D = 2$.

##### Unified Model for Hand Analysis

$$
\begin{align}
I_{DS} = \mu_n C_{ox}(W/L)[(V_{gs} - V_t)V_{\min}-1/2V_{\min}^2](1+\lambda V_{ds})\\
v_{\min} = \min\{v_{gs} - v_t, v_{ds}, V_{DSAT}\}.
\end{align}
$$

asdf