// Seed: 84779916
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  uwire id_5 = id_2 ? id_4 : -1;
  assign module_1.id_6 = 0;
endmodule
module module_1 #(
    parameter id_6 = 32'd22
) (
    output tri id_0,
    output wand id_1,
    input tri1 id_2
    , _id_6,
    output supply1 id_3,
    input tri1 id_4
);
  wire [id_6 : 1] id_7;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7
  );
endmodule
module module_2 (
    input wor id_0,
    input wor id_1,
    input uwire id_2,
    input supply0 id_3,
    input supply1 id_4,
    input supply0 id_5,
    output supply0 id_6
    , id_30,
    output wor id_7,
    input wor id_8,
    input tri1 id_9,
    output wand id_10
    , id_31,
    input supply0 id_11,
    input wor id_12,
    output wire id_13,
    input wand id_14,
    input wand id_15,
    input tri0 id_16,
    input wand id_17,
    input wand id_18,
    input wor id_19,
    input supply0 id_20,
    input wor id_21,
    output uwire id_22,
    output wand id_23,
    output tri id_24,
    output wand id_25,
    input tri1 id_26,
    input tri1 id_27,
    output tri id_28
);
  wire id_32;
  wire id_33;
  or primCall (
      id_6,
      id_33,
      id_0,
      id_9,
      id_17,
      id_20,
      id_21,
      id_12,
      id_11,
      id_1,
      id_30,
      id_14,
      id_2,
      id_19,
      id_31,
      id_32,
      id_26
  );
  module_0 modCall_1 (
      id_31,
      id_32,
      id_32,
      id_33
  );
  assign modCall_1.id_5 = 0;
endmodule
