<def f='llvm/llvm/include/llvm/CodeGen/LiveIntervals.h' l='393' ll='402' type='llvm::LiveRange &amp; llvm::LiveIntervals::getRegUnit(unsigned int Unit)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/LiveIntervals.h' l='380'>// Register unit functions.
    //
    // Fixed interference occurs when MachineInstrs use physregs directly
    // instead of virtual registers. This typically happens when passing
    // arguments to a function call, or when instructions require operands in
    // fixed registers.
    //
    // Each physreg has one or more register units, see MCRegisterInfo. We
    // track liveness per register unit to handle aliasing registers more
    // efficiently.

    /// Return the live range for register unit \p Unit. It will be computed if
    /// it doesn&apos;t exist.</doc>
<use f='llvm/llvm/lib/CodeGen/InterferenceCache.cpp' l='115' u='c' c='_ZN4llvm17InterferenceCache5Entry5resetENS_10MCRegisterEPNS_17LiveIntervalUnionEPKNS_18TargetRegisterInfoEPKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='147' u='c' c='_ZN4llvm13LiveIntervals20runOnMachineFunctionERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='722' u='c' c='_ZN4llvm13LiveIntervals12addKillFlagsEPKNS_10VirtRegMapE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='983' u='c' c='_ZN4llvm13LiveIntervals8HMEditor12getRegUnitLIEj'/>
<use f='llvm/llvm/lib/CodeGen/LiveRegMatrix.cpp' l='172' u='c' c='_ZN4llvm13LiveRegMatrix24checkRegUnitInterferenceERNS_12LiveIntervalENS_10MCRegisterE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2192' u='c' c='_ZN12_GLOBAL__N_18RAGreedy14calcGapWeightsEN4llvm10MCRegisterERNS1_15SmallVectorImplIfEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocPBQP.cpp' l='638' u='c' c='_ZN12_GLOBAL__N_112RegAllocPBQP15initializeGraphERN4llvm4PBQP8RegAlloc11PBQPRAGraphERNS1_10VirtRegMapERNS1_7SpillerE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='2137' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer19joinReservedPhysRegERN4llvm13CoalescerPairE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='2215' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer19joinReservedPhysRegERN4llvm13CoalescerPairE'/>
<use f='llvm/llvm/lib/CodeGen/VirtRegMap.cpp' l='477' u='c' c='_ZNK12_GLOBAL__N_115VirtRegRewriter17subRegLiveThroughERKN4llvm12MachineInstrENS1_10MCRegisterE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIOptimizeExecMaskingPreRA.cpp' l='100' u='c' c='_ZL12isDefBetweenRKN4llvm14SIRegisterInfoEPNS_13LiveIntervalsENS_8RegisterERKNS_12MachineInstrES8_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIOptimizeExecMaskingPreRA.cpp' l='285' u='c' c='_ZN12_GLOBAL__N_126SIOptimizeExecMaskingPreRA18optimizeElseBranchERN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='2198' u='c' c='_ZNK4llvm14SIRegisterInfo15findReachingDefENS_8RegisterEjRNS_12MachineInstrERNS_19MachineRegisterInfoEPNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIWholeQuadMode.cpp' l='340' u='c' c='_ZN12_GLOBAL__N_115SIWholeQuadMode19markInstructionUsesERKN4llvm12MachineInstrEcRSt6vectorINS_8WorkItemESaIS6_EE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIWholeQuadMode.cpp' l='617' u='c' c='_ZN12_GLOBAL__N_115SIWholeQuadMode16prepareInsertionERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES6_bb'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCVSXFMAMutate.cpp' l='323' u='c' c='_ZN12_GLOBAL__N_115PPCVSXFMAMutate12processBlockERN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZInstrInfo.cpp' l='1011' u='c' c='_ZNK4llvm16SystemZInstrInfo21foldMemoryOperandImplERNS_15MachineFunctionERNS_12MachineInstrENS_8ArrayRefIjEENS_26MachineInstrBundleIteratorIS3_Lb0EEEi15416259'/>
