<h1 align="center">ğŸ”³ RISC-V SoC Tapeout Program â€” Week 0ï¸âƒ£</h1> 

<p align="center">
  <img src="https://img.shields.io/badge/RISC--V-SoC%20Tapeout-blue?style=for-the-badge&logo=riscv" />
  <img src="https://img.shields.io/badge/Progress-Week%200-success?style=for-the-badge" />
</p>  

---

<div align="center">

# ğŸš€ Welcome to My VSD RISC-V SoC Tapeout Journey  

ğŸŒŸ This is **Week 0** of the **VSD RISC-V SoC Tapeout Program** â€”  
the foundation step where I prepared my environment, installed the essential open-source tools,  
and understood the big picture of the **SoC design & tapeout process**.  

</div>  
<p align="center">
  <img src="https://github.com/user-attachments/assets/b6514c92-80f2-4c39-b7ca-715b390358d6" width="500" alt="Repo Layout" />
</p>

## ğŸ¯ Week 0 Objectives  

âœ”ï¸ Understand the **SoC Tapeout flow & program structure**  
âœ”ï¸ Install and verify **open-source EDA tools**  
âœ”ï¸ Create a dedicated **GitHub repo for documentation**  
âœ”ï¸ Capture my learnings for future reference  

---

## âœ… Tasks Completed  

| ğŸ“ Task | ğŸ“Œ Description | ğŸ¯ Status |
|---------|----------------|-----------|
| 0 | Getting started with **Digital VLSI SoC Design & Planning** | âœ… Done |
| 1 | Installed **Yosys** (Logic synthesis) âš™ï¸ | âœ… Done |
| 2 | Installed **Icarus Verilog** (Simulation) ğŸ“ | âœ… Done |
| 3 | Installed **GTKWave** (Waveform analysis) ğŸ“Š | âœ… Done |
| 4 | Created repo `RISC-V-SoC-Tapeout_Week-0` ğŸ“‚ | âœ… Done |

---

## ğŸ› ï¸ Tools Installed  

- **Yosys** â†’ Open-source logic synthesis tool âš™ï¸  
- **Icarus Verilog** â†’ Simulation & verification ğŸ“  
- **GTKWave** â†’ Waveform visualization & debugging ğŸ“Š  

---
ğŸ‘‰ Main Repo Link : [https://github.com/madhavanshree2006/RISC-V-SoC-Tapeout-Program] 
