#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Dec 25 19:23:27 2019
# Process ID: 10968
# Current directory: C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.runs/synth_1
# Command line: vivado.exe -log top_sd_rw.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_sd_rw.tcl
# Log file: C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.runs/synth_1/top_sd_rw.vds
# Journal file: C:/Users/ASUS/Desktop/course/FPGA chal/FPGA/TF - dev/TF.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top_sd_rw.tcl -notrace
