/*
 * QEMU GPGPU - RISC-V SIMT Core Implementation
 *
 * Copyright (c) 2024-2025
 *
 * This work is licensed under the terms of the GNU GPL, version 2 or later.
 * See the COPYING file in the top-level directory.
 */

#include "qemu/osdep.h"
#include "qemu/log.h"
#include "gpgpu.h"
#include "gpgpu_core.h"

/* TODO: Implement warp initialization */
void gpgpu_core_init_warp(GPGPUWarp *warp, uint32_t pc,
                          uint32_t thread_id_base, const uint32_t block_id[3],
                          uint32_t num_threads,
                          uint32_t warp_id, uint32_t block_id_linear)
{
    (void)pc;
    (void)thread_id_base;
    (void)block_id;
    (void)num_threads;
    (void)warp_id;
    (void)block_id_linear;

    memset(warp, 0, sizeof(*warp));
}

/* TODO: Implement warp execution (RV32I + RV32F interpreter) */
int gpgpu_core_exec_warp(GPGPUState *s, GPGPUWarp *warp, uint32_t max_cycles)
{
    (void)s;
    (void)warp;
    (void)max_cycles;
    return 0;
}

/* TODO: Implement kernel dispatch and execution */
int gpgpu_core_exec_kernel(GPGPUState *s)
{
    uint64_t block_num = s->grid_dim[0] * s->grid_dim[1] * s->grid_dim[2];
    uint64_t warp_num = (block_num * s->block_dim[0] * s->block_dim[1] * s->block_dim[2]) / GPGPU_WARP_SIZE;
    uint64_t lane_num = (block_num * s->block_dim[0] * s->block_dim[1] * s->block_dim[2]) % GPGPU_WARP_SIZE;
    for (int i = 0; i < warp_num; ++i) {
        gpgpu_core_init_warp
    }
    return 0;
}
