WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 1000000
Simulation Instructions: 1000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 1000003 cycles: 266319 cumulative IPC: 3.755 (Simulation time: 00 hr 00 min 07 sec)
Warmup complete CPU 0 instructions: 1000003 cycles: 266319 cumulative IPC: 3.755 (Simulation time: 00 hr 00 min 07 sec)
Simulation finished CPU 0 instructions: 1000000 cycles: 3847723 cumulative IPC: 0.2599 (Simulation time: 00 hr 00 min 53 sec)
Simulation complete CPU 0 instructions: 1000000 cycles: 3847723 cumulative IPC: 0.2599 (Simulation time: 00 hr 00 min 53 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/soplex_66B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.2599 instructions: 1000000 cycles: 3847723
CPU 0 Branch Prediction Accuracy: 97.85% MPKI: 5.577 Average ROB Occupancy at Mispredict: 96.32
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.004
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 5.56
BRANCH_DIRECT_CALL: 0.007
BRANCH_INDIRECT_CALL: 0.001
BRANCH_RETURN: 0.008

LLC TOTAL        ACCESS:      66063 HIT:      31739 MISS:      34324
LLC LOAD         ACCESS:      37422 HIT:       8657 MISS:      28765
LLC RFO          ACCESS:       6978 HIT:       1794 MISS:       5184
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      21077 HIT:      21077 MISS:          0
LLC TRANSLATION  ACCESS:        586 HIT:        211 MISS:        375
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 1120 cycles
cpu0_DTLB TOTAL        ACCESS:     223901 HIT:     213847 MISS:      10054
cpu0_DTLB LOAD         ACCESS:     223901 HIT:     213847 MISS:      10054
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 52.97 cycles
cpu0_ITLB TOTAL        ACCESS:         60 HIT:         46 MISS:         14
cpu0_ITLB LOAD         ACCESS:         60 HIT:         46 MISS:         14
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 258.8 cycles
cpu0_L1D TOTAL        ACCESS:     251479 HIT:      88876 MISS:     162603
cpu0_L1D LOAD         ACCESS:     185660 HIT:      50086 MISS:     135574
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:      64839 HIT:      38645 MISS:      26194
cpu0_L1D TRANSLATION  ACCESS:        980 HIT:        145 MISS:        835
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 239.1 cycles
cpu0_L1I TOTAL        ACCESS:         64 HIT:         18 MISS:         46
cpu0_L1I LOAD         ACCESS:         64 HIT:         18 MISS:         46
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 312.4 cycles
cpu0_L2C TOTAL        ACCESS:      81627 HIT:      36638 MISS:      44989
cpu0_L2C LOAD         ACCESS:      47303 HIT:       9881 MISS:      37422
cpu0_L2C RFO          ACCESS:       6979 HIT:          1 MISS:       6978
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      26511 HIT:      26508 MISS:          3
cpu0_L2C TRANSLATION  ACCESS:        834 HIT:        248 MISS:        586
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 875.2 cycles
cpu0_STLB TOTAL        ACCESS:       3489 HIT:       2520 MISS:        969
cpu0_STLB LOAD         ACCESS:       3489 HIT:       2520 MISS:        969
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 699.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       8131
  ROW_BUFFER_MISS:      26189
 AVG DBUS CONGESTED CYCLE: 3.943
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        741
  FULL:      16350
