library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;


entity memory is 
	port(
	
	address: in std_logic_vector(7 downto 0);
	writeData: in std_logic_vector(7 downto 0);
	memoryOut: out std_logic_vector( 7 downto 0);
	memWrite: in  std_logic
	
	);
	
	
	end memory;

architecture compor of memory is

type mem_arr is array(0 to 7) of std_logic_vector(7 downto 0);

signal rWrite: mem_arr;

begin 
	if memWrite='1' then
		rWrite(to_integer(unsigned(writeData)))<=writeData;
		
		end if;
	memoryOut <= rWrite(to_integer(unsigned(address)));
end compor;