Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Mar 20 14:58:49 2024
| Host         : Chris-Semify running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file tristan_top_timing_summary_routed.rpt -pb tristan_top_timing_summary_routed.pb -rpx tristan_top_timing_summary_routed.rpx -warn_on_violation
| Design       : tristan_top
| Device       : 7a15t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule      Severity  Description                   Violations  
--------  --------  ----------------------------  ----------  
LUTAR-1   Warning   LUT drives async reset alert  4           
SYNTH-10  Warning   Wide multiplier               3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.152       -2.954                     39                 9686        0.047        0.000                      0                 9670        3.000        0.000                       0                  3615  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                       ------------       ----------      --------------
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}     33.000          30.303          
sys_clk_pin                                                                                 {0.000 5.000}      10.000          100.000         
  clk_25MHz_clk_wiz_0                                                                       {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0                                                                        {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       26.093        0.000                      0                  928        0.047        0.000                      0                  928       15.250        0.000                       0                   483  
sys_clk_pin                                                                                                                                                                                                                                   3.000        0.000                       0                     2  
  clk_25MHz_clk_wiz_0                                                                            -0.152       -2.954                     39                 6077        0.081        0.000                      0                 6077        8.750        0.000                       0                  3127  
  clkfbout_clk_wiz_0                                                                                                                                                                                                                          7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_25MHz_clk_wiz_0                                                                         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       18.398        0.000                      0                    8                                                                        
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_25MHz_clk_wiz_0                                                                              31.349        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_25MHz_clk_wiz_0                                                                         clk_25MHz_clk_wiz_0                                                                               8.026        0.000                      0                 2565        0.224        0.000                      0                 2565  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.211        0.000                      0                  100        0.210        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                  
----------                                                                                  ----------                                                                                  --------                                                                                  
(none)                                                                                      clk_25MHz_clk_wiz_0                                                                         clk_25MHz_clk_wiz_0                                                                         
(none)                                                                                      dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_25MHz_clk_wiz_0                                                                         
(none)                                                                                      clk_25MHz_clk_wiz_0                                                                         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                  
----------                                                                                  ----------                                                                                  --------                                                                                  
(none)                                                                                      clk_25MHz_clk_wiz_0                                                                                                                                                                     
(none)                                                                                      clkfbout_clk_wiz_0                                                                                                                                                                      
(none)                                                                                                                                                                                  clk_25MHz_clk_wiz_0                                                                         
(none)                                                                                                                                                                                  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.093ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.093ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.860ns  (logic 2.202ns (32.098%)  route 4.658ns (67.902%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.130ns = ( 36.130 - 33.000 ) 
    Source Clock Delay      (SCD):    3.518ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.953 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.564     3.518    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.419     3.937 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.296     5.233    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X42Y36         LUT4 (Prop_lut4_I2_O)        0.324     5.557 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_20/O
                         net (fo=2, routed)           1.166     6.723    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[12]
    SLICE_X43Y37         LUT6 (Prop_lut6_I4_O)        0.348     7.071 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.071    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.621 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.621    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.735 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.031     8.766    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X40Y40         LUT5 (Prop_lut5_I1_O)        0.120     8.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           1.164    10.051    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X37Y41         LUT3 (Prop_lut3_I1_O)        0.327    10.378 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    10.378    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X37Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594    34.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.444    36.130    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.348    36.478    
                         clock uncertainty           -0.035    36.442    
    SLICE_X37Y41         FDRE (Setup_fdre_C_D)        0.029    36.471    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.471    
                         arrival time                         -10.378    
  -------------------------------------------------------------------
                         slack                                 26.093    

Slack (MET) :             26.421ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.535ns  (logic 2.202ns (33.695%)  route 4.333ns (66.305%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.130ns = ( 36.130 - 33.000 ) 
    Source Clock Delay      (SCD):    3.518ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.953 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.564     3.518    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.419     3.937 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.296     5.233    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X42Y36         LUT4 (Prop_lut4_I2_O)        0.324     5.557 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_20/O
                         net (fo=2, routed)           1.166     6.723    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[12]
    SLICE_X43Y37         LUT6 (Prop_lut6_I4_O)        0.348     7.071 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.071    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.621 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.621    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.735 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.031     8.766    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X40Y40         LUT5 (Prop_lut5_I1_O)        0.120     8.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.839     9.726    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X37Y41         LUT3 (Prop_lut3_I1_O)        0.327    10.053 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.053    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X37Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594    34.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.444    36.130    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.348    36.478    
                         clock uncertainty           -0.035    36.442    
    SLICE_X37Y41         FDRE (Setup_fdre_C_D)        0.031    36.473    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.473    
                         arrival time                         -10.053    
  -------------------------------------------------------------------
                         slack                                 26.421    

Slack (MET) :             26.497ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.458ns  (logic 2.202ns (34.096%)  route 4.256ns (65.904%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.130ns = ( 36.130 - 33.000 ) 
    Source Clock Delay      (SCD):    3.518ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.953 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.564     3.518    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.419     3.937 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.296     5.233    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X42Y36         LUT4 (Prop_lut4_I2_O)        0.324     5.557 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_20/O
                         net (fo=2, routed)           1.166     6.723    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[12]
    SLICE_X43Y37         LUT6 (Prop_lut6_I4_O)        0.348     7.071 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.071    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.621 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.621    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.735 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.031     8.766    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X40Y40         LUT5 (Prop_lut5_I1_O)        0.120     8.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.762     9.649    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X37Y41         LUT3 (Prop_lut3_I1_O)        0.327     9.976 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     9.976    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X37Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594    34.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.444    36.130    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.348    36.478    
                         clock uncertainty           -0.035    36.442    
    SLICE_X37Y41         FDRE (Setup_fdre_C_D)        0.031    36.473    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         36.473    
                         arrival time                          -9.976    
  -------------------------------------------------------------------
                         slack                                 26.497    

Slack (MET) :             26.499ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.457ns  (logic 2.202ns (34.101%)  route 4.255ns (65.899%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.130ns = ( 36.130 - 33.000 ) 
    Source Clock Delay      (SCD):    3.518ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.953 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.564     3.518    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.419     3.937 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.296     5.233    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X42Y36         LUT4 (Prop_lut4_I2_O)        0.324     5.557 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_20/O
                         net (fo=2, routed)           1.166     6.723    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[12]
    SLICE_X43Y37         LUT6 (Prop_lut6_I4_O)        0.348     7.071 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.071    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.621 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.621    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.735 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.031     8.766    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X40Y40         LUT5 (Prop_lut5_I1_O)        0.120     8.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.761     9.648    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X37Y41         LUT3 (Prop_lut3_I1_O)        0.327     9.975 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.975    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X37Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594    34.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.444    36.130    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.348    36.478    
                         clock uncertainty           -0.035    36.442    
    SLICE_X37Y41         FDRE (Setup_fdre_C_D)        0.032    36.474    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.474    
                         arrival time                          -9.975    
  -------------------------------------------------------------------
                         slack                                 26.499    

Slack (MET) :             26.631ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.321ns  (logic 2.202ns (34.835%)  route 4.119ns (65.165%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.129ns = ( 36.129 - 33.000 ) 
    Source Clock Delay      (SCD):    3.518ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.953 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.564     3.518    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.419     3.937 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.296     5.233    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X42Y36         LUT4 (Prop_lut4_I2_O)        0.324     5.557 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_20/O
                         net (fo=2, routed)           1.166     6.723    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[12]
    SLICE_X43Y37         LUT6 (Prop_lut6_I4_O)        0.348     7.071 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.071    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.621 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.621    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.735 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.031     8.766    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X40Y40         LUT5 (Prop_lut5_I1_O)        0.120     8.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.625     9.512    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X37Y40         LUT3 (Prop_lut3_I1_O)        0.327     9.839 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     9.839    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X37Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594    34.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.443    36.129    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.348    36.477    
                         clock uncertainty           -0.035    36.441    
    SLICE_X37Y40         FDRE (Setup_fdre_C_D)        0.029    36.470    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         36.470    
                         arrival time                          -9.839    
  -------------------------------------------------------------------
                         slack                                 26.631    

Slack (MET) :             26.801ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.153ns  (logic 2.202ns (35.786%)  route 3.951ns (64.214%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.129ns = ( 36.129 - 33.000 ) 
    Source Clock Delay      (SCD):    3.518ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.953 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.564     3.518    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.419     3.937 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.296     5.233    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X42Y36         LUT4 (Prop_lut4_I2_O)        0.324     5.557 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_20/O
                         net (fo=2, routed)           1.166     6.723    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[12]
    SLICE_X43Y37         LUT6 (Prop_lut6_I4_O)        0.348     7.071 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.071    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.621 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.621    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.735 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.031     8.766    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X40Y40         LUT5 (Prop_lut5_I1_O)        0.120     8.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.457     9.344    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X37Y40         LUT3 (Prop_lut3_I1_O)        0.327     9.671 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     9.671    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X37Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594    34.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.443    36.129    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.348    36.477    
                         clock uncertainty           -0.035    36.441    
    SLICE_X37Y40         FDRE (Setup_fdre_C_D)        0.031    36.472    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         36.472    
                         arrival time                          -9.671    
  -------------------------------------------------------------------
                         slack                                 26.801    

Slack (MET) :             26.827ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.166ns  (logic 2.003ns (32.483%)  route 4.163ns (67.517%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.131ns = ( 36.131 - 33.000 ) 
    Source Clock Delay      (SCD):    3.518ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.953 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.564     3.518    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.419     3.937 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.296     5.233    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X42Y36         LUT4 (Prop_lut4_I2_O)        0.324     5.557 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_20/O
                         net (fo=2, routed)           1.166     6.723    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[12]
    SLICE_X43Y37         LUT6 (Prop_lut6_I4_O)        0.348     7.071 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.071    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.621 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.621    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.735 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.027     8.762    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X40Y40         LUT6 (Prop_lut6_I0_O)        0.124     8.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.674     9.560    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X40Y40         LUT6 (Prop_lut6_I0_O)        0.124     9.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.684    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X40Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594    34.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.445    36.131    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.387    36.518    
                         clock uncertainty           -0.035    36.482    
    SLICE_X40Y40         FDRE (Setup_fdre_C_D)        0.029    36.511    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.511    
                         arrival time                          -9.684    
  -------------------------------------------------------------------
                         slack                                 26.827    

Slack (MET) :             27.001ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.994ns  (logic 2.202ns (36.735%)  route 3.792ns (63.265%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.131ns = ( 36.131 - 33.000 ) 
    Source Clock Delay      (SCD):    3.518ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.953 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.564     3.518    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.419     3.937 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.296     5.233    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X42Y36         LUT4 (Prop_lut4_I2_O)        0.324     5.557 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_20/O
                         net (fo=2, routed)           1.166     6.723    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[12]
    SLICE_X43Y37         LUT6 (Prop_lut6_I4_O)        0.348     7.071 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.071    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.621 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.621    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.735 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.031     8.766    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X40Y40         LUT5 (Prop_lut5_I1_O)        0.120     8.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.299     9.185    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X40Y40         LUT6 (Prop_lut6_I2_O)        0.327     9.512 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.512    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X40Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594    34.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.445    36.131    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.387    36.518    
                         clock uncertainty           -0.035    36.482    
    SLICE_X40Y40         FDRE (Setup_fdre_C_D)        0.031    36.513    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.513    
                         arrival time                          -9.512    
  -------------------------------------------------------------------
                         slack                                 27.001    

Slack (MET) :             27.150ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.803ns  (logic 2.003ns (34.517%)  route 3.800ns (65.483%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.129ns = ( 36.129 - 33.000 ) 
    Source Clock Delay      (SCD):    3.518ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.953 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.564     3.518    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.419     3.937 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.296     5.233    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X42Y36         LUT4 (Prop_lut4_I2_O)        0.324     5.557 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_20/O
                         net (fo=2, routed)           1.166     6.723    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[12]
    SLICE_X43Y37         LUT6 (Prop_lut6_I4_O)        0.348     7.071 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.071    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.621 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.621    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.735 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.183     8.918    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X39Y40         LUT6 (Prop_lut6_I5_O)        0.124     9.042 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.154     9.197    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X39Y40         LUT6 (Prop_lut6_I5_O)        0.124     9.321 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.321    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X39Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594    34.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.443    36.129    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.348    36.477    
                         clock uncertainty           -0.035    36.441    
    SLICE_X39Y40         FDRE (Setup_fdre_C_D)        0.029    36.470    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.470    
                         arrival time                          -9.321    
  -------------------------------------------------------------------
                         slack                                 27.150    

Slack (MET) :             27.762ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.736ns  (logic 0.952ns (20.100%)  route 3.784ns (79.900%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.133ns = ( 36.133 - 33.000 ) 
    Source Clock Delay      (SCD):    3.518ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.953 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.564     3.518    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.456     3.974 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.963     4.937    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X37Y42         LUT6 (Prop_lut6_I1_O)        0.124     5.061 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.807     5.867    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X41Y42         LUT5 (Prop_lut5_I3_O)        0.124     5.991 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.596     6.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X41Y44         LUT4 (Prop_lut4_I1_O)        0.124     6.712 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.585     7.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X42Y44         LUT5 (Prop_lut5_I4_O)        0.124     7.421 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.833     8.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X40Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594    34.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.447    36.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X40Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.348    36.481    
                         clock uncertainty           -0.035    36.445    
    SLICE_X40Y45         FDRE (Setup_fdre_C_R)       -0.429    36.016    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         36.016    
                         arrival time                          -8.254    
  -------------------------------------------------------------------
                         slack                                 27.762    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.164ns (43.249%)  route 0.215ns (56.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.711ns
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.731     0.731    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.567     1.324    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X54Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y47         FDRE (Prop_fdre_C_Q)         0.164     1.488 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/Q
                         net (fo=1, routed)           0.215     1.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[8]
    SLICE_X52Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.835     1.711    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X52Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[8]/C
                         clock pessimism             -0.118     1.593    
    SLICE_X52Y50         FDRE (Hold_fdre_C_D)         0.063     1.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.158%)  route 0.200ns (48.842%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.711ns
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.731     0.731    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.567     1.324    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X52Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDCE (Prop_fdce_C_Q)         0.164     1.488 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]/Q
                         net (fo=1, routed)           0.200     1.687    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/Q[13]
    SLICE_X53Y50         LUT5 (Prop_lut5_I4_O)        0.045     1.732 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[12]_i_1/O
                         net (fo=1, routed)           0.000     1.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_3
    SLICE_X53Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.835     1.711    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X53Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/C
                         clock pessimism             -0.118     1.593    
    SLICE_X53Y50         FDCE (Hold_fdce_C_D)         0.091     1.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.496%)  route 0.245ns (63.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.711ns
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.731     0.731    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.567     1.324    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X55Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y47         FDRE (Prop_fdre_C_Q)         0.141     1.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/Q
                         net (fo=1, routed)           0.245     1.710    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[13]
    SLICE_X52Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.835     1.711    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X52Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]/C
                         clock pessimism             -0.118     1.593    
    SLICE_X52Y50         FDRE (Hold_fdre_C_D)         0.052     1.645    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.443%)  route 0.232ns (58.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.711ns
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.731     0.731    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.567     1.324    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X54Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y47         FDRE (Prop_fdre_C_Q)         0.164     1.488 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/Q
                         net (fo=1, routed)           0.232     1.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[9]
    SLICE_X52Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.835     1.711    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X52Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[9]/C
                         clock pessimism             -0.118     1.593    
    SLICE_X52Y50         FDRE (Hold_fdre_C_D)         0.060     1.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.209ns (44.895%)  route 0.257ns (55.105%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.711ns
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.731     0.731    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.567     1.324    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X54Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.164     1.488 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]/Q
                         net (fo=1, routed)           0.257     1.744    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/fifo_dout[12]
    SLICE_X54Y50         LUT5 (Prop_lut5_I3_O)        0.045     1.789 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[11]_i_1/O
                         net (fo=1, routed)           0.000     1.789    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_4
    SLICE_X54Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.835     1.711    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X54Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/C
                         clock pessimism             -0.118     1.593    
    SLICE_X54Y50         FDCE (Hold_fdce_C_D)         0.121     1.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.858%)  route 0.116ns (45.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.742ns
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.731     0.731    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.596     1.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X62Y48         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y48         FDCE (Prop_fdce_C_Q)         0.141     1.494 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.116     1.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC0
    SLICE_X64Y48         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.867     1.742    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X64Y48         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.373     1.369    
    SLICE_X64Y48         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.610    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.257%)  route 0.119ns (45.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.740ns
    Source Clock Delay      (SCD):    1.352ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.731     0.731    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.595     1.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X61Y48         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y48         FDCE (Prop_fdce_C_Q)         0.141     1.493 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/Q
                         net (fo=2, routed)           0.119     1.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIB0
    SLICE_X60Y49         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.865     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X60Y49         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.372     1.368    
    SLICE_X60Y49         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.612    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.740ns
    Source Clock Delay      (SCD):    1.352ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.731     0.731    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.595     1.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X61Y48         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y48         FDCE (Prop_fdce_C_Q)         0.141     1.493 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.122     1.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X60Y49         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.865     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X60Y49         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.372     1.368    
    SLICE_X60Y49         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.515    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.615    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.209ns (42.694%)  route 0.281ns (57.306%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.711ns
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.731     0.731    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.567     1.324    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X54Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.164     1.488 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/Q
                         net (fo=1, routed)           0.281     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/fifo_dout[11]
    SLICE_X54Y50         LUT5 (Prop_lut5_I3_O)        0.045     1.813 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[10]_i_1/O
                         net (fo=1, routed)           0.000     1.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_5
    SLICE_X54Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.835     1.711    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X54Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[10]/C
                         clock pessimism             -0.118     1.593    
    SLICE_X54Y50         FDCE (Hold_fdce_C_D)         0.120     1.713    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.468%)  route 0.113ns (44.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.742ns
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.731     0.731    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.596     1.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X63Y48         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y48         FDCE (Prop_fdce_C_Q)         0.141     1.494 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.113     1.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA1
    SLICE_X64Y48         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.867     1.742    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X64Y48         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.373     1.369    
    SLICE_X64Y48         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     1.489    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.489    
                         arrival time                           1.607    
  -------------------------------------------------------------------
                         slack                                  0.118    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y1  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X38Y44   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X37Y45   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X37Y45   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X37Y45   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X37Y45   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X36Y45   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X36Y45   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X36Y45   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X36Y46   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[17]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X60Y48   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X60Y48   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X60Y48   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X60Y48   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X60Y48   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X60Y48   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X60Y48   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X60Y48   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X60Y48   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X60Y48   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X60Y48   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X60Y48   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X60Y48   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X60Y48   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X60Y48   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X60Y48   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X60Y48   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X60Y48   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X60Y48   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X60Y48   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { osc_100MHz_i }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    osc_50MHz/inst/clkin1_bufg/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  osc_50MHz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  osc_50MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  osc_50MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  osc_50MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  osc_50MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  osc_50MHz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_25MHz_clk_wiz_0
  To Clock:  clk_25MHz_clk_wiz_0

Setup :           39  Failing Endpoints,  Worst Slack       -0.152ns,  Total Violation       -2.954ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.152ns  (required time - arrival time)
  Source:                 cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][16]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/addr_q_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_25MHz_clk_wiz_0 rise@20.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.787ns  (logic 3.556ns (17.971%)  route 16.231ns (82.029%))
  Logic Levels:           25  (LUT2=1 LUT3=2 LUT4=4 LUT5=3 LUT6=15)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 24.850 - 20.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.584 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.575     5.159    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.827 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.488    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        1.567     5.151    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/clk
    SLICE_X13Y9          FDCE                                         r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y9          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][16]/Q
                         net (fo=264, routed)         1.020     6.627    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/i_decoder_i/instr_rdata_i[16]
    SLICE_X14Y16         LUT5 (Prop_lut5_I2_O)        0.124     6.751 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/i_decoder_i/decoder_ctrl_o[csr_op][1]_INST_0_i_1/O
                         net (fo=4, routed)           0.464     7.215    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/i_decoder_i/decoder_ctrl_o[csr_op][1]_INST_0_i_1_n_0
    SLICE_X14Y15         LUT6 (Prop_lut6_I0_O)        0.124     7.339 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/i_decoder_i/decoder_ctrl_o[sys_en]_INST_0_i_8/O
                         net (fo=3, routed)           0.653     7.992    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/i_decoder_i/decoder_ctrl_o[sys_en]_INST_0_i_8_n_0
    SLICE_X28Y12         LUT6 (Prop_lut6_I5_O)        0.124     8.116 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/i_decoder_i/decoder_ctrl_o[sys_dret_insn]_INST_0_i_1/O
                         net (fo=3, routed)           0.847     8.963    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/i_decoder_i/decoder_ctrl_o[sys_dret_insn]_INST_0_i_1_n_0
    SLICE_X31Y12         LUT4 (Prop_lut4_I0_O)        0.124     9.087 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/i_decoder_i/decoder_ctrl_o[sys_mret_insn]_INST_0/O
                         net (fo=1, routed)           0.452     9.539    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/decoder_i_ctrl_int[sys_mret_insn]
    SLICE_X29Y14         LUT2 (Prop_lut2_I0_O)        0.124     9.663 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/sys_mret_insn_o_INST_0/O
                         net (fo=4, routed)           0.482    10.145    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/bypass_i/sys_mret_id_i
    SLICE_X31Y12         LUT5 (Prop_lut5_I2_O)        0.124    10.269 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/bypass_i/ctrl_byp_o[csr_stall_id]_INST_0/O
                         net (fo=2, routed)           0.602    10.871    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/controller_fsm_i/ctrl_byp_i[csr_stall_id]
    SLICE_X31Y13         LUT6 (Prop_lut6_I5_O)        0.124    10.995 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/controller_fsm_i/ctrl_fsm_o[pc_set_tbljmp]_INST_0_i_5/O
                         net (fo=3, routed)           0.309    11.304    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/controller_fsm_i/jump_taken_id
    SLICE_X33Y13         LUT4 (Prop_lut4_I0_O)        0.124    11.428 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/controller_fsm_i/ctrl_fsm_o[pc_set_tbljmp]_INST_0_i_3/O
                         net (fo=4, routed)           0.514    11.942    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/controller_fsm_i/ctrl_fsm_o[pc_set_tbljmp]_INST_0_i_3_n_0
    SLICE_X32Y13         LUT4 (Prop_lut4_I0_O)        0.124    12.066 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/controller_fsm_i/ctrl_fsm_o[pc_mux][1]_INST_0_i_1/O
                         net (fo=1, routed)           0.300    12.366    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/controller_fsm_i/ctrl_fsm_o[pc_mux][1]_INST_0_i_1_n_0
    SLICE_X35Y13         LUT6 (Prop_lut6_I1_O)        0.124    12.490 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/controller_fsm_i/ctrl_fsm_o[pc_mux][1]_INST_0/O
                         net (fo=125, routed)         0.736    13.226    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/ctrl_fsm_i[pc_mux][1]
    SLICE_X35Y16         LUT6 (Prop_lut6_I0_O)        0.124    13.350 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i_i_34/O
                         net (fo=1, routed)           0.666    14.016    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i_i_34_n_0
    SLICE_X34Y16         LUT6 (Prop_lut6_I2_O)        0.124    14.140 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i_i_1/O
                         net (fo=2, routed)           0.308    14.448    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/prefetcher_i/fetch_branch_addr_i[31]
    SLICE_X35Y16         LUT5 (Prop_lut5_I2_O)        0.124    14.572 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/prefetcher_i/trans_addr_o[31]_INST_0/O
                         net (fo=2, routed)           0.704    15.277    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/instruction_obi_i/trans_i[addr][31]
    SLICE_X33Y10         LUT3 (Prop_lut3_I1_O)        0.124    15.401 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/instruction_obi_i/m_c_obi_instr_if\\.req_payload[addr][31]_INST_0/O
                         net (fo=3, routed)           0.669    16.070    cv32e40x_soc_inst/cpu_instr_addr[31]
    SLICE_X35Y10         LUT4 (Prop_lut4_I2_O)        0.124    16.194 f  cv32e40x_soc_inst/cv32e40x_top_inst_i_79/O
                         net (fo=3, routed)           0.314    16.508    cv32e40x_soc_inst/cv32e40x_top_inst_i_79_n_0
    SLICE_X35Y9          LUT6 (Prop_lut6_I0_O)        0.124    16.632 r  cv32e40x_soc_inst/simpleuart_inst_i_17/O
                         net (fo=2, routed)           0.570    17.202    cv32e40x_soc_inst/simpleuart_inst_i_17_n_0
    SLICE_X35Y6          LUT6 (Prop_lut6_I1_O)        0.124    17.326 r  cv32e40x_soc_inst/simpleuart_inst_i_12/O
                         net (fo=32, routed)          0.667    17.993    cv32e40x_soc_inst/simpleuart_inst_i_12_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I0_O)        0.124    18.117 r  cv32e40x_soc_inst/cv32e40x_top_inst_i_16/O
                         net (fo=2, routed)           0.438    18.555    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_i[bus_resp][rdata][18]
    SLICE_X34Y7          LUT3 (Prop_lut3_I0_O)        0.124    18.679 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/instr_instr_o[bus_resp][rdata][18]_INST_0_i_1/O
                         net (fo=2, routed)           0.455    19.134    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/instr_instr_o[bus_resp][rdata][18]_INST_0_i_1_n_0
    SLICE_X33Y7          LUT6 (Prop_lut6_I3_O)        0.124    19.258 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/instr_instr_o[bus_resp][rdata][2]_INST_0/O
                         net (fo=43, routed)          1.212    20.471    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/instr_i[bus_resp][rdata][2]
    SLICE_X15Y4          LUT6 (Prop_lut6_I5_O)        0.124    20.595 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/instr_o[bus_resp][rdata][31]_INST_0_i_10/O
                         net (fo=9, routed)           0.729    21.324    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/instr_o[bus_resp][rdata][31]_INST_0_i_10_n_0
    SLICE_X14Y6          LUT6 (Prop_lut6_I1_O)        0.124    21.448 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/instr_o[bus_resp][rdata][26]_INST_0_i_8/O
                         net (fo=10, routed)          0.919    22.367    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/instr_o[bus_resp][rdata][26]_INST_0_i_8_n_0
    SLICE_X15Y6          LUT6 (Prop_lut6_I3_O)        0.124    22.491 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/ready_o_INST_0_i_4_comp/O
                         net (fo=3, routed)           0.765    23.255    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/ready_o_INST_0_i_4_n_0
    SLICE_X28Y10         LUT6 (Prop_lut6_I3_O)        0.124    23.379 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/ready_o_INST_0_i_2/O
                         net (fo=2, routed)           0.934    24.313    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/ready_o_INST_0_i_2_n_0_alias
    SLICE_X38Y9          LUT6 (Prop_lut6_I2_O)        0.124    24.437 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/addr_q[31]_i_1_comp/O
                         net (fo=32, routed)          0.501    24.938    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/addr_q[2]
    SLICE_X38Y6          FDCE                                         r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/addr_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N14                                               0.000    20.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000    20.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         1.446    21.446 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.314    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.405 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.457    24.862    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    21.732 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    23.314    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.405 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        1.445    24.850    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/clk
    SLICE_X38Y6          FDCE                                         r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/addr_q_reg[3]/C
                         clock pessimism              0.187    25.037    
                         clock uncertainty           -0.082    24.956    
    SLICE_X38Y6          FDCE (Setup_fdce_C_CE)      -0.169    24.787    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/addr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         24.787    
                         arrival time                         -24.938    
  -------------------------------------------------------------------
                         slack                                 -0.152    

Slack (VIOLATED) :        -0.149ns  (required time - arrival time)
  Source:                 cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][16]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/addr_q_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_25MHz_clk_wiz_0 rise@20.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.784ns  (logic 3.556ns (17.974%)  route 16.228ns (82.026%))
  Logic Levels:           25  (LUT2=1 LUT3=2 LUT4=4 LUT5=3 LUT6=15)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 24.849 - 20.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.584 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.575     5.159    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.827 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.488    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        1.567     5.151    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/clk
    SLICE_X13Y9          FDCE                                         r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y9          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][16]/Q
                         net (fo=264, routed)         1.020     6.627    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/i_decoder_i/instr_rdata_i[16]
    SLICE_X14Y16         LUT5 (Prop_lut5_I2_O)        0.124     6.751 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/i_decoder_i/decoder_ctrl_o[csr_op][1]_INST_0_i_1/O
                         net (fo=4, routed)           0.464     7.215    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/i_decoder_i/decoder_ctrl_o[csr_op][1]_INST_0_i_1_n_0
    SLICE_X14Y15         LUT6 (Prop_lut6_I0_O)        0.124     7.339 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/i_decoder_i/decoder_ctrl_o[sys_en]_INST_0_i_8/O
                         net (fo=3, routed)           0.653     7.992    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/i_decoder_i/decoder_ctrl_o[sys_en]_INST_0_i_8_n_0
    SLICE_X28Y12         LUT6 (Prop_lut6_I5_O)        0.124     8.116 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/i_decoder_i/decoder_ctrl_o[sys_dret_insn]_INST_0_i_1/O
                         net (fo=3, routed)           0.847     8.963    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/i_decoder_i/decoder_ctrl_o[sys_dret_insn]_INST_0_i_1_n_0
    SLICE_X31Y12         LUT4 (Prop_lut4_I0_O)        0.124     9.087 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/i_decoder_i/decoder_ctrl_o[sys_mret_insn]_INST_0/O
                         net (fo=1, routed)           0.452     9.539    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/decoder_i_ctrl_int[sys_mret_insn]
    SLICE_X29Y14         LUT2 (Prop_lut2_I0_O)        0.124     9.663 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/sys_mret_insn_o_INST_0/O
                         net (fo=4, routed)           0.482    10.145    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/bypass_i/sys_mret_id_i
    SLICE_X31Y12         LUT5 (Prop_lut5_I2_O)        0.124    10.269 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/bypass_i/ctrl_byp_o[csr_stall_id]_INST_0/O
                         net (fo=2, routed)           0.602    10.871    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/controller_fsm_i/ctrl_byp_i[csr_stall_id]
    SLICE_X31Y13         LUT6 (Prop_lut6_I5_O)        0.124    10.995 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/controller_fsm_i/ctrl_fsm_o[pc_set_tbljmp]_INST_0_i_5/O
                         net (fo=3, routed)           0.309    11.304    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/controller_fsm_i/jump_taken_id
    SLICE_X33Y13         LUT4 (Prop_lut4_I0_O)        0.124    11.428 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/controller_fsm_i/ctrl_fsm_o[pc_set_tbljmp]_INST_0_i_3/O
                         net (fo=4, routed)           0.514    11.942    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/controller_fsm_i/ctrl_fsm_o[pc_set_tbljmp]_INST_0_i_3_n_0
    SLICE_X32Y13         LUT4 (Prop_lut4_I0_O)        0.124    12.066 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/controller_fsm_i/ctrl_fsm_o[pc_mux][1]_INST_0_i_1/O
                         net (fo=1, routed)           0.300    12.366    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/controller_fsm_i/ctrl_fsm_o[pc_mux][1]_INST_0_i_1_n_0
    SLICE_X35Y13         LUT6 (Prop_lut6_I1_O)        0.124    12.490 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/controller_fsm_i/ctrl_fsm_o[pc_mux][1]_INST_0/O
                         net (fo=125, routed)         0.736    13.226    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/ctrl_fsm_i[pc_mux][1]
    SLICE_X35Y16         LUT6 (Prop_lut6_I0_O)        0.124    13.350 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i_i_34/O
                         net (fo=1, routed)           0.666    14.016    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i_i_34_n_0
    SLICE_X34Y16         LUT6 (Prop_lut6_I2_O)        0.124    14.140 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i_i_1/O
                         net (fo=2, routed)           0.308    14.448    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/prefetcher_i/fetch_branch_addr_i[31]
    SLICE_X35Y16         LUT5 (Prop_lut5_I2_O)        0.124    14.572 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/prefetcher_i/trans_addr_o[31]_INST_0/O
                         net (fo=2, routed)           0.704    15.277    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/instruction_obi_i/trans_i[addr][31]
    SLICE_X33Y10         LUT3 (Prop_lut3_I1_O)        0.124    15.401 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/instruction_obi_i/m_c_obi_instr_if\\.req_payload[addr][31]_INST_0/O
                         net (fo=3, routed)           0.669    16.070    cv32e40x_soc_inst/cpu_instr_addr[31]
    SLICE_X35Y10         LUT4 (Prop_lut4_I2_O)        0.124    16.194 f  cv32e40x_soc_inst/cv32e40x_top_inst_i_79/O
                         net (fo=3, routed)           0.314    16.508    cv32e40x_soc_inst/cv32e40x_top_inst_i_79_n_0
    SLICE_X35Y9          LUT6 (Prop_lut6_I0_O)        0.124    16.632 r  cv32e40x_soc_inst/simpleuart_inst_i_17/O
                         net (fo=2, routed)           0.570    17.202    cv32e40x_soc_inst/simpleuart_inst_i_17_n_0
    SLICE_X35Y6          LUT6 (Prop_lut6_I1_O)        0.124    17.326 r  cv32e40x_soc_inst/simpleuart_inst_i_12/O
                         net (fo=32, routed)          0.667    17.993    cv32e40x_soc_inst/simpleuart_inst_i_12_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I0_O)        0.124    18.117 r  cv32e40x_soc_inst/cv32e40x_top_inst_i_16/O
                         net (fo=2, routed)           0.438    18.555    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_i[bus_resp][rdata][18]
    SLICE_X34Y7          LUT3 (Prop_lut3_I0_O)        0.124    18.679 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/instr_instr_o[bus_resp][rdata][18]_INST_0_i_1/O
                         net (fo=2, routed)           0.455    19.134    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/instr_instr_o[bus_resp][rdata][18]_INST_0_i_1_n_0
    SLICE_X33Y7          LUT6 (Prop_lut6_I3_O)        0.124    19.258 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/instr_instr_o[bus_resp][rdata][2]_INST_0/O
                         net (fo=43, routed)          1.212    20.471    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/instr_i[bus_resp][rdata][2]
    SLICE_X15Y4          LUT6 (Prop_lut6_I5_O)        0.124    20.595 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/instr_o[bus_resp][rdata][31]_INST_0_i_10/O
                         net (fo=9, routed)           0.729    21.324    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/instr_o[bus_resp][rdata][31]_INST_0_i_10_n_0
    SLICE_X14Y6          LUT6 (Prop_lut6_I1_O)        0.124    21.448 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/instr_o[bus_resp][rdata][26]_INST_0_i_8/O
                         net (fo=10, routed)          0.919    22.367    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/instr_o[bus_resp][rdata][26]_INST_0_i_8_n_0
    SLICE_X15Y6          LUT6 (Prop_lut6_I3_O)        0.124    22.491 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/ready_o_INST_0_i_4_comp/O
                         net (fo=3, routed)           0.765    23.255    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/ready_o_INST_0_i_4_n_0
    SLICE_X28Y10         LUT6 (Prop_lut6_I3_O)        0.124    23.379 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/ready_o_INST_0_i_2/O
                         net (fo=2, routed)           0.934    24.313    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/ready_o_INST_0_i_2_n_0_alias
    SLICE_X38Y9          LUT6 (Prop_lut6_I2_O)        0.124    24.437 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/addr_q[31]_i_1_comp/O
                         net (fo=32, routed)          0.498    24.935    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/addr_q[2]
    SLICE_X38Y7          FDCE                                         r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/addr_q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N14                                               0.000    20.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000    20.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         1.446    21.446 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.314    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.405 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.457    24.862    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    21.732 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    23.314    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.405 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        1.444    24.849    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/clk
    SLICE_X38Y7          FDCE                                         r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/addr_q_reg[10]/C
                         clock pessimism              0.187    25.036    
                         clock uncertainty           -0.082    24.955    
    SLICE_X38Y7          FDCE (Setup_fdce_C_CE)      -0.169    24.786    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/addr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         24.786    
                         arrival time                         -24.935    
  -------------------------------------------------------------------
                         slack                                 -0.149    

Slack (VIOLATED) :        -0.149ns  (required time - arrival time)
  Source:                 cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][16]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/addr_q_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_25MHz_clk_wiz_0 rise@20.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.784ns  (logic 3.556ns (17.974%)  route 16.228ns (82.026%))
  Logic Levels:           25  (LUT2=1 LUT3=2 LUT4=4 LUT5=3 LUT6=15)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 24.849 - 20.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.584 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.575     5.159    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.827 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.488    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        1.567     5.151    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/clk
    SLICE_X13Y9          FDCE                                         r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y9          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][16]/Q
                         net (fo=264, routed)         1.020     6.627    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/i_decoder_i/instr_rdata_i[16]
    SLICE_X14Y16         LUT5 (Prop_lut5_I2_O)        0.124     6.751 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/i_decoder_i/decoder_ctrl_o[csr_op][1]_INST_0_i_1/O
                         net (fo=4, routed)           0.464     7.215    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/i_decoder_i/decoder_ctrl_o[csr_op][1]_INST_0_i_1_n_0
    SLICE_X14Y15         LUT6 (Prop_lut6_I0_O)        0.124     7.339 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/i_decoder_i/decoder_ctrl_o[sys_en]_INST_0_i_8/O
                         net (fo=3, routed)           0.653     7.992    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/i_decoder_i/decoder_ctrl_o[sys_en]_INST_0_i_8_n_0
    SLICE_X28Y12         LUT6 (Prop_lut6_I5_O)        0.124     8.116 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/i_decoder_i/decoder_ctrl_o[sys_dret_insn]_INST_0_i_1/O
                         net (fo=3, routed)           0.847     8.963    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/i_decoder_i/decoder_ctrl_o[sys_dret_insn]_INST_0_i_1_n_0
    SLICE_X31Y12         LUT4 (Prop_lut4_I0_O)        0.124     9.087 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/i_decoder_i/decoder_ctrl_o[sys_mret_insn]_INST_0/O
                         net (fo=1, routed)           0.452     9.539    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/decoder_i_ctrl_int[sys_mret_insn]
    SLICE_X29Y14         LUT2 (Prop_lut2_I0_O)        0.124     9.663 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/sys_mret_insn_o_INST_0/O
                         net (fo=4, routed)           0.482    10.145    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/bypass_i/sys_mret_id_i
    SLICE_X31Y12         LUT5 (Prop_lut5_I2_O)        0.124    10.269 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/bypass_i/ctrl_byp_o[csr_stall_id]_INST_0/O
                         net (fo=2, routed)           0.602    10.871    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/controller_fsm_i/ctrl_byp_i[csr_stall_id]
    SLICE_X31Y13         LUT6 (Prop_lut6_I5_O)        0.124    10.995 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/controller_fsm_i/ctrl_fsm_o[pc_set_tbljmp]_INST_0_i_5/O
                         net (fo=3, routed)           0.309    11.304    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/controller_fsm_i/jump_taken_id
    SLICE_X33Y13         LUT4 (Prop_lut4_I0_O)        0.124    11.428 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/controller_fsm_i/ctrl_fsm_o[pc_set_tbljmp]_INST_0_i_3/O
                         net (fo=4, routed)           0.514    11.942    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/controller_fsm_i/ctrl_fsm_o[pc_set_tbljmp]_INST_0_i_3_n_0
    SLICE_X32Y13         LUT4 (Prop_lut4_I0_O)        0.124    12.066 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/controller_fsm_i/ctrl_fsm_o[pc_mux][1]_INST_0_i_1/O
                         net (fo=1, routed)           0.300    12.366    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/controller_fsm_i/ctrl_fsm_o[pc_mux][1]_INST_0_i_1_n_0
    SLICE_X35Y13         LUT6 (Prop_lut6_I1_O)        0.124    12.490 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/controller_fsm_i/ctrl_fsm_o[pc_mux][1]_INST_0/O
                         net (fo=125, routed)         0.736    13.226    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/ctrl_fsm_i[pc_mux][1]
    SLICE_X35Y16         LUT6 (Prop_lut6_I0_O)        0.124    13.350 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i_i_34/O
                         net (fo=1, routed)           0.666    14.016    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i_i_34_n_0
    SLICE_X34Y16         LUT6 (Prop_lut6_I2_O)        0.124    14.140 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i_i_1/O
                         net (fo=2, routed)           0.308    14.448    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/prefetcher_i/fetch_branch_addr_i[31]
    SLICE_X35Y16         LUT5 (Prop_lut5_I2_O)        0.124    14.572 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/prefetcher_i/trans_addr_o[31]_INST_0/O
                         net (fo=2, routed)           0.704    15.277    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/instruction_obi_i/trans_i[addr][31]
    SLICE_X33Y10         LUT3 (Prop_lut3_I1_O)        0.124    15.401 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/instruction_obi_i/m_c_obi_instr_if\\.req_payload[addr][31]_INST_0/O
                         net (fo=3, routed)           0.669    16.070    cv32e40x_soc_inst/cpu_instr_addr[31]
    SLICE_X35Y10         LUT4 (Prop_lut4_I2_O)        0.124    16.194 f  cv32e40x_soc_inst/cv32e40x_top_inst_i_79/O
                         net (fo=3, routed)           0.314    16.508    cv32e40x_soc_inst/cv32e40x_top_inst_i_79_n_0
    SLICE_X35Y9          LUT6 (Prop_lut6_I0_O)        0.124    16.632 r  cv32e40x_soc_inst/simpleuart_inst_i_17/O
                         net (fo=2, routed)           0.570    17.202    cv32e40x_soc_inst/simpleuart_inst_i_17_n_0
    SLICE_X35Y6          LUT6 (Prop_lut6_I1_O)        0.124    17.326 r  cv32e40x_soc_inst/simpleuart_inst_i_12/O
                         net (fo=32, routed)          0.667    17.993    cv32e40x_soc_inst/simpleuart_inst_i_12_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I0_O)        0.124    18.117 r  cv32e40x_soc_inst/cv32e40x_top_inst_i_16/O
                         net (fo=2, routed)           0.438    18.555    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_i[bus_resp][rdata][18]
    SLICE_X34Y7          LUT3 (Prop_lut3_I0_O)        0.124    18.679 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/instr_instr_o[bus_resp][rdata][18]_INST_0_i_1/O
                         net (fo=2, routed)           0.455    19.134    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/instr_instr_o[bus_resp][rdata][18]_INST_0_i_1_n_0
    SLICE_X33Y7          LUT6 (Prop_lut6_I3_O)        0.124    19.258 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/instr_instr_o[bus_resp][rdata][2]_INST_0/O
                         net (fo=43, routed)          1.212    20.471    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/instr_i[bus_resp][rdata][2]
    SLICE_X15Y4          LUT6 (Prop_lut6_I5_O)        0.124    20.595 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/instr_o[bus_resp][rdata][31]_INST_0_i_10/O
                         net (fo=9, routed)           0.729    21.324    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/instr_o[bus_resp][rdata][31]_INST_0_i_10_n_0
    SLICE_X14Y6          LUT6 (Prop_lut6_I1_O)        0.124    21.448 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/instr_o[bus_resp][rdata][26]_INST_0_i_8/O
                         net (fo=10, routed)          0.919    22.367    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/instr_o[bus_resp][rdata][26]_INST_0_i_8_n_0
    SLICE_X15Y6          LUT6 (Prop_lut6_I3_O)        0.124    22.491 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/ready_o_INST_0_i_4_comp/O
                         net (fo=3, routed)           0.765    23.255    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/ready_o_INST_0_i_4_n_0
    SLICE_X28Y10         LUT6 (Prop_lut6_I3_O)        0.124    23.379 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/ready_o_INST_0_i_2/O
                         net (fo=2, routed)           0.934    24.313    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/ready_o_INST_0_i_2_n_0_alias
    SLICE_X38Y9          LUT6 (Prop_lut6_I2_O)        0.124    24.437 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/addr_q[31]_i_1_comp/O
                         net (fo=32, routed)          0.498    24.935    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/addr_q[2]
    SLICE_X38Y7          FDCE                                         r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/addr_q_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N14                                               0.000    20.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000    20.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         1.446    21.446 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.314    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.405 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.457    24.862    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    21.732 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    23.314    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.405 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        1.444    24.849    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/clk
    SLICE_X38Y7          FDCE                                         r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/addr_q_reg[11]/C
                         clock pessimism              0.187    25.036    
                         clock uncertainty           -0.082    24.955    
    SLICE_X38Y7          FDCE (Setup_fdce_C_CE)      -0.169    24.786    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/addr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         24.786    
                         arrival time                         -24.935    
  -------------------------------------------------------------------
                         slack                                 -0.149    

Slack (VIOLATED) :        -0.149ns  (required time - arrival time)
  Source:                 cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][16]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/addr_q_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_25MHz_clk_wiz_0 rise@20.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.784ns  (logic 3.556ns (17.974%)  route 16.228ns (82.026%))
  Logic Levels:           25  (LUT2=1 LUT3=2 LUT4=4 LUT5=3 LUT6=15)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 24.849 - 20.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.584 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.575     5.159    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.827 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.488    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        1.567     5.151    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/clk
    SLICE_X13Y9          FDCE                                         r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y9          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][16]/Q
                         net (fo=264, routed)         1.020     6.627    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/i_decoder_i/instr_rdata_i[16]
    SLICE_X14Y16         LUT5 (Prop_lut5_I2_O)        0.124     6.751 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/i_decoder_i/decoder_ctrl_o[csr_op][1]_INST_0_i_1/O
                         net (fo=4, routed)           0.464     7.215    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/i_decoder_i/decoder_ctrl_o[csr_op][1]_INST_0_i_1_n_0
    SLICE_X14Y15         LUT6 (Prop_lut6_I0_O)        0.124     7.339 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/i_decoder_i/decoder_ctrl_o[sys_en]_INST_0_i_8/O
                         net (fo=3, routed)           0.653     7.992    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/i_decoder_i/decoder_ctrl_o[sys_en]_INST_0_i_8_n_0
    SLICE_X28Y12         LUT6 (Prop_lut6_I5_O)        0.124     8.116 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/i_decoder_i/decoder_ctrl_o[sys_dret_insn]_INST_0_i_1/O
                         net (fo=3, routed)           0.847     8.963    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/i_decoder_i/decoder_ctrl_o[sys_dret_insn]_INST_0_i_1_n_0
    SLICE_X31Y12         LUT4 (Prop_lut4_I0_O)        0.124     9.087 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/i_decoder_i/decoder_ctrl_o[sys_mret_insn]_INST_0/O
                         net (fo=1, routed)           0.452     9.539    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/decoder_i_ctrl_int[sys_mret_insn]
    SLICE_X29Y14         LUT2 (Prop_lut2_I0_O)        0.124     9.663 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/sys_mret_insn_o_INST_0/O
                         net (fo=4, routed)           0.482    10.145    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/bypass_i/sys_mret_id_i
    SLICE_X31Y12         LUT5 (Prop_lut5_I2_O)        0.124    10.269 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/bypass_i/ctrl_byp_o[csr_stall_id]_INST_0/O
                         net (fo=2, routed)           0.602    10.871    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/controller_fsm_i/ctrl_byp_i[csr_stall_id]
    SLICE_X31Y13         LUT6 (Prop_lut6_I5_O)        0.124    10.995 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/controller_fsm_i/ctrl_fsm_o[pc_set_tbljmp]_INST_0_i_5/O
                         net (fo=3, routed)           0.309    11.304    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/controller_fsm_i/jump_taken_id
    SLICE_X33Y13         LUT4 (Prop_lut4_I0_O)        0.124    11.428 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/controller_fsm_i/ctrl_fsm_o[pc_set_tbljmp]_INST_0_i_3/O
                         net (fo=4, routed)           0.514    11.942    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/controller_fsm_i/ctrl_fsm_o[pc_set_tbljmp]_INST_0_i_3_n_0
    SLICE_X32Y13         LUT4 (Prop_lut4_I0_O)        0.124    12.066 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/controller_fsm_i/ctrl_fsm_o[pc_mux][1]_INST_0_i_1/O
                         net (fo=1, routed)           0.300    12.366    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/controller_fsm_i/ctrl_fsm_o[pc_mux][1]_INST_0_i_1_n_0
    SLICE_X35Y13         LUT6 (Prop_lut6_I1_O)        0.124    12.490 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/controller_fsm_i/ctrl_fsm_o[pc_mux][1]_INST_0/O
                         net (fo=125, routed)         0.736    13.226    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/ctrl_fsm_i[pc_mux][1]
    SLICE_X35Y16         LUT6 (Prop_lut6_I0_O)        0.124    13.350 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i_i_34/O
                         net (fo=1, routed)           0.666    14.016    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i_i_34_n_0
    SLICE_X34Y16         LUT6 (Prop_lut6_I2_O)        0.124    14.140 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i_i_1/O
                         net (fo=2, routed)           0.308    14.448    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/prefetcher_i/fetch_branch_addr_i[31]
    SLICE_X35Y16         LUT5 (Prop_lut5_I2_O)        0.124    14.572 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/prefetcher_i/trans_addr_o[31]_INST_0/O
                         net (fo=2, routed)           0.704    15.277    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/instruction_obi_i/trans_i[addr][31]
    SLICE_X33Y10         LUT3 (Prop_lut3_I1_O)        0.124    15.401 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/instruction_obi_i/m_c_obi_instr_if\\.req_payload[addr][31]_INST_0/O
                         net (fo=3, routed)           0.669    16.070    cv32e40x_soc_inst/cpu_instr_addr[31]
    SLICE_X35Y10         LUT4 (Prop_lut4_I2_O)        0.124    16.194 f  cv32e40x_soc_inst/cv32e40x_top_inst_i_79/O
                         net (fo=3, routed)           0.314    16.508    cv32e40x_soc_inst/cv32e40x_top_inst_i_79_n_0
    SLICE_X35Y9          LUT6 (Prop_lut6_I0_O)        0.124    16.632 r  cv32e40x_soc_inst/simpleuart_inst_i_17/O
                         net (fo=2, routed)           0.570    17.202    cv32e40x_soc_inst/simpleuart_inst_i_17_n_0
    SLICE_X35Y6          LUT6 (Prop_lut6_I1_O)        0.124    17.326 r  cv32e40x_soc_inst/simpleuart_inst_i_12/O
                         net (fo=32, routed)          0.667    17.993    cv32e40x_soc_inst/simpleuart_inst_i_12_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I0_O)        0.124    18.117 r  cv32e40x_soc_inst/cv32e40x_top_inst_i_16/O
                         net (fo=2, routed)           0.438    18.555    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_i[bus_resp][rdata][18]
    SLICE_X34Y7          LUT3 (Prop_lut3_I0_O)        0.124    18.679 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/instr_instr_o[bus_resp][rdata][18]_INST_0_i_1/O
                         net (fo=2, routed)           0.455    19.134    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/instr_instr_o[bus_resp][rdata][18]_INST_0_i_1_n_0
    SLICE_X33Y7          LUT6 (Prop_lut6_I3_O)        0.124    19.258 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/instr_instr_o[bus_resp][rdata][2]_INST_0/O
                         net (fo=43, routed)          1.212    20.471    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/instr_i[bus_resp][rdata][2]
    SLICE_X15Y4          LUT6 (Prop_lut6_I5_O)        0.124    20.595 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/instr_o[bus_resp][rdata][31]_INST_0_i_10/O
                         net (fo=9, routed)           0.729    21.324    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/instr_o[bus_resp][rdata][31]_INST_0_i_10_n_0
    SLICE_X14Y6          LUT6 (Prop_lut6_I1_O)        0.124    21.448 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/instr_o[bus_resp][rdata][26]_INST_0_i_8/O
                         net (fo=10, routed)          0.919    22.367    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/instr_o[bus_resp][rdata][26]_INST_0_i_8_n_0
    SLICE_X15Y6          LUT6 (Prop_lut6_I3_O)        0.124    22.491 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/ready_o_INST_0_i_4_comp/O
                         net (fo=3, routed)           0.765    23.255    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/ready_o_INST_0_i_4_n_0
    SLICE_X28Y10         LUT6 (Prop_lut6_I3_O)        0.124    23.379 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/ready_o_INST_0_i_2/O
                         net (fo=2, routed)           0.934    24.313    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/ready_o_INST_0_i_2_n_0_alias
    SLICE_X38Y9          LUT6 (Prop_lut6_I2_O)        0.124    24.437 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/addr_q[31]_i_1_comp/O
                         net (fo=32, routed)          0.498    24.935    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/addr_q[2]
    SLICE_X38Y7          FDCE                                         r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/addr_q_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N14                                               0.000    20.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000    20.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         1.446    21.446 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.314    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.405 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.457    24.862    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    21.732 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    23.314    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.405 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        1.444    24.849    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/clk
    SLICE_X38Y7          FDCE                                         r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/addr_q_reg[14]/C
                         clock pessimism              0.187    25.036    
                         clock uncertainty           -0.082    24.955    
    SLICE_X38Y7          FDCE (Setup_fdce_C_CE)      -0.169    24.786    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/addr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         24.786    
                         arrival time                         -24.935    
  -------------------------------------------------------------------
                         slack                                 -0.149    

Slack (VIOLATED) :        -0.149ns  (required time - arrival time)
  Source:                 cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][16]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/addr_q_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_25MHz_clk_wiz_0 rise@20.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.784ns  (logic 3.556ns (17.974%)  route 16.228ns (82.026%))
  Logic Levels:           25  (LUT2=1 LUT3=2 LUT4=4 LUT5=3 LUT6=15)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 24.849 - 20.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.584 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.575     5.159    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.827 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.488    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        1.567     5.151    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/clk
    SLICE_X13Y9          FDCE                                         r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y9          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][16]/Q
                         net (fo=264, routed)         1.020     6.627    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/i_decoder_i/instr_rdata_i[16]
    SLICE_X14Y16         LUT5 (Prop_lut5_I2_O)        0.124     6.751 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/i_decoder_i/decoder_ctrl_o[csr_op][1]_INST_0_i_1/O
                         net (fo=4, routed)           0.464     7.215    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/i_decoder_i/decoder_ctrl_o[csr_op][1]_INST_0_i_1_n_0
    SLICE_X14Y15         LUT6 (Prop_lut6_I0_O)        0.124     7.339 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/i_decoder_i/decoder_ctrl_o[sys_en]_INST_0_i_8/O
                         net (fo=3, routed)           0.653     7.992    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/i_decoder_i/decoder_ctrl_o[sys_en]_INST_0_i_8_n_0
    SLICE_X28Y12         LUT6 (Prop_lut6_I5_O)        0.124     8.116 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/i_decoder_i/decoder_ctrl_o[sys_dret_insn]_INST_0_i_1/O
                         net (fo=3, routed)           0.847     8.963    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/i_decoder_i/decoder_ctrl_o[sys_dret_insn]_INST_0_i_1_n_0
    SLICE_X31Y12         LUT4 (Prop_lut4_I0_O)        0.124     9.087 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/i_decoder_i/decoder_ctrl_o[sys_mret_insn]_INST_0/O
                         net (fo=1, routed)           0.452     9.539    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/decoder_i_ctrl_int[sys_mret_insn]
    SLICE_X29Y14         LUT2 (Prop_lut2_I0_O)        0.124     9.663 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/sys_mret_insn_o_INST_0/O
                         net (fo=4, routed)           0.482    10.145    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/bypass_i/sys_mret_id_i
    SLICE_X31Y12         LUT5 (Prop_lut5_I2_O)        0.124    10.269 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/bypass_i/ctrl_byp_o[csr_stall_id]_INST_0/O
                         net (fo=2, routed)           0.602    10.871    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/controller_fsm_i/ctrl_byp_i[csr_stall_id]
    SLICE_X31Y13         LUT6 (Prop_lut6_I5_O)        0.124    10.995 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/controller_fsm_i/ctrl_fsm_o[pc_set_tbljmp]_INST_0_i_5/O
                         net (fo=3, routed)           0.309    11.304    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/controller_fsm_i/jump_taken_id
    SLICE_X33Y13         LUT4 (Prop_lut4_I0_O)        0.124    11.428 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/controller_fsm_i/ctrl_fsm_o[pc_set_tbljmp]_INST_0_i_3/O
                         net (fo=4, routed)           0.514    11.942    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/controller_fsm_i/ctrl_fsm_o[pc_set_tbljmp]_INST_0_i_3_n_0
    SLICE_X32Y13         LUT4 (Prop_lut4_I0_O)        0.124    12.066 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/controller_fsm_i/ctrl_fsm_o[pc_mux][1]_INST_0_i_1/O
                         net (fo=1, routed)           0.300    12.366    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/controller_fsm_i/ctrl_fsm_o[pc_mux][1]_INST_0_i_1_n_0
    SLICE_X35Y13         LUT6 (Prop_lut6_I1_O)        0.124    12.490 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/controller_fsm_i/ctrl_fsm_o[pc_mux][1]_INST_0/O
                         net (fo=125, routed)         0.736    13.226    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/ctrl_fsm_i[pc_mux][1]
    SLICE_X35Y16         LUT6 (Prop_lut6_I0_O)        0.124    13.350 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i_i_34/O
                         net (fo=1, routed)           0.666    14.016    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i_i_34_n_0
    SLICE_X34Y16         LUT6 (Prop_lut6_I2_O)        0.124    14.140 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i_i_1/O
                         net (fo=2, routed)           0.308    14.448    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/prefetcher_i/fetch_branch_addr_i[31]
    SLICE_X35Y16         LUT5 (Prop_lut5_I2_O)        0.124    14.572 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/prefetcher_i/trans_addr_o[31]_INST_0/O
                         net (fo=2, routed)           0.704    15.277    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/instruction_obi_i/trans_i[addr][31]
    SLICE_X33Y10         LUT3 (Prop_lut3_I1_O)        0.124    15.401 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/instruction_obi_i/m_c_obi_instr_if\\.req_payload[addr][31]_INST_0/O
                         net (fo=3, routed)           0.669    16.070    cv32e40x_soc_inst/cpu_instr_addr[31]
    SLICE_X35Y10         LUT4 (Prop_lut4_I2_O)        0.124    16.194 f  cv32e40x_soc_inst/cv32e40x_top_inst_i_79/O
                         net (fo=3, routed)           0.314    16.508    cv32e40x_soc_inst/cv32e40x_top_inst_i_79_n_0
    SLICE_X35Y9          LUT6 (Prop_lut6_I0_O)        0.124    16.632 r  cv32e40x_soc_inst/simpleuart_inst_i_17/O
                         net (fo=2, routed)           0.570    17.202    cv32e40x_soc_inst/simpleuart_inst_i_17_n_0
    SLICE_X35Y6          LUT6 (Prop_lut6_I1_O)        0.124    17.326 r  cv32e40x_soc_inst/simpleuart_inst_i_12/O
                         net (fo=32, routed)          0.667    17.993    cv32e40x_soc_inst/simpleuart_inst_i_12_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I0_O)        0.124    18.117 r  cv32e40x_soc_inst/cv32e40x_top_inst_i_16/O
                         net (fo=2, routed)           0.438    18.555    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_i[bus_resp][rdata][18]
    SLICE_X34Y7          LUT3 (Prop_lut3_I0_O)        0.124    18.679 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/instr_instr_o[bus_resp][rdata][18]_INST_0_i_1/O
                         net (fo=2, routed)           0.455    19.134    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/instr_instr_o[bus_resp][rdata][18]_INST_0_i_1_n_0
    SLICE_X33Y7          LUT6 (Prop_lut6_I3_O)        0.124    19.258 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/instr_instr_o[bus_resp][rdata][2]_INST_0/O
                         net (fo=43, routed)          1.212    20.471    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/instr_i[bus_resp][rdata][2]
    SLICE_X15Y4          LUT6 (Prop_lut6_I5_O)        0.124    20.595 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/instr_o[bus_resp][rdata][31]_INST_0_i_10/O
                         net (fo=9, routed)           0.729    21.324    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/instr_o[bus_resp][rdata][31]_INST_0_i_10_n_0
    SLICE_X14Y6          LUT6 (Prop_lut6_I1_O)        0.124    21.448 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/instr_o[bus_resp][rdata][26]_INST_0_i_8/O
                         net (fo=10, routed)          0.919    22.367    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/instr_o[bus_resp][rdata][26]_INST_0_i_8_n_0
    SLICE_X15Y6          LUT6 (Prop_lut6_I3_O)        0.124    22.491 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/ready_o_INST_0_i_4_comp/O
                         net (fo=3, routed)           0.765    23.255    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/ready_o_INST_0_i_4_n_0
    SLICE_X28Y10         LUT6 (Prop_lut6_I3_O)        0.124    23.379 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/ready_o_INST_0_i_2/O
                         net (fo=2, routed)           0.934    24.313    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/ready_o_INST_0_i_2_n_0_alias
    SLICE_X38Y9          LUT6 (Prop_lut6_I2_O)        0.124    24.437 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/addr_q[31]_i_1_comp/O
                         net (fo=32, routed)          0.498    24.935    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/addr_q[2]
    SLICE_X38Y7          FDCE                                         r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/addr_q_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N14                                               0.000    20.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000    20.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         1.446    21.446 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.314    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.405 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.457    24.862    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    21.732 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    23.314    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.405 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        1.444    24.849    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/clk
    SLICE_X38Y7          FDCE                                         r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/addr_q_reg[15]/C
                         clock pessimism              0.187    25.036    
                         clock uncertainty           -0.082    24.955    
    SLICE_X38Y7          FDCE (Setup_fdce_C_CE)      -0.169    24.786    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/addr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         24.786    
                         arrival time                         -24.935    
  -------------------------------------------------------------------
                         slack                                 -0.149    

Slack (VIOLATED) :        -0.149ns  (required time - arrival time)
  Source:                 cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][16]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/addr_q_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_25MHz_clk_wiz_0 rise@20.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.784ns  (logic 3.556ns (17.974%)  route 16.228ns (82.026%))
  Logic Levels:           25  (LUT2=1 LUT3=2 LUT4=4 LUT5=3 LUT6=15)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 24.849 - 20.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.584 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.575     5.159    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.827 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.488    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        1.567     5.151    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/clk
    SLICE_X13Y9          FDCE                                         r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y9          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][16]/Q
                         net (fo=264, routed)         1.020     6.627    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/i_decoder_i/instr_rdata_i[16]
    SLICE_X14Y16         LUT5 (Prop_lut5_I2_O)        0.124     6.751 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/i_decoder_i/decoder_ctrl_o[csr_op][1]_INST_0_i_1/O
                         net (fo=4, routed)           0.464     7.215    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/i_decoder_i/decoder_ctrl_o[csr_op][1]_INST_0_i_1_n_0
    SLICE_X14Y15         LUT6 (Prop_lut6_I0_O)        0.124     7.339 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/i_decoder_i/decoder_ctrl_o[sys_en]_INST_0_i_8/O
                         net (fo=3, routed)           0.653     7.992    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/i_decoder_i/decoder_ctrl_o[sys_en]_INST_0_i_8_n_0
    SLICE_X28Y12         LUT6 (Prop_lut6_I5_O)        0.124     8.116 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/i_decoder_i/decoder_ctrl_o[sys_dret_insn]_INST_0_i_1/O
                         net (fo=3, routed)           0.847     8.963    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/i_decoder_i/decoder_ctrl_o[sys_dret_insn]_INST_0_i_1_n_0
    SLICE_X31Y12         LUT4 (Prop_lut4_I0_O)        0.124     9.087 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/i_decoder_i/decoder_ctrl_o[sys_mret_insn]_INST_0/O
                         net (fo=1, routed)           0.452     9.539    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/decoder_i_ctrl_int[sys_mret_insn]
    SLICE_X29Y14         LUT2 (Prop_lut2_I0_O)        0.124     9.663 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/sys_mret_insn_o_INST_0/O
                         net (fo=4, routed)           0.482    10.145    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/bypass_i/sys_mret_id_i
    SLICE_X31Y12         LUT5 (Prop_lut5_I2_O)        0.124    10.269 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/bypass_i/ctrl_byp_o[csr_stall_id]_INST_0/O
                         net (fo=2, routed)           0.602    10.871    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/controller_fsm_i/ctrl_byp_i[csr_stall_id]
    SLICE_X31Y13         LUT6 (Prop_lut6_I5_O)        0.124    10.995 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/controller_fsm_i/ctrl_fsm_o[pc_set_tbljmp]_INST_0_i_5/O
                         net (fo=3, routed)           0.309    11.304    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/controller_fsm_i/jump_taken_id
    SLICE_X33Y13         LUT4 (Prop_lut4_I0_O)        0.124    11.428 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/controller_fsm_i/ctrl_fsm_o[pc_set_tbljmp]_INST_0_i_3/O
                         net (fo=4, routed)           0.514    11.942    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/controller_fsm_i/ctrl_fsm_o[pc_set_tbljmp]_INST_0_i_3_n_0
    SLICE_X32Y13         LUT4 (Prop_lut4_I0_O)        0.124    12.066 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/controller_fsm_i/ctrl_fsm_o[pc_mux][1]_INST_0_i_1/O
                         net (fo=1, routed)           0.300    12.366    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/controller_fsm_i/ctrl_fsm_o[pc_mux][1]_INST_0_i_1_n_0
    SLICE_X35Y13         LUT6 (Prop_lut6_I1_O)        0.124    12.490 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/controller_fsm_i/ctrl_fsm_o[pc_mux][1]_INST_0/O
                         net (fo=125, routed)         0.736    13.226    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/ctrl_fsm_i[pc_mux][1]
    SLICE_X35Y16         LUT6 (Prop_lut6_I0_O)        0.124    13.350 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i_i_34/O
                         net (fo=1, routed)           0.666    14.016    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i_i_34_n_0
    SLICE_X34Y16         LUT6 (Prop_lut6_I2_O)        0.124    14.140 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i_i_1/O
                         net (fo=2, routed)           0.308    14.448    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/prefetcher_i/fetch_branch_addr_i[31]
    SLICE_X35Y16         LUT5 (Prop_lut5_I2_O)        0.124    14.572 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/prefetcher_i/trans_addr_o[31]_INST_0/O
                         net (fo=2, routed)           0.704    15.277    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/instruction_obi_i/trans_i[addr][31]
    SLICE_X33Y10         LUT3 (Prop_lut3_I1_O)        0.124    15.401 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/instruction_obi_i/m_c_obi_instr_if\\.req_payload[addr][31]_INST_0/O
                         net (fo=3, routed)           0.669    16.070    cv32e40x_soc_inst/cpu_instr_addr[31]
    SLICE_X35Y10         LUT4 (Prop_lut4_I2_O)        0.124    16.194 f  cv32e40x_soc_inst/cv32e40x_top_inst_i_79/O
                         net (fo=3, routed)           0.314    16.508    cv32e40x_soc_inst/cv32e40x_top_inst_i_79_n_0
    SLICE_X35Y9          LUT6 (Prop_lut6_I0_O)        0.124    16.632 r  cv32e40x_soc_inst/simpleuart_inst_i_17/O
                         net (fo=2, routed)           0.570    17.202    cv32e40x_soc_inst/simpleuart_inst_i_17_n_0
    SLICE_X35Y6          LUT6 (Prop_lut6_I1_O)        0.124    17.326 r  cv32e40x_soc_inst/simpleuart_inst_i_12/O
                         net (fo=32, routed)          0.667    17.993    cv32e40x_soc_inst/simpleuart_inst_i_12_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I0_O)        0.124    18.117 r  cv32e40x_soc_inst/cv32e40x_top_inst_i_16/O
                         net (fo=2, routed)           0.438    18.555    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_i[bus_resp][rdata][18]
    SLICE_X34Y7          LUT3 (Prop_lut3_I0_O)        0.124    18.679 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/instr_instr_o[bus_resp][rdata][18]_INST_0_i_1/O
                         net (fo=2, routed)           0.455    19.134    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/instr_instr_o[bus_resp][rdata][18]_INST_0_i_1_n_0
    SLICE_X33Y7          LUT6 (Prop_lut6_I3_O)        0.124    19.258 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/instr_instr_o[bus_resp][rdata][2]_INST_0/O
                         net (fo=43, routed)          1.212    20.471    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/instr_i[bus_resp][rdata][2]
    SLICE_X15Y4          LUT6 (Prop_lut6_I5_O)        0.124    20.595 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/instr_o[bus_resp][rdata][31]_INST_0_i_10/O
                         net (fo=9, routed)           0.729    21.324    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/instr_o[bus_resp][rdata][31]_INST_0_i_10_n_0
    SLICE_X14Y6          LUT6 (Prop_lut6_I1_O)        0.124    21.448 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/instr_o[bus_resp][rdata][26]_INST_0_i_8/O
                         net (fo=10, routed)          0.919    22.367    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/instr_o[bus_resp][rdata][26]_INST_0_i_8_n_0
    SLICE_X15Y6          LUT6 (Prop_lut6_I3_O)        0.124    22.491 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/ready_o_INST_0_i_4_comp/O
                         net (fo=3, routed)           0.765    23.255    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/ready_o_INST_0_i_4_n_0
    SLICE_X28Y10         LUT6 (Prop_lut6_I3_O)        0.124    23.379 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/ready_o_INST_0_i_2/O
                         net (fo=2, routed)           0.934    24.313    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/ready_o_INST_0_i_2_n_0_alias
    SLICE_X38Y9          LUT6 (Prop_lut6_I2_O)        0.124    24.437 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/addr_q[31]_i_1_comp/O
                         net (fo=32, routed)          0.498    24.935    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/addr_q[2]
    SLICE_X38Y7          FDCE                                         r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/addr_q_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N14                                               0.000    20.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000    20.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         1.446    21.446 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.314    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.405 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.457    24.862    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    21.732 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    23.314    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.405 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        1.444    24.849    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/clk
    SLICE_X38Y7          FDCE                                         r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/addr_q_reg[24]/C
                         clock pessimism              0.187    25.036    
                         clock uncertainty           -0.082    24.955    
    SLICE_X38Y7          FDCE (Setup_fdce_C_CE)      -0.169    24.786    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/addr_q_reg[24]
  -------------------------------------------------------------------
                         required time                         24.786    
                         arrival time                         -24.935    
  -------------------------------------------------------------------
                         slack                                 -0.149    

Slack (VIOLATED) :        -0.149ns  (required time - arrival time)
  Source:                 cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][16]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/addr_q_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_25MHz_clk_wiz_0 rise@20.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.784ns  (logic 3.556ns (17.974%)  route 16.228ns (82.026%))
  Logic Levels:           25  (LUT2=1 LUT3=2 LUT4=4 LUT5=3 LUT6=15)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 24.849 - 20.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.584 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.575     5.159    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.827 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.488    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        1.567     5.151    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/clk
    SLICE_X13Y9          FDCE                                         r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y9          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][16]/Q
                         net (fo=264, routed)         1.020     6.627    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/i_decoder_i/instr_rdata_i[16]
    SLICE_X14Y16         LUT5 (Prop_lut5_I2_O)        0.124     6.751 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/i_decoder_i/decoder_ctrl_o[csr_op][1]_INST_0_i_1/O
                         net (fo=4, routed)           0.464     7.215    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/i_decoder_i/decoder_ctrl_o[csr_op][1]_INST_0_i_1_n_0
    SLICE_X14Y15         LUT6 (Prop_lut6_I0_O)        0.124     7.339 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/i_decoder_i/decoder_ctrl_o[sys_en]_INST_0_i_8/O
                         net (fo=3, routed)           0.653     7.992    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/i_decoder_i/decoder_ctrl_o[sys_en]_INST_0_i_8_n_0
    SLICE_X28Y12         LUT6 (Prop_lut6_I5_O)        0.124     8.116 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/i_decoder_i/decoder_ctrl_o[sys_dret_insn]_INST_0_i_1/O
                         net (fo=3, routed)           0.847     8.963    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/i_decoder_i/decoder_ctrl_o[sys_dret_insn]_INST_0_i_1_n_0
    SLICE_X31Y12         LUT4 (Prop_lut4_I0_O)        0.124     9.087 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/i_decoder_i/decoder_ctrl_o[sys_mret_insn]_INST_0/O
                         net (fo=1, routed)           0.452     9.539    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/decoder_i_ctrl_int[sys_mret_insn]
    SLICE_X29Y14         LUT2 (Prop_lut2_I0_O)        0.124     9.663 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/sys_mret_insn_o_INST_0/O
                         net (fo=4, routed)           0.482    10.145    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/bypass_i/sys_mret_id_i
    SLICE_X31Y12         LUT5 (Prop_lut5_I2_O)        0.124    10.269 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/bypass_i/ctrl_byp_o[csr_stall_id]_INST_0/O
                         net (fo=2, routed)           0.602    10.871    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/controller_fsm_i/ctrl_byp_i[csr_stall_id]
    SLICE_X31Y13         LUT6 (Prop_lut6_I5_O)        0.124    10.995 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/controller_fsm_i/ctrl_fsm_o[pc_set_tbljmp]_INST_0_i_5/O
                         net (fo=3, routed)           0.309    11.304    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/controller_fsm_i/jump_taken_id
    SLICE_X33Y13         LUT4 (Prop_lut4_I0_O)        0.124    11.428 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/controller_fsm_i/ctrl_fsm_o[pc_set_tbljmp]_INST_0_i_3/O
                         net (fo=4, routed)           0.514    11.942    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/controller_fsm_i/ctrl_fsm_o[pc_set_tbljmp]_INST_0_i_3_n_0
    SLICE_X32Y13         LUT4 (Prop_lut4_I0_O)        0.124    12.066 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/controller_fsm_i/ctrl_fsm_o[pc_mux][1]_INST_0_i_1/O
                         net (fo=1, routed)           0.300    12.366    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/controller_fsm_i/ctrl_fsm_o[pc_mux][1]_INST_0_i_1_n_0
    SLICE_X35Y13         LUT6 (Prop_lut6_I1_O)        0.124    12.490 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/controller_fsm_i/ctrl_fsm_o[pc_mux][1]_INST_0/O
                         net (fo=125, routed)         0.736    13.226    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/ctrl_fsm_i[pc_mux][1]
    SLICE_X35Y16         LUT6 (Prop_lut6_I0_O)        0.124    13.350 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i_i_34/O
                         net (fo=1, routed)           0.666    14.016    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i_i_34_n_0
    SLICE_X34Y16         LUT6 (Prop_lut6_I2_O)        0.124    14.140 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i_i_1/O
                         net (fo=2, routed)           0.308    14.448    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/prefetcher_i/fetch_branch_addr_i[31]
    SLICE_X35Y16         LUT5 (Prop_lut5_I2_O)        0.124    14.572 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/prefetcher_i/trans_addr_o[31]_INST_0/O
                         net (fo=2, routed)           0.704    15.277    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/instruction_obi_i/trans_i[addr][31]
    SLICE_X33Y10         LUT3 (Prop_lut3_I1_O)        0.124    15.401 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/instruction_obi_i/m_c_obi_instr_if\\.req_payload[addr][31]_INST_0/O
                         net (fo=3, routed)           0.669    16.070    cv32e40x_soc_inst/cpu_instr_addr[31]
    SLICE_X35Y10         LUT4 (Prop_lut4_I2_O)        0.124    16.194 f  cv32e40x_soc_inst/cv32e40x_top_inst_i_79/O
                         net (fo=3, routed)           0.314    16.508    cv32e40x_soc_inst/cv32e40x_top_inst_i_79_n_0
    SLICE_X35Y9          LUT6 (Prop_lut6_I0_O)        0.124    16.632 r  cv32e40x_soc_inst/simpleuart_inst_i_17/O
                         net (fo=2, routed)           0.570    17.202    cv32e40x_soc_inst/simpleuart_inst_i_17_n_0
    SLICE_X35Y6          LUT6 (Prop_lut6_I1_O)        0.124    17.326 r  cv32e40x_soc_inst/simpleuart_inst_i_12/O
                         net (fo=32, routed)          0.667    17.993    cv32e40x_soc_inst/simpleuart_inst_i_12_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I0_O)        0.124    18.117 r  cv32e40x_soc_inst/cv32e40x_top_inst_i_16/O
                         net (fo=2, routed)           0.438    18.555    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_i[bus_resp][rdata][18]
    SLICE_X34Y7          LUT3 (Prop_lut3_I0_O)        0.124    18.679 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/instr_instr_o[bus_resp][rdata][18]_INST_0_i_1/O
                         net (fo=2, routed)           0.455    19.134    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/instr_instr_o[bus_resp][rdata][18]_INST_0_i_1_n_0
    SLICE_X33Y7          LUT6 (Prop_lut6_I3_O)        0.124    19.258 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/instr_instr_o[bus_resp][rdata][2]_INST_0/O
                         net (fo=43, routed)          1.212    20.471    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/instr_i[bus_resp][rdata][2]
    SLICE_X15Y4          LUT6 (Prop_lut6_I5_O)        0.124    20.595 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/instr_o[bus_resp][rdata][31]_INST_0_i_10/O
                         net (fo=9, routed)           0.729    21.324    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/instr_o[bus_resp][rdata][31]_INST_0_i_10_n_0
    SLICE_X14Y6          LUT6 (Prop_lut6_I1_O)        0.124    21.448 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/instr_o[bus_resp][rdata][26]_INST_0_i_8/O
                         net (fo=10, routed)          0.919    22.367    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/instr_o[bus_resp][rdata][26]_INST_0_i_8_n_0
    SLICE_X15Y6          LUT6 (Prop_lut6_I3_O)        0.124    22.491 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/ready_o_INST_0_i_4_comp/O
                         net (fo=3, routed)           0.765    23.255    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/ready_o_INST_0_i_4_n_0
    SLICE_X28Y10         LUT6 (Prop_lut6_I3_O)        0.124    23.379 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/ready_o_INST_0_i_2/O
                         net (fo=2, routed)           0.934    24.313    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/ready_o_INST_0_i_2_n_0_alias
    SLICE_X38Y9          LUT6 (Prop_lut6_I2_O)        0.124    24.437 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/addr_q[31]_i_1_comp/O
                         net (fo=32, routed)          0.498    24.935    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/addr_q[2]
    SLICE_X38Y7          FDCE                                         r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/addr_q_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N14                                               0.000    20.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000    20.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         1.446    21.446 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.314    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.405 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.457    24.862    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    21.732 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    23.314    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.405 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        1.444    24.849    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/clk
    SLICE_X38Y7          FDCE                                         r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/addr_q_reg[25]/C
                         clock pessimism              0.187    25.036    
                         clock uncertainty           -0.082    24.955    
    SLICE_X38Y7          FDCE (Setup_fdce_C_CE)      -0.169    24.786    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/addr_q_reg[25]
  -------------------------------------------------------------------
                         required time                         24.786    
                         arrival time                         -24.935    
  -------------------------------------------------------------------
                         slack                                 -0.149    

Slack (VIOLATED) :        -0.149ns  (required time - arrival time)
  Source:                 cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][16]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/addr_q_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_25MHz_clk_wiz_0 rise@20.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.784ns  (logic 3.556ns (17.974%)  route 16.228ns (82.026%))
  Logic Levels:           25  (LUT2=1 LUT3=2 LUT4=4 LUT5=3 LUT6=15)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 24.849 - 20.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.584 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.575     5.159    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.827 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.488    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        1.567     5.151    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/clk
    SLICE_X13Y9          FDCE                                         r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y9          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][16]/Q
                         net (fo=264, routed)         1.020     6.627    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/i_decoder_i/instr_rdata_i[16]
    SLICE_X14Y16         LUT5 (Prop_lut5_I2_O)        0.124     6.751 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/i_decoder_i/decoder_ctrl_o[csr_op][1]_INST_0_i_1/O
                         net (fo=4, routed)           0.464     7.215    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/i_decoder_i/decoder_ctrl_o[csr_op][1]_INST_0_i_1_n_0
    SLICE_X14Y15         LUT6 (Prop_lut6_I0_O)        0.124     7.339 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/i_decoder_i/decoder_ctrl_o[sys_en]_INST_0_i_8/O
                         net (fo=3, routed)           0.653     7.992    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/i_decoder_i/decoder_ctrl_o[sys_en]_INST_0_i_8_n_0
    SLICE_X28Y12         LUT6 (Prop_lut6_I5_O)        0.124     8.116 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/i_decoder_i/decoder_ctrl_o[sys_dret_insn]_INST_0_i_1/O
                         net (fo=3, routed)           0.847     8.963    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/i_decoder_i/decoder_ctrl_o[sys_dret_insn]_INST_0_i_1_n_0
    SLICE_X31Y12         LUT4 (Prop_lut4_I0_O)        0.124     9.087 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/i_decoder_i/decoder_ctrl_o[sys_mret_insn]_INST_0/O
                         net (fo=1, routed)           0.452     9.539    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/decoder_i_ctrl_int[sys_mret_insn]
    SLICE_X29Y14         LUT2 (Prop_lut2_I0_O)        0.124     9.663 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/sys_mret_insn_o_INST_0/O
                         net (fo=4, routed)           0.482    10.145    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/bypass_i/sys_mret_id_i
    SLICE_X31Y12         LUT5 (Prop_lut5_I2_O)        0.124    10.269 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/bypass_i/ctrl_byp_o[csr_stall_id]_INST_0/O
                         net (fo=2, routed)           0.602    10.871    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/controller_fsm_i/ctrl_byp_i[csr_stall_id]
    SLICE_X31Y13         LUT6 (Prop_lut6_I5_O)        0.124    10.995 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/controller_fsm_i/ctrl_fsm_o[pc_set_tbljmp]_INST_0_i_5/O
                         net (fo=3, routed)           0.309    11.304    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/controller_fsm_i/jump_taken_id
    SLICE_X33Y13         LUT4 (Prop_lut4_I0_O)        0.124    11.428 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/controller_fsm_i/ctrl_fsm_o[pc_set_tbljmp]_INST_0_i_3/O
                         net (fo=4, routed)           0.514    11.942    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/controller_fsm_i/ctrl_fsm_o[pc_set_tbljmp]_INST_0_i_3_n_0
    SLICE_X32Y13         LUT4 (Prop_lut4_I0_O)        0.124    12.066 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/controller_fsm_i/ctrl_fsm_o[pc_mux][1]_INST_0_i_1/O
                         net (fo=1, routed)           0.300    12.366    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/controller_fsm_i/ctrl_fsm_o[pc_mux][1]_INST_0_i_1_n_0
    SLICE_X35Y13         LUT6 (Prop_lut6_I1_O)        0.124    12.490 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/controller_fsm_i/ctrl_fsm_o[pc_mux][1]_INST_0/O
                         net (fo=125, routed)         0.736    13.226    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/ctrl_fsm_i[pc_mux][1]
    SLICE_X35Y16         LUT6 (Prop_lut6_I0_O)        0.124    13.350 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i_i_34/O
                         net (fo=1, routed)           0.666    14.016    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i_i_34_n_0
    SLICE_X34Y16         LUT6 (Prop_lut6_I2_O)        0.124    14.140 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i_i_1/O
                         net (fo=2, routed)           0.308    14.448    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/prefetcher_i/fetch_branch_addr_i[31]
    SLICE_X35Y16         LUT5 (Prop_lut5_I2_O)        0.124    14.572 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/prefetcher_i/trans_addr_o[31]_INST_0/O
                         net (fo=2, routed)           0.704    15.277    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/instruction_obi_i/trans_i[addr][31]
    SLICE_X33Y10         LUT3 (Prop_lut3_I1_O)        0.124    15.401 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/instruction_obi_i/m_c_obi_instr_if\\.req_payload[addr][31]_INST_0/O
                         net (fo=3, routed)           0.669    16.070    cv32e40x_soc_inst/cpu_instr_addr[31]
    SLICE_X35Y10         LUT4 (Prop_lut4_I2_O)        0.124    16.194 f  cv32e40x_soc_inst/cv32e40x_top_inst_i_79/O
                         net (fo=3, routed)           0.314    16.508    cv32e40x_soc_inst/cv32e40x_top_inst_i_79_n_0
    SLICE_X35Y9          LUT6 (Prop_lut6_I0_O)        0.124    16.632 r  cv32e40x_soc_inst/simpleuart_inst_i_17/O
                         net (fo=2, routed)           0.570    17.202    cv32e40x_soc_inst/simpleuart_inst_i_17_n_0
    SLICE_X35Y6          LUT6 (Prop_lut6_I1_O)        0.124    17.326 r  cv32e40x_soc_inst/simpleuart_inst_i_12/O
                         net (fo=32, routed)          0.667    17.993    cv32e40x_soc_inst/simpleuart_inst_i_12_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I0_O)        0.124    18.117 r  cv32e40x_soc_inst/cv32e40x_top_inst_i_16/O
                         net (fo=2, routed)           0.438    18.555    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_i[bus_resp][rdata][18]
    SLICE_X34Y7          LUT3 (Prop_lut3_I0_O)        0.124    18.679 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/instr_instr_o[bus_resp][rdata][18]_INST_0_i_1/O
                         net (fo=2, routed)           0.455    19.134    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/instr_instr_o[bus_resp][rdata][18]_INST_0_i_1_n_0
    SLICE_X33Y7          LUT6 (Prop_lut6_I3_O)        0.124    19.258 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/instr_instr_o[bus_resp][rdata][2]_INST_0/O
                         net (fo=43, routed)          1.212    20.471    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/instr_i[bus_resp][rdata][2]
    SLICE_X15Y4          LUT6 (Prop_lut6_I5_O)        0.124    20.595 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/instr_o[bus_resp][rdata][31]_INST_0_i_10/O
                         net (fo=9, routed)           0.729    21.324    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/instr_o[bus_resp][rdata][31]_INST_0_i_10_n_0
    SLICE_X14Y6          LUT6 (Prop_lut6_I1_O)        0.124    21.448 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/instr_o[bus_resp][rdata][26]_INST_0_i_8/O
                         net (fo=10, routed)          0.919    22.367    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/instr_o[bus_resp][rdata][26]_INST_0_i_8_n_0
    SLICE_X15Y6          LUT6 (Prop_lut6_I3_O)        0.124    22.491 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/ready_o_INST_0_i_4_comp/O
                         net (fo=3, routed)           0.765    23.255    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/ready_o_INST_0_i_4_n_0
    SLICE_X28Y10         LUT6 (Prop_lut6_I3_O)        0.124    23.379 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/ready_o_INST_0_i_2/O
                         net (fo=2, routed)           0.934    24.313    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/ready_o_INST_0_i_2_n_0_alias
    SLICE_X38Y9          LUT6 (Prop_lut6_I2_O)        0.124    24.437 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/addr_q[31]_i_1_comp/O
                         net (fo=32, routed)          0.498    24.935    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/addr_q[2]
    SLICE_X38Y7          FDCE                                         r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/addr_q_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N14                                               0.000    20.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000    20.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         1.446    21.446 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.314    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.405 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.457    24.862    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    21.732 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    23.314    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.405 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        1.444    24.849    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/clk
    SLICE_X38Y7          FDCE                                         r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/addr_q_reg[26]/C
                         clock pessimism              0.187    25.036    
                         clock uncertainty           -0.082    24.955    
    SLICE_X38Y7          FDCE (Setup_fdce_C_CE)      -0.169    24.786    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/addr_q_reg[26]
  -------------------------------------------------------------------
                         required time                         24.786    
                         arrival time                         -24.935    
  -------------------------------------------------------------------
                         slack                                 -0.149    

Slack (VIOLATED) :        -0.149ns  (required time - arrival time)
  Source:                 cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][16]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/addr_q_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_25MHz_clk_wiz_0 rise@20.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.784ns  (logic 3.556ns (17.974%)  route 16.228ns (82.026%))
  Logic Levels:           25  (LUT2=1 LUT3=2 LUT4=4 LUT5=3 LUT6=15)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 24.849 - 20.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.584 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.575     5.159    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.827 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.488    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        1.567     5.151    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/clk
    SLICE_X13Y9          FDCE                                         r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y9          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][16]/Q
                         net (fo=264, routed)         1.020     6.627    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/i_decoder_i/instr_rdata_i[16]
    SLICE_X14Y16         LUT5 (Prop_lut5_I2_O)        0.124     6.751 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/i_decoder_i/decoder_ctrl_o[csr_op][1]_INST_0_i_1/O
                         net (fo=4, routed)           0.464     7.215    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/i_decoder_i/decoder_ctrl_o[csr_op][1]_INST_0_i_1_n_0
    SLICE_X14Y15         LUT6 (Prop_lut6_I0_O)        0.124     7.339 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/i_decoder_i/decoder_ctrl_o[sys_en]_INST_0_i_8/O
                         net (fo=3, routed)           0.653     7.992    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/i_decoder_i/decoder_ctrl_o[sys_en]_INST_0_i_8_n_0
    SLICE_X28Y12         LUT6 (Prop_lut6_I5_O)        0.124     8.116 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/i_decoder_i/decoder_ctrl_o[sys_dret_insn]_INST_0_i_1/O
                         net (fo=3, routed)           0.847     8.963    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/i_decoder_i/decoder_ctrl_o[sys_dret_insn]_INST_0_i_1_n_0
    SLICE_X31Y12         LUT4 (Prop_lut4_I0_O)        0.124     9.087 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/i_decoder_i/decoder_ctrl_o[sys_mret_insn]_INST_0/O
                         net (fo=1, routed)           0.452     9.539    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/decoder_i_ctrl_int[sys_mret_insn]
    SLICE_X29Y14         LUT2 (Prop_lut2_I0_O)        0.124     9.663 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/sys_mret_insn_o_INST_0/O
                         net (fo=4, routed)           0.482    10.145    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/bypass_i/sys_mret_id_i
    SLICE_X31Y12         LUT5 (Prop_lut5_I2_O)        0.124    10.269 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/bypass_i/ctrl_byp_o[csr_stall_id]_INST_0/O
                         net (fo=2, routed)           0.602    10.871    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/controller_fsm_i/ctrl_byp_i[csr_stall_id]
    SLICE_X31Y13         LUT6 (Prop_lut6_I5_O)        0.124    10.995 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/controller_fsm_i/ctrl_fsm_o[pc_set_tbljmp]_INST_0_i_5/O
                         net (fo=3, routed)           0.309    11.304    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/controller_fsm_i/jump_taken_id
    SLICE_X33Y13         LUT4 (Prop_lut4_I0_O)        0.124    11.428 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/controller_fsm_i/ctrl_fsm_o[pc_set_tbljmp]_INST_0_i_3/O
                         net (fo=4, routed)           0.514    11.942    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/controller_fsm_i/ctrl_fsm_o[pc_set_tbljmp]_INST_0_i_3_n_0
    SLICE_X32Y13         LUT4 (Prop_lut4_I0_O)        0.124    12.066 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/controller_fsm_i/ctrl_fsm_o[pc_mux][1]_INST_0_i_1/O
                         net (fo=1, routed)           0.300    12.366    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/controller_fsm_i/ctrl_fsm_o[pc_mux][1]_INST_0_i_1_n_0
    SLICE_X35Y13         LUT6 (Prop_lut6_I1_O)        0.124    12.490 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/controller_fsm_i/ctrl_fsm_o[pc_mux][1]_INST_0/O
                         net (fo=125, routed)         0.736    13.226    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/ctrl_fsm_i[pc_mux][1]
    SLICE_X35Y16         LUT6 (Prop_lut6_I0_O)        0.124    13.350 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i_i_34/O
                         net (fo=1, routed)           0.666    14.016    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i_i_34_n_0
    SLICE_X34Y16         LUT6 (Prop_lut6_I2_O)        0.124    14.140 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i_i_1/O
                         net (fo=2, routed)           0.308    14.448    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/prefetcher_i/fetch_branch_addr_i[31]
    SLICE_X35Y16         LUT5 (Prop_lut5_I2_O)        0.124    14.572 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/prefetcher_i/trans_addr_o[31]_INST_0/O
                         net (fo=2, routed)           0.704    15.277    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/instruction_obi_i/trans_i[addr][31]
    SLICE_X33Y10         LUT3 (Prop_lut3_I1_O)        0.124    15.401 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/instruction_obi_i/m_c_obi_instr_if\\.req_payload[addr][31]_INST_0/O
                         net (fo=3, routed)           0.669    16.070    cv32e40x_soc_inst/cpu_instr_addr[31]
    SLICE_X35Y10         LUT4 (Prop_lut4_I2_O)        0.124    16.194 f  cv32e40x_soc_inst/cv32e40x_top_inst_i_79/O
                         net (fo=3, routed)           0.314    16.508    cv32e40x_soc_inst/cv32e40x_top_inst_i_79_n_0
    SLICE_X35Y9          LUT6 (Prop_lut6_I0_O)        0.124    16.632 r  cv32e40x_soc_inst/simpleuart_inst_i_17/O
                         net (fo=2, routed)           0.570    17.202    cv32e40x_soc_inst/simpleuart_inst_i_17_n_0
    SLICE_X35Y6          LUT6 (Prop_lut6_I1_O)        0.124    17.326 r  cv32e40x_soc_inst/simpleuart_inst_i_12/O
                         net (fo=32, routed)          0.667    17.993    cv32e40x_soc_inst/simpleuart_inst_i_12_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I0_O)        0.124    18.117 r  cv32e40x_soc_inst/cv32e40x_top_inst_i_16/O
                         net (fo=2, routed)           0.438    18.555    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_i[bus_resp][rdata][18]
    SLICE_X34Y7          LUT3 (Prop_lut3_I0_O)        0.124    18.679 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/instr_instr_o[bus_resp][rdata][18]_INST_0_i_1/O
                         net (fo=2, routed)           0.455    19.134    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/instr_instr_o[bus_resp][rdata][18]_INST_0_i_1_n_0
    SLICE_X33Y7          LUT6 (Prop_lut6_I3_O)        0.124    19.258 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/instr_instr_o[bus_resp][rdata][2]_INST_0/O
                         net (fo=43, routed)          1.212    20.471    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/instr_i[bus_resp][rdata][2]
    SLICE_X15Y4          LUT6 (Prop_lut6_I5_O)        0.124    20.595 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/instr_o[bus_resp][rdata][31]_INST_0_i_10/O
                         net (fo=9, routed)           0.729    21.324    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/instr_o[bus_resp][rdata][31]_INST_0_i_10_n_0
    SLICE_X14Y6          LUT6 (Prop_lut6_I1_O)        0.124    21.448 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/instr_o[bus_resp][rdata][26]_INST_0_i_8/O
                         net (fo=10, routed)          0.919    22.367    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/instr_o[bus_resp][rdata][26]_INST_0_i_8_n_0
    SLICE_X15Y6          LUT6 (Prop_lut6_I3_O)        0.124    22.491 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/ready_o_INST_0_i_4_comp/O
                         net (fo=3, routed)           0.765    23.255    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/ready_o_INST_0_i_4_n_0
    SLICE_X28Y10         LUT6 (Prop_lut6_I3_O)        0.124    23.379 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/ready_o_INST_0_i_2/O
                         net (fo=2, routed)           0.934    24.313    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/ready_o_INST_0_i_2_n_0_alias
    SLICE_X38Y9          LUT6 (Prop_lut6_I2_O)        0.124    24.437 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/addr_q[31]_i_1_comp/O
                         net (fo=32, routed)          0.498    24.935    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/addr_q[2]
    SLICE_X38Y7          FDCE                                         r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/addr_q_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N14                                               0.000    20.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000    20.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         1.446    21.446 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.314    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.405 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.457    24.862    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    21.732 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    23.314    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.405 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        1.444    24.849    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/clk
    SLICE_X38Y7          FDCE                                         r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/addr_q_reg[27]/C
                         clock pessimism              0.187    25.036    
                         clock uncertainty           -0.082    24.955    
    SLICE_X38Y7          FDCE (Setup_fdce_C_CE)      -0.169    24.786    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/addr_q_reg[27]
  -------------------------------------------------------------------
                         required time                         24.786    
                         arrival time                         -24.935    
  -------------------------------------------------------------------
                         slack                                 -0.149    

Slack (VIOLATED) :        -0.121ns  (required time - arrival time)
  Source:                 cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][16]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/pop_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_25MHz_clk_wiz_0 rise@20.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.928ns  (logic 3.804ns (19.088%)  route 16.124ns (80.911%))
  Logic Levels:           27  (LUT2=1 LUT3=2 LUT4=5 LUT5=3 LUT6=16)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 24.848 - 20.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.584 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.575     5.159    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.827 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.488    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        1.567     5.151    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/clk
    SLICE_X13Y9          FDCE                                         r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y9          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][16]/Q
                         net (fo=264, routed)         1.020     6.627    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/i_decoder_i/instr_rdata_i[16]
    SLICE_X14Y16         LUT5 (Prop_lut5_I2_O)        0.124     6.751 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/i_decoder_i/decoder_ctrl_o[csr_op][1]_INST_0_i_1/O
                         net (fo=4, routed)           0.464     7.215    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/i_decoder_i/decoder_ctrl_o[csr_op][1]_INST_0_i_1_n_0
    SLICE_X14Y15         LUT6 (Prop_lut6_I0_O)        0.124     7.339 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/i_decoder_i/decoder_ctrl_o[sys_en]_INST_0_i_8/O
                         net (fo=3, routed)           0.653     7.992    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/i_decoder_i/decoder_ctrl_o[sys_en]_INST_0_i_8_n_0
    SLICE_X28Y12         LUT6 (Prop_lut6_I5_O)        0.124     8.116 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/i_decoder_i/decoder_ctrl_o[sys_dret_insn]_INST_0_i_1/O
                         net (fo=3, routed)           0.847     8.963    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/i_decoder_i/decoder_ctrl_o[sys_dret_insn]_INST_0_i_1_n_0
    SLICE_X31Y12         LUT4 (Prop_lut4_I0_O)        0.124     9.087 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/i_decoder_i/decoder_ctrl_o[sys_mret_insn]_INST_0/O
                         net (fo=1, routed)           0.452     9.539    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/decoder_i_ctrl_int[sys_mret_insn]
    SLICE_X29Y14         LUT2 (Prop_lut2_I0_O)        0.124     9.663 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/decoder_i/sys_mret_insn_o_INST_0/O
                         net (fo=4, routed)           0.482    10.145    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/bypass_i/sys_mret_id_i
    SLICE_X31Y12         LUT5 (Prop_lut5_I2_O)        0.124    10.269 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/bypass_i/ctrl_byp_o[csr_stall_id]_INST_0/O
                         net (fo=2, routed)           0.602    10.871    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/controller_fsm_i/ctrl_byp_i[csr_stall_id]
    SLICE_X31Y13         LUT6 (Prop_lut6_I5_O)        0.124    10.995 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/controller_fsm_i/ctrl_fsm_o[pc_set_tbljmp]_INST_0_i_5/O
                         net (fo=3, routed)           0.309    11.304    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/controller_fsm_i/jump_taken_id
    SLICE_X33Y13         LUT4 (Prop_lut4_I0_O)        0.124    11.428 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/controller_fsm_i/ctrl_fsm_o[pc_set_tbljmp]_INST_0_i_3/O
                         net (fo=4, routed)           0.514    11.942    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/controller_fsm_i/ctrl_fsm_o[pc_set_tbljmp]_INST_0_i_3_n_0
    SLICE_X32Y13         LUT4 (Prop_lut4_I0_O)        0.124    12.066 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/controller_fsm_i/ctrl_fsm_o[pc_mux][1]_INST_0_i_1/O
                         net (fo=1, routed)           0.300    12.366    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/controller_fsm_i/ctrl_fsm_o[pc_mux][1]_INST_0_i_1_n_0
    SLICE_X35Y13         LUT6 (Prop_lut6_I1_O)        0.124    12.490 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/controller_fsm_i/ctrl_fsm_o[pc_mux][1]_INST_0/O
                         net (fo=125, routed)         0.736    13.226    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/ctrl_fsm_i[pc_mux][1]
    SLICE_X35Y16         LUT6 (Prop_lut6_I0_O)        0.124    13.350 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i_i_34/O
                         net (fo=1, routed)           0.666    14.016    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i_i_34_n_0
    SLICE_X34Y16         LUT6 (Prop_lut6_I2_O)        0.124    14.140 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i_i_1/O
                         net (fo=2, routed)           0.308    14.448    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/prefetcher_i/fetch_branch_addr_i[31]
    SLICE_X35Y16         LUT5 (Prop_lut5_I2_O)        0.124    14.572 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/prefetcher_i/trans_addr_o[31]_INST_0/O
                         net (fo=2, routed)           0.704    15.277    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/instruction_obi_i/trans_i[addr][31]
    SLICE_X33Y10         LUT3 (Prop_lut3_I1_O)        0.124    15.401 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/instruction_obi_i/m_c_obi_instr_if\\.req_payload[addr][31]_INST_0/O
                         net (fo=3, routed)           0.669    16.070    cv32e40x_soc_inst/cpu_instr_addr[31]
    SLICE_X35Y10         LUT4 (Prop_lut4_I2_O)        0.124    16.194 f  cv32e40x_soc_inst/cv32e40x_top_inst_i_79/O
                         net (fo=3, routed)           0.314    16.508    cv32e40x_soc_inst/cv32e40x_top_inst_i_79_n_0
    SLICE_X35Y9          LUT6 (Prop_lut6_I0_O)        0.124    16.632 r  cv32e40x_soc_inst/simpleuart_inst_i_17/O
                         net (fo=2, routed)           0.570    17.202    cv32e40x_soc_inst/simpleuart_inst_i_17_n_0
    SLICE_X35Y6          LUT6 (Prop_lut6_I1_O)        0.124    17.326 r  cv32e40x_soc_inst/simpleuart_inst_i_12/O
                         net (fo=32, routed)          0.667    17.993    cv32e40x_soc_inst/simpleuart_inst_i_12_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I0_O)        0.124    18.117 r  cv32e40x_soc_inst/cv32e40x_top_inst_i_16/O
                         net (fo=2, routed)           0.438    18.555    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_i[bus_resp][rdata][18]
    SLICE_X34Y7          LUT3 (Prop_lut3_I0_O)        0.124    18.679 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/instr_instr_o[bus_resp][rdata][18]_INST_0_i_1/O
                         net (fo=2, routed)           0.455    19.134    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/instr_instr_o[bus_resp][rdata][18]_INST_0_i_1_n_0
    SLICE_X33Y7          LUT6 (Prop_lut6_I3_O)        0.124    19.258 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/instr_instr_o[bus_resp][rdata][2]_INST_0/O
                         net (fo=43, routed)          1.212    20.471    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/instr_i[bus_resp][rdata][2]
    SLICE_X15Y4          LUT6 (Prop_lut6_I5_O)        0.124    20.595 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/instr_o[bus_resp][rdata][31]_INST_0_i_10/O
                         net (fo=9, routed)           0.729    21.324    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/instr_o[bus_resp][rdata][31]_INST_0_i_10_n_0
    SLICE_X14Y6          LUT6 (Prop_lut6_I1_O)        0.124    21.448 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/instr_o[bus_resp][rdata][26]_INST_0_i_8/O
                         net (fo=10, routed)          0.919    22.367    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/instr_o[bus_resp][rdata][26]_INST_0_i_8_n_0
    SLICE_X15Y6          LUT6 (Prop_lut6_I3_O)        0.124    22.491 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/ready_o_INST_0_i_4_comp/O
                         net (fo=3, routed)           0.765    23.255    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/ready_o_INST_0_i_4_n_0
    SLICE_X28Y10         LUT6 (Prop_lut6_I3_O)        0.124    23.379 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/ready_o_INST_0_i_2/O
                         net (fo=2, routed)           0.443    23.822    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/ready_o_INST_0_i_2_n_0
    SLICE_X30Y10         LUT6 (Prop_lut6_I2_O)        0.124    23.946 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/ready_o_INST_0/O
                         net (fo=1, routed)           0.299    24.246    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/seq_ready
    SLICE_X33Y9          LUT4 (Prop_lut4_I3_O)        0.124    24.370 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i_i_32/O
                         net (fo=2, routed)           0.160    24.529    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/instr_ready_i
    SLICE_X33Y9          LUT6 (Prop_lut6_I0_O)        0.124    24.653 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/pop_q_i_1/O
                         net (fo=5, routed)           0.427    25.080    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/addr_q1
    SLICE_X33Y10         FDCE                                         r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/pop_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N14                                               0.000    20.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000    20.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         1.446    21.446 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.314    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.405 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.457    24.862    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    21.732 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    23.314    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.405 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        1.443    24.848    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/clk
    SLICE_X33Y10         FDCE                                         r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/pop_q_reg/C
                         clock pessimism              0.259    25.107    
                         clock uncertainty           -0.082    25.026    
    SLICE_X33Y10         FDCE (Setup_fdce_C_D)       -0.067    24.959    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/pop_q_reg
  -------------------------------------------------------------------
                         required time                         24.959    
                         arrival time                         -25.080    
  -------------------------------------------------------------------
                         slack                                 -0.121    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/ex_wb_pipe_o_reg[rf_wdata][24]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/cs_registers_i/basic_mode_csrs.mtvec_csr_i/gen_csr[24].gen_unmasked.rdata_q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.186ns (40.380%)  route 0.275ns (59.620%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.944 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.549     1.493    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.432 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.918    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        0.554     1.498    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/clk
    SLICE_X44Y22         FDCE                                         r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/ex_wb_pipe_o_reg[rf_wdata][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y22         FDCE (Prop_fdce_C_Q)         0.141     1.639 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/ex_wb_pipe_o_reg[rf_wdata][24]/Q
                         net (fo=4, routed)           0.275     1.913    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/cs_registers_i/ex_wb_pipe_i[rf_wdata][24]
    SLICE_X34Y22         LUT6 (Prop_lut6_I2_O)        0.045     1.958 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/cs_registers_i/basic_mode_csrs.mtvec_csr_i_i_8/O
                         net (fo=1, routed)           0.000     1.958    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/cs_registers_i/basic_mode_csrs.mtvec_csr_i/wr_data_i[24]
    SLICE_X34Y22         FDCE                                         r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/cs_registers_i/basic_mode_csrs.mtvec_csr_i/gen_csr[24].gen_unmasked.rdata_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.190 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.817     2.007    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.631 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.161    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        0.818     2.008    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/cs_registers_i/basic_mode_csrs.mtvec_csr_i/clk
    SLICE_X34Y22         FDCE                                         r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/cs_registers_i/basic_mode_csrs.mtvec_csr_i/gen_csr[24].gen_unmasked.rdata_q_reg[24]/C
                         clock pessimism             -0.251     1.757    
    SLICE_X34Y22         FDCE (Hold_fdce_C_D)         0.121     1.878    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/cs_registers_i/basic_mode_csrs.mtvec_csr_i/gen_csr[24].gen_unmasked.rdata_q_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o_reg[pc][26]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/ex_wb_pipe_o_reg[pc][26]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.164ns (37.047%)  route 0.279ns (62.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.944 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.549     1.493    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.432 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.918    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        0.557     1.501    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/clk
    SLICE_X34Y16         FDCE                                         r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o_reg[pc][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDCE (Prop_fdce_C_Q)         0.164     1.665 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o_reg[pc][26]/Q
                         net (fo=2, routed)           0.279     1.943    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/id_ex_pipe_i[pc][26]
    SLICE_X36Y16         FDCE                                         r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/ex_wb_pipe_o_reg[pc][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.190 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.817     2.007    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.631 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.161    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        0.825     2.015    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/clk
    SLICE_X36Y16         FDCE                                         r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/ex_wb_pipe_o_reg[pc][26]/C
                         clock pessimism             -0.251     1.764    
    SLICE_X36Y16         FDCE (Hold_fdce_C_D)         0.066     1.830    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/ex_wb_pipe_o_reg[pc][26]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.944 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.549     1.493    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.432 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.918    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        0.595     1.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X61Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDCE (Prop_fdce_C_Q)         0.141     1.680 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.056     1.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X61Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.190 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.817     2.007    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.631 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.161    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        0.865     2.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X61Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.516     1.539    
    SLICE_X61Y49         FDCE (Hold_fdce_C_D)         0.076     1.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.944 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.549     1.493    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.432 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.918    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        0.567     1.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X57Y51         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y51         FDPE (Prop_fdpe_C_Q)         0.141     1.652 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.708    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg1
    SLICE_X57Y51         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.190 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.817     2.007    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.631 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.161    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        0.835     2.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X57Y51         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.515     1.511    
    SLICE_X57Y51         FDPE (Hold_fdpe_C_D)         0.075     1.586    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.944 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.549     1.493    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.432 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.918    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        0.564     1.508    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X45Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_reg[0]/Q
                         net (fo=1, routed)           0.056     1.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld[0]
    SLICE_X45Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.190 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.817     2.007    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.631 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.161    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        0.834     2.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X45Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_reg[1]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X45Y46         FDRE (Hold_fdre_C_D)         0.075     1.583    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.944 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.549     1.493    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.432 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.918    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        0.565     1.509    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X49Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_reg[0]/Q
                         net (fo=1, routed)           0.056     1.706    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld[0]
    SLICE_X49Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.190 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.817     2.007    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.631 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.161    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        0.835     2.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X49Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_reg[1]/C
                         clock pessimism             -0.516     1.509    
    SLICE_X49Y42         FDRE (Hold_fdre_C_D)         0.075     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.944 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.549     1.493    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.432 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.918    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        0.566     1.510    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X51Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y43         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_1_reg[0]/Q
                         net (fo=1, routed)           0.056     1.707    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_1[0]
    SLICE_X51Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.190 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.817     2.007    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.631 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.161    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        0.837     2.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X51Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_1_reg[1]/C
                         clock pessimism             -0.517     1.510    
    SLICE_X51Y43         FDRE (Hold_fdre_C_D)         0.075     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.944 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.549     1.493    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.432 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.918    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        0.566     1.510    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X51Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDCE (Prop_fdce_C_Q)         0.141     1.651 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.056     1.707    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X51Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.190 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.817     2.007    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.631 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.161    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        0.837     2.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X51Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.517     1.510    
    SLICE_X51Y46         FDCE (Hold_fdce_C_D)         0.075     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.944 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.549     1.493    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.432 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.918    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        0.595     1.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X61Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDCE (Prop_fdce_C_Q)         0.141     1.680 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X61Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.190 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.817     2.007    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.631 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.161    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        0.865     2.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X61Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.516     1.539    
    SLICE_X61Y49         FDCE (Hold_fdce_C_D)         0.075     1.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vio_reset/inst/PROBE_OUT_ALL_INST/Committ_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vio_reset/inst/PROBE_OUT_ALL_INST/Committ_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.944 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.549     1.493    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.432 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.918    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        0.566     1.510    vio_reset/inst/PROBE_OUT_ALL_INST/clk
    SLICE_X55Y43         FDRE                                         r  vio_reset/inst/PROBE_OUT_ALL_INST/Committ_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y43         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  vio_reset/inst/PROBE_OUT_ALL_INST/Committ_1_reg/Q
                         net (fo=1, routed)           0.056     1.707    vio_reset/inst/PROBE_OUT_ALL_INST/Committ_1
    SLICE_X55Y43         FDRE                                         r  vio_reset/inst/PROBE_OUT_ALL_INST/Committ_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.190 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.817     2.007    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.631 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.161    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        0.837     2.027    vio_reset/inst/PROBE_OUT_ALL_INST/clk
    SLICE_X55Y43         FDRE                                         r  vio_reset/inst/PROBE_OUT_ALL_INST/Committ_2_reg/C
                         clock pessimism             -0.517     1.510    
    SLICE_X55Y43         FDRE (Hold_fdre_C_D)         0.075     1.585    vio_reset/inst/PROBE_OUT_ALL_INST/Committ_2_reg
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25MHz_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { osc_50MHz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y1      cv32e40x_soc_inst/instr_dualport_i/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y3      cv32e40x_soc_inst/instr_dualport_i/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y1      cv32e40x_soc_inst/instr_dualport_i/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y2      cv32e40x_soc_inst/instr_dualport_i/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y2      cv32e40x_soc_inst/ram_dualport_i/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y4      cv32e40x_soc_inst/ram_dualport_i/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y0      cv32e40x_soc_inst/ram_dualport_i/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y0      cv32e40x_soc_inst/ram_dualport_i/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y1      cv32e40x_soc_inst/instr_dualport_i/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y3      cv32e40x_soc_inst/instr_dualport_i/ram_reg_1/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y45     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y45     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y45     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y45     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y45     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y45     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y45     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y45     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y45     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y45     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y45     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y45     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y45     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y45     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y45     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y45     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y45     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y45     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y45     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y45     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { osc_50MHz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    osc_50MHz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  osc_50MHz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  osc_50MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  osc_50MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  osc_50MHz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_25MHz_clk_wiz_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       18.398ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.398ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.507ns  (logic 0.518ns (34.368%)  route 0.989ns (65.632%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y47                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X52Y47         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.989     1.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X49Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X49Y47         FDCE (Setup_fdce_C_D)       -0.095    19.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         19.905    
                         arrival time                          -1.507    
  -------------------------------------------------------------------
                         slack                                 18.398    

Slack (MET) :             18.542ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.363ns  (logic 0.456ns (33.468%)  route 0.907ns (66.532%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X61Y49         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.907     1.363    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X61Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X61Y50         FDCE (Setup_fdce_C_D)       -0.095    19.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.905    
                         arrival time                          -1.363    
  -------------------------------------------------------------------
                         slack                                 18.542    

Slack (MET) :             18.677ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.108ns  (logic 0.478ns (43.148%)  route 0.630ns (56.852%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y47                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X52Y47         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.630     1.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X50Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X50Y47         FDCE (Setup_fdce_C_D)       -0.215    19.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.785    
                         arrival time                          -1.108    
  -------------------------------------------------------------------
                         slack                                 18.677    

Slack (MET) :             18.719ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.013ns  (logic 0.419ns (41.357%)  route 0.594ns (58.643%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X61Y49         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.594     1.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X62Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X62Y50         FDCE (Setup_fdce_C_D)       -0.268    19.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         19.732    
                         arrival time                          -1.013    
  -------------------------------------------------------------------
                         slack                                 18.719    

Slack (MET) :             18.739ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.166ns  (logic 0.456ns (39.115%)  route 0.710ns (60.885%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y47                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X53Y47         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.710     1.166    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X51Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X51Y47         FDCE (Setup_fdce_C_D)       -0.095    19.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         19.905    
                         arrival time                          -1.166    
  -------------------------------------------------------------------
                         slack                                 18.739    

Slack (MET) :             18.858ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.047ns  (logic 0.456ns (43.559%)  route 0.591ns (56.441%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X58Y49         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.591     1.047    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X62Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X62Y50         FDCE (Setup_fdce_C_D)       -0.095    19.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         19.905    
                         arrival time                          -1.047    
  -------------------------------------------------------------------
                         slack                                 18.858    

Slack (MET) :             18.982ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.971ns  (logic 0.518ns (53.330%)  route 0.453ns (46.670%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y47                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X52Y47         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.453     0.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X50Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X50Y47         FDCE (Setup_fdce_C_D)       -0.047    19.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         19.953    
                         arrival time                          -0.971    
  -------------------------------------------------------------------
                         slack                                 18.982    

Slack (MET) :             18.996ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.909ns  (logic 0.456ns (50.165%)  route 0.453ns (49.835%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X58Y49         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.453     0.909    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X62Y51         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X62Y51         FDCE (Setup_fdce_C_D)       -0.095    19.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         19.905    
                         arrival time                          -0.909    
  -------------------------------------------------------------------
                         slack                                 18.996    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_25MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       31.349ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.349ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.556ns  (logic 0.518ns (33.295%)  route 1.038ns (66.705%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X60Y50         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           1.038     1.556    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X58Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X58Y49         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.556    
  -------------------------------------------------------------------
                         slack                                 31.349    

Slack (MET) :             31.454ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.281ns  (logic 0.419ns (32.718%)  route 0.862ns (67.282%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X61Y50         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.862     1.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X61Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X61Y49         FDCE (Setup_fdce_C_D)       -0.265    32.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.735    
                         arrival time                          -1.281    
  -------------------------------------------------------------------
                         slack                                 31.454    

Slack (MET) :             31.669ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.228ns  (logic 0.456ns (37.119%)  route 0.772ns (62.881%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y47                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X51Y47         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.772     1.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X51Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X51Y46         FDCE (Setup_fdce_C_D)       -0.103    32.897    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.897    
                         arrival time                          -1.228    
  -------------------------------------------------------------------
                         slack                                 31.669    

Slack (MET) :             31.682ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.223ns  (logic 0.456ns (37.278%)  route 0.767ns (62.722%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X61Y50         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.767     1.223    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X61Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X61Y49         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.223    
  -------------------------------------------------------------------
                         slack                                 31.682    

Slack (MET) :             31.818ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.963ns  (logic 0.478ns (49.649%)  route 0.485ns (50.351%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X50Y47         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.485     0.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X50Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X50Y46         FDCE (Setup_fdce_C_D)       -0.219    32.781    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.781    
                         arrival time                          -0.963    
  -------------------------------------------------------------------
                         slack                                 31.818    

Slack (MET) :             31.861ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.096ns  (logic 0.456ns (41.596%)  route 0.640ns (58.404%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y47                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X51Y47         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.640     1.096    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X52Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X52Y47         FDCE (Setup_fdce_C_D)       -0.043    32.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.957    
                         arrival time                          -1.096    
  -------------------------------------------------------------------
                         slack                                 31.861    

Slack (MET) :             31.872ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.035ns  (logic 0.456ns (44.073%)  route 0.579ns (55.927%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X61Y50         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.579     1.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X61Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X61Y49         FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -1.035    
  -------------------------------------------------------------------
                         slack                                 31.872    

Slack (MET) :             31.917ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.864ns  (logic 0.419ns (48.507%)  route 0.445ns (51.493%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y47                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X51Y47         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.445     0.864    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X52Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X52Y47         FDCE (Setup_fdce_C_D)       -0.219    32.781    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.781    
                         arrival time                          -0.864    
  -------------------------------------------------------------------
                         slack                                 31.917    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_25MHz_clk_wiz_0
  To Clock:  clk_25MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.026ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.224ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.026ns  (required time - arrival time)
  Source:                 vio_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/gen_rf[24].mem_reg[24][11]/CLR
                            (recovery check against rising-edge clock clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_25MHz_clk_wiz_0 rise@20.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.157ns  (logic 0.606ns (5.432%)  route 10.551ns (94.568%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 24.845 - 20.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.584 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.575     5.159    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.827 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.488    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        1.570     5.154    vio_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X55Y42         FDSE                                         r  vio_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y42         FDSE (Prop_fdse_C_Q)         0.456     5.610 r  vio_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=40, routed)          4.413    10.023    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/rst_n
    SLICE_X43Y25         LUT1 (Prop_lut1_I0_O)        0.150    10.173 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/gen_rf[1].mem[1][31]_i_2/O
                         net (fo=992, routed)         6.138    16.311    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/gen_rf[1].mem[1][31]_i_2_n_0
    SLICE_X9Y18          FDCE                                         f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/gen_rf[24].mem_reg[24][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N14                                               0.000    20.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000    20.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         1.446    21.446 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.314    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.405 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.457    24.862    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    21.732 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    23.314    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.405 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        1.440    24.845    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/clk
    SLICE_X9Y18          FDCE                                         r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/gen_rf[24].mem_reg[24][11]/C
                         clock pessimism              0.187    25.032    
                         clock uncertainty           -0.082    24.951    
    SLICE_X9Y18          FDCE (Recov_fdce_C_CLR)     -0.613    24.338    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/gen_rf[24].mem_reg[24][11]
  -------------------------------------------------------------------
                         required time                         24.338    
                         arrival time                         -16.311    
  -------------------------------------------------------------------
                         slack                                  8.026    

Slack (MET) :             8.026ns  (required time - arrival time)
  Source:                 vio_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/gen_rf[24].mem_reg[24][1]/CLR
                            (recovery check against rising-edge clock clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_25MHz_clk_wiz_0 rise@20.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.157ns  (logic 0.606ns (5.432%)  route 10.551ns (94.568%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 24.845 - 20.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.584 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.575     5.159    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.827 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.488    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        1.570     5.154    vio_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X55Y42         FDSE                                         r  vio_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y42         FDSE (Prop_fdse_C_Q)         0.456     5.610 r  vio_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=40, routed)          4.413    10.023    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/rst_n
    SLICE_X43Y25         LUT1 (Prop_lut1_I0_O)        0.150    10.173 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/gen_rf[1].mem[1][31]_i_2/O
                         net (fo=992, routed)         6.138    16.311    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/gen_rf[1].mem[1][31]_i_2_n_0
    SLICE_X9Y18          FDCE                                         f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/gen_rf[24].mem_reg[24][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N14                                               0.000    20.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000    20.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         1.446    21.446 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.314    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.405 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.457    24.862    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    21.732 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    23.314    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.405 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        1.440    24.845    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/clk
    SLICE_X9Y18          FDCE                                         r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/gen_rf[24].mem_reg[24][1]/C
                         clock pessimism              0.187    25.032    
                         clock uncertainty           -0.082    24.951    
    SLICE_X9Y18          FDCE (Recov_fdce_C_CLR)     -0.613    24.338    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/gen_rf[24].mem_reg[24][1]
  -------------------------------------------------------------------
                         required time                         24.338    
                         arrival time                         -16.311    
  -------------------------------------------------------------------
                         slack                                  8.026    

Slack (MET) :             8.070ns  (required time - arrival time)
  Source:                 vio_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/gen_rf[14].mem_reg[14][7]/CLR
                            (recovery check against rising-edge clock clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_25MHz_clk_wiz_0 rise@20.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.157ns  (logic 0.606ns (5.432%)  route 10.551ns (94.568%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 24.845 - 20.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.584 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.575     5.159    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.827 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.488    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        1.570     5.154    vio_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X55Y42         FDSE                                         r  vio_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y42         FDSE (Prop_fdse_C_Q)         0.456     5.610 r  vio_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=40, routed)          4.413    10.023    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/rst_n
    SLICE_X43Y25         LUT1 (Prop_lut1_I0_O)        0.150    10.173 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/gen_rf[1].mem[1][31]_i_2/O
                         net (fo=992, routed)         6.138    16.311    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/gen_rf[1].mem[1][31]_i_2_n_0
    SLICE_X8Y18          FDCE                                         f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/gen_rf[14].mem_reg[14][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N14                                               0.000    20.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000    20.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         1.446    21.446 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.314    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.405 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.457    24.862    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    21.732 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    23.314    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.405 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        1.440    24.845    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/clk
    SLICE_X8Y18          FDCE                                         r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/gen_rf[14].mem_reg[14][7]/C
                         clock pessimism              0.187    25.032    
                         clock uncertainty           -0.082    24.951    
    SLICE_X8Y18          FDCE (Recov_fdce_C_CLR)     -0.569    24.382    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/gen_rf[14].mem_reg[14][7]
  -------------------------------------------------------------------
                         required time                         24.382    
                         arrival time                         -16.311    
  -------------------------------------------------------------------
                         slack                                  8.070    

Slack (MET) :             8.112ns  (required time - arrival time)
  Source:                 vio_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/gen_rf[14].mem_reg[14][10]/CLR
                            (recovery check against rising-edge clock clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_25MHz_clk_wiz_0 rise@20.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.157ns  (logic 0.606ns (5.432%)  route 10.551ns (94.568%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 24.845 - 20.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.584 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.575     5.159    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.827 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.488    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        1.570     5.154    vio_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X55Y42         FDSE                                         r  vio_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y42         FDSE (Prop_fdse_C_Q)         0.456     5.610 r  vio_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=40, routed)          4.413    10.023    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/rst_n
    SLICE_X43Y25         LUT1 (Prop_lut1_I0_O)        0.150    10.173 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/gen_rf[1].mem[1][31]_i_2/O
                         net (fo=992, routed)         6.138    16.311    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/gen_rf[1].mem[1][31]_i_2_n_0
    SLICE_X8Y18          FDCE                                         f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/gen_rf[14].mem_reg[14][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N14                                               0.000    20.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000    20.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         1.446    21.446 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.314    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.405 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.457    24.862    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    21.732 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    23.314    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.405 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        1.440    24.845    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/clk
    SLICE_X8Y18          FDCE                                         r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/gen_rf[14].mem_reg[14][10]/C
                         clock pessimism              0.187    25.032    
                         clock uncertainty           -0.082    24.951    
    SLICE_X8Y18          FDCE (Recov_fdce_C_CLR)     -0.527    24.424    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/gen_rf[14].mem_reg[14][10]
  -------------------------------------------------------------------
                         required time                         24.424    
                         arrival time                         -16.311    
  -------------------------------------------------------------------
                         slack                                  8.112    

Slack (MET) :             8.112ns  (required time - arrival time)
  Source:                 vio_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/gen_rf[14].mem_reg[14][11]/CLR
                            (recovery check against rising-edge clock clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_25MHz_clk_wiz_0 rise@20.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.157ns  (logic 0.606ns (5.432%)  route 10.551ns (94.568%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 24.845 - 20.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.584 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.575     5.159    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.827 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.488    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        1.570     5.154    vio_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X55Y42         FDSE                                         r  vio_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y42         FDSE (Prop_fdse_C_Q)         0.456     5.610 r  vio_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=40, routed)          4.413    10.023    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/rst_n
    SLICE_X43Y25         LUT1 (Prop_lut1_I0_O)        0.150    10.173 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/gen_rf[1].mem[1][31]_i_2/O
                         net (fo=992, routed)         6.138    16.311    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/gen_rf[1].mem[1][31]_i_2_n_0
    SLICE_X8Y18          FDCE                                         f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/gen_rf[14].mem_reg[14][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N14                                               0.000    20.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000    20.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         1.446    21.446 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.314    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.405 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.457    24.862    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    21.732 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    23.314    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.405 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        1.440    24.845    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/clk
    SLICE_X8Y18          FDCE                                         r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/gen_rf[14].mem_reg[14][11]/C
                         clock pessimism              0.187    25.032    
                         clock uncertainty           -0.082    24.951    
    SLICE_X8Y18          FDCE (Recov_fdce_C_CLR)     -0.527    24.424    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/gen_rf[14].mem_reg[14][11]
  -------------------------------------------------------------------
                         required time                         24.424    
                         arrival time                         -16.311    
  -------------------------------------------------------------------
                         slack                                  8.112    

Slack (MET) :             8.112ns  (required time - arrival time)
  Source:                 vio_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/gen_rf[14].mem_reg[14][2]/CLR
                            (recovery check against rising-edge clock clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_25MHz_clk_wiz_0 rise@20.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.157ns  (logic 0.606ns (5.432%)  route 10.551ns (94.568%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 24.845 - 20.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.584 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.575     5.159    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.827 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.488    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        1.570     5.154    vio_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X55Y42         FDSE                                         r  vio_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y42         FDSE (Prop_fdse_C_Q)         0.456     5.610 r  vio_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=40, routed)          4.413    10.023    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/rst_n
    SLICE_X43Y25         LUT1 (Prop_lut1_I0_O)        0.150    10.173 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/gen_rf[1].mem[1][31]_i_2/O
                         net (fo=992, routed)         6.138    16.311    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/gen_rf[1].mem[1][31]_i_2_n_0
    SLICE_X8Y18          FDCE                                         f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/gen_rf[14].mem_reg[14][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N14                                               0.000    20.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000    20.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         1.446    21.446 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.314    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.405 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.457    24.862    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    21.732 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    23.314    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.405 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        1.440    24.845    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/clk
    SLICE_X8Y18          FDCE                                         r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/gen_rf[14].mem_reg[14][2]/C
                         clock pessimism              0.187    25.032    
                         clock uncertainty           -0.082    24.951    
    SLICE_X8Y18          FDCE (Recov_fdce_C_CLR)     -0.527    24.424    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/gen_rf[14].mem_reg[14][2]
  -------------------------------------------------------------------
                         required time                         24.424    
                         arrival time                         -16.311    
  -------------------------------------------------------------------
                         slack                                  8.112    

Slack (MET) :             8.166ns  (required time - arrival time)
  Source:                 vio_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/gen_rf[15].mem_reg[15][10]/CLR
                            (recovery check against rising-edge clock clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_25MHz_clk_wiz_0 rise@20.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.016ns  (logic 0.606ns (5.501%)  route 10.410ns (94.499%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 24.844 - 20.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.584 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.575     5.159    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.827 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.488    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        1.570     5.154    vio_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X55Y42         FDSE                                         r  vio_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y42         FDSE (Prop_fdse_C_Q)         0.456     5.610 r  vio_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=40, routed)          4.413    10.023    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/rst_n
    SLICE_X43Y25         LUT1 (Prop_lut1_I0_O)        0.150    10.173 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/gen_rf[1].mem[1][31]_i_2/O
                         net (fo=992, routed)         5.997    16.171    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/gen_rf[1].mem[1][31]_i_2_n_0
    SLICE_X9Y19          FDCE                                         f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/gen_rf[15].mem_reg[15][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N14                                               0.000    20.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000    20.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         1.446    21.446 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.314    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.405 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.457    24.862    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    21.732 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    23.314    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.405 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        1.439    24.844    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/clk
    SLICE_X9Y19          FDCE                                         r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/gen_rf[15].mem_reg[15][10]/C
                         clock pessimism              0.187    25.031    
                         clock uncertainty           -0.082    24.950    
    SLICE_X9Y19          FDCE (Recov_fdce_C_CLR)     -0.613    24.337    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/gen_rf[15].mem_reg[15][10]
  -------------------------------------------------------------------
                         required time                         24.337    
                         arrival time                         -16.171    
  -------------------------------------------------------------------
                         slack                                  8.166    

Slack (MET) :             8.166ns  (required time - arrival time)
  Source:                 vio_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/gen_rf[15].mem_reg[15][11]/CLR
                            (recovery check against rising-edge clock clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_25MHz_clk_wiz_0 rise@20.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.016ns  (logic 0.606ns (5.501%)  route 10.410ns (94.499%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 24.844 - 20.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.584 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.575     5.159    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.827 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.488    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        1.570     5.154    vio_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X55Y42         FDSE                                         r  vio_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y42         FDSE (Prop_fdse_C_Q)         0.456     5.610 r  vio_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=40, routed)          4.413    10.023    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/rst_n
    SLICE_X43Y25         LUT1 (Prop_lut1_I0_O)        0.150    10.173 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/gen_rf[1].mem[1][31]_i_2/O
                         net (fo=992, routed)         5.997    16.171    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/gen_rf[1].mem[1][31]_i_2_n_0
    SLICE_X9Y19          FDCE                                         f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/gen_rf[15].mem_reg[15][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N14                                               0.000    20.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000    20.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         1.446    21.446 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.314    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.405 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.457    24.862    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    21.732 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    23.314    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.405 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        1.439    24.844    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/clk
    SLICE_X9Y19          FDCE                                         r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/gen_rf[15].mem_reg[15][11]/C
                         clock pessimism              0.187    25.031    
                         clock uncertainty           -0.082    24.950    
    SLICE_X9Y19          FDCE (Recov_fdce_C_CLR)     -0.613    24.337    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/gen_rf[15].mem_reg[15][11]
  -------------------------------------------------------------------
                         required time                         24.337    
                         arrival time                         -16.171    
  -------------------------------------------------------------------
                         slack                                  8.166    

Slack (MET) :             8.166ns  (required time - arrival time)
  Source:                 vio_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/gen_rf[15].mem_reg[15][2]/CLR
                            (recovery check against rising-edge clock clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_25MHz_clk_wiz_0 rise@20.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.016ns  (logic 0.606ns (5.501%)  route 10.410ns (94.499%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 24.844 - 20.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.584 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.575     5.159    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.827 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.488    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        1.570     5.154    vio_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X55Y42         FDSE                                         r  vio_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y42         FDSE (Prop_fdse_C_Q)         0.456     5.610 r  vio_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=40, routed)          4.413    10.023    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/rst_n
    SLICE_X43Y25         LUT1 (Prop_lut1_I0_O)        0.150    10.173 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/gen_rf[1].mem[1][31]_i_2/O
                         net (fo=992, routed)         5.997    16.171    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/gen_rf[1].mem[1][31]_i_2_n_0
    SLICE_X9Y19          FDCE                                         f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/gen_rf[15].mem_reg[15][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N14                                               0.000    20.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000    20.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         1.446    21.446 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.314    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.405 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.457    24.862    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    21.732 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    23.314    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.405 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        1.439    24.844    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/clk
    SLICE_X9Y19          FDCE                                         r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/gen_rf[15].mem_reg[15][2]/C
                         clock pessimism              0.187    25.031    
                         clock uncertainty           -0.082    24.950    
    SLICE_X9Y19          FDCE (Recov_fdce_C_CLR)     -0.613    24.337    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/gen_rf[15].mem_reg[15][2]
  -------------------------------------------------------------------
                         required time                         24.337    
                         arrival time                         -16.171    
  -------------------------------------------------------------------
                         slack                                  8.166    

Slack (MET) :             8.166ns  (required time - arrival time)
  Source:                 vio_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/gen_rf[15].mem_reg[15][7]/CLR
                            (recovery check against rising-edge clock clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_25MHz_clk_wiz_0 rise@20.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.016ns  (logic 0.606ns (5.501%)  route 10.410ns (94.499%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 24.844 - 20.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.584 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.575     5.159    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.827 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.488    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        1.570     5.154    vio_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X55Y42         FDSE                                         r  vio_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y42         FDSE (Prop_fdse_C_Q)         0.456     5.610 r  vio_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=40, routed)          4.413    10.023    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/rst_n
    SLICE_X43Y25         LUT1 (Prop_lut1_I0_O)        0.150    10.173 f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/gen_rf[1].mem[1][31]_i_2/O
                         net (fo=992, routed)         5.997    16.171    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/gen_rf[1].mem[1][31]_i_2_n_0
    SLICE_X9Y19          FDCE                                         f  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/gen_rf[15].mem_reg[15][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N14                                               0.000    20.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000    20.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         1.446    21.446 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.314    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.405 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.457    24.862    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    21.732 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    23.314    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.405 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        1.439    24.844    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/clk
    SLICE_X9Y19          FDCE                                         r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/gen_rf[15].mem_reg[15][7]/C
                         clock pessimism              0.187    25.031    
                         clock uncertainty           -0.082    24.950    
    SLICE_X9Y19          FDCE (Recov_fdce_C_CLR)     -0.613    24.337    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/gen_rf[15].mem_reg[15][7]
  -------------------------------------------------------------------
                         required time                         24.337    
                         arrival time                         -16.171    
  -------------------------------------------------------------------
                         slack                                  8.166    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.164ns (38.117%)  route 0.266ns (61.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.944 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.549     1.493    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.432 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.918    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        0.567     1.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X56Y51         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y51         FDPE (Prop_fdpe_C_Q)         0.164     1.675 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.266     1.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X59Y47         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.190 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.817     2.007    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.631 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.161    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        0.865     2.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X59Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X59Y47         FDCE (Remov_fdce_C_CLR)     -0.092     1.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.164ns (38.117%)  route 0.266ns (61.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.944 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.549     1.493    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.432 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.918    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        0.567     1.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X56Y51         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y51         FDPE (Prop_fdpe_C_Q)         0.164     1.675 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.266     1.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X59Y47         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.190 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.817     2.007    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.631 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.161    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        0.865     2.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X59Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X59Y47         FDCE (Remov_fdce_C_CLR)     -0.092     1.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.164ns (38.117%)  route 0.266ns (61.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.944 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.549     1.493    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.432 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.918    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        0.567     1.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X56Y51         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y51         FDPE (Prop_fdpe_C_Q)         0.164     1.675 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.266     1.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X59Y47         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.190 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.817     2.007    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.631 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.161    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        0.865     2.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X59Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X59Y47         FDCE (Remov_fdce_C_CLR)     -0.092     1.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.164ns (37.735%)  route 0.271ns (62.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.944 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.549     1.493    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.432 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.918    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        0.567     1.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X56Y51         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y51         FDPE (Prop_fdpe_C_Q)         0.164     1.675 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.271     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X58Y47         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.190 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.817     2.007    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.631 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.161    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        0.865     2.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X58Y47         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.246     1.809    
    SLICE_X58Y47         FDPE (Remov_fdpe_C_PRE)     -0.095     1.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.164ns (37.735%)  route 0.271ns (62.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.944 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.549     1.493    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.432 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.918    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        0.567     1.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X56Y51         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y51         FDPE (Prop_fdpe_C_Q)         0.164     1.675 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.271     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X58Y47         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.190 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.817     2.007    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.631 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.161    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        0.865     2.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X58Y47         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.246     1.809    
    SLICE_X58Y47         FDPE (Remov_fdpe_C_PRE)     -0.095     1.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.164ns (33.894%)  route 0.320ns (66.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.944 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.549     1.493    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.432 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.918    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        0.567     1.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X56Y51         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y51         FDPE (Prop_fdpe_C_Q)         0.164     1.675 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.320     1.995    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X59Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.190 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.817     2.007    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.631 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.161    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        0.865     2.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X59Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X59Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.164ns (33.894%)  route 0.320ns (66.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.944 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.549     1.493    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.432 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.918    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        0.567     1.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X56Y51         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y51         FDPE (Prop_fdpe_C_Q)         0.164     1.675 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.320     1.995    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X59Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.190 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.817     2.007    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.631 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.161    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        0.865     2.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X59Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X59Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.164ns (33.894%)  route 0.320ns (66.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.944 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.549     1.493    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.432 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.918    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        0.567     1.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X56Y51         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y51         FDPE (Prop_fdpe_C_Q)         0.164     1.675 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.320     1.995    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X59Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.190 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.817     2.007    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.631 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.161    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        0.865     2.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X59Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X59Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.164ns (33.894%)  route 0.320ns (66.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.944 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.549     1.493    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.432 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.918    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        0.567     1.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X56Y51         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y51         FDPE (Prop_fdpe_C_Q)         0.164     1.675 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.320     1.995    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X59Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.190 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.817     2.007    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.631 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.161    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        0.865     2.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X59Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X59Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.164ns (33.592%)  route 0.324ns (66.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.944 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.549     1.493    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.432 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.918    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        0.567     1.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X56Y51         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y51         FDPE (Prop_fdpe_C_Q)         0.164     1.675 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.324     1.999    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X58Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.190 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.817     2.007    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.631 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.161    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        0.865     2.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X58Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X58Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.282    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.211ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.211ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.312ns  (logic 1.024ns (23.750%)  route 3.288ns (76.250%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.133ns = ( 36.133 - 33.000 ) 
    Source Clock Delay      (SCD):    3.518ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.953 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.564     3.518    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.456     3.974 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.963     4.937    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X37Y42         LUT6 (Prop_lut6_I1_O)        0.124     5.061 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.570     5.630    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X41Y42         LUT4 (Prop_lut4_I3_O)        0.118     5.748 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.819     6.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X41Y44         LUT1 (Prop_lut1_I0_O)        0.326     6.893 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.936     7.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X43Y44         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594    34.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.447    36.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X43Y44         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.348    36.481    
                         clock uncertainty           -0.035    36.445    
    SLICE_X43Y44         FDCE (Recov_fdce_C_CLR)     -0.405    36.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.040    
                         arrival time                          -7.829    
  -------------------------------------------------------------------
                         slack                                 28.211    

Slack (MET) :             28.297ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.312ns  (logic 1.024ns (23.750%)  route 3.288ns (76.250%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.133ns = ( 36.133 - 33.000 ) 
    Source Clock Delay      (SCD):    3.518ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.953 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.564     3.518    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.456     3.974 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.963     4.937    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X37Y42         LUT6 (Prop_lut6_I1_O)        0.124     5.061 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.570     5.630    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X41Y42         LUT4 (Prop_lut4_I3_O)        0.118     5.748 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.819     6.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X41Y44         LUT1 (Prop_lut1_I0_O)        0.326     6.893 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.936     7.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X42Y44         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594    34.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.447    36.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X42Y44         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.348    36.481    
                         clock uncertainty           -0.035    36.445    
    SLICE_X42Y44         FDCE (Recov_fdce_C_CLR)     -0.319    36.126    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.126    
                         arrival time                          -7.829    
  -------------------------------------------------------------------
                         slack                                 28.297    

Slack (MET) :             28.297ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.312ns  (logic 1.024ns (23.750%)  route 3.288ns (76.250%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.133ns = ( 36.133 - 33.000 ) 
    Source Clock Delay      (SCD):    3.518ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.953 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.564     3.518    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.456     3.974 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.963     4.937    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X37Y42         LUT6 (Prop_lut6_I1_O)        0.124     5.061 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.570     5.630    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X41Y42         LUT4 (Prop_lut4_I3_O)        0.118     5.748 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.819     6.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X41Y44         LUT1 (Prop_lut1_I0_O)        0.326     6.893 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.936     7.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X42Y44         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594    34.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.447    36.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X42Y44         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.348    36.481    
                         clock uncertainty           -0.035    36.445    
    SLICE_X42Y44         FDCE (Recov_fdce_C_CLR)     -0.319    36.126    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.126    
                         arrival time                          -7.829    
  -------------------------------------------------------------------
                         slack                                 28.297    

Slack (MET) :             28.297ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.312ns  (logic 1.024ns (23.750%)  route 3.288ns (76.250%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.133ns = ( 36.133 - 33.000 ) 
    Source Clock Delay      (SCD):    3.518ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.953 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.564     3.518    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.456     3.974 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.963     4.937    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X37Y42         LUT6 (Prop_lut6_I1_O)        0.124     5.061 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.570     5.630    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X41Y42         LUT4 (Prop_lut4_I3_O)        0.118     5.748 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.819     6.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X41Y44         LUT1 (Prop_lut1_I0_O)        0.326     6.893 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.936     7.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X42Y44         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594    34.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.447    36.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X42Y44         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.348    36.481    
                         clock uncertainty           -0.035    36.445    
    SLICE_X42Y44         FDCE (Recov_fdce_C_CLR)     -0.319    36.126    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.126    
                         arrival time                          -7.829    
  -------------------------------------------------------------------
                         slack                                 28.297    

Slack (MET) :             28.297ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.312ns  (logic 1.024ns (23.750%)  route 3.288ns (76.250%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.133ns = ( 36.133 - 33.000 ) 
    Source Clock Delay      (SCD):    3.518ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.953 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.564     3.518    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.456     3.974 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.963     4.937    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X37Y42         LUT6 (Prop_lut6_I1_O)        0.124     5.061 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.570     5.630    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X41Y42         LUT4 (Prop_lut4_I3_O)        0.118     5.748 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.819     6.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X41Y44         LUT1 (Prop_lut1_I0_O)        0.326     6.893 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.936     7.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X42Y44         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594    34.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.447    36.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X42Y44         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.348    36.481    
                         clock uncertainty           -0.035    36.445    
    SLICE_X42Y44         FDCE (Recov_fdce_C_CLR)     -0.319    36.126    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.126    
                         arrival time                          -7.829    
  -------------------------------------------------------------------
                         slack                                 28.297    

Slack (MET) :             28.504ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.019ns  (logic 1.024ns (25.480%)  route 2.995ns (74.520%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.133ns = ( 36.133 - 33.000 ) 
    Source Clock Delay      (SCD):    3.518ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.953 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.564     3.518    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.456     3.974 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.963     4.937    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X37Y42         LUT6 (Prop_lut6_I1_O)        0.124     5.061 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.570     5.630    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X41Y42         LUT4 (Prop_lut4_I3_O)        0.118     5.748 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.819     6.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X41Y44         LUT1 (Prop_lut1_I0_O)        0.326     6.893 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.643     7.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X40Y44         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594    34.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.447    36.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X40Y44         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.348    36.481    
                         clock uncertainty           -0.035    36.445    
    SLICE_X40Y44         FDCE (Recov_fdce_C_CLR)     -0.405    36.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.040    
                         arrival time                          -7.537    
  -------------------------------------------------------------------
                         slack                                 28.504    

Slack (MET) :             28.508ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.015ns  (logic 1.024ns (25.507%)  route 2.991ns (74.493%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.133ns = ( 36.133 - 33.000 ) 
    Source Clock Delay      (SCD):    3.518ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.953 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.564     3.518    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.456     3.974 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.963     4.937    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X37Y42         LUT6 (Prop_lut6_I1_O)        0.124     5.061 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.570     5.630    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X41Y42         LUT4 (Prop_lut4_I3_O)        0.118     5.748 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.819     6.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X41Y44         LUT1 (Prop_lut1_I0_O)        0.326     6.893 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.639     7.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X41Y44         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594    34.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.447    36.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X41Y44         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.348    36.481    
                         clock uncertainty           -0.035    36.445    
    SLICE_X41Y44         FDCE (Recov_fdce_C_CLR)     -0.405    36.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.040    
                         arrival time                          -7.532    
  -------------------------------------------------------------------
                         slack                                 28.508    

Slack (MET) :             28.508ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.015ns  (logic 1.024ns (25.507%)  route 2.991ns (74.493%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.133ns = ( 36.133 - 33.000 ) 
    Source Clock Delay      (SCD):    3.518ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.953 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.564     3.518    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.456     3.974 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.963     4.937    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X37Y42         LUT6 (Prop_lut6_I1_O)        0.124     5.061 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.570     5.630    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X41Y42         LUT4 (Prop_lut4_I3_O)        0.118     5.748 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.819     6.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X41Y44         LUT1 (Prop_lut1_I0_O)        0.326     6.893 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.639     7.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X41Y44         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594    34.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.447    36.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X41Y44         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.348    36.481    
                         clock uncertainty           -0.035    36.445    
    SLICE_X41Y44         FDCE (Recov_fdce_C_CLR)     -0.405    36.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.040    
                         arrival time                          -7.532    
  -------------------------------------------------------------------
                         slack                                 28.508    

Slack (MET) :             28.508ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.015ns  (logic 1.024ns (25.507%)  route 2.991ns (74.493%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.133ns = ( 36.133 - 33.000 ) 
    Source Clock Delay      (SCD):    3.518ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.953 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.564     3.518    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.456     3.974 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.963     4.937    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X37Y42         LUT6 (Prop_lut6_I1_O)        0.124     5.061 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.570     5.630    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X41Y42         LUT4 (Prop_lut4_I3_O)        0.118     5.748 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.819     6.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X41Y44         LUT1 (Prop_lut1_I0_O)        0.326     6.893 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.639     7.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X41Y44         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594    34.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.447    36.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X41Y44         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.348    36.481    
                         clock uncertainty           -0.035    36.445    
    SLICE_X41Y44         FDCE (Recov_fdce_C_CLR)     -0.405    36.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.040    
                         arrival time                          -7.532    
  -------------------------------------------------------------------
                         slack                                 28.508    

Slack (MET) :             28.508ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.015ns  (logic 1.024ns (25.507%)  route 2.991ns (74.493%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.133ns = ( 36.133 - 33.000 ) 
    Source Clock Delay      (SCD):    3.518ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.953 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.564     3.518    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.456     3.974 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.963     4.937    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X37Y42         LUT6 (Prop_lut6_I1_O)        0.124     5.061 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.570     5.630    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X41Y42         LUT4 (Prop_lut4_I3_O)        0.118     5.748 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.819     6.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X41Y44         LUT1 (Prop_lut1_I0_O)        0.326     6.893 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.639     7.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X41Y44         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594    34.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.447    36.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X41Y44         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.348    36.481    
                         clock uncertainty           -0.035    36.445    
    SLICE_X41Y44         FDCE (Recov_fdce_C_CLR)     -0.405    36.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.040    
                         arrival time                          -7.532    
  -------------------------------------------------------------------
                         slack                                 28.508    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.148ns (44.386%)  route 0.185ns (55.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.712ns
    Source Clock Delay      (SCD):    1.322ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.731     0.731    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.565     1.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X50Y50         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDPE (Prop_fdpe_C_Q)         0.148     1.470 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.185     1.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X49Y49         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.837     1.712    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y49         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.118     1.594    
    SLICE_X49Y49         FDPE (Remov_fdpe_C_PRE)     -0.148     1.446    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.446    
                         arrival time                           1.655    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.933%)  route 0.131ns (48.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.712ns
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.731     0.731    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.567     1.324    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X48Y48         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDPE (Prop_fdpe_C_Q)         0.141     1.465 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.131     1.595    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X49Y47         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.837     1.712    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X49Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.372     1.340    
    SLICE_X49Y47         FDCE (Remov_fdce_C_CLR)     -0.092     1.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.933%)  route 0.131ns (48.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.712ns
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.731     0.731    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.567     1.324    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X48Y48         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDPE (Prop_fdpe_C_Q)         0.141     1.465 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.131     1.595    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X49Y47         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.837     1.712    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X49Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.372     1.340    
    SLICE_X49Y47         FDCE (Remov_fdce_C_CLR)     -0.092     1.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.101%)  route 0.135ns (48.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.739ns
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.731     0.731    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.593     1.350    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X62Y54         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDPE (Prop_fdpe_C_Q)         0.141     1.491 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.135     1.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X62Y53         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.863     1.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X62Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.373     1.366    
    SLICE_X62Y53         FDCE (Remov_fdce_C_CLR)     -0.092     1.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.626    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.101%)  route 0.135ns (48.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.739ns
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.731     0.731    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.593     1.350    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X62Y54         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDPE (Prop_fdpe_C_Q)         0.141     1.491 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.135     1.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X62Y53         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.863     1.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X62Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.373     1.366    
    SLICE_X62Y53         FDCE (Remov_fdce_C_CLR)     -0.092     1.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.626    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.101%)  route 0.135ns (48.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.739ns
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.731     0.731    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.593     1.350    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X62Y54         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDPE (Prop_fdpe_C_Q)         0.141     1.491 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.135     1.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X62Y53         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.863     1.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X62Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.373     1.366    
    SLICE_X62Y53         FDCE (Remov_fdce_C_CLR)     -0.092     1.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.626    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.101%)  route 0.135ns (48.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.739ns
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.731     0.731    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.593     1.350    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X62Y54         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDPE (Prop_fdpe_C_Q)         0.141     1.491 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.135     1.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X62Y53         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.863     1.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X62Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.373     1.366    
    SLICE_X62Y53         FDCE (Remov_fdce_C_CLR)     -0.092     1.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.626    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.101%)  route 0.135ns (48.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.739ns
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.731     0.731    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.593     1.350    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X62Y54         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDPE (Prop_fdpe_C_Q)         0.141     1.491 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.135     1.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X62Y53         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.863     1.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X62Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.373     1.366    
    SLICE_X62Y53         FDCE (Remov_fdce_C_CLR)     -0.092     1.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.626    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.101%)  route 0.135ns (48.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.739ns
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.731     0.731    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.593     1.350    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X62Y54         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDPE (Prop_fdpe_C_Q)         0.141     1.491 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.135     1.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X62Y53         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.863     1.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X62Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.373     1.366    
    SLICE_X62Y53         FDCE (Remov_fdce_C_CLR)     -0.092     1.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.626    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.560%)  route 0.198ns (58.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.713ns
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.731     0.731    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.567     1.324    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X48Y48         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDPE (Prop_fdpe_C_Q)         0.141     1.465 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.198     1.663    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X50Y47         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.838     1.713    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X50Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.352     1.361    
    SLICE_X50Y47         FDCE (Remov_fdce_C_CLR)     -0.067     1.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.369    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_25MHz_clk_wiz_0
  To Clock:  clk_25MHz_clk_wiz_0

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vio_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vio_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.103ns  (logic 0.518ns (46.968%)  route 0.585ns (53.032%))
  Logic Levels:           0  
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.584 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.575     5.159    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.827 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.488    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        1.570     5.154    vio_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]_1
    SLICE_X54Y42         FDSE                                         r  vio_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42         FDSE (Prop_fdse_C_Q)         0.518     5.672 r  vio_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/Q
                         net (fo=3, routed)           0.585     6.257    vio_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]_0
    SLICE_X55Y42         FDSE                                         r  vio_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.405 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.457     4.862    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     1.732 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.314    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        1.451     4.856    vio_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X55Y42         FDSE                                         r  vio_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C

Slack:                    inf
  Source:                 vio_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vio_reset/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.013ns  (logic 0.518ns (51.128%)  route 0.495ns (48.872%))
  Logic Levels:           0  
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.584 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.575     5.159    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.827 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.488    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        1.570     5.154    vio_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]_1
    SLICE_X54Y42         FDSE                                         r  vio_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42         FDSE (Prop_fdse_C_Q)         0.518     5.672 r  vio_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/Q
                         net (fo=3, routed)           0.495     6.168    vio_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST_n_1
    SLICE_X56Y42         FDRE                                         r  vio_reset/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.405 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.457     4.862    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     1.732 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.314    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        1.452     4.857    vio_reset/inst/PROBE_OUT_ALL_INST/out
    SLICE_X56Y42         FDRE                                         r  vio_reset/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[0]/C

Slack:                    inf
  Source:                 vio_reset/inst/DECODER_INST/clear_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vio_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.964ns  (logic 0.456ns (47.317%)  route 0.508ns (52.683%))
  Logic Levels:           0  
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.584 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.575     5.159    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.827 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.488    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        1.571     5.155    vio_reset/inst/DECODER_INST/out
    SLICE_X55Y44         FDRE                                         r  vio_reset/inst/DECODER_INST/clear_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDRE (Prop_fdre_C_Q)         0.456     5.611 r  vio_reset/inst/DECODER_INST/clear_int_reg/Q
                         net (fo=20, routed)          0.508     6.119    vio_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/SR[0]
    SLICE_X55Y42         FDSE                                         r  vio_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.405 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.457     4.862    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     1.732 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.314    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        1.451     4.856    vio_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X55Y42         FDSE                                         r  vio_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C

Slack:                    inf
  Source:                 vio_reset/inst/DECODER_INST/clear_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vio_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.964ns  (logic 0.456ns (47.317%)  route 0.508ns (52.683%))
  Logic Levels:           0  
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.584 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.575     5.159    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.827 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.488    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        1.571     5.155    vio_reset/inst/DECODER_INST/out
    SLICE_X55Y44         FDRE                                         r  vio_reset/inst/DECODER_INST/clear_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDRE (Prop_fdre_C_Q)         0.456     5.611 r  vio_reset/inst/DECODER_INST/clear_int_reg/Q
                         net (fo=20, routed)          0.508     6.119    vio_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/SR[0]
    SLICE_X54Y42         FDSE                                         r  vio_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.405 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.457     4.862    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     1.732 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.314    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        1.451     4.856    vio_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]_1
    SLICE_X54Y42         FDSE                                         r  vio_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/C

Slack:                    inf
  Source:                 vio_reset/inst/DECODER_INST/committ_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vio_reset/inst/PROBE_OUT_ALL_INST/Committ_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.748ns  (logic 0.419ns (56.034%)  route 0.329ns (43.966%))
  Logic Levels:           0  
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.584 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.575     5.159    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.827 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.488    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        1.571     5.155    vio_reset/inst/DECODER_INST/out
    SLICE_X55Y44         FDRE                                         r  vio_reset/inst/DECODER_INST/committ_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDRE (Prop_fdre_C_Q)         0.419     5.574 r  vio_reset/inst/DECODER_INST/committ_int_reg/Q
                         net (fo=3, routed)           0.329     5.903    vio_reset/inst/PROBE_OUT_ALL_INST/in0
    SLICE_X55Y43         FDRE                                         r  vio_reset/inst/PROBE_OUT_ALL_INST/Committ_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.405 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.457     4.862    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     1.732 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.314    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        1.452     4.857    vio_reset/inst/PROBE_OUT_ALL_INST/clk
    SLICE_X55Y43         FDRE                                         r  vio_reset/inst/PROBE_OUT_ALL_INST/Committ_1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vio_reset/inst/DECODER_INST/committ_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vio_reset/inst/PROBE_OUT_ALL_INST/Committ_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.267ns  (logic 0.128ns (47.984%)  route 0.139ns (52.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.944 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.549     1.493    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.432 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.918    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        0.566     1.510    vio_reset/inst/DECODER_INST/out
    SLICE_X55Y44         FDRE                                         r  vio_reset/inst/DECODER_INST/committ_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDRE (Prop_fdre_C_Q)         0.128     1.638 r  vio_reset/inst/DECODER_INST/committ_int_reg/Q
                         net (fo=3, routed)           0.139     1.776    vio_reset/inst/PROBE_OUT_ALL_INST/in0
    SLICE_X55Y43         FDRE                                         r  vio_reset/inst/PROBE_OUT_ALL_INST/Committ_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.190 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.817     2.007    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.631 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.161    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        0.837     2.027    vio_reset/inst/PROBE_OUT_ALL_INST/clk
    SLICE_X55Y43         FDRE                                         r  vio_reset/inst/PROBE_OUT_ALL_INST/Committ_1_reg/C

Slack:                    inf
  Source:                 vio_reset/inst/DECODER_INST/clear_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vio_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.636%)  route 0.190ns (57.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.944 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.549     1.493    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.432 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.918    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        0.566     1.510    vio_reset/inst/DECODER_INST/out
    SLICE_X55Y44         FDRE                                         r  vio_reset/inst/DECODER_INST/clear_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  vio_reset/inst/DECODER_INST/clear_int_reg/Q
                         net (fo=20, routed)          0.190     1.840    vio_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/SR[0]
    SLICE_X55Y42         FDSE                                         r  vio_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.190 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.817     2.007    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.631 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.161    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        0.836     2.026    vio_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X55Y42         FDSE                                         r  vio_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C

Slack:                    inf
  Source:                 vio_reset/inst/DECODER_INST/clear_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vio_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.636%)  route 0.190ns (57.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.944 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.549     1.493    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.432 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.918    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        0.566     1.510    vio_reset/inst/DECODER_INST/out
    SLICE_X55Y44         FDRE                                         r  vio_reset/inst/DECODER_INST/clear_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  vio_reset/inst/DECODER_INST/clear_int_reg/Q
                         net (fo=20, routed)          0.190     1.840    vio_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/SR[0]
    SLICE_X54Y42         FDSE                                         r  vio_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.190 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.817     2.007    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.631 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.161    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        0.836     2.026    vio_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]_1
    SLICE_X54Y42         FDSE                                         r  vio_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/C

Slack:                    inf
  Source:                 vio_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vio_reset/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.347ns  (logic 0.164ns (47.243%)  route 0.183ns (52.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.944 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.549     1.493    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.432 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.918    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        0.565     1.509    vio_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]_1
    SLICE_X54Y42         FDSE                                         r  vio_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42         FDSE (Prop_fdse_C_Q)         0.164     1.673 r  vio_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/Q
                         net (fo=3, routed)           0.183     1.856    vio_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST_n_1
    SLICE_X56Y42         FDRE                                         r  vio_reset/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.190 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.817     2.007    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.631 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.161    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        0.836     2.026    vio_reset/inst/PROBE_OUT_ALL_INST/out
    SLICE_X56Y42         FDRE                                         r  vio_reset/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[0]/C

Slack:                    inf
  Source:                 vio_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vio_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.747%)  route 0.211ns (56.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.944 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.549     1.493    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.432 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.918    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        0.565     1.509    vio_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]_1
    SLICE_X54Y42         FDSE                                         r  vio_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42         FDSE (Prop_fdse_C_Q)         0.164     1.673 r  vio_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/Q
                         net (fo=3, routed)           0.211     1.884    vio_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]_0
    SLICE_X55Y42         FDSE                                         r  vio_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.190 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.817     2.007    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.631 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.161    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        0.836     2.026    vio_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X55Y42         FDSE                                         r  vio_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_25MHz_clk_wiz_0

Max Delay            78 Endpoints
Min Delay            86 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.088ns  (logic 1.314ns (62.930%)  route 0.774ns (37.070%))
  Logic Levels:           0  
  Clock Path Skew:        1.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    3.593ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.953 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.639     3.593    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X64Y48         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314     4.907 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/O
                         net (fo=1, routed)           0.774     5.681    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[11]
    SLICE_X63Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.405 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.457     4.862    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     1.732 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.314    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        1.520     4.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X63Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.973ns  (logic 1.344ns (68.134%)  route 0.629ns (31.866%))
  Logic Levels:           0  
  Clock Path Skew:        1.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    3.592ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.953 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.638     3.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X60Y48         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     4.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/O
                         net (fo=1, routed)           0.629     5.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[0]
    SLICE_X61Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.405 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.457     4.862    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     1.732 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.314    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        1.519     4.924    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X61Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.949ns  (logic 1.317ns (67.580%)  route 0.632ns (32.419%))
  Logic Levels:           0  
  Clock Path Skew:        1.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    3.593ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.953 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.639     3.593    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X64Y48         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317     4.910 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/O
                         net (fo=1, routed)           0.632     5.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[9]
    SLICE_X62Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.405 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.457     4.862    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     1.732 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.314    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        1.520     4.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X62Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.920ns  (logic 1.309ns (68.166%)  route 0.611ns (31.834%))
  Logic Levels:           0  
  Clock Path Skew:        1.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    3.592ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.953 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.638     3.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X60Y49         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309     4.901 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/O
                         net (fo=1, routed)           0.611     5.512    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[13]
    SLICE_X61Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.405 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.457     4.862    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     1.732 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.314    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        1.519     4.924    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X61Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.880ns  (logic 1.344ns (71.496%)  route 0.536ns (28.504%))
  Logic Levels:           0  
  Clock Path Skew:        1.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    3.593ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.953 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.639     3.593    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X64Y48         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     4.937 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/O
                         net (fo=1, routed)           0.536     5.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[6]
    SLICE_X62Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.405 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.457     4.862    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     1.732 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.314    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        1.520     4.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X62Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.868ns  (logic 1.344ns (71.950%)  route 0.524ns (28.050%))
  Logic Levels:           0  
  Clock Path Skew:        1.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    3.592ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.953 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.638     3.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X60Y49         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     4.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/O
                         net (fo=1, routed)           0.524     5.460    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[12]
    SLICE_X61Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.405 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.457     4.862    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     1.732 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.314    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        1.519     4.924    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X61Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.848ns  (logic 1.343ns (72.656%)  route 0.505ns (27.344%))
  Logic Levels:           0  
  Clock Path Skew:        1.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    3.592ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.953 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.638     3.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X60Y48         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     4.935 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/O
                         net (fo=1, routed)           0.505     5.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[2]
    SLICE_X60Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.405 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.457     4.862    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     1.732 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.314    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        1.519     4.924    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X60Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.812ns  (logic 1.343ns (74.122%)  route 0.469ns (25.878%))
  Logic Levels:           0  
  Clock Path Skew:        1.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    3.593ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.953 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.639     3.593    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X64Y48         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     4.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/O
                         net (fo=1, routed)           0.469     5.405    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[8]
    SLICE_X62Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.405 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.457     4.862    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     1.732 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.314    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        1.520     4.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X62Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.796ns  (logic 1.314ns (73.177%)  route 0.482ns (26.823%))
  Logic Levels:           0  
  Clock Path Skew:        1.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    3.592ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.953 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.638     3.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X60Y48         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314     4.906 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.482     5.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[5]
    SLICE_X60Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.405 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.457     4.862    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     1.732 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.314    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        1.519     4.924    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X60Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.775ns  (logic 1.309ns (73.739%)  route 0.466ns (26.261%))
  Logic Levels:           0  
  Clock Path Skew:        1.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    3.593ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.953 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.639     3.593    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X64Y48         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309     4.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/O
                         net (fo=1, routed)           0.466     5.368    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[7]
    SLICE_X62Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.405 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.457     4.862    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     1.732 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.314    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        1.520     4.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X62Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.500%)  route 0.059ns (28.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.319ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.731     0.731    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.562     1.319    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X50Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDRE (Prop_fdre_C_Q)         0.148     1.467 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/Q
                         net (fo=2, routed)           0.059     1.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[24]
    SLICE_X51Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.190 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.817     2.007    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.631 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.161    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        0.831     2.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X51Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[24]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.222ns  (logic 0.148ns (66.771%)  route 0.074ns (33.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.319ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.731     0.731    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.562     1.319    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X50Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y36         FDRE (Prop_fdre_C_Q)         0.148     1.467 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.074     1.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[8]
    SLICE_X51Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.190 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.817     2.007    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.631 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.161    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        0.832     2.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X51Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.224ns  (logic 0.164ns (73.214%)  route 0.060ns (26.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.319ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.731     0.731    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.562     1.319    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X50Y35         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDRE (Prop_fdre_C_Q)         0.164     1.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[15]/Q
                         net (fo=2, routed)           0.060     1.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[15]
    SLICE_X51Y35         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.190 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.817     2.007    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.631 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.161    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        0.832     2.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X51Y35         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[15]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.639%)  route 0.120ns (48.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.704ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.322ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.731     0.731    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.565     1.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X51Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y41         FDRE (Prop_fdre_C_Q)         0.128     1.450 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/Q
                         net (fo=2, routed)           0.120     1.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[0]
    SLICE_X52Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.190 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.817     2.007    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.631 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.161    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        0.836     2.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X52Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.937%)  route 0.111ns (44.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.704ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.321ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.731     0.731    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.564     1.321    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X51Y39         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y39         FDRE (Prop_fdre_C_Q)         0.141     1.462 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.111     1.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[11]
    SLICE_X52Y39         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.190 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.817     2.007    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.631 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.161    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        0.835     2.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X52Y39         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.144%)  route 0.110ns (43.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.322ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.731     0.731    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.565     1.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X51Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y40         FDRE (Prop_fdre_C_Q)         0.141     1.463 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.110     1.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[3]
    SLICE_X52Y39         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.190 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.817     2.007    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.631 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.161    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        0.835     2.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X52Y39         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.323ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.731     0.731    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.566     1.323    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/m_bscan_tck[0]
    SLICE_X49Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDRE (Prop_fdre_C_Q)         0.141     1.464 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/Q
                         net (fo=2, routed)           0.119     1.583    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in[0]
    SLICE_X49Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.190 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.817     2.007    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.631 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.161    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        0.836     2.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X49Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.420%)  route 0.119ns (44.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.319ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.731     0.731    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.562     1.319    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X50Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDRE (Prop_fdre_C_Q)         0.148     1.467 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/Q
                         net (fo=2, routed)           0.119     1.586    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[22]
    SLICE_X51Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.190 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.817     2.007    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.631 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.161    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        0.831     2.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X51Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[22]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.771%)  route 0.110ns (40.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.319ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.731     0.731    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.562     1.319    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X50Y35         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDRE (Prop_fdre_C_Q)         0.164     1.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.110     1.593    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[13]
    SLICE_X51Y35         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.190 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.817     2.007    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.631 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.161    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        0.832     2.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X51Y35         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[13]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.771%)  route 0.110ns (40.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.319ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.731     0.731    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.562     1.319    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X50Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDRE (Prop_fdre_C_Q)         0.164     1.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/Q
                         net (fo=2, routed)           0.110     1.593    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[21]
    SLICE_X51Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.190 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.817     2.007    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.631 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.161    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        0.831     2.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X51Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[21]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_25MHz_clk_wiz_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Max Delay            94 Endpoints
Min Delay           102 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.149ns  (logic 0.456ns (21.223%)  route 1.693ns (78.777%))
  Logic Levels:           0  
  Clock Path Skew:        -2.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.132ns
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.584 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.575     5.159    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.827 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.488    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        1.570     5.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X49Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y44         FDRE (Prop_fdre_C_Q)         0.456     5.610 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.693     7.303    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X50Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594     1.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.446     3.132    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X50Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.149ns  (logic 0.456ns (21.223%)  route 1.693ns (78.777%))
  Logic Levels:           0  
  Clock Path Skew:        -2.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.132ns
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.584 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.575     5.159    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.827 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.488    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        1.570     5.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X49Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y44         FDRE (Prop_fdre_C_Q)         0.456     5.610 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.693     7.303    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X50Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594     1.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.446     3.132    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X50Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.149ns  (logic 0.456ns (21.223%)  route 1.693ns (78.777%))
  Logic Levels:           0  
  Clock Path Skew:        -2.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.132ns
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.584 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.575     5.159    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.827 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.488    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        1.570     5.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X49Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y44         FDRE (Prop_fdre_C_Q)         0.456     5.610 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.693     7.303    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X50Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594     1.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.446     3.132    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X50Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.149ns  (logic 0.456ns (21.223%)  route 1.693ns (78.777%))
  Logic Levels:           0  
  Clock Path Skew:        -2.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.132ns
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.584 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.575     5.159    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.827 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.488    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        1.570     5.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X49Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y44         FDRE (Prop_fdre_C_Q)         0.456     5.610 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.693     7.303    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X50Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594     1.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.446     3.132    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X50Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.149ns  (logic 0.456ns (21.223%)  route 1.693ns (78.777%))
  Logic Levels:           0  
  Clock Path Skew:        -2.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.132ns
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.584 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.575     5.159    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.827 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.488    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        1.570     5.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X49Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y44         FDRE (Prop_fdre_C_Q)         0.456     5.610 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.693     7.303    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X50Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594     1.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.446     3.132    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X50Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.149ns  (logic 0.456ns (21.223%)  route 1.693ns (78.777%))
  Logic Levels:           0  
  Clock Path Skew:        -2.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.132ns
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.584 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.575     5.159    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.827 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.488    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        1.570     5.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X49Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y44         FDRE (Prop_fdre_C_Q)         0.456     5.610 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.693     7.303    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X50Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594     1.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.446     3.132    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X50Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.149ns  (logic 0.456ns (21.223%)  route 1.693ns (78.777%))
  Logic Levels:           0  
  Clock Path Skew:        -2.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.132ns
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.584 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.575     5.159    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.827 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.488    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        1.570     5.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X49Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y44         FDRE (Prop_fdre_C_Q)         0.456     5.610 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.693     7.303    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X50Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594     1.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.446     3.132    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X50Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.149ns  (logic 0.456ns (21.223%)  route 1.693ns (78.777%))
  Logic Levels:           0  
  Clock Path Skew:        -2.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.132ns
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.584 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.575     5.159    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.827 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.488    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        1.570     5.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X49Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y44         FDRE (Prop_fdre_C_Q)         0.456     5.610 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.693     7.303    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X50Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594     1.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.446     3.132    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X50Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.108ns  (logic 1.344ns (63.767%)  route 0.764ns (36.233%))
  Logic Levels:           0  
  Clock Path Skew:        -2.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.139ns
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.584 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.575     5.159    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.827 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.488    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        1.571     5.155    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X56Y45         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y45         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     6.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/O
                         net (fo=1, routed)           0.764     7.263    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[0]
    SLICE_X55Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594     1.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.453     3.139    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X55Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.971ns  (logic 1.343ns (68.152%)  route 0.628ns (31.848%))
  Logic Levels:           0  
  Clock Path Skew:        -2.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.139ns
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.584 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.575     5.159    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.827 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.488    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        1.571     5.155    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X56Y45         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y45         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     6.498 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/O
                         net (fo=1, routed)           0.628     7.126    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[2]
    SLICE_X55Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594     1.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.453     3.139    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X55Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.722%)  route 0.119ns (48.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.709ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.944 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.549     1.493    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.432 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.918    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        0.564     1.508    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X44Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y43         FDRE (Prop_fdre_C_Q)         0.128     1.636 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.119     1.755    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[1]
    SLICE_X44Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.834     1.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X44Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.722%)  route 0.119ns (48.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.711ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.944 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.549     1.493    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.432 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.918    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        0.566     1.510    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X48Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDRE (Prop_fdre_C_Q)         0.128     1.638 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.119     1.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[0]
    SLICE_X48Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.836     1.711    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X48Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.148ns (56.607%)  route 0.113ns (43.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.708ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.944 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.549     1.493    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.432 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.918    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        0.563     1.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X46Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y41         FDRE (Prop_fdre_C_Q)         0.148     1.655 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.113     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[2]
    SLICE_X46Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     1.708    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X46Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.148ns (56.607%)  route 0.113ns (43.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.709ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.944 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.549     1.493    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.432 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.918    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        0.564     1.508    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X46Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDRE (Prop_fdre_C_Q)         0.148     1.656 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.113     1.769    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[1]
    SLICE_X46Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.834     1.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X46Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.284ns  (logic 0.128ns (45.129%)  route 0.156ns (54.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.710ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.944 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.549     1.493    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.432 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.918    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        0.565     1.509    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X48Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y41         FDRE (Prop_fdre_C_Q)         0.128     1.637 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.156     1.792    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[2]
    SLICE_X48Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.835     1.710    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X48Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.400%)  route 0.174ns (57.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.709ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.944 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.549     1.493    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.432 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.918    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        0.564     1.508    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X45Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44         FDRE (Prop_fdre_C_Q)         0.128     1.636 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.174     1.810    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[2]
    SLICE_X45Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.834     1.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X45Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.121%)  route 0.176ns (57.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.708ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.944 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.549     1.493    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.432 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.918    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        0.563     1.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X47Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y41         FDRE (Prop_fdre_C_Q)         0.128     1.635 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.176     1.811    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[0]
    SLICE_X47Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     1.708    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X47Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.121%)  route 0.176ns (57.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.709ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.944 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.549     1.493    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.432 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.918    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        0.564     1.508    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X47Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y43         FDRE (Prop_fdre_C_Q)         0.128     1.636 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/Q
                         net (fo=1, routed)           0.176     1.812    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[3]
    SLICE_X47Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.834     1.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X47Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.102%)  route 0.183ns (58.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.708ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.944 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.549     1.493    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.432 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.918    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        0.563     1.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X44Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         FDRE (Prop_fdre_C_Q)         0.128     1.635 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.183     1.818    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[1]
    SLICE_X44Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     1.708    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X44Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.317ns  (logic 0.164ns (51.685%)  route 0.153ns (48.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.713ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.944 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.549     1.493    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.432 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.918    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        0.567     1.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X52Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y47         FDCE (Prop_fdce_C_Q)         0.164     1.675 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.153     1.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X50Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.838     1.713    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X50Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_25MHz_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cv32e40x_soc_inst/simpleuart_inst/send_pattern_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ftdi_rxd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.859ns  (logic 4.048ns (59.025%)  route 2.810ns (40.975%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.584 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.575     5.159    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.827 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.488    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        1.634     5.218    cv32e40x_soc_inst/simpleuart_inst/clk
    SLICE_X6Y8           FDRE                                         r  cv32e40x_soc_inst/simpleuart_inst/send_pattern_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE (Prop_fdre_C_Q)         0.518     5.736 r  cv32e40x_soc_inst/simpleuart_inst/send_pattern_reg[0]/Q
                         net (fo=1, routed)           2.810     8.547    ftdi_rxd_OBUF
    J14                  OBUF (Prop_obuf_I_O)         3.530    12.077 r  ftdi_rxd_OBUF_inst/O
                         net (fo=0)                   0.000    12.077    ftdi_rxd
    J14                                                               r  ftdi_rxd (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cv32e40x_soc_inst/simpleuart_inst/send_pattern_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ftdi_rxd
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.181ns  (logic 1.395ns (63.984%)  route 0.785ns (36.016%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.944 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.549     1.493    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.432 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.918    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        0.592     1.536    cv32e40x_soc_inst/simpleuart_inst/clk
    SLICE_X6Y8           FDRE                                         r  cv32e40x_soc_inst/simpleuart_inst/send_pattern_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE (Prop_fdre_C_Q)         0.164     1.700 r  cv32e40x_soc_inst/simpleuart_inst/send_pattern_reg[0]/Q
                         net (fo=1, routed)           0.785     2.485    ftdi_rxd_OBUF
    J14                  OBUF (Prop_obuf_I_O)         1.231     3.717 r  ftdi_rxd_OBUF_inst/O
                         net (fo=0)                   0.000     3.717    ftdi_rxd
    J14                                                               r  ftdi_rxd (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 osc_50MHz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            osc_50MHz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    N14                                               0.000     5.000 f  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     5.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         1.517     6.517 f  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.488    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.584 f  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.575    10.159    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     6.827 f  osc_50MHz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     8.488    osc_50MHz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.584 f  osc_50MHz/inst/clkf_buf/O
                         net (fo=1, routed)           1.575    10.159    osc_50MHz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  osc_50MHz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 osc_50MHz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            osc_50MHz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.944 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.549     1.493    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061     0.432 r  osc_50MHz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486     0.918    osc_50MHz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.944 r  osc_50MHz/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     1.493    osc_50MHz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  osc_50MHz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_25MHz_clk_wiz_0

Max Delay           138 Endpoints
Min Delay           138 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__0/ACOUT[16]
                            (internal pin)
  Destination:            cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o_reg[alu_operand_b][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.865ns  (logic 5.971ns (67.358%)  route 2.894ns (32.642%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1                      0.000     0.000 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__0_n_37
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[1])
                                                      3.639     3.641 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__1/P[1]
                         net (fo=2, routed)           0.953     4.594    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__1_n_104
    SLICE_X53Y19         LUT2 (Prop_lut2_I0_O)        0.124     4.718 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[16]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     4.718    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[16]_INST_0_i_7_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.116 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[16]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.116    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[16]_INST_0_i_1_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.338 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[20]_INST_0_i_1/O[0]
                         net (fo=2, routed)           0.678     6.016    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__2[20]
    SLICE_X52Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.725     6.741 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     6.741    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[20]_INST_0_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.858 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[24]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     6.858    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[24]_INST_0_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.173 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[28]_INST_0/O[3]
                         net (fo=5, routed)           0.702     7.875    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul_result[31]
    SLICE_X53Y25         LUT5 (Prop_lut5_I1_O)        0.307     8.182 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/rf_wdata_o[31]_INST_0/O
                         net (fo=2, routed)           0.559     8.741    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/rf_wdata_ex_i[31]
    SLICE_X45Y25         LUT6 (Prop_lut6_I3_O)        0.124     8.865 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[alu_operand_b][31]_i_2_comp/O
                         net (fo=1, routed)           0.000     8.865    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/p_0_in__0[31]
    SLICE_X45Y25         FDCE                                         r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o_reg[alu_operand_b][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.405 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.457     4.862    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     1.732 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.314    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        1.431     4.836    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/clk
    SLICE_X45Y25         FDCE                                         r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o_reg[alu_operand_b][31]/C

Slack:                    inf
  Source:                 cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__0/ACOUT[16]
                            (internal pin)
  Destination:            cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/ex_wb_pipe_o_reg[rf_wdata][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.804ns  (logic 5.847ns (66.410%)  route 2.957ns (33.590%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1                      0.000     0.000 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__0_n_37
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[1])
                                                      3.639     3.641 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__1/P[1]
                         net (fo=2, routed)           0.953     4.594    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__1_n_104
    SLICE_X53Y19         LUT2 (Prop_lut2_I0_O)        0.124     4.718 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[16]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     4.718    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[16]_INST_0_i_7_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.116 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[16]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.116    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[16]_INST_0_i_1_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.338 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[20]_INST_0_i_1/O[0]
                         net (fo=2, routed)           0.678     6.016    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__2[20]
    SLICE_X52Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.725     6.741 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     6.741    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[20]_INST_0_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.858 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[24]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     6.858    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[24]_INST_0_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.173 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[28]_INST_0/O[3]
                         net (fo=5, routed)           0.702     7.875    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul_result[31]
    SLICE_X53Y25         LUT5 (Prop_lut5_I1_O)        0.307     8.182 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/rf_wdata_o[31]_INST_0/O
                         net (fo=2, routed)           0.623     8.804    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/rf_wdata_o[31]
    SLICE_X52Y23         FDCE                                         r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/ex_wb_pipe_o_reg[rf_wdata][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.405 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.457     4.862    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     1.732 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.314    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        1.437     4.842    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/clk
    SLICE_X52Y23         FDCE                                         r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/ex_wb_pipe_o_reg[rf_wdata][31]/C

Slack:                    inf
  Source:                 cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__0/ACOUT[16]
                            (internal pin)
  Destination:            cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o_reg[muldiv_operand_b][22]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.758ns  (logic 5.562ns (63.504%)  route 3.196ns (36.496%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT2=1 LUT5=2)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1                      0.000     0.000 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__0_n_37
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[1])
                                                      3.639     3.641 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__1/P[1]
                         net (fo=2, routed)           0.953     4.594    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__1_n_104
    SLICE_X53Y19         LUT2 (Prop_lut2_I0_O)        0.124     4.718 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[16]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     4.718    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[16]_INST_0_i_7_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.116 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[16]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.116    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[16]_INST_0_i_1_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.338 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[20]_INST_0_i_1/O[0]
                         net (fo=2, routed)           0.678     6.016    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__2[20]
    SLICE_X52Y20         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.754     6.770 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[20]_INST_0/O[2]
                         net (fo=4, routed)           0.485     7.256    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul_result[22]
    SLICE_X50Y19         LUT5 (Prop_lut5_I1_O)        0.301     7.557 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/rf_wdata_o[22]_INST_0/O
                         net (fo=4, routed)           0.593     8.149    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/rf_wdata_ex_i[22]
    SLICE_X46Y19         LUT5 (Prop_lut5_I1_O)        0.124     8.273 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[muldiv_operand_b][22]_i_1/O
                         net (fo=1, routed)           0.485     8.758    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[muldiv_operand_b][22]_i_1_n_0
    SLICE_X47Y17         FDCE                                         r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o_reg[muldiv_operand_b][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.405 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.457     4.862    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     1.732 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.314    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        1.440     4.845    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/clk
    SLICE_X47Y17         FDCE                                         r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o_reg[muldiv_operand_b][22]/C

Slack:                    inf
  Source:                 cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__0/ACOUT[16]
                            (internal pin)
  Destination:            cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o_reg[muldiv_operand_b][26]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.744ns  (logic 5.772ns (66.010%)  route 2.972ns (33.990%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT2=1 LUT5=2)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1                      0.000     0.000 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__0_n_37
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[1])
                                                      3.639     3.641 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__1/P[1]
                         net (fo=2, routed)           0.953     4.594    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__1_n_104
    SLICE_X53Y19         LUT2 (Prop_lut2_I0_O)        0.124     4.718 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[16]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     4.718    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[16]_INST_0_i_7_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.116 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[16]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.116    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[16]_INST_0_i_1_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.338 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[20]_INST_0_i_1/O[0]
                         net (fo=2, routed)           0.678     6.016    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__2[20]
    SLICE_X52Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.725     6.741 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     6.741    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[20]_INST_0_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.980 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[24]_INST_0/O[2]
                         net (fo=3, routed)           0.610     7.590    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul_result[26]
    SLICE_X49Y18         LUT5 (Prop_lut5_I1_O)        0.301     7.891 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/rf_wdata_o[26]_INST_0/O
                         net (fo=5, routed)           0.729     8.620    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/rf_wdata_ex_i[26]
    SLICE_X46Y18         LUT5 (Prop_lut5_I1_O)        0.124     8.744 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[muldiv_operand_b][26]_i_1/O
                         net (fo=1, routed)           0.000     8.744    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[muldiv_operand_b][26]_i_1_n_0
    SLICE_X46Y18         FDCE                                         r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o_reg[muldiv_operand_b][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.405 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.457     4.862    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     1.732 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.314    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        1.438     4.843    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/clk
    SLICE_X46Y18         FDCE                                         r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o_reg[muldiv_operand_b][26]/C

Slack:                    inf
  Source:                 cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__0/ACOUT[16]
                            (internal pin)
  Destination:            cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o_reg[muldiv_operand_b][27]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.741ns  (logic 5.730ns (65.550%)  route 3.011ns (34.450%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1                      0.000     0.000 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__0_n_37
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[1])
                                                      3.639     3.641 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__1/P[1]
                         net (fo=2, routed)           0.953     4.594    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__1_n_104
    SLICE_X53Y19         LUT2 (Prop_lut2_I0_O)        0.124     4.718 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[16]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     4.718    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[16]_INST_0_i_7_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.116 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[16]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.116    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[16]_INST_0_i_1_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.338 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[20]_INST_0_i_1/O[0]
                         net (fo=2, routed)           0.678     6.016    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__2[20]
    SLICE_X52Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.725     6.741 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     6.741    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[20]_INST_0_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.056 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[24]_INST_0/O[3]
                         net (fo=5, routed)           0.762     7.818    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/result_o[27]_alias
    SLICE_X45Y19         LUT6 (Prop_lut6_I3_O)        0.307     8.125 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[muldiv_operand_b][27]_i_1_comp_1/O
                         net (fo=2, routed)           0.616     8.741    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[muldiv_operand_b][27]_i_1_n_0
    SLICE_X46Y18         FDCE                                         r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o_reg[muldiv_operand_b][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.405 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.457     4.862    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     1.732 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.314    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        1.438     4.843    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/clk
    SLICE_X46Y18         FDCE                                         r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o_reg[muldiv_operand_b][27]/C

Slack:                    inf
  Source:                 cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__0/ACOUT[16]
                            (internal pin)
  Destination:            cv32e40x_soc_inst/cv32e40x_top_inst/coproc_inst/rs0_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.727ns  (logic 5.854ns (67.083%)  route 2.873ns (32.917%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1                      0.000     0.000 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__0_n_37
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[1])
                                                      3.639     3.641 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__1/P[1]
                         net (fo=2, routed)           0.953     4.594    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__1_n_104
    SLICE_X53Y19         LUT2 (Prop_lut2_I0_O)        0.124     4.718 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[16]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     4.718    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[16]_INST_0_i_7_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.116 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[16]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.116    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[16]_INST_0_i_1_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.338 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[20]_INST_0_i_1/O[0]
                         net (fo=2, routed)           0.678     6.016    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__2[20]
    SLICE_X52Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.725     6.741 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     6.741    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[20]_INST_0_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.858 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[24]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     6.858    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[24]_INST_0_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.181 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[28]_INST_0/O[1]
                         net (fo=6, routed)           0.751     7.932    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/result_o[29]_alias
    SLICE_X45Y23         LUT6 (Prop_lut6_I3_O)        0.306     8.238 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/xif_issue_if\\.issue_req[rs][0][29]_INST_0_comp/O
                         net (fo=3, routed)           0.489     8.727    cv32e40x_soc_inst/cv32e40x_top_inst/coproc_inst/xif_issue_if\\.issue_req[rs][0][29]
    SLICE_X46Y23         FDCE                                         r  cv32e40x_soc_inst/cv32e40x_top_inst/coproc_inst/rs0_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.405 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.457     4.862    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     1.732 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.314    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        1.433     4.838    cv32e40x_soc_inst/cv32e40x_top_inst/coproc_inst/clk_i
    SLICE_X46Y23         FDCE                                         r  cv32e40x_soc_inst/cv32e40x_top_inst/coproc_inst/rs0_reg[29]/C

Slack:                    inf
  Source:                 cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__0/ACOUT[16]
                            (internal pin)
  Destination:            cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o_reg[alu_operand_b][26]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.717ns  (logic 5.772ns (66.218%)  route 2.945ns (33.782%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1                      0.000     0.000 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__0_n_37
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[1])
                                                      3.639     3.641 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__1/P[1]
                         net (fo=2, routed)           0.953     4.594    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__1_n_104
    SLICE_X53Y19         LUT2 (Prop_lut2_I0_O)        0.124     4.718 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[16]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     4.718    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[16]_INST_0_i_7_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.116 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[16]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.116    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[16]_INST_0_i_1_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.338 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[20]_INST_0_i_1/O[0]
                         net (fo=2, routed)           0.678     6.016    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__2[20]
    SLICE_X52Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.725     6.741 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     6.741    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[20]_INST_0_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.980 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[24]_INST_0/O[2]
                         net (fo=3, routed)           0.610     7.590    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul_result[26]
    SLICE_X49Y18         LUT5 (Prop_lut5_I1_O)        0.301     7.891 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/rf_wdata_o[26]_INST_0/O
                         net (fo=5, routed)           0.702     8.593    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/rf_wdata_ex_i[26]
    SLICE_X44Y20         LUT6 (Prop_lut6_I4_O)        0.124     8.717 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[alu_operand_b][26]_i_1_comp/O
                         net (fo=1, routed)           0.000     8.717    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/p_0_in__0[26]
    SLICE_X44Y20         FDCE                                         r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o_reg[alu_operand_b][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.405 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.457     4.862    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     1.732 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.314    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        1.437     4.842    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/clk
    SLICE_X44Y20         FDCE                                         r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o_reg[alu_operand_b][26]/C

Slack:                    inf
  Source:                 cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__0/ACOUT[16]
                            (internal pin)
  Destination:            cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o_reg[muldiv_operand_b][29]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.715ns  (logic 5.854ns (67.169%)  route 2.861ns (32.831%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1                      0.000     0.000 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__0_n_37
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[1])
                                                      3.639     3.641 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__1/P[1]
                         net (fo=2, routed)           0.953     4.594    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__1_n_104
    SLICE_X53Y19         LUT2 (Prop_lut2_I0_O)        0.124     4.718 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[16]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     4.718    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[16]_INST_0_i_7_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.116 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[16]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.116    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[16]_INST_0_i_1_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.338 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[20]_INST_0_i_1/O[0]
                         net (fo=2, routed)           0.678     6.016    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__2[20]
    SLICE_X52Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.725     6.741 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     6.741    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[20]_INST_0_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.858 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[24]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     6.858    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[24]_INST_0_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.181 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[28]_INST_0/O[1]
                         net (fo=6, routed)           0.746     7.927    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/result_o[29]_alias
    SLICE_X46Y22         LUT6 (Prop_lut6_I3_O)        0.306     8.233 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[muldiv_operand_b][29]_i_1_comp_1/O
                         net (fo=2, routed)           0.483     8.715    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[muldiv_operand_b][29]_i_1_n_0
    SLICE_X46Y24         FDCE                                         r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o_reg[muldiv_operand_b][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.405 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.457     4.862    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     1.732 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.314    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        1.431     4.836    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/clk
    SLICE_X46Y24         FDCE                                         r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o_reg[muldiv_operand_b][29]/C

Slack:                    inf
  Source:                 cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__0/ACOUT[16]
                            (internal pin)
  Destination:            cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][19]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.712ns  (logic 5.552ns (63.725%)  route 3.160ns (36.275%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=1 LUT2=2 LUT4=1 LUT5=2)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1                      0.000     0.000 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__0_n_37
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__1/P[0]
                         net (fo=2, routed)           0.702     4.343    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__1_n_105
    SLICE_X53Y19         LUT2 (Prop_lut2_I0_O)        0.124     4.467 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[16]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     4.467    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[16]_INST_0_i_8_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.047 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[16]_INST_0_i_1/O[2]
                         net (fo=2, routed)           0.504     5.550    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__2[18]
    SLICE_X52Y19         LUT2 (Prop_lut2_I0_O)        0.302     5.852 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[16]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     5.852    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[16]_INST_0_i_3_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     6.204 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[16]_INST_0/O[3]
                         net (fo=3, routed)           0.615     6.819    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul_result[19]
    SLICE_X53Y18         LUT5 (Prop_lut5_I1_O)        0.307     7.126 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/rf_wdata_o[19]_INST_0/O
                         net (fo=4, routed)           0.736     7.862    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/rf_wdata_ex_i[19]
    SLICE_X41Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.986 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/xif_issue_if\\.issue_req[rs][0][19]_INST_0/O
                         net (fo=3, routed)           0.602     8.588    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/xif_issue_if\\.issue_req[rs][0][19]
    SLICE_X41Y23         LUT4 (Prop_lut4_I3_O)        0.124     8.712 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[alu_operand_a][19]_i_1/O
                         net (fo=1, routed)           0.000     8.712    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/operand_a[19]
    SLICE_X41Y23         FDCE                                         r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.405 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.457     4.862    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     1.732 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.314    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        1.432     4.837    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/clk
    SLICE_X41Y23         FDCE                                         r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o_reg[alu_operand_a][19]/C

Slack:                    inf
  Source:                 cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__0/ACOUT[16]
                            (internal pin)
  Destination:            cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o_reg[operand_c][28]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.709ns  (logic 5.863ns (67.319%)  route 2.846ns (32.681%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1                      0.000     0.000 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__0_n_37
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[1])
                                                      3.639     3.641 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__1/P[1]
                         net (fo=2, routed)           0.953     4.594    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__1_n_104
    SLICE_X53Y19         LUT2 (Prop_lut2_I0_O)        0.124     4.718 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[16]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     4.718    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[16]_INST_0_i_7_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.116 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[16]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.116    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[16]_INST_0_i_1_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.338 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[20]_INST_0_i_1/O[0]
                         net (fo=2, routed)           0.678     6.016    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__2[20]
    SLICE_X52Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.725     6.741 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     6.741    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[20]_INST_0_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.858 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[24]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     6.858    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[24]_INST_0_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.077 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[28]_INST_0/O[0]
                         net (fo=5, routed)           0.615     7.692    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul_result[28]
    SLICE_X44Y23         LUT5 (Prop_lut5_I1_O)        0.295     7.987 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/rf_wdata_o[28]_INST_0/O
                         net (fo=4, routed)           0.598     8.585    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/rf_wdata_ex_i[28]
    SLICE_X41Y24         LUT6 (Prop_lut6_I3_O)        0.124     8.709 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[operand_c][28]_i_1_comp/O
                         net (fo=1, routed)           0.000     8.709    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[operand_c][28]_i_1_n_0
    SLICE_X41Y24         FDCE                                         r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o_reg[operand_c][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.405 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.457     4.862    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     1.732 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.314    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        1.430     4.835    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/clk
    SLICE_X41Y24         FDCE                                         r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o_reg[operand_c][28]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ftdi_txd
                            (input port)
  Destination:            cv32e40x_soc_inst/ser_rx_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.304ns  (logic 0.236ns (18.120%)  route 1.067ns (81.880%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J13                                               0.000     0.000 r  ftdi_txd (IN)
                         net (fo=0)                   0.000     0.000    ftdi_txd
    J13                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  ftdi_txd_IBUF_inst/O
                         net (fo=1, routed)           1.067     1.304    cv32e40x_soc_inst/ser_rx
    SLICE_X2Y2           FDRE                                         r  cv32e40x_soc_inst/ser_rx_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.190 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.817     2.007    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.631 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.161    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        0.867     2.057    cv32e40x_soc_inst/clk_i
    SLICE_X2Y2           FDRE                                         r  cv32e40x_soc_inst/ser_rx_ff_reg[0]/C

Slack:                    inf
  Source:                 cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__0/ACOUT[16]
                            (internal pin)
  Destination:            cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/mulh_acc_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.475ns  (logic 0.914ns (61.965%)  route 0.561ns (38.035%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT2=2 LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1                      0.000     0.000 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__0_n_37
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[2])
                                                      0.521     0.523 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__1/P[2]
                         net (fo=2, routed)           0.274     0.797    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__1_n_103
    SLICE_X53Y19         LUT2 (Prop_lut2_I0_O)        0.045     0.842 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[16]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     0.842    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[16]_INST_0_i_6_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.905 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[16]_INST_0_i_1/O[3]
                         net (fo=2, routed)           0.146     1.051    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__2[19]
    SLICE_X52Y19         LUT2 (Prop_lut2_I0_O)        0.110     1.161 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[16]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     1.161    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[16]_INST_0_i_2_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.225 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[16]_INST_0/O[3]
                         net (fo=3, routed)           0.139     1.364    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[19]
    SLICE_X53Y18         LUT6 (Prop_lut6_I2_O)        0.111     1.475 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/mulh_acc[3]_i_1/O
                         net (fo=1, routed)           0.000     1.475    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/mulh_acc_next[3]
    SLICE_X53Y18         FDCE                                         r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/mulh_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.190 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.817     2.007    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.631 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.161    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        0.828     2.018    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/clk
    SLICE_X53Y18         FDCE                                         r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/mulh_acc_reg[3]/C

Slack:                    inf
  Source:                 cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__0/ACOUT[16]
                            (internal pin)
  Destination:            cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/mulh_acc_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.487ns  (logic 0.912ns (61.326%)  route 0.575ns (38.674%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT2=2 LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1                      0.000     0.000 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__0_n_37
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[16])
                                                      0.521     0.523 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__1/P[16]
                         net (fo=1, routed)           0.261     0.784    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__1_n_89
    SLICE_X53Y23         LUT2 (Prop_lut2_I0_O)        0.045     0.829 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/mulh_acc[32]_i_7/O
                         net (fo=1, routed)           0.000     0.829    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/mulh_acc[32]_i_7_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.894 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/mulh_acc_reg[32]_i_6/O[1]
                         net (fo=1, routed)           0.118     1.011    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__2[33]
    SLICE_X52Y23         LUT2 (Prop_lut2_I1_O)        0.107     1.118 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/mulh_acc[32]_i_4/O
                         net (fo=1, routed)           0.000     1.118    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/mulh_acc[32]_i_4_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.184 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/mulh_acc_reg[32]_i_2/O[1]
                         net (fo=16, routed)          0.195     1.379    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/mulh_acc_reg[32]_i_2_n_6
    SLICE_X52Y24         LUT6 (Prop_lut6_I2_O)        0.108     1.487 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/mulh_acc[30]_i_1/O
                         net (fo=1, routed)           0.000     1.487    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/mulh_acc_next[30]
    SLICE_X52Y24         FDCE                                         r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/mulh_acc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.190 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.817     2.007    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.631 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.161    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        0.821     2.011    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/clk
    SLICE_X52Y24         FDCE                                         r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/mulh_acc_reg[30]/C

Slack:                    inf
  Source:                 cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__0/ACOUT[16]
                            (internal pin)
  Destination:            cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/mulh_acc_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.498ns  (logic 0.950ns (63.425%)  route 0.548ns (36.575%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1                      0.000     0.000 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__0_n_37
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[4])
                                                      0.521     0.523 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__1/P[4]
                         net (fo=2, routed)           0.270     0.793    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__1_n_101
    SLICE_X53Y20         LUT2 (Prop_lut2_I0_O)        0.045     0.838 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[20]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     0.838    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[20]_INST_0_i_8_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.903 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[20]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.130     1.033    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__2[21]
    SLICE_X52Y20         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.211     1.244 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[20]_INST_0/O[2]
                         net (fo=4, routed)           0.146     1.390    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[22]
    SLICE_X51Y20         LUT6 (Prop_lut6_I4_O)        0.108     1.498 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/mulh_acc[22]_i_1/O
                         net (fo=1, routed)           0.000     1.498    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/mulh_acc_next[22]
    SLICE_X51Y20         FDCE                                         r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/mulh_acc_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.190 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.817     2.007    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.631 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.161    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        0.826     2.016    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/clk
    SLICE_X51Y20         FDCE                                         r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/mulh_acc_reg[22]/C

Slack:                    inf
  Source:                 cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__0/ACOUT[16]
                            (internal pin)
  Destination:            cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/mulh_acc_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.508ns  (logic 0.912ns (60.463%)  route 0.596ns (39.537%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT2=2 LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1                      0.000     0.000 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__0_n_37
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[16])
                                                      0.521     0.523 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__1/P[16]
                         net (fo=1, routed)           0.261     0.784    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__1_n_89
    SLICE_X53Y23         LUT2 (Prop_lut2_I0_O)        0.045     0.829 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/mulh_acc[32]_i_7/O
                         net (fo=1, routed)           0.000     0.829    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/mulh_acc[32]_i_7_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.894 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/mulh_acc_reg[32]_i_6/O[1]
                         net (fo=1, routed)           0.118     1.011    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__2[33]
    SLICE_X52Y23         LUT2 (Prop_lut2_I1_O)        0.107     1.118 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/mulh_acc[32]_i_4/O
                         net (fo=1, routed)           0.000     1.118    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/mulh_acc[32]_i_4_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.184 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/mulh_acc_reg[32]_i_2/O[1]
                         net (fo=16, routed)          0.216     1.400    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/mulh_acc_reg[32]_i_2_n_6
    SLICE_X53Y24         LUT6 (Prop_lut6_I2_O)        0.108     1.508 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/mulh_acc[28]_i_1/O
                         net (fo=1, routed)           0.000     1.508    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/mulh_acc_next[28]
    SLICE_X53Y24         FDCE                                         r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/mulh_acc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.190 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.817     2.007    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.631 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.161    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        0.821     2.011    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/clk
    SLICE_X53Y24         FDCE                                         r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/mulh_acc_reg[28]/C

Slack:                    inf
  Source:                 cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__0/ACOUT[16]
                            (internal pin)
  Destination:            cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/mulh_acc_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.508ns  (logic 0.912ns (60.463%)  route 0.596ns (39.537%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT2=2 LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1                      0.000     0.000 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__0_n_37
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[16])
                                                      0.521     0.523 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__1/P[16]
                         net (fo=1, routed)           0.261     0.784    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__1_n_89
    SLICE_X53Y23         LUT2 (Prop_lut2_I0_O)        0.045     0.829 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/mulh_acc[32]_i_7/O
                         net (fo=1, routed)           0.000     0.829    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/mulh_acc[32]_i_7_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.894 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/mulh_acc_reg[32]_i_6/O[1]
                         net (fo=1, routed)           0.118     1.011    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__2[33]
    SLICE_X52Y23         LUT2 (Prop_lut2_I1_O)        0.107     1.118 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/mulh_acc[32]_i_4/O
                         net (fo=1, routed)           0.000     1.118    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/mulh_acc[32]_i_4_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.184 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/mulh_acc_reg[32]_i_2/O[1]
                         net (fo=16, routed)          0.216     1.400    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/mulh_acc_reg[32]_i_2_n_6
    SLICE_X53Y24         LUT6 (Prop_lut6_I2_O)        0.108     1.508 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/mulh_acc[29]_i_1/O
                         net (fo=1, routed)           0.000     1.508    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/mulh_acc_next[29]
    SLICE_X53Y24         FDCE                                         r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/mulh_acc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.190 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.817     2.007    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.631 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.161    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        0.821     2.011    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/clk
    SLICE_X53Y24         FDCE                                         r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/mulh_acc_reg[29]/C

Slack:                    inf
  Source:                 cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__0/ACOUT[16]
                            (internal pin)
  Destination:            cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/mulh_acc_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.510ns  (logic 0.912ns (60.380%)  route 0.598ns (39.620%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT2=2 LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1                      0.000     0.000 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__0_n_37
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[16])
                                                      0.521     0.523 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__1/P[16]
                         net (fo=1, routed)           0.261     0.784    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__1_n_89
    SLICE_X53Y23         LUT2 (Prop_lut2_I0_O)        0.045     0.829 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/mulh_acc[32]_i_7/O
                         net (fo=1, routed)           0.000     0.829    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/mulh_acc[32]_i_7_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.894 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/mulh_acc_reg[32]_i_6/O[1]
                         net (fo=1, routed)           0.118     1.011    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__2[33]
    SLICE_X52Y23         LUT2 (Prop_lut2_I1_O)        0.107     1.118 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/mulh_acc[32]_i_4/O
                         net (fo=1, routed)           0.000     1.118    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/mulh_acc[32]_i_4_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.184 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/mulh_acc_reg[32]_i_2/O[1]
                         net (fo=16, routed)          0.218     1.402    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/mulh_acc_reg[32]_i_2_n_6
    SLICE_X53Y24         LUT6 (Prop_lut6_I2_O)        0.108     1.510 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/mulh_acc[27]_i_1/O
                         net (fo=1, routed)           0.000     1.510    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/mulh_acc_next[27]
    SLICE_X53Y24         FDCE                                         r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/mulh_acc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.190 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.817     2.007    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.631 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.161    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        0.821     2.011    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/clk
    SLICE_X53Y24         FDCE                                         r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/mulh_acc_reg[27]/C

Slack:                    inf
  Source:                 cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__0/ACOUT[16]
                            (internal pin)
  Destination:            cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/mulh_acc_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.511ns  (logic 0.912ns (60.340%)  route 0.599ns (39.660%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT2=2 LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1                      0.000     0.000 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__0_n_37
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[16])
                                                      0.521     0.523 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__1/P[16]
                         net (fo=1, routed)           0.261     0.784    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__1_n_89
    SLICE_X53Y23         LUT2 (Prop_lut2_I0_O)        0.045     0.829 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/mulh_acc[32]_i_7/O
                         net (fo=1, routed)           0.000     0.829    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/mulh_acc[32]_i_7_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.894 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/mulh_acc_reg[32]_i_6/O[1]
                         net (fo=1, routed)           0.118     1.011    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__2[33]
    SLICE_X52Y23         LUT2 (Prop_lut2_I1_O)        0.107     1.118 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/mulh_acc[32]_i_4/O
                         net (fo=1, routed)           0.000     1.118    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/mulh_acc[32]_i_4_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.184 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/mulh_acc_reg[32]_i_2/O[1]
                         net (fo=16, routed)          0.219     1.403    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/mulh_acc_reg[32]_i_2_n_6
    SLICE_X53Y24         LUT6 (Prop_lut6_I2_O)        0.108     1.511 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/mulh_acc[26]_i_1/O
                         net (fo=1, routed)           0.000     1.511    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/mulh_acc_next[26]
    SLICE_X53Y24         FDCE                                         r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/mulh_acc_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.190 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.817     2.007    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.631 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.161    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        0.821     2.011    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/clk
    SLICE_X53Y24         FDCE                                         r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/mulh_acc_reg[26]/C

Slack:                    inf
  Source:                 cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__0/ACOUT[16]
                            (internal pin)
  Destination:            cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/mulh_acc_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.517ns  (logic 0.950ns (62.632%)  route 0.567ns (37.368%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1                      0.000     0.000 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__0_n_37
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      0.521     0.523 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__1/P[0]
                         net (fo=2, routed)           0.270     0.793    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__1_n_105
    SLICE_X53Y19         LUT2 (Prop_lut2_I0_O)        0.045     0.838 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[16]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     0.838    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[16]_INST_0_i_8_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.903 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[16]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.130     1.033    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__2[17]
    SLICE_X52Y19         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.211     1.244 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[16]_INST_0/O[2]
                         net (fo=3, routed)           0.165     1.409    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[18]
    SLICE_X53Y18         LUT6 (Prop_lut6_I4_O)        0.108     1.517 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/mulh_acc[18]_i_1/O
                         net (fo=1, routed)           0.000     1.517    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/mulh_acc_next[18]
    SLICE_X53Y18         FDCE                                         r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/mulh_acc_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.190 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.817     2.007    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.631 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.161    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        0.828     2.018    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/clk
    SLICE_X53Y18         FDCE                                         r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/mulh_acc_reg[18]/C

Slack:                    inf
  Source:                 cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__0/ACOUT[16]
                            (internal pin)
  Destination:            cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/mulh_acc_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.518ns  (logic 0.918ns (60.492%)  route 0.600ns (39.508%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT2=2 LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1                      0.000     0.000 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__0_n_37
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[7])
                                                      0.521     0.523 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__1/P[7]
                         net (fo=2, routed)           0.298     0.821    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__1_n_98
    SLICE_X53Y21         LUT2 (Prop_lut2_I0_O)        0.045     0.866 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[24]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     0.866    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[24]_INST_0_i_9_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.936 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[24]_INST_0_i_1/O[0]
                         net (fo=2, routed)           0.164     1.100    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/int_result__2[24]
    SLICE_X52Y21         LUT2 (Prop_lut2_I0_O)        0.107     1.207 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[24]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.207    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[24]_INST_0_i_5_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.277 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[24]_INST_0/O[0]
                         net (fo=5, routed)           0.136     1.413    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/result_o[24]
    SLICE_X51Y21         LUT6 (Prop_lut6_I2_O)        0.105     1.518 r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/mulh_acc[8]_i_1/O
                         net (fo=1, routed)           0.000     1.518    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/mulh_acc_next[8]
    SLICE_X51Y21         FDCE                                         r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/mulh_acc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  osc_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    osc_100MHz_i
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  osc_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    osc_50MHz/inst/osc_100MHz_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.190 r  osc_50MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.817     2.007    osc_50MHz/inst/osc_100MHz_i_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.631 r  osc_50MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.161    osc_50MHz/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  osc_50MHz/inst/clkout1_buf/O
                         net (fo=3125, routed)        0.825     2.015    cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/clk
    SLICE_X51Y21         FDCE                                         r  cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/mulh_acc_reg[8]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Max Delay           257 Endpoints
Min Delay           257 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.886ns  (logic 0.372ns (7.614%)  route 4.514ns (92.386%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.499     2.499    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X41Y42         LUT5 (Prop_lut5_I4_O)        0.124     2.623 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.596     3.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X41Y44         LUT4 (Prop_lut4_I1_O)        0.124     3.343 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.585     3.929    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X42Y44         LUT5 (Prop_lut5_I4_O)        0.124     4.053 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.833     4.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X40Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594     1.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.447     3.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X40Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.886ns  (logic 0.372ns (7.614%)  route 4.514ns (92.386%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.499     2.499    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X41Y42         LUT5 (Prop_lut5_I4_O)        0.124     2.623 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.596     3.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X41Y44         LUT4 (Prop_lut4_I1_O)        0.124     3.343 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.585     3.929    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X42Y44         LUT5 (Prop_lut5_I4_O)        0.124     4.053 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.833     4.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X40Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594     1.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.447     3.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X40Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.886ns  (logic 0.372ns (7.614%)  route 4.514ns (92.386%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.499     2.499    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X41Y42         LUT5 (Prop_lut5_I4_O)        0.124     2.623 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.596     3.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X41Y44         LUT4 (Prop_lut4_I1_O)        0.124     3.343 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.585     3.929    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X42Y44         LUT5 (Prop_lut5_I4_O)        0.124     4.053 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.833     4.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X40Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594     1.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.447     3.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X40Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.886ns  (logic 0.372ns (7.614%)  route 4.514ns (92.386%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.499     2.499    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X41Y42         LUT5 (Prop_lut5_I4_O)        0.124     2.623 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.596     3.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X41Y44         LUT4 (Prop_lut4_I1_O)        0.124     3.343 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.585     3.929    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X42Y44         LUT5 (Prop_lut5_I4_O)        0.124     4.053 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.833     4.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X40Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594     1.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.447     3.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X40Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.886ns  (logic 0.372ns (7.614%)  route 4.514ns (92.386%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.499     2.499    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X41Y42         LUT5 (Prop_lut5_I4_O)        0.124     2.623 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.596     3.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X41Y44         LUT4 (Prop_lut4_I1_O)        0.124     3.343 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.585     3.929    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X42Y44         LUT5 (Prop_lut5_I4_O)        0.124     4.053 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.833     4.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X40Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594     1.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.447     3.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X40Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.886ns  (logic 0.372ns (7.614%)  route 4.514ns (92.386%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.499     2.499    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X41Y42         LUT5 (Prop_lut5_I4_O)        0.124     2.623 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.596     3.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X41Y44         LUT4 (Prop_lut4_I1_O)        0.124     3.343 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.585     3.929    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X42Y44         LUT5 (Prop_lut5_I4_O)        0.124     4.053 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.833     4.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X40Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594     1.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.447     3.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X40Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.854ns  (logic 0.117ns (2.410%)  route 4.737ns (97.590%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          3.276     3.276    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X38Y42         LUT5 (Prop_lut5_I0_O)        0.117     3.393 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          1.461     4.854    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X44Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594     1.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.443     3.129    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X44Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.854ns  (logic 0.117ns (2.410%)  route 4.737ns (97.590%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          3.276     3.276    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X38Y42         LUT5 (Prop_lut5_I0_O)        0.117     3.393 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          1.461     4.854    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X44Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594     1.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.443     3.129    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X44Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[12]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.854ns  (logic 0.117ns (2.410%)  route 4.737ns (97.590%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          3.276     3.276    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X38Y42         LUT5 (Prop_lut5_I0_O)        0.117     3.393 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          1.461     4.854    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X44Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594     1.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.443     3.129    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X44Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[14]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.854ns  (logic 0.117ns (2.410%)  route 4.737ns (97.590%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          3.276     3.276    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X38Y42         LUT5 (Prop_lut5_I0_O)        0.117     3.393 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          1.461     4.854    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X44Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594     1.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.443     3.129    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X44Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.569ns  (logic 0.045ns (7.909%)  route 0.524ns (92.091%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=35, routed)          0.524     0.524    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X43Y36         LUT5 (Prop_lut5_I1_O)        0.045     0.569 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[9]_i_1/O
                         net (fo=1, routed)           0.000     0.569    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[9]_i_1_n_0
    SLICE_X43Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.828     1.703    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X43Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[9]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.579ns  (logic 0.000ns (0.000%)  route 0.579ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           0.579     0.579    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X37Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.831     1.706    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.579ns  (logic 0.000ns (0.000%)  route 0.579ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           0.579     0.579    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X37Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.831     1.706    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.579ns  (logic 0.000ns (0.000%)  route 0.579ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           0.579     0.579    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X37Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.831     1.706    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.579ns  (logic 0.000ns (0.000%)  route 0.579ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           0.579     0.579    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X37Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.831     1.706    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.045ns (7.719%)  route 0.538ns (92.281%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.538     0.538    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X43Y36         LUT5 (Prop_lut5_I3_O)        0.045     0.583 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[8]_i_1/O
                         net (fo=1, routed)           0.000     0.583    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[8]_i_1_n_0
    SLICE_X43Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.828     1.703    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X43Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.045ns (7.706%)  route 0.539ns (92.294%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.539     0.539    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X43Y36         LUT5 (Prop_lut5_I3_O)        0.045     0.584 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[10]_i_1/O
                         net (fo=1, routed)           0.000     0.584    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[10]_i_1_n_0
    SLICE_X43Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.828     1.703    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X43Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.607ns  (logic 0.000ns (0.000%)  route 0.607ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.607     0.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/out
    SLICE_X42Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.832     1.707    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X42Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.614ns  (logic 0.000ns (0.000%)  route 0.614ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           0.614     0.614    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X37Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.831     1.706    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.614ns  (logic 0.000ns (0.000%)  route 0.614ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           0.614     0.614    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X37Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.831     1.706    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C





