{\rtf1\ansi\ansicpg949\deff0\nouicompat\deflang1033\deflangfe1042{\fonttbl{\f0\fnil\fcharset129 \'b8\'bc\'c0\'ba \'b0\'ed\'b5\'f1;}}
{\*\generator Riched20 10.0.17134}\viewkind4\uc1 
\pard\sa200\sl276\slmult1\f0\fs20\lang18 Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.\par
--------------------------------------------------------------------------------------\par
| Tool Version : Vivado v.2018.2.2 (lin64) Build 2348494 Mon Oct  1 18:25:39 MDT 2018\par
| Date         : Thu May 16 00:38:13 2019\par
| Host         : t620-PowerEdge-T620 running 64-bit Ubuntu 18.04.2 LTS\par
| Command      : report_utilization -hierarchical -file utilization_0\par
| Design       : RTAD_ML\par
| Device       : 7z045ffg900-2\par
| Design State : Routed\par
--------------------------------------------------------------------------------------\par
\par
Utilization Design Information\par
\par
Table of Contents\par
-----------------\par
1. Utilization by Hierarchy\par
\par
1. Utilization by Hierarchy\par
---------------------------\par
\par
+------------------------------------------------------------+-------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+--------------+\par
|                          Instance                          |                                  Module                                 | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP48 Blocks |\par
+------------------------------------------------------------+-------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+--------------+\par
| RTAD_ML                                                    |                                                                   (top) |      22215 |      22215 |       0 |    0 | 4755 |     89 |     17 |            9 |\par
|   (RTAD_ML)                                                |                                                                   (top) |        561 |        561 |       0 |    0 |    0 |      0 |      0 |            0 |\par
|   addr_fifo                                                |                                                         ADDR_FIFO_13x64 |         25 |         25 |       0 |    0 |   28 |      0 |      1 |            0 |\par
|     U0                                                     |                                 ADDR_FIFO_13x64__fifo_generator_v13_2_2 |         25 |         25 |       0 |    0 |   28 |      0 |      1 |            0 |\par
|       inst_fifo_gen                                        |                           ADDR_FIFO_13x64__fifo_generator_v13_2_2_synth |         25 |         25 |       0 |    0 |   28 |      0 |      1 |            0 |\par
|         gconvfifo.rf                                       |                                     ADDR_FIFO_13x64__fifo_generator_top |         25 |         25 |       0 |    0 |   28 |      0 |      1 |            0 |\par
|           grf.rf                                           |                                 ADDR_FIFO_13x64__fifo_generator_ramfifo |         25 |         25 |       0 |    0 |   28 |      0 |      1 |            0 |\par
|             gntv_or_sync_fifo.gl0.rd                       |                                               ADDR_FIFO_13x64__rd_logic |         17 |         17 |       0 |    0 |   14 |      0 |      0 |            0 |\par
|               grss.rsts                                    |                                     ADDR_FIFO_13x64__rd_status_flags_ss |          2 |          2 |       0 |    0 |    2 |      0 |      0 |            0 |\par
|               rpntr                                        |                                            ADDR_FIFO_13x64__rd_bin_cntr |         15 |         15 |       0 |    0 |   12 |      0 |      0 |            0 |\par
|             gntv_or_sync_fifo.gl0.wr                       |                                               ADDR_FIFO_13x64__wr_logic |          8 |          8 |       0 |    0 |   14 |      0 |      0 |            0 |\par
|               gwss.wsts                                    |                                     ADDR_FIFO_13x64__wr_status_flags_ss |          4 |          4 |       0 |    0 |    2 |      0 |      0 |            0 |\par
|               wpntr                                        |                                            ADDR_FIFO_13x64__wr_bin_cntr |          4 |          4 |       0 |    0 |   12 |      0 |      0 |            0 |\par
|             gntv_or_sync_fifo.mem                          |                                                 ADDR_FIFO_13x64__memory |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|               gbm.gbmg.gbmga.ngecc.bmg                     |                                     ADDR_FIFO_13x64__blk_mem_gen_v8_4_1 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                 inst_blk_mem_gen                           |                               ADDR_FIFO_13x64__blk_mem_gen_v8_4_1_synth |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                   gnbram.gnativebmg.native_blk_mem_gen     |                                        ADDR_FIFO_13x64__blk_mem_gen_top |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                     valid.cstr                             |                               ADDR_FIFO_13x64__blk_mem_gen_generic_cstr |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                       ramloop[0].ram.r                     |                                 ADDR_FIFO_13x64__blk_mem_gen_prim_width |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                         prim_noinit.ram                    |                               ADDR_FIFO_13x64__blk_mem_gen_prim_wrapper |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|   embedding                                                |                                                          RTAD_EMBEDDING |        229 |        229 |       0 |    0 |    3 |     64 |      2 |            0 |\par
|     (embedding)                                            |                                                          RTAD_EMBEDDING |        161 |        161 |       0 |    0 |    1 |      0 |      0 |            0 |\par
|     genblk3[0].sys_embed                                   |                                                Syscall_Embedding_32x283 |          2 |          2 |       0 |    0 |    2 |      0 |      1 |            0 |\par
|       U0                                                   |                             Syscall_Embedding_32x283_blk_mem_gen_v8_4_1 |          2 |          2 |       0 |    0 |    2 |      0 |      1 |            0 |\par
|         inst_blk_mem_gen                                   |                       Syscall_Embedding_32x283_blk_mem_gen_v8_4_1_synth |          2 |          2 |       0 |    0 |    2 |      0 |      1 |            0 |\par
|           gnbram.gnativebmg.native_blk_mem_gen             |                                Syscall_Embedding_32x283_blk_mem_gen_top |          2 |          2 |       0 |    0 |    2 |      0 |      1 |            0 |\par
|             valid.cstr                                     |                       Syscall_Embedding_32x283_blk_mem_gen_generic_cstr |          2 |          2 |       0 |    0 |    2 |      0 |      1 |            0 |\par
|               ramloop[0].ram.r                             |                         Syscall_Embedding_32x283_blk_mem_gen_prim_width |          2 |          2 |       0 |    0 |    2 |      0 |      1 |            0 |\par
|                 prim_noinit.ram                            |                       Syscall_Embedding_32x283_blk_mem_gen_prim_wrapper |          2 |          2 |       0 |    0 |    2 |      0 |      1 |            0 |\par
|     genblk3[1].sys_embed                                   |                                            Syscall_Embedding_32x283_HD2 |          2 |          2 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|       U0                                                   |                         Syscall_Embedding_32x283_blk_mem_gen_v8_4_1_HD3 |          2 |          2 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|         inst_blk_mem_gen                                   |                   Syscall_Embedding_32x283_blk_mem_gen_v8_4_1_synth_HD4 |          2 |          2 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|           gnbram.gnativebmg.native_blk_mem_gen             |                            Syscall_Embedding_32x283_blk_mem_gen_top_HD5 |          2 |          2 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|             valid.cstr                                     |                   Syscall_Embedding_32x283_blk_mem_gen_generic_cstr_HD6 |          2 |          2 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|               ramloop[0].ram.r                             |                     Syscall_Embedding_32x283_blk_mem_gen_prim_width_HD7 |          2 |          2 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                 prim_noinit.ram                            |                   Syscall_Embedding_32x283_blk_mem_gen_prim_wrapper_HD8 |          2 |          2 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|     genblk4[0].branch_embed                                |                                                Branch_Embedding_32x4096 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|       U0                                                   |                             Branch_Embedding_32x4096_blk_mem_gen_v8_4_1 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|         inst_blk_mem_gen                                   |                       Branch_Embedding_32x4096_blk_mem_gen_v8_4_1_synth |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|           gnbram.gnativebmg.native_blk_mem_gen             |                                Branch_Embedding_32x4096_blk_mem_gen_top |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|             valid.cstr                                     |                       Branch_Embedding_32x4096_blk_mem_gen_generic_cstr |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|               ramloop[0].ram.r                             |                         Branch_Embedding_32x4096_blk_mem_gen_prim_width |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                       Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[1].ram.r                             |         Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized0 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |       Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized0 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[2].ram.r                             |         Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized1 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |       Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized1 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[3].ram.r                             |         Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized2 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |       Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized2 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|     genblk4[10].branch_embed                               |                                           Branch_Embedding_32x4096_HD24 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|       U0                                                   |                        Branch_Embedding_32x4096_blk_mem_gen_v8_4_1_HD25 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|         inst_blk_mem_gen                                   |                  Branch_Embedding_32x4096_blk_mem_gen_v8_4_1_synth_HD26 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|           gnbram.gnativebmg.native_blk_mem_gen             |                           Branch_Embedding_32x4096_blk_mem_gen_top_HD27 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|             valid.cstr                                     |                  Branch_Embedding_32x4096_blk_mem_gen_generic_cstr_HD28 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|               ramloop[0].ram.r                             |                    Branch_Embedding_32x4096_blk_mem_gen_prim_width_HD29 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                  Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper_HD30 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[1].ram.r                             |    Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized0_HD31 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |  Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized0_HD32 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[2].ram.r                             |    Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized1_HD33 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |  Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized1_HD34 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[3].ram.r                             |    Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized2_HD35 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |  Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized2_HD36 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|     genblk4[11].branch_embed                               |                                           Branch_Embedding_32x4096_HD37 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|       U0                                                   |                        Branch_Embedding_32x4096_blk_mem_gen_v8_4_1_HD38 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|         inst_blk_mem_gen                                   |                  Branch_Embedding_32x4096_blk_mem_gen_v8_4_1_synth_HD39 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|           gnbram.gnativebmg.native_blk_mem_gen             |                           Branch_Embedding_32x4096_blk_mem_gen_top_HD40 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|             valid.cstr                                     |                  Branch_Embedding_32x4096_blk_mem_gen_generic_cstr_HD41 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|               ramloop[0].ram.r                             |                    Branch_Embedding_32x4096_blk_mem_gen_prim_width_HD42 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                  Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper_HD43 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[1].ram.r                             |    Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized0_HD44 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |  Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized0_HD45 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[2].ram.r                             |    Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized1_HD46 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |  Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized1_HD47 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[3].ram.r                             |    Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized2_HD48 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |  Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized2_HD49 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|     genblk4[12].branch_embed                               |                                           Branch_Embedding_32x4096_HD50 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|       U0                                                   |                        Branch_Embedding_32x4096_blk_mem_gen_v8_4_1_HD51 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|         inst_blk_mem_gen                                   |                  Branch_Embedding_32x4096_blk_mem_gen_v8_4_1_synth_HD52 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|           gnbram.gnativebmg.native_blk_mem_gen             |                           Branch_Embedding_32x4096_blk_mem_gen_top_HD53 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|             valid.cstr                                     |                  Branch_Embedding_32x4096_blk_mem_gen_generic_cstr_HD54 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|               ramloop[0].ram.r                             |                    Branch_Embedding_32x4096_blk_mem_gen_prim_width_HD55 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                  Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper_HD56 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[1].ram.r                             |    Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized0_HD57 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |  Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized0_HD58 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[2].ram.r                             |    Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized1_HD59 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |  Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized1_HD60 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[3].ram.r                             |    Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized2_HD61 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |  Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized2_HD62 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|     genblk4[13].branch_embed                               |                                           Branch_Embedding_32x4096_HD63 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|       U0                                                   |                        Branch_Embedding_32x4096_blk_mem_gen_v8_4_1_HD64 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|         inst_blk_mem_gen                                   |                  Branch_Embedding_32x4096_blk_mem_gen_v8_4_1_synth_HD65 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|           gnbram.gnativebmg.native_blk_mem_gen             |                           Branch_Embedding_32x4096_blk_mem_gen_top_HD66 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|             valid.cstr                                     |                  Branch_Embedding_32x4096_blk_mem_gen_generic_cstr_HD67 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|               ramloop[0].ram.r                             |                    Branch_Embedding_32x4096_blk_mem_gen_prim_width_HD68 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                  Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper_HD69 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[1].ram.r                             |    Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized0_HD70 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |  Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized0_HD71 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[2].ram.r                             |    Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized1_HD72 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |  Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized1_HD73 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[3].ram.r                             |    Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized2_HD74 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |  Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized2_HD75 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|     genblk4[14].branch_embed                               |                                           Branch_Embedding_32x4096_HD76 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|       U0                                                   |                        Branch_Embedding_32x4096_blk_mem_gen_v8_4_1_HD77 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|         inst_blk_mem_gen                                   |                  Branch_Embedding_32x4096_blk_mem_gen_v8_4_1_synth_HD78 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|           gnbram.gnativebmg.native_blk_mem_gen             |                           Branch_Embedding_32x4096_blk_mem_gen_top_HD79 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|             valid.cstr                                     |                  Branch_Embedding_32x4096_blk_mem_gen_generic_cstr_HD80 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|               ramloop[0].ram.r                             |                    Branch_Embedding_32x4096_blk_mem_gen_prim_width_HD81 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                  Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper_HD82 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[1].ram.r                             |    Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized0_HD83 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |  Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized0_HD84 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[2].ram.r                             |    Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized1_HD85 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |  Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized1_HD86 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[3].ram.r                             |    Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized2_HD87 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |  Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized2_HD88 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|     genblk4[15].branch_embed                               |                                           Branch_Embedding_32x4096_HD89 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|       U0                                                   |                        Branch_Embedding_32x4096_blk_mem_gen_v8_4_1_HD90 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|         inst_blk_mem_gen                                   |                  Branch_Embedding_32x4096_blk_mem_gen_v8_4_1_synth_HD91 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|           gnbram.gnativebmg.native_blk_mem_gen             |                           Branch_Embedding_32x4096_blk_mem_gen_top_HD92 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|             valid.cstr                                     |                  Branch_Embedding_32x4096_blk_mem_gen_generic_cstr_HD93 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|               ramloop[0].ram.r                             |                    Branch_Embedding_32x4096_blk_mem_gen_prim_width_HD94 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                  Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper_HD95 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[1].ram.r                             |    Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized0_HD96 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |  Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized0_HD97 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[2].ram.r                             |    Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized1_HD98 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |  Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized1_HD99 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[3].ram.r                             |   Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized2_HD100 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            | Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized2_HD101 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|     genblk4[1].branch_embed                                |                                          Branch_Embedding_32x4096_HD102 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|       U0                                                   |                       Branch_Embedding_32x4096_blk_mem_gen_v8_4_1_HD103 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|         inst_blk_mem_gen                                   |                 Branch_Embedding_32x4096_blk_mem_gen_v8_4_1_synth_HD104 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|           gnbram.gnativebmg.native_blk_mem_gen             |                          Branch_Embedding_32x4096_blk_mem_gen_top_HD105 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|             valid.cstr                                     |                 Branch_Embedding_32x4096_blk_mem_gen_generic_cstr_HD106 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|               ramloop[0].ram.r                             |                   Branch_Embedding_32x4096_blk_mem_gen_prim_width_HD107 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                 Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper_HD108 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[1].ram.r                             |   Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized0_HD109 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            | Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized0_HD110 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[2].ram.r                             |   Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized1_HD111 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            | Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized1_HD112 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[3].ram.r                             |   Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized2_HD113 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            | Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized2_HD114 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|     genblk4[2].branch_embed                                |                                          Branch_Embedding_32x4096_HD115 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|       U0                                                   |                       Branch_Embedding_32x4096_blk_mem_gen_v8_4_1_HD116 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|         inst_blk_mem_gen                                   |                 Branch_Embedding_32x4096_blk_mem_gen_v8_4_1_synth_HD117 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|           gnbram.gnativebmg.native_blk_mem_gen             |                          Branch_Embedding_32x4096_blk_mem_gen_top_HD118 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|             valid.cstr                                     |                 Branch_Embedding_32x4096_blk_mem_gen_generic_cstr_HD119 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|               ramloop[0].ram.r                             |                   Branch_Embedding_32x4096_blk_mem_gen_prim_width_HD120 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                 Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper_HD121 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[1].ram.r                             |   Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized0_HD122 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            | Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized0_HD123 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[2].ram.r                             |   Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized1_HD124 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            | Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized1_HD125 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[3].ram.r                             |   Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized2_HD126 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            | Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized2_HD127 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|     genblk4[3].branch_embed                                |                                          Branch_Embedding_32x4096_HD128 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|       U0                                                   |                       Branch_Embedding_32x4096_blk_mem_gen_v8_4_1_HD129 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|         inst_blk_mem_gen                                   |                 Branch_Embedding_32x4096_blk_mem_gen_v8_4_1_synth_HD130 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|           gnbram.gnativebmg.native_blk_mem_gen             |                          Branch_Embedding_32x4096_blk_mem_gen_top_HD131 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|             valid.cstr                                     |                 Branch_Embedding_32x4096_blk_mem_gen_generic_cstr_HD132 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|               ramloop[0].ram.r                             |                   Branch_Embedding_32x4096_blk_mem_gen_prim_width_HD133 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                 Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper_HD134 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[1].ram.r                             |   Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized0_HD135 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            | Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized0_HD136 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[2].ram.r                             |   Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized1_HD137 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            | Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized1_HD138 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[3].ram.r                             |   Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized2_HD139 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            | Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized2_HD140 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|     genblk4[4].branch_embed                                |                                          Branch_Embedding_32x4096_HD141 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|       U0                                                   |                       Branch_Embedding_32x4096_blk_mem_gen_v8_4_1_HD142 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|         inst_blk_mem_gen                                   |                 Branch_Embedding_32x4096_blk_mem_gen_v8_4_1_synth_HD143 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|           gnbram.gnativebmg.native_blk_mem_gen             |                          Branch_Embedding_32x4096_blk_mem_gen_top_HD144 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|             valid.cstr                                     |                 Branch_Embedding_32x4096_blk_mem_gen_generic_cstr_HD145 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|               ramloop[0].ram.r                             |                   Branch_Embedding_32x4096_blk_mem_gen_prim_width_HD146 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                 Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper_HD147 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[1].ram.r                             |   Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized0_HD148 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            | Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized0_HD149 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[2].ram.r                             |   Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized1_HD150 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            | Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized1_HD151 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[3].ram.r                             |   Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized2_HD152 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            | Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized2_HD153 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|     genblk4[5].branch_embed                                |                                          Branch_Embedding_32x4096_HD154 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|       U0                                                   |                       Branch_Embedding_32x4096_blk_mem_gen_v8_4_1_HD155 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|         inst_blk_mem_gen                                   |                 Branch_Embedding_32x4096_blk_mem_gen_v8_4_1_synth_HD156 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|           gnbram.gnativebmg.native_blk_mem_gen             |                          Branch_Embedding_32x4096_blk_mem_gen_top_HD157 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|             valid.cstr                                     |                 Branch_Embedding_32x4096_blk_mem_gen_generic_cstr_HD158 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|               ramloop[0].ram.r                             |                   Branch_Embedding_32x4096_blk_mem_gen_prim_width_HD159 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                 Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper_HD160 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[1].ram.r                             |   Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized0_HD161 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            | Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized0_HD162 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[2].ram.r                             |   Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized1_HD163 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            | Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized1_HD164 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[3].ram.r                             |   Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized2_HD165 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            | Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized2_HD166 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|     genblk4[6].branch_embed                                |                                          Branch_Embedding_32x4096_HD167 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|       U0                                                   |                       Branch_Embedding_32x4096_blk_mem_gen_v8_4_1_HD168 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|         inst_blk_mem_gen                                   |                 Branch_Embedding_32x4096_blk_mem_gen_v8_4_1_synth_HD169 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|           gnbram.gnativebmg.native_blk_mem_gen             |                          Branch_Embedding_32x4096_blk_mem_gen_top_HD170 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|             valid.cstr                                     |                 Branch_Embedding_32x4096_blk_mem_gen_generic_cstr_HD171 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|               ramloop[0].ram.r                             |                   Branch_Embedding_32x4096_blk_mem_gen_prim_width_HD172 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                 Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper_HD173 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[1].ram.r                             |   Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized0_HD174 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            | Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized0_HD175 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[2].ram.r                             |   Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized1_HD176 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            | Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized1_HD177 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[3].ram.r                             |   Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized2_HD178 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            | Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized2_HD179 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|     genblk4[7].branch_embed                                |                                          Branch_Embedding_32x4096_HD180 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|       U0                                                   |                       Branch_Embedding_32x4096_blk_mem_gen_v8_4_1_HD181 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|         inst_blk_mem_gen                                   |                 Branch_Embedding_32x4096_blk_mem_gen_v8_4_1_synth_HD182 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|           gnbram.gnativebmg.native_blk_mem_gen             |                          Branch_Embedding_32x4096_blk_mem_gen_top_HD183 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|             valid.cstr                                     |                 Branch_Embedding_32x4096_blk_mem_gen_generic_cstr_HD184 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|               ramloop[0].ram.r                             |                   Branch_Embedding_32x4096_blk_mem_gen_prim_width_HD185 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                 Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper_HD186 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[1].ram.r                             |   Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized0_HD187 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            | Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized0_HD188 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[2].ram.r                             |   Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized1_HD189 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            | Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized1_HD190 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[3].ram.r                             |   Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized2_HD191 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            | Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized2_HD192 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|     genblk4[8].branch_embed                                |                                          Branch_Embedding_32x4096_HD193 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|       U0                                                   |                       Branch_Embedding_32x4096_blk_mem_gen_v8_4_1_HD194 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|         inst_blk_mem_gen                                   |                 Branch_Embedding_32x4096_blk_mem_gen_v8_4_1_synth_HD195 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|           gnbram.gnativebmg.native_blk_mem_gen             |                          Branch_Embedding_32x4096_blk_mem_gen_top_HD196 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|             valid.cstr                                     |                 Branch_Embedding_32x4096_blk_mem_gen_generic_cstr_HD197 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|               ramloop[0].ram.r                             |                   Branch_Embedding_32x4096_blk_mem_gen_prim_width_HD198 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                 Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper_HD199 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[1].ram.r                             |   Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized0_HD200 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            | Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized0_HD201 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[2].ram.r                             |   Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized1_HD202 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            | Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized1_HD203 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[3].ram.r                             |   Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized2_HD204 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            | Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized2_HD205 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|     genblk4[9].branch_embed                                |                                          Branch_Embedding_32x4096_HD206 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|       U0                                                   |                       Branch_Embedding_32x4096_blk_mem_gen_v8_4_1_HD207 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|         inst_blk_mem_gen                                   |                 Branch_Embedding_32x4096_blk_mem_gen_v8_4_1_synth_HD208 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|           gnbram.gnativebmg.native_blk_mem_gen             |                          Branch_Embedding_32x4096_blk_mem_gen_top_HD209 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|             valid.cstr                                     |                 Branch_Embedding_32x4096_blk_mem_gen_generic_cstr_HD210 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|               ramloop[0].ram.r                             |                   Branch_Embedding_32x4096_blk_mem_gen_prim_width_HD211 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                 Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper_HD212 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[1].ram.r                             |   Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized0_HD213 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            | Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized0_HD214 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[2].ram.r                             |   Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized1_HD215 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            | Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized1_HD216 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[3].ram.r                             |   Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized2_HD217 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            | Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized2_HD218 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|   igm                                                      |                                                                RTAD_IGM |      12870 |      12870 |       0 |    0 | 1499 |      0 |     10 |            0 |\par
|     A_IVG                                                  |                                                            RTAD_IGM_IVG |        199 |        199 |       0 |    0 |   75 |      0 |     10 |            0 |\par
|       (A_IVG)                                              |                                                            RTAD_IGM_IVG |        174 |        174 |       0 |    0 |   47 |      0 |      0 |            0 |\par
|       Syscallfilter                                        |                                                    SyscallFilter_32x283 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|         U0                                                 |                                 SyscallFilter_32x283_blk_mem_gen_v8_4_1 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|           inst_blk_mem_gen                                 |                           SyscallFilter_32x283_blk_mem_gen_v8_4_1_synth |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|             gnbram.gnativebmg.native_blk_mem_gen           |                                    SyscallFilter_32x283_blk_mem_gen_top |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|               valid.cstr                                   |                           SyscallFilter_32x283_blk_mem_gen_generic_cstr |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                 ramloop[0].ram.r                           |                             SyscallFilter_32x283_blk_mem_gen_prim_width |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                   prim_noinit.ram                          |                           SyscallFilter_32x283_blk_mem_gen_prim_wrapper |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|       addr_fifo                                            |                                                         ADDR_FIFO_33x64 |         25 |         25 |       0 |    0 |   28 |      0 |      1 |            0 |\par
|         U0                                                 |                                  ADDR_FIFO_33x64_fifo_generator_v13_2_2 |         25 |         25 |       0 |    0 |   28 |      0 |      1 |            0 |\par
|           inst_fifo_gen                                    |                            ADDR_FIFO_33x64_fifo_generator_v13_2_2_synth |         25 |         25 |       0 |    0 |   28 |      0 |      1 |            0 |\par
|             gconvfifo.rf                                   |                                      ADDR_FIFO_33x64_fifo_generator_top |         25 |         25 |       0 |    0 |   28 |      0 |      1 |            0 |\par
|               grf.rf                                       |                                  ADDR_FIFO_33x64_fifo_generator_ramfifo |         25 |         25 |       0 |    0 |   28 |      0 |      1 |            0 |\par
|                 gntv_or_sync_fifo.gl0.rd                   |                                                ADDR_FIFO_33x64_rd_logic |         17 |         17 |       0 |    0 |   14 |      0 |      0 |            0 |\par
|                   grss.rsts                                |                                      ADDR_FIFO_33x64_rd_status_flags_ss |          2 |          2 |       0 |    0 |    2 |      0 |      0 |            0 |\par
|                   rpntr                                    |                                             ADDR_FIFO_33x64_rd_bin_cntr |         15 |         15 |       0 |    0 |   12 |      0 |      0 |            0 |\par
|                 gntv_or_sync_fifo.gl0.wr                   |                                                ADDR_FIFO_33x64_wr_logic |          8 |          8 |       0 |    0 |   14 |      0 |      0 |            0 |\par
|                   gwss.wsts                                |                                      ADDR_FIFO_33x64_wr_status_flags_ss |          4 |          4 |       0 |    0 |    2 |      0 |      0 |            0 |\par
|                   wpntr                                    |                                             ADDR_FIFO_33x64_wr_bin_cntr |          4 |          4 |       0 |    0 |   12 |      0 |      0 |            0 |\par
|                 gntv_or_sync_fifo.mem                      |                                                  ADDR_FIFO_33x64_memory |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                   gbm.gbmg.gbmga.ngecc.bmg                 |                                      ADDR_FIFO_33x64_blk_mem_gen_v8_4_1 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                     inst_blk_mem_gen                       |                                ADDR_FIFO_33x64_blk_mem_gen_v8_4_1_synth |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                       gnbram.gnativebmg.native_blk_mem_gen |                                         ADDR_FIFO_33x64_blk_mem_gen_top |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                         valid.cstr                         |                                ADDR_FIFO_33x64_blk_mem_gen_generic_cstr |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                           ramloop[0].ram.r                 |                                  ADDR_FIFO_33x64_blk_mem_gen_prim_width |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                             prim_noinit.ram                |                                ADDR_FIFO_33x64_blk_mem_gen_prim_wrapper |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|       genblk1[0].branch_filter                             |                                                     BranchFilter_32x512 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|         U0                                                 |                                  BranchFilter_32x512_blk_mem_gen_v8_4_1 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|           inst_blk_mem_gen                                 |                            BranchFilter_32x512_blk_mem_gen_v8_4_1_synth |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|             gnbram.gnativebmg.native_blk_mem_gen           |                                     BranchFilter_32x512_blk_mem_gen_top |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|               valid.cstr                                   |                            BranchFilter_32x512_blk_mem_gen_generic_cstr |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                 ramloop[0].ram.r                           |                              BranchFilter_32x512_blk_mem_gen_prim_width |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                   prim_noinit.ram                          |                            BranchFilter_32x512_blk_mem_gen_prim_wrapper |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|       genblk1[1].branch_filter                             |                                               BranchFilter_32x512_HD226 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|         U0                                                 |                            BranchFilter_32x512_blk_mem_gen_v8_4_1_HD227 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|           inst_blk_mem_gen                                 |                      BranchFilter_32x512_blk_mem_gen_v8_4_1_synth_HD228 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|             gnbram.gnativebmg.native_blk_mem_gen           |                               BranchFilter_32x512_blk_mem_gen_top_HD229 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|               valid.cstr                                   |                      BranchFilter_32x512_blk_mem_gen_generic_cstr_HD230 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                 ramloop[0].ram.r                           |                        BranchFilter_32x512_blk_mem_gen_prim_width_HD231 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                   prim_noinit.ram                          |                      BranchFilter_32x512_blk_mem_gen_prim_wrapper_HD232 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|       genblk1[2].branch_filter                             |                                               BranchFilter_32x512_HD233 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|         U0                                                 |                            BranchFilter_32x512_blk_mem_gen_v8_4_1_HD234 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|           inst_blk_mem_gen                                 |                      BranchFilter_32x512_blk_mem_gen_v8_4_1_synth_HD235 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|             gnbram.gnativebmg.native_blk_mem_gen           |                               BranchFilter_32x512_blk_mem_gen_top_HD236 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|               valid.cstr                                   |                      BranchFilter_32x512_blk_mem_gen_generic_cstr_HD237 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                 ramloop[0].ram.r                           |                        BranchFilter_32x512_blk_mem_gen_prim_width_HD238 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                   prim_noinit.ram                          |                      BranchFilter_32x512_blk_mem_gen_prim_wrapper_HD239 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|       genblk1[3].branch_filter                             |                                               BranchFilter_32x512_HD240 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|         U0                                                 |                            BranchFilter_32x512_blk_mem_gen_v8_4_1_HD241 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|           inst_blk_mem_gen                                 |                      BranchFilter_32x512_blk_mem_gen_v8_4_1_synth_HD242 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|             gnbram.gnativebmg.native_blk_mem_gen           |                               BranchFilter_32x512_blk_mem_gen_top_HD243 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|               valid.cstr                                   |                      BranchFilter_32x512_blk_mem_gen_generic_cstr_HD244 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                 ramloop[0].ram.r                           |                        BranchFilter_32x512_blk_mem_gen_prim_width_HD245 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                   prim_noinit.ram                          |                      BranchFilter_32x512_blk_mem_gen_prim_wrapper_HD246 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|       genblk1[4].branch_filter                             |                                               BranchFilter_32x512_HD247 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|         U0                                                 |                            BranchFilter_32x512_blk_mem_gen_v8_4_1_HD248 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|           inst_blk_mem_gen                                 |                      BranchFilter_32x512_blk_mem_gen_v8_4_1_synth_HD249 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|             gnbram.gnativebmg.native_blk_mem_gen           |                               BranchFilter_32x512_blk_mem_gen_top_HD250 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|               valid.cstr                                   |                      BranchFilter_32x512_blk_mem_gen_generic_cstr_HD251 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                 ramloop[0].ram.r                           |                        BranchFilter_32x512_blk_mem_gen_prim_width_HD252 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                   prim_noinit.ram                          |                      BranchFilter_32x512_blk_mem_gen_prim_wrapper_HD253 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|       genblk1[5].branch_filter                             |                                               BranchFilter_32x512_HD254 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|         U0                                                 |                            BranchFilter_32x512_blk_mem_gen_v8_4_1_HD255 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|           inst_blk_mem_gen                                 |                      BranchFilter_32x512_blk_mem_gen_v8_4_1_synth_HD256 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|             gnbram.gnativebmg.native_blk_mem_gen           |                               BranchFilter_32x512_blk_mem_gen_top_HD257 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|               valid.cstr                                   |                      BranchFilter_32x512_blk_mem_gen_generic_cstr_HD258 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                 ramloop[0].ram.r                           |                        BranchFilter_32x512_blk_mem_gen_prim_width_HD259 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                   prim_noinit.ram                          |                      BranchFilter_32x512_blk_mem_gen_prim_wrapper_HD260 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|       genblk1[6].branch_filter                             |                                               BranchFilter_32x512_HD261 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|         U0                                                 |                            BranchFilter_32x512_blk_mem_gen_v8_4_1_HD262 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|           inst_blk_mem_gen                                 |                      BranchFilter_32x512_blk_mem_gen_v8_4_1_synth_HD263 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|             gnbram.gnativebmg.native_blk_mem_gen           |                               BranchFilter_32x512_blk_mem_gen_top_HD264 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|               valid.cstr                                   |                      BranchFilter_32x512_blk_mem_gen_generic_cstr_HD265 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                 ramloop[0].ram.r                           |                        BranchFilter_32x512_blk_mem_gen_prim_width_HD266 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                   prim_noinit.ram                          |                      BranchFilter_32x512_blk_mem_gen_prim_wrapper_HD267 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|       genblk1[7].branch_filter                             |                                               BranchFilter_32x512_HD268 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|         U0                                                 |                            BranchFilter_32x512_blk_mem_gen_v8_4_1_HD269 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|           inst_blk_mem_gen                                 |                      BranchFilter_32x512_blk_mem_gen_v8_4_1_synth_HD270 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|             gnbram.gnativebmg.native_blk_mem_gen           |                               BranchFilter_32x512_blk_mem_gen_top_HD271 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|               valid.cstr                                   |                      BranchFilter_32x512_blk_mem_gen_generic_cstr_HD272 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                 ramloop[0].ram.r                           |                        BranchFilter_32x512_blk_mem_gen_prim_width_HD273 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                   prim_noinit.ram                          |                      BranchFilter_32x512_blk_mem_gen_prim_wrapper_HD274 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|     A_P2S                                                  |                                                            RTAD_IGM_P2S |        485 |        485 |       0 |    0 | 1107 |      0 |      0 |            0 |\par
|     A_TA                                                   |                                                             RTAD_IGM_TA |      12186 |      12186 |       0 |    0 |  317 |      0 |      0 |            0 |\par
|   lstm                                                     |                                                                    LSTM |       8136 |       8136 |       0 |    0 | 2574 |     14 |      3 |            5 |\par
|     (lstm)                                                 |                                                                    LSTM |       4332 |       4332 |       0 |    0 | 2574 |      0 |      0 |            5 |\par
|     BIAS_BRAM                                              |                                                             SRAM_32x512 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|       U0                                                   |                                          SRAM_32x512_blk_mem_gen_v8_4_1 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|         inst_blk_mem_gen                                   |                                    SRAM_32x512_blk_mem_gen_v8_4_1_synth |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|           gnbram.gnativebmg.native_blk_mem_gen             |                                             SRAM_32x512_blk_mem_gen_top |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|             valid.cstr                                     |                                    SRAM_32x512_blk_mem_gen_generic_cstr |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|               ramloop[0].ram.r                             |                                      SRAM_32x512_blk_mem_gen_prim_width |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                 prim_noinit.ram                            |                                    SRAM_32x512_blk_mem_gen_prim_wrapper |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|     WEIGHT_BRAM1                                           |                                                           SRAM_128x2048 |          0 |          0 |       0 |    0 |    0 |      7 |      1 |            0 |\par
|       U0                                                   |                                        SRAM_128x2048_blk_mem_gen_v8_4_1 |          0 |          0 |       0 |    0 |    0 |      7 |      1 |            0 |\par
|         inst_blk_mem_gen                                   |                                  SRAM_128x2048_blk_mem_gen_v8_4_1_synth |          0 |          0 |       0 |    0 |    0 |      7 |      1 |            0 |\par
|           gnbram.gnativebmg.native_blk_mem_gen             |                                           SRAM_128x2048_blk_mem_gen_top |          0 |          0 |       0 |    0 |    0 |      7 |      1 |            0 |\par
|             valid.cstr                                     |                                  SRAM_128x2048_blk_mem_gen_generic_cstr |          0 |          0 |       0 |    0 |    0 |      7 |      1 |            0 |\par
|               ramloop[0].ram.r                             |                                    SRAM_128x2048_blk_mem_gen_prim_width |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                 prim_noinit.ram                            |                                  SRAM_128x2048_blk_mem_gen_prim_wrapper |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|               ramloop[1].ram.r                             |                    SRAM_128x2048_blk_mem_gen_prim_width__parameterized0 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                  SRAM_128x2048_blk_mem_gen_prim_wrapper__parameterized0 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[2].ram.r                             |                    SRAM_128x2048_blk_mem_gen_prim_width__parameterized1 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                  SRAM_128x2048_blk_mem_gen_prim_wrapper__parameterized1 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[3].ram.r                             |                    SRAM_128x2048_blk_mem_gen_prim_width__parameterized2 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                  SRAM_128x2048_blk_mem_gen_prim_wrapper__parameterized2 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[4].ram.r                             |                    SRAM_128x2048_blk_mem_gen_prim_width__parameterized3 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                  SRAM_128x2048_blk_mem_gen_prim_wrapper__parameterized3 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[5].ram.r                             |                    SRAM_128x2048_blk_mem_gen_prim_width__parameterized4 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                  SRAM_128x2048_blk_mem_gen_prim_wrapper__parameterized4 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[6].ram.r                             |                    SRAM_128x2048_blk_mem_gen_prim_width__parameterized5 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                  SRAM_128x2048_blk_mem_gen_prim_wrapper__parameterized5 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[7].ram.r                             |                    SRAM_128x2048_blk_mem_gen_prim_width__parameterized6 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                  SRAM_128x2048_blk_mem_gen_prim_wrapper__parameterized6 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|     WEIGHT_BRAM2                                           |                                                     SRAM_128x2048_HD276 |          0 |          0 |       0 |    0 |    0 |      7 |      1 |            0 |\par
|       U0                                                   |                                  SRAM_128x2048_blk_mem_gen_v8_4_1_HD277 |          0 |          0 |       0 |    0 |    0 |      7 |      1 |            0 |\par
|         inst_blk_mem_gen                                   |                            SRAM_128x2048_blk_mem_gen_v8_4_1_synth_HD278 |          0 |          0 |       0 |    0 |    0 |      7 |      1 |            0 |\par
|           gnbram.gnativebmg.native_blk_mem_gen             |                                     SRAM_128x2048_blk_mem_gen_top_HD279 |          0 |          0 |       0 |    0 |    0 |      7 |      1 |            0 |\par
|             valid.cstr                                     |                            SRAM_128x2048_blk_mem_gen_generic_cstr_HD280 |          0 |          0 |       0 |    0 |    0 |      7 |      1 |            0 |\par
|               ramloop[0].ram.r                             |                              SRAM_128x2048_blk_mem_gen_prim_width_HD281 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                 prim_noinit.ram                            |                            SRAM_128x2048_blk_mem_gen_prim_wrapper_HD282 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|               ramloop[1].ram.r                             |              SRAM_128x2048_blk_mem_gen_prim_width__parameterized0_HD283 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |            SRAM_128x2048_blk_mem_gen_prim_wrapper__parameterized0_HD284 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[2].ram.r                             |              SRAM_128x2048_blk_mem_gen_prim_width__parameterized1_HD285 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |            SRAM_128x2048_blk_mem_gen_prim_wrapper__parameterized1_HD286 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[3].ram.r                             |              SRAM_128x2048_blk_mem_gen_prim_width__parameterized2_HD287 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |            SRAM_128x2048_blk_mem_gen_prim_wrapper__parameterized2_HD288 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[4].ram.r                             |              SRAM_128x2048_blk_mem_gen_prim_width__parameterized3_HD289 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |            SRAM_128x2048_blk_mem_gen_prim_wrapper__parameterized3_HD290 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[5].ram.r                             |              SRAM_128x2048_blk_mem_gen_prim_width__parameterized4_HD291 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |            SRAM_128x2048_blk_mem_gen_prim_wrapper__parameterized4_HD292 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[6].ram.r                             |              SRAM_128x2048_blk_mem_gen_prim_width__parameterized5_HD293 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |            SRAM_128x2048_blk_mem_gen_prim_wrapper__parameterized5_HD294 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[7].ram.r                             |              SRAM_128x2048_blk_mem_gen_prim_width__parameterized6_HD295 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |            SRAM_128x2048_blk_mem_gen_prim_wrapper__parameterized6_HD296 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|     u_inpdt_1                                              |                                                            inpdt_16_mid |       1832 |       1832 |       0 |    0 |    0 |      0 |      0 |            0 |\par
|     u_inpdt_2                                              |                                                          inpdt_16_mid_0 |       1802 |       1802 |       0 |    0 |    0 |      0 |      0 |            0 |\par
|     u_sig_LUT1                                             |                                                             sigmoid_LUT |         82 |         82 |       0 |    0 |    0 |      0 |      0 |            0 |\par
|     u_sig_LUT2                                             |                                                           sigmoid_LUT_1 |         26 |         26 |       0 |    0 |    0 |      0 |      0 |            0 |\par
|     u_tanh_LUT1                                            |                                                                tanh_LUT |         31 |         31 |       0 |    0 |    0 |      0 |      0 |            0 |\par
|     u_tanh_LUT2                                            |                                                              tanh_LUT_2 |         32 |         32 |       0 |    0 |    0 |      0 |      0 |            0 |\par
|   ml_ctrl                                                  |                                                            RTAD_ML_CTRL |          7 |          7 |       0 |    0 |    3 |      0 |      0 |            0 |\par
|   softmax                                                  |                                                                 softmax |        397 |        397 |       0 |    0 |  648 |     11 |      1 |            4 |\par
|     (softmax)                                              |                                                                 softmax |        397 |        397 |       0 |    0 |  648 |      0 |      0 |            4 |\par
|     BR_BIAS_BRAM                                           |                                                             SRAM_8x4096 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|       U0                                                   |                                          SRAM_8x4096_blk_mem_gen_v8_4_1 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|         inst_blk_mem_gen                                   |                                    SRAM_8x4096_blk_mem_gen_v8_4_1_synth |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|           gnbram.gnativebmg.native_blk_mem_gen             |                                             SRAM_8x4096_blk_mem_gen_top |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|             valid.cstr                                     |                                    SRAM_8x4096_blk_mem_gen_generic_cstr |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[0].ram.r                             |                                      SRAM_8x4096_blk_mem_gen_prim_width |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                                    SRAM_8x4096_blk_mem_gen_prim_wrapper |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|     BR_WEIGHT_BRAM                                         |                                                           SRAM_512x4096 |          0 |          0 |       0 |    0 |    0 |      9 |      0 |            0 |\par
|       U0                                                   |                                        SRAM_512x4096_blk_mem_gen_v8_4_1 |          0 |          0 |       0 |    0 |    0 |      9 |      0 |            0 |\par
|         inst_blk_mem_gen                                   |                                  SRAM_512x4096_blk_mem_gen_v8_4_1_synth |          0 |          0 |       0 |    0 |    0 |      9 |      0 |            0 |\par
|           gnbram.gnativebmg.native_blk_mem_gen             |                                           SRAM_512x4096_blk_mem_gen_top |          0 |          0 |       0 |    0 |    0 |      9 |      0 |            0 |\par
|             valid.cstr                                     |                                  SRAM_512x4096_blk_mem_gen_generic_cstr |          0 |          0 |       0 |    0 |    0 |      9 |      0 |            0 |\par
|               ramloop[0].ram.r                             |                                    SRAM_512x4096_blk_mem_gen_prim_width |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                                  SRAM_512x4096_blk_mem_gen_prim_wrapper |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[1].ram.r                             |                    SRAM_512x4096_blk_mem_gen_prim_width__parameterized0 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                  SRAM_512x4096_blk_mem_gen_prim_wrapper__parameterized0 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[2].ram.r                             |                    SRAM_512x4096_blk_mem_gen_prim_width__parameterized1 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                  SRAM_512x4096_blk_mem_gen_prim_wrapper__parameterized1 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[3].ram.r                             |                    SRAM_512x4096_blk_mem_gen_prim_width__parameterized2 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                  SRAM_512x4096_blk_mem_gen_prim_wrapper__parameterized2 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[4].ram.r                             |                    SRAM_512x4096_blk_mem_gen_prim_width__parameterized3 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                  SRAM_512x4096_blk_mem_gen_prim_wrapper__parameterized3 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[5].ram.r                             |                    SRAM_512x4096_blk_mem_gen_prim_width__parameterized4 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                  SRAM_512x4096_blk_mem_gen_prim_wrapper__parameterized4 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[6].ram.r                             |                    SRAM_512x4096_blk_mem_gen_prim_width__parameterized5 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                  SRAM_512x4096_blk_mem_gen_prim_wrapper__parameterized5 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[7].ram.r                             |                    SRAM_512x4096_blk_mem_gen_prim_width__parameterized6 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                  SRAM_512x4096_blk_mem_gen_prim_wrapper__parameterized6 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[8].ram.r                             |                    SRAM_512x4096_blk_mem_gen_prim_width__parameterized7 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                  SRAM_512x4096_blk_mem_gen_prim_wrapper__parameterized7 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|     SYS_BIAS_BRAM                                          |                                                              SRAM_8x243 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|       U0                                                   |                                           SRAM_8x243_blk_mem_gen_v8_4_1 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|         inst_blk_mem_gen                                   |                                     SRAM_8x243_blk_mem_gen_v8_4_1_synth |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|           gnbram.gnativebmg.native_blk_mem_gen             |                                              SRAM_8x243_blk_mem_gen_top |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|             valid.cstr                                     |                                     SRAM_8x243_blk_mem_gen_generic_cstr |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|               ramloop[0].ram.r                             |                                       SRAM_8x243_blk_mem_gen_prim_width |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                 prim_noinit.ram                            |                                     SRAM_8x243_blk_mem_gen_prim_wrapper |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|     SYS_WEIGHT_BRAM                                        |                                                             SRAM_64x243 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|       U0                                                   |                                          SRAM_64x243_blk_mem_gen_v8_4_1 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|         inst_blk_mem_gen                                   |                                    SRAM_64x243_blk_mem_gen_v8_4_1_synth |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|           gnbram.gnativebmg.native_blk_mem_gen             |                                             SRAM_64x243_blk_mem_gen_top |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|             valid.cstr                                     |                                    SRAM_64x243_blk_mem_gen_generic_cstr |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[0].ram.r                             |                                      SRAM_64x243_blk_mem_gen_prim_width |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                                    SRAM_64x243_blk_mem_gen_prim_wrapper |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
+------------------------------------------------------------+-------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+--------------+\par
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining\par
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.\par
--------------------------------------------------------------------------------------\par
| Tool Version : Vivado v.2018.2.2 (lin64) Build 2348494 Mon Oct  1 18:25:39 MDT 2018\par
| Date         : Thu May 16 00:38:13 2019\par
| Host         : t620-PowerEdge-T620 running 64-bit Ubuntu 18.04.2 LTS\par
| Command      : report_utilization -hierarchical -file utilization_0\par
| Design       : RTAD_ML\par
| Device       : 7z045ffg900-2\par
| Design State : Routed\par
--------------------------------------------------------------------------------------\par
\par
Utilization Design Information\par
\par
Table of Contents\par
-----------------\par
1. Utilization by Hierarchy\par
\par
1. Utilization by Hierarchy\par
---------------------------\par
\par
+------------------------------------------------------------+-------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+--------------+\par
|                          Instance                          |                                  Module                                 | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP48 Blocks |\par
+------------------------------------------------------------+-------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+--------------+\par
| RTAD_ML                                                    |                                                                   (top) |      22215 |      22215 |       0 |    0 | 4755 |     89 |     17 |            9 |\par
|   (RTAD_ML)                                                |                                                                   (top) |        561 |        561 |       0 |    0 |    0 |      0 |      0 |            0 |\par
|   addr_fifo                                                |                                                         ADDR_FIFO_13x64 |         25 |         25 |       0 |    0 |   28 |      0 |      1 |            0 |\par
|     U0                                                     |                                 ADDR_FIFO_13x64__fifo_generator_v13_2_2 |         25 |         25 |       0 |    0 |   28 |      0 |      1 |            0 |\par
|       inst_fifo_gen                                        |                           ADDR_FIFO_13x64__fifo_generator_v13_2_2_synth |         25 |         25 |       0 |    0 |   28 |      0 |      1 |            0 |\par
|         gconvfifo.rf                                       |                                     ADDR_FIFO_13x64__fifo_generator_top |         25 |         25 |       0 |    0 |   28 |      0 |      1 |            0 |\par
|           grf.rf                                           |                                 ADDR_FIFO_13x64__fifo_generator_ramfifo |         25 |         25 |       0 |    0 |   28 |      0 |      1 |            0 |\par
|             gntv_or_sync_fifo.gl0.rd                       |                                               ADDR_FIFO_13x64__rd_logic |         17 |         17 |       0 |    0 |   14 |      0 |      0 |            0 |\par
|               grss.rsts                                    |                                     ADDR_FIFO_13x64__rd_status_flags_ss |          2 |          2 |       0 |    0 |    2 |      0 |      0 |            0 |\par
|               rpntr                                        |                                            ADDR_FIFO_13x64__rd_bin_cntr |         15 |         15 |       0 |    0 |   12 |      0 |      0 |            0 |\par
|             gntv_or_sync_fifo.gl0.wr                       |                                               ADDR_FIFO_13x64__wr_logic |          8 |          8 |       0 |    0 |   14 |      0 |      0 |            0 |\par
|               gwss.wsts                                    |                                     ADDR_FIFO_13x64__wr_status_flags_ss |          4 |          4 |       0 |    0 |    2 |      0 |      0 |            0 |\par
|               wpntr                                        |                                            ADDR_FIFO_13x64__wr_bin_cntr |          4 |          4 |       0 |    0 |   12 |      0 |      0 |            0 |\par
|             gntv_or_sync_fifo.mem                          |                                                 ADDR_FIFO_13x64__memory |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|               gbm.gbmg.gbmga.ngecc.bmg                     |                                     ADDR_FIFO_13x64__blk_mem_gen_v8_4_1 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                 inst_blk_mem_gen                           |                               ADDR_FIFO_13x64__blk_mem_gen_v8_4_1_synth |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                   gnbram.gnativebmg.native_blk_mem_gen     |                                        ADDR_FIFO_13x64__blk_mem_gen_top |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                     valid.cstr                             |                               ADDR_FIFO_13x64__blk_mem_gen_generic_cstr |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                       ramloop[0].ram.r                     |                                 ADDR_FIFO_13x64__blk_mem_gen_prim_width |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                         prim_noinit.ram                    |                               ADDR_FIFO_13x64__blk_mem_gen_prim_wrapper |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|   embedding                                                |                                                          RTAD_EMBEDDING |        229 |        229 |       0 |    0 |    3 |     64 |      2 |            0 |\par
|     (embedding)                                            |                                                          RTAD_EMBEDDING |        161 |        161 |       0 |    0 |    1 |      0 |      0 |            0 |\par
|     genblk3[0].sys_embed                                   |                                                Syscall_Embedding_32x283 |          2 |          2 |       0 |    0 |    2 |      0 |      1 |            0 |\par
|       U0                                                   |                             Syscall_Embedding_32x283_blk_mem_gen_v8_4_1 |          2 |          2 |       0 |    0 |    2 |      0 |      1 |            0 |\par
|         inst_blk_mem_gen                                   |                       Syscall_Embedding_32x283_blk_mem_gen_v8_4_1_synth |          2 |          2 |       0 |    0 |    2 |      0 |      1 |            0 |\par
|           gnbram.gnativebmg.native_blk_mem_gen             |                                Syscall_Embedding_32x283_blk_mem_gen_top |          2 |          2 |       0 |    0 |    2 |      0 |      1 |            0 |\par
|             valid.cstr                                     |                       Syscall_Embedding_32x283_blk_mem_gen_generic_cstr |          2 |          2 |       0 |    0 |    2 |      0 |      1 |            0 |\par
|               ramloop[0].ram.r                             |                         Syscall_Embedding_32x283_blk_mem_gen_prim_width |          2 |          2 |       0 |    0 |    2 |      0 |      1 |            0 |\par
|                 prim_noinit.ram                            |                       Syscall_Embedding_32x283_blk_mem_gen_prim_wrapper |          2 |          2 |       0 |    0 |    2 |      0 |      1 |            0 |\par
|     genblk3[1].sys_embed                                   |                                            Syscall_Embedding_32x283_HD2 |          2 |          2 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|       U0                                                   |                         Syscall_Embedding_32x283_blk_mem_gen_v8_4_1_HD3 |          2 |          2 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|         inst_blk_mem_gen                                   |                   Syscall_Embedding_32x283_blk_mem_gen_v8_4_1_synth_HD4 |          2 |          2 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|           gnbram.gnativebmg.native_blk_mem_gen             |                            Syscall_Embedding_32x283_blk_mem_gen_top_HD5 |          2 |          2 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|             valid.cstr                                     |                   Syscall_Embedding_32x283_blk_mem_gen_generic_cstr_HD6 |          2 |          2 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|               ramloop[0].ram.r                             |                     Syscall_Embedding_32x283_blk_mem_gen_prim_width_HD7 |          2 |          2 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                 prim_noinit.ram                            |                   Syscall_Embedding_32x283_blk_mem_gen_prim_wrapper_HD8 |          2 |          2 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|     genblk4[0].branch_embed                                |                                                Branch_Embedding_32x4096 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|       U0                                                   |                             Branch_Embedding_32x4096_blk_mem_gen_v8_4_1 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|         inst_blk_mem_gen                                   |                       Branch_Embedding_32x4096_blk_mem_gen_v8_4_1_synth |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|           gnbram.gnativebmg.native_blk_mem_gen             |                                Branch_Embedding_32x4096_blk_mem_gen_top |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|             valid.cstr                                     |                       Branch_Embedding_32x4096_blk_mem_gen_generic_cstr |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|               ramloop[0].ram.r                             |                         Branch_Embedding_32x4096_blk_mem_gen_prim_width |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                       Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[1].ram.r                             |         Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized0 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |       Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized0 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[2].ram.r                             |         Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized1 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |       Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized1 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[3].ram.r                             |         Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized2 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |       Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized2 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|     genblk4[10].branch_embed                               |                                           Branch_Embedding_32x4096_HD24 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|       U0                                                   |                        Branch_Embedding_32x4096_blk_mem_gen_v8_4_1_HD25 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|         inst_blk_mem_gen                                   |                  Branch_Embedding_32x4096_blk_mem_gen_v8_4_1_synth_HD26 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|           gnbram.gnativebmg.native_blk_mem_gen             |                           Branch_Embedding_32x4096_blk_mem_gen_top_HD27 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|             valid.cstr                                     |                  Branch_Embedding_32x4096_blk_mem_gen_generic_cstr_HD28 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|               ramloop[0].ram.r                             |                    Branch_Embedding_32x4096_blk_mem_gen_prim_width_HD29 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                  Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper_HD30 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[1].ram.r                             |    Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized0_HD31 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |  Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized0_HD32 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[2].ram.r                             |    Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized1_HD33 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |  Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized1_HD34 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[3].ram.r                             |    Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized2_HD35 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |  Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized2_HD36 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|     genblk4[11].branch_embed                               |                                           Branch_Embedding_32x4096_HD37 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|       U0                                                   |                        Branch_Embedding_32x4096_blk_mem_gen_v8_4_1_HD38 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|         inst_blk_mem_gen                                   |                  Branch_Embedding_32x4096_blk_mem_gen_v8_4_1_synth_HD39 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|           gnbram.gnativebmg.native_blk_mem_gen             |                           Branch_Embedding_32x4096_blk_mem_gen_top_HD40 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|             valid.cstr                                     |                  Branch_Embedding_32x4096_blk_mem_gen_generic_cstr_HD41 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|               ramloop[0].ram.r                             |                    Branch_Embedding_32x4096_blk_mem_gen_prim_width_HD42 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                  Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper_HD43 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[1].ram.r                             |    Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized0_HD44 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |  Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized0_HD45 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[2].ram.r                             |    Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized1_HD46 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |  Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized1_HD47 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[3].ram.r                             |    Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized2_HD48 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |  Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized2_HD49 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|     genblk4[12].branch_embed                               |                                           Branch_Embedding_32x4096_HD50 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|       U0                                                   |                        Branch_Embedding_32x4096_blk_mem_gen_v8_4_1_HD51 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|         inst_blk_mem_gen                                   |                  Branch_Embedding_32x4096_blk_mem_gen_v8_4_1_synth_HD52 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|           gnbram.gnativebmg.native_blk_mem_gen             |                           Branch_Embedding_32x4096_blk_mem_gen_top_HD53 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|             valid.cstr                                     |                  Branch_Embedding_32x4096_blk_mem_gen_generic_cstr_HD54 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|               ramloop[0].ram.r                             |                    Branch_Embedding_32x4096_blk_mem_gen_prim_width_HD55 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                  Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper_HD56 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[1].ram.r                             |    Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized0_HD57 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |  Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized0_HD58 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[2].ram.r                             |    Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized1_HD59 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |  Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized1_HD60 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[3].ram.r                             |    Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized2_HD61 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |  Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized2_HD62 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|     genblk4[13].branch_embed                               |                                           Branch_Embedding_32x4096_HD63 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|       U0                                                   |                        Branch_Embedding_32x4096_blk_mem_gen_v8_4_1_HD64 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|         inst_blk_mem_gen                                   |                  Branch_Embedding_32x4096_blk_mem_gen_v8_4_1_synth_HD65 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|           gnbram.gnativebmg.native_blk_mem_gen             |                           Branch_Embedding_32x4096_blk_mem_gen_top_HD66 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|             valid.cstr                                     |                  Branch_Embedding_32x4096_blk_mem_gen_generic_cstr_HD67 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|               ramloop[0].ram.r                             |                    Branch_Embedding_32x4096_blk_mem_gen_prim_width_HD68 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                  Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper_HD69 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[1].ram.r                             |    Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized0_HD70 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |  Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized0_HD71 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[2].ram.r                             |    Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized1_HD72 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |  Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized1_HD73 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[3].ram.r                             |    Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized2_HD74 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |  Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized2_HD75 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|     genblk4[14].branch_embed                               |                                           Branch_Embedding_32x4096_HD76 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|       U0                                                   |                        Branch_Embedding_32x4096_blk_mem_gen_v8_4_1_HD77 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|         inst_blk_mem_gen                                   |                  Branch_Embedding_32x4096_blk_mem_gen_v8_4_1_synth_HD78 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|           gnbram.gnativebmg.native_blk_mem_gen             |                           Branch_Embedding_32x4096_blk_mem_gen_top_HD79 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|             valid.cstr                                     |                  Branch_Embedding_32x4096_blk_mem_gen_generic_cstr_HD80 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|               ramloop[0].ram.r                             |                    Branch_Embedding_32x4096_blk_mem_gen_prim_width_HD81 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                  Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper_HD82 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[1].ram.r                             |    Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized0_HD83 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |  Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized0_HD84 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[2].ram.r                             |    Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized1_HD85 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |  Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized1_HD86 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[3].ram.r                             |    Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized2_HD87 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |  Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized2_HD88 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|     genblk4[15].branch_embed                               |                                           Branch_Embedding_32x4096_HD89 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|       U0                                                   |                        Branch_Embedding_32x4096_blk_mem_gen_v8_4_1_HD90 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|         inst_blk_mem_gen                                   |                  Branch_Embedding_32x4096_blk_mem_gen_v8_4_1_synth_HD91 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|           gnbram.gnativebmg.native_blk_mem_gen             |                           Branch_Embedding_32x4096_blk_mem_gen_top_HD92 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|             valid.cstr                                     |                  Branch_Embedding_32x4096_blk_mem_gen_generic_cstr_HD93 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|               ramloop[0].ram.r                             |                    Branch_Embedding_32x4096_blk_mem_gen_prim_width_HD94 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                  Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper_HD95 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[1].ram.r                             |    Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized0_HD96 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |  Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized0_HD97 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[2].ram.r                             |    Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized1_HD98 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |  Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized1_HD99 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[3].ram.r                             |   Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized2_HD100 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            | Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized2_HD101 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|     genblk4[1].branch_embed                                |                                          Branch_Embedding_32x4096_HD102 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|       U0                                                   |                       Branch_Embedding_32x4096_blk_mem_gen_v8_4_1_HD103 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|         inst_blk_mem_gen                                   |                 Branch_Embedding_32x4096_blk_mem_gen_v8_4_1_synth_HD104 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|           gnbram.gnativebmg.native_blk_mem_gen             |                          Branch_Embedding_32x4096_blk_mem_gen_top_HD105 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|             valid.cstr                                     |                 Branch_Embedding_32x4096_blk_mem_gen_generic_cstr_HD106 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|               ramloop[0].ram.r                             |                   Branch_Embedding_32x4096_blk_mem_gen_prim_width_HD107 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                 Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper_HD108 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[1].ram.r                             |   Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized0_HD109 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            | Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized0_HD110 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[2].ram.r                             |   Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized1_HD111 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            | Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized1_HD112 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[3].ram.r                             |   Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized2_HD113 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            | Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized2_HD114 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|     genblk4[2].branch_embed                                |                                          Branch_Embedding_32x4096_HD115 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|       U0                                                   |                       Branch_Embedding_32x4096_blk_mem_gen_v8_4_1_HD116 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|         inst_blk_mem_gen                                   |                 Branch_Embedding_32x4096_blk_mem_gen_v8_4_1_synth_HD117 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|           gnbram.gnativebmg.native_blk_mem_gen             |                          Branch_Embedding_32x4096_blk_mem_gen_top_HD118 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|             valid.cstr                                     |                 Branch_Embedding_32x4096_blk_mem_gen_generic_cstr_HD119 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|               ramloop[0].ram.r                             |                   Branch_Embedding_32x4096_blk_mem_gen_prim_width_HD120 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                 Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper_HD121 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[1].ram.r                             |   Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized0_HD122 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            | Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized0_HD123 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[2].ram.r                             |   Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized1_HD124 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            | Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized1_HD125 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[3].ram.r                             |   Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized2_HD126 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            | Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized2_HD127 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|     genblk4[3].branch_embed                                |                                          Branch_Embedding_32x4096_HD128 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|       U0                                                   |                       Branch_Embedding_32x4096_blk_mem_gen_v8_4_1_HD129 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|         inst_blk_mem_gen                                   |                 Branch_Embedding_32x4096_blk_mem_gen_v8_4_1_synth_HD130 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|           gnbram.gnativebmg.native_blk_mem_gen             |                          Branch_Embedding_32x4096_blk_mem_gen_top_HD131 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|             valid.cstr                                     |                 Branch_Embedding_32x4096_blk_mem_gen_generic_cstr_HD132 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|               ramloop[0].ram.r                             |                   Branch_Embedding_32x4096_blk_mem_gen_prim_width_HD133 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                 Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper_HD134 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[1].ram.r                             |   Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized0_HD135 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            | Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized0_HD136 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[2].ram.r                             |   Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized1_HD137 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            | Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized1_HD138 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[3].ram.r                             |   Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized2_HD139 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            | Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized2_HD140 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|     genblk4[4].branch_embed                                |                                          Branch_Embedding_32x4096_HD141 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|       U0                                                   |                       Branch_Embedding_32x4096_blk_mem_gen_v8_4_1_HD142 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|         inst_blk_mem_gen                                   |                 Branch_Embedding_32x4096_blk_mem_gen_v8_4_1_synth_HD143 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|           gnbram.gnativebmg.native_blk_mem_gen             |                          Branch_Embedding_32x4096_blk_mem_gen_top_HD144 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|             valid.cstr                                     |                 Branch_Embedding_32x4096_blk_mem_gen_generic_cstr_HD145 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|               ramloop[0].ram.r                             |                   Branch_Embedding_32x4096_blk_mem_gen_prim_width_HD146 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                 Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper_HD147 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[1].ram.r                             |   Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized0_HD148 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            | Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized0_HD149 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[2].ram.r                             |   Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized1_HD150 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            | Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized1_HD151 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[3].ram.r                             |   Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized2_HD152 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            | Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized2_HD153 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|     genblk4[5].branch_embed                                |                                          Branch_Embedding_32x4096_HD154 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|       U0                                                   |                       Branch_Embedding_32x4096_blk_mem_gen_v8_4_1_HD155 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|         inst_blk_mem_gen                                   |                 Branch_Embedding_32x4096_blk_mem_gen_v8_4_1_synth_HD156 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|           gnbram.gnativebmg.native_blk_mem_gen             |                          Branch_Embedding_32x4096_blk_mem_gen_top_HD157 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|             valid.cstr                                     |                 Branch_Embedding_32x4096_blk_mem_gen_generic_cstr_HD158 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|               ramloop[0].ram.r                             |                   Branch_Embedding_32x4096_blk_mem_gen_prim_width_HD159 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                 Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper_HD160 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[1].ram.r                             |   Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized0_HD161 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            | Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized0_HD162 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[2].ram.r                             |   Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized1_HD163 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            | Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized1_HD164 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[3].ram.r                             |   Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized2_HD165 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            | Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized2_HD166 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|     genblk4[6].branch_embed                                |                                          Branch_Embedding_32x4096_HD167 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|       U0                                                   |                       Branch_Embedding_32x4096_blk_mem_gen_v8_4_1_HD168 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|         inst_blk_mem_gen                                   |                 Branch_Embedding_32x4096_blk_mem_gen_v8_4_1_synth_HD169 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|           gnbram.gnativebmg.native_blk_mem_gen             |                          Branch_Embedding_32x4096_blk_mem_gen_top_HD170 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|             valid.cstr                                     |                 Branch_Embedding_32x4096_blk_mem_gen_generic_cstr_HD171 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|               ramloop[0].ram.r                             |                   Branch_Embedding_32x4096_blk_mem_gen_prim_width_HD172 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                 Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper_HD173 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[1].ram.r                             |   Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized0_HD174 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            | Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized0_HD175 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[2].ram.r                             |   Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized1_HD176 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            | Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized1_HD177 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[3].ram.r                             |   Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized2_HD178 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            | Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized2_HD179 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|     genblk4[7].branch_embed                                |                                          Branch_Embedding_32x4096_HD180 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|       U0                                                   |                       Branch_Embedding_32x4096_blk_mem_gen_v8_4_1_HD181 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|         inst_blk_mem_gen                                   |                 Branch_Embedding_32x4096_blk_mem_gen_v8_4_1_synth_HD182 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|           gnbram.gnativebmg.native_blk_mem_gen             |                          Branch_Embedding_32x4096_blk_mem_gen_top_HD183 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|             valid.cstr                                     |                 Branch_Embedding_32x4096_blk_mem_gen_generic_cstr_HD184 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|               ramloop[0].ram.r                             |                   Branch_Embedding_32x4096_blk_mem_gen_prim_width_HD185 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                 Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper_HD186 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[1].ram.r                             |   Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized0_HD187 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            | Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized0_HD188 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[2].ram.r                             |   Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized1_HD189 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            | Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized1_HD190 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[3].ram.r                             |   Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized2_HD191 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            | Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized2_HD192 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|     genblk4[8].branch_embed                                |                                          Branch_Embedding_32x4096_HD193 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|       U0                                                   |                       Branch_Embedding_32x4096_blk_mem_gen_v8_4_1_HD194 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|         inst_blk_mem_gen                                   |                 Branch_Embedding_32x4096_blk_mem_gen_v8_4_1_synth_HD195 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|           gnbram.gnativebmg.native_blk_mem_gen             |                          Branch_Embedding_32x4096_blk_mem_gen_top_HD196 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|             valid.cstr                                     |                 Branch_Embedding_32x4096_blk_mem_gen_generic_cstr_HD197 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|               ramloop[0].ram.r                             |                   Branch_Embedding_32x4096_blk_mem_gen_prim_width_HD198 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                 Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper_HD199 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[1].ram.r                             |   Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized0_HD200 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            | Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized0_HD201 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[2].ram.r                             |   Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized1_HD202 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            | Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized1_HD203 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[3].ram.r                             |   Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized2_HD204 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            | Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized2_HD205 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|     genblk4[9].branch_embed                                |                                          Branch_Embedding_32x4096_HD206 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|       U0                                                   |                       Branch_Embedding_32x4096_blk_mem_gen_v8_4_1_HD207 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|         inst_blk_mem_gen                                   |                 Branch_Embedding_32x4096_blk_mem_gen_v8_4_1_synth_HD208 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|           gnbram.gnativebmg.native_blk_mem_gen             |                          Branch_Embedding_32x4096_blk_mem_gen_top_HD209 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|             valid.cstr                                     |                 Branch_Embedding_32x4096_blk_mem_gen_generic_cstr_HD210 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|               ramloop[0].ram.r                             |                   Branch_Embedding_32x4096_blk_mem_gen_prim_width_HD211 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                 Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper_HD212 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[1].ram.r                             |   Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized0_HD213 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            | Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized0_HD214 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[2].ram.r                             |   Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized1_HD215 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            | Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized1_HD216 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[3].ram.r                             |   Branch_Embedding_32x4096_blk_mem_gen_prim_width__parameterized2_HD217 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            | Branch_Embedding_32x4096_blk_mem_gen_prim_wrapper__parameterized2_HD218 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|   igm                                                      |                                                                RTAD_IGM |      12870 |      12870 |       0 |    0 | 1499 |      0 |     10 |            0 |\par
|     A_IVG                                                  |                                                            RTAD_IGM_IVG |        199 |        199 |       0 |    0 |   75 |      0 |     10 |            0 |\par
|       (A_IVG)                                              |                                                            RTAD_IGM_IVG |        174 |        174 |       0 |    0 |   47 |      0 |      0 |            0 |\par
|       Syscallfilter                                        |                                                    SyscallFilter_32x283 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|         U0                                                 |                                 SyscallFilter_32x283_blk_mem_gen_v8_4_1 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|           inst_blk_mem_gen                                 |                           SyscallFilter_32x283_blk_mem_gen_v8_4_1_synth |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|             gnbram.gnativebmg.native_blk_mem_gen           |                                    SyscallFilter_32x283_blk_mem_gen_top |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|               valid.cstr                                   |                           SyscallFilter_32x283_blk_mem_gen_generic_cstr |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                 ramloop[0].ram.r                           |                             SyscallFilter_32x283_blk_mem_gen_prim_width |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                   prim_noinit.ram                          |                           SyscallFilter_32x283_blk_mem_gen_prim_wrapper |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|       addr_fifo                                            |                                                         ADDR_FIFO_33x64 |         25 |         25 |       0 |    0 |   28 |      0 |      1 |            0 |\par
|         U0                                                 |                                  ADDR_FIFO_33x64_fifo_generator_v13_2_2 |         25 |         25 |       0 |    0 |   28 |      0 |      1 |            0 |\par
|           inst_fifo_gen                                    |                            ADDR_FIFO_33x64_fifo_generator_v13_2_2_synth |         25 |         25 |       0 |    0 |   28 |      0 |      1 |            0 |\par
|             gconvfifo.rf                                   |                                      ADDR_FIFO_33x64_fifo_generator_top |         25 |         25 |       0 |    0 |   28 |      0 |      1 |            0 |\par
|               grf.rf                                       |                                  ADDR_FIFO_33x64_fifo_generator_ramfifo |         25 |         25 |       0 |    0 |   28 |      0 |      1 |            0 |\par
|                 gntv_or_sync_fifo.gl0.rd                   |                                                ADDR_FIFO_33x64_rd_logic |         17 |         17 |       0 |    0 |   14 |      0 |      0 |            0 |\par
|                   grss.rsts                                |                                      ADDR_FIFO_33x64_rd_status_flags_ss |          2 |          2 |       0 |    0 |    2 |      0 |      0 |            0 |\par
|                   rpntr                                    |                                             ADDR_FIFO_33x64_rd_bin_cntr |         15 |         15 |       0 |    0 |   12 |      0 |      0 |            0 |\par
|                 gntv_or_sync_fifo.gl0.wr                   |                                                ADDR_FIFO_33x64_wr_logic |          8 |          8 |       0 |    0 |   14 |      0 |      0 |            0 |\par
|                   gwss.wsts                                |                                      ADDR_FIFO_33x64_wr_status_flags_ss |          4 |          4 |       0 |    0 |    2 |      0 |      0 |            0 |\par
|                   wpntr                                    |                                             ADDR_FIFO_33x64_wr_bin_cntr |          4 |          4 |       0 |    0 |   12 |      0 |      0 |            0 |\par
|                 gntv_or_sync_fifo.mem                      |                                                  ADDR_FIFO_33x64_memory |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                   gbm.gbmg.gbmga.ngecc.bmg                 |                                      ADDR_FIFO_33x64_blk_mem_gen_v8_4_1 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                     inst_blk_mem_gen                       |                                ADDR_FIFO_33x64_blk_mem_gen_v8_4_1_synth |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                       gnbram.gnativebmg.native_blk_mem_gen |                                         ADDR_FIFO_33x64_blk_mem_gen_top |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                         valid.cstr                         |                                ADDR_FIFO_33x64_blk_mem_gen_generic_cstr |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                           ramloop[0].ram.r                 |                                  ADDR_FIFO_33x64_blk_mem_gen_prim_width |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                             prim_noinit.ram                |                                ADDR_FIFO_33x64_blk_mem_gen_prim_wrapper |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|       genblk1[0].branch_filter                             |                                                     BranchFilter_32x512 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|         U0                                                 |                                  BranchFilter_32x512_blk_mem_gen_v8_4_1 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|           inst_blk_mem_gen                                 |                            BranchFilter_32x512_blk_mem_gen_v8_4_1_synth |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|             gnbram.gnativebmg.native_blk_mem_gen           |                                     BranchFilter_32x512_blk_mem_gen_top |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|               valid.cstr                                   |                            BranchFilter_32x512_blk_mem_gen_generic_cstr |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                 ramloop[0].ram.r                           |                              BranchFilter_32x512_blk_mem_gen_prim_width |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                   prim_noinit.ram                          |                            BranchFilter_32x512_blk_mem_gen_prim_wrapper |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|       genblk1[1].branch_filter                             |                                               BranchFilter_32x512_HD226 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|         U0                                                 |                            BranchFilter_32x512_blk_mem_gen_v8_4_1_HD227 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|           inst_blk_mem_gen                                 |                      BranchFilter_32x512_blk_mem_gen_v8_4_1_synth_HD228 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|             gnbram.gnativebmg.native_blk_mem_gen           |                               BranchFilter_32x512_blk_mem_gen_top_HD229 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|               valid.cstr                                   |                      BranchFilter_32x512_blk_mem_gen_generic_cstr_HD230 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                 ramloop[0].ram.r                           |                        BranchFilter_32x512_blk_mem_gen_prim_width_HD231 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                   prim_noinit.ram                          |                      BranchFilter_32x512_blk_mem_gen_prim_wrapper_HD232 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|       genblk1[2].branch_filter                             |                                               BranchFilter_32x512_HD233 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|         U0                                                 |                            BranchFilter_32x512_blk_mem_gen_v8_4_1_HD234 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|           inst_blk_mem_gen                                 |                      BranchFilter_32x512_blk_mem_gen_v8_4_1_synth_HD235 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|             gnbram.gnativebmg.native_blk_mem_gen           |                               BranchFilter_32x512_blk_mem_gen_top_HD236 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|               valid.cstr                                   |                      BranchFilter_32x512_blk_mem_gen_generic_cstr_HD237 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                 ramloop[0].ram.r                           |                        BranchFilter_32x512_blk_mem_gen_prim_width_HD238 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                   prim_noinit.ram                          |                      BranchFilter_32x512_blk_mem_gen_prim_wrapper_HD239 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|       genblk1[3].branch_filter                             |                                               BranchFilter_32x512_HD240 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|         U0                                                 |                            BranchFilter_32x512_blk_mem_gen_v8_4_1_HD241 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|           inst_blk_mem_gen                                 |                      BranchFilter_32x512_blk_mem_gen_v8_4_1_synth_HD242 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|             gnbram.gnativebmg.native_blk_mem_gen           |                               BranchFilter_32x512_blk_mem_gen_top_HD243 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|               valid.cstr                                   |                      BranchFilter_32x512_blk_mem_gen_generic_cstr_HD244 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                 ramloop[0].ram.r                           |                        BranchFilter_32x512_blk_mem_gen_prim_width_HD245 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                   prim_noinit.ram                          |                      BranchFilter_32x512_blk_mem_gen_prim_wrapper_HD246 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|       genblk1[4].branch_filter                             |                                               BranchFilter_32x512_HD247 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|         U0                                                 |                            BranchFilter_32x512_blk_mem_gen_v8_4_1_HD248 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|           inst_blk_mem_gen                                 |                      BranchFilter_32x512_blk_mem_gen_v8_4_1_synth_HD249 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|             gnbram.gnativebmg.native_blk_mem_gen           |                               BranchFilter_32x512_blk_mem_gen_top_HD250 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|               valid.cstr                                   |                      BranchFilter_32x512_blk_mem_gen_generic_cstr_HD251 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                 ramloop[0].ram.r                           |                        BranchFilter_32x512_blk_mem_gen_prim_width_HD252 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                   prim_noinit.ram                          |                      BranchFilter_32x512_blk_mem_gen_prim_wrapper_HD253 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|       genblk1[5].branch_filter                             |                                               BranchFilter_32x512_HD254 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|         U0                                                 |                            BranchFilter_32x512_blk_mem_gen_v8_4_1_HD255 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|           inst_blk_mem_gen                                 |                      BranchFilter_32x512_blk_mem_gen_v8_4_1_synth_HD256 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|             gnbram.gnativebmg.native_blk_mem_gen           |                               BranchFilter_32x512_blk_mem_gen_top_HD257 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|               valid.cstr                                   |                      BranchFilter_32x512_blk_mem_gen_generic_cstr_HD258 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                 ramloop[0].ram.r                           |                        BranchFilter_32x512_blk_mem_gen_prim_width_HD259 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                   prim_noinit.ram                          |                      BranchFilter_32x512_blk_mem_gen_prim_wrapper_HD260 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|       genblk1[6].branch_filter                             |                                               BranchFilter_32x512_HD261 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|         U0                                                 |                            BranchFilter_32x512_blk_mem_gen_v8_4_1_HD262 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|           inst_blk_mem_gen                                 |                      BranchFilter_32x512_blk_mem_gen_v8_4_1_synth_HD263 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|             gnbram.gnativebmg.native_blk_mem_gen           |                               BranchFilter_32x512_blk_mem_gen_top_HD264 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|               valid.cstr                                   |                      BranchFilter_32x512_blk_mem_gen_generic_cstr_HD265 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                 ramloop[0].ram.r                           |                        BranchFilter_32x512_blk_mem_gen_prim_width_HD266 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                   prim_noinit.ram                          |                      BranchFilter_32x512_blk_mem_gen_prim_wrapper_HD267 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|       genblk1[7].branch_filter                             |                                               BranchFilter_32x512_HD268 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|         U0                                                 |                            BranchFilter_32x512_blk_mem_gen_v8_4_1_HD269 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|           inst_blk_mem_gen                                 |                      BranchFilter_32x512_blk_mem_gen_v8_4_1_synth_HD270 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|             gnbram.gnativebmg.native_blk_mem_gen           |                               BranchFilter_32x512_blk_mem_gen_top_HD271 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|               valid.cstr                                   |                      BranchFilter_32x512_blk_mem_gen_generic_cstr_HD272 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                 ramloop[0].ram.r                           |                        BranchFilter_32x512_blk_mem_gen_prim_width_HD273 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                   prim_noinit.ram                          |                      BranchFilter_32x512_blk_mem_gen_prim_wrapper_HD274 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|     A_P2S                                                  |                                                            RTAD_IGM_P2S |        485 |        485 |       0 |    0 | 1107 |      0 |      0 |            0 |\par
|     A_TA                                                   |                                                             RTAD_IGM_TA |      12186 |      12186 |       0 |    0 |  317 |      0 |      0 |            0 |\par
|   lstm                                                     |                                                                    LSTM |       8136 |       8136 |       0 |    0 | 2574 |     14 |      3 |            5 |\par
|     (lstm)                                                 |                                                                    LSTM |       4332 |       4332 |       0 |    0 | 2574 |      0 |      0 |            5 |\par
|     BIAS_BRAM                                              |                                                             SRAM_32x512 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|       U0                                                   |                                          SRAM_32x512_blk_mem_gen_v8_4_1 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|         inst_blk_mem_gen                                   |                                    SRAM_32x512_blk_mem_gen_v8_4_1_synth |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|           gnbram.gnativebmg.native_blk_mem_gen             |                                             SRAM_32x512_blk_mem_gen_top |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|             valid.cstr                                     |                                    SRAM_32x512_blk_mem_gen_generic_cstr |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|               ramloop[0].ram.r                             |                                      SRAM_32x512_blk_mem_gen_prim_width |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                 prim_noinit.ram                            |                                    SRAM_32x512_blk_mem_gen_prim_wrapper |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|     WEIGHT_BRAM1                                           |                                                           SRAM_128x2048 |          0 |          0 |       0 |    0 |    0 |      7 |      1 |            0 |\par
|       U0                                                   |                                        SRAM_128x2048_blk_mem_gen_v8_4_1 |          0 |          0 |       0 |    0 |    0 |      7 |      1 |            0 |\par
|         inst_blk_mem_gen                                   |                                  SRAM_128x2048_blk_mem_gen_v8_4_1_synth |          0 |          0 |       0 |    0 |    0 |      7 |      1 |            0 |\par
|           gnbram.gnativebmg.native_blk_mem_gen             |                                           SRAM_128x2048_blk_mem_gen_top |          0 |          0 |       0 |    0 |    0 |      7 |      1 |            0 |\par
|             valid.cstr                                     |                                  SRAM_128x2048_blk_mem_gen_generic_cstr |          0 |          0 |       0 |    0 |    0 |      7 |      1 |            0 |\par
|               ramloop[0].ram.r                             |                                    SRAM_128x2048_blk_mem_gen_prim_width |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                 prim_noinit.ram                            |                                  SRAM_128x2048_blk_mem_gen_prim_wrapper |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|               ramloop[1].ram.r                             |                    SRAM_128x2048_blk_mem_gen_prim_width__parameterized0 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                  SRAM_128x2048_blk_mem_gen_prim_wrapper__parameterized0 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[2].ram.r                             |                    SRAM_128x2048_blk_mem_gen_prim_width__parameterized1 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                  SRAM_128x2048_blk_mem_gen_prim_wrapper__parameterized1 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[3].ram.r                             |                    SRAM_128x2048_blk_mem_gen_prim_width__parameterized2 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                  SRAM_128x2048_blk_mem_gen_prim_wrapper__parameterized2 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[4].ram.r                             |                    SRAM_128x2048_blk_mem_gen_prim_width__parameterized3 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                  SRAM_128x2048_blk_mem_gen_prim_wrapper__parameterized3 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[5].ram.r                             |                    SRAM_128x2048_blk_mem_gen_prim_width__parameterized4 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                  SRAM_128x2048_blk_mem_gen_prim_wrapper__parameterized4 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[6].ram.r                             |                    SRAM_128x2048_blk_mem_gen_prim_width__parameterized5 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                  SRAM_128x2048_blk_mem_gen_prim_wrapper__parameterized5 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[7].ram.r                             |                    SRAM_128x2048_blk_mem_gen_prim_width__parameterized6 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                  SRAM_128x2048_blk_mem_gen_prim_wrapper__parameterized6 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|     WEIGHT_BRAM2                                           |                                                     SRAM_128x2048_HD276 |          0 |          0 |       0 |    0 |    0 |      7 |      1 |            0 |\par
|       U0                                                   |                                  SRAM_128x2048_blk_mem_gen_v8_4_1_HD277 |          0 |          0 |       0 |    0 |    0 |      7 |      1 |            0 |\par
|         inst_blk_mem_gen                                   |                            SRAM_128x2048_blk_mem_gen_v8_4_1_synth_HD278 |          0 |          0 |       0 |    0 |    0 |      7 |      1 |            0 |\par
|           gnbram.gnativebmg.native_blk_mem_gen             |                                     SRAM_128x2048_blk_mem_gen_top_HD279 |          0 |          0 |       0 |    0 |    0 |      7 |      1 |            0 |\par
|             valid.cstr                                     |                            SRAM_128x2048_blk_mem_gen_generic_cstr_HD280 |          0 |          0 |       0 |    0 |    0 |      7 |      1 |            0 |\par
|               ramloop[0].ram.r                             |                              SRAM_128x2048_blk_mem_gen_prim_width_HD281 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                 prim_noinit.ram                            |                            SRAM_128x2048_blk_mem_gen_prim_wrapper_HD282 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|               ramloop[1].ram.r                             |              SRAM_128x2048_blk_mem_gen_prim_width__parameterized0_HD283 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |            SRAM_128x2048_blk_mem_gen_prim_wrapper__parameterized0_HD284 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[2].ram.r                             |              SRAM_128x2048_blk_mem_gen_prim_width__parameterized1_HD285 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |            SRAM_128x2048_blk_mem_gen_prim_wrapper__parameterized1_HD286 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[3].ram.r                             |              SRAM_128x2048_blk_mem_gen_prim_width__parameterized2_HD287 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |            SRAM_128x2048_blk_mem_gen_prim_wrapper__parameterized2_HD288 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[4].ram.r                             |              SRAM_128x2048_blk_mem_gen_prim_width__parameterized3_HD289 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |            SRAM_128x2048_blk_mem_gen_prim_wrapper__parameterized3_HD290 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[5].ram.r                             |              SRAM_128x2048_blk_mem_gen_prim_width__parameterized4_HD291 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |            SRAM_128x2048_blk_mem_gen_prim_wrapper__parameterized4_HD292 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[6].ram.r                             |              SRAM_128x2048_blk_mem_gen_prim_width__parameterized5_HD293 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |            SRAM_128x2048_blk_mem_gen_prim_wrapper__parameterized5_HD294 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[7].ram.r                             |              SRAM_128x2048_blk_mem_gen_prim_width__parameterized6_HD295 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |            SRAM_128x2048_blk_mem_gen_prim_wrapper__parameterized6_HD296 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|     u_inpdt_1                                              |                                                            inpdt_16_mid |       1832 |       1832 |       0 |    0 |    0 |      0 |      0 |            0 |\par
|     u_inpdt_2                                              |                                                          inpdt_16_mid_0 |       1802 |       1802 |       0 |    0 |    0 |      0 |      0 |            0 |\par
|     u_sig_LUT1                                             |                                                             sigmoid_LUT |         82 |         82 |       0 |    0 |    0 |      0 |      0 |            0 |\par
|     u_sig_LUT2                                             |                                                           sigmoid_LUT_1 |         26 |         26 |       0 |    0 |    0 |      0 |      0 |            0 |\par
|     u_tanh_LUT1                                            |                                                                tanh_LUT |         31 |         31 |       0 |    0 |    0 |      0 |      0 |            0 |\par
|     u_tanh_LUT2                                            |                                                              tanh_LUT_2 |         32 |         32 |       0 |    0 |    0 |      0 |      0 |            0 |\par
|   ml_ctrl                                                  |                                                            RTAD_ML_CTRL |          7 |          7 |       0 |    0 |    3 |      0 |      0 |            0 |\par
|   softmax                                                  |                                                                 softmax |        397 |        397 |       0 |    0 |  648 |     11 |      1 |            4 |\par
|     (softmax)                                              |                                                                 softmax |        397 |        397 |       0 |    0 |  648 |      0 |      0 |            4 |\par
|     BR_BIAS_BRAM                                           |                                                             SRAM_8x4096 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|       U0                                                   |                                          SRAM_8x4096_blk_mem_gen_v8_4_1 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|         inst_blk_mem_gen                                   |                                    SRAM_8x4096_blk_mem_gen_v8_4_1_synth |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|           gnbram.gnativebmg.native_blk_mem_gen             |                                             SRAM_8x4096_blk_mem_gen_top |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|             valid.cstr                                     |                                    SRAM_8x4096_blk_mem_gen_generic_cstr |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[0].ram.r                             |                                      SRAM_8x4096_blk_mem_gen_prim_width |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                                    SRAM_8x4096_blk_mem_gen_prim_wrapper |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|     BR_WEIGHT_BRAM                                         |                                                           SRAM_512x4096 |          0 |          0 |       0 |    0 |    0 |      9 |      0 |            0 |\par
|       U0                                                   |                                        SRAM_512x4096_blk_mem_gen_v8_4_1 |          0 |          0 |       0 |    0 |    0 |      9 |      0 |            0 |\par
|         inst_blk_mem_gen                                   |                                  SRAM_512x4096_blk_mem_gen_v8_4_1_synth |          0 |          0 |       0 |    0 |    0 |      9 |      0 |            0 |\par
|           gnbram.gnativebmg.native_blk_mem_gen             |                                           SRAM_512x4096_blk_mem_gen_top |          0 |          0 |       0 |    0 |    0 |      9 |      0 |            0 |\par
|             valid.cstr                                     |                                  SRAM_512x4096_blk_mem_gen_generic_cstr |          0 |          0 |       0 |    0 |    0 |      9 |      0 |            0 |\par
|               ramloop[0].ram.r                             |                                    SRAM_512x4096_blk_mem_gen_prim_width |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                                  SRAM_512x4096_blk_mem_gen_prim_wrapper |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[1].ram.r                             |                    SRAM_512x4096_blk_mem_gen_prim_width__parameterized0 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                  SRAM_512x4096_blk_mem_gen_prim_wrapper__parameterized0 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[2].ram.r                             |                    SRAM_512x4096_blk_mem_gen_prim_width__parameterized1 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                  SRAM_512x4096_blk_mem_gen_prim_wrapper__parameterized1 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[3].ram.r                             |                    SRAM_512x4096_blk_mem_gen_prim_width__parameterized2 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                  SRAM_512x4096_blk_mem_gen_prim_wrapper__parameterized2 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[4].ram.r                             |                    SRAM_512x4096_blk_mem_gen_prim_width__parameterized3 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                  SRAM_512x4096_blk_mem_gen_prim_wrapper__parameterized3 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[5].ram.r                             |                    SRAM_512x4096_blk_mem_gen_prim_width__parameterized4 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                  SRAM_512x4096_blk_mem_gen_prim_wrapper__parameterized4 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[6].ram.r                             |                    SRAM_512x4096_blk_mem_gen_prim_width__parameterized5 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                  SRAM_512x4096_blk_mem_gen_prim_wrapper__parameterized5 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[7].ram.r                             |                    SRAM_512x4096_blk_mem_gen_prim_width__parameterized6 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                  SRAM_512x4096_blk_mem_gen_prim_wrapper__parameterized6 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[8].ram.r                             |                    SRAM_512x4096_blk_mem_gen_prim_width__parameterized7 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                  SRAM_512x4096_blk_mem_gen_prim_wrapper__parameterized7 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|     SYS_BIAS_BRAM                                          |                                                              SRAM_8x243 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|       U0                                                   |                                           SRAM_8x243_blk_mem_gen_v8_4_1 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|         inst_blk_mem_gen                                   |                                     SRAM_8x243_blk_mem_gen_v8_4_1_synth |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|           gnbram.gnativebmg.native_blk_mem_gen             |                                              SRAM_8x243_blk_mem_gen_top |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|             valid.cstr                                     |                                     SRAM_8x243_blk_mem_gen_generic_cstr |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|               ramloop[0].ram.r                             |                                       SRAM_8x243_blk_mem_gen_prim_width |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                 prim_noinit.ram                            |                                     SRAM_8x243_blk_mem_gen_prim_wrapper |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|     SYS_WEIGHT_BRAM                                        |                                                             SRAM_64x243 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|       U0                                                   |                                          SRAM_64x243_blk_mem_gen_v8_4_1 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|         inst_blk_mem_gen                                   |                                    SRAM_64x243_blk_mem_gen_v8_4_1_synth |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|           gnbram.gnativebmg.native_blk_mem_gen             |                                             SRAM_64x243_blk_mem_gen_top |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|             valid.cstr                                     |                                    SRAM_64x243_blk_mem_gen_generic_cstr |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[0].ram.r                             |                                      SRAM_64x243_blk_mem_gen_prim_width |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                                    SRAM_64x243_blk_mem_gen_prim_wrapper |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
+------------------------------------------------------------+-------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+--------------+\par
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining\par
\par
}
 