<?xml version="1.0" encoding="UTF-8"?>
<module id="MSMC" HW_revision="" XML_version="1" description="">
  <!-- csl_msmcregs -->
  <register id="pid" offset="0x00000" width="32" description="">
    <bitfield id="y" width="6" begin="5" end="0" description="" rwaccess="RW" />
    <bitfield id="custom" width="2" begin="7" end="6" description="" rwaccess="RW" />
    <bitfield id="x" width="3" begin="10" end="8" description="" rwaccess="RW" />
    <bitfield id="r" width="5" begin="15" end="11" description="" rwaccess="RW" />
    <bitfield id="func" width="12" begin="27" end="16" description="" rwaccess="RW" />
    <bitfield id="bu" width="2" begin="29" end="28" description="" rwaccess="RW" />
    <bitfield id="scheme" width="2" begin="31" end="30" description="" rwaccess="RW" />
  </register>
  <register id="smcc" offset="0x00004" width="32" description="">
    <bitfield id="mcp" width="1" begin="0" end="0" description="" rwaccess="RW" />
    <bitfield id="resv1" width="31" begin="31" end="1" description="" rwaccess="RW" />
  </register>
  <register id="smcerrar" offset="0x00008" width="32" description="">
    <bitfield id="seaddr" width="32" begin="31" end="0" description="" rwaccess="RW" />
  </register>
  <register id="smcerrxr" offset="0x0000c" width="32" description="">
    <bitfield id="seeaddr" width="4" begin="3" end="0" description="" rwaccess="RW" />
    <bitfield id="sepid" width="4" begin="7" end="4" description="" rwaccess="RW" />
    <bitfield id="ser" width="1" begin="8" end="8" description="" rwaccess="RW" />
    <bitfield id="resv1" width="7" begin="15" end="9" description="" rwaccess="RW" />
    <bitfield id="esyn" width="8" begin="23" end="16" description="" rwaccess="RW" />
    <bitfield id="resv2" width="8" begin="31" end="24" description="" rwaccess="RW" />
  </register>
  <register id="smedcc" offset="0x00010" width="32" description="">
    <bitfield id="refdel" width="8" begin="7" end="0" description="" rwaccess="RW" />
    <bitfield id="resv1" width="18" begin="25" end="8" description="" rwaccess="RW" />
    <bitfield id="prr" width="1" begin="26" end="26" description="" rwaccess="RW" />
    <bitfield id="cse" width="1" begin="27" end="27" description="" rwaccess="RW" />
    <bitfield id="resv2" width="2" begin="29" end="28" description="" rwaccess="RW" />
    <bitfield id="ecm" width="1" begin="30" end="30" description="" rwaccess="RW" />
    <bitfield id="sen" width="1" begin="31" end="31" description="" rwaccess="RW" />
  </register>
  <register id="smcea" offset="0x00014" width="32" description="">
    <bitfield id="seca" width="24" begin="23" end="0" description="" rwaccess="RW" />
    <bitfield id="esyn" width="8" begin="31" end="24" description="" rwaccess="RW" />
  </register>
  <register id="smsecc" offset="0x00018" width="32" description="">
    <bitfield id="scec" width="16" begin="15" end="0" description="" rwaccess="RW" />
    <bitfield id="sncec" width="16" begin="31" end="16" description="" rwaccess="RW" />
  </register>
  <register id="smpfar" offset="0x0001c" width="32" description="">
    <bitfield id="fault_address" width="32" begin="31" end="0" description="" rwaccess="RW" />
  </register>
  <register id="smpfxr" offset="0x00020" width="32" description="">
    <bitfield id="nm" width="1" begin="0" end="0" description="" rwaccess="RW" />
    <bitfield id="resv1" width="31" begin="31" end="1" description="" rwaccess="RW" />
  </register>
  <register id="smpfr" offset="0x00024" width="32" description="">
    <bitfield id="fmstid" width="8" begin="7" end="0" description="" rwaccess="RW" />
    <bitfield id="fpid" width="4" begin="11" end="8" description="" rwaccess="RW" />
    <bitfield id="resv1" width="20" begin="31" end="12" description="" rwaccess="RW" />
  </register>
  <register id="smpfcr" offset="0x00028" width="32" description="">
    <bitfield id="clr" width="1" begin="0" end="0" description="" rwaccess="RW" />
    <bitfield id="resv1" width="31" begin="31" end="1" description="" rwaccess="RW" />
  </register>
  <register id="smsta" offset="0x0002c" width="32" description="">
    <bitfield id="constant" width="12" begin="11" end="0" description="" rwaccess="RW" />
    <bitfield id="security_threshold_segment_address" width="12" begin="23" end="12" description="" rwaccess="RW" />
    <bitfield id="resv1" width="7" begin="30" end="24" description="" rwaccess="RW" />
    <bitfield id="ns" width="1" begin="31" end="31" description="" rwaccess="RW" />
  </register>
  <register id="sbnd" offset="0x00030" width="32" description="(1 of 8, stride 4)">
    <bitfield id="scntcm_0" width="8" begin="7" end="0" description="" rwaccess="RW" />
    <bitfield id="resv1_0" width="8" begin="15" end="8" description="" rwaccess="RW" />
    <bitfield id="scntce_0" width="8" begin="23" end="16" description="" rwaccess="RW" />
    <bitfield id="resv2_0" width="8" begin="31" end="24" description="" rwaccess="RW" />
  </register>
  <register id="sbndm" offset="0x00050" width="32" description="">
    <bitfield id="scntmm" width="8" begin="7" end="0" description="" rwaccess="RW" />
    <bitfield id="resv1" width="24" begin="31" end="8" description="" rwaccess="RW" />
  </register>
  <register id="sbnde" offset="0x00054" width="32" description="">
    <bitfield id="scntem" width="8" begin="7" end="0" description="" rwaccess="RW" />
    <bitfield id="resv1" width="8" begin="15" end="8" description="" rwaccess="RW" />
    <bitfield id="scntee" width="8" begin="23" end="16" description="" rwaccess="RW" />
    <bitfield id="resv2" width="8" begin="31" end="24" description="" rwaccess="RW" />
  </register>
  <register id="smedctst" offset="0x00058" width="32" description="">
    <bitfield id="pf0" width="1" begin="0" end="0" description="" rwaccess="RW" />
    <bitfield id="pf1" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="pf2" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="pf3" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="bcnt" width="3" begin="6" end="4" description="" rwaccess="RW" />
    <bitfield id="scrbaddr" width="17" begin="23" end="7" description="" rwaccess="RW" />
    <bitfield id="dps" width="8" begin="31" end="24" description="" rwaccess="RW" />
  </register>
  <register id="cfglck" offset="0x0005c" width="32" description="">
    <bitfield id="wlck" width="1" begin="0" end="0" description="" rwaccess="RW" />
    <bitfield id="mgcid" width="16" begin="31" end="16" description="" rwaccess="RW" />
  </register>
  <register id="cfgulck" offset="0x00060" width="32" description="">
    <bitfield id="wen" width="1" begin="0" end="0" description="" rwaccess="RW" />
    <bitfield id="resv1" width="15" begin="15" end="1" description="" rwaccess="RW" />
    <bitfield id="mgcid" width="16" begin="31" end="16" description="" rwaccess="RW" />
  </register>
  <register id="cfglckstat" offset="0x00064" width="32" description="">
    <bitfield id="wstat" width="1" begin="0" end="0" description="" rwaccess="RW" />
    <bitfield id="resv1" width="31" begin="31" end="1" description="" rwaccess="RW" />
  </register>
  <register id="sms_mpax_lck" offset="0x00068" width="32" description="">
    <bitfield id="wlck" width="16" begin="15" end="0" description="" rwaccess="RW" />
    <bitfield id="mgcid" width="16" begin="31" end="16" description="" rwaccess="RW" />
  </register>
  <register id="sms_mpax_ulck" offset="0x0006c" width="32" description="">
    <bitfield id="wen" width="16" begin="15" end="0" description="" rwaccess="RW" />
    <bitfield id="mgcid" width="16" begin="31" end="16" description="" rwaccess="RW" />
  </register>
  <register id="sms_mpax_lckstat" offset="0x00070" width="32" description="">
    <bitfield id="wstat" width="16" begin="15" end="0" description="" rwaccess="RW" />
    <bitfield id="resv1" width="16" begin="31" end="16" description="" rwaccess="RW" />
  </register>
  <register id="ses_mpax_lck" offset="0x00074" width="32" description="">
    <bitfield id="wlck" width="16" begin="15" end="0" description="" rwaccess="RW" />
    <bitfield id="mgcid" width="16" begin="31" end="16" description="" rwaccess="RW" />
  </register>
  <register id="ses_mpax_ulck" offset="0x00078" width="32" description="">
    <bitfield id="wen" width="16" begin="15" end="0" description="" rwaccess="RW" />
    <bitfield id="mgcid" width="16" begin="31" end="16" description="" rwaccess="RW" />
  </register>
  <register id="ses_mpax_lckstat" offset="0x0007c" width="32" description="">
    <bitfield id="wstat" width="16" begin="15" end="0" description="" rwaccess="RW" />
    <bitfield id="resv1" width="16" begin="31" end="16" description="" rwaccess="RW" />
  </register>
  <register id="smestat" offset="0x00080" width="32" description="">
    <bitfield id="ncses" width="1" begin="0" end="0" description="" rwaccess="RW" />
    <bitfield id="cses" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="ncees" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="cees" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="resv1" width="12" begin="15" end="4" description="" rwaccess="RW" />
    <bitfield id="pfestat" width="16" begin="31" end="16" description="" rwaccess="RW" />
  </register>
  <register id="smirstat" offset="0x00084" width="32" description="">
    <bitfield id="ncses" width="1" begin="0" end="0" description="" rwaccess="RW" />
    <bitfield id="cses" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="ncees" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="cees" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="resv1" width="12" begin="15" end="4" description="" rwaccess="RW" />
    <bitfield id="pfestat" width="16" begin="31" end="16" description="" rwaccess="RW" />
  </register>
  <register id="smirc" offset="0x00088" width="32" description="">
    <bitfield id="ncsc" width="1" begin="0" end="0" description="" rwaccess="RW" />
    <bitfield id="csc" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="ncec" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="cec" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="resv1" width="12" begin="15" end="4" description="" rwaccess="RW" />
    <bitfield id="pfic" width="16" begin="31" end="16" description="" rwaccess="RW" />
  </register>
  <register id="smiestat" offset="0x0008c" width="32" description="">
    <bitfield id="ncsie" width="1" begin="0" end="0" description="" rwaccess="RW" />
    <bitfield id="csie" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="nceie" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="ceie" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="resv1" width="12" begin="15" end="4" description="" rwaccess="RW" />
    <bitfield id="pfiestat" width="16" begin="31" end="16" description="" rwaccess="RW" />
  </register>
  <register id="smiec" offset="0x00090" width="32" description="">
    <bitfield id="ncsec" width="1" begin="0" end="0" description="" rwaccess="RW" />
    <bitfield id="csec" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="nceec" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="ceec" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="resv1" width="12" begin="15" end="4" description="" rwaccess="RW" />
    <bitfield id="pfiec" width="16" begin="31" end="16" description="" rwaccess="RW" />
  </register>
  <register id="smath" offset="0x000a0" width="32" description="">
    <bitfield id="theader" width="32" begin="31" end="0" description="" rwaccess="RW" />
  </register>
  <register id="smah" offset="0x000a4" width="32" description="">
    <bitfield id="hcnt" width="20" begin="19" end="0" description="" rwaccess="RW" />
    <bitfield id="resv1" width="12" begin="31" end="20" description="" rwaccess="RW" />
  </register>
  <register id="smarm" offset="0x000a8" width="32" description="">
    <bitfield id="rmcnt" width="20" begin="19" end="0" description="" rwaccess="RW" />
    <bitfield id="resv1" width="12" begin="31" end="20" description="" rwaccess="RW" />
  </register>
  <register id="smawm" offset="0x000ac" width="32" description="">
    <bitfield id="wmcnt" width="20" begin="19" end="0" description="" rwaccess="RW" />
    <bitfield id="resv1" width="12" begin="31" end="20" description="" rwaccess="RW" />
  </register>
  <register id="smav" offset="0x000b0" width="32" description="">
    <bitfield id="vcnt" width="20" begin="19" end="0" description="" rwaccess="RW" />
    <bitfield id="resv1" width="12" begin="31" end="20" description="" rwaccess="RW" />
  </register>
  <register id="smamp" offset="0x000b4" width="32" description="">
    <bitfield id="acwm" width="20" begin="19" end="0" description="" rwaccess="RW" />
    <bitfield id="resv1" width="4" begin="23" end="20" description="" rwaccess="RW" />
    <bitfield id="mpecnt" width="8" begin="31" end="24" description="" rwaccess="RW" />
  </register>
  <register id="smaep" offset="0x000b8" width="32" description="">
    <bitfield id="acwe" width="20" begin="19" end="0" description="" rwaccess="RW" />
    <bitfield id="resv1" width="4" begin="23" end="20" description="" rwaccess="RW" />
    <bitfield id="epecnt" width="8" begin="31" end="24" description="" rwaccess="RW" />
  </register>
  <register id="smac" offset="0x000bc" width="32" description="">
    <bitfield id="resv1" width="1" begin="0" end="0" description="" rwaccess="RW" />
    <bitfield id="aen" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="pth" width="3" begin="4" end="2" description="" rwaccess="RW" />
    <bitfield id="hm" width="1" begin="5" end="5" description="" rwaccess="RW" />
    <bitfield id="resv2" width="2" begin="7" end="6" description="" rwaccess="RW" />
    <bitfield id="pidf" width="16" begin="23" end="8" description="" rwaccess="RW" />
    <bitfield id="ccf" width="8" begin="31" end="24" description="" rwaccess="RW" />
  </register>
  <register id="smcfg" offset="0x000c0" width="32" description="">
    <bitfield id="cmode" width="4" begin="3" end="0" description="" rwaccess="RW" />
    <bitfield id="giw" width="1" begin="4" end="4" description="" rwaccess="RW" />
    <bitfield id="efz" width="1" begin="5" end="5" description="" rwaccess="RW" />
    <bitfield id="invp" width="3" begin="8" end="6" description="" rwaccess="RW" />
    <bitfield id="resv1" width="23" begin="31" end="9" description="" rwaccess="RW" />
  </register>
  <register id="smncerrar" offset="0x000c4" width="32" description="">
    <bitfield id="seaddr" width="32" begin="31" end="0" description="" rwaccess="RW" />
  </register>
  <register id="smncerrxr" offset="0x000c8" width="32" description="">
    <bitfield id="seeaddr" width="4" begin="3" end="0" description="" rwaccess="RW" />
    <bitfield id="sepid" width="4" begin="7" end="4" description="" rwaccess="RW" />
    <bitfield id="ser" width="1" begin="8" end="8" description="" rwaccess="RW" />
    <bitfield id="resv1" width="23" begin="31" end="9" description="" rwaccess="RW" />
  </register>
  <register id="smncea" offset="0x000cc" width="32" description="">
    <bitfield id="senca" width="24" begin="23" end="0" description="" rwaccess="RW" />
    <bitfield id="resv1" width="8" begin="31" end="24" description="" rwaccess="RW" />
  </register>
  <register id="sms_mpax_per_privid_sms_mpaxl" offset="0x00200" width="32" description="(1 of 128, stride 8)">
    <bitfield id="ux_0" width="1" begin="0" end="0" description="" rwaccess="RW" />
    <bitfield id="uw_0" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="ur_0" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="sx_0" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="sw_0" width="1" begin="4" end="4" description="" rwaccess="RW" />
    <bitfield id="sr_0" width="1" begin="5" end="5" description="" rwaccess="RW" />
    <bitfield id="raddr_0" width="12" begin="19" end="8" description="" rwaccess="RW" />
    <bitfield id="cnst_0" width="8" begin="27" end="20" description="" rwaccess="RW" />
  </register>
  <register id="sms_mpax_per_privid_sms_mpaxh" offset="0x00204" width="32" description="(1 of 128, stride 8)">
    <bitfield id="segsz_0" width="5" begin="4" end="0" description="" rwaccess="RW" />
    <bitfield id="baddr_0" width="12" begin="23" end="12" description="" rwaccess="RW" />
    <bitfield id="cnst_0" width="8" begin="31" end="24" description="" rwaccess="RW" />
  </register>
  <register id="ses_mpax_per_privid_ses_mpaxl" offset="0x00600" width="32" description="(1 of 128, stride 8)">
    <bitfield id="ux_0" width="1" begin="0" end="0" description="" rwaccess="RW" />
    <bitfield id="uw_0" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="ur_0" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="sx_0" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="sw_0" width="1" begin="4" end="4" description="" rwaccess="RW" />
    <bitfield id="sr_0" width="1" begin="5" end="5" description="" rwaccess="RW" />
    <bitfield id="raddr_0" width="24" begin="31" end="8" description="" rwaccess="RW" />
  </register>
  <register id="ses_mpax_per_privid_ses_mpaxh" offset="0x00604" width="32" description="(1 of 128, stride 8)">
    <bitfield id="segsz_0" width="5" begin="4" end="0" description="" rwaccess="RW" />
    <bitfield id="ai_0" width="1" begin="5" end="5" description="" rwaccess="RW" />
    <bitfield id="be_0" width="1" begin="6" end="6" description="" rwaccess="RW" />
    <bitfield id="baddr_0" width="20" begin="31" end="12" description="" rwaccess="RW" />
  </register>
</module>
<!-- KeyStone2 Emupack version __KEYSTONE2_EMUPACK_VERSION__ -->
