[14:05:38.510] <TB2>     INFO: *** Welcome to pxar ***
[14:05:38.510] <TB2>     INFO: *** Today: 2016/04/27
[14:05:38.517] <TB2>     INFO: *** Version: b2a7-dirty
[14:05:38.517] <TB2>     INFO: readRocDacs: /home/silpix5/allTestResults/M-M-3-16_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-M-3-16_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters_C15.dat
[14:05:38.517] <TB2>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-M-3-16_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-M-3-16_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:05:38.517] <TB2>     INFO: readMaskFile: /home/silpix5/allTestResults/M-M-3-16_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//defaultMaskFile.dat
[14:05:38.518] <TB2>     INFO: readTrimFile: /home/silpix5/allTestResults/M-M-3-16_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-M-3-16_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//trimParameters_C15.dat
[14:05:38.595] <TB2>     INFO:         clk: 4
[14:05:38.595] <TB2>     INFO:         ctr: 4
[14:05:38.595] <TB2>     INFO:         sda: 19
[14:05:38.595] <TB2>     INFO:         tin: 9
[14:05:38.595] <TB2>     INFO:         level: 15
[14:05:38.595] <TB2>     INFO:         triggerdelay: 0
[14:05:38.595] <TB2>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[14:05:38.595] <TB2>     INFO: Log level: DEBUG
[14:05:38.606] <TB2>     INFO: Found DTB DTB_WWXLHF
[14:05:38.615] <TB2>    QUIET: Connection to board DTB_WWXLHF opened.
[14:05:38.618] <TB2>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    141
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXLHF
MAC address: 40D85511808D
Hostname:    pixelDTB141
Comment:     
------------------------------------------------------
[14:05:38.621] <TB2>     INFO: RPC call hashes of host and DTB match: 398089610
[14:05:40.179] <TB2>     INFO: DUT info: 
[14:05:40.179] <TB2>     INFO: The DUT currently contains the following objects:
[14:05:40.179] <TB2>     INFO:  2 TBM Cores tbm08c (2 ON)
[14:05:40.179] <TB2>     INFO: 	TBM Core alpha (0): 7 registers set
[14:05:40.179] <TB2>     INFO: 	TBM Core beta  (1): 7 registers set
[14:05:40.179] <TB2>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[14:05:40.179] <TB2>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[14:05:40.179] <TB2>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[14:05:40.179] <TB2>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[14:05:40.179] <TB2>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[14:05:40.179] <TB2>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[14:05:40.179] <TB2>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[14:05:40.179] <TB2>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[14:05:40.179] <TB2>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[14:05:40.179] <TB2>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[14:05:40.179] <TB2>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[14:05:40.179] <TB2>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[14:05:40.179] <TB2>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[14:05:40.179] <TB2>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[14:05:40.179] <TB2>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[14:05:40.179] <TB2>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[14:05:40.179] <TB2>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[14:05:40.179] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[14:05:40.179] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:05:40.179] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:05:40.179] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:05:40.179] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:05:40.179] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[14:05:40.180] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:05:40.180] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[14:05:40.180] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[14:05:40.180] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:05:40.180] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:05:40.180] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[14:05:40.180] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:05:40.180] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:05:40.180] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:05:40.180] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:05:40.180] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[14:05:40.180] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[14:05:40.180] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[14:05:40.180] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[14:05:40.180] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[14:05:40.180] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[14:05:40.180] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[14:05:40.180] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[14:05:40.180] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[14:05:40.180] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[14:05:40.180] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[14:05:40.180] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[14:05:40.180] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[14:05:40.180] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[14:05:40.180] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[14:05:40.180] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[14:05:40.180] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:05:40.180] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[14:05:40.180] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[14:05:40.180] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[14:05:40.180] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[14:05:40.180] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[14:05:40.180] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[14:05:40.180] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:05:40.180] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[14:05:40.180] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[14:05:40.180] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[14:05:40.180] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[14:05:40.180] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:05:40.180] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[14:05:40.180] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:05:40.180] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[14:05:40.180] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:05:40.180] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[14:05:40.180] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[14:05:40.180] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[14:05:40.180] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[14:05:40.180] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:05:40.180] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[14:05:40.180] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[14:05:40.180] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[14:05:40.180] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[14:05:40.180] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[14:05:40.180] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:05:40.180] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[14:05:40.180] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[14:05:40.180] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[14:05:40.180] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[14:05:40.180] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[14:05:40.180] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:05:40.180] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:05:40.180] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:05:40.180] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[14:05:40.180] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[14:05:40.180] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:05:40.180] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:05:40.180] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[14:05:40.180] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:05:40.180] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[14:05:40.180] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[14:05:40.180] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[14:05:40.180] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[14:05:40.180] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[14:05:40.180] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[14:05:40.180] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:05:40.180] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:05:40.180] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[14:05:40.181] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[14:05:40.181] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[14:05:40.181] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[14:05:40.181] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[14:05:40.181] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[14:05:40.181] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[14:05:40.181] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[14:05:40.181] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:05:40.181] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[14:05:40.181] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[14:05:40.181] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[14:05:40.181] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[14:05:40.181] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:05:40.181] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:05:40.181] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[14:05:40.181] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[14:05:40.181] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[14:05:40.181] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[14:05:40.181] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[14:05:40.181] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:05:40.181] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:05:40.181] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[14:05:40.181] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[14:05:40.181] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[14:05:40.181] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[14:05:40.181] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[14:05:40.181] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:05:40.181] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[14:05:40.181] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[14:05:40.181] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[14:05:40.181] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:05:40.181] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[14:05:40.181] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[14:05:40.181] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[14:05:40.181] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[14:05:40.181] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[14:05:40.181] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[14:05:40.181] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[14:05:40.181] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[14:05:40.181] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[14:05:40.181] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:05:40.181] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[14:05:40.181] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[14:05:40.181] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:05:40.181] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:05:40.181] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[14:05:40.181] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:05:40.181] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[14:05:40.181] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:05:40.181] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[14:05:40.181] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[14:05:40.181] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[14:05:40.181] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[14:05:40.181] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[14:05:40.181] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[14:05:40.181] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:05:40.181] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[14:05:40.181] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[14:05:40.181] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[14:05:40.181] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[14:05:40.181] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[14:05:40.181] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[14:05:40.181] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[14:05:40.181] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[14:05:40.181] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[14:05:40.181] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[14:05:40.181] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[14:05:40.181] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[14:05:40.182] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[14:05:40.182] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[14:05:40.182] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:05:40.182] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:05:40.182] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:05:40.182] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[14:05:40.182] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[14:05:40.182] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[14:05:40.182] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[14:05:40.182] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[14:05:40.182] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[14:05:40.182] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[14:05:40.182] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[14:05:40.182] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:05:40.182] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:05:40.183] <TB2>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 28516352
[14:05:40.183] <TB2>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x145ff90
[14:05:40.183] <TB2>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x13d4770
[14:05:40.183] <TB2>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f92b1d94010
[14:05:40.183] <TB2>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f92b7fff510
[14:05:40.184] <TB2>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 28581888 fPxarMemory = 0x7f92b1d94010
[14:05:40.185] <TB2>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 373.8mA
[14:05:40.186] <TB2>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 466.3mA
[14:05:40.186] <TB2>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.8 C
[14:05:40.186] <TB2>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[14:05:40.586] <TB2>     INFO: enter 'restricted' command line mode
[14:05:40.586] <TB2>     INFO: enter test to run
[14:05:40.586] <TB2>     INFO:   test: FPIXTest no parameter change
[14:05:40.586] <TB2>     INFO:   running: fpixtest
[14:05:40.586] <TB2>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[14:05:40.589] <TB2>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[14:05:40.589] <TB2>     INFO: ######################################################################
[14:05:40.589] <TB2>     INFO: PixTestFPIXTest::doTest()
[14:05:40.589] <TB2>     INFO: ######################################################################
[14:05:40.592] <TB2>     INFO: ######################################################################
[14:05:40.592] <TB2>     INFO: PixTestPretest::doTest()
[14:05:40.592] <TB2>     INFO: ######################################################################
[14:05:40.595] <TB2>     INFO:    ----------------------------------------------------------------------
[14:05:40.595] <TB2>     INFO:    PixTestPretest::programROC() 
[14:05:40.595] <TB2>     INFO:    ----------------------------------------------------------------------
[14:05:58.612] <TB2>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[14:05:58.612] <TB2>     INFO: IA differences per ROC:  16.9 16.9 17.7 20.1 18.5 17.7 18.5 18.5 17.7 16.1 20.1 16.9 17.7 18.5 16.9 17.7
[14:05:58.678] <TB2>     INFO:    ----------------------------------------------------------------------
[14:05:58.678] <TB2>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[14:05:58.678] <TB2>     INFO:    ----------------------------------------------------------------------
[14:05:58.781] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 69.2812 mA
[14:05:58.882] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 22.3188 mA
[14:05:58.983] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  88 Ia 24.7188 mA
[14:05:59.083] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  85 Ia 23.9188 mA
[14:05:59.185] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 22.3188 mA
[14:05:59.285] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  88 Ia 24.7188 mA
[14:05:59.386] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  85 Ia 23.9188 mA
[14:05:59.487] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 23.1188 mA
[14:05:59.587] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  83 Ia 24.7188 mA
[14:05:59.688] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  80 Ia 23.9188 mA
[14:05:59.790] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 25.5188 mA
[14:05:59.891] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  70 Ia 23.9188 mA
[14:05:59.992] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 23.9188 mA
[14:06:00.093] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 23.1188 mA
[14:06:00.194] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  83 Ia 24.7188 mA
[14:06:00.294] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  80 Ia 23.9188 mA
[14:06:00.396] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 23.9188 mA
[14:06:00.497] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 23.9188 mA
[14:06:00.598] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 23.9188 mA
[14:06:00.700] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 21.5188 mA
[14:06:00.801] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  93 Ia 24.7188 mA
[14:06:00.902] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  90 Ia 24.7188 mA
[14:06:00.003] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  87 Ia 23.9188 mA
[14:06:01.104] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 25.5188 mA
[14:06:01.205] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  70 Ia 23.1188 mA
[14:06:01.306] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  75 Ia 24.7188 mA
[14:06:01.406] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  72 Ia 23.9188 mA
[14:06:01.508] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 22.3188 mA
[14:06:01.609] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  88 Ia 24.7188 mA
[14:06:01.709] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  85 Ia 24.7188 mA
[14:06:01.810] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  3 Vana  82 Ia 23.1188 mA
[14:06:01.911] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  4 Vana  87 Ia 24.7188 mA
[14:06:02.012] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  5 Vana  84 Ia 23.9188 mA
[14:06:02.113] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 23.1188 mA
[14:06:02.214] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  83 Ia 24.7188 mA
[14:06:02.315] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  80 Ia 23.9188 mA
[14:06:02.417] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 23.9188 mA
[14:06:02.519] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 23.1188 mA
[14:06:02.620] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  83 Ia 24.7188 mA
[14:06:02.720] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  80 Ia 23.9188 mA
[14:06:02.822] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 23.1188 mA
[14:06:02.923] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  83 Ia 23.9188 mA
[14:06:02.949] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  85
[14:06:02.949] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  85
[14:06:02.950] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  80
[14:06:02.950] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  70
[14:06:02.950] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  78
[14:06:02.950] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  80
[14:06:02.951] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  78
[14:06:02.951] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  78
[14:06:02.951] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  78
[14:06:02.951] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  87
[14:06:02.951] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  72
[14:06:02.951] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  84
[14:06:02.951] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  80
[14:06:02.951] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  78
[14:06:02.951] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  80
[14:06:02.951] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  83
[14:06:04.778] <TB2>     INFO: PixTestPretest::setVana() done, Module Ia 385.1 mA = 24.0688 mA/ROC
[14:06:04.778] <TB2>     INFO: i(loss) [mA/ROC]:     19.3  20.1  19.3  19.3  18.5  18.5  19.3  18.5  18.5  19.3  19.3  18.5  19.3  19.3  18.5  19.3
[14:06:04.812] <TB2>     INFO:    ----------------------------------------------------------------------
[14:06:04.812] <TB2>     INFO:    PixTestPretest::findWorkingPixel()
[14:06:04.812] <TB2>     INFO:    ----------------------------------------------------------------------
[14:06:04.948] <TB2>     INFO: Expecting 231680 events.
[14:06:13.056] <TB2>     INFO: 231680 events read in total (7391ms).
[14:06:13.210] <TB2>     INFO: Test took 8395ms.
[14:06:13.412] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 100 and Delta(CalDel) = 60
[14:06:13.416] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 92 and Delta(CalDel) = 61
[14:06:13.419] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 107 and Delta(CalDel) = 61
[14:06:13.423] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 100 and Delta(CalDel) = 64
[14:06:13.427] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 84 and Delta(CalDel) = 59
[14:06:13.430] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 95 and Delta(CalDel) = 63
[14:06:13.434] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 100 and Delta(CalDel) = 59
[14:06:13.438] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 100 and Delta(CalDel) = 63
[14:06:13.442] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 93 and Delta(CalDel) = 62
[14:06:13.446] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 93 and Delta(CalDel) = 61
[14:06:13.449] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 95 and Delta(CalDel) = 62
[14:06:13.453] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 84 and Delta(CalDel) = 59
[14:06:13.457] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 100 and Delta(CalDel) = 61
[14:06:13.461] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 86 and Delta(CalDel) = 58
[14:06:13.464] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 92 and Delta(CalDel) = 61
[14:06:13.467] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 77 and Delta(CalDel) = 64
[14:06:13.508] <TB2>     INFO: Found working pixel in all ROCs: col/row = 12/22
[14:06:13.543] <TB2>     INFO:    ----------------------------------------------------------------------
[14:06:13.543] <TB2>     INFO:    PixTestPretest::setVthrCompCalDel()
[14:06:13.543] <TB2>     INFO:    ----------------------------------------------------------------------
[14:06:13.680] <TB2>     INFO: Expecting 231680 events.
[14:06:21.778] <TB2>     INFO: 231680 events read in total (7383ms).
[14:06:21.783] <TB2>     INFO: Test took 8235ms.
[14:06:21.807] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 133 +/- 29
[14:06:22.124] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 153 +/- 31.5
[14:06:22.128] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 124 +/- 30
[14:06:22.132] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 145 +/- 31.5
[14:06:22.136] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 127 +/- 29
[14:06:22.140] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 141 +/- 31
[14:06:22.143] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 122 +/- 29
[14:06:22.146] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 140 +/- 31.5
[14:06:22.150] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 131 +/- 30.5
[14:06:22.154] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 142 +/- 31
[14:06:22.158] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 129 +/- 30.5
[14:06:22.162] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 127 +/- 30
[14:06:22.165] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 141 +/- 31
[14:06:22.169] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 129 +/- 29.5
[14:06:22.172] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 131 +/- 30
[14:06:22.176] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 161 +/- 32.5
[14:06:22.210] <TB2>     INFO: PixTestPretest::setVthrCompCalDel() done
[14:06:22.210] <TB2>     INFO: CalDel:      133   153   124   145   127   141   122   140   131   142   129   127   141   129   131   161
[14:06:22.210] <TB2>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[14:06:22.214] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-16_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters_C0.dat
[14:06:22.214] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-16_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters_C1.dat
[14:06:22.214] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-16_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters_C2.dat
[14:06:22.214] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-16_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters_C3.dat
[14:06:22.215] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-16_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters_C4.dat
[14:06:22.215] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-16_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters_C5.dat
[14:06:22.215] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-16_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters_C6.dat
[14:06:22.215] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-16_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters_C7.dat
[14:06:22.215] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-16_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters_C8.dat
[14:06:22.215] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-16_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters_C9.dat
[14:06:22.215] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-16_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters_C10.dat
[14:06:22.215] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-16_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters_C11.dat
[14:06:22.216] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-16_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters_C12.dat
[14:06:22.216] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-16_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters_C13.dat
[14:06:22.216] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-16_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters_C14.dat
[14:06:22.216] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-16_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters_C15.dat
[14:06:22.216] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-M-3-16_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:06:22.216] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-M-3-16_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:06:22.216] <TB2>     INFO: PixTestPretest::doTest() done, duration: 41 seconds
[14:06:22.216] <TB2>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[14:06:22.304] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[14:06:22.304] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[14:06:22.304] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[14:06:22.304] <TB2>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[14:06:22.307] <TB2>     INFO: ######################################################################
[14:06:22.307] <TB2>     INFO: PixTestTiming::doTest()
[14:06:22.307] <TB2>     INFO: ######################################################################
[14:06:22.307] <TB2>     INFO:    ----------------------------------------------------------------------
[14:06:22.307] <TB2>     INFO:    PixTestTiming::TBMPhaseScan()
[14:06:22.307] <TB2>     INFO:    ----------------------------------------------------------------------
[14:06:22.307] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:06:34.320] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:06:36.593] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:06:38.865] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:06:41.138] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:06:43.412] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:06:45.685] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:06:47.958] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:06:50.232] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:06:53.914] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:06:56.187] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:06:58.460] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:07:00.734] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:07:03.007] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:07:05.279] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:07:07.553] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:07:09.826] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:07:38.986] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:07:40.505] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:07:42.027] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:07:43.548] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:07:45.068] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:07:46.588] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:07:48.108] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:07:49.630] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:08:12.892] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:08:14.412] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:08:15.932] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:08:17.453] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:08:18.974] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:08:20.495] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:08:22.015] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:08:23.536] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:08:30.393] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:08:31.913] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:08:33.434] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:08:34.955] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:08:36.475] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:08:37.995] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:08:39.516] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:08:41.036] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:08:48.841] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:08:51.116] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:08:53.388] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:08:55.661] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:08:57.370] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:08:59.642] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:09:01.915] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:09:04.189] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:09:11.073] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:09:13.348] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:09:15.620] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:09:17.704] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:09:19.412] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:09:21.685] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:09:23.958] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:09:26.231] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:09:42.620] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:09:44.900] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:09:47.173] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:09:49.447] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:09:51.155] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:09:53.428] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:09:55.700] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:09:57.974] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:09:59.503] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:10:01.768] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:10:04.041] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:10:06.314] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:10:08.587] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:10:10.860] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:10:12.380] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:10:14.654] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:10:17.940] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:10:20.213] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:10:22.488] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:10:24.761] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:10:27.035] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:10:29.308] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:10:31.582] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:10:33.855] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:10:37.903] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:10:40.177] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:10:42.450] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:10:44.724] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:10:46.997] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:10:49.270] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:10:51.543] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:10:53.816] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:11:05.759] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:11:07.278] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:11:08.798] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:11:10.318] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:11:11.838] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:11:13.358] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:11:14.876] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:11:16.396] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:11:26.277] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:11:27.798] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:11:29.319] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:11:30.842] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:11:32.363] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:11:33.885] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:11:35.409] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:11:36.930] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:11:46.624] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:11:48.897] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:11:51.170] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:11:53.445] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:11:55.717] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:11:57.990] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:12:00.267] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:12:02.540] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:12:12.604] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:12:14.878] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:12:17.151] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:12:19.424] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:12:23.117] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:12:25.391] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:12:27.664] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:12:29.938] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:12:40.485] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:12:42.758] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:12:45.031] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:12:47.305] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:12:49.578] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:12:51.852] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:12:54.126] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:12:56.784] <TB2>     INFO: TBM Phase Settings: 12
[14:12:56.784] <TB2>     INFO: 400MHz Phase: 3
[14:12:56.784] <TB2>     INFO: 160MHz Phase: 0
[14:12:56.784] <TB2>     INFO: Functional Phase Area: 2
[14:12:56.788] <TB2>     INFO: Test took 394481 ms.
[14:12:56.788] <TB2>     INFO: PixTestTiming::TBMPhaseScan() done.
[14:12:56.788] <TB2>     INFO:    ----------------------------------------------------------------------
[14:12:56.788] <TB2>     INFO:    PixTestTiming::ROCDelayScan()
[14:12:56.788] <TB2>     INFO:    ----------------------------------------------------------------------
[14:12:56.788] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[14:12:57.930] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[14:13:01.706] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[14:13:05.482] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[14:13:09.258] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[14:13:13.034] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[14:13:16.809] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[14:13:20.585] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[14:13:24.363] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[14:13:25.883] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[14:13:27.403] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[14:13:28.923] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[14:13:30.443] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[14:13:31.963] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[14:13:33.482] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[14:13:34.002] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[14:13:36.522] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[14:13:38.042] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[14:13:39.562] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[14:13:41.836] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[14:13:44.109] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[14:13:46.384] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[14:13:48.658] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[14:13:50.931] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[14:13:52.450] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[14:13:53.970] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[14:13:55.490] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[14:13:57.764] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[14:14:00.039] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[14:14:02.313] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[14:14:04.587] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[14:14:06.861] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[14:14:08.381] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[14:14:09.901] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[14:14:11.421] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[14:14:13.694] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[14:14:15.968] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[14:14:18.241] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[14:14:20.514] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[14:14:22.034] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[14:14:23.742] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[14:14:25.262] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[14:14:26.782] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[14:14:29.055] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[14:14:31.329] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[14:14:33.602] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[14:14:35.876] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[14:14:38.149] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[14:14:39.669] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[14:14:41.189] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[14:14:42.708] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[14:14:44.228] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[14:14:45.748] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[14:14:47.267] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[14:14:48.787] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[14:14:50.307] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[14:14:52.203] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[14:14:53.723] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[14:14:55.244] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[14:14:56.764] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[14:14:58.284] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[14:14:59.804] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[14:15:01.323] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[14:15:02.843] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[14:15:05.122] <TB2>     INFO: ROC Delay Settings: 219
[14:15:05.122] <TB2>     INFO: ROC Header-Trailer/Token Delay: 11
[14:15:05.122] <TB2>     INFO: ROC Port 0 Delay: 3
[14:15:05.123] <TB2>     INFO: ROC Port 1 Delay: 3
[14:15:05.123] <TB2>     INFO: Functional ROC Area: 4
[14:15:05.127] <TB2>     INFO: Test took 128339 ms.
[14:15:05.127] <TB2>     INFO: PixTestTiming::ROCDelayScan() done.
[14:15:05.127] <TB2>     INFO:    ----------------------------------------------------------------------
[14:15:05.127] <TB2>     INFO:    PixTestTiming::TimingTest()
[14:15:05.127] <TB2>     INFO:    ----------------------------------------------------------------------
[14:15:06.265] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8040 4609 4608 4609 4609 4608 4608 4608 4609 e062 c000 a101 80b1 4609 4609 4609 4608 4609 4609 4609 4609 e062 c000 
[14:15:06.266] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80b1 4608 4609 4608 4608 4608 4608 4608 4608 e022 c000 a102 80c0 4608 4608 4608 4608 4609 4609 4609 4609 e022 c000 
[14:15:06.266] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80c0 4608 460b 4608 4608 4608 4609 4609 4608 e022 c000 a103 8000 4608 4608 4609 4608 4608 4608 4609 4609 e022 c000 
[14:15:06.266] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[14:15:20.392] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:15:20.392] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[14:15:34.487] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:15:34.487] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[14:15:48.636] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:15:48.636] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[14:16:02.634] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:16:02.634] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[14:16:16.701] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:16:16.701] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[14:16:30.793] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:16:30.793] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[14:16:44.805] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:16:44.805] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[14:16:58.848] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:16:58.848] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[14:17:13.068] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:17:13.068] <TB2>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[14:17:27.124] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:17:27.505] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:17:27.522] <TB2>     INFO: Decoding statistics:
[14:17:27.522] <TB2>     INFO:   General information:
[14:17:27.522] <TB2>     INFO: 	 16bit words read:         240000000
[14:17:27.522] <TB2>     INFO: 	 valid events total:       20000000
[14:17:27.522] <TB2>     INFO: 	 empty events:             20000000
[14:17:27.522] <TB2>     INFO: 	 valid events with pixels: 0
[14:17:27.522] <TB2>     INFO: 	 valid pixel hits:         0
[14:17:27.522] <TB2>     INFO:   Event errors: 	           0
[14:17:27.522] <TB2>     INFO: 	 start marker:             0
[14:17:27.522] <TB2>     INFO: 	 stop marker:              0
[14:17:27.522] <TB2>     INFO: 	 overflow:                 0
[14:17:27.522] <TB2>     INFO: 	 invalid 5bit words:       0
[14:17:27.522] <TB2>     INFO: 	 invalid XOR eye diagram:  0
[14:17:27.522] <TB2>     INFO:   TBM errors: 		           0
[14:17:27.522] <TB2>     INFO: 	 flawed TBM headers:       0
[14:17:27.523] <TB2>     INFO: 	 flawed TBM trailers:      0
[14:17:27.523] <TB2>     INFO: 	 event ID mismatches:      0
[14:17:27.523] <TB2>     INFO:   ROC errors: 		           0
[14:17:27.523] <TB2>     INFO: 	 missing ROC header(s):    0
[14:17:27.523] <TB2>     INFO: 	 misplaced readback start: 0
[14:17:27.523] <TB2>     INFO:   Pixel decoding errors:	   0
[14:17:27.523] <TB2>     INFO: 	 pixel data incomplete:    0
[14:17:27.523] <TB2>     INFO: 	 pixel address:            0
[14:17:27.523] <TB2>     INFO: 	 pulse height fill bit:    0
[14:17:27.523] <TB2>     INFO: 	 buffer corruption:        0
[14:17:27.523] <TB2>     INFO:    ----------------------------------------------------------------------
[14:17:27.523] <TB2>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[14:17:27.523] <TB2>     INFO:    ----------------------------------------------------------------------
[14:17:27.523] <TB2>     INFO:    ----------------------------------------------------------------------
[14:17:27.523] <TB2>     INFO:    Read back bit status: 1
[14:17:27.523] <TB2>     INFO:    ----------------------------------------------------------------------
[14:17:27.523] <TB2>     INFO:    ----------------------------------------------------------------------
[14:17:27.523] <TB2>     INFO:    Timings are good!
[14:17:27.523] <TB2>     INFO:    ----------------------------------------------------------------------
[14:17:27.523] <TB2>     INFO: Test took 142396 ms.
[14:17:27.523] <TB2>     INFO: PixTestTiming::TimingTest() done.
[14:17:27.523] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-M-3-16_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:17:27.523] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-M-3-16_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:17:27.523] <TB2>     INFO: PixTestTiming::doTest took 665219 ms.
[14:17:27.523] <TB2>     INFO: PixTestTiming::doTest() done
[14:17:27.523] <TB2>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[14:17:27.523] <TB2>     INFO: Write out TBMPhaseScan_0_V0
[14:17:27.523] <TB2>     INFO: Write out TBMPhaseScan_1_V0
[14:17:27.524] <TB2>     INFO: Write out CombinedTBMPhaseScan_V0
[14:17:27.524] <TB2>     INFO: Write out ROCDelayScan3_V0
[14:17:27.524] <TB2>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[14:17:27.524] <TB2>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:17:27.872] <TB2>     INFO: ######################################################################
[14:17:27.872] <TB2>     INFO: PixTestAlive::doTest()
[14:17:27.872] <TB2>     INFO: ######################################################################
[14:17:27.875] <TB2>     INFO:    ----------------------------------------------------------------------
[14:17:27.875] <TB2>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:17:27.875] <TB2>     INFO:    ----------------------------------------------------------------------
[14:17:27.877] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:17:28.223] <TB2>     INFO: Expecting 41600 events.
[14:17:32.310] <TB2>     INFO: 41600 events read in total (3372ms).
[14:17:32.311] <TB2>     INFO: Test took 4434ms.
[14:17:32.318] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:17:32.319] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:17:32.319] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:17:32.695] <TB2>     INFO: PixTestAlive::aliveTest() done
[14:17:32.695] <TB2>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:17:32.695] <TB2>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:17:32.698] <TB2>     INFO:    ----------------------------------------------------------------------
[14:17:32.698] <TB2>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:17:32.698] <TB2>     INFO:    ----------------------------------------------------------------------
[14:17:32.699] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:17:33.051] <TB2>     INFO: Expecting 41600 events.
[14:17:36.021] <TB2>     INFO: 41600 events read in total (2255ms).
[14:17:36.021] <TB2>     INFO: Test took 3322ms.
[14:17:36.021] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:17:36.021] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:17:36.021] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:17:36.021] <TB2>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:17:36.425] <TB2>     INFO: PixTestAlive::maskTest() done
[14:17:36.425] <TB2>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:17:36.428] <TB2>     INFO:    ----------------------------------------------------------------------
[14:17:36.428] <TB2>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:17:36.429] <TB2>     INFO:    ----------------------------------------------------------------------
[14:17:36.430] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:17:36.782] <TB2>     INFO: Expecting 41600 events.
[14:17:40.868] <TB2>     INFO: 41600 events read in total (3371ms).
[14:17:40.869] <TB2>     INFO: Test took 4439ms.
[14:17:40.877] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:17:40.877] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:17:40.877] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:17:41.252] <TB2>     INFO: PixTestAlive::addressDecodingTest() done
[14:17:41.252] <TB2>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:17:41.252] <TB2>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:17:41.252] <TB2>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[14:17:41.259] <TB2>     INFO: ######################################################################
[14:17:41.259] <TB2>     INFO: PixTestTrim::doTest()
[14:17:41.259] <TB2>     INFO: ######################################################################
[14:17:41.263] <TB2>     INFO:    ----------------------------------------------------------------------
[14:17:41.263] <TB2>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:17:41.263] <TB2>     INFO:    ----------------------------------------------------------------------
[14:17:41.340] <TB2>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:17:41.340] <TB2>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:17:41.381] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:17:41.381] <TB2>     INFO:     run 1 of 1
[14:17:41.381] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:17:41.725] <TB2>     INFO: Expecting 5025280 events.
[14:18:26.013] <TB2>     INFO: 1398056 events read in total (43573ms).
[14:19:10.201] <TB2>     INFO: 2780560 events read in total (87762ms).
[14:19:54.512] <TB2>     INFO: 4172112 events read in total (132073ms).
[14:20:21.312] <TB2>     INFO: 5025280 events read in total (158872ms).
[14:20:21.354] <TB2>     INFO: Test took 159973ms.
[14:20:21.415] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:20:21.535] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:20:22.988] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:20:24.307] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:20:25.696] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:20:27.070] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:20:28.434] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:20:29.837] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:20:31.274] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:20:32.652] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:20:34.014] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:20:35.363] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:20:36.800] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:20:38.158] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:20:39.529] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:20:40.929] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:20:42.293] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:20:43.609] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 223297536
[14:20:43.613] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 105.664 minThrLimit = 105.648 minThrNLimit = 132.248 -> result = 105.664 -> 105
[14:20:43.613] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.9951 minThrLimit = 85.9934 minThrNLimit = 107.746 -> result = 85.9951 -> 85
[14:20:43.615] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.303 minThrLimit = 100.275 minThrNLimit = 124.435 -> result = 100.303 -> 100
[14:20:43.616] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.7719 minThrLimit = 95.7602 minThrNLimit = 120.084 -> result = 95.7719 -> 95
[14:20:43.616] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.6574 minThrLimit = 92.6294 minThrNLimit = 117.593 -> result = 92.6574 -> 92
[14:20:43.617] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.039 minThrLimit = 100.017 minThrNLimit = 124.733 -> result = 100.039 -> 100
[14:20:43.618] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.104 minThrLimit = 103.986 minThrNLimit = 131.961 -> result = 104.104 -> 104
[14:20:43.618] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.644 minThrLimit = 97.6378 minThrNLimit = 120.495 -> result = 97.644 -> 97
[14:20:43.619] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.7746 minThrLimit = 98.761 minThrNLimit = 120.216 -> result = 98.7746 -> 98
[14:20:43.619] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.7431 minThrLimit = 91.738 minThrNLimit = 114.474 -> result = 91.7431 -> 91
[14:20:43.620] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.999 minThrLimit = 100.984 minThrNLimit = 129.721 -> result = 100.999 -> 100
[14:20:43.620] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.815 minThrLimit = 87.7949 minThrNLimit = 110.043 -> result = 87.815 -> 87
[14:20:43.620] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.5218 minThrLimit = 94.5213 minThrNLimit = 118.134 -> result = 94.5218 -> 94
[14:20:43.621] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.9361 minThrLimit = 93.9286 minThrNLimit = 120.426 -> result = 93.9361 -> 93
[14:20:43.621] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.6055 minThrLimit = 96.5994 minThrNLimit = 117.742 -> result = 96.6055 -> 96
[14:20:43.622] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.7468 minThrLimit = 86.6853 minThrNLimit = 107.128 -> result = 86.7468 -> 86
[14:20:43.622] <TB2>     INFO: ROC 0 VthrComp = 105
[14:20:43.622] <TB2>     INFO: ROC 1 VthrComp = 85
[14:20:43.622] <TB2>     INFO: ROC 2 VthrComp = 100
[14:20:43.622] <TB2>     INFO: ROC 3 VthrComp = 95
[14:20:43.622] <TB2>     INFO: ROC 4 VthrComp = 92
[14:20:43.622] <TB2>     INFO: ROC 5 VthrComp = 100
[14:20:43.622] <TB2>     INFO: ROC 6 VthrComp = 104
[14:20:43.622] <TB2>     INFO: ROC 7 VthrComp = 97
[14:20:43.622] <TB2>     INFO: ROC 8 VthrComp = 98
[14:20:43.622] <TB2>     INFO: ROC 9 VthrComp = 91
[14:20:43.623] <TB2>     INFO: ROC 10 VthrComp = 100
[14:20:43.623] <TB2>     INFO: ROC 11 VthrComp = 87
[14:20:43.623] <TB2>     INFO: ROC 12 VthrComp = 94
[14:20:43.623] <TB2>     INFO: ROC 13 VthrComp = 93
[14:20:43.623] <TB2>     INFO: ROC 14 VthrComp = 96
[14:20:43.623] <TB2>     INFO: ROC 15 VthrComp = 86
[14:20:43.624] <TB2>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:20:43.624] <TB2>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:20:43.643] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:20:43.643] <TB2>     INFO:     run 1 of 1
[14:20:43.643] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:20:43.988] <TB2>     INFO: Expecting 5025280 events.
[14:21:20.435] <TB2>     INFO: 885008 events read in total (35732ms).
[14:21:56.081] <TB2>     INFO: 1768496 events read in total (71378ms).
[14:22:30.491] <TB2>     INFO: 2652008 events read in total (105788ms).
[14:23:05.936] <TB2>     INFO: 3526760 events read in total (141233ms).
[14:23:41.216] <TB2>     INFO: 4397456 events read in total (176513ms).
[14:24:05.691] <TB2>     INFO: 5025280 events read in total (200988ms).
[14:24:05.775] <TB2>     INFO: Test took 202132ms.
[14:24:05.961] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:24:06.335] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:24:07.936] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:24:09.512] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:24:11.105] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:24:12.680] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:24:14.266] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:24:15.862] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:24:17.467] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:24:19.039] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:24:20.644] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:24:22.230] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:24:23.815] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:24:25.393] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:24:26.980] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:24:28.573] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:24:30.161] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:24:31.760] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 308789248
[14:24:31.763] <TB2>     INFO:    roc 0 with ID = 0  has maximal Vcal 58.0989 for pixel 21/3 mean/min/max = 46.7581/35.3799/58.1364
[14:24:31.764] <TB2>     INFO:    roc 1 with ID = 1  has maximal Vcal 57.6038 for pixel 5/1 mean/min/max = 45.3467/33.0253/57.6682
[14:24:31.764] <TB2>     INFO:    roc 2 with ID = 2  has maximal Vcal 57.0301 for pixel 18/7 mean/min/max = 44.4449/31.634/57.2559
[14:24:31.765] <TB2>     INFO:    roc 3 with ID = 3  has maximal Vcal 56.0784 for pixel 37/17 mean/min/max = 44.79/33.2024/56.3776
[14:24:31.765] <TB2>     INFO:    roc 4 with ID = 4  has maximal Vcal 55.3992 for pixel 0/28 mean/min/max = 44.7884/34.1107/55.4662
[14:24:31.765] <TB2>     INFO:    roc 5 with ID = 5  has maximal Vcal 56.0222 for pixel 24/16 mean/min/max = 44.0285/31.7661/56.2909
[14:24:31.766] <TB2>     INFO:    roc 6 with ID = 6  has maximal Vcal 58.1029 for pixel 21/72 mean/min/max = 45.9426/33.7143/58.1709
[14:24:31.766] <TB2>     INFO:    roc 7 with ID = 7  has maximal Vcal 56.4656 for pixel 0/75 mean/min/max = 44.5107/32.3245/56.6969
[14:24:31.766] <TB2>     INFO:    roc 8 with ID = 8  has maximal Vcal 57.4529 for pixel 19/70 mean/min/max = 44.6963/31.9186/57.4739
[14:24:31.767] <TB2>     INFO:    roc 9 with ID = 9  has maximal Vcal 56.5758 for pixel 4/2 mean/min/max = 45.3665/34.0357/56.6973
[14:24:31.767] <TB2>     INFO:    roc 10 with ID = 10  has maximal Vcal 56.2666 for pixel 0/12 mean/min/max = 44.6407/32.8178/56.4637
[14:24:31.767] <TB2>     INFO:    roc 11 with ID = 11  has maximal Vcal 56.7614 for pixel 18/0 mean/min/max = 44.6794/32.5726/56.7862
[14:24:31.768] <TB2>     INFO:    roc 12 with ID = 12  has maximal Vcal 57.6557 for pixel 5/3 mean/min/max = 45.4553/33.2325/57.6781
[14:24:31.768] <TB2>     INFO:    roc 13 with ID = 13  has maximal Vcal 56.6213 for pixel 0/27 mean/min/max = 45.2445/33.625/56.864
[14:24:31.768] <TB2>     INFO:    roc 14 with ID = 14  has maximal Vcal 57.9292 for pixel 17/1 mean/min/max = 45.5584/32.9967/58.1201
[14:24:31.769] <TB2>     INFO:    roc 15 with ID = 15  has maximal Vcal 55.3326 for pixel 38/2 mean/min/max = 44.0642/32.7319/55.3966
[14:24:31.769] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:24:31.901] <TB2>     INFO: Expecting 411648 events.
[14:24:39.443] <TB2>     INFO: 411648 events read in total (6822ms).
[14:24:39.449] <TB2>     INFO: Expecting 411648 events.
[14:24:47.027] <TB2>     INFO: 411648 events read in total (6909ms).
[14:24:47.035] <TB2>     INFO: Expecting 411648 events.
[14:24:54.664] <TB2>     INFO: 411648 events read in total (6963ms).
[14:24:54.676] <TB2>     INFO: Expecting 411648 events.
[14:25:02.319] <TB2>     INFO: 411648 events read in total (6984ms).
[14:25:02.334] <TB2>     INFO: Expecting 411648 events.
[14:25:09.943] <TB2>     INFO: 411648 events read in total (6958ms).
[14:25:09.959] <TB2>     INFO: Expecting 411648 events.
[14:25:17.585] <TB2>     INFO: 411648 events read in total (6971ms).
[14:25:17.604] <TB2>     INFO: Expecting 411648 events.
[14:25:25.190] <TB2>     INFO: 411648 events read in total (6935ms).
[14:25:25.211] <TB2>     INFO: Expecting 411648 events.
[14:25:32.780] <TB2>     INFO: 411648 events read in total (6917ms).
[14:25:32.805] <TB2>     INFO: Expecting 411648 events.
[14:25:40.389] <TB2>     INFO: 411648 events read in total (6936ms).
[14:25:40.416] <TB2>     INFO: Expecting 411648 events.
[14:25:48.009] <TB2>     INFO: 411648 events read in total (6948ms).
[14:25:48.037] <TB2>     INFO: Expecting 411648 events.
[14:25:55.646] <TB2>     INFO: 411648 events read in total (6963ms).
[14:25:55.678] <TB2>     INFO: Expecting 411648 events.
[14:26:03.282] <TB2>     INFO: 411648 events read in total (6965ms).
[14:26:03.317] <TB2>     INFO: Expecting 411648 events.
[14:26:10.945] <TB2>     INFO: 411648 events read in total (6992ms).
[14:26:10.981] <TB2>     INFO: Expecting 411648 events.
[14:26:18.623] <TB2>     INFO: 411648 events read in total (7005ms).
[14:26:18.662] <TB2>     INFO: Expecting 411648 events.
[14:26:26.332] <TB2>     INFO: 411648 events read in total (7033ms).
[14:26:26.373] <TB2>     INFO: Expecting 411648 events.
[14:26:33.953] <TB2>     INFO: 411648 events read in total (6952ms).
[14:26:33.997] <TB2>     INFO: Test took 122228ms.
[14:26:34.509] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.044 < 35 for itrim+1 = 103; old thr = 34.755 ... break
[14:26:34.542] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1731 < 35 for itrim = 98; old thr = 34.3147 ... break
[14:26:34.545] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 145.974 < 35 for itrim+1 = 196; old thr = 16.4053 ... break
[14:26:34.594] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6693 < 35 for itrim+1 = 100; old thr = 34.9837 ... break
[14:26:34.633] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2379 < 35 for itrim = 98; old thr = 33.3925 ... break
[14:26:34.678] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1175 < 35 for itrim = 107; old thr = 34.2378 ... break
[14:26:34.719] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1272 < 35 for itrim = 107; old thr = 34.8319 ... break
[14:26:34.752] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5342 < 35 for itrim = 105; old thr = 34.4251 ... break
[14:26:34.786] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0128 < 35 for itrim = 103; old thr = 34.4336 ... break
[14:26:34.820] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.9268 < 35 for itrim = 96; old thr = 33.1851 ... break
[14:26:34.863] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9089 < 35 for itrim+1 = 108; old thr = 34.3647 ... break
[14:26:34.903] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8982 < 35 for itrim+1 = 104; old thr = 34.4797 ... break
[14:26:34.943] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5287 < 35 for itrim = 112; old thr = 33.9005 ... break
[14:26:34.978] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.5342 < 35 for itrim+1 = 92; old thr = 34.7551 ... break
[14:26:35.014] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0051 < 35 for itrim = 110; old thr = 34.3364 ... break
[14:26:35.051] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.86 < 35 for itrim+1 = 90; old thr = 34.3353 ... break
[14:26:35.127] <TB2>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:26:35.139] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:26:35.139] <TB2>     INFO:     run 1 of 1
[14:26:35.139] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:26:35.483] <TB2>     INFO: Expecting 5025280 events.
[14:27:11.612] <TB2>     INFO: 868096 events read in total (35414ms).
[14:27:47.133] <TB2>     INFO: 1734488 events read in total (70935ms).
[14:28:21.315] <TB2>     INFO: 2601184 events read in total (105117ms).
[14:28:56.277] <TB2>     INFO: 3460088 events read in total (140079ms).
[14:29:31.385] <TB2>     INFO: 4314776 events read in total (175187ms).
[14:30:00.143] <TB2>     INFO: 5025280 events read in total (203945ms).
[14:30:00.228] <TB2>     INFO: Test took 205089ms.
[14:30:00.417] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:30:00.815] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:30:02.365] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:30:03.893] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:30:05.357] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:30:06.888] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:30:08.423] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:30:09.963] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:30:11.540] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:30:13.075] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:30:14.660] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:30:16.208] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:30:17.739] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:30:19.265] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:30:20.788] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:30:22.349] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:30:23.923] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:30:25.493] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 259055616
[14:30:25.495] <TB2>     INFO: ---> TrimStepCorr4 extremal thresholds: 1.500000 .. 255.000000
[14:30:25.580] <TB2>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 1 .. 255 (-1/-1) hits flags = 528 (plus default)
[14:30:25.590] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:30:25.590] <TB2>     INFO:     run 1 of 1
[14:30:25.590] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:30:25.953] <TB2>     INFO: Expecting 8486400 events.
[14:31:01.158] <TB2>     INFO: 825408 events read in total (34490ms).
[14:31:34.542] <TB2>     INFO: 1650120 events read in total (67874ms).
[14:32:09.451] <TB2>     INFO: 2475280 events read in total (102783ms).
[14:32:43.478] <TB2>     INFO: 3300400 events read in total (136810ms).
[14:33:17.232] <TB2>     INFO: 4125520 events read in total (170564ms).
[14:33:51.626] <TB2>     INFO: 4949696 events read in total (204958ms).
[14:34:25.136] <TB2>     INFO: 5772992 events read in total (238468ms).
[14:34:59.222] <TB2>     INFO: 6595352 events read in total (272554ms).
[14:35:33.741] <TB2>     INFO: 7417200 events read in total (307073ms).
[14:36:07.895] <TB2>     INFO: 8238672 events read in total (341227ms).
[14:36:18.281] <TB2>     INFO: 8486400 events read in total (351613ms).
[14:36:18.405] <TB2>     INFO: Test took 352815ms.
[14:36:18.733] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:36:19.447] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:36:21.384] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:36:23.277] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:36:25.190] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:36:27.118] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:36:28.979] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:36:30.838] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:36:32.739] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:36:34.613] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:36:36.521] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:36:38.402] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:36:40.244] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:36:42.073] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:36:43.913] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:36:45.790] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:36:47.652] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:36:49.529] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 430080000
[14:36:49.612] <TB2>     INFO: ---> TrimStepCorr2 extremal thresholds: 14.155566 .. 68.508584
[14:36:49.686] <TB2>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 4 .. 78 (-1/-1) hits flags = 528 (plus default)
[14:36:49.697] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:36:49.697] <TB2>     INFO:     run 1 of 1
[14:36:49.697] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:36:50.041] <TB2>     INFO: Expecting 2496000 events.
[14:37:28.333] <TB2>     INFO: 1006208 events read in total (37563ms).
[14:38:05.866] <TB2>     INFO: 2010864 events read in total (75096ms).
[14:38:24.235] <TB2>     INFO: 2496000 events read in total (93467ms).
[14:38:24.269] <TB2>     INFO: Test took 94573ms.
[14:38:24.339] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:38:24.484] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:38:25.648] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:38:26.804] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:38:27.960] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:38:29.123] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:38:30.287] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:38:31.449] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:38:32.613] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:38:33.784] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:38:34.940] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:38:36.108] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:38:37.276] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:38:38.443] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:38:39.614] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:38:40.787] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:38:41.956] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:38:43.117] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 373874688
[14:38:43.201] <TB2>     INFO: ---> TrimStepCorr1a extremal thresholds: 20.303991 .. 68.508584
[14:38:43.275] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 10 .. 78 (-1/-1) hits flags = 528 (plus default)
[14:38:43.285] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:38:43.285] <TB2>     INFO:     run 1 of 1
[14:38:43.285] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:38:43.628] <TB2>     INFO: Expecting 2296320 events.
[14:39:21.203] <TB2>     INFO: 968976 events read in total (36851ms).
[14:39:57.197] <TB2>     INFO: 1937480 events read in total (72847ms).
[14:40:11.124] <TB2>     INFO: 2296320 events read in total (86773ms).
[14:40:11.160] <TB2>     INFO: Test took 87876ms.
[14:40:11.233] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:40:11.382] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:40:12.552] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:40:13.718] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:40:14.881] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:40:16.051] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:40:17.217] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:40:18.382] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:40:19.549] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:40:20.722] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:40:21.884] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:40:23.053] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:40:24.220] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:40:25.382] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:40:26.547] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:40:27.718] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:40:28.885] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:40:30.056] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 416903168
[14:40:30.137] <TB2>     INFO: ---> TrimStepCorr1b extremal thresholds: 23.984470 .. 68.508584
[14:40:30.215] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 13 .. 78 (-1/-1) hits flags = 528 (plus default)
[14:40:30.227] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:40:30.228] <TB2>     INFO:     run 1 of 1
[14:40:30.228] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:40:30.577] <TB2>     INFO: Expecting 2196480 events.
[14:41:07.780] <TB2>     INFO: 950008 events read in total (36484ms).
[14:41:44.574] <TB2>     INFO: 1900248 events read in total (73278ms).
[14:41:56.267] <TB2>     INFO: 2196480 events read in total (84971ms).
[14:41:56.299] <TB2>     INFO: Test took 86072ms.
[14:41:56.370] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:41:56.533] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:41:57.793] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:41:59.040] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:42:00.290] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:42:01.464] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:42:02.631] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:42:03.799] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:42:04.972] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:42:06.165] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:42:07.343] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:42:08.508] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:42:09.670] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:42:10.837] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:42:11.997] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:42:13.164] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:42:14.328] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:42:15.517] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 284557312
[14:42:15.600] <TB2>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:42:15.600] <TB2>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:42:15.610] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:42:15.610] <TB2>     INFO:     run 1 of 1
[14:42:15.610] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:42:15.981] <TB2>     INFO: Expecting 1364480 events.
[14:42:55.845] <TB2>     INFO: 1075184 events read in total (39149ms).
[14:43:06.338] <TB2>     INFO: 1364480 events read in total (49642ms).
[14:43:06.351] <TB2>     INFO: Test took 50741ms.
[14:43:06.393] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:43:06.473] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:43:07.456] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:43:08.438] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:43:09.437] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:43:10.427] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:43:11.415] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:43:12.408] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:43:13.394] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:43:14.386] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:43:15.367] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:43:16.409] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:43:17.438] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:43:18.420] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:43:19.397] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:43:20.388] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:43:21.369] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:43:22.355] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 230789120
[14:43:22.388] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-16_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C0.dat
[14:43:22.389] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-16_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C1.dat
[14:43:22.389] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-16_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C2.dat
[14:43:22.389] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-16_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C3.dat
[14:43:22.389] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-16_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C4.dat
[14:43:22.389] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-16_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C5.dat
[14:43:22.389] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-16_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C6.dat
[14:43:22.389] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-16_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C7.dat
[14:43:22.389] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-16_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C8.dat
[14:43:22.389] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-16_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C9.dat
[14:43:22.389] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-16_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C10.dat
[14:43:22.389] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-16_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C11.dat
[14:43:22.390] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-16_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C12.dat
[14:43:22.390] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-16_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C13.dat
[14:43:22.390] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-16_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C14.dat
[14:43:22.390] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-16_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C15.dat
[14:43:22.390] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-3-16_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//trimParameters35_C0.dat
[14:43:22.397] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-3-16_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//trimParameters35_C1.dat
[14:43:22.408] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-3-16_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//trimParameters35_C2.dat
[14:43:22.415] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-3-16_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//trimParameters35_C3.dat
[14:43:22.423] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-3-16_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//trimParameters35_C4.dat
[14:43:22.430] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-3-16_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//trimParameters35_C5.dat
[14:43:22.438] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-3-16_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//trimParameters35_C6.dat
[14:43:22.445] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-3-16_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//trimParameters35_C7.dat
[14:43:22.453] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-3-16_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//trimParameters35_C8.dat
[14:43:22.460] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-3-16_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//trimParameters35_C9.dat
[14:43:22.468] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-3-16_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//trimParameters35_C10.dat
[14:43:22.475] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-3-16_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//trimParameters35_C11.dat
[14:43:22.482] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-3-16_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//trimParameters35_C12.dat
[14:43:22.490] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-3-16_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//trimParameters35_C13.dat
[14:43:22.497] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-3-16_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//trimParameters35_C14.dat
[14:43:22.505] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-3-16_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//trimParameters35_C15.dat
[14:43:22.512] <TB2>     INFO: PixTestTrim::trimTest() done
[14:43:22.512] <TB2>     INFO: vtrim:     103  98 196 100  98 107 107 105 103  96 108 104 112  92 110  90 
[14:43:22.512] <TB2>     INFO: vthrcomp:  105  85 100  95  92 100 104  97  98  91 100  87  94  93  96  86 
[14:43:22.512] <TB2>     INFO: vcal mean:  35.00  34.94  34.88  34.98  35.02  34.94  34.95  34.98  34.94  34.97  34.96  34.93  34.95  34.97  34.97  34.95 
[14:43:22.512] <TB2>     INFO: vcal RMS:    0.80   0.77   1.57   0.79   0.76   0.86   0.85   0.81   0.86   0.82   0.80   0.82   0.82   0.81   0.81   0.80 
[14:43:22.512] <TB2>     INFO: bits mean:   8.73   9.21  12.09   9.46   9.09  10.11   9.28   9.71   9.89   9.49   9.45   9.85   9.63   9.07   9.42   9.90 
[14:43:22.512] <TB2>     INFO: bits RMS:    2.52   2.76   1.56   2.59   2.67   2.60   2.56   2.69   2.59   2.50   2.69   2.55   2.54   2.78   2.69   2.50 
[14:43:22.527] <TB2>     INFO:    ----------------------------------------------------------------------
[14:43:22.527] <TB2>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:43:22.527] <TB2>     INFO:    ----------------------------------------------------------------------
[14:43:22.529] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:43:22.530] <TB2>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:43:22.540] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:43:22.540] <TB2>     INFO:     run 1 of 1
[14:43:22.540] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:43:22.886] <TB2>     INFO: Expecting 4160000 events.
[14:44:09.395] <TB2>     INFO: 1137185 events read in total (45795ms).
[14:44:55.222] <TB2>     INFO: 2265560 events read in total (91622ms).
[14:45:40.445] <TB2>     INFO: 3382110 events read in total (136846ms).
[14:46:12.259] <TB2>     INFO: 4160000 events read in total (168659ms).
[14:46:12.349] <TB2>     INFO: Test took 169809ms.
[14:46:12.487] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:46:12.766] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:46:14.665] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:46:16.541] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:46:18.429] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:46:20.283] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:46:22.130] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:46:24.045] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:46:25.930] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:46:27.815] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:46:29.715] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:46:31.581] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:46:33.448] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:46:35.286] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:46:37.139] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:46:39.007] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:46:40.900] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:46:42.810] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 254291968
[14:46:42.812] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:46:42.886] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:46:42.886] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 172 (-1/-1) hits flags = 528 (plus default)
[14:46:42.896] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:46:42.897] <TB2>     INFO:     run 1 of 1
[14:46:42.897] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:46:43.241] <TB2>     INFO: Expecting 3598400 events.
[14:47:31.017] <TB2>     INFO: 1177550 events read in total (47061ms).
[14:48:16.916] <TB2>     INFO: 2339675 events read in total (92960ms).
[14:49:03.445] <TB2>     INFO: 3493425 events read in total (139489ms).
[14:49:07.952] <TB2>     INFO: 3598400 events read in total (143996ms).
[14:49:07.996] <TB2>     INFO: Test took 145099ms.
[14:49:08.095] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:49:08.357] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:49:10.074] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:49:11.820] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:49:13.523] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:49:15.248] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:49:16.999] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:49:18.689] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:49:20.405] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:49:22.116] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:49:23.854] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:49:25.621] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:49:27.343] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:49:29.094] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:49:30.840] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:49:32.602] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:49:34.307] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:49:36.080] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 230797312
[14:49:36.081] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:49:36.155] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:49:36.155] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 158 (-1/-1) hits flags = 528 (plus default)
[14:49:36.166] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:49:36.166] <TB2>     INFO:     run 1 of 1
[14:49:36.167] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:49:36.509] <TB2>     INFO: Expecting 3307200 events.
[14:50:24.917] <TB2>     INFO: 1236430 events read in total (47693ms).
[14:51:12.737] <TB2>     INFO: 2451425 events read in total (95513ms).
[14:51:46.566] <TB2>     INFO: 3307200 events read in total (129342ms).
[14:51:46.606] <TB2>     INFO: Test took 130439ms.
[14:51:46.687] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:51:46.867] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:51:48.550] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:51:50.329] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:51:52.033] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:51:53.763] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:51:55.521] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:51:57.233] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:51:58.950] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:52:00.639] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:52:02.329] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:52:04.064] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:52:05.762] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:52:07.500] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:52:09.216] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:52:10.958] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:52:12.656] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:52:14.397] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 238780416
[14:52:14.398] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:52:14.472] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:52:14.472] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 159 (-1/-1) hits flags = 528 (plus default)
[14:52:14.483] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:52:14.483] <TB2>     INFO:     run 1 of 1
[14:52:14.483] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:52:14.828] <TB2>     INFO: Expecting 3328000 events.
[14:53:03.833] <TB2>     INFO: 1231010 events read in total (48289ms).
[14:53:51.629] <TB2>     INFO: 2441205 events read in total (96085ms).
[14:54:26.961] <TB2>     INFO: 3328000 events read in total (131417ms).
[14:54:26.003] <TB2>     INFO: Test took 132521ms.
[14:54:27.092] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:54:27.268] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:54:28.886] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:54:30.558] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:54:32.168] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:54:33.806] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:54:35.477] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:54:37.094] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:54:38.718] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:54:40.339] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:54:41.968] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:54:43.636] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:54:45.257] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:54:46.921] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:54:48.560] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:54:50.239] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:54:51.866] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:54:53.569] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 284647424
[14:54:53.570] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:54:53.644] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:54:53.644] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 159 (-1/-1) hits flags = 528 (plus default)
[14:54:53.656] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:54:53.656] <TB2>     INFO:     run 1 of 1
[14:54:53.657] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:54:54.023] <TB2>     INFO: Expecting 3328000 events.
[14:55:43.021] <TB2>     INFO: 1230670 events read in total (48283ms).
[14:56:30.775] <TB2>     INFO: 2440765 events read in total (96037ms).
[14:57:05.857] <TB2>     INFO: 3328000 events read in total (131119ms).
[14:57:05.896] <TB2>     INFO: Test took 132239ms.
[14:57:05.978] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:57:06.156] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:57:07.774] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:57:09.453] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:57:11.068] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:57:12.716] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:57:14.388] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:57:16.005] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:57:17.622] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:57:19.247] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:57:20.904] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:57:22.571] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:57:24.204] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:57:25.867] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:57:27.499] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:57:29.184] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:57:30.799] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:57:32.495] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 270270464
[14:57:32.496] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 11.6623, thr difference RMS: 1.5539
[14:57:32.496] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.84774, thr difference RMS: 1.34683
[14:57:32.496] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.65749, thr difference RMS: 1.71187
[14:57:32.496] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 7.97607, thr difference RMS: 1.49155
[14:57:32.497] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.43521, thr difference RMS: 1.55972
[14:57:32.497] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.7435, thr difference RMS: 1.81264
[14:57:32.497] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 10.454, thr difference RMS: 1.35848
[14:57:32.497] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 7.61262, thr difference RMS: 1.63017
[14:57:32.497] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 9.28573, thr difference RMS: 1.66398
[14:57:32.498] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 9.26834, thr difference RMS: 1.59492
[14:57:32.498] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 7.4456, thr difference RMS: 1.55728
[14:57:32.498] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.83982, thr difference RMS: 1.50925
[14:57:32.498] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 7.86465, thr difference RMS: 1.55917
[14:57:32.498] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.83169, thr difference RMS: 1.6854
[14:57:32.499] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.3108, thr difference RMS: 1.81262
[14:57:32.499] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 9.36831, thr difference RMS: 1.25884
[14:57:32.499] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 11.753, thr difference RMS: 1.53841
[14:57:32.499] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.87651, thr difference RMS: 1.34222
[14:57:32.499] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.60563, thr difference RMS: 1.72656
[14:57:32.500] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 7.98519, thr difference RMS: 1.46557
[14:57:32.500] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.38157, thr difference RMS: 1.58263
[14:57:32.500] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.79623, thr difference RMS: 1.82412
[14:57:32.500] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 10.4922, thr difference RMS: 1.34709
[14:57:32.501] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 7.53808, thr difference RMS: 1.63901
[14:57:32.501] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 9.28958, thr difference RMS: 1.67155
[14:57:32.501] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 9.37839, thr difference RMS: 1.59576
[14:57:32.501] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 7.38728, thr difference RMS: 1.56036
[14:57:32.501] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.83982, thr difference RMS: 1.4891
[14:57:32.502] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 7.73636, thr difference RMS: 1.55801
[14:57:32.502] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.92281, thr difference RMS: 1.66882
[14:57:32.502] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.23303, thr difference RMS: 1.82485
[14:57:32.502] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 9.48053, thr difference RMS: 1.21103
[14:57:32.502] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 12.0001, thr difference RMS: 1.55348
[14:57:32.502] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.95572, thr difference RMS: 1.33628
[14:57:32.503] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.59325, thr difference RMS: 1.72086
[14:57:32.503] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.05594, thr difference RMS: 1.47323
[14:57:32.503] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.40557, thr difference RMS: 1.58459
[14:57:32.503] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.94451, thr difference RMS: 1.80968
[14:57:32.504] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 10.6326, thr difference RMS: 1.36458
[14:57:32.504] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 7.62472, thr difference RMS: 1.62454
[14:57:32.504] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.37678, thr difference RMS: 1.65613
[14:57:32.504] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 9.69039, thr difference RMS: 1.58113
[14:57:32.504] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 7.40787, thr difference RMS: 1.5586
[14:57:32.505] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.95128, thr difference RMS: 1.4819
[14:57:32.505] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 7.67445, thr difference RMS: 1.56054
[14:57:32.505] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.12246, thr difference RMS: 1.67191
[14:57:32.505] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.2811, thr difference RMS: 1.80514
[14:57:32.505] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 9.68212, thr difference RMS: 1.21676
[14:57:32.506] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 12.0563, thr difference RMS: 1.57085
[14:57:32.506] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.07752, thr difference RMS: 1.3328
[14:57:32.506] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.55421, thr difference RMS: 1.70852
[14:57:32.506] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.09124, thr difference RMS: 1.48145
[14:57:32.506] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.40469, thr difference RMS: 1.5825
[14:57:32.507] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.00937, thr difference RMS: 1.83895
[14:57:32.507] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 10.644, thr difference RMS: 1.34763
[14:57:32.507] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 7.69849, thr difference RMS: 1.62381
[14:57:32.507] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.35979, thr difference RMS: 1.67843
[14:57:32.507] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.79344, thr difference RMS: 1.54595
[14:57:32.508] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 7.36526, thr difference RMS: 1.54084
[14:57:32.508] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.05448, thr difference RMS: 1.43059
[14:57:32.508] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 7.69883, thr difference RMS: 1.56273
[14:57:32.508] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.16882, thr difference RMS: 1.66595
[14:57:32.509] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.26378, thr difference RMS: 1.83105
[14:57:32.509] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.79312, thr difference RMS: 1.21217
[14:57:32.615] <TB2>     INFO: PixTestTrim::trimBitTest() done 
[14:57:32.617] <TB2>     INFO: PixTestTrim::doTest() done, duration: 2391 seconds
[14:57:32.617] <TB2>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:57:33.342] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:57:33.342] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:57:33.348] <TB2>     INFO: ######################################################################
[14:57:33.348] <TB2>     INFO: PixTestScurves::doTest() ntrig = 200
[14:57:33.348] <TB2>     INFO: ######################################################################
[14:57:33.348] <TB2>     INFO:    ----------------------------------------------------------------------
[14:57:33.348] <TB2>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:57:33.348] <TB2>     INFO:    ----------------------------------------------------------------------
[14:57:33.348] <TB2>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:57:33.359] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:57:33.359] <TB2>     INFO:     run 1 of 1
[14:57:33.359] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:57:33.704] <TB2>     INFO: Expecting 59072000 events.
[14:58:03.020] <TB2>     INFO: 1073000 events read in total (28601ms).
[14:58:31.462] <TB2>     INFO: 2141600 events read in total (57043ms).
[14:58:59.974] <TB2>     INFO: 3211400 events read in total (85555ms).
[14:59:28.409] <TB2>     INFO: 4282800 events read in total (113990ms).
[14:59:56.747] <TB2>     INFO: 5351200 events read in total (142328ms).
[15:00:25.189] <TB2>     INFO: 6421200 events read in total (170770ms).
[15:00:53.636] <TB2>     INFO: 7492000 events read in total (199217ms).
[15:01:22.078] <TB2>     INFO: 8561000 events read in total (227659ms).
[15:01:50.550] <TB2>     INFO: 9631600 events read in total (256131ms).
[15:02:19.026] <TB2>     INFO: 10701400 events read in total (284607ms).
[15:02:47.434] <TB2>     INFO: 11769800 events read in total (313015ms).
[15:03:15.934] <TB2>     INFO: 12840400 events read in total (341515ms).
[15:03:44.429] <TB2>     INFO: 13911000 events read in total (370010ms).
[15:04:12.836] <TB2>     INFO: 14979800 events read in total (398417ms).
[15:04:41.197] <TB2>     INFO: 16050800 events read in total (426778ms).
[15:05:09.654] <TB2>     INFO: 17120200 events read in total (455235ms).
[15:05:38.043] <TB2>     INFO: 18188200 events read in total (483624ms).
[15:06:06.507] <TB2>     INFO: 19259200 events read in total (512088ms).
[15:06:34.991] <TB2>     INFO: 20329600 events read in total (540572ms).
[15:07:03.430] <TB2>     INFO: 21397800 events read in total (569011ms).
[15:07:31.923] <TB2>     INFO: 22467400 events read in total (597504ms).
[15:08:00.426] <TB2>     INFO: 23538600 events read in total (626007ms).
[15:08:28.860] <TB2>     INFO: 24607200 events read in total (654441ms).
[15:08:57.405] <TB2>     INFO: 25678800 events read in total (682986ms).
[15:09:25.876] <TB2>     INFO: 26748800 events read in total (711457ms).
[15:09:54.416] <TB2>     INFO: 27817200 events read in total (739997ms).
[15:10:22.966] <TB2>     INFO: 28889800 events read in total (768547ms).
[15:10:51.559] <TB2>     INFO: 29959000 events read in total (797140ms).
[15:11:20.093] <TB2>     INFO: 31028600 events read in total (825674ms).
[15:11:48.675] <TB2>     INFO: 32100200 events read in total (854256ms).
[15:12:17.257] <TB2>     INFO: 33168200 events read in total (882838ms).
[15:12:45.892] <TB2>     INFO: 34237000 events read in total (911473ms).
[15:13:14.555] <TB2>     INFO: 35309200 events read in total (940136ms).
[15:13:43.208] <TB2>     INFO: 36377600 events read in total (968789ms).
[15:14:11.893] <TB2>     INFO: 37445800 events read in total (997474ms).
[15:14:40.547] <TB2>     INFO: 38517000 events read in total (1026128ms).
[15:15:09.273] <TB2>     INFO: 39585200 events read in total (1054854ms).
[15:15:38.147] <TB2>     INFO: 40653600 events read in total (1083728ms).
[15:16:06.929] <TB2>     INFO: 41724800 events read in total (1112510ms).
[15:16:35.725] <TB2>     INFO: 42794200 events read in total (1141306ms).
[15:17:04.336] <TB2>     INFO: 43861800 events read in total (1169917ms).
[15:17:32.422] <TB2>     INFO: 44930600 events read in total (1198003ms).
[15:18:01.233] <TB2>     INFO: 46001600 events read in total (1226814ms).
[15:18:29.831] <TB2>     INFO: 47069600 events read in total (1255412ms).
[15:18:58.479] <TB2>     INFO: 48138000 events read in total (1284060ms).
[15:19:27.108] <TB2>     INFO: 49210200 events read in total (1312689ms).
[15:19:55.758] <TB2>     INFO: 50278400 events read in total (1341339ms).
[15:20:24.091] <TB2>     INFO: 51346800 events read in total (1369672ms).
[15:20:52.457] <TB2>     INFO: 52418400 events read in total (1398038ms).
[15:21:20.934] <TB2>     INFO: 53487200 events read in total (1426515ms).
[15:21:49.416] <TB2>     INFO: 54555000 events read in total (1454997ms).
[15:22:17.975] <TB2>     INFO: 55625000 events read in total (1483556ms).
[15:22:46.502] <TB2>     INFO: 56695400 events read in total (1512083ms).
[15:23:15.202] <TB2>     INFO: 57763400 events read in total (1540783ms).
[15:23:43.306] <TB2>     INFO: 58833000 events read in total (1568887ms).
[15:23:49.596] <TB2>     INFO: 59072000 events read in total (1575177ms).
[15:23:49.617] <TB2>     INFO: Test took 1576258ms.
[15:23:49.675] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:23:49.810] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:23:49.810] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:23:51.038] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:23:51.038] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:23:52.227] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:23:52.227] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:23:53.402] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:23:53.402] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:23:54.564] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:23:54.564] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:23:55.708] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:23:55.708] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:23:56.874] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:23:56.874] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:23:58.046] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:23:58.046] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:23:59.200] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:23:59.200] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:24:00.371] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:24:00.372] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:24:01.534] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:24:01.534] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:24:02.702] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:24:02.702] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:24:03.872] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:24:03.872] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:24:05.030] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:24:05.030] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:24:06.168] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:24:06.169] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:24:07.333] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:24:07.333] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:24:08.521] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 496275456
[15:24:08.550] <TB2>     INFO: PixTestScurves::scurves() done 
[15:24:08.550] <TB2>     INFO: Vcal mean:  35.13  35.02  34.97  35.09  35.12  35.06  35.10  35.09  35.07  35.22  35.05  35.03  35.08  35.13  35.08  35.08 
[15:24:08.550] <TB2>     INFO: Vcal RMS:    0.66   0.66   1.50   0.65   0.60   0.73   0.73   0.69   0.72   0.69   0.67   0.71   0.69   0.65   0.69   0.67 
[15:24:08.550] <TB2>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[15:24:08.625] <TB2>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[15:24:08.625] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[15:24:08.625] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[15:24:08.625] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[15:24:08.625] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[15:24:08.625] <TB2>     INFO: ######################################################################
[15:24:08.625] <TB2>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[15:24:08.625] <TB2>     INFO: ######################################################################
[15:24:08.629] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:24:08.975] <TB2>     INFO: Expecting 41600 events.
[15:24:13.059] <TB2>     INFO: 41600 events read in total (3357ms).
[15:24:13.060] <TB2>     INFO: Test took 4431ms.
[15:24:13.068] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:24:13.068] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66553
[15:24:13.068] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:24:13.072] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 43, 21] has eff 0/10
[15:24:13.072] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 43, 21]
[15:24:13.072] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 46, 29] has eff 0/10
[15:24:13.072] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 46, 29]
[15:24:13.072] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 42, 34] has eff 0/10
[15:24:13.072] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 42, 34]
[15:24:13.072] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 16, 37] has eff 0/10
[15:24:13.072] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 16, 37]
[15:24:13.072] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 49, 50] has eff 0/10
[15:24:13.072] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 49, 50]
[15:24:13.072] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 51, 50] has eff 0/10
[15:24:13.072] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 51, 50]
[15:24:13.072] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 51, 64] has eff 0/10
[15:24:13.072] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 51, 64]
[15:24:13.077] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 7
[15:24:13.077] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[15:24:13.077] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[15:24:13.077] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[15:24:13.419] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:24:13.765] <TB2>     INFO: Expecting 41600 events.
[15:24:17.926] <TB2>     INFO: 41600 events read in total (3446ms).
[15:24:17.926] <TB2>     INFO: Test took 4507ms.
[15:24:17.934] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:24:17.934] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66554
[15:24:17.934] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[15:24:17.939] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.711
[15:24:17.939] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 170
[15:24:17.939] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.242
[15:24:17.939] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,9] phvalue 178
[15:24:17.939] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.034
[15:24:17.939] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 172
[15:24:17.940] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.24
[15:24:17.940] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,9] phvalue 176
[15:24:17.940] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.297
[15:24:17.940] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 173
[15:24:17.940] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.197
[15:24:17.940] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 174
[15:24:17.940] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.065
[15:24:17.940] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 170
[15:24:17.940] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.492
[15:24:17.940] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 180
[15:24:17.940] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.102
[15:24:17.940] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 178
[15:24:17.941] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.607
[15:24:17.941] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 176
[15:24:17.941] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.15
[15:24:17.941] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 174
[15:24:17.941] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.444
[15:24:17.941] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 172
[15:24:17.941] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.947
[15:24:17.941] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 177
[15:24:17.941] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.429
[15:24:17.941] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 187
[15:24:17.941] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 162.335
[15:24:17.941] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 162
[15:24:17.942] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 190.468
[15:24:17.942] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [10 ,15] phvalue 190
[15:24:17.942] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[15:24:17.942] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[15:24:17.942] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[15:24:18.028] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:24:18.377] <TB2>     INFO: Expecting 41600 events.
[15:24:22.529] <TB2>     INFO: 41600 events read in total (3437ms).
[15:24:22.530] <TB2>     INFO: Test took 4502ms.
[15:24:22.537] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:24:22.537] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66553
[15:24:22.538] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:24:22.541] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:24:22.542] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 48minph_roc = 14
[15:24:22.542] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.4436
[15:24:22.542] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,7] phvalue 71
[15:24:22.543] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.2368
[15:24:22.543] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,12] phvalue 68
[15:24:22.543] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.3872
[15:24:22.543] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,30] phvalue 63
[15:24:22.543] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.9074
[15:24:22.543] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,24] phvalue 69
[15:24:22.543] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.9656
[15:24:22.543] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,9] phvalue 69
[15:24:22.543] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.0043
[15:24:22.543] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,30] phvalue 65
[15:24:22.543] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 54.0964
[15:24:22.543] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,43] phvalue 55
[15:24:22.543] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.4494
[15:24:22.544] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,30] phvalue 75
[15:24:22.544] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.314
[15:24:22.544] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,66] phvalue 79
[15:24:22.544] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.8201
[15:24:22.544] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 77
[15:24:22.544] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.6089
[15:24:22.544] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [14 ,32] phvalue 70
[15:24:22.544] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.8759
[15:24:22.544] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,43] phvalue 72
[15:24:22.544] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.3476
[15:24:22.544] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,43] phvalue 62
[15:24:22.544] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 88.0322
[15:24:22.544] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 89
[15:24:22.545] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 51.4817
[15:24:22.545] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,42] phvalue 52
[15:24:22.545] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.8478
[15:24:22.545] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,67] phvalue 85
[15:24:22.547] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 7, 0 0
[15:24:22.953] <TB2>     INFO: Expecting 2560 events.
[15:24:23.913] <TB2>     INFO: 2560 events read in total (245ms).
[15:24:23.913] <TB2>     INFO: Test took 1366ms.
[15:24:23.914] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:24:23.914] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 12, 1 1
[15:24:24.421] <TB2>     INFO: Expecting 2560 events.
[15:24:25.381] <TB2>     INFO: 2560 events read in total (245ms).
[15:24:25.382] <TB2>     INFO: Test took 1468ms.
[15:24:25.382] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:24:25.382] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 30, 2 2
[15:24:25.889] <TB2>     INFO: Expecting 2560 events.
[15:24:26.846] <TB2>     INFO: 2560 events read in total (242ms).
[15:24:26.847] <TB2>     INFO: Test took 1465ms.
[15:24:26.847] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:24:26.847] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 24, 3 3
[15:24:27.354] <TB2>     INFO: Expecting 2560 events.
[15:24:28.313] <TB2>     INFO: 2560 events read in total (244ms).
[15:24:28.313] <TB2>     INFO: Test took 1466ms.
[15:24:28.314] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:24:28.314] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 9, 4 4
[15:24:28.821] <TB2>     INFO: Expecting 2560 events.
[15:24:29.781] <TB2>     INFO: 2560 events read in total (245ms).
[15:24:29.781] <TB2>     INFO: Test took 1467ms.
[15:24:29.781] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:24:29.782] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 30, 5 5
[15:24:30.289] <TB2>     INFO: Expecting 2560 events.
[15:24:31.248] <TB2>     INFO: 2560 events read in total (244ms).
[15:24:31.249] <TB2>     INFO: Test took 1467ms.
[15:24:31.250] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:24:31.250] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 43, 6 6
[15:24:31.757] <TB2>     INFO: Expecting 2560 events.
[15:24:32.716] <TB2>     INFO: 2560 events read in total (244ms).
[15:24:32.716] <TB2>     INFO: Test took 1466ms.
[15:24:32.717] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:24:32.717] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 30, 7 7
[15:24:33.224] <TB2>     INFO: Expecting 2560 events.
[15:24:34.184] <TB2>     INFO: 2560 events read in total (245ms).
[15:24:34.184] <TB2>     INFO: Test took 1467ms.
[15:24:34.185] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:24:34.185] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 66, 8 8
[15:24:34.692] <TB2>     INFO: Expecting 2560 events.
[15:24:35.653] <TB2>     INFO: 2560 events read in total (246ms).
[15:24:35.653] <TB2>     INFO: Test took 1468ms.
[15:24:35.653] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:24:35.653] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 9 9
[15:24:36.162] <TB2>     INFO: Expecting 2560 events.
[15:24:37.124] <TB2>     INFO: 2560 events read in total (246ms).
[15:24:37.124] <TB2>     INFO: Test took 1470ms.
[15:24:37.124] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:24:37.124] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 14, 32, 10 10
[15:24:37.632] <TB2>     INFO: Expecting 2560 events.
[15:24:38.592] <TB2>     INFO: 2560 events read in total (246ms).
[15:24:38.593] <TB2>     INFO: Test took 1469ms.
[15:24:38.593] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:24:38.593] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 43, 11 11
[15:24:39.100] <TB2>     INFO: Expecting 2560 events.
[15:24:40.058] <TB2>     INFO: 2560 events read in total (243ms).
[15:24:40.059] <TB2>     INFO: Test took 1466ms.
[15:24:40.059] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:24:40.059] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 43, 12 12
[15:24:40.567] <TB2>     INFO: Expecting 2560 events.
[15:24:41.527] <TB2>     INFO: 2560 events read in total (245ms).
[15:24:41.527] <TB2>     INFO: Test took 1468ms.
[15:24:41.527] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:24:41.528] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 13 13
[15:24:42.035] <TB2>     INFO: Expecting 2560 events.
[15:24:42.994] <TB2>     INFO: 2560 events read in total (243ms).
[15:24:42.995] <TB2>     INFO: Test took 1467ms.
[15:24:42.995] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:24:42.995] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 42, 14 14
[15:24:43.503] <TB2>     INFO: Expecting 2560 events.
[15:24:44.461] <TB2>     INFO: 2560 events read in total (244ms).
[15:24:44.462] <TB2>     INFO: Test took 1467ms.
[15:24:44.462] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:24:44.462] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 67, 15 15
[15:24:44.970] <TB2>     INFO: Expecting 2560 events.
[15:24:45.928] <TB2>     INFO: 2560 events read in total (244ms).
[15:24:45.928] <TB2>     INFO: Test took 1466ms.
[15:24:45.929] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:24:45.929] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC0
[15:24:45.929] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC1
[15:24:45.929] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC2
[15:24:45.929] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC3
[15:24:45.929] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC4
[15:24:45.929] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC5
[15:24:45.929] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC6
[15:24:45.929] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC7
[15:24:45.929] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC8
[15:24:45.929] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC9
[15:24:45.929] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC10
[15:24:45.929] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[15:24:45.929] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[15:24:45.929] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[15:24:45.929] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC14
[15:24:45.929] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC15
[15:24:45.933] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:24:46.438] <TB2>     INFO: Expecting 655360 events.
[15:24:58.243] <TB2>     INFO: 655360 events read in total (11090ms).
[15:24:58.253] <TB2>     INFO: Expecting 655360 events.
[15:25:09.959] <TB2>     INFO: 655360 events read in total (11135ms).
[15:25:09.974] <TB2>     INFO: Expecting 655360 events.
[15:25:21.633] <TB2>     INFO: 655360 events read in total (11089ms).
[15:25:21.655] <TB2>     INFO: Expecting 655360 events.
[15:25:33.368] <TB2>     INFO: 655360 events read in total (11155ms).
[15:25:33.395] <TB2>     INFO: Expecting 655360 events.
[15:25:45.059] <TB2>     INFO: 655360 events read in total (11109ms).
[15:25:45.087] <TB2>     INFO: Expecting 655360 events.
[15:25:56.728] <TB2>     INFO: 655360 events read in total (11088ms).
[15:25:56.760] <TB2>     INFO: Expecting 655360 events.
[15:26:08.355] <TB2>     INFO: 655360 events read in total (11045ms).
[15:26:08.391] <TB2>     INFO: Expecting 655360 events.
[15:26:20.023] <TB2>     INFO: 655360 events read in total (11090ms).
[15:26:20.072] <TB2>     INFO: Expecting 655360 events.
[15:26:31.703] <TB2>     INFO: 655360 events read in total (11098ms).
[15:26:31.749] <TB2>     INFO: Expecting 655360 events.
[15:26:43.432] <TB2>     INFO: 655360 events read in total (11152ms).
[15:26:43.481] <TB2>     INFO: Expecting 655360 events.
[15:26:55.179] <TB2>     INFO: 655360 events read in total (11167ms).
[15:26:55.232] <TB2>     INFO: Expecting 655360 events.
[15:27:06.917] <TB2>     INFO: 655360 events read in total (11158ms).
[15:27:06.975] <TB2>     INFO: Expecting 655360 events.
[15:27:18.628] <TB2>     INFO: 655360 events read in total (11127ms).
[15:27:18.689] <TB2>     INFO: Expecting 655360 events.
[15:27:30.391] <TB2>     INFO: 655360 events read in total (11176ms).
[15:27:30.458] <TB2>     INFO: Expecting 655360 events.
[15:27:41.884] <TB2>     INFO: 655360 events read in total (10899ms).
[15:27:41.960] <TB2>     INFO: Expecting 655360 events.
[15:27:53.340] <TB2>     INFO: 655360 events read in total (10853ms).
[15:27:53.414] <TB2>     INFO: Test took 187481ms.
[15:27:53.509] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:27:53.816] <TB2>     INFO: Expecting 655360 events.
[15:28:05.347] <TB2>     INFO: 655360 events read in total (10816ms).
[15:28:05.359] <TB2>     INFO: Expecting 655360 events.
[15:28:16.750] <TB2>     INFO: 655360 events read in total (10821ms).
[15:28:16.766] <TB2>     INFO: Expecting 655360 events.
[15:28:28.417] <TB2>     INFO: 655360 events read in total (11087ms).
[15:28:28.437] <TB2>     INFO: Expecting 655360 events.
[15:28:40.079] <TB2>     INFO: 655360 events read in total (11082ms).
[15:28:40.103] <TB2>     INFO: Expecting 655360 events.
[15:28:51.686] <TB2>     INFO: 655360 events read in total (11027ms).
[15:28:51.714] <TB2>     INFO: Expecting 655360 events.
[15:29:03.255] <TB2>     INFO: 655360 events read in total (10989ms).
[15:29:03.289] <TB2>     INFO: Expecting 655360 events.
[15:29:14.929] <TB2>     INFO: 655360 events read in total (11089ms).
[15:29:14.967] <TB2>     INFO: Expecting 655360 events.
[15:29:26.617] <TB2>     INFO: 655360 events read in total (11110ms).
[15:29:26.659] <TB2>     INFO: Expecting 655360 events.
[15:29:38.320] <TB2>     INFO: 655360 events read in total (11123ms).
[15:29:38.366] <TB2>     INFO: Expecting 655360 events.
[15:29:49.003] <TB2>     INFO: 655360 events read in total (11100ms).
[15:29:50.052] <TB2>     INFO: Expecting 655360 events.
[15:30:01.693] <TB2>     INFO: 655360 events read in total (11109ms).
[15:30:01.745] <TB2>     INFO: Expecting 655360 events.
[15:30:13.428] <TB2>     INFO: 655360 events read in total (11154ms).
[15:30:13.489] <TB2>     INFO: Expecting 655360 events.
[15:30:24.937] <TB2>     INFO: 655360 events read in total (10922ms).
[15:30:24.001] <TB2>     INFO: Expecting 655360 events.
[15:30:36.436] <TB2>     INFO: 655360 events read in total (10909ms).
[15:30:36.504] <TB2>     INFO: Expecting 655360 events.
[15:30:48.064] <TB2>     INFO: 655360 events read in total (11033ms).
[15:30:48.133] <TB2>     INFO: Expecting 655360 events.
[15:30:59.756] <TB2>     INFO: 655360 events read in total (11096ms).
[15:30:59.832] <TB2>     INFO: Test took 186323ms.
[15:31:00.008] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:31:00.008] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:31:00.008] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:31:00.009] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:31:00.009] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:31:00.009] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:31:00.009] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:31:00.009] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:31:00.009] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:31:00.010] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:31:00.010] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:31:00.010] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:31:00.010] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:31:00.011] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:31:00.011] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:31:00.011] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:31:00.011] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:31:00.012] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:31:00.012] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:31:00.012] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:31:00.012] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:31:00.013] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:31:00.013] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:31:00.013] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:31:00.013] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:31:00.013] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:31:00.013] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:31:00.014] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:31:00.014] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:31:00.014] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:31:00.014] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:31:00.015] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:31:00.015] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:31:00.022] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:31:00.029] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:31:00.036] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:31:00.043] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:31:00.049] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:31:00.056] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:31:00.063] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:31:00.070] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:31:00.076] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:31:00.083] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:31:00.090] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:31:00.097] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:31:00.104] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:31:00.110] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:31:00.117] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:31:00.124] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:31:00.131] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:31:00.138] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:31:00.144] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:31:00.151] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:31:00.180] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-16_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C0.dat
[15:31:00.180] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-16_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C1.dat
[15:31:00.180] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-16_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C2.dat
[15:31:00.180] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-16_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C3.dat
[15:31:00.181] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-16_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C4.dat
[15:31:00.181] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-16_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C5.dat
[15:31:00.181] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-16_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C6.dat
[15:31:00.181] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-16_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C7.dat
[15:31:00.181] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-16_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C8.dat
[15:31:00.181] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-16_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C9.dat
[15:31:00.181] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-16_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C10.dat
[15:31:00.181] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-16_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C11.dat
[15:31:00.182] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-16_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C12.dat
[15:31:00.182] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-16_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C13.dat
[15:31:00.182] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-16_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C14.dat
[15:31:00.182] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-3-16_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C15.dat
[15:31:00.531] <TB2>     INFO: Expecting 41600 events.
[15:31:04.364] <TB2>     INFO: 41600 events read in total (3118ms).
[15:31:04.365] <TB2>     INFO: Test took 4179ms.
[15:31:05.020] <TB2>     INFO: Expecting 41600 events.
[15:31:08.850] <TB2>     INFO: 41600 events read in total (3115ms).
[15:31:08.851] <TB2>     INFO: Test took 4177ms.
[15:31:09.508] <TB2>     INFO: Expecting 41600 events.
[15:31:13.338] <TB2>     INFO: 41600 events read in total (3115ms).
[15:31:13.339] <TB2>     INFO: Test took 4178ms.
[15:31:13.647] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:13.779] <TB2>     INFO: Expecting 2560 events.
[15:31:14.735] <TB2>     INFO: 2560 events read in total (241ms).
[15:31:14.735] <TB2>     INFO: Test took 1088ms.
[15:31:14.737] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:15.244] <TB2>     INFO: Expecting 2560 events.
[15:31:16.203] <TB2>     INFO: 2560 events read in total (244ms).
[15:31:16.203] <TB2>     INFO: Test took 1466ms.
[15:31:16.206] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:16.712] <TB2>     INFO: Expecting 2560 events.
[15:31:17.670] <TB2>     INFO: 2560 events read in total (243ms).
[15:31:17.671] <TB2>     INFO: Test took 1465ms.
[15:31:17.673] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:18.179] <TB2>     INFO: Expecting 2560 events.
[15:31:19.139] <TB2>     INFO: 2560 events read in total (245ms).
[15:31:19.139] <TB2>     INFO: Test took 1466ms.
[15:31:19.142] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:19.647] <TB2>     INFO: Expecting 2560 events.
[15:31:20.605] <TB2>     INFO: 2560 events read in total (243ms).
[15:31:20.606] <TB2>     INFO: Test took 1464ms.
[15:31:20.608] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:21.114] <TB2>     INFO: Expecting 2560 events.
[15:31:22.073] <TB2>     INFO: 2560 events read in total (244ms).
[15:31:22.073] <TB2>     INFO: Test took 1465ms.
[15:31:22.075] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:22.582] <TB2>     INFO: Expecting 2560 events.
[15:31:23.541] <TB2>     INFO: 2560 events read in total (244ms).
[15:31:23.541] <TB2>     INFO: Test took 1466ms.
[15:31:23.543] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:24.050] <TB2>     INFO: Expecting 2560 events.
[15:31:25.009] <TB2>     INFO: 2560 events read in total (244ms).
[15:31:25.009] <TB2>     INFO: Test took 1466ms.
[15:31:25.011] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:25.518] <TB2>     INFO: Expecting 2560 events.
[15:31:26.477] <TB2>     INFO: 2560 events read in total (244ms).
[15:31:26.478] <TB2>     INFO: Test took 1467ms.
[15:31:26.480] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:26.986] <TB2>     INFO: Expecting 2560 events.
[15:31:27.945] <TB2>     INFO: 2560 events read in total (244ms).
[15:31:27.946] <TB2>     INFO: Test took 1467ms.
[15:31:27.948] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:28.455] <TB2>     INFO: Expecting 2560 events.
[15:31:29.413] <TB2>     INFO: 2560 events read in total (244ms).
[15:31:29.413] <TB2>     INFO: Test took 1465ms.
[15:31:29.416] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:29.922] <TB2>     INFO: Expecting 2560 events.
[15:31:30.880] <TB2>     INFO: 2560 events read in total (243ms).
[15:31:30.880] <TB2>     INFO: Test took 1464ms.
[15:31:30.882] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:31.388] <TB2>     INFO: Expecting 2560 events.
[15:31:32.347] <TB2>     INFO: 2560 events read in total (244ms).
[15:31:32.347] <TB2>     INFO: Test took 1465ms.
[15:31:32.350] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:32.855] <TB2>     INFO: Expecting 2560 events.
[15:31:33.814] <TB2>     INFO: 2560 events read in total (244ms).
[15:31:33.814] <TB2>     INFO: Test took 1465ms.
[15:31:33.816] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:34.323] <TB2>     INFO: Expecting 2560 events.
[15:31:35.281] <TB2>     INFO: 2560 events read in total (243ms).
[15:31:35.282] <TB2>     INFO: Test took 1466ms.
[15:31:35.284] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:35.790] <TB2>     INFO: Expecting 2560 events.
[15:31:36.748] <TB2>     INFO: 2560 events read in total (243ms).
[15:31:36.749] <TB2>     INFO: Test took 1465ms.
[15:31:36.751] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:37.257] <TB2>     INFO: Expecting 2560 events.
[15:31:38.217] <TB2>     INFO: 2560 events read in total (245ms).
[15:31:38.218] <TB2>     INFO: Test took 1467ms.
[15:31:38.220] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:38.726] <TB2>     INFO: Expecting 2560 events.
[15:31:39.685] <TB2>     INFO: 2560 events read in total (244ms).
[15:31:39.686] <TB2>     INFO: Test took 1466ms.
[15:31:39.688] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:40.194] <TB2>     INFO: Expecting 2560 events.
[15:31:41.152] <TB2>     INFO: 2560 events read in total (243ms).
[15:31:41.153] <TB2>     INFO: Test took 1465ms.
[15:31:41.155] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:41.662] <TB2>     INFO: Expecting 2560 events.
[15:31:42.620] <TB2>     INFO: 2560 events read in total (243ms).
[15:31:42.620] <TB2>     INFO: Test took 1465ms.
[15:31:42.622] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:43.128] <TB2>     INFO: Expecting 2560 events.
[15:31:44.087] <TB2>     INFO: 2560 events read in total (244ms).
[15:31:44.087] <TB2>     INFO: Test took 1465ms.
[15:31:44.090] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:44.596] <TB2>     INFO: Expecting 2560 events.
[15:31:45.553] <TB2>     INFO: 2560 events read in total (242ms).
[15:31:45.553] <TB2>     INFO: Test took 1463ms.
[15:31:45.556] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:46.062] <TB2>     INFO: Expecting 2560 events.
[15:31:47.021] <TB2>     INFO: 2560 events read in total (244ms).
[15:31:47.021] <TB2>     INFO: Test took 1466ms.
[15:31:47.023] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:47.530] <TB2>     INFO: Expecting 2560 events.
[15:31:48.489] <TB2>     INFO: 2560 events read in total (244ms).
[15:31:48.489] <TB2>     INFO: Test took 1466ms.
[15:31:48.491] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:48.998] <TB2>     INFO: Expecting 2560 events.
[15:31:49.957] <TB2>     INFO: 2560 events read in total (244ms).
[15:31:49.957] <TB2>     INFO: Test took 1466ms.
[15:31:49.959] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:50.466] <TB2>     INFO: Expecting 2560 events.
[15:31:51.424] <TB2>     INFO: 2560 events read in total (243ms).
[15:31:51.425] <TB2>     INFO: Test took 1466ms.
[15:31:51.427] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:51.934] <TB2>     INFO: Expecting 2560 events.
[15:31:52.893] <TB2>     INFO: 2560 events read in total (244ms).
[15:31:52.893] <TB2>     INFO: Test took 1466ms.
[15:31:52.897] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:53.402] <TB2>     INFO: Expecting 2560 events.
[15:31:54.362] <TB2>     INFO: 2560 events read in total (245ms).
[15:31:54.362] <TB2>     INFO: Test took 1465ms.
[15:31:54.364] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:54.870] <TB2>     INFO: Expecting 2560 events.
[15:31:55.830] <TB2>     INFO: 2560 events read in total (245ms).
[15:31:55.830] <TB2>     INFO: Test took 1466ms.
[15:31:55.832] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:56.339] <TB2>     INFO: Expecting 2560 events.
[15:31:57.296] <TB2>     INFO: 2560 events read in total (242ms).
[15:31:57.296] <TB2>     INFO: Test took 1464ms.
[15:31:57.298] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:57.805] <TB2>     INFO: Expecting 2560 events.
[15:31:58.763] <TB2>     INFO: 2560 events read in total (243ms).
[15:31:58.764] <TB2>     INFO: Test took 1466ms.
[15:31:58.766] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:59.272] <TB2>     INFO: Expecting 2560 events.
[15:32:00.232] <TB2>     INFO: 2560 events read in total (245ms).
[15:32:00.232] <TB2>     INFO: Test took 1466ms.
[15:32:01.261] <TB2>     INFO: PixTestPhOptimization::doTest() done, duration: 472 seconds
[15:32:01.261] <TB2>     INFO: PH scale (per ROC):    68  79  76  79  80  80  82  80  70  75  77  75  81  78  75  82
[15:32:01.261] <TB2>     INFO: PH offset (per ROC):  180 178 184 177 176 178 187 174 175 174 177 177 179 162 193 163
[15:32:01.434] <TB2>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:32:01.437] <TB2>     INFO: ######################################################################
[15:32:01.437] <TB2>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:32:01.437] <TB2>     INFO: ######################################################################
[15:32:01.437] <TB2>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:32:01.448] <TB2>     INFO: scanning low vcal = 10
[15:32:01.790] <TB2>     INFO: Expecting 41600 events.
[15:32:05.507] <TB2>     INFO: 41600 events read in total (3002ms).
[15:32:05.508] <TB2>     INFO: Test took 4060ms.
[15:32:05.510] <TB2>     INFO: scanning low vcal = 20
[15:32:06.015] <TB2>     INFO: Expecting 41600 events.
[15:32:09.740] <TB2>     INFO: 41600 events read in total (3010ms).
[15:32:09.740] <TB2>     INFO: Test took 4230ms.
[15:32:09.742] <TB2>     INFO: scanning low vcal = 30
[15:32:10.248] <TB2>     INFO: Expecting 41600 events.
[15:32:13.987] <TB2>     INFO: 41600 events read in total (3024ms).
[15:32:13.987] <TB2>     INFO: Test took 4245ms.
[15:32:13.989] <TB2>     INFO: scanning low vcal = 40
[15:32:14.491] <TB2>     INFO: Expecting 41600 events.
[15:32:18.724] <TB2>     INFO: 41600 events read in total (3518ms).
[15:32:18.725] <TB2>     INFO: Test took 4736ms.
[15:32:18.728] <TB2>     INFO: scanning low vcal = 50
[15:32:19.150] <TB2>     INFO: Expecting 41600 events.
[15:32:23.391] <TB2>     INFO: 41600 events read in total (3526ms).
[15:32:23.392] <TB2>     INFO: Test took 4664ms.
[15:32:23.395] <TB2>     INFO: scanning low vcal = 60
[15:32:23.819] <TB2>     INFO: Expecting 41600 events.
[15:32:28.070] <TB2>     INFO: 41600 events read in total (3536ms).
[15:32:28.071] <TB2>     INFO: Test took 4676ms.
[15:32:28.074] <TB2>     INFO: scanning low vcal = 70
[15:32:28.497] <TB2>     INFO: Expecting 41600 events.
[15:32:32.756] <TB2>     INFO: 41600 events read in total (3544ms).
[15:32:32.757] <TB2>     INFO: Test took 4683ms.
[15:32:32.760] <TB2>     INFO: scanning low vcal = 80
[15:32:33.185] <TB2>     INFO: Expecting 41600 events.
[15:32:37.446] <TB2>     INFO: 41600 events read in total (3546ms).
[15:32:37.447] <TB2>     INFO: Test took 4687ms.
[15:32:37.450] <TB2>     INFO: scanning low vcal = 90
[15:32:37.873] <TB2>     INFO: Expecting 41600 events.
[15:32:42.120] <TB2>     INFO: 41600 events read in total (3532ms).
[15:32:42.121] <TB2>     INFO: Test took 4671ms.
[15:32:42.124] <TB2>     INFO: scanning low vcal = 100
[15:32:42.548] <TB2>     INFO: Expecting 41600 events.
[15:32:46.933] <TB2>     INFO: 41600 events read in total (3670ms).
[15:32:46.934] <TB2>     INFO: Test took 4810ms.
[15:32:46.937] <TB2>     INFO: scanning low vcal = 110
[15:32:47.361] <TB2>     INFO: Expecting 41600 events.
[15:32:51.613] <TB2>     INFO: 41600 events read in total (3537ms).
[15:32:51.614] <TB2>     INFO: Test took 4677ms.
[15:32:51.617] <TB2>     INFO: scanning low vcal = 120
[15:32:52.040] <TB2>     INFO: Expecting 41600 events.
[15:32:56.293] <TB2>     INFO: 41600 events read in total (3538ms).
[15:32:56.294] <TB2>     INFO: Test took 4677ms.
[15:32:56.297] <TB2>     INFO: scanning low vcal = 130
[15:32:56.718] <TB2>     INFO: Expecting 41600 events.
[15:33:00.965] <TB2>     INFO: 41600 events read in total (3532ms).
[15:33:00.966] <TB2>     INFO: Test took 4669ms.
[15:33:00.969] <TB2>     INFO: scanning low vcal = 140
[15:33:01.390] <TB2>     INFO: Expecting 41600 events.
[15:33:05.634] <TB2>     INFO: 41600 events read in total (3529ms).
[15:33:05.635] <TB2>     INFO: Test took 4666ms.
[15:33:05.638] <TB2>     INFO: scanning low vcal = 150
[15:33:06.062] <TB2>     INFO: Expecting 41600 events.
[15:33:10.307] <TB2>     INFO: 41600 events read in total (3530ms).
[15:33:10.307] <TB2>     INFO: Test took 4668ms.
[15:33:10.310] <TB2>     INFO: scanning low vcal = 160
[15:33:10.735] <TB2>     INFO: Expecting 41600 events.
[15:33:14.983] <TB2>     INFO: 41600 events read in total (3533ms).
[15:33:14.984] <TB2>     INFO: Test took 4674ms.
[15:33:14.987] <TB2>     INFO: scanning low vcal = 170
[15:33:15.411] <TB2>     INFO: Expecting 41600 events.
[15:33:19.655] <TB2>     INFO: 41600 events read in total (3529ms).
[15:33:19.656] <TB2>     INFO: Test took 4669ms.
[15:33:19.660] <TB2>     INFO: scanning low vcal = 180
[15:33:20.081] <TB2>     INFO: Expecting 41600 events.
[15:33:24.320] <TB2>     INFO: 41600 events read in total (3524ms).
[15:33:24.320] <TB2>     INFO: Test took 4660ms.
[15:33:24.323] <TB2>     INFO: scanning low vcal = 190
[15:33:24.748] <TB2>     INFO: Expecting 41600 events.
[15:33:29.006] <TB2>     INFO: 41600 events read in total (3543ms).
[15:33:29.007] <TB2>     INFO: Test took 4684ms.
[15:33:29.010] <TB2>     INFO: scanning low vcal = 200
[15:33:29.432] <TB2>     INFO: Expecting 41600 events.
[15:33:33.688] <TB2>     INFO: 41600 events read in total (3541ms).
[15:33:33.689] <TB2>     INFO: Test took 4679ms.
[15:33:33.692] <TB2>     INFO: scanning low vcal = 210
[15:33:34.114] <TB2>     INFO: Expecting 41600 events.
[15:33:38.358] <TB2>     INFO: 41600 events read in total (3529ms).
[15:33:38.359] <TB2>     INFO: Test took 4667ms.
[15:33:38.363] <TB2>     INFO: scanning low vcal = 220
[15:33:38.789] <TB2>     INFO: Expecting 41600 events.
[15:33:43.035] <TB2>     INFO: 41600 events read in total (3531ms).
[15:33:43.036] <TB2>     INFO: Test took 4673ms.
[15:33:43.038] <TB2>     INFO: scanning low vcal = 230
[15:33:43.462] <TB2>     INFO: Expecting 41600 events.
[15:33:47.714] <TB2>     INFO: 41600 events read in total (3537ms).
[15:33:47.715] <TB2>     INFO: Test took 4677ms.
[15:33:47.718] <TB2>     INFO: scanning low vcal = 240
[15:33:48.141] <TB2>     INFO: Expecting 41600 events.
[15:33:52.401] <TB2>     INFO: 41600 events read in total (3545ms).
[15:33:52.401] <TB2>     INFO: Test took 4683ms.
[15:33:52.404] <TB2>     INFO: scanning low vcal = 250
[15:33:52.825] <TB2>     INFO: Expecting 41600 events.
[15:33:57.079] <TB2>     INFO: 41600 events read in total (3538ms).
[15:33:57.080] <TB2>     INFO: Test took 4676ms.
[15:33:57.083] <TB2>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:33:57.505] <TB2>     INFO: Expecting 41600 events.
[15:34:01.764] <TB2>     INFO: 41600 events read in total (3544ms).
[15:34:01.764] <TB2>     INFO: Test took 4681ms.
[15:34:01.767] <TB2>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:34:02.189] <TB2>     INFO: Expecting 41600 events.
[15:34:06.448] <TB2>     INFO: 41600 events read in total (3545ms).
[15:34:06.449] <TB2>     INFO: Test took 4682ms.
[15:34:06.452] <TB2>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:34:06.873] <TB2>     INFO: Expecting 41600 events.
[15:34:11.130] <TB2>     INFO: 41600 events read in total (3542ms).
[15:34:11.131] <TB2>     INFO: Test took 4679ms.
[15:34:11.134] <TB2>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:34:11.557] <TB2>     INFO: Expecting 41600 events.
[15:34:15.772] <TB2>     INFO: 41600 events read in total (3500ms).
[15:34:15.773] <TB2>     INFO: Test took 4639ms.
[15:34:15.776] <TB2>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:34:16.201] <TB2>     INFO: Expecting 41600 events.
[15:34:20.423] <TB2>     INFO: 41600 events read in total (3506ms).
[15:34:20.423] <TB2>     INFO: Test took 4647ms.
[15:34:20.974] <TB2>     INFO: PixTestGainPedestal::measure() done 
[15:34:20.976] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:34:20.977] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:34:20.977] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:34:20.977] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:34:20.977] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:34:20.977] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:34:20.978] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:34:20.978] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:34:20.978] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:34:20.978] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:34:20.978] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:34:20.979] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:34:20.979] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:34:20.979] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:34:20.979] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:34:20.979] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:34:59.582] <TB2>     INFO: PixTestGainPedestal::fit() done
[15:34:59.582] <TB2>     INFO: non-linearity mean:  0.953 0.960 0.956 0.959 0.965 0.955 0.955 0.964 0.958 0.967 0.961 0.956 0.955 0.957 0.952 0.956
[15:34:59.582] <TB2>     INFO: non-linearity RMS:   0.007 0.006 0.007 0.005 0.005 0.006 0.006 0.005 0.006 0.005 0.005 0.007 0.006 0.006 0.006 0.007
[15:34:59.582] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-3-16_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:34:59.607] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-3-16_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:34:59.630] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-3-16_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:34:59.653] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-3-16_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:34:59.675] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-3-16_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:34:59.698] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-3-16_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:34:59.721] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-3-16_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:34:59.744] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-3-16_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:34:59.766] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-3-16_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:34:59.789] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-3-16_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:34:59.812] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-3-16_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:34:59.834] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-3-16_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:34:59.857] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-3-16_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:34:59.880] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-3-16_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:34:59.902] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-3-16_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:34:59.925] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-3-16_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:34:59.948] <TB2>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[15:34:59.948] <TB2>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:34:59.955] <TB2>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:34:59.955] <TB2>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:34:59.958] <TB2>     INFO: ######################################################################
[15:34:59.958] <TB2>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:34:59.958] <TB2>     INFO: ######################################################################
[15:34:59.961] <TB2>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:34:59.971] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:34:59.971] <TB2>     INFO:     run 1 of 1
[15:34:59.971] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:35:00.314] <TB2>     INFO: Expecting 3120000 events.
[15:35:50.658] <TB2>     INFO: 1264005 events read in total (49629ms).
[15:36:40.143] <TB2>     INFO: 2523480 events read in total (99115ms).
[15:37:02.702] <TB2>     INFO: 3120000 events read in total (121673ms).
[15:37:02.749] <TB2>     INFO: Test took 122779ms.
[15:37:02.832] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:37:02.982] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:37:04.508] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:37:05.911] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:37:07.439] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:37:08.927] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:37:10.401] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:37:11.885] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:37:13.435] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:37:14.902] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:37:16.356] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:37:17.751] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:37:19.266] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:37:20.625] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:37:22.058] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:37:23.484] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:37:24.900] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:37:26.299] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 399507456
[15:37:26.329] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:37:26.329] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.8662, RMS = 1.87352
[15:37:26.329] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[15:37:26.329] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:37:26.329] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 88.3611, RMS = 1.88453
[15:37:26.329] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[15:37:26.331] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:37:26.331] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.4431, RMS = 1.25014
[15:37:26.331] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[15:37:26.331] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:37:26.331] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.5482, RMS = 1.70607
[15:37:26.331] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[15:37:26.332] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:37:26.332] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.0096, RMS = 1.77916
[15:37:26.332] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[15:37:26.332] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:37:26.332] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.2803, RMS = 1.30008
[15:37:26.332] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:37:26.333] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:37:26.333] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.9632, RMS = 1.1086
[15:37:26.333] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:37:26.333] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:37:26.333] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.5222, RMS = 1.06122
[15:37:26.333] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:37:26.334] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:37:26.334] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.4644, RMS = 1.59365
[15:37:26.334] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:37:26.334] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:37:26.334] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.6482, RMS = 2.26919
[15:37:26.334] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:37:26.335] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:37:26.335] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.3444, RMS = 1.89234
[15:37:26.335] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[15:37:26.335] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:37:26.335] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.5274, RMS = 1.75122
[15:37:26.335] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[15:37:26.337] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:37:26.337] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.3031, RMS = 1.45014
[15:37:26.337] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[15:37:26.337] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:37:26.337] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.2612, RMS = 1.43984
[15:37:26.337] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[15:37:26.338] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:37:26.338] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.7376, RMS = 1.61599
[15:37:26.338] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[15:37:26.338] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:37:26.338] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.2151, RMS = 1.24105
[15:37:26.338] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:37:26.339] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:37:26.339] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.3349, RMS = 1.51588
[15:37:26.339] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:37:26.339] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:37:26.339] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.6582, RMS = 1.15827
[15:37:26.339] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:37:26.340] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:37:26.340] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.0228, RMS = 1.58801
[15:37:26.340] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 81
[15:37:26.340] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:37:26.340] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.6674, RMS = 1.63422
[15:37:26.340] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[15:37:26.341] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:37:26.341] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.8292, RMS = 1.91363
[15:37:26.341] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[15:37:26.341] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:37:26.341] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.6183, RMS = 1.68002
[15:37:26.341] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[15:37:26.342] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:37:26.342] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.1345, RMS = 0.896053
[15:37:26.342] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:37:26.342] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:37:26.342] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.0833, RMS = 0.860721
[15:37:26.343] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:37:26.344] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:37:26.344] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.9466, RMS = 1.20498
[15:37:26.344] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[15:37:26.344] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:37:26.344] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.8701, RMS = 1.45594
[15:37:26.344] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[15:37:26.345] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:37:26.345] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.9795, RMS = 1.31167
[15:37:26.345] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[15:37:26.345] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:37:26.345] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.1044, RMS = 1.252
[15:37:26.345] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:37:26.346] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:37:26.346] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.3754, RMS = 1.41606
[15:37:26.346] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[15:37:26.346] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:37:26.346] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.97, RMS = 1.38519
[15:37:26.346] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[15:37:26.347] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:37:26.347] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 68.466, RMS = 2.60089
[15:37:26.347] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[15:37:26.347] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:37:26.347] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 65.7947, RMS = 2.48433
[15:37:26.347] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 79
[15:37:26.352] <TB2>     INFO: PixTestBB3Map::doTest() done, duration: 146 seconds
[15:37:26.352] <TB2>     INFO: number of dead bumps (per ROC):     1    0    0    0    0    0    2    0    0    0    0    0    0    0    0    0
[15:37:26.352] <TB2>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:37:26.448] <TB2>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:37:26.448] <TB2>     INFO: enter test to run
[15:37:26.448] <TB2>     INFO:   test:  no parameter change
[15:37:26.449] <TB2>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 387.5mA
[15:37:26.450] <TB2>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 470.3mA
[15:37:26.450] <TB2>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.5 C
[15:37:26.450] <TB2>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:37:27.005] <TB2>    QUIET: Connection to board 141 closed.
[15:37:27.006] <TB2>     INFO: pXar: this is the end, my friend
[15:37:27.006] <TB2>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
