Date Thu Nov GMT Server NCSA Content type text html CSE Computer Design and Organization CSE Computer Design and Organization General Information Meets MWF Loew Instructor Larry Snyder Office Hours appointment mail address snyder Office Sieg Assistant Judy Watson jwatson Sieg Robert Chen Office Hours Sieg Tuesdays Thursdays mail address chensg Catalog Description CPU instruction addressing models CPU structure and functions computer arithmetic and logic unit register transfer level design hardware and microprogram control memory hierarchy design and organization and system components interconnection Laboratory project involves design and simulation instruction set processor Prerequisite CSE and CSE Class notes Monday Sep Postscript Reading Wednesday Oct Postscript Reading Friday Oct Postscript Reading Monday Oct Postscript Review Sheet and Answer Sheet Wednesday Oct Postscript Friday Oct Postscript Monday Oct Postscript Homework ALU HTML Reading Skim Appendix Wednesday Oct Postscript Friday Oct Color Postscript Reading Monday Oct Postscript Reading Wednesday Oct Postscript Homework Reading Friday Oct Postscript Reading Monday Oct Postscript Homework Reading Skim Chap Wednesday Oct Postscript Friday Nov Postscript Monday Nov Revised Review Wednesday Nov Postscript Review Answers Friday Nov Midterm Fast Answers Holiday Monday Nov Wednesday Nov Postscript Homework Reading Friday Nov Postscript Monday Nov Postscript Wednesday Nov Postscript Homework Friday Nov Postscript Monday Nov Postscript Wednesday Nov Postscript Holiday Friday Nov Postscript Monday Dec Postscript Wednesday Dec Postscript Friday Dec Postscript Monday Dec Postscript Wednesday Dec Postscript Lab Materials The following files are available for the Verilog pipeline design Verilog simulation MIPS pipeline pipeline Additional modules for pipeline design common Sample program source form test Sample program program segment binary prog bin Sample program data segment binary data bin Simple assembler for MIPS assembly language asm bin Man page for the assembler man Previous Quarters Fall Fall Verilog References This free Postscript Verilog reference card washington edu 