/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* A */
#define A__0__INTTYPE CYREG_PICU4_INTTYPE0
#define A__0__MASK 0x01u
#define A__0__PC CYREG_PRT4_PC0
#define A__0__PORT 4u
#define A__0__SHIFT 0u
#define A__AG CYREG_PRT4_AG
#define A__AMUX CYREG_PRT4_AMUX
#define A__BIE CYREG_PRT4_BIE
#define A__BIT_MASK CYREG_PRT4_BIT_MASK
#define A__BYP CYREG_PRT4_BYP
#define A__CTL CYREG_PRT4_CTL
#define A__DM0 CYREG_PRT4_DM0
#define A__DM1 CYREG_PRT4_DM1
#define A__DM2 CYREG_PRT4_DM2
#define A__DR CYREG_PRT4_DR
#define A__INP_DIS CYREG_PRT4_INP_DIS
#define A__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define A__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define A__LCD_EN CYREG_PRT4_LCD_EN
#define A__MASK 0x01u
#define A__PORT 4u
#define A__PRT CYREG_PRT4_PRT
#define A__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define A__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define A__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define A__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define A__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define A__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define A__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define A__PS CYREG_PRT4_PS
#define A__SHIFT 0u
#define A__SLW CYREG_PRT4_SLW

/* B */
#define B__0__INTTYPE CYREG_PICU4_INTTYPE1
#define B__0__MASK 0x02u
#define B__0__PC CYREG_PRT4_PC1
#define B__0__PORT 4u
#define B__0__SHIFT 1u
#define B__AG CYREG_PRT4_AG
#define B__AMUX CYREG_PRT4_AMUX
#define B__BIE CYREG_PRT4_BIE
#define B__BIT_MASK CYREG_PRT4_BIT_MASK
#define B__BYP CYREG_PRT4_BYP
#define B__CTL CYREG_PRT4_CTL
#define B__DM0 CYREG_PRT4_DM0
#define B__DM1 CYREG_PRT4_DM1
#define B__DM2 CYREG_PRT4_DM2
#define B__DR CYREG_PRT4_DR
#define B__INP_DIS CYREG_PRT4_INP_DIS
#define B__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define B__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define B__LCD_EN CYREG_PRT4_LCD_EN
#define B__MASK 0x02u
#define B__PORT 4u
#define B__PRT CYREG_PRT4_PRT
#define B__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define B__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define B__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define B__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define B__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define B__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define B__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define B__PS CYREG_PRT4_PS
#define B__SHIFT 1u
#define B__SLW CYREG_PRT4_SLW

/* C */
#define C__0__INTTYPE CYREG_PICU4_INTTYPE2
#define C__0__MASK 0x04u
#define C__0__PC CYREG_PRT4_PC2
#define C__0__PORT 4u
#define C__0__SHIFT 2u
#define C__AG CYREG_PRT4_AG
#define C__AMUX CYREG_PRT4_AMUX
#define C__BIE CYREG_PRT4_BIE
#define C__BIT_MASK CYREG_PRT4_BIT_MASK
#define C__BYP CYREG_PRT4_BYP
#define C__CTL CYREG_PRT4_CTL
#define C__DM0 CYREG_PRT4_DM0
#define C__DM1 CYREG_PRT4_DM1
#define C__DM2 CYREG_PRT4_DM2
#define C__DR CYREG_PRT4_DR
#define C__INP_DIS CYREG_PRT4_INP_DIS
#define C__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define C__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define C__LCD_EN CYREG_PRT4_LCD_EN
#define C__MASK 0x04u
#define C__PORT 4u
#define C__PRT CYREG_PRT4_PRT
#define C__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define C__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define C__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define C__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define C__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define C__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define C__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define C__PS CYREG_PRT4_PS
#define C__SHIFT 2u
#define C__SLW CYREG_PRT4_SLW

/* D */
#define D__0__INTTYPE CYREG_PICU4_INTTYPE3
#define D__0__MASK 0x08u
#define D__0__PC CYREG_PRT4_PC3
#define D__0__PORT 4u
#define D__0__SHIFT 3u
#define D__AG CYREG_PRT4_AG
#define D__AMUX CYREG_PRT4_AMUX
#define D__BIE CYREG_PRT4_BIE
#define D__BIT_MASK CYREG_PRT4_BIT_MASK
#define D__BYP CYREG_PRT4_BYP
#define D__CTL CYREG_PRT4_CTL
#define D__DM0 CYREG_PRT4_DM0
#define D__DM1 CYREG_PRT4_DM1
#define D__DM2 CYREG_PRT4_DM2
#define D__DR CYREG_PRT4_DR
#define D__INP_DIS CYREG_PRT4_INP_DIS
#define D__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define D__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define D__LCD_EN CYREG_PRT4_LCD_EN
#define D__MASK 0x08u
#define D__PORT 4u
#define D__PRT CYREG_PRT4_PRT
#define D__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define D__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define D__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define D__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define D__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define D__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define D__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define D__PS CYREG_PRT4_PS
#define D__SHIFT 3u
#define D__SLW CYREG_PRT4_SLW

/* PWM_1 */
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB05_06_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB05_06_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB05_06_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB05_06_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_1_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B1_UDB05_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB05_ST_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B1_UDB05_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B1_UDB05_ST_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B1_UDB05_MSK
#define PWM_1_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_1_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B1_UDB05_06_ST
#define PWM_1_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_1_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_1_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_1_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_1_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWM_1_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B1_UDB05_MSK
#define PWM_1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define PWM_1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define PWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define PWM_1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B1_UDB05_ST_CTL
#define PWM_1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB05_ST_CTL
#define PWM_1_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B1_UDB05_ST
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B1_UDB04_A0
#define PWM_1_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B1_UDB04_A1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B1_UDB04_D0
#define PWM_1_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B1_UDB04_D1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define PWM_1_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B1_UDB04_F0
#define PWM_1_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B1_UDB04_F1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B1_UDB05_A0
#define PWM_1_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B1_UDB05_A1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B1_UDB05_D0
#define PWM_1_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B1_UDB05_D1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define PWM_1_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B1_UDB05_F0
#define PWM_1_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B1_UDB05_F1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define PWM_1_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL

/* PWM_2 */
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB07_08_CTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB07_08_CTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB07_08_MSK
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB07_08_MSK
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define PWM_2_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_2_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B1_UDB07_CTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB07_ST_CTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B1_UDB07_CTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B1_UDB07_ST_CTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_2_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B1_UDB07_MSK
#define PWM_2_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_2_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define PWM_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define PWM_2_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_2_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_2_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_2_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_2_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWM_2_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B1_UDB07_MSK
#define PWM_2_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define PWM_2_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define PWM_2_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define PWM_2_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B1_UDB07_ST_CTL
#define PWM_2_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB07_ST_CTL
#define PWM_2_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B1_UDB07_ST
#define PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define PWM_2_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define PWM_2_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B1_UDB06_A0
#define PWM_2_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B1_UDB06_A1
#define PWM_2_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define PWM_2_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B1_UDB06_D0
#define PWM_2_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B1_UDB06_D1
#define PWM_2_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define PWM_2_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define PWM_2_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B1_UDB06_F0
#define PWM_2_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B1_UDB06_F1
#define PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define PWM_2_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define PWM_2_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B1_UDB07_A0
#define PWM_2_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B1_UDB07_A1
#define PWM_2_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define PWM_2_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B1_UDB07_D0
#define PWM_2_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B1_UDB07_D1
#define PWM_2_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define PWM_2_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define PWM_2_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B1_UDB07_F0
#define PWM_2_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B1_UDB07_F1
#define PWM_2_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define PWM_2_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL

/* PWM_3 */
#define PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB04_05_CTL
#define PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB04_05_CTL
#define PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB04_05_MSK
#define PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB04_05_MSK
#define PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define PWM_3_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_3_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_3_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define PWM_3_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB04_CTL
#define PWM_3_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB04_ST_CTL
#define PWM_3_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB04_CTL
#define PWM_3_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB04_ST_CTL
#define PWM_3_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_3_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define PWM_3_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define PWM_3_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB04_MSK
#define PWM_3_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_3_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_3_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define PWM_3_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB04_05_ST
#define PWM_3_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_3_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_3_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_3_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_3_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWM_3_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB04_MSK
#define PWM_3_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define PWM_3_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define PWM_3_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define PWM_3_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB04_ST_CTL
#define PWM_3_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB04_ST_CTL
#define PWM_3_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB04_ST
#define PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB02_03_A0
#define PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB02_03_A1
#define PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB02_03_D0
#define PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB02_03_D1
#define PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB02_03_F0
#define PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB02_03_F1
#define PWM_3_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB02_A0_A1
#define PWM_3_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB02_A0
#define PWM_3_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB02_A1
#define PWM_3_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB02_D0_D1
#define PWM_3_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB02_D0
#define PWM_3_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB02_D1
#define PWM_3_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define PWM_3_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB02_F0_F1
#define PWM_3_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB02_F0
#define PWM_3_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB02_F1
#define PWM_3_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define PWM_3_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define PWM_3_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define PWM_3_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define PWM_3_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define PWM_3_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define PWM_3_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define PWM_3_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define PWM_3_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB03_A0
#define PWM_3_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB03_A1
#define PWM_3_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define PWM_3_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB03_D0
#define PWM_3_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB03_D1
#define PWM_3_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define PWM_3_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define PWM_3_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB03_F0
#define PWM_3_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB03_F1
#define PWM_3_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define PWM_3_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL

/* Servo1 */
#define Servo1__0__INTTYPE CYREG_PICU0_INTTYPE1
#define Servo1__0__MASK 0x02u
#define Servo1__0__PC CYREG_PRT0_PC1
#define Servo1__0__PORT 0u
#define Servo1__0__SHIFT 1u
#define Servo1__AG CYREG_PRT0_AG
#define Servo1__AMUX CYREG_PRT0_AMUX
#define Servo1__BIE CYREG_PRT0_BIE
#define Servo1__BIT_MASK CYREG_PRT0_BIT_MASK
#define Servo1__BYP CYREG_PRT0_BYP
#define Servo1__CTL CYREG_PRT0_CTL
#define Servo1__DM0 CYREG_PRT0_DM0
#define Servo1__DM1 CYREG_PRT0_DM1
#define Servo1__DM2 CYREG_PRT0_DM2
#define Servo1__DR CYREG_PRT0_DR
#define Servo1__INP_DIS CYREG_PRT0_INP_DIS
#define Servo1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Servo1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Servo1__LCD_EN CYREG_PRT0_LCD_EN
#define Servo1__MASK 0x02u
#define Servo1__PORT 0u
#define Servo1__PRT CYREG_PRT0_PRT
#define Servo1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Servo1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Servo1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Servo1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Servo1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Servo1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Servo1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Servo1__PS CYREG_PRT0_PS
#define Servo1__SHIFT 1u
#define Servo1__SLW CYREG_PRT0_SLW

/* Servo2 */
#define Servo2__0__INTTYPE CYREG_PICU0_INTTYPE3
#define Servo2__0__MASK 0x08u
#define Servo2__0__PC CYREG_PRT0_PC3
#define Servo2__0__PORT 0u
#define Servo2__0__SHIFT 3u
#define Servo2__AG CYREG_PRT0_AG
#define Servo2__AMUX CYREG_PRT0_AMUX
#define Servo2__BIE CYREG_PRT0_BIE
#define Servo2__BIT_MASK CYREG_PRT0_BIT_MASK
#define Servo2__BYP CYREG_PRT0_BYP
#define Servo2__CTL CYREG_PRT0_CTL
#define Servo2__DM0 CYREG_PRT0_DM0
#define Servo2__DM1 CYREG_PRT0_DM1
#define Servo2__DM2 CYREG_PRT0_DM2
#define Servo2__DR CYREG_PRT0_DR
#define Servo2__INP_DIS CYREG_PRT0_INP_DIS
#define Servo2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Servo2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Servo2__LCD_EN CYREG_PRT0_LCD_EN
#define Servo2__MASK 0x08u
#define Servo2__PORT 0u
#define Servo2__PRT CYREG_PRT0_PRT
#define Servo2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Servo2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Servo2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Servo2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Servo2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Servo2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Servo2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Servo2__PS CYREG_PRT0_PS
#define Servo2__SHIFT 3u
#define Servo2__SLW CYREG_PRT0_SLW

/* Servo3 */
#define Servo3__0__INTTYPE CYREG_PICU0_INTTYPE5
#define Servo3__0__MASK 0x20u
#define Servo3__0__PC CYREG_PRT0_PC5
#define Servo3__0__PORT 0u
#define Servo3__0__SHIFT 5u
#define Servo3__AG CYREG_PRT0_AG
#define Servo3__AMUX CYREG_PRT0_AMUX
#define Servo3__BIE CYREG_PRT0_BIE
#define Servo3__BIT_MASK CYREG_PRT0_BIT_MASK
#define Servo3__BYP CYREG_PRT0_BYP
#define Servo3__CTL CYREG_PRT0_CTL
#define Servo3__DM0 CYREG_PRT0_DM0
#define Servo3__DM1 CYREG_PRT0_DM1
#define Servo3__DM2 CYREG_PRT0_DM2
#define Servo3__DR CYREG_PRT0_DR
#define Servo3__INP_DIS CYREG_PRT0_INP_DIS
#define Servo3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Servo3__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Servo3__LCD_EN CYREG_PRT0_LCD_EN
#define Servo3__MASK 0x20u
#define Servo3__PORT 0u
#define Servo3__PRT CYREG_PRT0_PRT
#define Servo3__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Servo3__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Servo3__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Servo3__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Servo3__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Servo3__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Servo3__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Servo3__PS CYREG_PRT0_PS
#define Servo3__SHIFT 5u
#define Servo3__SLW CYREG_PRT0_SLW

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define Clock_1__CFG3_PHASE_DLY_MASK 0x0Fu
#define Clock_1__INDEX 0x00u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define Clock_1__PM_ACT_MSK 0x01u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define Clock_1__PM_STBY_MSK 0x01u

/* Clock_2 */
#define Clock_2__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define Clock_2__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define Clock_2__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define Clock_2__CFG2_SRC_SEL_MASK 0x07u
#define Clock_2__INDEX 0x02u
#define Clock_2__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_2__PM_ACT_MSK 0x04u
#define Clock_2__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_2__PM_STBY_MSK 0x04u

/* ADC_SAR_1 */
#define ADC_SAR_1_ADC_SAR__CLK CYREG_SAR1_CLK
#define ADC_SAR_1_ADC_SAR__CSR0 CYREG_SAR1_CSR0
#define ADC_SAR_1_ADC_SAR__CSR1 CYREG_SAR1_CSR1
#define ADC_SAR_1_ADC_SAR__CSR2 CYREG_SAR1_CSR2
#define ADC_SAR_1_ADC_SAR__CSR3 CYREG_SAR1_CSR3
#define ADC_SAR_1_ADC_SAR__CSR4 CYREG_SAR1_CSR4
#define ADC_SAR_1_ADC_SAR__CSR5 CYREG_SAR1_CSR5
#define ADC_SAR_1_ADC_SAR__CSR6 CYREG_SAR1_CSR6
#define ADC_SAR_1_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define ADC_SAR_1_ADC_SAR__PM_ACT_MSK 0x02u
#define ADC_SAR_1_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define ADC_SAR_1_ADC_SAR__PM_STBY_MSK 0x02u
#define ADC_SAR_1_ADC_SAR__SW0 CYREG_SAR1_SW0
#define ADC_SAR_1_ADC_SAR__SW2 CYREG_SAR1_SW2
#define ADC_SAR_1_ADC_SAR__SW3 CYREG_SAR1_SW3
#define ADC_SAR_1_ADC_SAR__SW4 CYREG_SAR1_SW4
#define ADC_SAR_1_ADC_SAR__SW6 CYREG_SAR1_SW6
#define ADC_SAR_1_ADC_SAR__TR0 CYREG_SAR1_TR0
#define ADC_SAR_1_ADC_SAR__WRK0 CYREG_SAR1_WRK0
#define ADC_SAR_1_ADC_SAR__WRK1 CYREG_SAR1_WRK1
#define ADC_SAR_1_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_SAR_1_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_SAR_1_IRQ__INTC_MASK 0x01u
#define ADC_SAR_1_IRQ__INTC_NUMBER 0u
#define ADC_SAR_1_IRQ__INTC_PRIOR_NUM 7u
#define ADC_SAR_1_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define ADC_SAR_1_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_SAR_1_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ADC_SAR_2 */
#define ADC_SAR_2_ADC_SAR__CLK CYREG_SAR0_CLK
#define ADC_SAR_2_ADC_SAR__CSR0 CYREG_SAR0_CSR0
#define ADC_SAR_2_ADC_SAR__CSR1 CYREG_SAR0_CSR1
#define ADC_SAR_2_ADC_SAR__CSR2 CYREG_SAR0_CSR2
#define ADC_SAR_2_ADC_SAR__CSR3 CYREG_SAR0_CSR3
#define ADC_SAR_2_ADC_SAR__CSR4 CYREG_SAR0_CSR4
#define ADC_SAR_2_ADC_SAR__CSR5 CYREG_SAR0_CSR5
#define ADC_SAR_2_ADC_SAR__CSR6 CYREG_SAR0_CSR6
#define ADC_SAR_2_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define ADC_SAR_2_ADC_SAR__PM_ACT_MSK 0x01u
#define ADC_SAR_2_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define ADC_SAR_2_ADC_SAR__PM_STBY_MSK 0x01u
#define ADC_SAR_2_ADC_SAR__SW0 CYREG_SAR0_SW0
#define ADC_SAR_2_ADC_SAR__SW2 CYREG_SAR0_SW2
#define ADC_SAR_2_ADC_SAR__SW3 CYREG_SAR0_SW3
#define ADC_SAR_2_ADC_SAR__SW4 CYREG_SAR0_SW4
#define ADC_SAR_2_ADC_SAR__SW6 CYREG_SAR0_SW6
#define ADC_SAR_2_ADC_SAR__TR0 CYREG_SAR0_TR0
#define ADC_SAR_2_ADC_SAR__WRK0 CYREG_SAR0_WRK0
#define ADC_SAR_2_ADC_SAR__WRK1 CYREG_SAR0_WRK1
#define ADC_SAR_2_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_SAR_2_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_SAR_2_IRQ__INTC_MASK 0x02u
#define ADC_SAR_2_IRQ__INTC_NUMBER 1u
#define ADC_SAR_2_IRQ__INTC_PRIOR_NUM 7u
#define ADC_SAR_2_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define ADC_SAR_2_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_SAR_2_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* LCD_Char_1 */
#define LCD_Char_1_LCDPort__0__INTTYPE CYREG_PICU2_INTTYPE0
#define LCD_Char_1_LCDPort__0__MASK 0x01u
#define LCD_Char_1_LCDPort__0__PC CYREG_PRT2_PC0
#define LCD_Char_1_LCDPort__0__PORT 2u
#define LCD_Char_1_LCDPort__0__SHIFT 0u
#define LCD_Char_1_LCDPort__1__INTTYPE CYREG_PICU2_INTTYPE1
#define LCD_Char_1_LCDPort__1__MASK 0x02u
#define LCD_Char_1_LCDPort__1__PC CYREG_PRT2_PC1
#define LCD_Char_1_LCDPort__1__PORT 2u
#define LCD_Char_1_LCDPort__1__SHIFT 1u
#define LCD_Char_1_LCDPort__2__INTTYPE CYREG_PICU2_INTTYPE2
#define LCD_Char_1_LCDPort__2__MASK 0x04u
#define LCD_Char_1_LCDPort__2__PC CYREG_PRT2_PC2
#define LCD_Char_1_LCDPort__2__PORT 2u
#define LCD_Char_1_LCDPort__2__SHIFT 2u
#define LCD_Char_1_LCDPort__3__INTTYPE CYREG_PICU2_INTTYPE3
#define LCD_Char_1_LCDPort__3__MASK 0x08u
#define LCD_Char_1_LCDPort__3__PC CYREG_PRT2_PC3
#define LCD_Char_1_LCDPort__3__PORT 2u
#define LCD_Char_1_LCDPort__3__SHIFT 3u
#define LCD_Char_1_LCDPort__4__INTTYPE CYREG_PICU2_INTTYPE4
#define LCD_Char_1_LCDPort__4__MASK 0x10u
#define LCD_Char_1_LCDPort__4__PC CYREG_PRT2_PC4
#define LCD_Char_1_LCDPort__4__PORT 2u
#define LCD_Char_1_LCDPort__4__SHIFT 4u
#define LCD_Char_1_LCDPort__5__INTTYPE CYREG_PICU2_INTTYPE5
#define LCD_Char_1_LCDPort__5__MASK 0x20u
#define LCD_Char_1_LCDPort__5__PC CYREG_PRT2_PC5
#define LCD_Char_1_LCDPort__5__PORT 2u
#define LCD_Char_1_LCDPort__5__SHIFT 5u
#define LCD_Char_1_LCDPort__6__INTTYPE CYREG_PICU2_INTTYPE6
#define LCD_Char_1_LCDPort__6__MASK 0x40u
#define LCD_Char_1_LCDPort__6__PC CYREG_PRT2_PC6
#define LCD_Char_1_LCDPort__6__PORT 2u
#define LCD_Char_1_LCDPort__6__SHIFT 6u
#define LCD_Char_1_LCDPort__AG CYREG_PRT2_AG
#define LCD_Char_1_LCDPort__AMUX CYREG_PRT2_AMUX
#define LCD_Char_1_LCDPort__BIE CYREG_PRT2_BIE
#define LCD_Char_1_LCDPort__BIT_MASK CYREG_PRT2_BIT_MASK
#define LCD_Char_1_LCDPort__BYP CYREG_PRT2_BYP
#define LCD_Char_1_LCDPort__CTL CYREG_PRT2_CTL
#define LCD_Char_1_LCDPort__DM0 CYREG_PRT2_DM0
#define LCD_Char_1_LCDPort__DM1 CYREG_PRT2_DM1
#define LCD_Char_1_LCDPort__DM2 CYREG_PRT2_DM2
#define LCD_Char_1_LCDPort__DR CYREG_PRT2_DR
#define LCD_Char_1_LCDPort__INP_DIS CYREG_PRT2_INP_DIS
#define LCD_Char_1_LCDPort__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define LCD_Char_1_LCDPort__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LCD_Char_1_LCDPort__LCD_EN CYREG_PRT2_LCD_EN
#define LCD_Char_1_LCDPort__MASK 0x7Fu
#define LCD_Char_1_LCDPort__PORT 2u
#define LCD_Char_1_LCDPort__PRT CYREG_PRT2_PRT
#define LCD_Char_1_LCDPort__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LCD_Char_1_LCDPort__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LCD_Char_1_LCDPort__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LCD_Char_1_LCDPort__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LCD_Char_1_LCDPort__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LCD_Char_1_LCDPort__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LCD_Char_1_LCDPort__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LCD_Char_1_LCDPort__PS CYREG_PRT2_PS
#define LCD_Char_1_LCDPort__SHIFT 0u
#define LCD_Char_1_LCDPort__SLW CYREG_PRT2_SLW

/* ADC_DelSig_1 */
#define ADC_DelSig_1_DEC__COHER CYREG_DEC_COHER
#define ADC_DelSig_1_DEC__CR CYREG_DEC_CR
#define ADC_DelSig_1_DEC__DR1 CYREG_DEC_DR1
#define ADC_DelSig_1_DEC__DR2 CYREG_DEC_DR2
#define ADC_DelSig_1_DEC__DR2H CYREG_DEC_DR2H
#define ADC_DelSig_1_DEC__GCOR CYREG_DEC_GCOR
#define ADC_DelSig_1_DEC__GCORH CYREG_DEC_GCORH
#define ADC_DelSig_1_DEC__GVAL CYREG_DEC_GVAL
#define ADC_DelSig_1_DEC__OCOR CYREG_DEC_OCOR
#define ADC_DelSig_1_DEC__OCORH CYREG_DEC_OCORH
#define ADC_DelSig_1_DEC__OCORM CYREG_DEC_OCORM
#define ADC_DelSig_1_DEC__OUTSAMP CYREG_DEC_OUTSAMP
#define ADC_DelSig_1_DEC__OUTSAMPH CYREG_DEC_OUTSAMPH
#define ADC_DelSig_1_DEC__OUTSAMPM CYREG_DEC_OUTSAMPM
#define ADC_DelSig_1_DEC__OUTSAMPS CYREG_DEC_OUTSAMPS
#define ADC_DelSig_1_DEC__PM_ACT_CFG CYREG_PM_ACT_CFG10
#define ADC_DelSig_1_DEC__PM_ACT_MSK 0x01u
#define ADC_DelSig_1_DEC__PM_STBY_CFG CYREG_PM_STBY_CFG10
#define ADC_DelSig_1_DEC__PM_STBY_MSK 0x01u
#define ADC_DelSig_1_DEC__SHIFT1 CYREG_DEC_SHIFT1
#define ADC_DelSig_1_DEC__SHIFT2 CYREG_DEC_SHIFT2
#define ADC_DelSig_1_DEC__SR CYREG_DEC_SR
#define ADC_DelSig_1_DEC__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DEC_M1
#define ADC_DelSig_1_DEC__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DEC_M2
#define ADC_DelSig_1_DEC__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DEC_M3
#define ADC_DelSig_1_DEC__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DEC_M4
#define ADC_DelSig_1_DEC__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DEC_M5
#define ADC_DelSig_1_DEC__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DEC_M6
#define ADC_DelSig_1_DEC__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DEC_M7
#define ADC_DelSig_1_DEC__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DEC_M8
#define ADC_DelSig_1_DSM__BUF0 CYREG_DSM0_BUF0
#define ADC_DelSig_1_DSM__BUF1 CYREG_DSM0_BUF1
#define ADC_DelSig_1_DSM__BUF2 CYREG_DSM0_BUF2
#define ADC_DelSig_1_DSM__BUF3 CYREG_DSM0_BUF3
#define ADC_DelSig_1_DSM__CLK CYREG_DSM0_CLK
#define ADC_DelSig_1_DSM__CR0 CYREG_DSM0_CR0
#define ADC_DelSig_1_DSM__CR1 CYREG_DSM0_CR1
#define ADC_DelSig_1_DSM__CR10 CYREG_DSM0_CR10
#define ADC_DelSig_1_DSM__CR11 CYREG_DSM0_CR11
#define ADC_DelSig_1_DSM__CR12 CYREG_DSM0_CR12
#define ADC_DelSig_1_DSM__CR13 CYREG_DSM0_CR13
#define ADC_DelSig_1_DSM__CR14 CYREG_DSM0_CR14
#define ADC_DelSig_1_DSM__CR15 CYREG_DSM0_CR15
#define ADC_DelSig_1_DSM__CR16 CYREG_DSM0_CR16
#define ADC_DelSig_1_DSM__CR17 CYREG_DSM0_CR17
#define ADC_DelSig_1_DSM__CR2 CYREG_DSM0_CR2
#define ADC_DelSig_1_DSM__CR3 CYREG_DSM0_CR3
#define ADC_DelSig_1_DSM__CR4 CYREG_DSM0_CR4
#define ADC_DelSig_1_DSM__CR5 CYREG_DSM0_CR5
#define ADC_DelSig_1_DSM__CR6 CYREG_DSM0_CR6
#define ADC_DelSig_1_DSM__CR7 CYREG_DSM0_CR7
#define ADC_DelSig_1_DSM__CR8 CYREG_DSM0_CR8
#define ADC_DelSig_1_DSM__CR9 CYREG_DSM0_CR9
#define ADC_DelSig_1_DSM__DEM0 CYREG_DSM0_DEM0
#define ADC_DelSig_1_DSM__DEM1 CYREG_DSM0_DEM1
#define ADC_DelSig_1_DSM__MISC CYREG_DSM0_MISC
#define ADC_DelSig_1_DSM__OUT0 CYREG_DSM0_OUT0
#define ADC_DelSig_1_DSM__OUT1 CYREG_DSM0_OUT1
#define ADC_DelSig_1_DSM__REF0 CYREG_DSM0_REF0
#define ADC_DelSig_1_DSM__REF1 CYREG_DSM0_REF1
#define ADC_DelSig_1_DSM__REF2 CYREG_DSM0_REF2
#define ADC_DelSig_1_DSM__REF3 CYREG_DSM0_REF3
#define ADC_DelSig_1_DSM__RSVD1 CYREG_DSM0_RSVD1
#define ADC_DelSig_1_DSM__SW0 CYREG_DSM0_SW0
#define ADC_DelSig_1_DSM__SW2 CYREG_DSM0_SW2
#define ADC_DelSig_1_DSM__SW3 CYREG_DSM0_SW3
#define ADC_DelSig_1_DSM__SW4 CYREG_DSM0_SW4
#define ADC_DelSig_1_DSM__SW6 CYREG_DSM0_SW6
#define ADC_DelSig_1_DSM__TR0 CYREG_NPUMP_DSM_TR0
#define ADC_DelSig_1_DSM__TST0 CYREG_DSM0_TST0
#define ADC_DelSig_1_DSM__TST1 CYREG_DSM0_TST1
#define ADC_DelSig_1_Ext_CP_Clk__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define ADC_DelSig_1_Ext_CP_Clk__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define ADC_DelSig_1_Ext_CP_Clk__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define ADC_DelSig_1_Ext_CP_Clk__CFG2_SRC_SEL_MASK 0x07u
#define ADC_DelSig_1_Ext_CP_Clk__INDEX 0x00u
#define ADC_DelSig_1_Ext_CP_Clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_DelSig_1_Ext_CP_Clk__PM_ACT_MSK 0x01u
#define ADC_DelSig_1_Ext_CP_Clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_DelSig_1_Ext_CP_Clk__PM_STBY_MSK 0x01u
#define ADC_DelSig_1_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_DelSig_1_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_DelSig_1_IRQ__INTC_MASK 0x20000000u
#define ADC_DelSig_1_IRQ__INTC_NUMBER 29u
#define ADC_DelSig_1_IRQ__INTC_PRIOR_NUM 7u
#define ADC_DelSig_1_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_29
#define ADC_DelSig_1_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_DelSig_1_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* CapSense_CSD */
#define CapSense_CSD_BufCH0__CFG0 CYREG_CAPSL_CFG0
#define CapSense_CSD_BufCH0__CFG1 CYREG_CAPSL_CFG1
#define CapSense_CSD_BufCH0__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define CapSense_CSD_BufCH0__PM_ACT_MSK 0x10u
#define CapSense_CSD_BufCH0__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define CapSense_CSD_BufCH0__PM_STBY_MSK 0x10u
#define CapSense_CSD_ClockGen_sC16_PRSdp_u0__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define CapSense_CSD_ClockGen_sC16_PRSdp_u0__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define CapSense_CSD_ClockGen_sC16_PRSdp_u0__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define CapSense_CSD_ClockGen_sC16_PRSdp_u0__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define CapSense_CSD_ClockGen_sC16_PRSdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define CapSense_CSD_ClockGen_sC16_PRSdp_u0__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define CapSense_CSD_ClockGen_sC16_PRSdp_u0__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define CapSense_CSD_ClockGen_sC16_PRSdp_u0__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define CapSense_CSD_ClockGen_sC16_PRSdp_u0__A0_REG CYREG_B0_UDB04_A0
#define CapSense_CSD_ClockGen_sC16_PRSdp_u0__A1_REG CYREG_B0_UDB04_A1
#define CapSense_CSD_ClockGen_sC16_PRSdp_u0__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define CapSense_CSD_ClockGen_sC16_PRSdp_u0__D0_REG CYREG_B0_UDB04_D0
#define CapSense_CSD_ClockGen_sC16_PRSdp_u0__D1_REG CYREG_B0_UDB04_D1
#define CapSense_CSD_ClockGen_sC16_PRSdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define CapSense_CSD_ClockGen_sC16_PRSdp_u0__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define CapSense_CSD_ClockGen_sC16_PRSdp_u0__F0_REG CYREG_B0_UDB04_F0
#define CapSense_CSD_ClockGen_sC16_PRSdp_u0__F1_REG CYREG_B0_UDB04_F1
#define CapSense_CSD_ClockGen_sC16_PRSdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define CapSense_CSD_ClockGen_sC16_PRSdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define CapSense_CSD_ClockGen_sC16_PRSdp_u1__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define CapSense_CSD_ClockGen_sC16_PRSdp_u1__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define CapSense_CSD_ClockGen_sC16_PRSdp_u1__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define CapSense_CSD_ClockGen_sC16_PRSdp_u1__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define CapSense_CSD_ClockGen_sC16_PRSdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define CapSense_CSD_ClockGen_sC16_PRSdp_u1__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define CapSense_CSD_ClockGen_sC16_PRSdp_u1__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define CapSense_CSD_ClockGen_sC16_PRSdp_u1__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define CapSense_CSD_ClockGen_sC16_PRSdp_u1__A0_REG CYREG_B0_UDB05_A0
#define CapSense_CSD_ClockGen_sC16_PRSdp_u1__A1_REG CYREG_B0_UDB05_A1
#define CapSense_CSD_ClockGen_sC16_PRSdp_u1__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define CapSense_CSD_ClockGen_sC16_PRSdp_u1__D0_REG CYREG_B0_UDB05_D0
#define CapSense_CSD_ClockGen_sC16_PRSdp_u1__D1_REG CYREG_B0_UDB05_D1
#define CapSense_CSD_ClockGen_sC16_PRSdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define CapSense_CSD_ClockGen_sC16_PRSdp_u1__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define CapSense_CSD_ClockGen_sC16_PRSdp_u1__F0_REG CYREG_B0_UDB05_F0
#define CapSense_CSD_ClockGen_sC16_PRSdp_u1__F1_REG CYREG_B0_UDB05_F1
#define CapSense_CSD_ClockGen_ScanSpeed__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define CapSense_CSD_ClockGen_ScanSpeed__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define CapSense_CSD_ClockGen_ScanSpeed__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB07_08_CTL
#define CapSense_CSD_ClockGen_ScanSpeed__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define CapSense_CSD_ClockGen_ScanSpeed__16BIT_COUNT_COUNT_REG CYREG_B0_UDB07_08_CTL
#define CapSense_CSD_ClockGen_ScanSpeed__16BIT_MASK_MASK_REG CYREG_B0_UDB07_08_MSK
#define CapSense_CSD_ClockGen_ScanSpeed__16BIT_MASK_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define CapSense_CSD_ClockGen_ScanSpeed__16BIT_PERIOD_MASK_REG CYREG_B0_UDB07_08_MSK
#define CapSense_CSD_ClockGen_ScanSpeed__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define CapSense_CSD_ClockGen_ScanSpeed__CONTROL_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define CapSense_CSD_ClockGen_ScanSpeed__CONTROL_REG CYREG_B0_UDB07_CTL
#define CapSense_CSD_ClockGen_ScanSpeed__CONTROL_ST_REG CYREG_B0_UDB07_ST_CTL
#define CapSense_CSD_ClockGen_ScanSpeed__COUNT_REG CYREG_B0_UDB07_CTL
#define CapSense_CSD_ClockGen_ScanSpeed__COUNT_ST_REG CYREG_B0_UDB07_ST_CTL
#define CapSense_CSD_ClockGen_ScanSpeed__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define CapSense_CSD_ClockGen_ScanSpeed__PER_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define CapSense_CSD_ClockGen_ScanSpeed__PERIOD_REG CYREG_B0_UDB07_MSK
#define CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__0__MASK 0x01u
#define CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__0__POS 0
#define CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__1__MASK 0x02u
#define CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__1__POS 1
#define CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB03_04_CTL
#define CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB03_04_CTL
#define CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__16BIT_MASK_MASK_REG CYREG_B0_UDB03_04_MSK
#define CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB03_04_MSK
#define CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__2__MASK 0x04u
#define CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__2__POS 2
#define CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__4__MASK 0x10u
#define CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__4__POS 4
#define CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__CONTROL_REG CYREG_B0_UDB03_CTL
#define CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__CONTROL_ST_REG CYREG_B0_UDB03_ST_CTL
#define CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__COUNT_REG CYREG_B0_UDB03_CTL
#define CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__COUNT_ST_REG CYREG_B0_UDB03_ST_CTL
#define CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__MASK 0x17u
#define CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__PERIOD_REG CYREG_B0_UDB03_MSK
#define CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__A0_REG CYREG_B0_UDB07_A0
#define CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__A1_REG CYREG_B0_UDB07_A1
#define CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__D0_REG CYREG_B0_UDB07_D0
#define CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__D1_REG CYREG_B0_UDB07_D1
#define CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__F0_REG CYREG_B0_UDB07_F0
#define CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__F1_REG CYREG_B0_UDB07_F1
#define CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define CapSense_CSD_CmodCH0__0__INTTYPE CYREG_PICU6_INTTYPE4
#define CapSense_CSD_CmodCH0__0__MASK 0x10u
#define CapSense_CSD_CmodCH0__0__PC CYREG_PRT6_PC4
#define CapSense_CSD_CmodCH0__0__PORT 6u
#define CapSense_CSD_CmodCH0__0__SHIFT 4u
#define CapSense_CSD_CmodCH0__AG CYREG_PRT6_AG
#define CapSense_CSD_CmodCH0__AMUX CYREG_PRT6_AMUX
#define CapSense_CSD_CmodCH0__BIE CYREG_PRT6_BIE
#define CapSense_CSD_CmodCH0__BIT_MASK CYREG_PRT6_BIT_MASK
#define CapSense_CSD_CmodCH0__BYP CYREG_PRT6_BYP
#define CapSense_CSD_CmodCH0__Cmod_CH0__INTTYPE CYREG_PICU6_INTTYPE4
#define CapSense_CSD_CmodCH0__Cmod_CH0__MASK 0x10u
#define CapSense_CSD_CmodCH0__Cmod_CH0__PC CYREG_PRT6_PC4
#define CapSense_CSD_CmodCH0__Cmod_CH0__PORT 6u
#define CapSense_CSD_CmodCH0__Cmod_CH0__SHIFT 4u
#define CapSense_CSD_CmodCH0__CTL CYREG_PRT6_CTL
#define CapSense_CSD_CmodCH0__DM0 CYREG_PRT6_DM0
#define CapSense_CSD_CmodCH0__DM1 CYREG_PRT6_DM1
#define CapSense_CSD_CmodCH0__DM2 CYREG_PRT6_DM2
#define CapSense_CSD_CmodCH0__DR CYREG_PRT6_DR
#define CapSense_CSD_CmodCH0__INP_DIS CYREG_PRT6_INP_DIS
#define CapSense_CSD_CmodCH0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define CapSense_CSD_CmodCH0__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define CapSense_CSD_CmodCH0__LCD_EN CYREG_PRT6_LCD_EN
#define CapSense_CSD_CmodCH0__MASK 0x10u
#define CapSense_CSD_CmodCH0__PORT 6u
#define CapSense_CSD_CmodCH0__PRT CYREG_PRT6_PRT
#define CapSense_CSD_CmodCH0__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define CapSense_CSD_CmodCH0__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define CapSense_CSD_CmodCH0__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define CapSense_CSD_CmodCH0__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define CapSense_CSD_CmodCH0__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define CapSense_CSD_CmodCH0__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define CapSense_CSD_CmodCH0__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define CapSense_CSD_CmodCH0__PS CYREG_PRT6_PS
#define CapSense_CSD_CmodCH0__SHIFT 4u
#define CapSense_CSD_CmodCH0__SLW CYREG_PRT6_SLW
#define CapSense_CSD_CompCH0_ctComp__CLK CYREG_CMP3_CLK
#define CapSense_CSD_CompCH0_ctComp__CMP_MASK 0x08u
#define CapSense_CSD_CompCH0_ctComp__CMP_NUMBER 3u
#define CapSense_CSD_CompCH0_ctComp__CR CYREG_CMP3_CR
#define CapSense_CSD_CompCH0_ctComp__LUT__CR CYREG_LUT3_CR
#define CapSense_CSD_CompCH0_ctComp__LUT__MSK CYREG_LUT_MSK
#define CapSense_CSD_CompCH0_ctComp__LUT__MSK_MASK 0x08u
#define CapSense_CSD_CompCH0_ctComp__LUT__MSK_SHIFT 3u
#define CapSense_CSD_CompCH0_ctComp__LUT__MX CYREG_LUT3_MX
#define CapSense_CSD_CompCH0_ctComp__LUT__SR CYREG_LUT_SR
#define CapSense_CSD_CompCH0_ctComp__LUT__SR_MASK 0x08u
#define CapSense_CSD_CompCH0_ctComp__LUT__SR_SHIFT 3u
#define CapSense_CSD_CompCH0_ctComp__PM_ACT_CFG CYREG_PM_ACT_CFG7
#define CapSense_CSD_CompCH0_ctComp__PM_ACT_MSK 0x08u
#define CapSense_CSD_CompCH0_ctComp__PM_STBY_CFG CYREG_PM_STBY_CFG7
#define CapSense_CSD_CompCH0_ctComp__PM_STBY_MSK 0x08u
#define CapSense_CSD_CompCH0_ctComp__SW0 CYREG_CMP3_SW0
#define CapSense_CSD_CompCH0_ctComp__SW2 CYREG_CMP3_SW2
#define CapSense_CSD_CompCH0_ctComp__SW3 CYREG_CMP3_SW3
#define CapSense_CSD_CompCH0_ctComp__SW4 CYREG_CMP3_SW4
#define CapSense_CSD_CompCH0_ctComp__SW6 CYREG_CMP3_SW6
#define CapSense_CSD_CompCH0_ctComp__TR0 CYREG_CMP3_TR0
#define CapSense_CSD_CompCH0_ctComp__TR1 CYREG_CMP3_TR1
#define CapSense_CSD_CompCH0_ctComp__TRIM__TR0 CYREG_FLSHID_MFG_CFG_CMP3_TR0
#define CapSense_CSD_CompCH0_ctComp__TRIM__TR0_HS CYREG_FLSHID_CUST_TABLES_CMP3_TR0_HS
#define CapSense_CSD_CompCH0_ctComp__TRIM__TR1 CYREG_FLSHID_MFG_CFG_CMP3_TR1
#define CapSense_CSD_CompCH0_ctComp__TRIM__TR1_HS CYREG_FLSHID_CUST_TABLES_CMP3_TR1_HS
#define CapSense_CSD_CompCH0_ctComp__WRK CYREG_CMP_WRK
#define CapSense_CSD_CompCH0_ctComp__WRK_MASK 0x08u
#define CapSense_CSD_CompCH0_ctComp__WRK_SHIFT 3u
#define CapSense_CSD_IdacCH0_viDAC8__CR0 CYREG_DAC3_CR0
#define CapSense_CSD_IdacCH0_viDAC8__CR1 CYREG_DAC3_CR1
#define CapSense_CSD_IdacCH0_viDAC8__D CYREG_DAC3_D
#define CapSense_CSD_IdacCH0_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define CapSense_CSD_IdacCH0_viDAC8__PM_ACT_MSK 0x08u
#define CapSense_CSD_IdacCH0_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define CapSense_CSD_IdacCH0_viDAC8__PM_STBY_MSK 0x08u
#define CapSense_CSD_IdacCH0_viDAC8__STROBE CYREG_DAC3_STROBE
#define CapSense_CSD_IdacCH0_viDAC8__SW0 CYREG_DAC3_SW0
#define CapSense_CSD_IdacCH0_viDAC8__SW2 CYREG_DAC3_SW2
#define CapSense_CSD_IdacCH0_viDAC8__SW3 CYREG_DAC3_SW3
#define CapSense_CSD_IdacCH0_viDAC8__SW4 CYREG_DAC3_SW4
#define CapSense_CSD_IdacCH0_viDAC8__TR CYREG_DAC3_TR
#define CapSense_CSD_IdacCH0_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC3_M1
#define CapSense_CSD_IdacCH0_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC3_M2
#define CapSense_CSD_IdacCH0_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC3_M3
#define CapSense_CSD_IdacCH0_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC3_M4
#define CapSense_CSD_IdacCH0_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC3_M5
#define CapSense_CSD_IdacCH0_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC3_M6
#define CapSense_CSD_IdacCH0_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC3_M7
#define CapSense_CSD_IdacCH0_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC3_M8
#define CapSense_CSD_IdacCH0_viDAC8__TST CYREG_DAC3_TST
#define CapSense_CSD_IntClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define CapSense_CSD_IntClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define CapSense_CSD_IntClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define CapSense_CSD_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define CapSense_CSD_IntClock__INDEX 0x01u
#define CapSense_CSD_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define CapSense_CSD_IntClock__PM_ACT_MSK 0x02u
#define CapSense_CSD_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define CapSense_CSD_IntClock__PM_STBY_MSK 0x02u
#define CapSense_CSD_IsrCH0__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define CapSense_CSD_IsrCH0__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define CapSense_CSD_IsrCH0__INTC_MASK 0x04u
#define CapSense_CSD_IsrCH0__INTC_NUMBER 2u
#define CapSense_CSD_IsrCH0__INTC_PRIOR_NUM 7u
#define CapSense_CSD_IsrCH0__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define CapSense_CSD_IsrCH0__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define CapSense_CSD_IsrCH0__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define CapSense_CSD_MeasureCH0_UDB_Counter_u0__16BIT_A0_REG CYREG_B0_UDB01_02_A0
#define CapSense_CSD_MeasureCH0_UDB_Counter_u0__16BIT_A1_REG CYREG_B0_UDB01_02_A1
#define CapSense_CSD_MeasureCH0_UDB_Counter_u0__16BIT_D0_REG CYREG_B0_UDB01_02_D0
#define CapSense_CSD_MeasureCH0_UDB_Counter_u0__16BIT_D1_REG CYREG_B0_UDB01_02_D1
#define CapSense_CSD_MeasureCH0_UDB_Counter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define CapSense_CSD_MeasureCH0_UDB_Counter_u0__16BIT_F0_REG CYREG_B0_UDB01_02_F0
#define CapSense_CSD_MeasureCH0_UDB_Counter_u0__16BIT_F1_REG CYREG_B0_UDB01_02_F1
#define CapSense_CSD_MeasureCH0_UDB_Counter_u0__A0_A1_REG CYREG_B0_UDB01_A0_A1
#define CapSense_CSD_MeasureCH0_UDB_Counter_u0__A0_REG CYREG_B0_UDB01_A0
#define CapSense_CSD_MeasureCH0_UDB_Counter_u0__A1_REG CYREG_B0_UDB01_A1
#define CapSense_CSD_MeasureCH0_UDB_Counter_u0__D0_D1_REG CYREG_B0_UDB01_D0_D1
#define CapSense_CSD_MeasureCH0_UDB_Counter_u0__D0_REG CYREG_B0_UDB01_D0
#define CapSense_CSD_MeasureCH0_UDB_Counter_u0__D1_REG CYREG_B0_UDB01_D1
#define CapSense_CSD_MeasureCH0_UDB_Counter_u0__DP_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define CapSense_CSD_MeasureCH0_UDB_Counter_u0__F0_F1_REG CYREG_B0_UDB01_F0_F1
#define CapSense_CSD_MeasureCH0_UDB_Counter_u0__F0_REG CYREG_B0_UDB01_F0
#define CapSense_CSD_MeasureCH0_UDB_Counter_u0__F1_REG CYREG_B0_UDB01_F1
#define CapSense_CSD_MeasureCH0_UDB_Window_u0__16BIT_A0_REG CYREG_B0_UDB00_01_A0
#define CapSense_CSD_MeasureCH0_UDB_Window_u0__16BIT_A1_REG CYREG_B0_UDB00_01_A1
#define CapSense_CSD_MeasureCH0_UDB_Window_u0__16BIT_D0_REG CYREG_B0_UDB00_01_D0
#define CapSense_CSD_MeasureCH0_UDB_Window_u0__16BIT_D1_REG CYREG_B0_UDB00_01_D1
#define CapSense_CSD_MeasureCH0_UDB_Window_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define CapSense_CSD_MeasureCH0_UDB_Window_u0__16BIT_F0_REG CYREG_B0_UDB00_01_F0
#define CapSense_CSD_MeasureCH0_UDB_Window_u0__16BIT_F1_REG CYREG_B0_UDB00_01_F1
#define CapSense_CSD_MeasureCH0_UDB_Window_u0__A0_A1_REG CYREG_B0_UDB00_A0_A1
#define CapSense_CSD_MeasureCH0_UDB_Window_u0__A0_REG CYREG_B0_UDB00_A0
#define CapSense_CSD_MeasureCH0_UDB_Window_u0__A1_REG CYREG_B0_UDB00_A1
#define CapSense_CSD_MeasureCH0_UDB_Window_u0__D0_D1_REG CYREG_B0_UDB00_D0_D1
#define CapSense_CSD_MeasureCH0_UDB_Window_u0__D0_REG CYREG_B0_UDB00_D0
#define CapSense_CSD_MeasureCH0_UDB_Window_u0__D1_REG CYREG_B0_UDB00_D1
#define CapSense_CSD_MeasureCH0_UDB_Window_u0__DP_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define CapSense_CSD_MeasureCH0_UDB_Window_u0__F0_F1_REG CYREG_B0_UDB00_F0_F1
#define CapSense_CSD_MeasureCH0_UDB_Window_u0__F0_REG CYREG_B0_UDB00_F0
#define CapSense_CSD_MeasureCH0_UDB_Window_u0__F1_REG CYREG_B0_UDB00_F1
#define CapSense_CSD_PortCH0__0__INTTYPE CYREG_PICU5_INTTYPE0
#define CapSense_CSD_PortCH0__0__MASK 0x01u
#define CapSense_CSD_PortCH0__0__PC CYREG_PRT5_PC0
#define CapSense_CSD_PortCH0__0__PORT 5u
#define CapSense_CSD_PortCH0__0__SHIFT 0u
#define CapSense_CSD_PortCH0__1__INTTYPE CYREG_PICU5_INTTYPE1
#define CapSense_CSD_PortCH0__1__MASK 0x02u
#define CapSense_CSD_PortCH0__1__PC CYREG_PRT5_PC1
#define CapSense_CSD_PortCH0__1__PORT 5u
#define CapSense_CSD_PortCH0__1__SHIFT 1u
#define CapSense_CSD_PortCH0__2__INTTYPE CYREG_PICU5_INTTYPE2
#define CapSense_CSD_PortCH0__2__MASK 0x04u
#define CapSense_CSD_PortCH0__2__PC CYREG_PRT5_PC2
#define CapSense_CSD_PortCH0__2__PORT 5u
#define CapSense_CSD_PortCH0__2__SHIFT 2u
#define CapSense_CSD_PortCH0__3__INTTYPE CYREG_PICU5_INTTYPE3
#define CapSense_CSD_PortCH0__3__MASK 0x08u
#define CapSense_CSD_PortCH0__3__PC CYREG_PRT5_PC3
#define CapSense_CSD_PortCH0__3__PORT 5u
#define CapSense_CSD_PortCH0__3__SHIFT 3u
#define CapSense_CSD_PortCH0__4__INTTYPE CYREG_PICU5_INTTYPE4
#define CapSense_CSD_PortCH0__4__MASK 0x10u
#define CapSense_CSD_PortCH0__4__PC CYREG_PRT5_PC4
#define CapSense_CSD_PortCH0__4__PORT 5u
#define CapSense_CSD_PortCH0__4__SHIFT 4u
#define CapSense_CSD_PortCH0__AG CYREG_PRT5_AG
#define CapSense_CSD_PortCH0__AMUX CYREG_PRT5_AMUX
#define CapSense_CSD_PortCH0__BIE CYREG_PRT5_BIE
#define CapSense_CSD_PortCH0__BIT_MASK CYREG_PRT5_BIT_MASK
#define CapSense_CSD_PortCH0__BYP CYREG_PRT5_BYP
#define CapSense_CSD_PortCH0__CTL CYREG_PRT5_CTL
#define CapSense_CSD_PortCH0__DM0 CYREG_PRT5_DM0
#define CapSense_CSD_PortCH0__DM1 CYREG_PRT5_DM1
#define CapSense_CSD_PortCH0__DM2 CYREG_PRT5_DM2
#define CapSense_CSD_PortCH0__DR CYREG_PRT5_DR
#define CapSense_CSD_PortCH0__INP_DIS CYREG_PRT5_INP_DIS
#define CapSense_CSD_PortCH0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define CapSense_CSD_PortCH0__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define CapSense_CSD_PortCH0__LCD_EN CYREG_PRT5_LCD_EN
#define CapSense_CSD_PortCH0__LinearSlider0_e0__LS__INTTYPE CYREG_PICU5_INTTYPE0
#define CapSense_CSD_PortCH0__LinearSlider0_e0__LS__MASK 0x01u
#define CapSense_CSD_PortCH0__LinearSlider0_e0__LS__PC CYREG_PRT5_PC0
#define CapSense_CSD_PortCH0__LinearSlider0_e0__LS__PORT 5u
#define CapSense_CSD_PortCH0__LinearSlider0_e0__LS__SHIFT 0u
#define CapSense_CSD_PortCH0__LinearSlider0_e1__LS__INTTYPE CYREG_PICU5_INTTYPE1
#define CapSense_CSD_PortCH0__LinearSlider0_e1__LS__MASK 0x02u
#define CapSense_CSD_PortCH0__LinearSlider0_e1__LS__PC CYREG_PRT5_PC1
#define CapSense_CSD_PortCH0__LinearSlider0_e1__LS__PORT 5u
#define CapSense_CSD_PortCH0__LinearSlider0_e1__LS__SHIFT 1u
#define CapSense_CSD_PortCH0__LinearSlider0_e2__LS__INTTYPE CYREG_PICU5_INTTYPE2
#define CapSense_CSD_PortCH0__LinearSlider0_e2__LS__MASK 0x04u
#define CapSense_CSD_PortCH0__LinearSlider0_e2__LS__PC CYREG_PRT5_PC2
#define CapSense_CSD_PortCH0__LinearSlider0_e2__LS__PORT 5u
#define CapSense_CSD_PortCH0__LinearSlider0_e2__LS__SHIFT 2u
#define CapSense_CSD_PortCH0__LinearSlider0_e3__LS__INTTYPE CYREG_PICU5_INTTYPE3
#define CapSense_CSD_PortCH0__LinearSlider0_e3__LS__MASK 0x08u
#define CapSense_CSD_PortCH0__LinearSlider0_e3__LS__PC CYREG_PRT5_PC3
#define CapSense_CSD_PortCH0__LinearSlider0_e3__LS__PORT 5u
#define CapSense_CSD_PortCH0__LinearSlider0_e3__LS__SHIFT 3u
#define CapSense_CSD_PortCH0__LinearSlider0_e4__LS__INTTYPE CYREG_PICU5_INTTYPE4
#define CapSense_CSD_PortCH0__LinearSlider0_e4__LS__MASK 0x10u
#define CapSense_CSD_PortCH0__LinearSlider0_e4__LS__PC CYREG_PRT5_PC4
#define CapSense_CSD_PortCH0__LinearSlider0_e4__LS__PORT 5u
#define CapSense_CSD_PortCH0__LinearSlider0_e4__LS__SHIFT 4u
#define CapSense_CSD_PortCH0__PORT 5u
#define CapSense_CSD_PortCH0__PRT CYREG_PRT5_PRT
#define CapSense_CSD_PortCH0__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define CapSense_CSD_PortCH0__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define CapSense_CSD_PortCH0__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define CapSense_CSD_PortCH0__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define CapSense_CSD_PortCH0__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define CapSense_CSD_PortCH0__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define CapSense_CSD_PortCH0__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define CapSense_CSD_PortCH0__PS CYREG_PRT5_PS
#define CapSense_CSD_PortCH0__SLW CYREG_PRT5_SLW

/* Potentiometer_1 */
#define Potentiometer_1__0__INTTYPE CYREG_PICU0_INTTYPE0
#define Potentiometer_1__0__MASK 0x01u
#define Potentiometer_1__0__PC CYREG_PRT0_PC0
#define Potentiometer_1__0__PORT 0u
#define Potentiometer_1__0__SHIFT 0u
#define Potentiometer_1__AG CYREG_PRT0_AG
#define Potentiometer_1__AMUX CYREG_PRT0_AMUX
#define Potentiometer_1__BIE CYREG_PRT0_BIE
#define Potentiometer_1__BIT_MASK CYREG_PRT0_BIT_MASK
#define Potentiometer_1__BYP CYREG_PRT0_BYP
#define Potentiometer_1__CTL CYREG_PRT0_CTL
#define Potentiometer_1__DM0 CYREG_PRT0_DM0
#define Potentiometer_1__DM1 CYREG_PRT0_DM1
#define Potentiometer_1__DM2 CYREG_PRT0_DM2
#define Potentiometer_1__DR CYREG_PRT0_DR
#define Potentiometer_1__INP_DIS CYREG_PRT0_INP_DIS
#define Potentiometer_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Potentiometer_1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Potentiometer_1__LCD_EN CYREG_PRT0_LCD_EN
#define Potentiometer_1__MASK 0x01u
#define Potentiometer_1__PORT 0u
#define Potentiometer_1__PRT CYREG_PRT0_PRT
#define Potentiometer_1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Potentiometer_1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Potentiometer_1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Potentiometer_1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Potentiometer_1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Potentiometer_1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Potentiometer_1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Potentiometer_1__PS CYREG_PRT0_PS
#define Potentiometer_1__SHIFT 0u
#define Potentiometer_1__SLW CYREG_PRT0_SLW

/* Potentiometer_2 */
#define Potentiometer_2__0__INTTYPE CYREG_PICU0_INTTYPE2
#define Potentiometer_2__0__MASK 0x04u
#define Potentiometer_2__0__PC CYREG_PRT0_PC2
#define Potentiometer_2__0__PORT 0u
#define Potentiometer_2__0__SHIFT 2u
#define Potentiometer_2__AG CYREG_PRT0_AG
#define Potentiometer_2__AMUX CYREG_PRT0_AMUX
#define Potentiometer_2__BIE CYREG_PRT0_BIE
#define Potentiometer_2__BIT_MASK CYREG_PRT0_BIT_MASK
#define Potentiometer_2__BYP CYREG_PRT0_BYP
#define Potentiometer_2__CTL CYREG_PRT0_CTL
#define Potentiometer_2__DM0 CYREG_PRT0_DM0
#define Potentiometer_2__DM1 CYREG_PRT0_DM1
#define Potentiometer_2__DM2 CYREG_PRT0_DM2
#define Potentiometer_2__DR CYREG_PRT0_DR
#define Potentiometer_2__INP_DIS CYREG_PRT0_INP_DIS
#define Potentiometer_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Potentiometer_2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Potentiometer_2__LCD_EN CYREG_PRT0_LCD_EN
#define Potentiometer_2__MASK 0x04u
#define Potentiometer_2__PORT 0u
#define Potentiometer_2__PRT CYREG_PRT0_PRT
#define Potentiometer_2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Potentiometer_2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Potentiometer_2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Potentiometer_2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Potentiometer_2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Potentiometer_2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Potentiometer_2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Potentiometer_2__PS CYREG_PRT0_PS
#define Potentiometer_2__SHIFT 2u
#define Potentiometer_2__SLW CYREG_PRT0_SLW

/* Potentiometer_3 */
#define Potentiometer_3__0__INTTYPE CYREG_PICU0_INTTYPE4
#define Potentiometer_3__0__MASK 0x10u
#define Potentiometer_3__0__PC CYREG_PRT0_PC4
#define Potentiometer_3__0__PORT 0u
#define Potentiometer_3__0__SHIFT 4u
#define Potentiometer_3__AG CYREG_PRT0_AG
#define Potentiometer_3__AMUX CYREG_PRT0_AMUX
#define Potentiometer_3__BIE CYREG_PRT0_BIE
#define Potentiometer_3__BIT_MASK CYREG_PRT0_BIT_MASK
#define Potentiometer_3__BYP CYREG_PRT0_BYP
#define Potentiometer_3__CTL CYREG_PRT0_CTL
#define Potentiometer_3__DM0 CYREG_PRT0_DM0
#define Potentiometer_3__DM1 CYREG_PRT0_DM1
#define Potentiometer_3__DM2 CYREG_PRT0_DM2
#define Potentiometer_3__DR CYREG_PRT0_DR
#define Potentiometer_3__INP_DIS CYREG_PRT0_INP_DIS
#define Potentiometer_3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Potentiometer_3__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Potentiometer_3__LCD_EN CYREG_PRT0_LCD_EN
#define Potentiometer_3__MASK 0x10u
#define Potentiometer_3__PORT 0u
#define Potentiometer_3__PRT CYREG_PRT0_PRT
#define Potentiometer_3__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Potentiometer_3__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Potentiometer_3__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Potentiometer_3__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Potentiometer_3__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Potentiometer_3__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Potentiometer_3__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Potentiometer_3__PS CYREG_PRT0_PS
#define Potentiometer_3__SHIFT 4u
#define Potentiometer_3__SLW CYREG_PRT0_SLW

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "Pot_Control"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 21u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E123069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 21u
#define CYDEV_CHIP_MEMBER_4D 16u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 22u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 20u
#define CYDEV_CHIP_MEMBER_4I 26u
#define CYDEV_CHIP_MEMBER_4J 17u
#define CYDEV_CHIP_MEMBER_4K 18u
#define CYDEV_CHIP_MEMBER_4L 25u
#define CYDEV_CHIP_MEMBER_4M 24u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 23u
#define CYDEV_CHIP_MEMBER_4Q 14u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 19u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 15u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 27u
#define CYDEV_CHIP_MEMBER_FM3 31u
#define CYDEV_CHIP_MEMBER_FM4 32u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 28u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 30u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000007u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
