Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Mon Dec  1 14:29:13 2025
| Host         : cenglab16 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx
| Design       : system_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description            Violations  
---------  --------  ---------------------  ----------  
TIMING-16  Warning   Large setup violation  159         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (17)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.429     -828.906                   1151                27635        0.014        0.000                      0                27635        3.000        0.000                       0                  9647  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)       Period(ns)      Frequency(MHz)
-----                        ------------       ----------      --------------
sys_clock                    {0.000 5.000}      10.000          100.000         
  clk_out1_system_clk_wiz_0  {0.000 5.556}      11.111          90.000          
  clkfbout_system_clk_wiz_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                      3.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_0       -1.429     -828.906                   1151                27635        0.014        0.000                      0                27635        4.306        0.000                       0                  9643  
  clkfbout_system_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                 From Clock                 To Clock                 
----------                 ----------                 --------                 
(none)                                                clk_out1_system_clk_wiz_0  
(none)                     clk_out1_system_clk_wiz_0  clk_out1_system_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                 From Clock                 To Clock                 
----------                 ----------                 --------                 
(none)                     clk_out1_system_clk_wiz_0                             
(none)                                                clk_out1_system_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  system_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  system_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  system_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  system_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  system_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  system_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0
  To Clock:  clk_out1_system_clk_wiz_0

Setup :         1151  Failing Endpoints,  Worst Slack       -1.429ns,  Total Violation     -828.906ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.306ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.429ns  (required time - arrival time)
  Source:                 system_i/microprocessor_0/U0/fetch_unit/IRLatch/q_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            system_i/microprocessor_0/U0/datapath/register_file/regGen[6].regI/q_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_system_clk_wiz_0 rise@11.111ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.231ns  (logic 2.194ns (17.937%)  route 10.037ns (82.062%))
  Logic Levels:           12  (LUT5=2 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 9.593 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        1.703    -0.837    system_i/microprocessor_0/U0/fetch_unit/IRLatch/CLK
    SLICE_X73Y80         FDRE                                         r  system_i/microprocessor_0/U0/fetch_unit/IRLatch/q_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.381 r  system_i/microprocessor_0/U0/fetch_unit/IRLatch/q_i_reg[6]/Q
                         net (fo=11, routed)          0.939     0.558    system_i/microprocessor_0/U0/fetch_unit/IRLatch/sel0[6]
    SLICE_X73Y77         LUT6 (Prop_lut6_I3_O)        0.124     0.682 f  system_i/microprocessor_0/U0/fetch_unit/IRLatch/D_M_AXI_ARADDR[31]_INST_0_i_11/O
                         net (fo=61, routed)          0.849     1.532    system_i/microprocessor_0/U0/fetch_unit/IRLatch/decoder/get_op_type__14[1]
    SLICE_X73Y80         LUT6 (Prop_lut6_I2_O)        0.124     1.656 r  system_i/microprocessor_0/U0/fetch_unit/IRLatch/AddOut_carry_i_58/O
                         net (fo=256, routed)         1.799     3.455    system_i/microprocessor_0/U0/datapath/register_file/regGen[27].regI/CW_Decoded[Asel][1]
    SLICE_X68Y83         LUT6 (Prop_lut6_I2_O)        0.124     3.579 r  system_i/microprocessor_0/U0/datapath/register_file/regGen[27].regI/AddOut_carry__0_i_43/O
                         net (fo=1, routed)           0.000     3.579    system_i/microprocessor_0/U0/datapath/register_file/regGen[27].regI/AddOut_carry__0_i_43_n_0
    SLICE_X68Y83         MUXF7 (Prop_muxf7_I0_O)      0.212     3.791 r  system_i/microprocessor_0/U0/datapath/register_file/regGen[27].regI/AddOut_carry__0_i_22/O
                         net (fo=2, routed)           0.000     3.791    system_i/microprocessor_0/U0/datapath/register_file/regGen[19].regI/D_M_AXI_ARADDR[23]_INST_0_i_40
    SLICE_X68Y83         MUXF8 (Prop_muxf8_I1_O)      0.094     3.885 r  system_i/microprocessor_0/U0/datapath/register_file/regGen[19].regI/AddOut_carry__0_i_11/O
                         net (fo=3, routed)           0.505     4.390    system_i/microprocessor_0/U0/datapath/register_file/regGen[19].regI/q_i_reg[18]_20
    SLICE_X66Y85         LUT5 (Prop_lut5_I2_O)        0.316     4.706 r  system_i/microprocessor_0/U0/datapath/register_file/regGen[19].regI/AddOut_carry__0_i_2/O
                         net (fo=14, routed)          0.821     5.527    system_i/microprocessor_0/U0/datapath/register_file/regGen[19].regI/q_i_reg[6]_0
    SLICE_X62Y86         LUT6 (Prop_lut6_I0_O)        0.124     5.651 f  system_i/microprocessor_0/U0/datapath/register_file/regGen[19].regI/D_M_AXI_ARADDR[20]_INST_0_i_34/O
                         net (fo=5, routed)           1.004     6.655    system_i/microprocessor_0/U0/fetch_unit/IRLatch/D_M_AXI_ARADDR[12]_INST_0_i_10_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I1_O)        0.124     6.779 f  system_i/microprocessor_0/U0/fetch_unit/IRLatch/D_M_AXI_ARADDR[18]_INST_0_i_19/O
                         net (fo=6, routed)           0.586     7.365    system_i/microprocessor_0/U0/fetch_unit/IRLatch/D_M_AXI_ARADDR[18]_INST_0_i_19_n_0
    SLICE_X60Y88         LUT6 (Prop_lut6_I0_O)        0.124     7.489 r  system_i/microprocessor_0/U0/fetch_unit/IRLatch/D_M_AXI_ARADDR[18]_INST_0_i_9/O
                         net (fo=4, routed)           0.918     8.406    system_i/microprocessor_0/U0/fetch_unit/IRLatch/D_M_AXI_ARADDR[18]_INST_0_i_9_n_0
    SLICE_X59Y80         LUT6 (Prop_lut6_I5_O)        0.124     8.530 r  system_i/microprocessor_0/U0/fetch_unit/IRLatch/D_M_AXI_ARADDR[2]_INST_0_i_4/O
                         net (fo=1, routed)           0.548     9.078    system_i/microprocessor_0/U0/fetch_unit/IRLatch/D_M_AXI_ARADDR[2]_INST_0_i_4_n_0
    SLICE_X59Y79         LUT6 (Prop_lut6_I3_O)        0.124     9.202 r  system_i/microprocessor_0/U0/fetch_unit/IRLatch/D_M_AXI_ARADDR[2]_INST_0/O
                         net (fo=6, routed)           0.175     9.377    system_i/microprocessor_0/U0/fetch_unit/IRLatch/D_M_AXI_ARADDR[2]
    SLICE_X59Y79         LUT5 (Prop_lut5_I4_O)        0.124     9.501 r  system_i/microprocessor_0/U0/fetch_unit/IRLatch/q_i[2]_i_1/O
                         net (fo=31, routed)          1.894    11.395    system_i/microprocessor_0/U0/datapath/register_file/regGen[6].regI/D[2]
    SLICE_X68Y81         FDRE                                         r  system_i/microprocessor_0/U0/datapath/register_file/regGen[6].regI/q_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                     11.111    11.111 r  
    E3                                                0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    12.522 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.684    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     6.360 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.000    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.091 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        1.502     9.593    system_i/microprocessor_0/U0/datapath/register_file/regGen[6].regI/CLK
    SLICE_X68Y81         FDRE                                         r  system_i/microprocessor_0/U0/datapath/register_file/regGen[6].regI/q_i_reg[2]/C
                         clock pessimism              0.559    10.152    
                         clock uncertainty           -0.129    10.024    
    SLICE_X68Y81         FDRE (Setup_fdre_C_D)       -0.058     9.966    system_i/microprocessor_0/U0/datapath/register_file/regGen[6].regI/q_i_reg[2]
  -------------------------------------------------------------------
                         required time                          9.966    
                         arrival time                         -11.395    
  -------------------------------------------------------------------
                         slack                                 -1.429    

Slack (VIOLATED) :        -1.397ns  (required time - arrival time)
  Source:                 system_i/microprocessor_0/U0/fetch_unit/IRLatch/q_i_reg[4]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            system_i/microprocessor_0/U0/datapath/register_file/regGen[4].regI/q_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_system_clk_wiz_0 rise@11.111ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.312ns  (logic 2.433ns (19.762%)  route 9.879ns (80.238%))
  Logic Levels:           12  (LUT4=1 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 9.677 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        1.704    -0.836    system_i/microprocessor_0/U0/fetch_unit/IRLatch/CLK
    SLICE_X76Y79         FDRE                                         r  system_i/microprocessor_0/U0/fetch_unit/IRLatch/q_i_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y79         FDRE (Prop_fdre_C_Q)         0.478    -0.358 f  system_i/microprocessor_0/U0/fetch_unit/IRLatch/q_i_reg[4]_replica/Q
                         net (fo=5, routed)           0.616     0.258    system_i/microprocessor_0/U0/fetch_unit/IRLatch/sel0[4]_repN
    SLICE_X75Y80         LUT4 (Prop_lut4_I1_O)        0.298     0.556 f  system_i/microprocessor_0/U0/fetch_unit/IRLatch/D_M_AXI_WDATA[31]_INST_0_i_23/O
                         net (fo=8, routed)           0.878     1.434    system_i/microprocessor_0/U0/fetch_unit/IRLatch/D_M_AXI_WDATA[31]_INST_0_i_23_n_0
    SLICE_X73Y80         LUT6 (Prop_lut6_I1_O)        0.124     1.558 r  system_i/microprocessor_0/U0/fetch_unit/IRLatch/AddOut_carry_i_59/O
                         net (fo=256, routed)         1.351     2.909    system_i/microprocessor_0/U0/datapath/register_file/regGen[23].regI/CW_Decoded[Asel][0]
    SLICE_X69Y81         LUT6 (Prop_lut6_I4_O)        0.124     3.033 r  system_i/microprocessor_0/U0/datapath/register_file/regGen[23].regI/AddOut_carry__0_i_34/O
                         net (fo=1, routed)           0.000     3.033    system_i/microprocessor_0/U0/datapath/register_file/regGen[19].regI/res0_carry_i_8
    SLICE_X69Y81         MUXF7 (Prop_muxf7_I1_O)      0.245     3.278 r  system_i/microprocessor_0/U0/datapath/register_file/regGen[19].regI/AddOut_carry__0_i_17/O
                         net (fo=2, routed)           0.000     3.278    system_i/microprocessor_0/U0/datapath/register_file/regGen[19].regI/q_i_reg[17]_25
    SLICE_X69Y81         MUXF8 (Prop_muxf8_I0_O)      0.104     3.382 r  system_i/microprocessor_0/U0/datapath/register_file/regGen[19].regI/AddOut_carry__0_i_9/O
                         net (fo=3, routed)           0.954     4.337    system_i/microprocessor_0/U0/datapath/register_file/regGen[19].regI/q_i_reg[18]_19
    SLICE_X62Y80         LUT5 (Prop_lut5_I2_O)        0.316     4.653 r  system_i/microprocessor_0/U0/datapath/register_file/regGen[19].regI/AddOut_carry__0_i_1/O
                         net (fo=15, routed)          0.915     5.567    system_i/microprocessor_0/U0/datapath/register_file/regGen[19].regI/q_i_reg[7]_1
    SLICE_X63Y86         LUT6 (Prop_lut6_I1_O)        0.124     5.691 f  system_i/microprocessor_0/U0/datapath/register_file/regGen[19].regI/D_M_AXI_ARADDR[20]_INST_0_i_35/O
                         net (fo=6, routed)           1.090     6.781    system_i/microprocessor_0/U0/fetch_unit/IRLatch/D_M_AXI_ARADDR[14]_INST_0_i_9_1
    SLICE_X60Y84         LUT6 (Prop_lut6_I3_O)        0.124     6.905 r  system_i/microprocessor_0/U0/fetch_unit/IRLatch/D_M_AXI_ARADDR[14]_INST_0_i_17/O
                         net (fo=1, routed)           0.841     7.746    system_i/microprocessor_0/U0/fetch_unit/IRLatch/D_M_AXI_ARADDR[14]_INST_0_i_17_n_0
    SLICE_X57Y87         LUT6 (Prop_lut6_I4_O)        0.124     7.870 f  system_i/microprocessor_0/U0/fetch_unit/IRLatch/D_M_AXI_ARADDR[14]_INST_0_i_9/O
                         net (fo=3, routed)           0.809     8.678    system_i/microprocessor_0/U0/fetch_unit/IRLatch/D_M_AXI_ARADDR[14]_INST_0_i_9_n_0
    SLICE_X61Y84         LUT6 (Prop_lut6_I1_O)        0.124     8.802 r  system_i/microprocessor_0/U0/fetch_unit/IRLatch/D_M_AXI_ARADDR[14]_INST_0_i_3/O
                         net (fo=1, routed)           0.520     9.323    system_i/microprocessor_0/U0/fetch_unit/IRLatch/D_M_AXI_ARADDR[14]_INST_0_i_3_n_0
    SLICE_X60Y84         LUT6 (Prop_lut6_I2_O)        0.124     9.447 r  system_i/microprocessor_0/U0/fetch_unit/IRLatch/D_M_AXI_ARADDR[14]_INST_0/O
                         net (fo=6, routed)           0.620    10.066    system_i/microprocessor_0/U0/fetch_unit/IRLatch/D_M_AXI_ARADDR[14]
    SLICE_X68Y84         LUT5 (Prop_lut5_I4_O)        0.124    10.190 r  system_i/microprocessor_0/U0/fetch_unit/IRLatch/q_i[14]_i_1/O
                         net (fo=31, routed)          1.286    11.476    system_i/microprocessor_0/U0/datapath/register_file/regGen[4].regI/D[14]
    SLICE_X74Y79         FDRE                                         r  system_i/microprocessor_0/U0/datapath/register_file/regGen[4].regI/q_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                     11.111    11.111 r  
    E3                                                0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    12.522 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.684    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     6.360 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.000    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.091 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        1.586     9.677    system_i/microprocessor_0/U0/datapath/register_file/regGen[4].regI/CLK
    SLICE_X74Y79         FDRE                                         r  system_i/microprocessor_0/U0/datapath/register_file/regGen[4].regI/q_i_reg[14]/C
                         clock pessimism              0.575    10.252    
                         clock uncertainty           -0.129    10.124    
    SLICE_X74Y79         FDRE (Setup_fdre_C_D)       -0.045    10.079    system_i/microprocessor_0/U0/datapath/register_file/regGen[4].regI/q_i_reg[14]
  -------------------------------------------------------------------
                         required time                         10.079    
                         arrival time                         -11.476    
  -------------------------------------------------------------------
                         slack                                 -1.397    

Slack (VIOLATED) :        -1.357ns  (required time - arrival time)
  Source:                 system_i/microprocessor_0/U0/fetch_unit/IRLatch/q_i_reg[4]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            system_i/microprocessor_0/U0/datapath/register_file/regGen[6].regI/q_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_system_clk_wiz_0 rise@11.111ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.289ns  (logic 2.433ns (19.798%)  route 9.856ns (80.202%))
  Logic Levels:           12  (LUT4=1 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 9.678 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        1.704    -0.836    system_i/microprocessor_0/U0/fetch_unit/IRLatch/CLK
    SLICE_X76Y79         FDRE                                         r  system_i/microprocessor_0/U0/fetch_unit/IRLatch/q_i_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y79         FDRE (Prop_fdre_C_Q)         0.478    -0.358 f  system_i/microprocessor_0/U0/fetch_unit/IRLatch/q_i_reg[4]_replica/Q
                         net (fo=5, routed)           0.616     0.258    system_i/microprocessor_0/U0/fetch_unit/IRLatch/sel0[4]_repN
    SLICE_X75Y80         LUT4 (Prop_lut4_I1_O)        0.298     0.556 f  system_i/microprocessor_0/U0/fetch_unit/IRLatch/D_M_AXI_WDATA[31]_INST_0_i_23/O
                         net (fo=8, routed)           0.878     1.434    system_i/microprocessor_0/U0/fetch_unit/IRLatch/D_M_AXI_WDATA[31]_INST_0_i_23_n_0
    SLICE_X73Y80         LUT6 (Prop_lut6_I1_O)        0.124     1.558 r  system_i/microprocessor_0/U0/fetch_unit/IRLatch/AddOut_carry_i_59/O
                         net (fo=256, routed)         1.351     2.909    system_i/microprocessor_0/U0/datapath/register_file/regGen[23].regI/CW_Decoded[Asel][0]
    SLICE_X69Y81         LUT6 (Prop_lut6_I4_O)        0.124     3.033 r  system_i/microprocessor_0/U0/datapath/register_file/regGen[23].regI/AddOut_carry__0_i_34/O
                         net (fo=1, routed)           0.000     3.033    system_i/microprocessor_0/U0/datapath/register_file/regGen[19].regI/res0_carry_i_8
    SLICE_X69Y81         MUXF7 (Prop_muxf7_I1_O)      0.245     3.278 r  system_i/microprocessor_0/U0/datapath/register_file/regGen[19].regI/AddOut_carry__0_i_17/O
                         net (fo=2, routed)           0.000     3.278    system_i/microprocessor_0/U0/datapath/register_file/regGen[19].regI/q_i_reg[17]_25
    SLICE_X69Y81         MUXF8 (Prop_muxf8_I0_O)      0.104     3.382 r  system_i/microprocessor_0/U0/datapath/register_file/regGen[19].regI/AddOut_carry__0_i_9/O
                         net (fo=3, routed)           0.954     4.337    system_i/microprocessor_0/U0/datapath/register_file/regGen[19].regI/q_i_reg[18]_19
    SLICE_X62Y80         LUT5 (Prop_lut5_I2_O)        0.316     4.653 r  system_i/microprocessor_0/U0/datapath/register_file/regGen[19].regI/AddOut_carry__0_i_1/O
                         net (fo=15, routed)          0.915     5.567    system_i/microprocessor_0/U0/datapath/register_file/regGen[19].regI/q_i_reg[7]_1
    SLICE_X63Y86         LUT6 (Prop_lut6_I1_O)        0.124     5.691 f  system_i/microprocessor_0/U0/datapath/register_file/regGen[19].regI/D_M_AXI_ARADDR[20]_INST_0_i_35/O
                         net (fo=6, routed)           1.090     6.781    system_i/microprocessor_0/U0/fetch_unit/IRLatch/D_M_AXI_ARADDR[14]_INST_0_i_9_1
    SLICE_X60Y84         LUT6 (Prop_lut6_I3_O)        0.124     6.905 r  system_i/microprocessor_0/U0/fetch_unit/IRLatch/D_M_AXI_ARADDR[14]_INST_0_i_17/O
                         net (fo=1, routed)           0.841     7.746    system_i/microprocessor_0/U0/fetch_unit/IRLatch/D_M_AXI_ARADDR[14]_INST_0_i_17_n_0
    SLICE_X57Y87         LUT6 (Prop_lut6_I4_O)        0.124     7.870 f  system_i/microprocessor_0/U0/fetch_unit/IRLatch/D_M_AXI_ARADDR[14]_INST_0_i_9/O
                         net (fo=3, routed)           0.809     8.678    system_i/microprocessor_0/U0/fetch_unit/IRLatch/D_M_AXI_ARADDR[14]_INST_0_i_9_n_0
    SLICE_X61Y84         LUT6 (Prop_lut6_I1_O)        0.124     8.802 r  system_i/microprocessor_0/U0/fetch_unit/IRLatch/D_M_AXI_ARADDR[14]_INST_0_i_3/O
                         net (fo=1, routed)           0.520     9.323    system_i/microprocessor_0/U0/fetch_unit/IRLatch/D_M_AXI_ARADDR[14]_INST_0_i_3_n_0
    SLICE_X60Y84         LUT6 (Prop_lut6_I2_O)        0.124     9.447 r  system_i/microprocessor_0/U0/fetch_unit/IRLatch/D_M_AXI_ARADDR[14]_INST_0/O
                         net (fo=6, routed)           0.620    10.066    system_i/microprocessor_0/U0/fetch_unit/IRLatch/D_M_AXI_ARADDR[14]
    SLICE_X68Y84         LUT5 (Prop_lut5_I4_O)        0.124    10.190 r  system_i/microprocessor_0/U0/fetch_unit/IRLatch/q_i[14]_i_1/O
                         net (fo=31, routed)          1.264    11.454    system_i/microprocessor_0/U0/datapath/register_file/regGen[6].regI/D[14]
    SLICE_X74Y81         FDRE                                         r  system_i/microprocessor_0/U0/datapath/register_file/regGen[6].regI/q_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                     11.111    11.111 r  
    E3                                                0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    12.522 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.684    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     6.360 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.000    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.091 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        1.587     9.678    system_i/microprocessor_0/U0/datapath/register_file/regGen[6].regI/CLK
    SLICE_X74Y81         FDRE                                         r  system_i/microprocessor_0/U0/datapath/register_file/regGen[6].regI/q_i_reg[14]/C
                         clock pessimism              0.575    10.253    
                         clock uncertainty           -0.129    10.125    
    SLICE_X74Y81         FDRE (Setup_fdre_C_D)       -0.028    10.097    system_i/microprocessor_0/U0/datapath/register_file/regGen[6].regI/q_i_reg[14]
  -------------------------------------------------------------------
                         required time                         10.097    
                         arrival time                         -11.454    
  -------------------------------------------------------------------
                         slack                                 -1.357    

Slack (VIOLATED) :        -1.356ns  (required time - arrival time)
  Source:                 system_i/microprocessor_0/U0/fetch_unit/IRLatch/q_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            system_i/microprocessor_0/U0/datapath/register_file/regGen[26].regI/q_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_system_clk_wiz_0 rise@11.111ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.176ns  (logic 2.194ns (18.020%)  route 9.982ns (81.980%))
  Logic Levels:           12  (LUT5=1 LUT6=9 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 9.599 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        1.703    -0.837    system_i/microprocessor_0/U0/fetch_unit/IRLatch/CLK
    SLICE_X73Y80         FDRE                                         r  system_i/microprocessor_0/U0/fetch_unit/IRLatch/q_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.381 r  system_i/microprocessor_0/U0/fetch_unit/IRLatch/q_i_reg[6]/Q
                         net (fo=11, routed)          0.939     0.558    system_i/microprocessor_0/U0/fetch_unit/IRLatch/sel0[6]
    SLICE_X73Y77         LUT6 (Prop_lut6_I3_O)        0.124     0.682 f  system_i/microprocessor_0/U0/fetch_unit/IRLatch/D_M_AXI_ARADDR[31]_INST_0_i_11/O
                         net (fo=61, routed)          0.849     1.532    system_i/microprocessor_0/U0/fetch_unit/IRLatch/decoder/get_op_type__14[1]
    SLICE_X73Y80         LUT6 (Prop_lut6_I2_O)        0.124     1.656 r  system_i/microprocessor_0/U0/fetch_unit/IRLatch/AddOut_carry_i_58/O
                         net (fo=256, routed)         1.799     3.455    system_i/microprocessor_0/U0/datapath/register_file/regGen[27].regI/CW_Decoded[Asel][1]
    SLICE_X68Y83         LUT6 (Prop_lut6_I2_O)        0.124     3.579 r  system_i/microprocessor_0/U0/datapath/register_file/regGen[27].regI/AddOut_carry__0_i_43/O
                         net (fo=1, routed)           0.000     3.579    system_i/microprocessor_0/U0/datapath/register_file/regGen[27].regI/AddOut_carry__0_i_43_n_0
    SLICE_X68Y83         MUXF7 (Prop_muxf7_I0_O)      0.212     3.791 r  system_i/microprocessor_0/U0/datapath/register_file/regGen[27].regI/AddOut_carry__0_i_22/O
                         net (fo=2, routed)           0.000     3.791    system_i/microprocessor_0/U0/datapath/register_file/regGen[19].regI/D_M_AXI_ARADDR[23]_INST_0_i_40
    SLICE_X68Y83         MUXF8 (Prop_muxf8_I1_O)      0.094     3.885 r  system_i/microprocessor_0/U0/datapath/register_file/regGen[19].regI/AddOut_carry__0_i_11/O
                         net (fo=3, routed)           0.505     4.390    system_i/microprocessor_0/U0/datapath/register_file/regGen[19].regI/q_i_reg[18]_20
    SLICE_X66Y85         LUT5 (Prop_lut5_I2_O)        0.316     4.706 r  system_i/microprocessor_0/U0/datapath/register_file/regGen[19].regI/AddOut_carry__0_i_2/O
                         net (fo=14, routed)          1.406     6.112    system_i/microprocessor_0/U0/datapath/register_file/regGen[19].regI/q_i_reg[6]_0
    SLICE_X57Y85         LUT6 (Prop_lut6_I1_O)        0.124     6.236 f  system_i/microprocessor_0/U0/datapath/register_file/regGen[19].regI/D_M_AXI_ARADDR[23]_INST_0_i_23/O
                         net (fo=8, routed)           0.724     6.960    system_i/microprocessor_0/U0/fetch_unit/IRLatch/D_M_AXI_ARADDR[21]_INST_0_i_6_0
    SLICE_X59Y83         LUT6 (Prop_lut6_I4_O)        0.124     7.084 f  system_i/microprocessor_0/U0/fetch_unit/IRLatch/D_M_AXI_ARADDR[23]_INST_0_i_10/O
                         net (fo=4, routed)           0.808     7.892    system_i/microprocessor_0/U0/fetch_unit/IRLatch/D_M_AXI_ARADDR[23]_INST_0_i_10_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I1_O)        0.124     8.016 f  system_i/microprocessor_0/U0/fetch_unit/IRLatch/D_M_AXI_ARADDR[15]_INST_0_i_8/O
                         net (fo=3, routed)           0.789     8.805    system_i/microprocessor_0/U0/fetch_unit/IRLatch/D_M_AXI_ARADDR[15]_INST_0_i_8_n_0
    SLICE_X53Y89         LUT6 (Prop_lut6_I1_O)        0.124     8.929 f  system_i/microprocessor_0/U0/fetch_unit/IRLatch/D_M_AXI_ARADDR[31]_INST_0_i_14/O
                         net (fo=2, routed)           0.592     9.521    system_i/microprocessor_0/U0/fetch_unit/IRLatch/D_M_AXI_ARADDR[31]_INST_0_i_14_n_0
    SLICE_X54Y89         LUT6 (Prop_lut6_I4_O)        0.124     9.645 r  system_i/microprocessor_0/U0/fetch_unit/IRLatch/q_i[31]_i_7/O
                         net (fo=2, routed)           0.670    10.315    system_i/microprocessor_0/U0/fetch_unit/IRLatch/q_i[31]_i_7_n_0
    SLICE_X55Y89         LUT6 (Prop_lut6_I4_O)        0.124    10.439 r  system_i/microprocessor_0/U0/fetch_unit/IRLatch/q_i[31]_i_2/O
                         net (fo=31, routed)          0.900    11.339    system_i/microprocessor_0/U0/datapath/register_file/regGen[26].regI/D[31]
    SLICE_X59Y91         FDRE                                         r  system_i/microprocessor_0/U0/datapath/register_file/regGen[26].regI/q_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                     11.111    11.111 r  
    E3                                                0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    12.522 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.684    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     6.360 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.000    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.091 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        1.508     9.599    system_i/microprocessor_0/U0/datapath/register_file/regGen[26].regI/CLK
    SLICE_X59Y91         FDRE                                         r  system_i/microprocessor_0/U0/datapath/register_file/regGen[26].regI/q_i_reg[31]/C
                         clock pessimism              0.559    10.158    
                         clock uncertainty           -0.129    10.030    
    SLICE_X59Y91         FDRE (Setup_fdre_C_D)       -0.047     9.983    system_i/microprocessor_0/U0/datapath/register_file/regGen[26].regI/q_i_reg[31]
  -------------------------------------------------------------------
                         required time                          9.983    
                         arrival time                         -11.339    
  -------------------------------------------------------------------
                         slack                                 -1.356    

Slack (VIOLATED) :        -1.345ns  (required time - arrival time)
  Source:                 system_i/microprocessor_0/U0/fetch_unit/IRLatch/q_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            system_i/microprocessor_0/U0/datapath/register_file/regGen[2].regI/q_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_system_clk_wiz_0 rise@11.111ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.178ns  (logic 2.194ns (18.016%)  route 9.984ns (81.984%))
  Logic Levels:           12  (LUT5=1 LUT6=9 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 9.596 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        1.703    -0.837    system_i/microprocessor_0/U0/fetch_unit/IRLatch/CLK
    SLICE_X73Y80         FDRE                                         r  system_i/microprocessor_0/U0/fetch_unit/IRLatch/q_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.381 r  system_i/microprocessor_0/U0/fetch_unit/IRLatch/q_i_reg[6]/Q
                         net (fo=11, routed)          0.939     0.558    system_i/microprocessor_0/U0/fetch_unit/IRLatch/sel0[6]
    SLICE_X73Y77         LUT6 (Prop_lut6_I3_O)        0.124     0.682 f  system_i/microprocessor_0/U0/fetch_unit/IRLatch/D_M_AXI_ARADDR[31]_INST_0_i_11/O
                         net (fo=61, routed)          0.849     1.532    system_i/microprocessor_0/U0/fetch_unit/IRLatch/decoder/get_op_type__14[1]
    SLICE_X73Y80         LUT6 (Prop_lut6_I2_O)        0.124     1.656 r  system_i/microprocessor_0/U0/fetch_unit/IRLatch/AddOut_carry_i_58/O
                         net (fo=256, routed)         1.799     3.455    system_i/microprocessor_0/U0/datapath/register_file/regGen[27].regI/CW_Decoded[Asel][1]
    SLICE_X68Y83         LUT6 (Prop_lut6_I2_O)        0.124     3.579 r  system_i/microprocessor_0/U0/datapath/register_file/regGen[27].regI/AddOut_carry__0_i_43/O
                         net (fo=1, routed)           0.000     3.579    system_i/microprocessor_0/U0/datapath/register_file/regGen[27].regI/AddOut_carry__0_i_43_n_0
    SLICE_X68Y83         MUXF7 (Prop_muxf7_I0_O)      0.212     3.791 r  system_i/microprocessor_0/U0/datapath/register_file/regGen[27].regI/AddOut_carry__0_i_22/O
                         net (fo=2, routed)           0.000     3.791    system_i/microprocessor_0/U0/datapath/register_file/regGen[19].regI/D_M_AXI_ARADDR[23]_INST_0_i_40
    SLICE_X68Y83         MUXF8 (Prop_muxf8_I1_O)      0.094     3.885 r  system_i/microprocessor_0/U0/datapath/register_file/regGen[19].regI/AddOut_carry__0_i_11/O
                         net (fo=3, routed)           0.505     4.390    system_i/microprocessor_0/U0/datapath/register_file/regGen[19].regI/q_i_reg[18]_20
    SLICE_X66Y85         LUT5 (Prop_lut5_I2_O)        0.316     4.706 r  system_i/microprocessor_0/U0/datapath/register_file/regGen[19].regI/AddOut_carry__0_i_2/O
                         net (fo=14, routed)          1.406     6.112    system_i/microprocessor_0/U0/datapath/register_file/regGen[19].regI/q_i_reg[6]_0
    SLICE_X57Y85         LUT6 (Prop_lut6_I1_O)        0.124     6.236 f  system_i/microprocessor_0/U0/datapath/register_file/regGen[19].regI/D_M_AXI_ARADDR[23]_INST_0_i_23/O
                         net (fo=8, routed)           0.724     6.960    system_i/microprocessor_0/U0/fetch_unit/IRLatch/D_M_AXI_ARADDR[21]_INST_0_i_6_0
    SLICE_X59Y83         LUT6 (Prop_lut6_I4_O)        0.124     7.084 f  system_i/microprocessor_0/U0/fetch_unit/IRLatch/D_M_AXI_ARADDR[23]_INST_0_i_10/O
                         net (fo=4, routed)           0.808     7.892    system_i/microprocessor_0/U0/fetch_unit/IRLatch/D_M_AXI_ARADDR[23]_INST_0_i_10_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I1_O)        0.124     8.016 f  system_i/microprocessor_0/U0/fetch_unit/IRLatch/D_M_AXI_ARADDR[15]_INST_0_i_8/O
                         net (fo=3, routed)           0.789     8.805    system_i/microprocessor_0/U0/fetch_unit/IRLatch/D_M_AXI_ARADDR[15]_INST_0_i_8_n_0
    SLICE_X53Y89         LUT6 (Prop_lut6_I1_O)        0.124     8.929 f  system_i/microprocessor_0/U0/fetch_unit/IRLatch/D_M_AXI_ARADDR[31]_INST_0_i_14/O
                         net (fo=2, routed)           0.592     9.521    system_i/microprocessor_0/U0/fetch_unit/IRLatch/D_M_AXI_ARADDR[31]_INST_0_i_14_n_0
    SLICE_X54Y89         LUT6 (Prop_lut6_I4_O)        0.124     9.645 r  system_i/microprocessor_0/U0/fetch_unit/IRLatch/q_i[31]_i_7/O
                         net (fo=2, routed)           0.670    10.315    system_i/microprocessor_0/U0/fetch_unit/IRLatch/q_i[31]_i_7_n_0
    SLICE_X55Y89         LUT6 (Prop_lut6_I4_O)        0.124    10.439 r  system_i/microprocessor_0/U0/fetch_unit/IRLatch/q_i[31]_i_2/O
                         net (fo=31, routed)          0.902    11.341    system_i/microprocessor_0/U0/datapath/register_file/regGen[2].regI/D[31]
    SLICE_X58Y87         FDRE                                         r  system_i/microprocessor_0/U0/datapath/register_file/regGen[2].regI/q_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                     11.111    11.111 r  
    E3                                                0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    12.522 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.684    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     6.360 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.000    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.091 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        1.505     9.596    system_i/microprocessor_0/U0/datapath/register_file/regGen[2].regI/CLK
    SLICE_X58Y87         FDRE                                         r  system_i/microprocessor_0/U0/datapath/register_file/regGen[2].regI/q_i_reg[31]/C
                         clock pessimism              0.559    10.155    
                         clock uncertainty           -0.129    10.027    
    SLICE_X58Y87         FDRE (Setup_fdre_C_D)       -0.031     9.996    system_i/microprocessor_0/U0/datapath/register_file/regGen[2].regI/q_i_reg[31]
  -------------------------------------------------------------------
                         required time                          9.996    
                         arrival time                         -11.341    
  -------------------------------------------------------------------
                         slack                                 -1.345    

Slack (VIOLATED) :        -1.331ns  (required time - arrival time)
  Source:                 system_i/microprocessor_0/U0/fetch_unit/IRLatch/q_i_reg[4]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            system_i/microprocessor_0/U0/datapath/register_file/regGen[5].regI/q_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_system_clk_wiz_0 rise@11.111ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.262ns  (logic 2.433ns (19.842%)  route 9.829ns (80.158%))
  Logic Levels:           12  (LUT4=1 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 9.677 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        1.704    -0.836    system_i/microprocessor_0/U0/fetch_unit/IRLatch/CLK
    SLICE_X76Y79         FDRE                                         r  system_i/microprocessor_0/U0/fetch_unit/IRLatch/q_i_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y79         FDRE (Prop_fdre_C_Q)         0.478    -0.358 f  system_i/microprocessor_0/U0/fetch_unit/IRLatch/q_i_reg[4]_replica/Q
                         net (fo=5, routed)           0.616     0.258    system_i/microprocessor_0/U0/fetch_unit/IRLatch/sel0[4]_repN
    SLICE_X75Y80         LUT4 (Prop_lut4_I1_O)        0.298     0.556 f  system_i/microprocessor_0/U0/fetch_unit/IRLatch/D_M_AXI_WDATA[31]_INST_0_i_23/O
                         net (fo=8, routed)           0.878     1.434    system_i/microprocessor_0/U0/fetch_unit/IRLatch/D_M_AXI_WDATA[31]_INST_0_i_23_n_0
    SLICE_X73Y80         LUT6 (Prop_lut6_I1_O)        0.124     1.558 r  system_i/microprocessor_0/U0/fetch_unit/IRLatch/AddOut_carry_i_59/O
                         net (fo=256, routed)         1.351     2.909    system_i/microprocessor_0/U0/datapath/register_file/regGen[23].regI/CW_Decoded[Asel][0]
    SLICE_X69Y81         LUT6 (Prop_lut6_I4_O)        0.124     3.033 r  system_i/microprocessor_0/U0/datapath/register_file/regGen[23].regI/AddOut_carry__0_i_34/O
                         net (fo=1, routed)           0.000     3.033    system_i/microprocessor_0/U0/datapath/register_file/regGen[19].regI/res0_carry_i_8
    SLICE_X69Y81         MUXF7 (Prop_muxf7_I1_O)      0.245     3.278 r  system_i/microprocessor_0/U0/datapath/register_file/regGen[19].regI/AddOut_carry__0_i_17/O
                         net (fo=2, routed)           0.000     3.278    system_i/microprocessor_0/U0/datapath/register_file/regGen[19].regI/q_i_reg[17]_25
    SLICE_X69Y81         MUXF8 (Prop_muxf8_I0_O)      0.104     3.382 r  system_i/microprocessor_0/U0/datapath/register_file/regGen[19].regI/AddOut_carry__0_i_9/O
                         net (fo=3, routed)           0.954     4.337    system_i/microprocessor_0/U0/datapath/register_file/regGen[19].regI/q_i_reg[18]_19
    SLICE_X62Y80         LUT5 (Prop_lut5_I2_O)        0.316     4.653 r  system_i/microprocessor_0/U0/datapath/register_file/regGen[19].regI/AddOut_carry__0_i_1/O
                         net (fo=15, routed)          0.915     5.567    system_i/microprocessor_0/U0/datapath/register_file/regGen[19].regI/q_i_reg[7]_1
    SLICE_X63Y86         LUT6 (Prop_lut6_I1_O)        0.124     5.691 f  system_i/microprocessor_0/U0/datapath/register_file/regGen[19].regI/D_M_AXI_ARADDR[20]_INST_0_i_35/O
                         net (fo=6, routed)           1.090     6.781    system_i/microprocessor_0/U0/fetch_unit/IRLatch/D_M_AXI_ARADDR[14]_INST_0_i_9_1
    SLICE_X60Y84         LUT6 (Prop_lut6_I3_O)        0.124     6.905 r  system_i/microprocessor_0/U0/fetch_unit/IRLatch/D_M_AXI_ARADDR[14]_INST_0_i_17/O
                         net (fo=1, routed)           0.841     7.746    system_i/microprocessor_0/U0/fetch_unit/IRLatch/D_M_AXI_ARADDR[14]_INST_0_i_17_n_0
    SLICE_X57Y87         LUT6 (Prop_lut6_I4_O)        0.124     7.870 f  system_i/microprocessor_0/U0/fetch_unit/IRLatch/D_M_AXI_ARADDR[14]_INST_0_i_9/O
                         net (fo=3, routed)           0.809     8.678    system_i/microprocessor_0/U0/fetch_unit/IRLatch/D_M_AXI_ARADDR[14]_INST_0_i_9_n_0
    SLICE_X61Y84         LUT6 (Prop_lut6_I1_O)        0.124     8.802 r  system_i/microprocessor_0/U0/fetch_unit/IRLatch/D_M_AXI_ARADDR[14]_INST_0_i_3/O
                         net (fo=1, routed)           0.520     9.323    system_i/microprocessor_0/U0/fetch_unit/IRLatch/D_M_AXI_ARADDR[14]_INST_0_i_3_n_0
    SLICE_X60Y84         LUT6 (Prop_lut6_I2_O)        0.124     9.447 r  system_i/microprocessor_0/U0/fetch_unit/IRLatch/D_M_AXI_ARADDR[14]_INST_0/O
                         net (fo=6, routed)           0.620    10.066    system_i/microprocessor_0/U0/fetch_unit/IRLatch/D_M_AXI_ARADDR[14]
    SLICE_X68Y84         LUT5 (Prop_lut5_I4_O)        0.124    10.190 r  system_i/microprocessor_0/U0/fetch_unit/IRLatch/q_i[14]_i_1/O
                         net (fo=31, routed)          1.236    11.426    system_i/microprocessor_0/U0/datapath/register_file/regGen[5].regI/D[14]
    SLICE_X74Y80         FDRE                                         r  system_i/microprocessor_0/U0/datapath/register_file/regGen[5].regI/q_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                     11.111    11.111 r  
    E3                                                0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    12.522 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.684    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     6.360 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.000    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.091 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        1.586     9.677    system_i/microprocessor_0/U0/datapath/register_file/regGen[5].regI/CLK
    SLICE_X74Y80         FDRE                                         r  system_i/microprocessor_0/U0/datapath/register_file/regGen[5].regI/q_i_reg[14]/C
                         clock pessimism              0.575    10.252    
                         clock uncertainty           -0.129    10.124    
    SLICE_X74Y80         FDRE (Setup_fdre_C_D)       -0.028    10.096    system_i/microprocessor_0/U0/datapath/register_file/regGen[5].regI/q_i_reg[14]
  -------------------------------------------------------------------
                         required time                         10.096    
                         arrival time                         -11.426    
  -------------------------------------------------------------------
                         slack                                 -1.331    

Slack (VIOLATED) :        -1.323ns  (required time - arrival time)
  Source:                 system_i/microprocessor_0/U0/fetch_unit/IRLatch/q_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            system_i/microprocessor_0/U0/datapath/register_file/regGen[1].regI/q_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_system_clk_wiz_0 rise@11.111ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.145ns  (logic 2.194ns (18.065%)  route 9.951ns (81.935%))
  Logic Levels:           12  (LUT5=1 LUT6=9 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 9.602 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        1.703    -0.837    system_i/microprocessor_0/U0/fetch_unit/IRLatch/CLK
    SLICE_X73Y80         FDRE                                         r  system_i/microprocessor_0/U0/fetch_unit/IRLatch/q_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.381 r  system_i/microprocessor_0/U0/fetch_unit/IRLatch/q_i_reg[6]/Q
                         net (fo=11, routed)          0.939     0.558    system_i/microprocessor_0/U0/fetch_unit/IRLatch/sel0[6]
    SLICE_X73Y77         LUT6 (Prop_lut6_I3_O)        0.124     0.682 f  system_i/microprocessor_0/U0/fetch_unit/IRLatch/D_M_AXI_ARADDR[31]_INST_0_i_11/O
                         net (fo=61, routed)          0.849     1.532    system_i/microprocessor_0/U0/fetch_unit/IRLatch/decoder/get_op_type__14[1]
    SLICE_X73Y80         LUT6 (Prop_lut6_I2_O)        0.124     1.656 r  system_i/microprocessor_0/U0/fetch_unit/IRLatch/AddOut_carry_i_58/O
                         net (fo=256, routed)         1.799     3.455    system_i/microprocessor_0/U0/datapath/register_file/regGen[27].regI/CW_Decoded[Asel][1]
    SLICE_X68Y83         LUT6 (Prop_lut6_I2_O)        0.124     3.579 r  system_i/microprocessor_0/U0/datapath/register_file/regGen[27].regI/AddOut_carry__0_i_43/O
                         net (fo=1, routed)           0.000     3.579    system_i/microprocessor_0/U0/datapath/register_file/regGen[27].regI/AddOut_carry__0_i_43_n_0
    SLICE_X68Y83         MUXF7 (Prop_muxf7_I0_O)      0.212     3.791 r  system_i/microprocessor_0/U0/datapath/register_file/regGen[27].regI/AddOut_carry__0_i_22/O
                         net (fo=2, routed)           0.000     3.791    system_i/microprocessor_0/U0/datapath/register_file/regGen[19].regI/D_M_AXI_ARADDR[23]_INST_0_i_40
    SLICE_X68Y83         MUXF8 (Prop_muxf8_I1_O)      0.094     3.885 r  system_i/microprocessor_0/U0/datapath/register_file/regGen[19].regI/AddOut_carry__0_i_11/O
                         net (fo=3, routed)           0.505     4.390    system_i/microprocessor_0/U0/datapath/register_file/regGen[19].regI/q_i_reg[18]_20
    SLICE_X66Y85         LUT5 (Prop_lut5_I2_O)        0.316     4.706 r  system_i/microprocessor_0/U0/datapath/register_file/regGen[19].regI/AddOut_carry__0_i_2/O
                         net (fo=14, routed)          1.406     6.112    system_i/microprocessor_0/U0/datapath/register_file/regGen[19].regI/q_i_reg[6]_0
    SLICE_X57Y85         LUT6 (Prop_lut6_I1_O)        0.124     6.236 f  system_i/microprocessor_0/U0/datapath/register_file/regGen[19].regI/D_M_AXI_ARADDR[23]_INST_0_i_23/O
                         net (fo=8, routed)           0.788     7.024    system_i/microprocessor_0/U0/fetch_unit/IRLatch/D_M_AXI_ARADDR[21]_INST_0_i_6_0
    SLICE_X61Y85         LUT6 (Prop_lut6_I5_O)        0.124     7.148 f  system_i/microprocessor_0/U0/fetch_unit/IRLatch/D_M_AXI_ARADDR[15]_INST_0_i_14/O
                         net (fo=4, routed)           0.455     7.602    system_i/microprocessor_0/U0/fetch_unit/IRLatch/D_M_AXI_ARADDR[15]_INST_0_i_14_n_0
    SLICE_X60Y84         LUT6 (Prop_lut6_I3_O)        0.124     7.726 f  system_i/microprocessor_0/U0/fetch_unit/IRLatch/D_M_AXI_ARADDR[3]_INST_0_i_7/O
                         net (fo=6, routed)           1.037     8.763    system_i/microprocessor_0/U0/fetch_unit/IRLatch/D_M_AXI_ARADDR[3]_INST_0_i_7_n_0
    SLICE_X58Y88         LUT6 (Prop_lut6_I1_O)        0.124     8.887 f  system_i/microprocessor_0/U0/fetch_unit/IRLatch/D_M_AXI_ARADDR[27]_INST_0_i_7/O
                         net (fo=4, routed)           0.889     9.775    system_i/microprocessor_0/U0/fetch_unit/IRLatch/D_M_AXI_ARADDR[27]_INST_0_i_7_n_0
    SLICE_X65Y92         LUT6 (Prop_lut6_I3_O)        0.124     9.899 r  system_i/microprocessor_0/U0/fetch_unit/IRLatch/q_i[27]_i_2/O
                         net (fo=1, routed)           0.409    10.309    system_i/microprocessor_0/U0/fetch_unit/IRLatch/q_i[27]_i_2_n_0
    SLICE_X67Y93         LUT6 (Prop_lut6_I4_O)        0.124    10.433 r  system_i/microprocessor_0/U0/fetch_unit/IRLatch/q_i[27]_i_1/O
                         net (fo=31, routed)          0.876    11.308    system_i/microprocessor_0/U0/datapath/register_file/regGen[1].regI/D[27]
    SLICE_X64Y92         FDRE                                         r  system_i/microprocessor_0/U0/datapath/register_file/regGen[1].regI/q_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                     11.111    11.111 r  
    E3                                                0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    12.522 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.684    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     6.360 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.000    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.091 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        1.511     9.602    system_i/microprocessor_0/U0/datapath/register_file/regGen[1].regI/CLK
    SLICE_X64Y92         FDRE                                         r  system_i/microprocessor_0/U0/datapath/register_file/regGen[1].regI/q_i_reg[27]/C
                         clock pessimism              0.559    10.161    
                         clock uncertainty           -0.129    10.033    
    SLICE_X64Y92         FDRE (Setup_fdre_C_D)       -0.047     9.986    system_i/microprocessor_0/U0/datapath/register_file/regGen[1].regI/q_i_reg[27]
  -------------------------------------------------------------------
                         required time                          9.986    
                         arrival time                         -11.308    
  -------------------------------------------------------------------
                         slack                                 -1.323    

Slack (VIOLATED) :        -1.322ns  (required time - arrival time)
  Source:                 system_i/microprocessor_0/U0/fetch_unit/IRLatch/q_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            system_i/microprocessor_0/U0/datapath/register_file/regGen[6].regI/q_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_system_clk_wiz_0 rise@11.111ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.162ns  (logic 2.194ns (18.039%)  route 9.968ns (81.961%))
  Logic Levels:           12  (LUT5=1 LUT6=9 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 9.601 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        1.703    -0.837    system_i/microprocessor_0/U0/fetch_unit/IRLatch/CLK
    SLICE_X73Y80         FDRE                                         r  system_i/microprocessor_0/U0/fetch_unit/IRLatch/q_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.381 r  system_i/microprocessor_0/U0/fetch_unit/IRLatch/q_i_reg[6]/Q
                         net (fo=11, routed)          0.939     0.558    system_i/microprocessor_0/U0/fetch_unit/IRLatch/sel0[6]
    SLICE_X73Y77         LUT6 (Prop_lut6_I3_O)        0.124     0.682 f  system_i/microprocessor_0/U0/fetch_unit/IRLatch/D_M_AXI_ARADDR[31]_INST_0_i_11/O
                         net (fo=61, routed)          0.849     1.532    system_i/microprocessor_0/U0/fetch_unit/IRLatch/decoder/get_op_type__14[1]
    SLICE_X73Y80         LUT6 (Prop_lut6_I2_O)        0.124     1.656 r  system_i/microprocessor_0/U0/fetch_unit/IRLatch/AddOut_carry_i_58/O
                         net (fo=256, routed)         1.799     3.455    system_i/microprocessor_0/U0/datapath/register_file/regGen[27].regI/CW_Decoded[Asel][1]
    SLICE_X68Y83         LUT6 (Prop_lut6_I2_O)        0.124     3.579 r  system_i/microprocessor_0/U0/datapath/register_file/regGen[27].regI/AddOut_carry__0_i_43/O
                         net (fo=1, routed)           0.000     3.579    system_i/microprocessor_0/U0/datapath/register_file/regGen[27].regI/AddOut_carry__0_i_43_n_0
    SLICE_X68Y83         MUXF7 (Prop_muxf7_I0_O)      0.212     3.791 r  system_i/microprocessor_0/U0/datapath/register_file/regGen[27].regI/AddOut_carry__0_i_22/O
                         net (fo=2, routed)           0.000     3.791    system_i/microprocessor_0/U0/datapath/register_file/regGen[19].regI/D_M_AXI_ARADDR[23]_INST_0_i_40
    SLICE_X68Y83         MUXF8 (Prop_muxf8_I1_O)      0.094     3.885 r  system_i/microprocessor_0/U0/datapath/register_file/regGen[19].regI/AddOut_carry__0_i_11/O
                         net (fo=3, routed)           0.505     4.390    system_i/microprocessor_0/U0/datapath/register_file/regGen[19].regI/q_i_reg[18]_20
    SLICE_X66Y85         LUT5 (Prop_lut5_I2_O)        0.316     4.706 r  system_i/microprocessor_0/U0/datapath/register_file/regGen[19].regI/AddOut_carry__0_i_2/O
                         net (fo=14, routed)          1.406     6.112    system_i/microprocessor_0/U0/datapath/register_file/regGen[19].regI/q_i_reg[6]_0
    SLICE_X57Y85         LUT6 (Prop_lut6_I1_O)        0.124     6.236 f  system_i/microprocessor_0/U0/datapath/register_file/regGen[19].regI/D_M_AXI_ARADDR[23]_INST_0_i_23/O
                         net (fo=8, routed)           0.788     7.024    system_i/microprocessor_0/U0/fetch_unit/IRLatch/D_M_AXI_ARADDR[21]_INST_0_i_6_0
    SLICE_X61Y85         LUT6 (Prop_lut6_I5_O)        0.124     7.148 f  system_i/microprocessor_0/U0/fetch_unit/IRLatch/D_M_AXI_ARADDR[15]_INST_0_i_14/O
                         net (fo=4, routed)           0.455     7.602    system_i/microprocessor_0/U0/fetch_unit/IRLatch/D_M_AXI_ARADDR[15]_INST_0_i_14_n_0
    SLICE_X60Y84         LUT6 (Prop_lut6_I3_O)        0.124     7.726 f  system_i/microprocessor_0/U0/fetch_unit/IRLatch/D_M_AXI_ARADDR[3]_INST_0_i_7/O
                         net (fo=6, routed)           1.037     8.763    system_i/microprocessor_0/U0/fetch_unit/IRLatch/D_M_AXI_ARADDR[3]_INST_0_i_7_n_0
    SLICE_X58Y88         LUT6 (Prop_lut6_I1_O)        0.124     8.887 f  system_i/microprocessor_0/U0/fetch_unit/IRLatch/D_M_AXI_ARADDR[27]_INST_0_i_7/O
                         net (fo=4, routed)           0.889     9.775    system_i/microprocessor_0/U0/fetch_unit/IRLatch/D_M_AXI_ARADDR[27]_INST_0_i_7_n_0
    SLICE_X65Y92         LUT6 (Prop_lut6_I3_O)        0.124     9.899 r  system_i/microprocessor_0/U0/fetch_unit/IRLatch/q_i[27]_i_2/O
                         net (fo=1, routed)           0.409    10.309    system_i/microprocessor_0/U0/fetch_unit/IRLatch/q_i[27]_i_2_n_0
    SLICE_X67Y93         LUT6 (Prop_lut6_I4_O)        0.124    10.433 r  system_i/microprocessor_0/U0/fetch_unit/IRLatch/q_i[27]_i_1/O
                         net (fo=31, routed)          0.893    11.326    system_i/microprocessor_0/U0/datapath/register_file/regGen[6].regI/D[27]
    SLICE_X62Y91         FDRE                                         r  system_i/microprocessor_0/U0/datapath/register_file/regGen[6].regI/q_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                     11.111    11.111 r  
    E3                                                0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    12.522 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.684    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     6.360 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.000    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.091 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        1.510     9.601    system_i/microprocessor_0/U0/datapath/register_file/regGen[6].regI/CLK
    SLICE_X62Y91         FDRE                                         r  system_i/microprocessor_0/U0/datapath/register_file/regGen[6].regI/q_i_reg[27]/C
                         clock pessimism              0.559    10.160    
                         clock uncertainty           -0.129    10.032    
    SLICE_X62Y91         FDRE (Setup_fdre_C_D)       -0.028    10.004    system_i/microprocessor_0/U0/datapath/register_file/regGen[6].regI/q_i_reg[27]
  -------------------------------------------------------------------
                         required time                         10.004    
                         arrival time                         -11.326    
  -------------------------------------------------------------------
                         slack                                 -1.322    

Slack (VIOLATED) :        -1.319ns  (required time - arrival time)
  Source:                 system_i/microprocessor_0/U0/fetch_unit/IRLatch/q_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            system_i/microprocessor_0/U0/datapath/register_file/regGen[1].regI/q_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_system_clk_wiz_0 rise@11.111ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.178ns  (logic 2.976ns (24.438%)  route 9.202ns (75.562%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 9.685 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        1.702    -0.838    system_i/microprocessor_0/U0/fetch_unit/IRLatch/CLK
    SLICE_X73Y79         FDRE                                         r  system_i/microprocessor_0/U0/fetch_unit/IRLatch/q_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.382 r  system_i/microprocessor_0/U0/fetch_unit/IRLatch/q_i_reg[0]/Q
                         net (fo=5, routed)           0.617     0.235    system_i/microprocessor_0/U0/fetch_unit/IRLatch/sel0[0]
    SLICE_X73Y80         LUT3 (Prop_lut3_I1_O)        0.124     0.359 f  system_i/microprocessor_0/U0/fetch_unit/IRLatch/D_M_AXI_ARADDR[31]_INST_0_i_19/O
                         net (fo=5, routed)           0.606     0.965    system_i/microprocessor_0/U0/fetch_unit/IRLatch/D_M_AXI_ARADDR[31]_INST_0_i_19_n_0
    SLICE_X73Y79         LUT5 (Prop_lut5_I0_O)        0.124     1.089 f  system_i/microprocessor_0/U0/fetch_unit/IRLatch/D_M_AXI_ARADDR[31]_INST_0_i_12/O
                         net (fo=52, routed)          0.566     1.655    system_i/microprocessor_0/U0/fetch_unit/IRLatch/decoder/get_op_type__14[2]
    SLICE_X73Y77         LUT4 (Prop_lut4_I2_O)        0.124     1.779 r  system_i/microprocessor_0/U0/fetch_unit/IRLatch/D_M_AXI_WDATA[31]_INST_0_i_7/O
                         net (fo=128, routed)         1.344     3.123    system_i/microprocessor_0/U0/datapath/register_file/regGen[27].regI/CW_Decoded[Bsel][2]
    SLICE_X70Y76         MUXF7 (Prop_muxf7_S_O)       0.292     3.415 r  system_i/microprocessor_0/U0/datapath/register_file/regGen[27].regI/D_M_AXI_WDATA[6]_INST_0_i_3/O
                         net (fo=1, routed)           0.810     4.225    system_i/microprocessor_0/U0/datapath/register_file/regGen[19].regI/skid_buffer_reg[1031]
    SLICE_X69Y77         LUT6 (Prop_lut6_I1_O)        0.297     4.522 r  system_i/microprocessor_0/U0/datapath/register_file/regGen[19].regI/D_M_AXI_WDATA[6]_INST_0_i_1/O
                         net (fo=8, routed)           0.277     4.799    system_i/microprocessor_0/U0/fetch_unit/IRLatch/SLTOut0_carry_i_5
    SLICE_X69Y77         LUT6 (Prop_lut6_I3_O)        0.124     4.923 r  system_i/microprocessor_0/U0/fetch_unit/IRLatch/D_M_AXI_ARADDR[6]_INST_0_i_5/O
                         net (fo=8, routed)           1.053     5.976    system_i/microprocessor_0/U0/datapath/register_file/regGen[19].regI/Bbus[4]
    SLICE_X65Y80         LUT2 (Prop_lut2_I1_O)        0.124     6.100 r  system_i/microprocessor_0/U0/datapath/register_file/regGen[19].regI/SubOut_carry__0_i_2/O
                         net (fo=1, routed)           0.000     6.100    system_i/microprocessor_0/U0/datapath/ALU/D_M_AXI_ARADDR[4]_INST_0_i_5_1[2]
    SLICE_X65Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.498 r  system_i/microprocessor_0/U0/datapath/ALU/SubOut_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.498    system_i/microprocessor_0/U0/datapath/ALU/SubOut_carry__0_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.737 r  system_i/microprocessor_0/U0/datapath/ALU/SubOut_carry__1/O[2]
                         net (fo=1, routed)           0.546     7.283    system_i/microprocessor_0/U0/fetch_unit/IRLatch/skid_buffer_reg[1092]_0[10]
    SLICE_X59Y81         LUT3 (Prop_lut3_I2_O)        0.302     7.585 r  system_i/microprocessor_0/U0/fetch_unit/IRLatch/D_M_AXI_ARADDR[10]_INST_0_i_8/O
                         net (fo=1, routed)           0.804     8.389    system_i/microprocessor_0/U0/fetch_unit/IRLatch/D_M_AXI_ARADDR[10]_INST_0_i_8_n_0
    SLICE_X58Y86         LUT6 (Prop_lut6_I0_O)        0.124     8.513 r  system_i/microprocessor_0/U0/fetch_unit/IRLatch/D_M_AXI_ARADDR[10]_INST_0_i_4/O
                         net (fo=1, routed)           0.661     9.174    system_i/microprocessor_0/U0/fetch_unit/IRLatch/D_M_AXI_ARADDR[10]_INST_0_i_4_n_0
    SLICE_X58Y87         LUT6 (Prop_lut6_I4_O)        0.124     9.298 r  system_i/microprocessor_0/U0/fetch_unit/IRLatch/D_M_AXI_ARADDR[10]_INST_0/O
                         net (fo=6, routed)           0.753    10.051    system_i/microprocessor_0/U0/fetch_unit/IRLatch/D_M_AXI_ARADDR[10]
    SLICE_X68Y86         LUT5 (Prop_lut5_I4_O)        0.124    10.175 r  system_i/microprocessor_0/U0/fetch_unit/IRLatch/q_i[10]_i_1/O
                         net (fo=31, routed)          1.165    11.340    system_i/microprocessor_0/U0/datapath/register_file/regGen[1].regI/D[10]
    SLICE_X77Y88         FDRE                                         r  system_i/microprocessor_0/U0/datapath/register_file/regGen[1].regI/q_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                     11.111    11.111 r  
    E3                                                0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    12.522 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.684    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     6.360 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.000    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.091 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        1.594     9.685    system_i/microprocessor_0/U0/datapath/register_file/regGen[1].regI/CLK
    SLICE_X77Y88         FDRE                                         r  system_i/microprocessor_0/U0/datapath/register_file/regGen[1].regI/q_i_reg[10]/C
                         clock pessimism              0.559    10.244    
                         clock uncertainty           -0.129    10.116    
    SLICE_X77Y88         FDRE (Setup_fdre_C_D)       -0.095    10.021    system_i/microprocessor_0/U0/datapath/register_file/regGen[1].regI/q_i_reg[10]
  -------------------------------------------------------------------
                         required time                         10.021    
                         arrival time                         -11.340    
  -------------------------------------------------------------------
                         slack                                 -1.319    

Slack (VIOLATED) :        -1.313ns  (required time - arrival time)
  Source:                 system_i/microprocessor_0/U0/fetch_unit/IRLatch/q_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            system_i/microprocessor_0/U0/datapath/register_file/regGen[18].regI/q_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_system_clk_wiz_0 rise@11.111ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.027ns  (logic 2.194ns (18.243%)  route 9.833ns (81.757%))
  Logic Levels:           12  (LUT5=1 LUT6=9 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 9.599 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        1.703    -0.837    system_i/microprocessor_0/U0/fetch_unit/IRLatch/CLK
    SLICE_X73Y80         FDRE                                         r  system_i/microprocessor_0/U0/fetch_unit/IRLatch/q_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.381 r  system_i/microprocessor_0/U0/fetch_unit/IRLatch/q_i_reg[6]/Q
                         net (fo=11, routed)          0.939     0.558    system_i/microprocessor_0/U0/fetch_unit/IRLatch/sel0[6]
    SLICE_X73Y77         LUT6 (Prop_lut6_I3_O)        0.124     0.682 f  system_i/microprocessor_0/U0/fetch_unit/IRLatch/D_M_AXI_ARADDR[31]_INST_0_i_11/O
                         net (fo=61, routed)          0.849     1.532    system_i/microprocessor_0/U0/fetch_unit/IRLatch/decoder/get_op_type__14[1]
    SLICE_X73Y80         LUT6 (Prop_lut6_I2_O)        0.124     1.656 r  system_i/microprocessor_0/U0/fetch_unit/IRLatch/AddOut_carry_i_58/O
                         net (fo=256, routed)         1.799     3.455    system_i/microprocessor_0/U0/datapath/register_file/regGen[27].regI/CW_Decoded[Asel][1]
    SLICE_X68Y83         LUT6 (Prop_lut6_I2_O)        0.124     3.579 r  system_i/microprocessor_0/U0/datapath/register_file/regGen[27].regI/AddOut_carry__0_i_43/O
                         net (fo=1, routed)           0.000     3.579    system_i/microprocessor_0/U0/datapath/register_file/regGen[27].regI/AddOut_carry__0_i_43_n_0
    SLICE_X68Y83         MUXF7 (Prop_muxf7_I0_O)      0.212     3.791 r  system_i/microprocessor_0/U0/datapath/register_file/regGen[27].regI/AddOut_carry__0_i_22/O
                         net (fo=2, routed)           0.000     3.791    system_i/microprocessor_0/U0/datapath/register_file/regGen[19].regI/D_M_AXI_ARADDR[23]_INST_0_i_40
    SLICE_X68Y83         MUXF8 (Prop_muxf8_I1_O)      0.094     3.885 r  system_i/microprocessor_0/U0/datapath/register_file/regGen[19].regI/AddOut_carry__0_i_11/O
                         net (fo=3, routed)           0.505     4.390    system_i/microprocessor_0/U0/datapath/register_file/regGen[19].regI/q_i_reg[18]_20
    SLICE_X66Y85         LUT5 (Prop_lut5_I2_O)        0.316     4.706 r  system_i/microprocessor_0/U0/datapath/register_file/regGen[19].regI/AddOut_carry__0_i_2/O
                         net (fo=14, routed)          1.406     6.112    system_i/microprocessor_0/U0/datapath/register_file/regGen[19].regI/q_i_reg[6]_0
    SLICE_X57Y85         LUT6 (Prop_lut6_I1_O)        0.124     6.236 f  system_i/microprocessor_0/U0/datapath/register_file/regGen[19].regI/D_M_AXI_ARADDR[23]_INST_0_i_23/O
                         net (fo=8, routed)           0.724     6.960    system_i/microprocessor_0/U0/fetch_unit/IRLatch/D_M_AXI_ARADDR[21]_INST_0_i_6_0
    SLICE_X59Y83         LUT6 (Prop_lut6_I4_O)        0.124     7.084 f  system_i/microprocessor_0/U0/fetch_unit/IRLatch/D_M_AXI_ARADDR[23]_INST_0_i_10/O
                         net (fo=4, routed)           0.808     7.892    system_i/microprocessor_0/U0/fetch_unit/IRLatch/D_M_AXI_ARADDR[23]_INST_0_i_10_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I1_O)        0.124     8.016 f  system_i/microprocessor_0/U0/fetch_unit/IRLatch/D_M_AXI_ARADDR[15]_INST_0_i_8/O
                         net (fo=3, routed)           0.789     8.805    system_i/microprocessor_0/U0/fetch_unit/IRLatch/D_M_AXI_ARADDR[15]_INST_0_i_8_n_0
    SLICE_X53Y89         LUT6 (Prop_lut6_I1_O)        0.124     8.929 f  system_i/microprocessor_0/U0/fetch_unit/IRLatch/D_M_AXI_ARADDR[31]_INST_0_i_14/O
                         net (fo=2, routed)           0.592     9.521    system_i/microprocessor_0/U0/fetch_unit/IRLatch/D_M_AXI_ARADDR[31]_INST_0_i_14_n_0
    SLICE_X54Y89         LUT6 (Prop_lut6_I4_O)        0.124     9.645 r  system_i/microprocessor_0/U0/fetch_unit/IRLatch/q_i[31]_i_7/O
                         net (fo=2, routed)           0.670    10.315    system_i/microprocessor_0/U0/fetch_unit/IRLatch/q_i[31]_i_7_n_0
    SLICE_X55Y89         LUT6 (Prop_lut6_I4_O)        0.124    10.439 r  system_i/microprocessor_0/U0/fetch_unit/IRLatch/q_i[31]_i_2/O
                         net (fo=31, routed)          0.751    11.190    system_i/microprocessor_0/U0/datapath/register_file/regGen[18].regI/D[31]
    SLICE_X51Y88         FDRE                                         r  system_i/microprocessor_0/U0/datapath/register_file/regGen[18].regI/q_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                     11.111    11.111 r  
    E3                                                0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    12.522 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.684    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     6.360 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.000    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.091 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        1.508     9.599    system_i/microprocessor_0/U0/datapath/register_file/regGen[18].regI/CLK
    SLICE_X51Y88         FDRE                                         r  system_i/microprocessor_0/U0/datapath/register_file/regGen[18].regI/q_i_reg[31]/C
                         clock pessimism              0.487    10.086    
                         clock uncertainty           -0.129     9.958    
    SLICE_X51Y88         FDRE (Setup_fdre_C_D)       -0.081     9.877    system_i/microprocessor_0/U0/datapath/register_file/regGen[18].regI/q_i_reg[31]
  -------------------------------------------------------------------
                         required time                          9.877    
                         arrival time                         -11.190    
  -------------------------------------------------------------------
                         slack                                 -1.313    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            system_i/microprocessor_0/U0/load_store/L_data_latch/q_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.529%)  route 0.207ns (59.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        0.565    -0.599    <hidden>
    SLICE_X51Y94         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  <hidden>
                         net (fo=1, routed)           0.207    -0.251    system_i/microprocessor_0/U0/load_store/L_data_latch/D_M_AXI_RDATA[28]
    SLICE_X52Y92         FDRE                                         r  system_i/microprocessor_0/U0/load_store/L_data_latch/q_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        0.833    -0.840    system_i/microprocessor_0/U0/load_store/L_data_latch/CLK
    SLICE_X52Y92         FDRE                                         r  system_i/microprocessor_0/U0/load_store/L_data_latch/q_i_reg[28]/C
                         clock pessimism              0.504    -0.336    
    SLICE_X52Y92         FDRE (Hold_fdre_C_D)         0.071    -0.265    system_i/microprocessor_0/U0/load_store/L_data_latch/q_i_reg[28]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.205%)  route 0.192ns (50.795%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        0.558    -0.606    <hidden>
    SLICE_X51Y107        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  <hidden>
                         net (fo=1, routed)           0.192    -0.273    <hidden>
    SLICE_X52Y105        LUT3 (Prop_lut3_I0_O)        0.045    -0.228 r  <hidden>
                         net (fo=1, routed)           0.000    -0.228    <hidden>
    SLICE_X52Y105        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        0.827    -0.845    <hidden>
    SLICE_X52Y105        FDRE                                         r  <hidden>
                         clock pessimism              0.504    -0.341    
    SLICE_X52Y105        FDRE (Hold_fdre_C_D)         0.091    -0.250    <hidden>
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            system_i/microprocessor_0/U0/load_store/L_data_latch/q_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.980%)  route 0.221ns (61.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        0.565    -0.599    <hidden>
    SLICE_X51Y94         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  <hidden>
                         net (fo=1, routed)           0.221    -0.238    system_i/microprocessor_0/U0/load_store/L_data_latch/D_M_AXI_RDATA[24]
    SLICE_X52Y92         FDRE                                         r  system_i/microprocessor_0/U0/load_store/L_data_latch/q_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        0.833    -0.840    system_i/microprocessor_0/U0/load_store/L_data_latch/CLK
    SLICE_X52Y92         FDRE                                         r  system_i/microprocessor_0/U0/load_store/L_data_latch/q_i_reg[24]/C
                         clock pessimism              0.504    -0.336    
    SLICE_X52Y92         FDRE (Hold_fdre_C_D)         0.075    -0.261    system_i/microprocessor_0/U0/load_store/L_data_latch/q_i_reg[24]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        0.563    -0.601    <hidden>
    SLICE_X35Y108        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  <hidden>
                         net (fo=1, routed)           0.056    -0.404    <hidden>
    SLICE_X34Y108        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        0.834    -0.839    <hidden>
    SLICE_X34Y108        RAMD32                                       r  <hidden>
                         clock pessimism              0.251    -0.588    
    SLICE_X34Y108        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.441    <hidden>
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.404    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            system_i/microprocessor_0/U0/load_store/L_data_latch/q_i_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.353%)  route 0.208ns (59.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        0.564    -0.600    <hidden>
    SLICE_X51Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  <hidden>
                         net (fo=1, routed)           0.208    -0.251    system_i/microprocessor_0/U0/load_store/L_data_latch/D_M_AXI_RDATA[17]
    SLICE_X52Y92         FDRE                                         r  system_i/microprocessor_0/U0/load_store/L_data_latch/q_i_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        0.833    -0.840    system_i/microprocessor_0/U0/load_store/L_data_latch/CLK
    SLICE_X52Y92         FDRE                                         r  system_i/microprocessor_0/U0/load_store/L_data_latch/q_i_reg[17]/C
                         clock pessimism              0.504    -0.336    
    SLICE_X52Y92         FDRE (Hold_fdre_C_D)         0.046    -0.290    system_i/microprocessor_0/U0/load_store/L_data_latch/q_i_reg[17]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.209ns (47.785%)  route 0.228ns (52.215%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        0.560    -0.604    <hidden>
    SLICE_X60Y104        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y104        FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  <hidden>
                         net (fo=2, routed)           0.228    -0.212    <hidden>
    SLICE_X58Y98         LUT6 (Prop_lut6_I0_O)        0.045    -0.167 r  <hidden>
                         net (fo=1, routed)           0.000    -0.167    <hidden>
    SLICE_X58Y98         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        0.838    -0.835    <hidden>
    SLICE_X58Y98         FDRE                                         r  <hidden>
                         clock pessimism              0.509    -0.326    
    SLICE_X58Y98         FDRE (Hold_fdre_C_D)         0.120    -0.206    <hidden>
  -------------------------------------------------------------------
                         required time                          0.206    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            system_i/microprocessor_0/U0/load_store/L_data_latch/q_i_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.264%)  route 0.209ns (59.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        0.565    -0.599    <hidden>
    SLICE_X51Y94         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  <hidden>
                         net (fo=1, routed)           0.209    -0.249    system_i/microprocessor_0/U0/load_store/L_data_latch/D_M_AXI_RDATA[21]
    SLICE_X52Y92         FDRE                                         r  system_i/microprocessor_0/U0/load_store/L_data_latch/q_i_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        0.833    -0.840    system_i/microprocessor_0/U0/load_store/L_data_latch/CLK
    SLICE_X52Y92         FDRE                                         r  system_i/microprocessor_0/U0/load_store/L_data_latch/q_i_reg[21]/C
                         clock pessimism              0.504    -0.336    
    SLICE_X52Y92         FDRE (Hold_fdre_C_D)         0.047    -0.289    system_i/microprocessor_0/U0/load_store/L_data_latch/q_i_reg[21]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.292%)  route 0.237ns (62.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        0.560    -0.604    <hidden>
    SLICE_X53Y85         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  <hidden>
                         net (fo=3, routed)           0.237    -0.226    <hidden>
    SLICE_X49Y86         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        0.832    -0.841    <hidden>
    SLICE_X49Y86         FDRE                                         r  <hidden>
                         clock pessimism              0.504    -0.337    
    SLICE_X49Y86         FDRE (Hold_fdre_C_D)         0.070    -0.267    <hidden>
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        0.590    -0.574    <hidden>
    SLICE_X77Y108        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  <hidden>
                         net (fo=1, routed)           0.099    -0.334    <hidden>
    SLICE_X74Y108        SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        0.863    -0.810    <hidden>
    SLICE_X74Y108        SRLC32E                                      r  <hidden>
                         clock pessimism              0.252    -0.558    
    SLICE_X74Y108        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.375    <hidden>
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.164ns (37.847%)  route 0.269ns (62.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        0.555    -0.609    <hidden>
    SLICE_X50Y115        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y115        FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  <hidden>
                         net (fo=1, routed)           0.269    -0.176    <hidden>
    SLICE_X54Y105        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        0.827    -0.845    <hidden>
    SLICE_X54Y105        RAMD32                                       r  <hidden>
                         clock pessimism              0.504    -0.341    
    SLICE_X54Y105        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124    -0.217    <hidden>
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0
Waveform(ns):       { 0.000 5.556 }
Period(ns):         11.111
Sources:            { system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         11.111      8.535      RAMB36_X2Y13     <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         11.111      8.535      RAMB36_X2Y13     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         11.111      8.535      RAMB36_X1Y7      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         11.111      8.535      RAMB36_X1Y7      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         11.111      8.535      RAMB36_X2Y8      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         11.111      8.535      RAMB36_X2Y8      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         11.111      8.535      RAMB36_X2Y5      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         11.111      8.535      RAMB36_X2Y5      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         11.111      8.535      RAMB36_X1Y12     <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         11.111      8.535      RAMB36_X1Y12     <hidden>
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       11.111      202.249    MMCME2_ADV_X1Y2  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.556       4.306      SLICE_X34Y86     <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.556       4.306      SLICE_X34Y86     <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.556       4.306      SLICE_X34Y86     <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.556       4.306      SLICE_X34Y86     <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.556       4.306      SLICE_X34Y86     <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.556       4.306      SLICE_X34Y86     <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.556       4.306      SLICE_X34Y86     <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.556       4.306      SLICE_X34Y86     <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.556       4.306      SLICE_X34Y86     <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.556       4.306      SLICE_X34Y86     <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.556       4.306      SLICE_X34Y86     <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.556       4.306      SLICE_X34Y86     <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.556       4.306      SLICE_X34Y86     <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.556       4.306      SLICE_X34Y86     <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.556       4.306      SLICE_X34Y86     <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.556       4.306      SLICE_X34Y86     <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.556       4.306      SLICE_X34Y86     <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.556       4.306      SLICE_X34Y86     <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.556       4.306      SLICE_X34Y86     <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.556       4.306      SLICE_X34Y86     <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0
  To Clock:  clkfbout_system_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { system_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   system_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  system_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  system_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  system_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  system_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_system_clk_wiz_0

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dip_switches_16bits_tri_i[11]
                            (input port)
  Destination:            system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.918ns  (logic 1.502ns (25.381%)  route 4.416ns (74.619%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.297ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  dip_switches_16bits_tri_i[11] (IN)
                         net (fo=0)                   0.000     0.000    dip_switches_16bits_tri_i[11]
    T13                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  dip_switches_16bits_tri_i_IBUF[11]_inst/O
                         net (fo=1, routed)           4.416     5.918    system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/async_path_bit[11]
    SLICE_X72Y109        FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        1.577    -1.444    system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/dest_clk
    SLICE_X72Y109        FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][11]/C

Slack:                    inf
  Source:                 dip_switches_16bits_tri_i[13]
                            (input port)
  Destination:            system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.724ns  (logic 1.523ns (26.616%)  route 4.200ns (73.384%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.297ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  dip_switches_16bits_tri_i[13] (IN)
                         net (fo=0)                   0.000     0.000    dip_switches_16bits_tri_i[13]
    U12                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  dip_switches_16bits_tri_i_IBUF[13]_inst/O
                         net (fo=1, routed)           4.200     5.724    system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/async_path_bit[13]
    SLICE_X68Y110        FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        1.494    -1.527    system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/dest_clk
    SLICE_X68Y110        FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            system_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.709ns  (logic 1.631ns (28.567%)  route 4.078ns (71.433%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.297ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=2, routed)           4.078     5.585    system_i/rst_clk_wiz_100M/U0/EXT_LPF/ext_reset_in
    SLICE_X83Y123        LUT1 (Prop_lut1_I0_O)        0.124     5.709 r  system_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_i_1/O
                         net (fo=1, routed)           0.000     5.709    system_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/src_in
    SLICE_X83Y123        FDRE                                         r  system_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        1.579    -1.442    system_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/dest_clk
    SLICE_X83Y123        FDRE                                         r  system_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 dip_switches_16bits_tri_i[14]
                            (input port)
  Destination:            system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.681ns  (logic 1.510ns (26.580%)  route 4.171ns (73.420%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.297ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  dip_switches_16bits_tri_i[14] (IN)
                         net (fo=0)                   0.000     0.000    dip_switches_16bits_tri_i[14]
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  dip_switches_16bits_tri_i_IBUF[14]_inst/O
                         net (fo=1, routed)           4.171     5.681    system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/async_path_bit[14]
    SLICE_X71Y109        FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        1.494    -1.527    system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/dest_clk
    SLICE_X71Y109        FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][14]/C

Slack:                    inf
  Source:                 dip_switches_16bits_tri_i[6]
                            (input port)
  Destination:            system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.648ns  (logic 1.494ns (26.455%)  route 4.154ns (73.545%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.297ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  dip_switches_16bits_tri_i[6] (IN)
                         net (fo=0)                   0.000     0.000    dip_switches_16bits_tri_i[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  dip_switches_16bits_tri_i_IBUF[6]_inst/O
                         net (fo=1, routed)           4.154     5.648    system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/async_path_bit[6]
    SLICE_X67Y113        FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        1.491    -1.530    system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/dest_clk
    SLICE_X67Y113        FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][6]/C

Slack:                    inf
  Source:                 dip_switches_16bits_tri_i[15]
                            (input port)
  Destination:            system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.573ns  (logic 1.524ns (27.349%)  route 4.049ns (72.651%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.297ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  dip_switches_16bits_tri_i[15] (IN)
                         net (fo=0)                   0.000     0.000    dip_switches_16bits_tri_i[15]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  dip_switches_16bits_tri_i_IBUF[15]_inst/O
                         net (fo=1, routed)           4.049     5.573    system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/async_path_bit[15]
    SLICE_X64Y109        FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        1.494    -1.527    system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/dest_clk
    SLICE_X64Y109        FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][15]/C

Slack:                    inf
  Source:                 dip_switches_16bits_tri_i[10]
                            (input port)
  Destination:            system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.435ns  (logic 1.482ns (27.267%)  route 3.953ns (72.733%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.297ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  dip_switches_16bits_tri_i[10] (IN)
                         net (fo=0)                   0.000     0.000    dip_switches_16bits_tri_i[10]
    R16                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  dip_switches_16bits_tri_i_IBUF[10]_inst/O
                         net (fo=1, routed)           3.953     5.435    system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/async_path_bit[10]
    SLICE_X72Y110        FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        1.577    -1.444    system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/dest_clk
    SLICE_X72Y110        FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][10]/C

Slack:                    inf
  Source:                 dip_switches_16bits_tri_i[4]
                            (input port)
  Destination:            system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.404ns  (logic 1.493ns (27.620%)  route 3.911ns (72.380%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.297ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  dip_switches_16bits_tri_i[4] (IN)
                         net (fo=0)                   0.000     0.000    dip_switches_16bits_tri_i[4]
    R17                  IBUF (Prop_ibuf_I_O)         1.493     1.493 r  dip_switches_16bits_tri_i_IBUF[4]_inst/O
                         net (fo=1, routed)           3.911     5.404    system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/async_path_bit[4]
    SLICE_X73Y111        FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        1.576    -1.445    system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/dest_clk
    SLICE_X73Y111        FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][4]/C

Slack:                    inf
  Source:                 dip_switches_16bits_tri_i[3]
                            (input port)
  Destination:            system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.151ns  (logic 1.477ns (28.678%)  route 3.674ns (71.322%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.525ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.297ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  dip_switches_16bits_tri_i[3] (IN)
                         net (fo=0)                   0.000     0.000    dip_switches_16bits_tri_i[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  dip_switches_16bits_tri_i_IBUF[3]_inst/O
                         net (fo=1, routed)           3.674     5.151    system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/async_path_bit[3]
    SLICE_X68Y106        FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        1.496    -1.525    system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/dest_clk
    SLICE_X68Y106        FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][3]/C

Slack:                    inf
  Source:                 dip_switches_16bits_tri_i[7]
                            (input port)
  Destination:            system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.936ns  (logic 1.508ns (30.547%)  route 3.428ns (69.453%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.297ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  dip_switches_16bits_tri_i[7] (IN)
                         net (fo=0)                   0.000     0.000    dip_switches_16bits_tri_i[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  dip_switches_16bits_tri_i_IBUF[7]_inst/O
                         net (fo=1, routed)           3.428     4.936    system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/async_path_bit[7]
    SLICE_X73Y110        FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        1.577    -1.444    system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/dest_clk
    SLICE_X73Y110        FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dip_switches_16bits_tri_i[12]
                            (input port)
  Destination:            system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.889ns  (logic 0.235ns (26.382%)  route 0.655ns (73.618%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  dip_switches_16bits_tri_i[12] (IN)
                         net (fo=0)                   0.000     0.000    dip_switches_16bits_tri_i[12]
    H6                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  dip_switches_16bits_tri_i_IBUF[12]_inst/O
                         net (fo=1, routed)           0.655     0.889    system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/async_path_bit[12]
    SLICE_X74Y105        FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        0.864    -0.809    system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/dest_clk
    SLICE_X74Y105        FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][12]/C

Slack:                    inf
  Source:                 dip_switches_16bits_tri_i[9]
                            (input port)
  Destination:            system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.359ns  (logic 0.196ns (14.405%)  route 1.164ns (85.595%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  dip_switches_16bits_tri_i[9] (IN)
                         net (fo=0)                   0.000     0.000    dip_switches_16bits_tri_i[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.196     0.196 r  dip_switches_16bits_tri_i_IBUF[9]_inst/O
                         net (fo=1, routed)           1.164     1.359    system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/async_path_bit[9]
    SLICE_X74Y111        FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        0.862    -0.811    system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/dest_clk
    SLICE_X74Y111        FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][9]/C

Slack:                    inf
  Source:                 dip_switches_16bits_tri_i[0]
                            (input port)
  Destination:            system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.546ns  (logic 0.245ns (15.880%)  route 1.300ns (84.120%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  dip_switches_16bits_tri_i[0] (IN)
                         net (fo=0)                   0.000     0.000    dip_switches_16bits_tri_i[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  dip_switches_16bits_tri_i_IBUF[0]_inst/O
                         net (fo=1, routed)           1.300     1.546    system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/async_path_bit[0]
    SLICE_X67Y111        FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        0.832    -0.841    system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/dest_clk
    SLICE_X67Y111        FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][0]/C

Slack:                    inf
  Source:                 dip_switches_16bits_tri_i[8]
                            (input port)
  Destination:            system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.559ns  (logic 0.211ns (13.515%)  route 1.348ns (86.485%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.843ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  dip_switches_16bits_tri_i[8] (IN)
                         net (fo=0)                   0.000     0.000    dip_switches_16bits_tri_i[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.211     0.211 r  dip_switches_16bits_tri_i_IBUF[8]_inst/O
                         net (fo=1, routed)           1.348     1.559    system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/async_path_bit[8]
    SLICE_X71Y112        FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        0.830    -0.843    system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/dest_clk
    SLICE_X71Y112        FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][8]/C

Slack:                    inf
  Source:                 dip_switches_16bits_tri_i[1]
                            (input port)
  Destination:            system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.603ns  (logic 0.247ns (15.433%)  route 1.356ns (84.567%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  dip_switches_16bits_tri_i[1] (IN)
                         net (fo=0)                   0.000     0.000    dip_switches_16bits_tri_i[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  dip_switches_16bits_tri_i_IBUF[1]_inst/O
                         net (fo=1, routed)           1.356     1.603    system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/async_path_bit[1]
    SLICE_X64Y110        FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        0.832    -0.841    system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/dest_clk
    SLICE_X64Y110        FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][1]/C

Slack:                    inf
  Source:                 dip_switches_16bits_tri_i[2]
                            (input port)
  Destination:            system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.706ns  (logic 0.253ns (14.830%)  route 1.453ns (85.170%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.844ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  dip_switches_16bits_tri_i[2] (IN)
                         net (fo=0)                   0.000     0.000    dip_switches_16bits_tri_i[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  dip_switches_16bits_tri_i_IBUF[2]_inst/O
                         net (fo=1, routed)           1.453     1.706    system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/async_path_bit[2]
    SLICE_X62Y112        FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        0.828    -0.844    system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/dest_clk
    SLICE_X62Y112        FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][2]/C

Slack:                    inf
  Source:                 dip_switches_16bits_tri_i[5]
                            (input port)
  Destination:            system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.783ns  (logic 0.265ns (14.868%)  route 1.518ns (85.132%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  dip_switches_16bits_tri_i[5] (IN)
                         net (fo=0)                   0.000     0.000    dip_switches_16bits_tri_i[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  dip_switches_16bits_tri_i_IBUF[5]_inst/O
                         net (fo=1, routed)           1.518     1.783    system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/async_path_bit[5]
    SLICE_X69Y110        FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        0.832    -0.841    system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/dest_clk
    SLICE_X69Y110        FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][5]/C

Slack:                    inf
  Source:                 dip_switches_16bits_tri_i[7]
                            (input port)
  Destination:            system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.850ns  (logic 0.275ns (14.892%)  route 1.574ns (85.108%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.814ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  dip_switches_16bits_tri_i[7] (IN)
                         net (fo=0)                   0.000     0.000    dip_switches_16bits_tri_i[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  dip_switches_16bits_tri_i_IBUF[7]_inst/O
                         net (fo=1, routed)           1.574     1.850    system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/async_path_bit[7]
    SLICE_X73Y110        FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        0.859    -0.814    system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/dest_clk
    SLICE_X73Y110        FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][7]/C

Slack:                    inf
  Source:                 dip_switches_16bits_tri_i[3]
                            (input port)
  Destination:            system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.953ns  (logic 0.245ns (12.548%)  route 1.708ns (87.452%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  dip_switches_16bits_tri_i[3] (IN)
                         net (fo=0)                   0.000     0.000    dip_switches_16bits_tri_i[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  dip_switches_16bits_tri_i_IBUF[3]_inst/O
                         net (fo=1, routed)           1.708     1.953    system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/async_path_bit[3]
    SLICE_X68Y106        FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        0.834    -0.839    system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/dest_clk
    SLICE_X68Y106        FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][3]/C

Slack:                    inf
  Source:                 dip_switches_16bits_tri_i[4]
                            (input port)
  Destination:            system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.091ns  (logic 0.260ns (12.450%)  route 1.830ns (87.550%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.814ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  dip_switches_16bits_tri_i[4] (IN)
                         net (fo=0)                   0.000     0.000    dip_switches_16bits_tri_i[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  dip_switches_16bits_tri_i_IBUF[4]_inst/O
                         net (fo=1, routed)           1.830     2.091    system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/async_path_bit[4]
    SLICE_X73Y111        FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        0.859    -0.814    system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/dest_clk
    SLICE_X73Y111        FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_system_clk_wiz_0
  To Clock:  clk_out1_system_clk_wiz_0

Max Delay           121 Endpoints
Min Delay           121 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.960ns  (logic 0.671ns (8.430%)  route 7.289ns (91.570%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.671ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        1.690    -0.850    system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X80Y126        FDRE                                         r  system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=40, routed)          6.757     6.425    <hidden>
    SLICE_X50Y71         LUT1 (Prop_lut1_I0_O)        0.153     6.578 f  <hidden>
                         net (fo=3, routed)           0.532     7.110    <hidden>
    SLICE_X50Y71         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        1.499    -1.521    <hidden>
    SLICE_X50Y71         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.960ns  (logic 0.671ns (8.430%)  route 7.289ns (91.570%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.671ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        1.690    -0.850    system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X80Y126        FDRE                                         r  system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=40, routed)          6.757     6.425    <hidden>
    SLICE_X50Y71         LUT1 (Prop_lut1_I0_O)        0.153     6.578 f  <hidden>
                         net (fo=3, routed)           0.532     7.110    <hidden>
    SLICE_X50Y71         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        1.499    -1.521    <hidden>
    SLICE_X50Y71         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.960ns  (logic 0.671ns (8.430%)  route 7.289ns (91.570%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.671ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        1.690    -0.850    system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X80Y126        FDRE                                         r  system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=40, routed)          6.757     6.425    <hidden>
    SLICE_X50Y71         LUT1 (Prop_lut1_I0_O)        0.153     6.578 f  <hidden>
                         net (fo=3, routed)           0.532     7.110    <hidden>
    SLICE_X50Y71         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        1.499    -1.521    <hidden>
    SLICE_X50Y71         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.879ns  (logic 0.642ns (8.148%)  route 7.237ns (91.852%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.670ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        1.690    -0.850    system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X80Y126        FDRE                                         r  system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=40, routed)          6.757     6.425    <hidden>
    SLICE_X50Y71         LUT1 (Prop_lut1_I0_O)        0.124     6.549 f  <hidden>
                         net (fo=3, routed)           0.480     7.029    <hidden>
    SLICE_X50Y70         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        1.500    -1.520    <hidden>
    SLICE_X50Y70         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.879ns  (logic 0.642ns (8.148%)  route 7.237ns (91.852%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.670ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        1.690    -0.850    system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X80Y126        FDRE                                         r  system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=40, routed)          6.757     6.425    <hidden>
    SLICE_X50Y71         LUT1 (Prop_lut1_I0_O)        0.124     6.549 f  <hidden>
                         net (fo=3, routed)           0.480     7.029    <hidden>
    SLICE_X50Y70         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        1.500    -1.520    <hidden>
    SLICE_X50Y70         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.879ns  (logic 0.642ns (8.148%)  route 7.237ns (91.852%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.670ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        1.690    -0.850    system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X80Y126        FDRE                                         r  system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=40, routed)          6.757     6.425    <hidden>
    SLICE_X50Y71         LUT1 (Prop_lut1_I0_O)        0.124     6.549 f  <hidden>
                         net (fo=3, routed)           0.480     7.029    <hidden>
    SLICE_X50Y70         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        1.500    -1.520    <hidden>
    SLICE_X50Y70         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.285ns  (logic 0.671ns (9.211%)  route 6.614ns (90.789%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.667ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        1.690    -0.850    system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X80Y126        FDRE                                         r  system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=40, routed)          6.078     5.746    <hidden>
    SLICE_X32Y74         LUT1 (Prop_lut1_I0_O)        0.153     5.899 f  <hidden>
                         net (fo=3, routed)           0.536     6.435    <hidden>
    SLICE_X32Y74         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        1.503    -1.517    <hidden>
    SLICE_X32Y74         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.285ns  (logic 0.671ns (9.211%)  route 6.614ns (90.789%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.667ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        1.690    -0.850    system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X80Y126        FDRE                                         r  system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=40, routed)          6.078     5.746    <hidden>
    SLICE_X32Y74         LUT1 (Prop_lut1_I0_O)        0.153     5.899 f  <hidden>
                         net (fo=3, routed)           0.536     6.435    <hidden>
    SLICE_X32Y74         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        1.503    -1.517    <hidden>
    SLICE_X32Y74         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.285ns  (logic 0.671ns (9.211%)  route 6.614ns (90.789%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.667ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        1.690    -0.850    system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X80Y126        FDRE                                         r  system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=40, routed)          6.078     5.746    <hidden>
    SLICE_X32Y74         LUT1 (Prop_lut1_I0_O)        0.153     5.899 f  <hidden>
                         net (fo=3, routed)           0.536     6.435    <hidden>
    SLICE_X32Y74         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        1.503    -1.517    <hidden>
    SLICE_X32Y74         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.282ns  (logic 0.642ns (8.816%)  route 6.640ns (91.184%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        1.690    -0.850    system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X80Y126        FDRE                                         r  system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=40, routed)          6.017     5.685    <hidden>
    SLICE_X12Y89         LUT1 (Prop_lut1_I0_O)        0.124     5.809 f  <hidden>
                         net (fo=3, routed)           0.623     6.432    <hidden>
    SLICE_X12Y93         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        1.524    -1.496    <hidden>
    SLICE_X12Y93         FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.273ns  (logic 0.518ns (40.680%)  route 0.755ns (59.320%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.599ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -1.451ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        1.570    -1.451    system_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X80Y124        FDRE                                         r  system_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y124        FDRE (Prop_fdre_C_Q)         0.418    -1.033 f  system_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=1, routed)           0.755    -0.278    system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/aresetn
    SLICE_X80Y124        LUT1 (Prop_lut1_I0_O)        0.100    -0.178 r  system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_i_1/O
                         net (fo=1, routed)           0.000    -0.178    system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/src_in
    SLICE_X80Y124        FDRE                                         r  system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        1.688    -0.852    system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/dest_clk
    SLICE_X80Y124        FDRE                                         r  system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.944ns  (logic 0.209ns (22.145%)  route 0.735ns (77.855%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        0.584    -0.580    system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X80Y126        FDRE                                         r  system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y126        FDRE (Prop_fdre_C_Q)         0.164    -0.416 r  system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=40, routed)          0.619     0.203    <hidden>
    SLICE_X66Y130        LUT1 (Prop_lut1_I0_O)        0.045     0.248 f  <hidden>
                         net (fo=3, routed)           0.115     0.364    <hidden>
    SLICE_X66Y131        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        0.825    -0.848    <hidden>
    SLICE_X66Y131        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.944ns  (logic 0.209ns (22.145%)  route 0.735ns (77.855%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        0.584    -0.580    system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X80Y126        FDRE                                         r  system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y126        FDRE (Prop_fdre_C_Q)         0.164    -0.416 r  system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=40, routed)          0.619     0.203    <hidden>
    SLICE_X66Y130        LUT1 (Prop_lut1_I0_O)        0.045     0.248 f  <hidden>
                         net (fo=3, routed)           0.115     0.364    <hidden>
    SLICE_X66Y131        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        0.825    -0.848    <hidden>
    SLICE_X66Y131        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.944ns  (logic 0.209ns (22.145%)  route 0.735ns (77.855%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        0.584    -0.580    system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X80Y126        FDRE                                         r  system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y126        FDRE (Prop_fdre_C_Q)         0.164    -0.416 r  system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=40, routed)          0.619     0.203    <hidden>
    SLICE_X66Y130        LUT1 (Prop_lut1_I0_O)        0.045     0.248 f  <hidden>
                         net (fo=3, routed)           0.115     0.364    <hidden>
    SLICE_X66Y131        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        0.825    -0.848    <hidden>
    SLICE_X66Y131        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.946ns  (logic 0.209ns (22.102%)  route 0.737ns (77.898%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        0.584    -0.580    system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X80Y126        FDRE                                         r  system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y126        FDRE (Prop_fdre_C_Q)         0.164    -0.416 r  system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=40, routed)          0.563     0.147    <hidden>
    SLICE_X80Y111        LUT1 (Prop_lut1_I0_O)        0.045     0.192 f  <hidden>
                         net (fo=3, routed)           0.174     0.365    <hidden>
    SLICE_X80Y111        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        0.866    -0.807    <hidden>
    SLICE_X80Y111        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.946ns  (logic 0.209ns (22.102%)  route 0.737ns (77.898%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        0.584    -0.580    system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X80Y126        FDRE                                         r  system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y126        FDRE (Prop_fdre_C_Q)         0.164    -0.416 r  system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=40, routed)          0.563     0.147    <hidden>
    SLICE_X80Y111        LUT1 (Prop_lut1_I0_O)        0.045     0.192 f  <hidden>
                         net (fo=3, routed)           0.174     0.365    <hidden>
    SLICE_X80Y111        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        0.866    -0.807    <hidden>
    SLICE_X80Y111        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.946ns  (logic 0.209ns (22.102%)  route 0.737ns (77.898%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        0.584    -0.580    system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X80Y126        FDRE                                         r  system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y126        FDRE (Prop_fdre_C_Q)         0.164    -0.416 r  system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=40, routed)          0.563     0.147    <hidden>
    SLICE_X80Y111        LUT1 (Prop_lut1_I0_O)        0.045     0.192 f  <hidden>
                         net (fo=3, routed)           0.174     0.365    <hidden>
    SLICE_X80Y111        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        0.866    -0.807    <hidden>
    SLICE_X80Y111        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.004ns  (logic 0.208ns (20.711%)  route 0.796ns (79.289%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        0.584    -0.580    system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X80Y126        FDRE                                         r  system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y126        FDRE (Prop_fdre_C_Q)         0.164    -0.416 r  system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=40, routed)          0.619     0.203    <hidden>
    SLICE_X66Y130        LUT1 (Prop_lut1_I0_O)        0.044     0.247 f  <hidden>
                         net (fo=3, routed)           0.177     0.424    <hidden>
    SLICE_X66Y130        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        0.824    -0.849    <hidden>
    SLICE_X66Y130        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.004ns  (logic 0.208ns (20.711%)  route 0.796ns (79.289%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        0.584    -0.580    system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X80Y126        FDRE                                         r  system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y126        FDRE (Prop_fdre_C_Q)         0.164    -0.416 r  system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=40, routed)          0.619     0.203    <hidden>
    SLICE_X66Y130        LUT1 (Prop_lut1_I0_O)        0.044     0.247 f  <hidden>
                         net (fo=3, routed)           0.177     0.424    <hidden>
    SLICE_X66Y130        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        0.824    -0.849    <hidden>
    SLICE_X66Y130        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.004ns  (logic 0.208ns (20.711%)  route 0.796ns (79.289%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        0.584    -0.580    system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X80Y126        FDRE                                         r  system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y126        FDRE (Prop_fdre_C_Q)         0.164    -0.416 r  system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=40, routed)          0.619     0.203    <hidden>
    SLICE_X66Y130        LUT1 (Prop_lut1_I0_O)        0.044     0.247 f  <hidden>
                         net (fo=3, routed)           0.177     0.424    <hidden>
    SLICE_X66Y130        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        0.824    -0.849    <hidden>
    SLICE_X66Y130        FDCE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_system_clk_wiz_0
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            led_16bits_tri_o[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.863ns  (logic 4.164ns (46.984%)  route 4.699ns (53.016%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        1.604    -0.936    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X52Y114        FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y114        FDRE (Prop_fdre_C_Q)         0.419    -0.517 r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           4.699     4.182    lopt_5
    V12                  OBUF (Prop_obuf_I_O)         3.745     7.927 r  led_16bits_tri_o_OBUF[14]_inst/O
                         net (fo=0)                   0.000     7.927    led_16bits_tri_o[14]
    V12                                                               r  led_16bits_tri_o[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            led_16bits_tri_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.849ns  (logic 4.143ns (46.824%)  route 4.706ns (53.176%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        1.605    -0.935    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X55Y112        FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y112        FDRE (Prop_fdre_C_Q)         0.419    -0.516 r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           4.706     4.189    lopt_1
    U14                  OBUF (Prop_obuf_I_O)         3.724     7.914 r  led_16bits_tri_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.914    led_16bits_tri_o[10]
    U14                                                               r  led_16bits_tri_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            led_16bits_tri_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.824ns  (logic 4.148ns (47.010%)  route 4.676ns (52.990%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        1.605    -0.935    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y112        FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y112        FDRE (Prop_fdre_C_Q)         0.419    -0.516 r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           4.676     4.160    lopt_4
    V14                  OBUF (Prop_obuf_I_O)         3.729     7.889 r  led_16bits_tri_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     7.889    led_16bits_tri_o[13]
    V14                                                               r  led_16bits_tri_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            led_16bits_tri_o[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.719ns  (logic 4.025ns (46.165%)  route 4.694ns (53.835%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        1.605    -0.935    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y112        FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y112        FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           4.694     4.214    lopt_6
    V11                  OBUF (Prop_obuf_I_O)         3.569     7.783 r  led_16bits_tri_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000     7.783    led_16bits_tri_o[15]
    V11                                                               r  led_16bits_tri_o[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            led_16bits_tri_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.578ns  (logic 4.149ns (48.371%)  route 4.429ns (51.629%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        1.604    -0.936    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X55Y113        FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y113        FDRE (Prop_fdre_C_Q)         0.419    -0.517 r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           4.429     3.912    lopt_13
    U16                  OBUF (Prop_obuf_I_O)         3.730     7.642 r  led_16bits_tri_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.642    led_16bits_tri_o[7]
    U16                                                               r  led_16bits_tri_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            led_16bits_tri_o[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.572ns  (logic 4.140ns (48.290%)  route 4.433ns (51.710%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        1.605    -0.935    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y112        FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y112        FDRE (Prop_fdre_C_Q)         0.419    -0.516 r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           4.433     3.917    lopt_14
    V16                  OBUF (Prop_obuf_I_O)         3.721     7.637 r  led_16bits_tri_o_OBUF[8]_inst/O
                         net (fo=0)                   0.000     7.637    led_16bits_tri_o[8]
    V16                                                               r  led_16bits_tri_o[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            led_16bits_tri_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.422ns  (logic 4.149ns (49.262%)  route 4.273ns (50.738%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        1.605    -0.935    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y112        FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y112        FDRE (Prop_fdre_C_Q)         0.419    -0.516 r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           4.273     3.757    lopt_12
    U17                  OBUF (Prop_obuf_I_O)         3.730     7.487 r  led_16bits_tri_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.487    led_16bits_tri_o[6]
    U17                                                               r  led_16bits_tri_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            led_16bits_tri_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.280ns  (logic 4.143ns (50.034%)  route 4.137ns (49.966%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        1.605    -0.935    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y112        FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y112        FDRE (Prop_fdre_C_Q)         0.419    -0.516 r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           4.137     3.621    lopt_3
    V15                  OBUF (Prop_obuf_I_O)         3.724     7.345 r  led_16bits_tri_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     7.345    led_16bits_tri_o[12]
    V15                                                               r  led_16bits_tri_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            led_16bits_tri_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.252ns  (logic 4.125ns (49.991%)  route 4.127ns (50.009%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        1.604    -0.936    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X55Y113        FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y113        FDRE (Prop_fdre_C_Q)         0.419    -0.517 r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           4.127     3.610    lopt_2
    T16                  OBUF (Prop_obuf_I_O)         3.706     7.316 r  led_16bits_tri_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.316    led_16bits_tri_o[11]
    T16                                                               r  led_16bits_tri_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            led_16bits_tri_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.207ns  (logic 4.008ns (48.831%)  route 4.200ns (51.169%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        1.605    -0.935    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y112        FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y112        FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           4.200     3.721    lopt_11
    V17                  OBUF (Prop_obuf_I_O)         3.552     7.272 r  led_16bits_tri_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.272    led_16bits_tri_o[5]
    V17                                                               r  led_16bits_tri_o[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[14]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            led_16bits_tri_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.206ns  (logic 1.377ns (62.422%)  route 0.829ns (37.578%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        0.554    -0.610    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X52Y114        FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[14]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[14]_lopt_replica/Q
                         net (fo=1, routed)           0.829     0.360    lopt_7
    K15                  OBUF (Prop_obuf_I_O)         1.236     1.596 r  led_16bits_tri_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.596    led_16bits_tri_o[1]
    K15                                                               r  led_16bits_tri_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[13]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            led_16bits_tri_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.265ns  (logic 1.394ns (61.564%)  route 0.870ns (38.436%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        0.554    -0.610    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X52Y114        FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[13]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[13]_lopt_replica/Q
                         net (fo=1, routed)           0.870     0.401    lopt_8
    J13                  OBUF (Prop_obuf_I_O)         1.253     1.655 r  led_16bits_tri_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.655    led_16bits_tri_o[2]
    J13                                                               r  led_16bits_tri_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            led_16bits_tri_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.281ns  (logic 1.385ns (60.730%)  route 0.896ns (39.270%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        0.555    -0.609    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y113        FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y113        FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]_lopt_replica/Q
                         net (fo=1, routed)           0.896     0.451    lopt
    H17                  OBUF (Prop_obuf_I_O)         1.221     1.672 r  led_16bits_tri_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.672    led_16bits_tri_o[0]
    H17                                                               r  led_16bits_tri_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            led_16bits_tri_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.486ns  (logic 1.393ns (56.053%)  route 1.092ns (43.947%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        0.555    -0.609    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y112        FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           1.092     0.624    lopt_10
    R18                  OBUF (Prop_obuf_I_O)         1.252     1.877 r  led_16bits_tri_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.877    led_16bits_tri_o[4]
    R18                                                               r  led_16bits_tri_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            led_16bits_tri_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.676ns  (logic 1.415ns (52.890%)  route 1.261ns (47.110%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        0.555    -0.609    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y113        FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y113        FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]_lopt_replica/Q
                         net (fo=1, routed)           1.261     0.815    lopt_9
    N14                  OBUF (Prop_obuf_I_O)         1.251     2.067 r  led_16bits_tri_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.067    led_16bits_tri_o[3]
    N14                                                               r  led_16bits_tri_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            led_16bits_tri_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.879ns  (logic 1.393ns (48.399%)  route 1.486ns (51.601%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        0.555    -0.609    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y112        FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           1.486     1.017    lopt_11
    V17                  OBUF (Prop_obuf_I_O)         1.252     2.270 r  led_16bits_tri_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.270    led_16bits_tri_o[5]
    V17                                                               r  led_16bits_tri_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            led_16bits_tri_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.923ns  (logic 1.414ns (48.381%)  route 1.509ns (51.619%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        0.554    -0.610    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X55Y113        FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y113        FDRE (Prop_fdre_C_Q)         0.128    -0.482 r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           1.509     1.027    lopt_2
    T16                  OBUF (Prop_obuf_I_O)         1.286     2.313 r  led_16bits_tri_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.313    led_16bits_tri_o[11]
    T16                                                               r  led_16bits_tri_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            led_16bits_tri_o[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.923ns  (logic 1.419ns (48.546%)  route 1.504ns (51.454%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        0.555    -0.609    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y113        FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y113        FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           1.504     1.059    lopt_15
    T15                  OBUF (Prop_obuf_I_O)         1.255     2.314 r  led_16bits_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.314    led_16bits_tri_o[9]
    T15                                                               r  led_16bits_tri_o[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            led_16bits_tri_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.954ns  (logic 1.433ns (48.517%)  route 1.521ns (51.483%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        0.555    -0.609    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y112        FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y112        FDRE (Prop_fdre_C_Q)         0.128    -0.481 r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.521     1.040    lopt_3
    V15                  OBUF (Prop_obuf_I_O)         1.305     2.345 r  led_16bits_tri_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.345    led_16bits_tri_o[12]
    V15                                                               r  led_16bits_tri_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            led_16bits_tri_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.021ns  (logic 1.437ns (47.556%)  route 1.584ns (52.444%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        0.555    -0.609    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y112        FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y112        FDRE (Prop_fdre_C_Q)         0.128    -0.481 r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           1.584     1.103    lopt_12
    U17                  OBUF (Prop_obuf_I_O)         1.309     2.412 r  led_16bits_tri_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.412    led_16bits_tri_o[6]
    U17                                                               r  led_16bits_tri_o[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_system_clk_wiz_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            system_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.841ns  (logic 0.124ns (6.737%)  route 1.717ns (93.263%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  system_i/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.717     1.717    system_i/rst_clk_wiz_100M/U0/EXT_LPF/dcm_locked
    SLICE_X84Y121        LUT4 (Prop_lut4_I0_O)        0.124     1.841 r  system_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     1.841    system_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X84Y121        FDRE                                         r  system_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        1.582    -1.439    system_i/rst_clk_wiz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X84Y121        FDRE                                         r  system_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            system_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.731ns  (logic 0.045ns (6.159%)  route 0.686ns (93.841%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  system_i/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.686     0.686    system_i/rst_clk_wiz_100M/U0/EXT_LPF/dcm_locked
    SLICE_X84Y121        LUT4 (Prop_lut4_I0_O)        0.045     0.731 r  system_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     0.731    system_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X84Y121        FDRE                                         r  system_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  system_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    system_i/clk_wiz/inst/clk_in1_system_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  system_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9641, routed)        0.860    -0.813    system_i/rst_clk_wiz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X84Y121        FDRE                                         r  system_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/C





