// Seed: 3641308020
module module_0 (
    input wire id_0,
    input wor id_1,
    output supply1 id_2,
    output supply1 id_3,
    input wand id_4,
    input wor id_5,
    input tri id_6,
    input tri0 id_7,
    input supply1 id_8,
    output wand id_9,
    input wire id_10,
    input uwire id_11,
    input tri0 id_12
    , id_23,
    input tri0 id_13,
    input supply1 id_14,
    input wor id_15,
    input wire id_16,
    output wand id_17,
    input tri id_18,
    output wand id_19,
    output tri id_20,
    output tri0 id_21
);
  always_comb @(posedge id_18) $clog2(39);
  ;
  wire id_24[-1  *  1  +  -1 : 1 'b0];
  ;
endmodule
module module_1 #(
    parameter id_0 = 32'd21,
    parameter id_3 = 32'd57
) (
    output wand  _id_0,
    output wand  id_1,
    input  uwire id_2,
    input  wand  _id_3
);
  logic [-1 'b0 : ~  id_0  &&  id_3] id_5;
  assign id_1 = id_5;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_1,
      id_1,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_1,
      id_2,
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_6 = 0;
endmodule
