============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Chang/software/TD/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Admin
   Run Date =   Sun Sep 15 11:40:46 2024

   Run on =     DZ-CHANGRENWEI
============================================================
RUN-1002 : start command "open_project biss_test.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../01_src/03_ip/mypll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../01_src/03_ip/mypll.v(78)
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_test.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_control.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/led.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_crc6.v
RUN-1001 : Project manager successfully analyzed 5 source files.
RUN-1002 : start command "import_device eagle_20.db -package EG4X20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/M14  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/biss_test_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "read_sdc ../../01_src/04_pin/biss_test.sdc"
RUN-1002 : start command "get_ports sys_clk"
RUN-1002 : start command "create_clock -name clk_50MHz -period 20 -waveform 10 20 "
RUN-1102 : create_clock: clock name: clk_50MHz, type: 0, period: 20000, rise: 10000, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {U1_pll/pll_inst.clkc[0]} -source [get_ports {sys_clk}] -master_clock {clk_50MHz} -multiply_by 4.0000 [get_pins {U1_pll/pll_inst.clkc[0]}]
RUN-1002 : start command "get_ports sys_clk"
RUN-1002 : start command "get_pins U1_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name U1_pll/pll_inst.clkc[0] -source  -master_clock clk_50MHz -multiply_by 4.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {U1_pll/pll_inst.clkc[1]} -source [get_ports {sys_clk}] -master_clock {clk_50MHz} -divide_by 10.0000 [get_pins {U1_pll/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports sys_clk"
RUN-1002 : start command "get_pins U1_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name U1_pll/pll_inst.clkc[1] -source  -master_clock clk_50MHz -divide_by 10.0000 "
RUN-1002 : start command "config_chipwatcher ../../01_src/05_boot/biss_test.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model biss_test
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 34 trigger nets, 34 data nets.
KIT-1004 : Chipwatcher code = 0011011001110101
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/Chang/software/TD/cw/ -file biss_test_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\bus_det.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\register.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\tap.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\trigger.sv
HDL-1007 : analyze verilog file biss_test_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in biss_test_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=2,BUS_DIN_NUM=34,BUS_CTRL_NUM=76,BUS_WIDTH='{32'sb011100,32'sb0110},BUS_DIN_POS='{32'sb0,32'sb011100},BUS_CTRL_POS='{32'sb0,32'sb0111100}) in D:/Chang/software/TD/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=98) in D:/Chang/software/TD/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=98) in D:/Chang/software/TD/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/Chang/software/TD/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=2,BUS_DIN_NUM=34,BUS_CTRL_NUM=76,BUS_WIDTH='{32'sb011100,32'sb0110},BUS_DIN_POS='{32'sb0,32'sb011100},BUS_CTRL_POS='{32'sb0,32'sb0111100}) in D:/Chang/software/TD/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=2,BUS_DIN_NUM=34,BUS_CTRL_NUM=76,BUS_WIDTH='{32'sb011100,32'sb0110},BUS_DIN_POS='{32'sb0,32'sb011100},BUS_CTRL_POS='{32'sb0,32'sb0111100}) in D:/Chang/software/TD/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb011100) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0110) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/Chang/software/TD/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "biss_test"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=2,BUS_DIN_NUM=34,BUS_CTRL_NUM=76,BUS_WIDTH='{32'sb011100,32'sb0110},BUS_DIN_POS='{32'sb0,32'sb011100},BUS_CTRL_POS='{32'sb0,32'sb0111100})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=98)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=98)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=2,BUS_DIN_NUM=34,BUS_CTRL_NUM=76,BUS_WIDTH='{32'sb011100,32'sb0110},BUS_DIN_POS='{32'sb0,32'sb011100},BUS_CTRL_POS='{32'sb0,32'sb0111100})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=2,BUS_DIN_NUM=34,BUS_CTRL_NUM=76,BUS_WIDTH='{32'sb011100,32'sb0110},BUS_DIN_POS='{32'sb0,32'sb011100},BUS_CTRL_POS='{32'sb0,32'sb0111100})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb011100)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0110)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model biss_test
SYN-1032 : 1765/12 useful/useless nets, 947/4 useful/useless insts
SYN-1016 : Merged 16 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1502/16 useful/useless nets, 1322/12 useful/useless insts
SYN-1021 : Optimized 2 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 1, 357 better
SYN-1014 : Optimize round 2
SYN-1032 : 1253/30 useful/useless nets, 1073/32 useful/useless insts
SYN-1015 : Optimize round 2, 64 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.088708s wall, 0.546875s user + 0.531250s system = 1.078125s CPU (99.0%)

RUN-1004 : used memory is 109 MB, reserved memory is 79 MB, peak memory is 111 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 11 IOs to PADs
RUN-1002 : start command "update_pll_param -module biss_test"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1265/119 useful/useless nets, 1100/38 useful/useless insts
SYN-1016 : Merged 10 instances.
SYN-2571 : Optimize after map_dsp, round 1, 167 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 34 instances.
SYN-2501 : Optimize round 1, 70 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-1019 : Optimized 9 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 1698/4 useful/useless nets, 1533/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 6253, tnet num: 1698, tinst num: 1532, tnode num: 7871, tedge num: 9440.
TMR-2508 : Levelizing timing graph completed, there are 77 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1698 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 237 (3.47), #lev = 7 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 245 (3.48), #lev = 6 (1.67)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 437 instances into 245 LUTs, name keeping = 68%.
SYN-1001 : Packing model "biss_test" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 324 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 112 adder to BLE ...
SYN-4008 : Packed 112 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model biss_test
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.735577s wall, 1.109375s user + 0.625000s system = 1.734375s CPU (99.9%)

RUN-1004 : used memory is 115 MB, reserved memory is 85 MB, peak memory is 130 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model biss_test
SYN-5055 WARNING: The kept net U2_control/data_crc[5] will be merged to another kept net U2_control/crc_data[5]
SYN-5055 WARNING: The kept net U2_control/data_crc[4] will be merged to another kept net U2_control/crc_data[4]
SYN-5055 WARNING: The kept net U2_control/data_crc[3] will be merged to another kept net U2_control/crc_data[3]
SYN-5055 WARNING: The kept net U2_control/data_crc[2] will be merged to another kept net U2_control/crc_data[2]
SYN-5055 WARNING: The kept net U2_control/data_crc[1] will be merged to another kept net U2_control/crc_data[1]
SYN-5055 WARNING: The kept net U2_control/data_crc[0] will be merged to another kept net U2_control/crc_data[0]
SYN-5055 WARNING: The kept net U2_control/angle[25] will be merged to another kept net U2_control/data_out[25]
SYN-5055 WARNING: The kept net U2_control/angle[24] will be merged to another kept net U2_control/data_out[24]
SYN-5055 WARNING: The kept net U2_control/angle[23] will be merged to another kept net U2_control/data_out[23]
SYN-5055 WARNING: The kept net U2_control/angle[22] will be merged to another kept net U2_control/data_out[22]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net U2_control/clk driven by BUFG (163 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (217 clock/control pins, 0 other pins).
SYN-4027 : Net U2_control/clk_5M is clkc1 of pll U1_pll/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll U1_pll/pll_inst.
SYN-4020 : Net sys_clk_dup_1 is fbclk of pll U1_pll/pll_inst.
SYN-4024 : Net "U2_control/clk_out_reg1" drives clk pins.
SYN-4025 : Tag rtl::Net U2_control/clk as clock net
SYN-4025 : Tag rtl::Net U2_control/clk_5M as clock net
SYN-4025 : Tag rtl::Net U2_control/clk_out_reg1 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sys_clk_dup_1 as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net U2_control/clk_out_reg1 to drive 34 clock pins.
PHY-1001 : Populate physical database on model biss_test.
RUN-1001 : There are total 1058 instances
RUN-0007 : 444 luts, 452 seqs, 75 mslices, 53 lslices, 11 pads, 16 brams, 0 dsps
RUN-1001 : There are total 1235 nets
RUN-1001 : 663 nets have 2 pins
RUN-1001 : 454 nets have [3 - 5] pins
RUN-1001 : 67 nets have [6 - 10] pins
RUN-1001 : 22 nets have [11 - 20] pins
RUN-1001 : 21 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      2      
RUN-1001 :   No   |  No   |  Yes  |     237     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     213     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    5    |   4   |     5      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 11
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1056 instances, 444 luts, 452 seqs, 128 slices, 18 macros(128 instances: 75 mslices 53 lslices)
PHY-0007 : Cell area utilization is 3%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 5352, tnet num: 1233, tinst num: 1056, tnode num: 7030, tedge num: 8893.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1233 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.130889s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (95.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 312746
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1056.
PHY-3001 : End clustering;  0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 247131, overlap = 36
PHY-3002 : Step(2): len = 203835, overlap = 36
PHY-3002 : Step(3): len = 180638, overlap = 36
PHY-3002 : Step(4): len = 163567, overlap = 36
PHY-3002 : Step(5): len = 147480, overlap = 36
PHY-3002 : Step(6): len = 131600, overlap = 36
PHY-3002 : Step(7): len = 118598, overlap = 36
PHY-3002 : Step(8): len = 108767, overlap = 36
PHY-3002 : Step(9): len = 98542, overlap = 36
PHY-3002 : Step(10): len = 89926.1, overlap = 31.5
PHY-3002 : Step(11): len = 83119.1, overlap = 31.5
PHY-3002 : Step(12): len = 74769.4, overlap = 36
PHY-3002 : Step(13): len = 68761.4, overlap = 36
PHY-3002 : Step(14): len = 65551, overlap = 36
PHY-3002 : Step(15): len = 59786.2, overlap = 36
PHY-3002 : Step(16): len = 54768.2, overlap = 36
PHY-3002 : Step(17): len = 52404.5, overlap = 36
PHY-3002 : Step(18): len = 47083.7, overlap = 36.0625
PHY-3002 : Step(19): len = 44348.1, overlap = 36.1875
PHY-3002 : Step(20): len = 42098.8, overlap = 36.3125
PHY-3002 : Step(21): len = 39630.1, overlap = 36
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.7976e-06
PHY-3002 : Step(22): len = 40271.2, overlap = 31.7812
PHY-3002 : Step(23): len = 40638.4, overlap = 34.0938
PHY-3002 : Step(24): len = 39916, overlap = 34.125
PHY-3002 : Step(25): len = 39589, overlap = 32.5625
PHY-3002 : Step(26): len = 38775.3, overlap = 32.0938
PHY-3002 : Step(27): len = 37767.5, overlap = 28.125
PHY-3002 : Step(28): len = 36736.4, overlap = 28.25
PHY-3002 : Step(29): len = 36295.4, overlap = 26.0625
PHY-3002 : Step(30): len = 36006.1, overlap = 25.9688
PHY-3002 : Step(31): len = 35557.9, overlap = 25.7812
PHY-3002 : Step(32): len = 35208.8, overlap = 28.625
PHY-3002 : Step(33): len = 34859.4, overlap = 26.375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.15952e-05
PHY-3002 : Step(34): len = 34976.3, overlap = 28.6875
PHY-3002 : Step(35): len = 34933.1, overlap = 35.7188
PHY-3002 : Step(36): len = 34878.4, overlap = 35.7188
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.31904e-05
PHY-3002 : Step(37): len = 35003.5, overlap = 37.875
PHY-3002 : Step(38): len = 35012.4, overlap = 37.875
PHY-3002 : Step(39): len = 35063.6, overlap = 37.875
PHY-3002 : Step(40): len = 35044, overlap = 38
PHY-3002 : Step(41): len = 34868.1, overlap = 33.7812
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008181s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1233 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.028042s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (111.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.35234e-05
PHY-3002 : Step(42): len = 38086, overlap = 14.6562
PHY-3002 : Step(43): len = 38121.6, overlap = 13.8125
PHY-3002 : Step(44): len = 37748.3, overlap = 11.8125
PHY-3002 : Step(45): len = 37760.3, overlap = 9.875
PHY-3002 : Step(46): len = 37678.8, overlap = 9.25
PHY-3002 : Step(47): len = 37382.3, overlap = 10.3438
PHY-3002 : Step(48): len = 36672.7, overlap = 14.5
PHY-3002 : Step(49): len = 35886.7, overlap = 15
PHY-3002 : Step(50): len = 35208.6, overlap = 15.2812
PHY-3002 : Step(51): len = 34389, overlap = 16.4375
PHY-3002 : Step(52): len = 33779.6, overlap = 17.125
PHY-3002 : Step(53): len = 33213.8, overlap = 14.3125
PHY-3002 : Step(54): len = 32694.9, overlap = 15.7812
PHY-3002 : Step(55): len = 32291.4, overlap = 16.0625
PHY-3002 : Step(56): len = 31865.9, overlap = 16.8125
PHY-3002 : Step(57): len = 31393.9, overlap = 19.8125
PHY-3002 : Step(58): len = 31242.4, overlap = 21.375
PHY-3002 : Step(59): len = 30717.4, overlap = 21.5312
PHY-3002 : Step(60): len = 30393.4, overlap = 22.5
PHY-3002 : Step(61): len = 30246.7, overlap = 22.6562
PHY-3002 : Step(62): len = 30068, overlap = 23.4062
PHY-3002 : Step(63): len = 30005.9, overlap = 25.2812
PHY-3002 : Step(64): len = 29641.2, overlap = 25.6562
PHY-3002 : Step(65): len = 29537.3, overlap = 25.875
PHY-3002 : Step(66): len = 29569.3, overlap = 26.8125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000107047
PHY-3002 : Step(67): len = 29219.5, overlap = 27.1875
PHY-3002 : Step(68): len = 29173.9, overlap = 27.2812
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000214094
PHY-3002 : Step(69): len = 29080, overlap = 26.9062
PHY-3002 : Step(70): len = 29080, overlap = 26.9062
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000428187
PHY-3002 : Step(71): len = 29014.7, overlap = 27.25
PHY-3002 : Step(72): len = 29014.7, overlap = 27.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000856375
PHY-3002 : Step(73): len = 28990.4, overlap = 28.5625
PHY-3002 : Step(74): len = 28990.4, overlap = 28.5625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00171275
PHY-3002 : Step(75): len = 28948.9, overlap = 28.9375
PHY-3002 : Step(76): len = 28948.9, overlap = 28.9375
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.0034255
PHY-3002 : Step(77): len = 28950.8, overlap = 29.0625
PHY-3002 : Step(78): len = 28950.8, overlap = 29.0625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1233 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.033296s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (93.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.01315e-05
PHY-3002 : Step(79): len = 29279, overlap = 49.4375
PHY-3002 : Step(80): len = 29279, overlap = 49.4375
PHY-3002 : Step(81): len = 29142.8, overlap = 49.4375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.02631e-05
PHY-3002 : Step(82): len = 30677.8, overlap = 33.4062
PHY-3002 : Step(83): len = 30990, overlap = 32.5312
PHY-3002 : Step(84): len = 30676.7, overlap = 32.5312
PHY-3002 : Step(85): len = 30676.7, overlap = 32.5312
PHY-3002 : Step(86): len = 30396, overlap = 32.5312
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000120526
PHY-3002 : Step(87): len = 30557, overlap = 32.4688
PHY-3002 : Step(88): len = 30557, overlap = 32.4688
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000230238
PHY-3002 : Step(89): len = 30978.2, overlap = 32.6875
PHY-3002 : Step(90): len = 31280.5, overlap = 32.4375
PHY-3002 : Step(91): len = 31543.7, overlap = 33.875
PHY-3002 : Step(92): len = 31899.3, overlap = 31.125
PHY-3002 : Step(93): len = 31807.8, overlap = 30.7188
PHY-3002 : Step(94): len = 31613.7, overlap = 28.5938
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000460476
PHY-3002 : Step(95): len = 31439.3, overlap = 28.6562
PHY-3002 : Step(96): len = 31444, overlap = 28.6562
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000920953
PHY-3002 : Step(97): len = 31678.5, overlap = 28.0938
PHY-3002 : Step(98): len = 31737.4, overlap = 28
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00184191
PHY-3002 : Step(99): len = 31865.8, overlap = 27.7188
PHY-3002 : Step(100): len = 31913.9, overlap = 27.5938
PHY-3002 : Step(101): len = 32050, overlap = 26.6562
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00368381
PHY-3002 : Step(102): len = 32205.3, overlap = 26.6875
PHY-3002 : Step(103): len = 32357.2, overlap = 26.3438
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00736762
PHY-3002 : Step(104): len = 32493.2, overlap = 26.5625
PHY-3002 : Step(105): len = 32567.6, overlap = 26.75
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.0147352
PHY-3002 : Step(106): len = 32593.5, overlap = 26.5625
PHY-3002 : Step(107): len = 32621.5, overlap = 26.9375
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.0294705
PHY-3002 : Step(108): len = 32644.1, overlap = 26.8125
PHY-3002 : Step(109): len = 32826.5, overlap = 26.3125
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.058941
PHY-3002 : Step(110): len = 32806.2, overlap = 26.3125
PHY-3002 : Step(111): len = 32796.7, overlap = 26.125
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.117882
PHY-3002 : Step(112): len = 32794.8, overlap = 26
PHY-3002 : Step(113): len = 32839.9, overlap = 25.9375
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 5352, tnet num: 1233, tinst num: 1056, tnode num: 7030, tedge num: 8893.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 63.50 peak overflow 3.97
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1235.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 39984, over cnt = 156(0%), over = 599, worst = 21
PHY-1001 : End global iterations;  0.082516s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (132.5%)

PHY-1001 : Congestion index: top1 = 36.90, top5 = 19.20, top10 = 11.82, top15 = 8.37.
PHY-1001 : End incremental global routing;  0.134913s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (104.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1233 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.021841s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (143.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.169208s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (101.6%)

OPT-1001 : Current memory(MB): used = 169, reserve = 137, peak = 169.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 879/1235.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 39984, over cnt = 156(0%), over = 599, worst = 21
PHY-1002 : len = 42368, over cnt = 113(0%), over = 319, worst = 15
PHY-1002 : len = 46568, over cnt = 30(0%), over = 41, worst = 3
PHY-1002 : len = 47248, over cnt = 2(0%), over = 3, worst = 2
PHY-1002 : len = 47288, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.078903s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (118.8%)

PHY-1001 : Congestion index: top1 = 34.18, top5 = 19.82, top10 = 13.10, top15 = 9.34.
OPT-1001 : End congestion update;  0.120383s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (116.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1233 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.026902s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (116.2%)

OPT-0007 : Start: WNS 219 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 319 TNS 0 NUM_FEPS 0 with 2 cells processed and 100 slack improved
OPT-0007 : Iter 2: improved WNS 319 TNS 0 NUM_FEPS 0 with 2 cells processed and 0 slack improved
OPT-1001 : End global optimization;  0.149116s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (115.3%)

OPT-1001 : Current memory(MB): used = 170, reserve = 139, peak = 170.
OPT-1001 : End physical optimization;  0.452919s wall, 0.531250s user + 0.015625s system = 0.546875s CPU (120.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 444 LUT to BLE ...
SYN-4008 : Packed 444 LUT and 159 SEQ to BLE.
SYN-4003 : Packing 293 remaining SEQ's ...
SYN-4005 : Packed 181 SEQ with LUT/SLICE
SYN-4006 : 121 single LUT's are left
SYN-4006 : 112 single SEQ's are left
SYN-4011 : Packing model "biss_test" (AL_USER_NORMAL) with 556/798 primitive instances ...
PHY-3001 : End packing;  0.039551s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (118.5%)

PHY-1001 : Populate physical database on model biss_test.
RUN-1001 : There are total 470 instances
RUN-1001 : 218 mslices, 218 lslices, 11 pads, 16 brams, 0 dsps
RUN-1001 : There are total 1082 nets
RUN-1001 : 495 nets have 2 pins
RUN-1001 : 464 nets have [3 - 5] pins
RUN-1001 : 72 nets have [6 - 10] pins
RUN-1001 : 21 nets have [11 - 20] pins
RUN-1001 : 25 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : design contains 468 instances, 436 slices, 18 macros(128 instances: 75 mslices 53 lslices)
PHY-3001 : Cell area utilization is 5%
PHY-3001 : After packing: Len = 32878.8, Over = 32.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 4655, tnet num: 1080, tinst num: 468, tnode num: 5868, tedge num: 8021.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1080 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.149737s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (93.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.5641e-05
PHY-3002 : Step(114): len = 32393.2, overlap = 34
PHY-3002 : Step(115): len = 32286.7, overlap = 33
PHY-3002 : Step(116): len = 32022.2, overlap = 33
PHY-3002 : Step(117): len = 31871, overlap = 34.25
PHY-3002 : Step(118): len = 31935.3, overlap = 33.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000151282
PHY-3002 : Step(119): len = 32014.7, overlap = 33.5
PHY-3002 : Step(120): len = 32243.6, overlap = 33.25
PHY-3002 : Step(121): len = 32319.8, overlap = 33.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000302564
PHY-3002 : Step(122): len = 32973.4, overlap = 30.25
PHY-3002 : Step(123): len = 33533.6, overlap = 29
PHY-3002 : Step(124): len = 33445.7, overlap = 28
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.086482s wall, 0.078125s user + 0.156250s system = 0.234375s CPU (271.0%)

PHY-3001 : Trial Legalized: Len = 45382
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1080 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.024843s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (125.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00217
PHY-3002 : Step(125): len = 42636.1, overlap = 3.5
PHY-3002 : Step(126): len = 40336.5, overlap = 6.5
PHY-3002 : Step(127): len = 38710.4, overlap = 9.5
PHY-3002 : Step(128): len = 37282.7, overlap = 9.75
PHY-3002 : Step(129): len = 36638.5, overlap = 11
PHY-3002 : Step(130): len = 36080, overlap = 13
PHY-3002 : Step(131): len = 35713.6, overlap = 12.75
PHY-3002 : Step(132): len = 35306.4, overlap = 14.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00433999
PHY-3002 : Step(133): len = 35336.2, overlap = 14.5
PHY-3002 : Step(134): len = 35291.3, overlap = 14.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00867998
PHY-3002 : Step(135): len = 35276.6, overlap = 14.75
PHY-3002 : Step(136): len = 35202.8, overlap = 14.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006516s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 40681.6, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.004397s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (355.3%)

PHY-3001 : 1 instances has been re-located, deltaX = 0, deltaY = 1, maxDist = 1.
PHY-3001 : Final: Len = 40697.6, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 4655, tnet num: 1080, tinst num: 468, tnode num: 5868, tedge num: 8021.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 64/1082.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 50504, over cnt = 151(0%), over = 246, worst = 5
PHY-1002 : len = 51432, over cnt = 75(0%), over = 104, worst = 4
PHY-1002 : len = 52464, over cnt = 15(0%), over = 20, worst = 4
PHY-1002 : len = 52592, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 52736, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.139220s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (112.2%)

PHY-1001 : Congestion index: top1 = 32.35, top5 = 22.15, top10 = 15.05, top15 = 10.80.
PHY-1001 : End incremental global routing;  0.191321s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (114.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1080 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.035077s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (89.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.248668s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (113.1%)

OPT-1001 : Current memory(MB): used = 173, reserve = 142, peak = 173.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 939/1082.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 52736, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.004462s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (350.2%)

PHY-1001 : Congestion index: top1 = 32.35, top5 = 22.15, top10 = 15.05, top15 = 10.80.
OPT-1001 : End congestion update;  0.050893s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (92.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1080 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.023899s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (65.4%)

OPT-0007 : Start: WNS 185 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 452 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 468 instances, 436 slices, 18 macros(128 instances: 75 mslices 53 lslices)
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Initial: Len = 40675.8, Over = 0
PHY-3001 : End spreading;  0.004194s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 40675.8, Over = 0
PHY-3001 : End incremental legalization;  0.029589s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (105.6%)

OPT-0007 : Iter 1: improved WNS 185 TNS 0 NUM_FEPS 0 with 1 cells processed and 100 slack improved
OPT-0007 : Iter 2: improved WNS 185 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  0.112301s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (97.4%)

OPT-1001 : Current memory(MB): used = 177, reserve = 145, peak = 177.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1080 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.023846s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (65.5%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 936/1082.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 52696, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 52696, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.012586s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (124.1%)

PHY-1001 : Congestion index: top1 = 32.35, top5 = 22.13, top10 = 15.05, top15 = 10.79.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1080 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.023890s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (130.8%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 185 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 31.965517
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack 185ps with logic level 6 
RUN-1001 :   extra opt step will be enabled to improve QoR
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 452 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 468 instances, 436 slices, 18 macros(128 instances: 75 mslices 53 lslices)
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Initial: Len = 40675.8, Over = 0
PHY-3001 : End spreading;  0.004020s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 40675.8, Over = 0
PHY-3001 : End incremental legalization;  0.028791s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (54.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1080 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.023838s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (65.5%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 937/1082.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 52696, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.004348s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 32.35, top5 = 22.13, top10 = 15.05, top15 = 10.79.
OPT-1001 : End congestion update;  0.050676s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (123.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1080 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.023755s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (65.8%)

OPT-0007 : Start: WNS 185 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 185 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  0.075222s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (103.9%)

OPT-1001 : Current memory(MB): used = 175, reserve = 146, peak = 177.
OPT-1001 : Start bottleneck based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 937/1082.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 52696, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.004500s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 32.35, top5 = 22.13, top10 = 15.05, top15 = 10.79.
OPT-1001 : End congestion update;  0.050192s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (124.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1080 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.023570s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (66.3%)

OPT-0007 : Start: WNS 185 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 185 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-0007 : Iter 2: improved WNS 185 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End bottleneck based optimization;  0.079206s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (98.6%)

OPT-1001 : Current memory(MB): used = 175, reserve = 144, peak = 177.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1080 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.022942s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (136.2%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Current memory(MB): used = 175, reserve = 144, peak = 177.
OPT-1001 : Start congestion recovery ...
RUN-1002 : start command "set_param place ofv 80"
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1080 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.022744s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (68.7%)

RUN-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 937/1082.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 52696, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.004497s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 32.35, top5 = 22.13, top10 = 15.05, top15 = 10.79.
RUN-1001 : End congestion update;  0.048526s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (96.6%)
 
RUN-1001 : design has 41 columns and 72 rows with 0 high-util (over 100 percentage) tiles versus total tile num 2952
OPT-1001 : End congestion recovery;  0.071476s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (87.4%)

OPT-1001 : Current memory(MB): used = 175, reserve = 146, peak = 177.
OPT-1001 : End physical optimization;  0.922208s wall, 0.890625s user + 0.078125s system = 0.968750s CPU (105.0%)

RUN-1003 : finish command "place" in  5.563339s wall, 7.109375s user + 7.343750s system = 14.453125s CPU (259.8%)

RUN-1004 : used memory is 159 MB, reserved memory is 127 MB, peak memory is 177 MB
RUN-1002 : start command "export_db biss_test_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 470 instances
RUN-1001 : 218 mslices, 218 lslices, 11 pads, 16 brams, 0 dsps
RUN-1001 : There are total 1082 nets
RUN-1001 : 495 nets have 2 pins
RUN-1001 : 464 nets have [3 - 5] pins
RUN-1001 : 72 nets have [6 - 10] pins
RUN-1001 : 21 nets have [11 - 20] pins
RUN-1001 : 25 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 4655, tnet num: 1080, tinst num: 468, tnode num: 5868, tedge num: 8021.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 218 mslices, 218 lslices, 11 pads, 16 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1080 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 49496, over cnt = 148(0%), over = 243, worst = 5
PHY-1002 : len = 50592, over cnt = 84(0%), over = 112, worst = 3
PHY-1002 : len = 51888, over cnt = 13(0%), over = 13, worst = 1
PHY-1002 : len = 52088, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.141476s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (154.6%)

PHY-1001 : Congestion index: top1 = 32.22, top5 = 21.83, top10 = 14.92, top15 = 10.67.
PHY-1001 : End global routing;  0.186342s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (142.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 198, reserve = 167, peak = 210.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net U2_control/clk will be merged with clock U1_pll/clk0_buf
PHY-1001 : net U2_control/clk_5M will be routed on clock mesh
PHY-1001 : clock net U2_control/clk_out_reg1_syn_4 will be merged with clock U2_control/clk_out_reg1
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 462, reserve = 434, peak = 462.
PHY-1001 : End build detailed router design. 3.723173s wall, 3.609375s user + 0.109375s system = 3.718750s CPU (99.9%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 23408, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.276286s wall, 1.281250s user + 0.000000s system = 1.281250s CPU (100.4%)

PHY-1001 : Current memory(MB): used = 494, reserve = 468, peak = 494.
PHY-1001 : End phase 1; 1.282419s wall, 1.281250s user + 0.000000s system = 1.281250s CPU (99.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 88% nets.
PHY-1022 : len = 183280, over cnt = 38(0%), over = 38, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 494, reserve = 468, peak = 494.
PHY-1001 : End initial routed; 1.634870s wall, 1.734375s user + 0.171875s system = 1.906250s CPU (116.6%)

PHY-1001 : Update timing.....
PHY-1001 : 93/959(9%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -1.431   |  -2.515   |   4   
RUN-1001 :   Hold   |   0.247   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.168340s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (92.8%)

PHY-1001 : Current memory(MB): used = 495, reserve = 469, peak = 495.
PHY-1001 : End phase 2; 1.803270s wall, 1.890625s user + 0.171875s system = 2.062500s CPU (114.4%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 13 pins with SWNS -1.240ns STNS -2.324ns FEP 4.
PHY-1001 : End OPT Iter 1; 0.017327s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (180.4%)

PHY-1022 : len = 183344, over cnt = 45(0%), over = 45, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.024483s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (127.6%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 183192, over cnt = 8(0%), over = 8, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.055035s wall, 0.078125s user + 0.062500s system = 0.140625s CPU (255.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 183272, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.029969s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (208.6%)

PHY-1001 : Update timing.....
PHY-1001 : 93/959(9%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -1.240   |  -2.324   |   4   
RUN-1001 :   Hold   |   0.247   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.195898s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (103.7%)

PHY-1001 : Commit to database.....
PHY-1001 : 9 feed throughs used by 8 nets
PHY-1001 : End commit to database; 0.166018s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (103.5%)

PHY-1001 : Current memory(MB): used = 508, reserve = 482, peak = 508.
PHY-1001 : End phase 3; 0.628199s wall, 0.687500s user + 0.078125s system = 0.765625s CPU (121.9%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 14 pins with SWNS -0.978ns STNS -2.062ns FEP 4.
PHY-1001 : End OPT Iter 1; 0.043510s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (71.8%)

PHY-1022 : len = 183208, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.053682s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (87.3%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-0.978ns, -2.062ns, 4}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 183208, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.018125s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (86.2%)

PHY-1001 : Update timing.....
PHY-1001 : 90/959(9%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -1.011   |  -2.095   |   4   
RUN-1001 :   Hold   |   0.247   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.195809s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (103.7%)

PHY-1001 : Commit to database.....
PHY-1001 : 12 feed throughs used by 11 nets
PHY-1001 : End commit to database; 0.167697s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (102.5%)

PHY-1001 : Current memory(MB): used = 511, reserve = 484, peak = 511.
PHY-1001 : End phase 4; 0.452931s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (100.0%)

PHY-1003 : Routed, final wirelength = 183208
PHY-1001 : Current memory(MB): used = 511, reserve = 485, peak = 511.
PHY-1001 : End export database. 0.008752s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  8.111700s wall, 8.125000s user + 0.375000s system = 8.500000s CPU (104.8%)

RUN-1003 : finish command "route" in  8.492905s wall, 8.562500s user + 0.390625s system = 8.953125s CPU (105.4%)

RUN-1004 : used memory is 449 MB, reserved memory is 421 MB, peak memory is 511 MB
RUN-1002 : start command "report_area -io_info -file biss_test_phy.area"
RUN-1001 : standard
***Report Model: biss_test Device: EG4X20BG256***

IO Statistics
#IO                        11
  #input                    4
  #output                   7
  #inout                    0

Utilization Statistics
#lut                      720   out of  19600    3.67%
#reg                      452   out of  19600    2.31%
#le                       832
  #lut only               380   out of    832   45.67%
  #reg only               112   out of    832   13.46%
  #lut&reg                340   out of    832   40.87%
#dsp                        0   out of     29    0.00%
#bram                      16   out of     64   25.00%
  #bram9k                  16
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       11   out of    188    5.85%
  #ireg                     2
  #oreg                     5
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet                   Type               DriverType         Driver                             Fanout
#1        config_inst_syn_9          GCLK               config             config_inst.jtck                   121
#2        U1_pll/clk0_buf            GCLK               pll                U1_pll/pll_inst.clkc0              110
#3        sys_clk_dup_1              GCLK               io                 sys_clk_syn_2.di                   28
#4        U2_control/clk_out_reg1    GCLK               mslice             U2_control/request_reg_syn_5.q0    19
#5        U2_control/clk_5M          GCLK               pll                U1_pll/pll_inst.clkc1              13


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     key         INPUT         D3        LVCMOS25          N/A          PULLUP      IREG    
     sl          INPUT        M15        LVCMOS25          N/A          PULLUP      IREG    
   sys_clk       INPUT         T8        LVCMOS25          N/A          PULLUP      NONE    
  sys_rst_n      INPUT         C3        LVCMOS25          N/A          PULLUP      NONE    
     de         OUTPUT        T14        LVCMOS25           8            NONE       NONE    
   led[3]       OUTPUT         M6        LVCMOS25           8            NONE       OREG    
   led[2]       OUTPUT         P5        LVCMOS25           8            NONE       OREG    
   led[1]       OUTPUT         N5        LVCMOS25           8            NONE       OREG    
   led[0]       OUTPUT         P4        LVCMOS25           8            NONE       OREG    
     ma         OUTPUT        K16        LVCMOS25           8            NONE       OREG    
     re         OUTPUT        R15        LVCMOS25           8            NONE       NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------+
|Instance                            |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------+
|top                                 |biss_test      |832    |592     |128     |459     |16      |0       |
|  U1_pll                            |mypll          |0      |0       |0       |0       |0       |0       |
|  U2_control                        |biss_control   |183    |156     |24      |86      |0       |0       |
|  U3_CRC                            |biss_crc6      |21     |21      |0       |7       |0       |0       |
|  U4_led                            |led            |69     |56      |9       |36      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER |558    |358     |95      |323     |0       |0       |
|    wrapper_cwc_top                 |cwc_top        |558    |358     |95      |323     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int    |211    |114     |0       |208     |0       |0       |
|        reg_inst                    |register       |208    |112     |0       |205     |0       |0       |
|        tap_inst                    |tap            |3      |2       |0       |3       |0       |0       |
|      trigger_inst                  |trigger        |347    |244     |95      |115     |0       |0       |
|        bus_inst                    |bus_top        |110    |72      |38      |38      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det        |91     |61      |30      |32      |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det        |19     |11      |8       |6       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl       |158    |129     |29      |53      |0       |0       |
+---------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       484   
    #2          2       303   
    #3          3       123   
    #4          4        38   
    #5        5-10       73   
    #6        11-50      37   
    #7       51-100      5    
    #8       101-500     1    
  Average     3.07            

RUN-1002 : start command "export_db biss_test_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 4655, tnet num: 1080, tinst num: 468, tnode num: 5868, tedge num: 8021.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file biss_test_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 1080 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 3. Number of clock nets = 5 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
		U2_control/clk_out_reg1_syn_4
		config_inst_syn_10
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in biss_test_phy.timing, timing summary in biss_test_phy.tsm.
RUN-1002 : start command "export_bid biss_test_inst.bid"
PRG-1000 : <!-- HMAC is: c45891910d2c1848ad47692aaa6a7218c6e0ac1f9afa8a68cc028b0e9cc36c8a -->
RUN-1002 : start command "bitgen -bit biss_test.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 468
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1082, pip num: 11875
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 12
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1274 valid insts, and 31417 bits set as '1'.
BIT-1004 : the usercode register value: 00000000010001100011011001110101
BIT-1004 : PLL setting string = 0010
BIT-1004 : Generate bits file biss_test.bit.
RUN-1003 : finish command "bitgen -bit biss_test.bit" in  2.228557s wall, 18.312500s user + 0.125000s system = 18.437500s CPU (827.3%)

RUN-1004 : used memory is 458 MB, reserved memory is 438 MB, peak memory is 656 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240915_114046.log"
