#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue May 23 23:51:02 2023
# Process ID: 7732
# Current directory: C:/Users/UPM/Desktop/porfi
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5124 C:\Users\UPM\Desktop\porfi\porfi.xpr
# Log file: C:/Users/UPM/Desktop/porfi/vivado.log
# Journal file: C:/Users/UPM/Desktop/porfi\vivado.jou
# Running On: upm00840, OS: Windows, CPU Frequency: 2394 MHz, CPU Physical cores: 6, Host memory: 6403 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/UPM/Desktop/porfi/porfi.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 1657.195 ; gain = 0.000
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: Final_test
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
ERROR: [Synth 8-1581] ambiguous name [C:/Users/UPM/Desktop/porfi/porfi.srcs/sources_1/new/Final_test.vhd:1]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1838.918 ; gain = 181.723
---------------------------------------------------------------------------------
WARNING: [Synth 8-2551] possible infinite loop; process does not have a wait statement [C:/Users/UPM/Desktop/porfi/porfi.srcs/sources_1/imports/sources_1/imports/new/Cont15sg.vhd:67]
WARNING: [Synth 8-9112] actual for formal port 'daddr_in' is neither a static name nor a globally static expression [C:/Users/UPM/Desktop/porfi/porfi.srcs/sources_1/imports/sources_1/new/conv.vhd:72]
WARNING: [Synth 8-9112] actual for formal port 'a' is neither a static name nor a globally static expression [C:/Users/UPM/Desktop/porfi/porfi.srcs/sources_1/imports/sources_1/new/mainn.vhd:119]
WARNING: [Synth 8-9112] actual for formal port 'rst' is neither a static name nor a globally static expression [C:/Users/UPM/Desktop/porfi/porfi.srcs/sources_1/imports/sources_1/new/mainn.vhd:122]
WARNING: [Synth 8-9112] actual for formal port 'rst' is neither a static name nor a globally static expression [C:/Users/UPM/Desktop/porfi/porfi.srcs/sources_1/imports/sources_1/new/mainn.vhd:132]
ERROR: [Synth 8-2291] literal 8000000000 exceeds maximum integer value [C:/Users/UPM/Desktop/porfi/porfi.srcs/sources_1/new/Final_test.vhd:1]
INFO: [Synth 8-10126] unit 'behavioral' ignored due to previous errors [C:/Users/UPM/Desktop/porfi/porfi.srcs/sources_1/new/Final_test.vhd:82]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1914.262 ; gain = 257.066
---------------------------------------------------------------------------------
RTL Elaboration failed
2 Infos, 5 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Final_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/UPM/Desktop/porfi/porfi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/UPM/Desktop/porfi/porfi.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Final_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/UPM/Desktop/porfi/porfi.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Final_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/UPM/Desktop/porfi/porfi.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xadc_wiz_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/UPM/Desktop/porfi/porfi.srcs/sources_1/imports/sources_1/imports/new/Cont15sg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Cont15sg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/UPM/Desktop/porfi/porfi.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/FF_D.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FF_D'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/UPM/Desktop/porfi/porfi.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/Mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MuxH'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/UPM/Desktop/porfi/porfi.srcs/sources_1/imports/sources_1/new/MuxMin.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MuxMin'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/UPM/Desktop/porfi/porfi.srcs/sources_1/imports/sources_1/new/Sumador.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Sumador'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/UPM/Desktop/porfi/porfi.srcs/sources_1/imports/sources_1/imports/new/SelectorHyM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SelectorHyM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/UPM/Desktop/porfi/porfi.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/digi_clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'digi_clk'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/UPM/Desktop/porfi/porfi.srcs/sources_1/imports/sources_1/imports/new/SalidaComp.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SalidaComp'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/UPM/Desktop/porfi/porfi.srcs/sources_1/imports/sources_1/imports/new/comparador.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Comparador'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/UPM/Desktop/porfi/porfi.srcs/sources_1/imports/sources_1/imports/Desktop/MuxMotor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MuxM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/UPM/Desktop/porfi/porfi.srcs/sources_1/imports/sources_1/new/Motor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Motor'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/UPM/Desktop/porfi/porfi.srcs/sources_1/imports/sources_1/new/conv.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'conv'
WARNING: [VRFC 10-3093] actual for formal port 'daddr_in' is neither a static name nor a globally static expression [C:/Users/UPM/Desktop/porfi/porfi.srcs/sources_1/imports/sources_1/new/conv.vhd:72]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/UPM/Desktop/porfi/porfi.srcs/sources_1/imports/sources_1/new/mainn.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mainn'
WARNING: [VRFC 10-3093] actual for formal port 'a' is neither a static name nor a globally static expression [C:/Users/UPM/Desktop/porfi/porfi.srcs/sources_1/imports/sources_1/new/mainn.vhd:119]
WARNING: [VRFC 10-3093] actual for formal port 'rst' is neither a static name nor a globally static expression [C:/Users/UPM/Desktop/porfi/porfi.srcs/sources_1/imports/sources_1/new/mainn.vhd:122]
WARNING: [VRFC 10-3093] actual for formal port 'rst' is neither a static name nor a globally static expression [C:/Users/UPM/Desktop/porfi/porfi.srcs/sources_1/imports/sources_1/new/mainn.vhd:132]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/UPM/Desktop/porfi/porfi.srcs/sources_1/imports/sources_1/imports/sources_1/new/Mux2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mux2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/UPM/Desktop/porfi/porfi.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/tutorial.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'contador'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/UPM/Desktop/porfi/porfi.srcs/sources_1/new/Final_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Final_test'
ERROR: [VRFC 10-985] literal 8000000000 exceeds maximum integer value [C:/Users/UPM/Desktop/porfi/porfi.srcs/sources_1/new/Final_test.vhd:65]
ERROR: [VRFC 10-9458] unit 'behavioral' is ignored due to previous errors [C:/Users/UPM/Desktop/porfi/porfi.srcs/sources_1/new/Final_test.vhd:38]
INFO: [VRFC 10-8704] VHDL file 'C:/Users/UPM/Desktop/porfi/porfi.srcs/sources_1/new/Final_test.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/UPM/Desktop/porfi/porfi.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/UPM/Desktop/porfi/porfi.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Tue May 23 23:52:29 2023...
