{
  "module_name": "rv770d.h",
  "hash_id": "f9618a4785c594ee22e1c2e6b37b35a757dc685ea51601fe3ecdf04eea491acb",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/radeon/rv770d.h",
  "human_readable_source": " \n#ifndef RV770_H\n#define RV770_H\n\n#define R7XX_MAX_SH_GPRS           256\n#define R7XX_MAX_TEMP_GPRS         16\n#define R7XX_MAX_SH_THREADS        256\n#define R7XX_MAX_SH_STACK_ENTRIES  4096\n#define R7XX_MAX_BACKENDS          8\n#define R7XX_MAX_BACKENDS_MASK     0xff\n#define R7XX_MAX_SIMDS             16\n#define R7XX_MAX_SIMDS_MASK        0xffff\n#define R7XX_MAX_PIPES             8\n#define R7XX_MAX_PIPES_MASK        0xff\n\n \n#define CG_UPLL_FUNC_CNTL\t\t\t\t0x718\n#\tdefine UPLL_RESET_MASK\t\t\t\t0x00000001\n#\tdefine UPLL_SLEEP_MASK\t\t\t\t0x00000002\n#\tdefine UPLL_BYPASS_EN_MASK\t\t\t0x00000004\n#\tdefine UPLL_CTLREQ_MASK\t\t\t\t0x00000008\n#\tdefine UPLL_REF_DIV(x)\t\t\t\t((x) << 16)\n#\tdefine UPLL_REF_DIV_MASK\t\t\t0x003F0000\n#\tdefine UPLL_CTLACK_MASK\t\t\t\t0x40000000\n#\tdefine UPLL_CTLACK2_MASK\t\t\t0x80000000\n#define CG_UPLL_FUNC_CNTL_2\t\t\t\t0x71c\n#\tdefine UPLL_SW_HILEN(x)\t\t\t\t((x) << 0)\n#\tdefine UPLL_SW_LOLEN(x)\t\t\t\t((x) << 4)\n#\tdefine UPLL_SW_HILEN2(x)\t\t\t((x) << 8)\n#\tdefine UPLL_SW_LOLEN2(x)\t\t\t((x) << 12)\n#\tdefine UPLL_SW_MASK\t\t\t\t0x0000FFFF\n#\tdefine VCLK_SRC_SEL(x)\t\t\t\t((x) << 20)\n#\tdefine VCLK_SRC_SEL_MASK\t\t\t0x01F00000\n#\tdefine DCLK_SRC_SEL(x)\t\t\t\t((x) << 25)\n#\tdefine DCLK_SRC_SEL_MASK\t\t\t0x3E000000\n#define CG_UPLL_FUNC_CNTL_3\t\t\t\t0x720\n#\tdefine UPLL_FB_DIV(x)\t\t\t\t((x) << 0)\n#\tdefine UPLL_FB_DIV_MASK\t\t\t\t0x01FFFFFF\n\n \n#define\tSMC_SRAM_ADDR\t\t\t\t\t0x200\n#define\t\tSMC_SRAM_AUTO_INC_DIS\t\t\t\t(1 << 16)\n#define\tSMC_SRAM_DATA\t\t\t\t\t0x204\n#define\tSMC_IO\t\t\t\t\t\t0x208\n#define\t\tSMC_RST_N\t\t\t\t\t(1 << 0)\n#define\t\tSMC_STOP_MODE\t\t\t\t\t(1 << 2)\n#define\t\tSMC_CLK_EN\t\t\t\t\t(1 << 11)\n#define\tSMC_MSG\t\t\t\t\t\t0x20c\n#define\t\tHOST_SMC_MSG(x)\t\t\t\t\t((x) << 0)\n#define\t\tHOST_SMC_MSG_MASK\t\t\t\t(0xff << 0)\n#define\t\tHOST_SMC_MSG_SHIFT\t\t\t\t0\n#define\t\tHOST_SMC_RESP(x)\t\t\t\t((x) << 8)\n#define\t\tHOST_SMC_RESP_MASK\t\t\t\t(0xff << 8)\n#define\t\tHOST_SMC_RESP_SHIFT\t\t\t\t8\n#define\t\tSMC_HOST_MSG(x)\t\t\t\t\t((x) << 16)\n#define\t\tSMC_HOST_MSG_MASK\t\t\t\t(0xff << 16)\n#define\t\tSMC_HOST_MSG_SHIFT\t\t\t\t16\n#define\t\tSMC_HOST_RESP(x)\t\t\t\t((x) << 24)\n#define\t\tSMC_HOST_RESP_MASK\t\t\t\t(0xff << 24)\n#define\t\tSMC_HOST_RESP_SHIFT\t\t\t\t24\n\n#define\tSMC_ISR_FFD8_FFDB\t\t\t\t0x218\n\n#define\tCG_SPLL_FUNC_CNTL\t\t\t\t0x600\n#define\t\tSPLL_RESET\t\t\t\t(1 << 0)\n#define\t\tSPLL_SLEEP\t\t\t\t(1 << 1)\n#define\t\tSPLL_DIVEN\t\t\t\t(1 << 2)\n#define\t\tSPLL_BYPASS_EN\t\t\t\t(1 << 3)\n#define\t\tSPLL_REF_DIV(x)\t\t\t\t((x) << 4)\n#define\t\tSPLL_REF_DIV_MASK\t\t\t(0x3f << 4)\n#define\t\tSPLL_HILEN(x)\t\t\t\t((x) << 12)\n#define\t\tSPLL_HILEN_MASK\t\t\t\t(0xf << 12)\n#define\t\tSPLL_LOLEN(x)\t\t\t\t((x) << 16)\n#define\t\tSPLL_LOLEN_MASK\t\t\t\t(0xf << 16)\n#define\tCG_SPLL_FUNC_CNTL_2\t\t\t\t0x604\n#define\t\tSCLK_MUX_SEL(x)\t\t\t\t((x) << 0)\n#define\t\tSCLK_MUX_SEL_MASK\t\t\t(0x1ff << 0)\n#define\t\tSCLK_MUX_UPDATE\t\t\t\t(1 << 26)\n#define\tCG_SPLL_FUNC_CNTL_3\t\t\t\t0x608\n#define\t\tSPLL_FB_DIV(x)\t\t\t\t((x) << 0)\n#define\t\tSPLL_FB_DIV_MASK\t\t\t(0x3ffffff << 0)\n#define\t\tSPLL_DITHEN\t\t\t\t(1 << 28)\n#define\tCG_SPLL_STATUS\t\t\t\t\t0x60c\n#define\t\tSPLL_CHG_STATUS\t\t\t\t(1 << 1)\n\n#define\tSPLL_CNTL_MODE\t\t\t\t\t0x610\n#define\t\tSPLL_DIV_SYNC\t\t\t\t(1 << 5)\n\n#define MPLL_CNTL_MODE                                  0x61c\n#       define MPLL_MCLK_SEL                            (1 << 11)\n#       define RV730_MPLL_MCLK_SEL                      (1 << 25)\n\n#define\tMPLL_AD_FUNC_CNTL\t\t\t\t0x624\n#define\t\tCLKF(x)\t\t\t\t\t((x) << 0)\n#define\t\tCLKF_MASK\t\t\t\t(0x7f << 0)\n#define\t\tCLKR(x)\t\t\t\t\t((x) << 7)\n#define\t\tCLKR_MASK\t\t\t\t(0x1f << 7)\n#define\t\tCLKFRAC(x)\t\t\t\t((x) << 12)\n#define\t\tCLKFRAC_MASK\t\t\t\t(0x1f << 12)\n#define\t\tYCLK_POST_DIV(x)\t\t\t((x) << 17)\n#define\t\tYCLK_POST_DIV_MASK\t\t\t(3 << 17)\n#define\t\tIBIAS(x)\t\t\t\t((x) << 20)\n#define\t\tIBIAS_MASK\t\t\t\t(0x3ff << 20)\n#define\t\tRESET\t\t\t\t\t(1 << 30)\n#define\t\tPDNB\t\t\t\t\t(1 << 31)\n#define\tMPLL_AD_FUNC_CNTL_2\t\t\t\t0x628\n#define\t\tBYPASS\t\t\t\t\t(1 << 19)\n#define\t\tBIAS_GEN_PDNB\t\t\t\t(1 << 24)\n#define\t\tRESET_EN\t\t\t\t(1 << 25)\n#define\t\tVCO_MODE\t\t\t\t(1 << 29)\n#define\tMPLL_DQ_FUNC_CNTL\t\t\t\t0x62c\n#define\tMPLL_DQ_FUNC_CNTL_2\t\t\t\t0x630\n\n#define GENERAL_PWRMGT                                  0x63c\n#       define GLOBAL_PWRMGT_EN                         (1 << 0)\n#       define STATIC_PM_EN                             (1 << 1)\n#       define THERMAL_PROTECTION_DIS                   (1 << 2)\n#       define THERMAL_PROTECTION_TYPE                  (1 << 3)\n#       define ENABLE_GEN2PCIE                          (1 << 4)\n#       define ENABLE_GEN2XSP                           (1 << 5)\n#       define SW_SMIO_INDEX(x)                         ((x) << 6)\n#       define SW_SMIO_INDEX_MASK                       (3 << 6)\n#       define SW_SMIO_INDEX_SHIFT                      6\n#       define LOW_VOLT_D2_ACPI                         (1 << 8)\n#       define LOW_VOLT_D3_ACPI                         (1 << 9)\n#       define VOLT_PWRMGT_EN                           (1 << 10)\n#       define BACKBIAS_PAD_EN                          (1 << 18)\n#       define BACKBIAS_VALUE                           (1 << 19)\n#       define DYN_SPREAD_SPECTRUM_EN                   (1 << 23)\n#       define AC_DC_SW                                 (1 << 24)\n\n#define CG_TPC                                            0x640\n#define SCLK_PWRMGT_CNTL                                  0x644\n#       define SCLK_PWRMGT_OFF                            (1 << 0)\n#       define SCLK_LOW_D1                                (1 << 1)\n#       define FIR_RESET                                  (1 << 4)\n#       define FIR_FORCE_TREND_SEL                        (1 << 5)\n#       define FIR_TREND_MODE                             (1 << 6)\n#       define DYN_GFX_CLK_OFF_EN                         (1 << 7)\n#       define GFX_CLK_FORCE_ON                           (1 << 8)\n#       define GFX_CLK_REQUEST_OFF                        (1 << 9)\n#       define GFX_CLK_FORCE_OFF                          (1 << 10)\n#       define GFX_CLK_OFF_ACPI_D1                        (1 << 11)\n#       define GFX_CLK_OFF_ACPI_D2                        (1 << 12)\n#       define GFX_CLK_OFF_ACPI_D3                        (1 << 13)\n#define\tMCLK_PWRMGT_CNTL\t\t\t\t0x648\n#       define DLL_SPEED(x)\t\t\t\t((x) << 0)\n#       define DLL_SPEED_MASK\t\t\t\t(0x1f << 0)\n#       define MPLL_PWRMGT_OFF                          (1 << 5)\n#       define DLL_READY                                (1 << 6)\n#       define MC_INT_CNTL                              (1 << 7)\n#       define MRDCKA0_SLEEP                            (1 << 8)\n#       define MRDCKA1_SLEEP                            (1 << 9)\n#       define MRDCKB0_SLEEP                            (1 << 10)\n#       define MRDCKB1_SLEEP                            (1 << 11)\n#       define MRDCKC0_SLEEP                            (1 << 12)\n#       define MRDCKC1_SLEEP                            (1 << 13)\n#       define MRDCKD0_SLEEP                            (1 << 14)\n#       define MRDCKD1_SLEEP                            (1 << 15)\n#       define MRDCKA0_RESET                            (1 << 16)\n#       define MRDCKA1_RESET                            (1 << 17)\n#       define MRDCKB0_RESET                            (1 << 18)\n#       define MRDCKB1_RESET                            (1 << 19)\n#       define MRDCKC0_RESET                            (1 << 20)\n#       define MRDCKC1_RESET                            (1 << 21)\n#       define MRDCKD0_RESET                            (1 << 22)\n#       define MRDCKD1_RESET                            (1 << 23)\n#       define DLL_READY_READ                           (1 << 24)\n#       define USE_DISPLAY_GAP                          (1 << 25)\n#       define USE_DISPLAY_URGENT_NORMAL                (1 << 26)\n#       define MPLL_TURNOFF_D2                          (1 << 28)\n#define\tDLL_CNTL\t\t\t\t\t0x64c\n#       define MRDCKA0_BYPASS                           (1 << 24)\n#       define MRDCKA1_BYPASS                           (1 << 25)\n#       define MRDCKB0_BYPASS                           (1 << 26)\n#       define MRDCKB1_BYPASS                           (1 << 27)\n#       define MRDCKC0_BYPASS                           (1 << 28)\n#       define MRDCKC1_BYPASS                           (1 << 29)\n#       define MRDCKD0_BYPASS                           (1 << 30)\n#       define MRDCKD1_BYPASS                           (1 << 31)\n\n#define MPLL_TIME                                         0x654\n#       define MPLL_LOCK_TIME(x)\t\t\t((x) << 0)\n#       define MPLL_LOCK_TIME_MASK\t\t\t(0xffff << 0)\n#       define MPLL_RESET_TIME(x)\t\t\t((x) << 16)\n#       define MPLL_RESET_TIME_MASK\t\t\t(0xffff << 16)\n\n#define CG_CLKPIN_CNTL                                    0x660\n#       define MUX_TCLK_TO_XCLK                           (1 << 8)\n#       define XTALIN_DIVIDE                              (1 << 9)\n\n#define TARGET_AND_CURRENT_PROFILE_INDEX                  0x66c\n#       define CURRENT_PROFILE_INDEX_MASK                 (0xf << 4)\n#       define CURRENT_PROFILE_INDEX_SHIFT                4\n\n#define S0_VID_LOWER_SMIO_CNTL                            0x678\n#define S1_VID_LOWER_SMIO_CNTL                            0x67c\n#define S2_VID_LOWER_SMIO_CNTL                            0x680\n#define S3_VID_LOWER_SMIO_CNTL                            0x684\n\n#define CG_FTV                                            0x690\n#define CG_FFCT_0                                         0x694\n#       define UTC_0(x)                                   ((x) << 0)\n#       define UTC_0_MASK                                 (0x3ff << 0)\n#       define DTC_0(x)                                   ((x) << 10)\n#       define DTC_0_MASK                                 (0x3ff << 10)\n\n#define CG_BSP                                          0x6d0\n#       define BSP(x)\t\t\t\t\t((x) << 0)\n#       define BSP_MASK\t\t\t\t\t(0xffff << 0)\n#       define BSU(x)\t\t\t\t\t((x) << 16)\n#       define BSU_MASK\t\t\t\t\t(0xf << 16)\n#define CG_AT                                           0x6d4\n#       define CG_R(x)\t\t\t\t\t((x) << 0)\n#       define CG_R_MASK\t\t\t\t(0xffff << 0)\n#       define CG_L(x)\t\t\t\t\t((x) << 16)\n#       define CG_L_MASK\t\t\t\t(0xffff << 16)\n#define CG_GIT                                          0x6d8\n#       define CG_GICST(x)                              ((x) << 0)\n#       define CG_GICST_MASK                            (0xffff << 0)\n#       define CG_GIPOT(x)                              ((x) << 16)\n#       define CG_GIPOT_MASK                            (0xffff << 16)\n\n#define CG_SSP                                            0x6e8\n#       define SST(x)                                     ((x) << 0)\n#       define SST_MASK                                   (0xffff << 0)\n#       define SSTU(x)                                    ((x) << 16)\n#       define SSTU_MASK                                  (0xf << 16)\n\n#define CG_DISPLAY_GAP_CNTL                               0x714\n#       define DISP1_GAP(x)                               ((x) << 0)\n#       define DISP1_GAP_MASK                             (3 << 0)\n#       define DISP2_GAP(x)                               ((x) << 2)\n#       define DISP2_GAP_MASK                             (3 << 2)\n#       define VBI_TIMER_COUNT(x)                         ((x) << 4)\n#       define VBI_TIMER_COUNT_MASK                       (0x3fff << 4)\n#       define VBI_TIMER_UNIT(x)                          ((x) << 20)\n#       define VBI_TIMER_UNIT_MASK                        (7 << 20)\n#       define DISP1_GAP_MCHG(x)                          ((x) << 24)\n#       define DISP1_GAP_MCHG_MASK                        (3 << 24)\n#       define DISP2_GAP_MCHG(x)                          ((x) << 26)\n#       define DISP2_GAP_MCHG_MASK                        (3 << 26)\n\n#define\tCG_SPLL_SPREAD_SPECTRUM\t\t\t\t0x790\n#define\t\tSSEN\t\t\t\t\t(1 << 0)\n#define\t\tCLKS(x)\t\t\t\t\t((x) << 4)\n#define\t\tCLKS_MASK\t\t\t\t(0xfff << 4)\n#define\tCG_SPLL_SPREAD_SPECTRUM_2\t\t\t0x794\n#define\t\tCLKV(x)\t\t\t\t\t((x) << 0)\n#define\t\tCLKV_MASK\t\t\t\t(0x3ffffff << 0)\n#define\tCG_MPLL_SPREAD_SPECTRUM\t\t\t\t0x798\n#define CG_UPLL_SPREAD_SPECTRUM\t\t\t\t0x79c\n#\tdefine SSEN_MASK\t\t\t\t0x00000001\n\n#define CG_CGTT_LOCAL_0                                   0x7d0\n#define CG_CGTT_LOCAL_1                                   0x7d4\n\n#define BIOS_SCRATCH_4                                    0x1734\n\n#define MC_SEQ_MISC0                                      0x2a00\n#define         MC_SEQ_MISC0_GDDR5_SHIFT                  28\n#define         MC_SEQ_MISC0_GDDR5_MASK                   0xf0000000\n#define         MC_SEQ_MISC0_GDDR5_VALUE                  5\n\n#define MC_ARB_SQM_RATIO                                  0x2770\n#define\t\tSTATE0(x)\t\t\t\t((x) << 0)\n#define\t\tSTATE0_MASK\t\t\t\t(0xff << 0)\n#define\t\tSTATE1(x)\t\t\t\t((x) << 8)\n#define\t\tSTATE1_MASK\t\t\t\t(0xff << 8)\n#define\t\tSTATE2(x)\t\t\t\t((x) << 16)\n#define\t\tSTATE2_MASK\t\t\t\t(0xff << 16)\n#define\t\tSTATE3(x)\t\t\t\t((x) << 24)\n#define\t\tSTATE3_MASK\t\t\t\t(0xff << 24)\n\n#define\tMC_ARB_RFSH_RATE\t\t\t\t0x27b0\n#define\t\tPOWERMODE0(x)\t\t\t\t((x) << 0)\n#define\t\tPOWERMODE0_MASK\t\t\t\t(0xff << 0)\n#define\t\tPOWERMODE1(x)\t\t\t\t((x) << 8)\n#define\t\tPOWERMODE1_MASK\t\t\t\t(0xff << 8)\n#define\t\tPOWERMODE2(x)\t\t\t\t((x) << 16)\n#define\t\tPOWERMODE2_MASK\t\t\t\t(0xff << 16)\n#define\t\tPOWERMODE3(x)\t\t\t\t((x) << 24)\n#define\t\tPOWERMODE3_MASK\t\t\t\t(0xff << 24)\n\n#define CGTS_SM_CTRL_REG                                  0x9150\n\n \n#define\tCB_COLOR0_BASE\t\t\t\t\t0x28040\n#define\tCB_COLOR1_BASE\t\t\t\t\t0x28044\n#define\tCB_COLOR2_BASE\t\t\t\t\t0x28048\n#define\tCB_COLOR3_BASE\t\t\t\t\t0x2804C\n#define\tCB_COLOR4_BASE\t\t\t\t\t0x28050\n#define\tCB_COLOR5_BASE\t\t\t\t\t0x28054\n#define\tCB_COLOR6_BASE\t\t\t\t\t0x28058\n#define\tCB_COLOR7_BASE\t\t\t\t\t0x2805C\n#define\tCB_COLOR7_FRAG\t\t\t\t\t0x280FC\n\n#define\tCC_GC_SHADER_PIPE_CONFIG\t\t\t0x8950\n#define\tCC_RB_BACKEND_DISABLE\t\t\t\t0x98F4\n#define\t\tBACKEND_DISABLE(x)\t\t\t\t((x) << 16)\n#define\tCC_SYS_RB_BACKEND_DISABLE\t\t\t0x3F88\n\n#define\tCGTS_SYS_TCC_DISABLE\t\t\t\t0x3F90\n#define\tCGTS_TCC_DISABLE\t\t\t\t0x9148\n#define\tCGTS_USER_SYS_TCC_DISABLE\t\t\t0x3F94\n#define\tCGTS_USER_TCC_DISABLE\t\t\t\t0x914C\n\n#define\tCONFIG_MEMSIZE\t\t\t\t\t0x5428\n\n#define\tCP_ME_CNTL\t\t\t\t\t0x86D8\n#define\t\tCP_ME_HALT\t\t\t\t\t(1 << 28)\n#define\t\tCP_PFP_HALT\t\t\t\t\t(1 << 26)\n#define\tCP_ME_RAM_DATA\t\t\t\t\t0xC160\n#define\tCP_ME_RAM_RADDR\t\t\t\t\t0xC158\n#define\tCP_ME_RAM_WADDR\t\t\t\t\t0xC15C\n#define CP_MEQ_THRESHOLDS\t\t\t\t0x8764\n#define\t\tSTQ_SPLIT(x)\t\t\t\t\t((x) << 0)\n#define\tCP_PERFMON_CNTL\t\t\t\t\t0x87FC\n#define\tCP_PFP_UCODE_ADDR\t\t\t\t0xC150\n#define\tCP_PFP_UCODE_DATA\t\t\t\t0xC154\n#define\tCP_QUEUE_THRESHOLDS\t\t\t\t0x8760\n#define\t\tROQ_IB1_START(x)\t\t\t\t((x) << 0)\n#define\t\tROQ_IB2_START(x)\t\t\t\t((x) << 8)\n#define\tCP_RB_CNTL\t\t\t\t\t0xC104\n#define\t\tRB_BUFSZ(x)\t\t\t\t\t((x) << 0)\n#define\t\tRB_BLKSZ(x)\t\t\t\t\t((x) << 8)\n#define\t\tRB_NO_UPDATE\t\t\t\t\t(1 << 27)\n#define\t\tRB_RPTR_WR_ENA\t\t\t\t\t(1 << 31)\n#define\t\tBUF_SWAP_32BIT\t\t\t\t\t(2 << 16)\n#define\tCP_RB_RPTR\t\t\t\t\t0x8700\n#define\tCP_RB_RPTR_ADDR\t\t\t\t\t0xC10C\n#define\tCP_RB_RPTR_ADDR_HI\t\t\t\t0xC110\n#define\tCP_RB_RPTR_WR\t\t\t\t\t0xC108\n#define\tCP_RB_WPTR\t\t\t\t\t0xC114\n#define\tCP_RB_WPTR_ADDR\t\t\t\t\t0xC118\n#define\tCP_RB_WPTR_ADDR_HI\t\t\t\t0xC11C\n#define\tCP_RB_WPTR_DELAY\t\t\t\t0x8704\n#define\tCP_SEM_WAIT_TIMER\t\t\t\t0x85BC\n\n#define\tDB_DEBUG3\t\t\t\t\t0x98B0\n#define\t\tDB_CLK_OFF_DELAY(x)\t\t\t\t((x) << 11)\n#define DB_DEBUG4\t\t\t\t\t0x9B8C\n#define\t\tDISABLE_TILE_COVERED_FOR_PS_ITER\t\t(1 << 6)\n\n#define\tDCP_TILING_CONFIG\t\t\t\t0x6CA0\n#define\t\tPIPE_TILING(x)\t\t\t\t\t((x) << 1)\n#define \tBANK_TILING(x)\t\t\t\t\t((x) << 4)\n#define\t\tGROUP_SIZE(x)\t\t\t\t\t((x) << 6)\n#define\t\tROW_TILING(x)\t\t\t\t\t((x) << 8)\n#define\t\tBANK_SWAPS(x)\t\t\t\t\t((x) << 11)\n#define\t\tSAMPLE_SPLIT(x)\t\t\t\t\t((x) << 14)\n#define\t\tBACKEND_MAP(x)\t\t\t\t\t((x) << 16)\n\n#define GB_TILING_CONFIG\t\t\t\t0x98F0\n#define     PIPE_TILING__SHIFT              1\n#define     PIPE_TILING__MASK               0x0000000e\n\n#define DMA_TILING_CONFIG                               0x3ec8\n#define DMA_TILING_CONFIG2                              0xd0b8\n\n \n#define UVD_UDEC_TILING_CONFIG                          0xef40\n#define UVD_UDEC_DB_TILING_CONFIG                       0xef44\n#define UVD_UDEC_DBW_TILING_CONFIG                      0xef48\n#define UVD_NO_OP\t\t\t\t\t0xeffc\n\n#define\tGC_USER_SHADER_PIPE_CONFIG\t\t\t0x8954\n#define\t\tINACTIVE_QD_PIPES(x)\t\t\t\t((x) << 8)\n#define\t\tINACTIVE_QD_PIPES_MASK\t\t\t\t0x0000FF00\n#define\t\tINACTIVE_QD_PIPES_SHIFT\t\t\t    8\n#define\t\tINACTIVE_SIMDS(x)\t\t\t\t((x) << 16)\n#define\t\tINACTIVE_SIMDS_MASK\t\t\t\t0x00FF0000\n\n#define\tGRBM_CNTL\t\t\t\t\t0x8000\n#define\t\tGRBM_READ_TIMEOUT(x)\t\t\t\t((x) << 0)\n#define\tGRBM_SOFT_RESET\t\t\t\t\t0x8020\n#define\t\tSOFT_RESET_CP\t\t\t\t\t(1<<0)\n#define\tGRBM_STATUS\t\t\t\t\t0x8010\n#define\t\tCMDFIFO_AVAIL_MASK\t\t\t\t0x0000000F\n#define\t\tGUI_ACTIVE\t\t\t\t\t(1<<31)\n#define\tGRBM_STATUS2\t\t\t\t\t0x8014\n\n#define\tCG_THERMAL_CTRL\t\t\t\t\t0x72C\n#define \tDPM_EVENT_SRC(x)\t\t\t((x) << 0)\n#define \tDPM_EVENT_SRC_MASK\t\t\t(7 << 0)\n#define\t\tDIG_THERM_DPM(x)\t\t\t((x) << 14)\n#define\t\tDIG_THERM_DPM_MASK\t\t\t0x003FC000\n#define\t\tDIG_THERM_DPM_SHIFT\t\t\t14\n\n#define\tCG_THERMAL_INT\t\t\t\t\t0x734\n#define\t\tDIG_THERM_INTH(x)\t\t\t((x) << 8)\n#define\t\tDIG_THERM_INTH_MASK\t\t\t0x0000FF00\n#define\t\tDIG_THERM_INTH_SHIFT\t\t\t8\n#define\t\tDIG_THERM_INTL(x)\t\t\t((x) << 16)\n#define\t\tDIG_THERM_INTL_MASK\t\t\t0x00FF0000\n#define\t\tDIG_THERM_INTL_SHIFT\t\t\t16\n#define \tTHERM_INT_MASK_HIGH\t\t\t(1 << 24)\n#define \tTHERM_INT_MASK_LOW\t\t\t(1 << 25)\n\n#define\tCG_MULT_THERMAL_STATUS\t\t\t\t0x740\n#define\t\tASIC_T(x)\t\t\t        ((x) << 16)\n#define\t\tASIC_T_MASK\t\t\t        0x3FF0000\n#define\t\tASIC_T_SHIFT\t\t\t        16\n\n#define\tHDP_HOST_PATH_CNTL\t\t\t\t0x2C00\n#define\tHDP_NONSURFACE_BASE\t\t\t\t0x2C04\n#define\tHDP_NONSURFACE_INFO\t\t\t\t0x2C08\n#define\tHDP_NONSURFACE_SIZE\t\t\t\t0x2C0C\n#define HDP_REG_COHERENCY_FLUSH_CNTL\t\t\t0x54A0\n#define\tHDP_TILING_CONFIG\t\t\t\t0x2F3C\n#define HDP_DEBUG1                                      0x2F34\n\n#define MC_SHARED_CHMAP\t\t\t\t\t\t0x2004\n#define\t\tNOOFCHAN_SHIFT\t\t\t\t\t12\n#define\t\tNOOFCHAN_MASK\t\t\t\t\t0x00003000\n#define MC_SHARED_CHREMAP\t\t\t\t\t0x2008\n\n#define\tMC_ARB_RAMCFG\t\t\t\t\t0x2760\n#define\t\tNOOFBANK_SHIFT\t\t\t\t\t0\n#define\t\tNOOFBANK_MASK\t\t\t\t\t0x00000003\n#define\t\tNOOFRANK_SHIFT\t\t\t\t\t2\n#define\t\tNOOFRANK_MASK\t\t\t\t\t0x00000004\n#define\t\tNOOFROWS_SHIFT\t\t\t\t\t3\n#define\t\tNOOFROWS_MASK\t\t\t\t\t0x00000038\n#define\t\tNOOFCOLS_SHIFT\t\t\t\t\t6\n#define\t\tNOOFCOLS_MASK\t\t\t\t\t0x000000C0\n#define\t\tCHANSIZE_SHIFT\t\t\t\t\t8\n#define\t\tCHANSIZE_MASK\t\t\t\t\t0x00000100\n#define\t\tBURSTLENGTH_SHIFT\t\t\t\t9\n#define\t\tBURSTLENGTH_MASK\t\t\t\t0x00000200\n#define\t\tCHANSIZE_OVERRIDE\t\t\t\t(1 << 11)\n#define\tMC_VM_AGP_TOP\t\t\t\t\t0x2028\n#define\tMC_VM_AGP_BOT\t\t\t\t\t0x202C\n#define\tMC_VM_AGP_BASE\t\t\t\t\t0x2030\n#define\tMC_VM_FB_LOCATION\t\t\t\t0x2024\n#define\tMC_VM_MB_L1_TLB0_CNTL\t\t\t\t0x2234\n#define\tMC_VM_MB_L1_TLB1_CNTL\t\t\t\t0x2238\n#define\tMC_VM_MB_L1_TLB2_CNTL\t\t\t\t0x223C\n#define\tMC_VM_MB_L1_TLB3_CNTL\t\t\t\t0x2240\n#define\t\tENABLE_L1_TLB\t\t\t\t\t(1 << 0)\n#define\t\tENABLE_L1_FRAGMENT_PROCESSING\t\t\t(1 << 1)\n#define\t\tSYSTEM_ACCESS_MODE_PA_ONLY\t\t\t(0 << 3)\n#define\t\tSYSTEM_ACCESS_MODE_USE_SYS_MAP\t\t\t(1 << 3)\n#define\t\tSYSTEM_ACCESS_MODE_IN_SYS\t\t\t(2 << 3)\n#define\t\tSYSTEM_ACCESS_MODE_NOT_IN_SYS\t\t\t(3 << 3)\n#define\t\tSYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU\t(0 << 5)\n#define\t\tEFFECTIVE_L1_TLB_SIZE(x)\t\t\t((x)<<15)\n#define\t\tEFFECTIVE_L1_QUEUE_SIZE(x)\t\t\t((x)<<18)\n#define\tMC_VM_MD_L1_TLB0_CNTL\t\t\t\t0x2654\n#define\tMC_VM_MD_L1_TLB1_CNTL\t\t\t\t0x2658\n#define\tMC_VM_MD_L1_TLB2_CNTL\t\t\t\t0x265C\n#define\tMC_VM_MD_L1_TLB3_CNTL\t\t\t\t0x2698\n#define\tMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR\t\t0x203C\n#define\tMC_VM_SYSTEM_APERTURE_HIGH_ADDR\t\t\t0x2038\n#define\tMC_VM_SYSTEM_APERTURE_LOW_ADDR\t\t\t0x2034\n\n#define\tPA_CL_ENHANCE\t\t\t\t\t0x8A14\n#define\t\tCLIP_VTX_REORDER_ENA\t\t\t\t(1 << 0)\n#define\t\tNUM_CLIP_SEQ(x)\t\t\t\t\t((x) << 1)\n#define PA_SC_AA_CONFIG\t\t\t\t\t0x28C04\n#define PA_SC_CLIPRECT_RULE\t\t\t\t0x2820C\n#define\tPA_SC_EDGERULE\t\t\t\t\t0x28230\n#define\tPA_SC_FIFO_SIZE\t\t\t\t\t0x8BCC\n#define\t\tSC_PRIM_FIFO_SIZE(x)\t\t\t\t((x) << 0)\n#define\t\tSC_HIZ_TILE_FIFO_SIZE(x)\t\t\t((x) << 12)\n#define\tPA_SC_FORCE_EOV_MAX_CNTS\t\t\t0x8B24\n#define\t\tFORCE_EOV_MAX_CLK_CNT(x)\t\t\t((x)<<0)\n#define\t\tFORCE_EOV_MAX_REZ_CNT(x)\t\t\t((x)<<16)\n#define PA_SC_LINE_STIPPLE\t\t\t\t0x28A0C\n#define\tPA_SC_LINE_STIPPLE_STATE\t\t\t0x8B10\n#define PA_SC_MODE_CNTL\t\t\t\t\t0x28A4C\n#define\tPA_SC_MULTI_CHIP_CNTL\t\t\t\t0x8B20\n#define\t\tSC_EARLYZ_TILE_FIFO_SIZE(x)\t\t\t((x) << 20)\n\n#define\tSCRATCH_REG0\t\t\t\t\t0x8500\n#define\tSCRATCH_REG1\t\t\t\t\t0x8504\n#define\tSCRATCH_REG2\t\t\t\t\t0x8508\n#define\tSCRATCH_REG3\t\t\t\t\t0x850C\n#define\tSCRATCH_REG4\t\t\t\t\t0x8510\n#define\tSCRATCH_REG5\t\t\t\t\t0x8514\n#define\tSCRATCH_REG6\t\t\t\t\t0x8518\n#define\tSCRATCH_REG7\t\t\t\t\t0x851C\n#define\tSCRATCH_UMSK\t\t\t\t\t0x8540\n#define\tSCRATCH_ADDR\t\t\t\t\t0x8544\n\n#define\tSMX_SAR_CTL0\t\t\t\t\t0xA008\n#define\tSMX_DC_CTL0\t\t\t\t\t0xA020\n#define\t\tUSE_HASH_FUNCTION\t\t\t\t(1 << 0)\n#define\t\tCACHE_DEPTH(x)\t\t\t\t\t((x) << 1)\n#define\t\tFLUSH_ALL_ON_EVENT\t\t\t\t(1 << 10)\n#define\t\tSTALL_ON_EVENT\t\t\t\t\t(1 << 11)\n#define\tSMX_EVENT_CTL\t\t\t\t\t0xA02C\n#define\t\tES_FLUSH_CTL(x)\t\t\t\t\t((x) << 0)\n#define\t\tGS_FLUSH_CTL(x)\t\t\t\t\t((x) << 3)\n#define\t\tACK_FLUSH_CTL(x)\t\t\t\t((x) << 6)\n#define\t\tSYNC_FLUSH_CTL\t\t\t\t\t(1 << 8)\n\n#define\tSPI_CONFIG_CNTL\t\t\t\t\t0x9100\n#define\t\tGPR_WRITE_PRIORITY(x)\t\t\t\t((x) << 0)\n#define\t\tDISABLE_INTERP_1\t\t\t\t(1 << 5)\n#define\tSPI_CONFIG_CNTL_1\t\t\t\t0x913C\n#define\t\tVTX_DONE_DELAY(x)\t\t\t\t((x) << 0)\n#define\t\tINTERP_ONE_PRIM_PER_ROW\t\t\t\t(1 << 4)\n#define\tSPI_INPUT_Z\t\t\t\t\t0x286D8\n#define\tSPI_PS_IN_CONTROL_0\t\t\t\t0x286CC\n#define\t\tNUM_INTERP(x)\t\t\t\t\t((x)<<0)\n#define\t\tPOSITION_ENA\t\t\t\t\t(1<<8)\n#define\t\tPOSITION_CENTROID\t\t\t\t(1<<9)\n#define\t\tPOSITION_ADDR(x)\t\t\t\t((x)<<10)\n#define\t\tPARAM_GEN(x)\t\t\t\t\t((x)<<15)\n#define\t\tPARAM_GEN_ADDR(x)\t\t\t\t((x)<<19)\n#define\t\tBARYC_SAMPLE_CNTL(x)\t\t\t\t((x)<<26)\n#define\t\tPERSP_GRADIENT_ENA\t\t\t\t(1<<28)\n#define\t\tLINEAR_GRADIENT_ENA\t\t\t\t(1<<29)\n#define\t\tPOSITION_SAMPLE\t\t\t\t\t(1<<30)\n#define\t\tBARYC_AT_SAMPLE_ENA\t\t\t\t(1<<31)\n\n#define\tSQ_CONFIG\t\t\t\t\t0x8C00\n#define\t\tVC_ENABLE\t\t\t\t\t(1 << 0)\n#define\t\tEXPORT_SRC_C\t\t\t\t\t(1 << 1)\n#define\t\tDX9_CONSTS\t\t\t\t\t(1 << 2)\n#define\t\tALU_INST_PREFER_VECTOR\t\t\t\t(1 << 3)\n#define\t\tDX10_CLAMP\t\t\t\t\t(1 << 4)\n#define\t\tCLAUSE_SEQ_PRIO(x)\t\t\t\t((x) << 8)\n#define\t\tPS_PRIO(x)\t\t\t\t\t((x) << 24)\n#define\t\tVS_PRIO(x)\t\t\t\t\t((x) << 26)\n#define\t\tGS_PRIO(x)\t\t\t\t\t((x) << 28)\n#define\tSQ_DYN_GPR_SIZE_SIMD_AB_0\t\t\t0x8DB0\n#define\t\tSIMDA_RING0(x)\t\t\t\t\t((x)<<0)\n#define\t\tSIMDA_RING1(x)\t\t\t\t\t((x)<<8)\n#define\t\tSIMDB_RING0(x)\t\t\t\t\t((x)<<16)\n#define\t\tSIMDB_RING1(x)\t\t\t\t\t((x)<<24)\n#define\tSQ_DYN_GPR_SIZE_SIMD_AB_1\t\t\t0x8DB4\n#define\tSQ_DYN_GPR_SIZE_SIMD_AB_2\t\t\t0x8DB8\n#define\tSQ_DYN_GPR_SIZE_SIMD_AB_3\t\t\t0x8DBC\n#define\tSQ_DYN_GPR_SIZE_SIMD_AB_4\t\t\t0x8DC0\n#define\tSQ_DYN_GPR_SIZE_SIMD_AB_5\t\t\t0x8DC4\n#define\tSQ_DYN_GPR_SIZE_SIMD_AB_6\t\t\t0x8DC8\n#define\tSQ_DYN_GPR_SIZE_SIMD_AB_7\t\t\t0x8DCC\n#define\t\tES_PRIO(x)\t\t\t\t\t((x) << 30)\n#define\tSQ_GPR_RESOURCE_MGMT_1\t\t\t\t0x8C04\n#define\t\tNUM_PS_GPRS(x)\t\t\t\t\t((x) << 0)\n#define\t\tNUM_VS_GPRS(x)\t\t\t\t\t((x) << 16)\n#define\t\tDYN_GPR_ENABLE\t\t\t\t\t(1 << 27)\n#define\t\tNUM_CLAUSE_TEMP_GPRS(x)\t\t\t\t((x) << 28)\n#define\tSQ_GPR_RESOURCE_MGMT_2\t\t\t\t0x8C08\n#define\t\tNUM_GS_GPRS(x)\t\t\t\t\t((x) << 0)\n#define\t\tNUM_ES_GPRS(x)\t\t\t\t\t((x) << 16)\n#define\tSQ_MS_FIFO_SIZES\t\t\t\t0x8CF0\n#define\t\tCACHE_FIFO_SIZE(x)\t\t\t\t((x) << 0)\n#define\t\tFETCH_FIFO_HIWATER(x)\t\t\t\t((x) << 8)\n#define\t\tDONE_FIFO_HIWATER(x)\t\t\t\t((x) << 16)\n#define\t\tALU_UPDATE_FIFO_HIWATER(x)\t\t\t((x) << 24)\n#define\tSQ_STACK_RESOURCE_MGMT_1\t\t\t0x8C10\n#define\t\tNUM_PS_STACK_ENTRIES(x)\t\t\t\t((x) << 0)\n#define\t\tNUM_VS_STACK_ENTRIES(x)\t\t\t\t((x) << 16)\n#define\tSQ_STACK_RESOURCE_MGMT_2\t\t\t0x8C14\n#define\t\tNUM_GS_STACK_ENTRIES(x)\t\t\t\t((x) << 0)\n#define\t\tNUM_ES_STACK_ENTRIES(x)\t\t\t\t((x) << 16)\n#define\tSQ_THREAD_RESOURCE_MGMT\t\t\t\t0x8C0C\n#define\t\tNUM_PS_THREADS(x)\t\t\t\t((x) << 0)\n#define\t\tNUM_VS_THREADS(x)\t\t\t\t((x) << 8)\n#define\t\tNUM_GS_THREADS(x)\t\t\t\t((x) << 16)\n#define\t\tNUM_ES_THREADS(x)\t\t\t\t((x) << 24)\n\n#define\tSX_DEBUG_1\t\t\t\t\t0x9058\n#define\t\tENABLE_NEW_SMX_ADDRESS\t\t\t\t(1 << 16)\n#define\tSX_EXPORT_BUFFER_SIZES\t\t\t\t0x900C\n#define\t\tCOLOR_BUFFER_SIZE(x)\t\t\t\t((x) << 0)\n#define\t\tPOSITION_BUFFER_SIZE(x)\t\t\t\t((x) << 8)\n#define\t\tSMX_BUFFER_SIZE(x)\t\t\t\t((x) << 16)\n#define\tSX_MISC\t\t\t\t\t\t0x28350\n\n#define\tTA_CNTL_AUX\t\t\t\t\t0x9508\n#define\t\tDISABLE_CUBE_WRAP\t\t\t\t(1 << 0)\n#define\t\tDISABLE_CUBE_ANISO\t\t\t\t(1 << 1)\n#define\t\tSYNC_GRADIENT\t\t\t\t\t(1 << 24)\n#define\t\tSYNC_WALKER\t\t\t\t\t(1 << 25)\n#define\t\tSYNC_ALIGNER\t\t\t\t\t(1 << 26)\n#define\t\tBILINEAR_PRECISION_6_BIT\t\t\t(0 << 31)\n#define\t\tBILINEAR_PRECISION_8_BIT\t\t\t(1 << 31)\n\n#define\tTCP_CNTL\t\t\t\t\t0x9610\n#define\tTCP_CHAN_STEER\t\t\t\t\t0x9614\n\n#define\tVC_ENHANCE\t\t\t\t\t0x9714\n\n#define\tVGT_CACHE_INVALIDATION\t\t\t\t0x88C4\n#define\t\tCACHE_INVALIDATION(x)\t\t\t\t((x)<<0)\n#define\t\t\tVC_ONLY\t\t\t\t\t\t0\n#define\t\t\tTC_ONLY\t\t\t\t\t\t1\n#define\t\t\tVC_AND_TC\t\t\t\t\t2\n#define\t\tAUTO_INVLD_EN(x)\t\t\t\t((x) << 6)\n#define\t\t\tNO_AUTO\t\t\t\t\t\t0\n#define\t\t\tES_AUTO\t\t\t\t\t\t1\n#define\t\t\tGS_AUTO\t\t\t\t\t\t2\n#define\t\t\tES_AND_GS_AUTO\t\t\t\t\t3\n#define\tVGT_ES_PER_GS\t\t\t\t\t0x88CC\n#define\tVGT_GS_PER_ES\t\t\t\t\t0x88C8\n#define\tVGT_GS_PER_VS\t\t\t\t\t0x88E8\n#define\tVGT_GS_VERTEX_REUSE\t\t\t\t0x88D4\n#define\tVGT_NUM_INSTANCES\t\t\t\t0x8974\n#define\tVGT_OUT_DEALLOC_CNTL\t\t\t\t0x28C5C\n#define\t\tDEALLOC_DIST_MASK\t\t\t\t0x0000007F\n#define\tVGT_STRMOUT_EN\t\t\t\t\t0x28AB0\n#define\tVGT_VERTEX_REUSE_BLOCK_CNTL\t\t\t0x28C58\n#define\t\tVTX_REUSE_DEPTH_MASK\t\t\t\t0x000000FF\n\n#define VM_CONTEXT0_CNTL\t\t\t\t0x1410\n#define\t\tENABLE_CONTEXT\t\t\t\t\t(1 << 0)\n#define\t\tPAGE_TABLE_DEPTH(x)\t\t\t\t(((x) & 3) << 1)\n#define\t\tRANGE_PROTECTION_FAULT_ENABLE_DEFAULT\t\t(1 << 4)\n#define\tVM_CONTEXT0_PAGE_TABLE_BASE_ADDR\t\t0x153C\n#define\tVM_CONTEXT0_PAGE_TABLE_END_ADDR\t\t\t0x157C\n#define\tVM_CONTEXT0_PAGE_TABLE_START_ADDR\t\t0x155C\n#define VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR\t0x1518\n#define VM_L2_CNTL\t\t\t\t\t0x1400\n#define\t\tENABLE_L2_CACHE\t\t\t\t\t(1 << 0)\n#define\t\tENABLE_L2_FRAGMENT_PROCESSING\t\t\t(1 << 1)\n#define\t\tENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE\t\t(1 << 9)\n#define\t\tEFFECTIVE_L2_QUEUE_SIZE(x)\t\t\t(((x) & 7) << 14)\n#define VM_L2_CNTL2\t\t\t\t\t0x1404\n#define\t\tINVALIDATE_ALL_L1_TLBS\t\t\t\t(1 << 0)\n#define\t\tINVALIDATE_L2_CACHE\t\t\t\t(1 << 1)\n#define VM_L2_CNTL3\t\t\t\t\t0x1408\n#define\t\tBANK_SELECT(x)\t\t\t\t\t((x) << 0)\n#define\t\tCACHE_UPDATE_MODE(x)\t\t\t\t((x) << 6)\n#define\tVM_L2_STATUS\t\t\t\t\t0x140C\n#define\t\tL2_BUSY\t\t\t\t\t\t(1 << 0)\n\n#define\tWAIT_UNTIL\t\t\t\t\t0x8040\n\n \n#define DMA_RB_RPTR                                       0xd008\n#define DMA_RB_WPTR                                       0xd00c\n\n \n#define DMA_PACKET(cmd, t, s, n)\t((((cmd) & 0xF) << 28) |\t\\\n\t\t\t\t\t (((t) & 0x1) << 23) |\t\t\\\n\t\t\t\t\t (((s) & 0x1) << 22) |\t\t\\\n\t\t\t\t\t (((n) & 0xFFFF) << 0))\n \n#define\tDMA_PACKET_WRITE\t\t\t\t  0x2\n#define\tDMA_PACKET_COPY\t\t\t\t\t  0x3\n#define\tDMA_PACKET_INDIRECT_BUFFER\t\t\t  0x4\n#define\tDMA_PACKET_SEMAPHORE\t\t\t\t  0x5\n#define\tDMA_PACKET_FENCE\t\t\t\t  0x6\n#define\tDMA_PACKET_TRAP\t\t\t\t\t  0x7\n#define\tDMA_PACKET_CONSTANT_FILL\t\t\t  0xd\n#define\tDMA_PACKET_NOP\t\t\t\t\t  0xf\n\n\n#define\tSRBM_STATUS\t\t\t\t        0x0E50\n\n \n#define HDMI_CONTROL                         0x7400\n#       define HDMI_KEEPOUT_MODE             (1 << 0)\n#       define HDMI_PACKET_GEN_VERSION       (1 << 4)  \n#       define HDMI_ERROR_ACK                (1 << 8)\n#       define HDMI_ERROR_MASK               (1 << 9)\n#define HDMI_STATUS                          0x7404\n#       define HDMI_ACTIVE_AVMUTE            (1 << 0)\n#       define HDMI_AUDIO_PACKET_ERROR       (1 << 16)\n#       define HDMI_VBI_PACKET_ERROR         (1 << 20)\n#define HDMI_AUDIO_PACKET_CONTROL            0x7408\n#       define HDMI_AUDIO_DELAY_EN(x)        (((x) & 3) << 4)\n#       define HDMI_AUDIO_PACKETS_PER_LINE(x)  (((x) & 0x1f) << 16)\n#define HDMI_ACR_PACKET_CONTROL              0x740c\n#       define HDMI_ACR_SEND                 (1 << 0)\n#       define HDMI_ACR_CONT                 (1 << 1)\n#       define HDMI_ACR_SELECT(x)            (((x) & 3) << 4)\n#       define HDMI_ACR_HW                   0\n#       define HDMI_ACR_32                   1\n#       define HDMI_ACR_44                   2\n#       define HDMI_ACR_48                   3\n#       define HDMI_ACR_SOURCE               (1 << 8)  \n#       define HDMI_ACR_AUTO_SEND            (1 << 12)\n#define HDMI_VBI_PACKET_CONTROL              0x7410\n#       define HDMI_NULL_SEND                (1 << 0)\n#       define HDMI_GC_SEND                  (1 << 4)\n#       define HDMI_GC_CONT                  (1 << 5)  \n#define HDMI_INFOFRAME_CONTROL0              0x7414\n#       define HDMI_AVI_INFO_SEND            (1 << 0)\n#       define HDMI_AVI_INFO_CONT            (1 << 1)\n#       define HDMI_AUDIO_INFO_SEND          (1 << 4)\n#       define HDMI_AUDIO_INFO_CONT          (1 << 5)\n#       define HDMI_MPEG_INFO_SEND           (1 << 8)\n#       define HDMI_MPEG_INFO_CONT           (1 << 9)\n#define HDMI_INFOFRAME_CONTROL1              0x7418\n#       define HDMI_AVI_INFO_LINE(x)         (((x) & 0x3f) << 0)\n#       define HDMI_AUDIO_INFO_LINE(x)       (((x) & 0x3f) << 8)\n#       define HDMI_MPEG_INFO_LINE(x)        (((x) & 0x3f) << 16)\n#define HDMI_GENERIC_PACKET_CONTROL          0x741c\n#       define HDMI_GENERIC0_SEND            (1 << 0)\n#       define HDMI_GENERIC0_CONT            (1 << 1)\n#       define HDMI_GENERIC1_SEND            (1 << 4)\n#       define HDMI_GENERIC1_CONT            (1 << 5)\n#       define HDMI_GENERIC0_LINE(x)         (((x) & 0x3f) << 16)\n#       define HDMI_GENERIC1_LINE(x)         (((x) & 0x3f) << 24)\n#define HDMI_GC                              0x7428\n#       define HDMI_GC_AVMUTE                (1 << 0)\n#define AFMT_AUDIO_PACKET_CONTROL2           0x742c\n#       define AFMT_AUDIO_LAYOUT_OVRD        (1 << 0)\n#       define AFMT_AUDIO_LAYOUT_SELECT      (1 << 1)\n#       define AFMT_60958_CS_SOURCE          (1 << 4)\n#       define AFMT_AUDIO_CHANNEL_ENABLE(x)  (((x) & 0xff) << 8)\n#       define AFMT_DP_AUDIO_STREAM_ID(x)    (((x) & 0xff) << 16)\n#define AFMT_AVI_INFO0                       0x7454\n#       define AFMT_AVI_INFO_CHECKSUM(x)     (((x) & 0xff) << 0)\n#       define AFMT_AVI_INFO_S(x)            (((x) & 3) << 8)\n#       define AFMT_AVI_INFO_B(x)            (((x) & 3) << 10)\n#       define AFMT_AVI_INFO_A(x)            (((x) & 1) << 12)\n#       define AFMT_AVI_INFO_Y(x)            (((x) & 3) << 13)\n#       define AFMT_AVI_INFO_Y_RGB           0\n#       define AFMT_AVI_INFO_Y_YCBCR422      1\n#       define AFMT_AVI_INFO_Y_YCBCR444      2\n#       define AFMT_AVI_INFO_Y_A_B_S(x)      (((x) & 0xff) << 8)\n#       define AFMT_AVI_INFO_R(x)            (((x) & 0xf) << 16)\n#       define AFMT_AVI_INFO_M(x)            (((x) & 0x3) << 20)\n#       define AFMT_AVI_INFO_C(x)            (((x) & 0x3) << 22)\n#       define AFMT_AVI_INFO_C_M_R(x)        (((x) & 0xff) << 16)\n#       define AFMT_AVI_INFO_SC(x)           (((x) & 0x3) << 24)\n#       define AFMT_AVI_INFO_Q(x)            (((x) & 0x3) << 26)\n#       define AFMT_AVI_INFO_EC(x)           (((x) & 0x3) << 28)\n#       define AFMT_AVI_INFO_ITC(x)          (((x) & 0x1) << 31)\n#       define AFMT_AVI_INFO_ITC_EC_Q_SC(x)  (((x) & 0xff) << 24)\n#define AFMT_AVI_INFO1                       0x7458\n#       define AFMT_AVI_INFO_VIC(x)          (((x) & 0x7f) << 0)  \n#       define AFMT_AVI_INFO_PR(x)           (((x) & 0xf) << 8)  \n#       define AFMT_AVI_INFO_TOP(x)          (((x) & 0xffff) << 16)\n#define AFMT_AVI_INFO2                       0x745c\n#       define AFMT_AVI_INFO_BOTTOM(x)       (((x) & 0xffff) << 0)\n#       define AFMT_AVI_INFO_LEFT(x)         (((x) & 0xffff) << 16)\n#define AFMT_AVI_INFO3                       0x7460\n#       define AFMT_AVI_INFO_RIGHT(x)        (((x) & 0xffff) << 0)\n#       define AFMT_AVI_INFO_VERSION(x)      (((x) & 3) << 24)\n#define AFMT_MPEG_INFO0                      0x7464\n#       define AFMT_MPEG_INFO_CHECKSUM(x)    (((x) & 0xff) << 0)\n#       define AFMT_MPEG_INFO_MB0(x)         (((x) & 0xff) << 8)\n#       define AFMT_MPEG_INFO_MB1(x)         (((x) & 0xff) << 16)\n#       define AFMT_MPEG_INFO_MB2(x)         (((x) & 0xff) << 24)\n#define AFMT_MPEG_INFO1                      0x7468\n#       define AFMT_MPEG_INFO_MB3(x)         (((x) & 0xff) << 0)\n#       define AFMT_MPEG_INFO_MF(x)          (((x) & 3) << 8)\n#       define AFMT_MPEG_INFO_FR(x)          (((x) & 1) << 12)\n#define AFMT_GENERIC0_HDR                    0x746c\n#define AFMT_GENERIC0_0                      0x7470\n#define AFMT_GENERIC0_1                      0x7474\n#define AFMT_GENERIC0_2                      0x7478\n#define AFMT_GENERIC0_3                      0x747c\n#define AFMT_GENERIC0_4                      0x7480\n#define AFMT_GENERIC0_5                      0x7484\n#define AFMT_GENERIC0_6                      0x7488\n#define AFMT_GENERIC1_HDR                    0x748c\n#define AFMT_GENERIC1_0                      0x7490\n#define AFMT_GENERIC1_1                      0x7494\n#define AFMT_GENERIC1_2                      0x7498\n#define AFMT_GENERIC1_3                      0x749c\n#define AFMT_GENERIC1_4                      0x74a0\n#define AFMT_GENERIC1_5                      0x74a4\n#define AFMT_GENERIC1_6                      0x74a8\n#define HDMI_ACR_32_0                        0x74ac\n#       define HDMI_ACR_CTS_32(x)            (((x) & 0xfffff) << 12)\n#define HDMI_ACR_32_1                        0x74b0\n#       define HDMI_ACR_N_32(x)              (((x) & 0xfffff) << 0)\n#define HDMI_ACR_44_0                        0x74b4\n#       define HDMI_ACR_CTS_44(x)            (((x) & 0xfffff) << 12)\n#define HDMI_ACR_44_1                        0x74b8\n#       define HDMI_ACR_N_44(x)              (((x) & 0xfffff) << 0)\n#define HDMI_ACR_48_0                        0x74bc\n#       define HDMI_ACR_CTS_48(x)            (((x) & 0xfffff) << 12)\n#define HDMI_ACR_48_1                        0x74c0\n#       define HDMI_ACR_N_48(x)              (((x) & 0xfffff) << 0)\n#define HDMI_ACR_STATUS_0                    0x74c4\n#define HDMI_ACR_STATUS_1                    0x74c8\n#define AFMT_AUDIO_INFO0                     0x74cc\n#       define AFMT_AUDIO_INFO_CHECKSUM(x)   (((x) & 0xff) << 0)\n#       define AFMT_AUDIO_INFO_CC(x)         (((x) & 7) << 8)\n#       define AFMT_AUDIO_INFO_CHECKSUM_OFFSET(x)   (((x) & 0xff) << 16)\n#define AFMT_AUDIO_INFO1                     0x74d0\n#       define AFMT_AUDIO_INFO_CA(x)         (((x) & 0xff) << 0)\n#       define AFMT_AUDIO_INFO_LSV(x)        (((x) & 0xf) << 11)\n#       define AFMT_AUDIO_INFO_DM_INH(x)     (((x) & 1) << 15)\n#       define AFMT_AUDIO_INFO_DM_INH_LSV(x) (((x) & 0xff) << 8)\n#define AFMT_60958_0                         0x74d4\n#       define AFMT_60958_CS_A(x)            (((x) & 1) << 0)\n#       define AFMT_60958_CS_B(x)            (((x) & 1) << 1)\n#       define AFMT_60958_CS_C(x)            (((x) & 1) << 2)\n#       define AFMT_60958_CS_D(x)            (((x) & 3) << 3)\n#       define AFMT_60958_CS_MODE(x)         (((x) & 3) << 6)\n#       define AFMT_60958_CS_CATEGORY_CODE(x)      (((x) & 0xff) << 8)\n#       define AFMT_60958_CS_SOURCE_NUMBER(x)      (((x) & 0xf) << 16)\n#       define AFMT_60958_CS_CHANNEL_NUMBER_L(x)   (((x) & 0xf) << 20)\n#       define AFMT_60958_CS_SAMPLING_FREQUENCY(x) (((x) & 0xf) << 24)\n#       define AFMT_60958_CS_CLOCK_ACCURACY(x)     (((x) & 3) << 28)\n#define AFMT_60958_1                         0x74d8\n#       define AFMT_60958_CS_WORD_LENGTH(x)  (((x) & 0xf) << 0)\n#       define AFMT_60958_CS_ORIGINAL_SAMPLING_FREQUENCY(x)   (((x) & 0xf) << 4)\n#       define AFMT_60958_CS_VALID_L(x)      (((x) & 1) << 16)\n#       define AFMT_60958_CS_VALID_R(x)      (((x) & 1) << 18)\n#       define AFMT_60958_CS_CHANNEL_NUMBER_R(x)   (((x) & 0xf) << 20)\n#define AFMT_AUDIO_CRC_CONTROL               0x74dc\n#       define AFMT_AUDIO_CRC_EN             (1 << 0)\n#define AFMT_RAMP_CONTROL0                   0x74e0\n#       define AFMT_RAMP_MAX_COUNT(x)        (((x) & 0xffffff) << 0)\n#       define AFMT_RAMP_DATA_SIGN           (1 << 31)\n#define AFMT_RAMP_CONTROL1                   0x74e4\n#       define AFMT_RAMP_MIN_COUNT(x)        (((x) & 0xffffff) << 0)\n#       define AFMT_AUDIO_TEST_CH_DISABLE(x) (((x) & 0xff) << 24)\n#define AFMT_RAMP_CONTROL2                   0x74e8\n#       define AFMT_RAMP_INC_COUNT(x)        (((x) & 0xffffff) << 0)\n#define AFMT_RAMP_CONTROL3                   0x74ec\n#       define AFMT_RAMP_DEC_COUNT(x)        (((x) & 0xffffff) << 0)\n#define AFMT_60958_2                         0x74f0\n#       define AFMT_60958_CS_CHANNEL_NUMBER_2(x)   (((x) & 0xf) << 0)\n#       define AFMT_60958_CS_CHANNEL_NUMBER_3(x)   (((x) & 0xf) << 4)\n#       define AFMT_60958_CS_CHANNEL_NUMBER_4(x)   (((x) & 0xf) << 8)\n#       define AFMT_60958_CS_CHANNEL_NUMBER_5(x)   (((x) & 0xf) << 12)\n#       define AFMT_60958_CS_CHANNEL_NUMBER_6(x)   (((x) & 0xf) << 16)\n#       define AFMT_60958_CS_CHANNEL_NUMBER_7(x)   (((x) & 0xf) << 20)\n#define AFMT_STATUS                          0x7600\n#       define AFMT_AUDIO_ENABLE             (1 << 4)\n#       define AFMT_AZ_FORMAT_WTRIG          (1 << 28)\n#       define AFMT_AZ_FORMAT_WTRIG_INT      (1 << 29)\n#       define AFMT_AZ_AUDIO_ENABLE_CHG      (1 << 30)\n#define AFMT_AUDIO_PACKET_CONTROL            0x7604\n#       define AFMT_AUDIO_SAMPLE_SEND        (1 << 0)\n#       define AFMT_AUDIO_TEST_EN            (1 << 12)\n#       define AFMT_AUDIO_CHANNEL_SWAP       (1 << 24)\n#       define AFMT_60958_CS_UPDATE          (1 << 26)\n#       define AFMT_AZ_AUDIO_ENABLE_CHG_MASK (1 << 27)\n#       define AFMT_AZ_FORMAT_WTRIG_MASK     (1 << 28)\n#       define AFMT_AZ_FORMAT_WTRIG_ACK      (1 << 29)\n#       define AFMT_AZ_AUDIO_ENABLE_CHG_ACK  (1 << 30)\n#define AFMT_VBI_PACKET_CONTROL              0x7608\n#       define AFMT_GENERIC0_UPDATE          (1 << 2)\n#define AFMT_INFOFRAME_CONTROL0              0x760c\n#       define AFMT_AUDIO_INFO_SOURCE        (1 << 6)  \n#       define AFMT_AUDIO_INFO_UPDATE        (1 << 7)\n#       define AFMT_MPEG_INFO_UPDATE         (1 << 10)\n#define AFMT_GENERIC0_7                      0x7610\n \n#define HDMI_OFFSET0                      (0x7400 - 0x7400)\n#define HDMI_OFFSET1                      (0x7800 - 0x7400)\n\n \n#define AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR0        0x71c8  \n#define AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR1        0x71cc  \n#define AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR2        0x71d0  \n#define AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR3        0x71d4  \n#define AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR4        0x71d8  \n#define AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR5        0x71dc  \n#define AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR6        0x71e0  \n#define AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR7        0x71e4  \n#define AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR8        0x71e8  \n#define AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR9        0x71ec  \n#define AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR10       0x71f0  \n#define AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR11       0x71f4  \n#define AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR12       0x71f8  \n#define AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR13       0x71fc  \n#       define MAX_CHANNELS(x)                            (((x) & 0x7) << 0)\n \n#       define SUPPORTED_FREQUENCIES(x)                   (((x) & 0xff) << 8)\n#       define DESCRIPTOR_BYTE_2(x)                       (((x) & 0xff) << 16)\n#       define SUPPORTED_FREQUENCIES_STEREO(x)            (((x) & 0xff) << 24)  \n \n\n#define AZ_HOT_PLUG_CONTROL                               0x7300\n#       define AZ_FORCE_CODEC_WAKE                        (1 << 0)\n#       define PIN0_JACK_DETECTION_ENABLE                 (1 << 4)\n#       define PIN1_JACK_DETECTION_ENABLE                 (1 << 5)\n#       define PIN2_JACK_DETECTION_ENABLE                 (1 << 6)\n#       define PIN3_JACK_DETECTION_ENABLE                 (1 << 7)\n#       define PIN0_UNSOLICITED_RESPONSE_ENABLE           (1 << 8)\n#       define PIN1_UNSOLICITED_RESPONSE_ENABLE           (1 << 9)\n#       define PIN2_UNSOLICITED_RESPONSE_ENABLE           (1 << 10)\n#       define PIN3_UNSOLICITED_RESPONSE_ENABLE           (1 << 11)\n#       define CODEC_HOT_PLUG_ENABLE                      (1 << 12)\n#       define PIN0_AUDIO_ENABLED                         (1 << 24)\n#       define PIN1_AUDIO_ENABLED                         (1 << 25)\n#       define PIN2_AUDIO_ENABLED                         (1 << 26)\n#       define PIN3_AUDIO_ENABLED                         (1 << 27)\n#       define AUDIO_ENABLED                              (1 << 31)\n\n\n#define D1GRPH_PRIMARY_SURFACE_ADDRESS                    0x6110\n#define D1GRPH_PRIMARY_SURFACE_ADDRESS_HIGH               0x6914\n#define D2GRPH_PRIMARY_SURFACE_ADDRESS_HIGH               0x6114\n#define D1GRPH_SECONDARY_SURFACE_ADDRESS                  0x6118\n#define D1GRPH_SECONDARY_SURFACE_ADDRESS_HIGH             0x691c\n#define D2GRPH_SECONDARY_SURFACE_ADDRESS_HIGH             0x611c\n\n \n#define PCIE_P_CNTL                                       0x40\n#       define P_PLL_PWRDN_IN_L1L23                       (1 << 3)\n#       define P_PLL_BUF_PDNB                             (1 << 4)\n#       define P_PLL_PDNB                                 (1 << 9)\n#       define P_ALLOW_PRX_FRONTEND_SHUTOFF               (1 << 12)\n \n#define PCIE_LC_CNTL                                      0xa0\n#       define LC_L0S_INACTIVITY(x)                       ((x) << 8)\n#       define LC_L0S_INACTIVITY_MASK                     (0xf << 8)\n#       define LC_L0S_INACTIVITY_SHIFT                    8\n#       define LC_L1_INACTIVITY(x)                        ((x) << 12)\n#       define LC_L1_INACTIVITY_MASK                      (0xf << 12)\n#       define LC_L1_INACTIVITY_SHIFT                     12\n#       define LC_PMI_TO_L1_DIS                           (1 << 16)\n#       define LC_ASPM_TO_L1_DIS                          (1 << 24)\n#define PCIE_LC_TRAINING_CNTL                             0xa1  \n#define PCIE_LC_LINK_WIDTH_CNTL                           0xa2  \n#       define LC_LINK_WIDTH_SHIFT                        0\n#       define LC_LINK_WIDTH_MASK                         0x7\n#       define LC_LINK_WIDTH_X0                           0\n#       define LC_LINK_WIDTH_X1                           1\n#       define LC_LINK_WIDTH_X2                           2\n#       define LC_LINK_WIDTH_X4                           3\n#       define LC_LINK_WIDTH_X8                           4\n#       define LC_LINK_WIDTH_X16                          6\n#       define LC_LINK_WIDTH_RD_SHIFT                     4\n#       define LC_LINK_WIDTH_RD_MASK                      0x70\n#       define LC_RECONFIG_ARC_MISSING_ESCAPE             (1 << 7)\n#       define LC_RECONFIG_NOW                            (1 << 8)\n#       define LC_RENEGOTIATION_SUPPORT                   (1 << 9)\n#       define LC_RENEGOTIATE_EN                          (1 << 10)\n#       define LC_SHORT_RECONFIG_EN                       (1 << 11)\n#       define LC_UPCONFIGURE_SUPPORT                     (1 << 12)\n#       define LC_UPCONFIGURE_DIS                         (1 << 13)\n#define PCIE_LC_SPEED_CNTL                                0xa4  \n#       define LC_GEN2_EN_STRAP                           (1 << 0)\n#       define LC_TARGET_LINK_SPEED_OVERRIDE_EN           (1 << 1)\n#       define LC_FORCE_EN_HW_SPEED_CHANGE                (1 << 5)\n#       define LC_FORCE_DIS_HW_SPEED_CHANGE               (1 << 6)\n#       define LC_SPEED_CHANGE_ATTEMPTS_ALLOWED_MASK      (0x3 << 8)\n#       define LC_SPEED_CHANGE_ATTEMPTS_ALLOWED_SHIFT     3\n#       define LC_CURRENT_DATA_RATE                       (1 << 11)\n#       define LC_HW_VOLTAGE_IF_CONTROL(x)                ((x) << 12)\n#       define LC_HW_VOLTAGE_IF_CONTROL_MASK              (3 << 12)\n#       define LC_HW_VOLTAGE_IF_CONTROL_SHIFT             12\n#       define LC_VOLTAGE_TIMER_SEL_MASK                  (0xf << 14)\n#       define LC_CLR_FAILED_SPD_CHANGE_CNT               (1 << 21)\n#       define LC_OTHER_SIDE_EVER_SENT_GEN2               (1 << 23)\n#       define LC_OTHER_SIDE_SUPPORTS_GEN2                (1 << 24)\n#define MM_CFGREGS_CNTL                                   0x544c\n#       define MM_WR_TO_CFG_EN                            (1 << 3)\n#define LINK_CNTL2                                        0x88  \n#       define TARGET_LINK_SPEED_MASK                     (0xf << 0)\n#       define SELECTABLE_DEEMPHASIS                      (1 << 6)\n\n \n#define PACKET0(reg, n)\t((RADEON_PACKET_TYPE0 << 30) |\t\t\t\\\n\t\t\t (((reg) >> 2) & 0xFFFF) |\t\t\t\\\n\t\t\t ((n) & 0x3FFF) << 16)\n#define PACKET3(op, n)\t((RADEON_PACKET_TYPE3 << 30) |\t\t\t\\\n\t\t\t (((op) & 0xFF) << 8) |\t\t\t\t\\\n\t\t\t ((n) & 0x3FFF) << 16)\n\n \n#define UVD_SEMA_ADDR_LOW\t\t\t\t0xef00\n#define UVD_SEMA_ADDR_HIGH\t\t\t\t0xef04\n#define UVD_SEMA_CMD\t\t\t\t\t0xef08\n#define UVD_GPCOM_VCPU_CMD\t\t\t\t0xef0c\n#define UVD_GPCOM_VCPU_DATA0\t\t\t\t0xef10\n#define UVD_GPCOM_VCPU_DATA1\t\t\t\t0xef14\n\n#define UVD_LMI_EXT40_ADDR\t\t\t\t0xf498\n#define UVD_VCPU_CHIP_ID\t\t\t\t0xf4d4\n#define UVD_VCPU_CACHE_OFFSET0\t\t\t\t0xf4d8\n#define UVD_VCPU_CACHE_SIZE0\t\t\t\t0xf4dc\n#define UVD_VCPU_CACHE_OFFSET1\t\t\t\t0xf4e0\n#define UVD_VCPU_CACHE_SIZE1\t\t\t\t0xf4e4\n#define UVD_VCPU_CACHE_OFFSET2\t\t\t\t0xf4e8\n#define UVD_VCPU_CACHE_SIZE2\t\t\t\t0xf4ec\n#define UVD_LMI_ADDR_EXT\t\t\t\t0xf594\n\n#define UVD_RBC_RB_RPTR\t\t\t\t\t0xf690\n#define UVD_RBC_RB_WPTR\t\t\t\t\t0xf694\n\n#define UVD_CONTEXT_ID\t\t\t\t\t0xf6f4\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}