#include <cstring>
#include <algorithm>
#include <cmath>

#include "hardware/clocks.h"

#include "duo75.hpp"

namespace pimoroni {

#define GPIO_INIT_BOTH(pin, initial) gpio_init(pin); gpio_set_function(pin, GPIO_FUNC_SIO); gpio_set_dir(pin, true); gpio_put(pin, initial); \
                                     gpio_init(pin + 32); gpio_set_function(pin + 32, GPIO_FUNC_SIO); gpio_set_dir(pin + 32, true); gpio_put(pin + 32, initial)

Duo75::Duo75(Pixel *buffer)
 {
    // Set up allllll the GPIO
    GPIO_INIT_BOTH(pin_r0, 0);
    GPIO_INIT_BOTH(pin_g0, 0);
    GPIO_INIT_BOTH(pin_b0, 0);

    GPIO_INIT_BOTH(pin_r1, 0);
    GPIO_INIT_BOTH(pin_g1, 0);
    GPIO_INIT_BOTH(pin_b1, 0);

    GPIO_INIT_BOTH(pin_row_a, 0);
    GPIO_INIT_BOTH(pin_row_b, 0);
    GPIO_INIT_BOTH(pin_row_c, 0);
    GPIO_INIT_BOTH(pin_row_d, 0);
    GPIO_INIT_BOTH(pin_row_e, 0);

    GPIO_INIT_BOTH(pin_clk, !clk_polarity);
    GPIO_INIT_BOTH(pin_stb, !stb_polarity);
    GPIO_INIT_BOTH(pin_oe, !oe_polarity);

    if (buffer == nullptr) {
        back_buffer = new Pixel[width * height];
        managed_buffer = true;
    } else {
        back_buffer = buffer;
        managed_buffer = false;
    }
}

void gpio_put_both(uint pin, bool value) {
    gpio_put(pin, value);
    gpio_put(pin + 32, value);
}

void Duo75::start(irq_handler_t handler) {
    if(handler) {
        // Prevent ghosting
        uint latch_cycles = clock_get_hz(clk_sys) / 4000000;

        // Claim the PIO so we can clean it upon soft restart
        pio_sm_claim(pio_a, sm_data_a1);
        pio_sm_claim(pio_a, sm_data_a2);
        pio_sm_claim(pio_a, sm_row_a);
        pio_sm_claim(pio_b, sm_data_b1);
        pio_sm_claim(pio_b, sm_data_b2);
        pio_sm_claim(pio_b, sm_row_b);

        pio_set_gpio_base(pio_b, 16);

        data_prog_offs_a = pio_add_program(pio_a, &duo75_data_rgb888_program);
        data_prog_offs_b = pio_add_program(pio_b, &duo75_data_rgb888_program);
        row_prog_offs_a = pio_add_program(pio_a, &duo75_row_program);
        row_prog_offs_b = pio_add_program(pio_b, &duo75_row_program);

        duo75_data_rgb888_program_init(pio_a, sm_data_a1, data_prog_offs_a, DATA_BASE_PIN, pin_clk);
        duo75_data_rgb888_program_init(pio_a, sm_data_a2, data_prog_offs_a, DATA_BASE_PIN + 3, pin_clk);

        duo75_data_rgb888_program_init(pio_b, sm_data_b1, data_prog_offs_b, DATA_BASE_PIN + 32, pin_clk + 32);
        duo75_data_rgb888_program_init(pio_b, sm_data_b2, data_prog_offs_b, DATA_BASE_PIN + 32 + 3, pin_clk + 32);

        duo75_row_program_init(pio_a, sm_row_a, row_prog_offs_a, ROWSEL_BASE_PIN, ROWSEL_N_PINS, pin_stb, latch_cycles);
        duo75_row_program_init(pio_b, sm_row_b, row_prog_offs_b, ROWSEL_BASE_PIN + 32, ROWSEL_N_PINS, pin_stb + 32, latch_cycles);

        // Keep PIO constant when overclocked
        const float clock_hz = SYS_CLK_MHZ * 1000000;
        pio_sm_set_clkdiv(pio_a, sm_data_a1, clock_get_hz(clk_sys) / clock_hz);
        pio_sm_set_clkdiv(pio_a, sm_data_a2, clock_get_hz(clk_sys) / clock_hz);
        pio_sm_set_clkdiv(pio_b, sm_data_b1, clock_get_hz(clk_sys) / clock_hz);
        pio_sm_set_clkdiv(pio_b, sm_data_b2, clock_get_hz(clk_sys) / clock_hz);
        pio_sm_set_clkdiv(pio_a, sm_row_a, clock_get_hz(clk_sys) / clock_hz);
        pio_sm_set_clkdiv(pio_b, sm_row_b, clock_get_hz(clk_sys) / clock_hz);

        // Let PIO run wild and free!
        /*pio_sm_set_clkdiv(pio_a, sm_data_a1, 1);
        pio_sm_set_clkdiv(pio_a, sm_data_a2, 1);
        pio_sm_set_clkdiv(pio_b, sm_data_b1, 1);
        pio_sm_set_clkdiv(pio_b, sm_data_b2, 1);
        pio_sm_set_clkdiv(pio_a, sm_row_a, 1);
        pio_sm_set_clkdiv(pio_b, sm_row_b, 1);*/

        dma_channel_a1 = dma_claim_unused_channel(true);
        dma_channel_config config_a1 = dma_channel_get_default_config(dma_channel_a1);
        channel_config_set_transfer_data_size(&config_a1, DMA_SIZE_32);
        channel_config_set_bswap(&config_a1, false);
        channel_config_set_dreq(&config_a1, pio_get_dreq(pio_a, sm_data_a1, true));
        dma_channel_configure(dma_channel_a1, &config_a1, &pio_a->txf[sm_data_a1], NULL, 0, false);

        dma_channel_a2 = dma_claim_unused_channel(true);
        dma_channel_config config_a2 = dma_channel_get_default_config(dma_channel_a2);
        channel_config_set_transfer_data_size(&config_a2, DMA_SIZE_32);
        channel_config_set_bswap(&config_a2, false);
        channel_config_set_dreq(&config_a2, pio_get_dreq(pio_a, sm_data_a2, true));
        dma_channel_configure(dma_channel_a2, &config_a2, &pio_a->txf[sm_data_a2], NULL, 0, false);

        dma_channel_b1 = dma_claim_unused_channel(true);
        dma_channel_config config_b1 = dma_channel_get_default_config(dma_channel_b1);
        channel_config_set_transfer_data_size(&config_b1, DMA_SIZE_32);
        channel_config_set_bswap(&config_b1, false);
        channel_config_set_dreq(&config_b1, pio_get_dreq(pio_b, sm_data_b1, true));
        dma_channel_configure(dma_channel_b1, &config_b1, &pio_b->txf[sm_data_b1], NULL, 0, false);

        dma_channel_b2 = dma_claim_unused_channel(true);
        dma_channel_config config_b2 = dma_channel_get_default_config(dma_channel_b2);
        channel_config_set_transfer_data_size(&config_b2, DMA_SIZE_32);
        channel_config_set_bswap(&config_b2, false);
        channel_config_set_dreq(&config_b2, pio_get_dreq(pio_b, sm_data_b2, true));
        dma_channel_configure(dma_channel_b2, &config_b2, &pio_b->txf[sm_data_b2], NULL, 0, false);

        // Same handler for all four DMA channels
        irq_add_shared_handler(DMA_IRQ_0, handler, PICO_SHARED_IRQ_HANDLER_DEFAULT_ORDER_PRIORITY);

        dma_channel_set_irq0_enabled(dma_channel_a1, true);

        irq_set_enabled(DMA_IRQ_0, true);

        row_a = 0;
        bit_a = 0;

        duo75_data_rgb888_set_shift(pio_a, 0, data_prog_offs_a, bit_a);
        duo75_data_rgb888_set_shift(pio_b, 0, data_prog_offs_b, bit_a);

        dma_channel_set_trans_count(dma_channel_a1, width, false);
        dma_channel_set_trans_count(dma_channel_a2, width, false);

        dma_channel_set_trans_count(dma_channel_b1, width, false);
        dma_channel_set_trans_count(dma_channel_b2, width, false);

        dma_channel_set_read_addr(dma_channel_a1, &back_buffer, false);
        dma_channel_set_read_addr(dma_channel_a2, &back_buffer + (width * height / 4), false);

        dma_channel_set_read_addr(dma_channel_b1, &back_buffer + (width * height / 2), false);
        dma_channel_set_read_addr(dma_channel_b2, &back_buffer + (width * height / 2) + (width * height / 4), false);

        dma_start_channel_mask((0b1 << dma_channel_a1) | (0b1 << dma_channel_a2) | (0b1 << dma_channel_b1) | (0b1 << dma_channel_b2));

        //pio_enable_sm_mask_in_sync(pio_a, (0b1 << sm_data_a1) | (0b1 << sm_data_a2));
        //pio_enable_sm_mask_in_sync(pio_b, (0b1 << sm_data_b1) | (0b1 << sm_data_b2));
        pio_enable_sm_multi_mask_in_sync(pio_a, 0, (0b1 << sm_data_a1) | (0b1 << sm_data_a2), (0b1 << sm_data_b1) | (0b1 << sm_data_b2));
    }
}

void Duo75::stop(irq_handler_t handler) {
    irq_set_enabled(DMA_IRQ_0, false);

    if(dma_channel_a1 != -1 &&  dma_channel_is_claimed(dma_channel_a1)) {
        dma_channel_set_irq0_enabled(dma_channel_a1, false);
        dma_channel_wait_for_finish_blocking(dma_channel_a1);
        dma_channel_cleanup(dma_channel_a1);
        dma_channel_unclaim(dma_channel_a1);
    }

    if(dma_channel_a2 != -1 &&  dma_channel_is_claimed(dma_channel_a2)) {
        dma_channel_wait_for_finish_blocking(dma_channel_a2);
        dma_channel_cleanup(dma_channel_a2);
        dma_channel_unclaim(dma_channel_a2);
    }

    if(dma_channel_b1 != -1 &&  dma_channel_is_claimed(dma_channel_b1)) {
        dma_channel_wait_for_finish_blocking(dma_channel_b1);
        dma_channel_cleanup(dma_channel_b1);
        dma_channel_unclaim(dma_channel_b1);
    }

    if(dma_channel_b2 != -1 &&  dma_channel_is_claimed(dma_channel_b2)) {
        dma_channel_wait_for_finish_blocking(dma_channel_b2);
        dma_channel_cleanup(dma_channel_b2);
        dma_channel_unclaim(dma_channel_b2);
    }

    irq_remove_handler(DMA_IRQ_0, handler);

    if(pio_sm_is_claimed(pio_a, sm_data_a1)) {
        pio_sm_set_enabled(pio_a, sm_data_a1, false);
        pio_sm_clear_fifos(pio_a, sm_data_a1);
        pio_sm_unclaim(pio_a, sm_data_a1);
    }

    if(pio_sm_is_claimed(pio_a, sm_data_a2)) {
        pio_sm_set_enabled(pio_a, sm_data_a2, false);
        pio_sm_clear_fifos(pio_a, sm_data_a2);
        pio_remove_program(pio_a, &duo75_data_rgb888_program, data_prog_offs_a);
        pio_sm_unclaim(pio_a, sm_data_a2);
    }

    if(pio_sm_is_claimed(pio_a, sm_row_a)) {
        pio_sm_set_enabled(pio_a, sm_row_a, false);
        pio_sm_clear_fifos(pio_a, sm_row_a);
        pio_remove_program(pio_a, &duo75_row_program, row_prog_offs_a);
        pio_sm_unclaim(pio_a, sm_row_a);
    }

    if(pio_sm_is_claimed(pio_b, sm_data_b1)) {
        pio_sm_set_enabled(pio_b, sm_data_b1, false);
        pio_sm_clear_fifos(pio_b, sm_data_b1);
        pio_sm_unclaim(pio_b, sm_data_b1);
    }

    if(pio_sm_is_claimed(pio_b, sm_data_b2)) {
        pio_sm_set_enabled(pio_b, sm_data_b2, false);
        pio_sm_clear_fifos(pio_b, sm_data_b2);
        pio_remove_program(pio_b, &duo75_data_rgb888_program, data_prog_offs_b);
        pio_sm_unclaim(pio_b, sm_data_b2);
    }

    if(pio_sm_is_claimed(pio_b, sm_row_b)) {
        pio_sm_set_enabled(pio_b, sm_row_b, false);
        pio_sm_clear_fifos(pio_b, sm_row_b);
        pio_remove_program(pio_b, &duo75_row_inverted_program, row_prog_offs_b);
        pio_sm_unclaim(pio_b, sm_row_b);
    }

    // Make sure the GPIO is in a known good state
    // since we don't know what the PIO might have done with it
    gpio_put_masked(0b111111 << pin_r0, 0);
    gpio_put_masked(0b11111 << pin_row_a, 0);

    gpio_put_masked64((uint64_t)0b111111 << (pin_r0 + 32), 0);
    gpio_put_masked64((uint64_t)0b11111 << (pin_row_a + 32), 0);

    gpio_put_both(pin_clk, !clk_polarity);
    gpio_put_both(pin_oe, !oe_polarity);
}

Duo75::~Duo75() {
    if (managed_buffer) {
        delete[] back_buffer;
    }
}

void Duo75::dma_complete() {

    if(dma_channel_get_irq0_status(dma_channel_a1)) {
        dma_channel_acknowledge_irq0(dma_channel_a1);
        dma_channel_wait_for_finish_blocking(dma_channel_a2);
        dma_channel_wait_for_finish_blocking(dma_channel_b1);
        dma_channel_wait_for_finish_blocking(dma_channel_b2);

        // SM is finished when it stalls on empty TX FIFO
        duo75_wait_tx_stall(pio_a, sm_data_a1);
        duo75_wait_tx_stall(pio_a, sm_data_a2);
        duo75_wait_tx_stall(pio_b, sm_data_b1);
        duo75_wait_tx_stall(pio_b, sm_data_b2);

        // Check that previous OEn pulse is finished, else things WILL get out of sequence
        duo75_wait_tx_stall(pio_a, sm_row_a);
        duo75_wait_tx_stall(pio_b, sm_row_b);

        // Latch row data, pulse output enable for new row.
        pio_sm_put_blocking(pio_a, sm_row_a, row_a | ((brightness << bit_a) - 4) << 5);
        pio_sm_put_blocking(pio_b, sm_row_b, row_a | ((brightness << bit_a) - 4) << 5);

        row_a++;

        if(row_a == height / 4) {
            row_a = 0;
            bit_a++;
            if (bit_a == BIT_DEPTH) {
                bit_a = 0;
            }
            duo75_data_rgb888_set_shift(pio_a, 0, data_prog_offs_a, bit_a);
            duo75_data_rgb888_set_shift(pio_b, 0, data_prog_offs_b, bit_a);
        }

        dma_channel_set_trans_count(dma_channel_a1, width, false); // Third Quarter
        dma_channel_set_trans_count(dma_channel_a2, width, false); // Forth Quarter

        dma_channel_set_trans_count(dma_channel_b1, width, false); // Second Quarter
        dma_channel_set_trans_count(dma_channel_b2, width, false); // First Quarter

        uint row_offset = row_a * width;
    
        dma_channel_set_read_addr(dma_channel_a1, &back_buffer[row_offset], false);
        dma_channel_set_read_addr(dma_channel_a2, &back_buffer[row_offset + (width * height / 4)], false);
    
        dma_channel_set_read_addr(dma_channel_b1, &back_buffer[panel_b_offset + row_offset], false);
        dma_channel_set_read_addr(dma_channel_b2, &back_buffer[panel_b_offset + row_offset + (width * height / 4)], false);

        //pio_clkdiv_restart_sm_multi_mask(pio_a, 0, (0b1 << sm_data_a1) | (0b1 << sm_data_a2), (0b1 << sm_data_b1) | (0b1 << sm_data_b2));
        dma_start_channel_mask((0b1 << dma_channel_a1) | (0b1 << dma_channel_a2) | (0b1 << dma_channel_b1) | (0b1 << dma_channel_b2));
    }
}

inline void Duo75::copy_to_back_buffer(void *data, size_t len, int start_x, int start_y) {
    uint32_t *p = (uint32_t *)data;
    uint32_t *end = p + (len / 4);

    for(uint y = start_y; y < height; y++) {
        // We are swapping X and Y to achieve a 90 degree rotation
        // Mirror along the Y axis (top to bottom)
        uint sx = height - 1 - y;
        for(uint x = start_x; x < width; x++) {
            uint sy = x;
            uint offset = sx;

            uint32_t rgb = *p++;

            // If we're on the second panel, shift up our pixel and adjust
            // the offset to place it into the latter half of the buffer.
            if(sy >= height / 2) {
                sy -= height / 2;
            } else {
                offset += panel_b_offset;
            }

            offset += sy * width;

            back_buffer[offset] = (GAMMA_10BIT[rgb & 0xff] << 20) | (GAMMA_10BIT[(rgb >> 8) & 0xff] << 10) | (GAMMA_10BIT[(rgb >> 16) & 0xff] << 0);

            if(p == end) {
                return;
            }
        }
    }
}

void Duo75::update(PicoGraphics *graphics) {
    if(graphics->pen_type == PicoGraphics::PEN_RGB888) {
        copy_to_back_buffer(graphics->frame_buffer, width * height * sizeof(RGB888), 0, 0);
    } else {
        unsigned int offset = 0;
        graphics->frame_convert(PicoGraphics::PEN_RGB888, [this, &offset, &graphics](void *data, size_t length) {
            if (length > 0) {
                int offset_y = offset / graphics->bounds.w;
                int offset_x = offset - (offset_y * graphics->bounds.w);
                copy_to_back_buffer(data, length, offset_x, offset_y);
                offset += length / sizeof(RGB888);
            }
        });
    }
}
}
