
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000355                       # Number of seconds simulated
sim_ticks                                   354667500                       # Number of ticks simulated
final_tick                               2261607948500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              125780757                       # Simulator instruction rate (inst/s)
host_op_rate                                125777656                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              378453521                       # Simulator tick rate (ticks/s)
host_mem_usage                                 759596                       # Number of bytes of host memory used
host_seconds                                     0.94                       # Real time elapsed on the host
sim_insts                                   117869821                       # Number of instructions simulated
sim_ops                                     117869821                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus0.inst        66944                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus0.data        17536                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.inst        10176                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.data         7424                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.inst        78912                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.data        41792                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total            222784                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus0.inst        66944                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus1.inst        10176                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus3.inst        78912                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total       156032                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks        11520                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total          11520                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus0.inst         1046                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus0.data          274                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.inst          159                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.data          116                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.inst         1233                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.data          653                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total               3481                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks          180                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total               180                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus0.inst    188751436                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus0.data     49443493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.inst     28691662                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.data     20932282                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.inst    222495718                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.data    117834310                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            628148900                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus0.inst    188751436                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus1.inst     28691662                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus3.inst    222495718                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total       439938816                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks       32481127                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            32481127                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks       32481127                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.inst    188751436                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.data     49443493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.inst     28691662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.data     20932282                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.inst    222495718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.data    117834310                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           660630027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus0.inst        33792                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus0.data       115584                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.inst         2752                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.data        58432                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.inst         1728                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.data       483648                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total            695936                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus0.inst        33792                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus1.inst         2752                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus3.inst         1728                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        38272                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks       444160                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total         444160                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus0.inst          528                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus0.data         1806                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.inst           43                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.data          913                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.data         7557                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total              10874                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks         6940                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total              6940                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus0.inst     95277972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus0.data    325893971                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.inst      7759380                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.data    164751493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.inst      4872169                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.data   1363665969                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total           1962220953                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus0.inst     95277972                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus1.inst      7759380                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus3.inst      4872169                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total       107909521                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks     1252327885                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total          1252327885                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks     1252327885                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.inst     95277972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.data    325893971                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.inst      7759380                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.data    164751493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.inst      4872169                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.data   1363665969                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total          3214548838                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       576                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     164     47.67%     47.67% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.29%     47.97% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    179     52.03%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 344                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      164     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.30%     50.30% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     163     49.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  328                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               139074000     91.90%     91.90% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.11%     92.01% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               12095000      7.99%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           151333500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.910615                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.953488                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     3                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.27%      0.27% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   12      3.25%      3.52% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.54%      4.07% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  325     88.08%     92.14% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.27%     92.41% # number of callpals executed
system.cpu0.kern.callpal::rti                      18      4.88%     97.29% # number of callpals executed
system.cpu0.kern.callpal::callsys                   9      2.44%     99.73% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.27%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   369                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               31                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 18                      
system.cpu0.kern.mode_good::user                   17                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.580645                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.729167                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel          62091500     75.54%     75.54% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            20102000     24.46%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements             5029                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          496.420038                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              64949                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             5029                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.914894                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data    24.355400                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   472.064638                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.047569                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.922001                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.969570                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          488                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          488                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           130138                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          130138                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        30585                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          30585                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        25671                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         25671                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          514                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          514                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          574                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          574                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        56256                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           56256                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        56256                       # number of overall hits
system.cpu0.dcache.overall_hits::total          56256                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         2871                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2871                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2193                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2193                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data           98                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           98                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           37                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           37                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         5064                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          5064                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         5064                       # number of overall misses
system.cpu0.dcache.overall_misses::total         5064                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        33456                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        33456                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        27864                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        27864                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          611                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          611                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        61320                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        61320                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        61320                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        61320                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.085814                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.085814                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.078704                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.078704                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.160131                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.160131                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.060556                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.060556                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.082583                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.082583                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.082583                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.082583                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         3228                       # number of writebacks
system.cpu0.dcache.writebacks::total             3228                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             2482                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.971971                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             338380                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             2482                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           136.333602                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst    26.626521                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   485.345450                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.052005                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.947940                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999945                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           335191                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          335191                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       163871                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         163871                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       163871                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          163871                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       163871                       # number of overall hits
system.cpu0.icache.overall_hits::total         163871                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         2483                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         2483                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         2483                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          2483                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         2483                       # number of overall misses
system.cpu0.icache.overall_misses::total         2483                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       166354                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       166354                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       166354                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       166354                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       166354                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       166354                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.014926                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.014926                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.014926                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.014926                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.014926                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.014926                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks         2482                       # number of writebacks
system.cpu0.icache.writebacks::total             2482                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       794                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                      98     47.12%     47.12% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      3      1.44%     48.56% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    107     51.44%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 208                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                       98     49.49%     49.49% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       3      1.52%     51.01% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                      97     48.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  198                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               351717000     98.38%     98.38% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 361000      0.10%     98.48% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31                5425000      1.52%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           357503000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.906542                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.951923                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.35%      0.35% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   58     20.57%     20.92% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      1.77%     22.70% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  137     48.58%     71.28% # number of callpals executed
system.cpu1.kern.callpal::rdps                      1      0.35%     71.63% # number of callpals executed
system.cpu1.kern.callpal::rti                      69     24.47%     96.10% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      3.19%     99.29% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.71%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   282                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              123                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  4                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 68                      
system.cpu1.kern.mode_good::user                   67                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.552846                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.250000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.701031                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          59104500      5.45%      5.45% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user             8186500      0.75%      6.20% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          1018019000     93.80%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             2112                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          457.834678                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              49011                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             2112                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            23.205966                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    87.334534                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   370.500143                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.170575                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.723633                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.894208                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          458                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          458                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.894531                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            78631                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           78631                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        22218                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          22218                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        12768                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         12768                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          438                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          438                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          454                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          454                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        34986                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           34986                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        34986                       # number of overall hits
system.cpu1.dcache.overall_hits::total          34986                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1572                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1572                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          681                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          681                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           39                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           39                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           22                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           22                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         2253                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2253                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         2253                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2253                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        23790                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        23790                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        13449                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        13449                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          476                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          476                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        37239                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        37239                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        37239                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        37239                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.066078                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.066078                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.050636                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.050636                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.081761                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.081761                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.046218                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.046218                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.060501                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.060501                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.060501                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.060501                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          998                       # number of writebacks
system.cpu1.dcache.writebacks::total              998                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             1268                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.803671                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              99894                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1268                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            78.780757                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   192.507775                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   319.295896                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.375992                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.623625                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999617                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          434                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           78                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           273001                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          273001                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       134597                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         134597                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       134597                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          134597                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       134597                       # number of overall hits
system.cpu1.icache.overall_hits::total         134597                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         1269                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1269                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         1269                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1269                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         1269                       # number of overall misses
system.cpu1.icache.overall_misses::total         1269                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       135866                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       135866                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       135866                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       135866                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       135866                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       135866                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.009340                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.009340                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.009340                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.009340                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.009340                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.009340                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         1268                       # number of writebacks
system.cpu1.icache.writebacks::total             1268                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               357239500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           357404000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                     1                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                  0                      
system.cpu2.kern.mode_good::user                    0                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu2.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements                1                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          275.048399                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  7                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                1                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                    7                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   273.899507                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data     1.148892                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.534960                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.002244                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.537204                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          267                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          267                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.521484                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data           75                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data           52                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total            52                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data            3                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data            1                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data          127                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total             127                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data          127                       # number of overall hits
system.cpu2.dcache.overall_hits::total            127                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data            3                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data            2                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data            1                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data            5                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total             5                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data            5                       # number of overall misses
system.cpu2.dcache.overall_misses::total            5                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data          132                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data          132                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.037037                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.037879                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.037879                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu2.dcache.writebacks::total                1                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst          370                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst          370                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst          370                       # number of overall hits
system.cpu2.icache.overall_hits::total            370                       # number of overall hits
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst          370                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst          370                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1204                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     248     50.20%     50.20% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1      0.20%     50.40% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    245     49.60%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 494                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      246     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1      0.20%     50.20% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     245     49.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  492                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               551188500     98.32%     98.32% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 112000      0.02%     98.34% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31                9321000      1.66%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           560621500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.991935                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.995951                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu3.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu3.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu3.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu3.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu3.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    12                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    3      0.53%      0.53% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   53      9.33%      9.86% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  393     69.19%     79.05% # number of callpals executed
system.cpu3.kern.callpal::rdps                      1      0.18%     79.23% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     1      0.18%     79.40% # number of callpals executed
system.cpu3.kern.callpal::rti                     100     17.61%     97.01% # number of callpals executed
system.cpu3.kern.callpal::callsys                  15      2.64%     99.65% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.35%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   568                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              152                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 96                      
system.cpu3.kern.mode_good::user                   97                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.631579                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.775100                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel         510096500     87.11%     87.11% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user            75503500     12.89%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements            12775                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          489.422810                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             159032                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            12775                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            12.448689                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   171.411013                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   318.011798                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.334787                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.621117                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.955904                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          455                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           56                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           355487                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          355487                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        75991                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          75991                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        79900                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         79900                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1158                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1158                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1164                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1164                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       155891                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          155891                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       155891                       # number of overall hits
system.cpu3.dcache.overall_hits::total         155891                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         5868                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         5868                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         6975                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         6975                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          132                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          132                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data          120                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          120                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        12843                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         12843                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        12843                       # number of overall misses
system.cpu3.dcache.overall_misses::total        12843                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        81859                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        81859                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        86875                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        86875                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1284                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1284                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       168734                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       168734                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       168734                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       168734                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.071684                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.071684                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.080288                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.080288                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.102326                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.102326                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.093458                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.093458                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.076114                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.076114                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.076114                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.076114                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         8333                       # number of writebacks
system.cpu3.dcache.writebacks::total             8333                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             4270                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.871243                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             253769                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             4270                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            59.430679                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   205.514553                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   306.356690                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.401396                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.598353                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999749                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          150                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          313                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           906533                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          906533                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       446860                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         446860                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       446860                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          446860                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       446860                       # number of overall hits
system.cpu3.icache.overall_hits::total         446860                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         4271                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         4271                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         4271                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          4271                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         4271                       # number of overall misses
system.cpu3.icache.overall_misses::total         4271                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       451131                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       451131                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       451131                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       451131                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       451131                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       451131                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.009467                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.009467                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.009467                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.009467                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.009467                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.009467                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         4270                       # number of writebacks
system.cpu3.icache.writebacks::total             4270                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  10                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 10                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                       80                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests         22156                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests        11325                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests         1304                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops            5305                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops         5182                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops          123                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadResp               8332                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq                  5                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp                 5                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty         4226                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean         3045                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict             2386                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq              155                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq             59                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp             214                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq              2719                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp             2719                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq           3752                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq          4580                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu0.icache.mem_side::system.l2cache0.cpu_side         7102                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side        15067                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.icache.mem_side::system.l2cache0.cpu_side         3447                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side         6581                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total                  32197                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.icache.mem_side::system.l2cache0.cpu_side       295616                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side       529936                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.icache.mem_side::system.l2cache0.cpu_side       139392                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side       207704                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total                 1172648                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                            37492                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples             59525                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.138765                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.352013                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                   51396     86.34%     86.34% # Request fanout histogram
system.l2bus0.snoop_fanout::1                    7998     13.44%     99.78% # Request fanout histogram
system.l2bus0.snoop_fanout::2                     131      0.22%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               2                       # Request fanout histogram
system.l2bus0.snoop_fanout::total               59525                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests         34421                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests        17108                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests         1281                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops            5475                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops         5159                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops          316                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadResp              10275                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq                  5                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp                 5                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty         8334                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean         3421                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict             4017                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq              106                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq            123                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp             229                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq              6871                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp             6871                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq           4271                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq          6004                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu2.dcache.mem_side::system.l2cache1.cpu_side           21                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu3.icache.mem_side::system.l2cache1.cpu_side        11963                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu3.dcache.mem_side::system.l2cache1.cpu_side        38548                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                  50532                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu2.dcache.mem_side::system.l2cache1.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu3.icache.mem_side::system.l2cache1.cpu_side       492288                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu3.dcache.mem_side::system.l2cache1.cpu_side      1357088                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total                 1849704                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                            26239                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples             60277                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.135806                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.357561                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                   52407     86.94%     86.94% # Request fanout histogram
system.l2bus1.snoop_fanout::1                    7554     12.53%     99.48% # Request fanout histogram
system.l2bus1.snoop_fanout::2                     316      0.52%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               2                       # Request fanout histogram
system.l2bus1.snoop_fanout::total               60277                       # Request fanout histogram
system.l2cache0.tags.replacements                6643                       # number of replacements
system.l2cache0.tags.tagsinuse            7652.356867                       # Cycle average of tags in use
system.l2cache0.tags.total_refs                 23664                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs                6643                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs                3.562246                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks  3991.537155                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.inst   242.373674                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.data   351.163999                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.inst    91.576001                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.data    66.949562                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.inst  1269.382907                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.data  1058.929770                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.inst   141.083072                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.data   439.360726                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.487248                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.inst     0.029587                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.data     0.042867                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.inst     0.011179                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.data     0.008173                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.inst     0.154954                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.data     0.129264                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.inst     0.017222                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.data     0.053633                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.934126                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         7364                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2         7058                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3          252                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::4           54                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.898926                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses              176010                       # Number of tag accesses
system.l2cache0.tags.data_accesses             176010                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks         4226                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total         4226                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks         3045                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total         3045                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus1.data            3                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total              3                       # number of UpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus0.data          396                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus1.data           90                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total             486                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus0.inst          909                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus1.inst         1065                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total         1974                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus0.data         1385                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus1.data          881                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total         2266                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus0.inst          909                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus0.data         1781                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.inst         1065                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.data          971                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total               4726                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus0.inst          909                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus0.data         1781                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.inst         1065                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.data          971                       # number of overall hits
system.l2cache0.overall_hits::total              4726                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus0.data          107                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus1.data           26                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total          133                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus0.data           32                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus1.data           13                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total           45                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus0.data         1687                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus1.data          545                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total          2232                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus0.inst         1574                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus1.inst          204                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total         1778                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus0.data         1538                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus1.data          677                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total         2215                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus0.inst         1574                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus0.data         3225                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.inst          204                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.data         1222                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total             6225                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus0.inst         1574                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus0.data         3225                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.inst          204                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.data         1222                       # number of overall misses
system.l2cache0.overall_misses::total            6225                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks         4226                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total         4226                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks         3045                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total         3045                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus0.data          107                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus1.data           29                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total          136                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus0.data           32                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus1.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total           45                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus0.data         2083                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus1.data          635                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total         2718                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus0.inst         2483                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus1.inst         1269                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total         3752                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus0.data         2923                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus1.data         1558                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total         4481                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus0.inst         2483                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus0.data         5006                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.inst         1269                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.data         2193                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total          10951                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.inst         2483                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.data         5006                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.inst         1269                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.data         2193                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total         10951                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus1.data     0.896552                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.977941                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus0.data     0.809890                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus1.data     0.858268                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.821192                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus0.inst     0.633911                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus1.inst     0.160757                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.473881                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus0.data     0.526172                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus1.data     0.434531                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.494309                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus0.inst     0.633911                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus0.data     0.644227                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.inst     0.160757                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.data     0.557228                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.568441                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus0.inst     0.633911                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus0.data     0.644227                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.inst     0.160757                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.data     0.557228                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.568441                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks           3855                       # number of writebacks
system.l2cache0.writebacks::total                3855                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements                8789                       # number of replacements
system.l2cache1.tags.tagsinuse            7462.858762                       # Cycle average of tags in use
system.l2cache1.tags.total_refs                 33646                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs                8789                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs                3.828194                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks  2932.068523                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu2.inst  1487.856476                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu2.data   730.595882                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu3.inst   396.950718                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu3.data   376.136943                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus2.data     0.501020                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus3.inst   546.820671                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus3.data   991.928529                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.357919                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu2.inst     0.181623                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu2.data     0.089184                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu3.inst     0.048456                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu3.data     0.045915                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus2.data     0.000061                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus3.inst     0.066751                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus3.data     0.121085                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.910994                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         7854                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::0          887                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::1         3990                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2         2670                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3          244                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4           63                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.958740                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses              282194                       # Number of tag accesses
system.l2cache1.tags.data_accesses             282194                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks         8334                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total         8334                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks         3421                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total         3421                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus3.data            1                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total              1                       # number of UpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus3.data         1024                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total            1024                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus3.inst         3011                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total         3011                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus2.data            1                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus3.data         2849                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total         2850                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus2.data            1                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus3.inst         3011                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus3.data         3873                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total               6885                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus2.data            1                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus3.inst         3011                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus3.data         3873                       # number of overall hits
system.l2cache1.overall_hits::total              6885                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus2.data            2                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus3.data          103                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total          105                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus2.data            2                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus3.data          119                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total          121                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus3.data         5847                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total          5847                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus3.inst         1260                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total         1260                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus2.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus3.data         3146                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total         3147                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus2.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus3.inst         1260                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus3.data         8993                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total            10254                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus2.data            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus3.inst         1260                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus3.data         8993                       # number of overall misses
system.l2cache1.overall_misses::total           10254                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks         8334                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total         8334                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks         3421                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total         3421                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus2.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus3.data          104                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total          106                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus2.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus3.data          119                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total          121                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus3.data         6871                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total         6871                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus3.inst         4271                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total         4271                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus2.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus3.data         5995                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total         5997                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus2.data            2                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus3.inst         4271                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus3.data        12866                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total          17139                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus2.data            2                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus3.inst         4271                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus3.data        12866                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total         17139                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus3.data     0.990385                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.990566                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus3.data     0.850968                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.850968                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus3.inst     0.295013                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.295013                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus2.data     0.500000                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus3.data     0.524771                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.524762                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus2.data     0.500000                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus3.inst     0.295013                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus3.data     0.698974                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.598285                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus2.data     0.500000                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus3.inst     0.295013                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus3.data     0.698974                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.598285                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks           3324                       # number of writebacks
system.l2cache1.writebacks::total                3324                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadResp              5953                       # Transaction distribution
system.membus0.trans_dist::WriteReq                10                       # Transaction distribution
system.membus0.trans_dist::WriteResp               10                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty         3983                       # Transaction distribution
system.membus0.trans_dist::CleanEvict            4414                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq             173                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq           149                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp            287                       # Transaction distribution
system.membus0.trans_dist::ReadExReq             2251                       # Transaction distribution
system.membus0.trans_dist::ReadExResp            2250                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq         5953                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port         4053                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side        15272                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave           10                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total        19335                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port         6088                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave           10                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total         6098                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total                 25433                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port       108096                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side       536256                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave           40                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total       644392                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port       135552                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave           40                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total       135592                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total                 779984                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                           26529                       # Total snoops (count)
system.membus0.snoop_fanout::samples            43848                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.587347                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.492317                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                  18094     41.27%     41.27% # Request fanout histogram
system.membus0.snoop_fanout::3                  25754     58.73%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total              43848                       # Request fanout histogram
system.membus1.trans_dist::ReadResp              6791                       # Transaction distribution
system.membus1.trans_dist::WriteReq                 5                       # Transaction distribution
system.membus1.trans_dist::WriteResp                5                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty         7081                       # Transaction distribution
system.membus1.trans_dist::CleanEvict            5658                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq             305                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq           148                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp            436                       # Transaction distribution
system.membus1.trans_dist::ReadExReq             7957                       # Transaction distribution
system.membus1.trans_dist::ReadExResp            7956                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq         6791                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port        21025                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side         7074                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total        28099                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port        15034                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total        15034                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total                 43133                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port       728960                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side       136488                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total       865448                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port       531584                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total       531584                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total                1397032                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                            6665                       # Total snoops (count)
system.membus1.snoop_fanout::samples            35617                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.185108                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.388391                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1                  29024     81.49%     81.49% # Request fanout histogram
system.membus1.snoop_fanout::2                   6593     18.51%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total              35617                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements         6097                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    13.139776                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs           87                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs         6097                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.014269                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks    10.886320                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::cpu0.inst     0.005598                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::cpu0.data     0.001375                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.inst     0.430933                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.data     0.798955                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.inst     0.192266                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.data     0.824328                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.680395                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::cpu0.inst     0.000350                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::cpu0.data     0.000086                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.inst     0.026933                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.data     0.049935                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.inst     0.012017                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.data     0.051521                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.821236                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           11                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024     0.687500                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses        92561                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses        92561                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks         3803                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total         3803                       # number of WritebackDirty hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus0.data           26                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::total           26                       # number of ReadExReq hits
system.numa_caches_downward0.demand_hits::switch_cpus0.data           26                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total           26                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus0.data           26                       # number of overall hits
system.numa_caches_downward0.overall_hits::total           26                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus0.data          110                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus1.data           22                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total          132                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus0.data           13                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus1.data            9                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total           22                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus0.data         1631                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus1.data          534                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total         2165                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.inst          528                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.data         1253                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.inst           45                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.data          559                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total         2385                       # number of ReadSharedReq misses
system.numa_caches_downward0.demand_misses::switch_cpus0.inst          528                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus0.data         2884                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.inst           45                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.data         1093                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total         4550                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus0.inst          528                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus0.data         2884                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.inst           45                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.data         1093                       # number of overall misses
system.numa_caches_downward0.overall_misses::total         4550                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks         3803                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total         3803                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus0.data          110                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus1.data           22                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total          132                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus0.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus1.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total           22                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus0.data         1657                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus1.data          534                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total         2191                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.inst          528                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.data         1253                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.inst           45                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.data          559                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total         2385                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus0.inst          528                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus0.data         2910                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.inst           45                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.data         1093                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total         4576                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.inst          528                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.data         2910                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.inst           45                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.data         1093                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total         4576                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus0.data     0.984309                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total     0.988133                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.data     0.991065                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.994318                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.data     0.991065                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.994318                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks         3766                       # number of writebacks
system.numa_caches_downward0.writebacks::total         3766                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements         2006                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    14.863337                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs           96                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs         2006                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.047856                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     2.375587                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::cpu2.inst     1.095673                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::cpu2.data     0.730856                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::cpu3.inst     2.555680                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::cpu3.data     0.487784                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus3.inst     4.401384                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus3.data     3.216373                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.148474                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::cpu2.inst     0.068480                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::cpu2.data     0.045679                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::cpu3.inst     0.159730                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::cpu3.data     0.030486                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus3.inst     0.275087                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus3.data     0.201023                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.928959                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses        41924                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses        41924                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks          141                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total          141                       # number of WritebackDirty hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus3.data            9                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total            9                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus3.data           88                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total           88                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus3.data           30                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total           30                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus3.inst         1233                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus3.data          728                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total         1961                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus3.inst         1233                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus3.data          758                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total         1991                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus3.inst         1233                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus3.data          758                       # number of overall misses
system.numa_caches_downward1.overall_misses::total         1991                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks          141                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total          141                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus3.data            9                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total            9                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus3.data           88                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total           88                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus3.data           30                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total           30                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus3.inst         1233                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus3.data          728                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total         1961                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus3.inst         1233                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus3.data          758                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total         1991                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus3.inst         1233                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus3.data          758                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total         1991                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus3.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus3.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks          138                       # number of writebacks
system.numa_caches_downward1.writebacks::total          138                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements         2002                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    14.885510                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs           97                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs         2002                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.048452                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     1.900935                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::cpu2.inst     1.095673                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::cpu2.data     0.730856                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::cpu3.inst     2.555680                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::cpu3.data     0.487784                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus3.inst     4.775494                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus3.data     3.339088                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.118808                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::cpu2.inst     0.068480                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::cpu2.data     0.045679                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::cpu3.inst     0.159730                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::cpu3.data     0.030486                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus3.inst     0.298468                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus3.data     0.208693                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.930344                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses        41896                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses        41896                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks          138                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total          138                       # number of WritebackDirty hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus3.data            1                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::total            1                       # number of ReadSharedReq hits
system.numa_caches_upward0.demand_hits::switch_cpus3.data            1                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::total            1                       # number of demand (read+write) hits
system.numa_caches_upward0.overall_hits::switch_cpus3.data            1                       # number of overall hits
system.numa_caches_upward0.overall_hits::total            1                       # number of overall hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus3.data            9                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total            9                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus3.data           88                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total           88                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus3.data           30                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total           30                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus3.inst         1233                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus3.data          727                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total         1960                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus3.inst         1233                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus3.data          757                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total         1990                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus3.inst         1233                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus3.data          757                       # number of overall misses
system.numa_caches_upward0.overall_misses::total         1990                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks          138                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total          138                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus3.data            9                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total            9                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus3.data           88                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total           88                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus3.data           30                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total           30                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus3.inst         1233                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus3.data          728                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total         1961                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus3.inst         1233                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus3.data          758                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total         1991                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus3.inst         1233                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus3.data          758                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total         1991                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus3.data     0.998626                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total     0.999490                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus3.data     0.998681                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total     0.999498                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus3.data     0.998681                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total     0.999498                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks          128                       # number of writebacks
system.numa_caches_upward0.writebacks::total          128                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements         6083                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    13.137660                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs           63                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs         6083                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.010357                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks    10.855470                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::cpu0.inst     0.003462                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::cpu0.data     0.001159                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.inst     0.456921                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.data     0.832805                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.inst     0.175251                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.data     0.812591                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.678467                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::cpu0.inst     0.000216                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::cpu0.data     0.000072                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.inst     0.028558                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.data     0.052050                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.inst     0.010953                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.data     0.050787                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.821104                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           11                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024     0.687500                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses        92019                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses        92019                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks         3766                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total         3766                       # number of WritebackDirty hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus0.data            1                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::total            1                       # number of ReadSharedReq hits
system.numa_caches_upward1.demand_hits::switch_cpus0.data            1                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::total            1                       # number of demand (read+write) hits
system.numa_caches_upward1.overall_hits::switch_cpus0.data            1                       # number of overall hits
system.numa_caches_upward1.overall_hits::total            1                       # number of overall hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus0.data          110                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus1.data           22                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total          132                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus0.data           13                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus1.data            9                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total           22                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus0.data         1631                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus1.data          534                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total         2165                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.inst          528                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.data         1252                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.inst           45                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.data          559                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total         2384                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus0.inst          528                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus0.data         2883                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.inst           45                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.data         1093                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total         4549                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus0.inst          528                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus0.data         2883                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.inst           45                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.data         1093                       # number of overall misses
system.numa_caches_upward1.overall_misses::total         4549                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks         3766                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total         3766                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus0.data          110                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus1.data           22                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total          132                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus0.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus1.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total           22                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus0.data         1631                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus1.data          534                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total         2165                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.inst          528                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.data         1253                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.inst           45                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.data          559                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total         2385                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus0.inst          528                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus0.data         2884                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.inst           45                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.data         1093                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total         4550                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.inst          528                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.data         2884                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.inst           45                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.data         1093                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total         4550                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.data     0.999202                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total     0.999581                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.data     0.999653                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total     0.999780                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.data     0.999653                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total     0.999780                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks         3757                       # number of writebacks
system.numa_caches_upward1.writebacks::total         3757                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               33954                       # DTB read hits
system.switch_cpus0.dtb.read_misses                90                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses            8142                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              28457                       # DTB write hits
system.switch_cpus0.dtb.write_misses               15                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   7                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses           4613                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               62411                       # DTB hits
system.switch_cpus0.dtb.data_misses               105                       # DTB misses
system.switch_cpus0.dtb.data_acv                    7                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           12755                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              43649                       # ITB hits
system.switch_cpus0.itb.fetch_misses               94                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          43743                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                  301973                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             166242                       # Number of instructions committed
system.switch_cpus0.committedOps               166242                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       160435                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses           246                       # Number of float alu accesses
system.switch_cpus0.num_func_calls               4115                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts        17182                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              160435                       # number of integer instructions
system.switch_cpus0.num_fp_insts                  246                       # number of float instructions
system.switch_cpus0.num_int_register_reads       221274                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       113152                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads          119                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                62675                       # number of memory refs
system.switch_cpus0.num_load_insts              34158                       # Number of load instructions
system.switch_cpus0.num_store_insts             28517                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      231114.379194                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      70858.620806                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.234652                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.765348                       # Percentage of idle cycles
system.switch_cpus0.Branches                    22580                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass         2862      1.72%      1.72% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu            96153     57.80%     59.52% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             157      0.09%     59.62% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     59.62% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd             31      0.02%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           35118     21.11%     80.74% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          28797     17.31%     98.05% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess          3236      1.95%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            166354                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               23721                       # DTB read hits
system.switch_cpus1.dtb.read_misses               326                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses            1824                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              13820                       # DTB write hits
system.switch_cpus1.dtb.write_misses               38                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               37541                       # DTB hits
system.switch_cpus1.dtb.data_misses               364                       # DTB misses
system.switch_cpus1.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus1.dtb.data_accesses            2699                       # DTB accesses
system.switch_cpus1.itb.fetch_hits              23252                       # ITB hits
system.switch_cpus1.itb.fetch_misses              125                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses          23377                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              4522808819                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             135481                       # Number of instructions committed
system.switch_cpus1.committedOps               135481                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       130166                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           297                       # Number of float alu accesses
system.switch_cpus1.num_func_calls               2695                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        16016                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              130166                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  297                       # number of float instructions
system.switch_cpus1.num_int_register_reads       172842                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes        99144                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                38649                       # number of memory refs
system.switch_cpus1.num_load_insts              24605                       # Number of load instructions
system.switch_cpus1.num_store_insts             14044                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      3655725921.986846                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      867082897.013153                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.191713                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.808287                       # Percentage of idle cycles
system.switch_cpus1.Branches                    19745                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         2816      2.07%      2.07% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu            86816     63.90%     65.97% # Class of executed instruction
system.switch_cpus1.op_class::IntMult              87      0.06%     66.03% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     66.03% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             25      0.02%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           25655     18.88%     84.94% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          14054     10.34%     95.28% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          6410      4.72%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            135866                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.data_hits                 141                       # DTB hits
system.switch_cpus2.dtb.data_misses                 0                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus2.itb.fetch_misses                0                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              4522808705                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts                370                       # Number of instructions committed
system.switch_cpus2.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts                 351                       # number of integer instructions
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs                  142                       # number of memory refs
system.switch_cpus2.num_load_insts                 82                       # Number of load instructions
system.switch_cpus2.num_store_insts                60                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      4520455914.840993                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      2352790.159007                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.000520                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.999480                       # Percentage of idle cycles
system.switch_cpus2.Branches                       48                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total               370                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               82681                       # DTB read hits
system.switch_cpus3.dtb.read_misses               372                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses           34074                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              88100                       # DTB write hits
system.switch_cpus3.dtb.write_misses              106                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus3.dtb.data_hits              170781                       # DTB hits
system.switch_cpus3.dtb.data_misses               478                       # DTB misses
system.switch_cpus3.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus3.dtb.data_accesses           49590                       # DTB accesses
system.switch_cpus3.itb.fetch_hits             161857                       # ITB hits
system.switch_cpus3.itb.fetch_misses              152                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses         162009                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles              4523215898                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts             450648                       # Number of instructions committed
system.switch_cpus3.committedOps               450648                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses       433704                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus3.num_func_calls               8515                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts        46908                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts              433704                       # number of integer instructions
system.switch_cpus3.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus3.num_int_register_reads       624037                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       294555                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs               171895                       # number of memory refs
system.switch_cpus3.num_load_insts              83521                       # Number of load instructions
system.switch_cpus3.num_store_insts             88374                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      1645526343.456253                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      2877689554.543747                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.636204                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.363796                       # Percentage of idle cycles
system.switch_cpus3.Branches                    58289                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass         9711      2.15%      2.15% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           256300     56.81%     58.97% # Class of executed instruction
system.switch_cpus3.op_class::IntMult             512      0.11%     59.08% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     59.08% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd           1172      0.26%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv            227      0.05%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           85781     19.01%     78.40% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          88441     19.60%     98.01% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          8987      1.99%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            451131                       # Class of executed instruction
system.system_bus.trans_dist::ReadResp           4346                       # Transaction distribution
system.system_bus.trans_dist::WriteReq              5                       # Transaction distribution
system.system_bus.trans_dist::WriteResp             5                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty         3904                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict         4738                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq          153                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq          115                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp          251                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq          2196                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp         2195                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq         4346                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side        15183                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total        15183                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side         7071                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total         7071                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total              22254                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side       532224                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total       532224                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side       136296                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total       136296                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total              668520                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                        25093                       # Total snoops (count)
system.system_bus.snoop_fanout::samples         39701                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.610665                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.487606                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1               15457     38.93%     38.93% # Request fanout histogram
system.system_bus.snoop_fanout::2               24244     61.07%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total           39701                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001645                       # Number of seconds simulated
sim_ticks                                  1645110000                       # Number of ticks simulated
final_tick                               2263609677500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               33775930                       # Simulator instruction rate (inst/s)
host_op_rate                                 33775686                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              455962887                       # Simulator tick rate (ticks/s)
host_mem_usage                                 766764                       # Number of bytes of host memory used
host_seconds                                     3.61                       # Real time elapsed on the host
sim_insts                                   121861103                       # Number of instructions simulated
sim_ops                                     121861103                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus0.inst         8192                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus0.data         4416                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.inst        81216                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.data        19328                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.inst       247168                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.data       867456                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.inst         9408                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.data         4608                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total           1241792                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus0.inst         8192                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus1.inst        81216                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus2.inst       247168                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus3.inst         9408                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total       345984                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks      1627520                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total        1627520                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus0.inst          128                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus0.data           69                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.inst         1269                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.data          302                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.inst         3862                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.data        13554                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.inst          147                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.data           72                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total              19403                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks        25430                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total             25430                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus0.inst      4979606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus0.data      2684319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.inst     49368127                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.data     11748758                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.inst    150244057                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.data    527293616                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.inst      5718767                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.data      2801029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            754838278                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus0.inst      4979606                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus1.inst     49368127                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus2.inst    150244057                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus3.inst      5718767                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total       210310557                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks      989307706                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           989307706                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks      989307706                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.inst      4979606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.data      2684319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.inst     49368127                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.data     11748758                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.inst    150244057                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.data    527293616                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.inst      5718767                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.data      2801029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total          1744145984                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus0.data          320                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.inst        34560                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.data       140224                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.inst        37888                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.data       195072                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.data        11840                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::tsunami.ide       334272                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total            754176                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus1.inst        34560                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus2.inst        37888                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        72448                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks       923008                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total         923008                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus0.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.inst          540                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.data         2191                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.inst          592                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.data         3048                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.data          185                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::tsunami.ide         5223                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total              11784                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks        14422                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total             14422                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus0.data       194516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.inst     21007714                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.data     85236853                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.inst     23030679                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.data    118576873                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.data      7197087                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::tsunami.ide      203191276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            458434998                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus1.inst     21007714                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus2.inst     23030679                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total        44038393                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks      561061570                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           561061570                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks      561061570                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.data       194516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.inst     21007714                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.data     85236853                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.inst     23030679                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.data    118576873                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.data      7197087                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::tsunami.ide     203191276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total          1019496569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       5                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       784                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     324     41.59%     41.59% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                    104     13.35%     54.94% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      1      0.13%     55.07% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.13%     55.20% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    349     44.80%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 779                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      324     42.97%     42.97% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                     104     13.79%     56.76% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       1      0.13%     56.90% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.13%     57.03% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     324     42.97%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  754                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0              1797092500     97.04%     97.04% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                7800000      0.42%     97.46% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                  49000      0.00%     97.46% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.01%     97.47% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               46855000      2.53%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total          1851961000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.928367                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.967908                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::swpipl                  569     83.92%     83.92% # number of callpals executed
system.cpu0.kern.callpal::rdps                      5      0.74%     84.66% # number of callpals executed
system.cpu0.kern.callpal::rti                     104     15.34%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   678                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              106                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements               90                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          453.311654                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs               5522                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs               90                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            61.355556                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   453.311654                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.885374                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.885374                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          460                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           60                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          396                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses            86667                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses           86667                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        26635                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          26635                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        15086                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         15086                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          736                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          736                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          636                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          636                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        41721                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           41721                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        41721                       # number of overall hits
system.cpu0.dcache.overall_hits::total          41721                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data          112                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          112                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           32                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           32                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data           15                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           15                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           12                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           12                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data          144                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total           144                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data          144                       # number of overall misses
system.cpu0.dcache.overall_misses::total          144                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        26747                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        26747                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        15118                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        15118                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          751                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          751                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          648                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          648                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        41865                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        41865                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        41865                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        41865                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.004187                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.004187                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.002117                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.002117                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.019973                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.019973                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.018519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.018519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.003440                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.003440                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.003440                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.003440                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           39                       # number of writebacks
system.cpu0.dcache.writebacks::total               39                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              250                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs              50991                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              250                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           203.964000                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          105                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          397                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           285202                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          285202                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       142226                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         142226                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       142226                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          142226                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       142226                       # number of overall hits
system.cpu0.icache.overall_hits::total         142226                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst          250                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          250                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst          250                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           250                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst          250                       # number of overall misses
system.cpu0.icache.overall_misses::total          250                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       142476                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       142476                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       142476                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       142476                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       142476                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       142476                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.001755                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001755                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.001755                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001755                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.001755                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001755                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks          250                       # number of writebacks
system.cpu0.icache.writebacks::total              250                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       701                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     178     46.72%     46.72% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      1      0.26%     46.98% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.26%     47.24% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    201     52.76%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 381                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      178     49.86%     49.86% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       1      0.28%     50.14% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.28%     50.42% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     177     49.58%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  357                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               718710500     98.21%     98.21% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                  49000      0.01%     98.21% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 164500      0.02%     98.24% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               12905000      1.76%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           731829000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.880597                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.937008                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.24%      0.24% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   15      3.66%      3.90% # number of callpals executed
system.cpu1.kern.callpal::tbi                       2      0.49%      4.39% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  355     86.59%     90.98% # number of callpals executed
system.cpu1.kern.callpal::rdps                      2      0.49%     91.46% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.24%     91.71% # number of callpals executed
system.cpu1.kern.callpal::rti                      24      5.85%     97.56% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      2.20%     99.76% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.24%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   410                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel               37                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 22                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  3                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 23                      
system.cpu1.kern.mode_good::user                   22                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.621622                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.333333                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.741935                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          69001500     27.51%     27.51% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user           181789500     72.49%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      15                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             5887                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          498.050308                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             175005                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             5887                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            29.727365                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   498.050308                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.972755                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.972755                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          494                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           52                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          442                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.964844                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           370024                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          370024                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       104110                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         104110                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        70691                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         70691                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          543                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          543                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          605                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          605                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       174801                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          174801                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       174801                       # number of overall hits
system.cpu1.dcache.overall_hits::total         174801                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         3330                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         3330                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2622                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2622                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          106                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          106                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           43                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           43                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         5952                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          5952                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         5952                       # number of overall misses
system.cpu1.dcache.overall_misses::total         5952                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       107440                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       107440                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        73313                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        73313                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          649                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          649                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          648                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          648                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       180753                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       180753                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       180753                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       180753                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.030994                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.030994                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.035764                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.035764                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.163328                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.163328                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.066358                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.066358                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.032929                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.032929                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.032929                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.032929                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         3934                       # number of writebacks
system.cpu1.dcache.writebacks::total             3934                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             2926                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.954753                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             654507                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2926                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           223.686603                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     0.023530                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.931223                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.000046                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999866                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999912                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          102                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          410                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1009466                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1009466                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       500341                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         500341                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       500341                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          500341                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       500341                       # number of overall hits
system.cpu1.icache.overall_hits::total         500341                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         2928                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2928                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         2928                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2928                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         2928                       # number of overall misses
system.cpu1.icache.overall_misses::total         2928                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       503269                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       503269                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       503269                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       503269                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       503269                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       503269                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.005818                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005818                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.005818                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005818                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.005818                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005818                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         2926                       # number of writebacks
system.cpu1.icache.writebacks::total             2926                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     125                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                      6815                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    1634     38.11%     38.11% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     34      0.79%     38.90% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      1      0.02%     38.92% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.02%     38.95% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   2618     61.05%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                4288                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     1631     49.47%     49.47% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      34      1.03%     50.50% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       1      0.03%     50.53% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.03%     50.56% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    1630     49.44%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 3297                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0              1555885000     84.01%     84.01% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                2431000      0.13%     84.14% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                  49000      0.00%     84.14% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 112000      0.01%     84.15% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              293577000     15.85%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total          1852054000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.998164                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.622613                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.768890                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::3                         3      6.00%      6.00% # number of syscalls executed
system.cpu2.kern.syscall::4                         4      8.00%     14.00% # number of syscalls executed
system.cpu2.kern.syscall::6                         1      2.00%     16.00% # number of syscalls executed
system.cpu2.kern.syscall::17                       15     30.00%     46.00% # number of syscalls executed
system.cpu2.kern.syscall::19                        3      6.00%     52.00% # number of syscalls executed
system.cpu2.kern.syscall::45                        2      4.00%     56.00% # number of syscalls executed
system.cpu2.kern.syscall::48                        1      2.00%     58.00% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      2.00%     60.00% # number of syscalls executed
system.cpu2.kern.syscall::59                        1      2.00%     62.00% # number of syscalls executed
system.cpu2.kern.syscall::71                       16     32.00%     94.00% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      2.00%     96.00% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      2.00%     98.00% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      2.00%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    50                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    4      0.08%      0.08% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  195      3.90%      3.98% # number of callpals executed
system.cpu2.kern.callpal::tbi                       7      0.14%      4.12% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 3912     78.26%     82.38% # number of callpals executed
system.cpu2.kern.callpal::rdps                    181      3.62%     86.00% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.02%     86.02% # number of callpals executed
system.cpu2.kern.callpal::rti                     340      6.80%     92.82% # number of callpals executed
system.cpu2.kern.callpal::callsys                  68      1.36%     94.18% # number of callpals executed
system.cpu2.kern.callpal::imb                       2      0.04%     94.22% # number of callpals executed
system.cpu2.kern.callpal::rdunique                288      5.76%     99.98% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.02%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                  4999                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              534                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                303                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                302                      
system.cpu2.kern.mode_good::user                  303                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.565543                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.722820                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel        2137373500     81.24%     81.24% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user           493517500     18.76%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     195                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements            37970                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          483.086799                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             726548                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            37970                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            19.134791                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data    36.959027                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   446.127772                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.072186                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.871343                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.943529                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          336                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          172                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          1583112                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         1583112                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       395862                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         395862                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       324966                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        324966                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         6164                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         6164                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         6811                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         6811                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       720828                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          720828                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       720828                       # number of overall hits
system.cpu2.dcache.overall_hits::total         720828                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        19293                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        19293                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data        18413                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        18413                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data          788                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          788                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data          117                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          117                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        37706                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         37706                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        37706                       # number of overall misses
system.cpu2.dcache.overall_misses::total        37706                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       415155                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       415155                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       343379                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       343379                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         6952                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         6952                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         6928                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         6928                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       758534                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       758534                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       758534                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       758534                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.046472                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.046472                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.053623                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.053623                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.113349                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.113349                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.016888                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.016888                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.049709                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.049709                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.049709                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.049709                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        26493                       # number of writebacks
system.cpu2.dcache.writebacks::total            26493                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements            45069                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2517465                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            45069                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            55.858018                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst    65.315712                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   446.684288                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.127570                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.872430                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          308                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          192                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          5174507                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         5174507                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      2519650                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2519650                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      2519650                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2519650                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      2519650                       # number of overall hits
system.cpu2.icache.overall_hits::total        2519650                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst        45069                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        45069                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst        45069                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         45069                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst        45069                       # number of overall misses
system.cpu2.icache.overall_misses::total        45069                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      2564719                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2564719                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      2564719                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2564719                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      2564719                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2564719                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.017573                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.017573                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.017573                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.017573                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.017573                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.017573                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks        45069                       # number of writebacks
system.cpu2.icache.writebacks::total            45069                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       6                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                        82                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                      26     36.62%     36.62% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      1      1.41%     38.03% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      4.23%     42.25% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                     41     57.75%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                  71                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                       26     47.27%     47.27% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       1      1.82%     49.09% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      5.45%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                      25     45.45%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                   55                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               933748500     99.51%     99.51% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                  49000      0.01%     99.51% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 351500      0.04%     99.55% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31                4219000      0.45%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           938368000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.609756                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.774648                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::swpctx                    3      3.95%      3.95% # number of callpals executed
system.cpu3.kern.callpal::swpipl                   65     85.53%     89.47% # number of callpals executed
system.cpu3.kern.callpal::rdps                      5      6.58%     96.05% # number of callpals executed
system.cpu3.kern.callpal::rti                       3      3.95%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                    76                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel                6                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       3                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements              536                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          421.959687                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               3532                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              536                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             6.589552                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   421.959687                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.824140                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.824140                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          420                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          388                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.820312                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            15357                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           15357                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data         3415                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total           3415                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data         3143                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total          3143                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data           34                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data           38                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data         6558                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total            6558                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data         6558                       # number of overall hits
system.cpu3.dcache.overall_hits::total           6558                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data          425                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          425                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          258                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          258                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           21                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           21                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           15                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           15                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data          683                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           683                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data          683                       # number of overall misses
system.cpu3.dcache.overall_misses::total          683                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data         3840                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total         3840                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data         3401                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total         3401                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data           55                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total           55                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data           53                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total           53                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data         7241                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total         7241                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data         7241                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total         7241                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.110677                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.110677                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.075860                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.075860                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.381818                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.381818                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.283019                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.283019                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.094324                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.094324                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.094324                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.094324                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          291                       # number of writebacks
system.cpu3.dcache.writebacks::total              291                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements              981                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs              60089                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              981                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            61.252803                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           80                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          432                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses            42519                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses           42519                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst        19788                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          19788                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst        19788                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           19788                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst        19788                       # number of overall hits
system.cpu3.icache.overall_hits::total          19788                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst          981                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          981                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst          981                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           981                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst          981                       # number of overall misses
system.cpu3.icache.overall_misses::total          981                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst        20769                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        20769                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst        20769                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        20769                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst        20769                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        20769                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.047234                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.047234                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.047234                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.047234                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.047234                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.047234                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks          981                       # number of writebacks
system.cpu3.icache.writebacks::total              981                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 191                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  1613824                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        203                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 1047                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1047                       # Transaction distribution
system.iobus.trans_dist::WriteReq               26245                       # Transaction distribution
system.iobus.trans_dist::WriteResp              26245                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          440                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           64                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          830                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1050                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1632                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         4016                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        50568                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        50568                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   54584                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1760                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1143                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          525                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          918                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         4602                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1614368                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1614368                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1618970                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                25284                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                25284                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               227556                       # Number of tag accesses
system.iocache.tags.data_accesses              227556                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           68                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               68                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide        25216                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        25216                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide           68                       # number of demand (read+write) misses
system.iocache.demand_misses::total                68                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           68                       # number of overall misses
system.iocache.overall_misses::total               68                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide           68                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             68                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide        25216                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        25216                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           68                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              68                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           68                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             68                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           25216                       # number of writebacks
system.iocache.writebacks::total                25216                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests         18603                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests         9579                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests          720                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops            5146                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops         4945                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops          201                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadReq                 623                       # Transaction distribution
system.l2bus0.trans_dist::ReadResp               7364                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq                422                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp               422                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty         3973                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean         2717                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict             1764                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq              154                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq             55                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp             209                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq              2500                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp             2500                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq           3178                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq          3563                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu0.icache.mem_side::system.l2cache0.cpu_side          688                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side         2508                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.icache.mem_side::system.l2cache0.cpu_side         8385                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side        17863                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total                  29444                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.icache.mem_side::system.l2cache0.cpu_side        28032                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side        13904                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.icache.mem_side::system.l2cache0.cpu_side       349248                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side       630936                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total                 1022120                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                           121605                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples            141101                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.049638                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.223691                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                  134299     95.18%     95.18% # Request fanout histogram
system.l2bus0.snoop_fanout::1                    6600      4.68%     99.86% # Request fanout histogram
system.l2bus0.snoop_fanout::2                     202      0.14%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               2                       # Request fanout histogram
system.l2bus0.snoop_fanout::total              141101                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests        169936                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests        84483                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests        18027                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops           11890                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops        11170                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops          720                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadReq                 356                       # Transaction distribution
system.l2bus1.trans_dist::ReadResp              66933                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq                607                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp               607                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty        26784                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean        32834                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict             7070                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq              255                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq            132                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp             387                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq             18416                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp            18416                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq          46050                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq         20527                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu2.icache.mem_side::system.l2cache1.cpu_side       122143                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu2.dcache.mem_side::system.l2cache1.cpu_side       112473                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu3.icache.mem_side::system.l2cache1.cpu_side         2791                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu3.dcache.mem_side::system.l2cache1.cpu_side         1967                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                 239374                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu2.icache.mem_side::system.l2cache1.cpu_side      4932736                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu2.dcache.mem_side::system.l2cache1.cpu_side      4147750                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu3.icache.mem_side::system.l2cache1.cpu_side       115840                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu3.dcache.mem_side::system.l2cache1.cpu_side        60844                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total                 9257170                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                           106926                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples            277349                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.173813                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.385796                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                  229867     82.88%     82.88% # Request fanout histogram
system.l2bus1.snoop_fanout::1                   46758     16.86%     99.74% # Request fanout histogram
system.l2bus1.snoop_fanout::2                     723      0.26%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::3                       1      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               3                       # Request fanout histogram
system.l2bus1.snoop_fanout::total              277349                       # Request fanout histogram
system.l2cache0.tags.replacements                5728                       # number of replacements
system.l2cache0.tags.tagsinuse            7725.744616                       # Cycle average of tags in use
system.l2cache0.tags.total_refs                 10505                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs                5728                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs                1.833973                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks  4110.126851                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.inst    97.791018                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.data    60.924997                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.inst    28.145746                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.data     7.000001                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.inst    88.332033                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.data    42.766152                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.inst  1749.745766                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.data  1540.912054                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.501724                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.inst     0.011937                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.data     0.007437                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.inst     0.003436                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.data     0.000854                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.inst     0.010783                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.data     0.005220                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.inst     0.213592                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.data     0.188100                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.943084                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         7514                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2          267                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3         7149                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::4           97                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.917236                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses              151945                       # Number of tag accesses
system.l2cache0.tags.data_accesses             151945                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks         3973                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total         3973                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks         2717                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total         2717                       # number of WritebackClean hits
system.l2cache0.ReadExReq_hits::switch_cpus0.data            2                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus1.data          466                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total             468                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus0.inst          122                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus1.inst         1119                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total         1241                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus0.data           27                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus1.data         1757                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total         1784                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus0.inst          122                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus0.data           29                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.inst         1119                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.data         2223                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total               3493                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus0.inst          122                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus0.data           29                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.inst         1119                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.data         2223                       # number of overall hits
system.l2cache0.overall_hits::total              3493                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus0.data           20                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus1.data          131                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total          151                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus0.data           12                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus1.data           41                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total           53                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus0.data           10                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus1.data         2022                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total          2032                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus0.inst          128                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus1.inst         1809                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total         1937                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus0.data          100                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus1.data         1664                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total         1764                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus0.inst          128                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus0.data          110                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.inst         1809                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.data         3686                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total             5733                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus0.inst          128                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus0.data          110                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.inst         1809                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.data         3686                       # number of overall misses
system.l2cache0.overall_misses::total            5733                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks         3973                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total         3973                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks         2717                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total         2717                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus0.data           20                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus1.data          131                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total          151                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus0.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus1.data           41                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total           53                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus0.data           12                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus1.data         2488                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total         2500                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus0.inst          250                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus1.inst         2928                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total         3178                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus0.data          127                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus1.data         3421                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total         3548                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus0.inst          250                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus0.data          139                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.inst         2928                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.data         5909                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total           9226                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.inst          250                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.data          139                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.inst         2928                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.data         5909                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total          9226                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus0.data     0.833333                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus1.data     0.812701                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.812800                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus0.inst     0.512000                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus1.inst     0.617828                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.609503                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus0.data     0.787402                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus1.data     0.486407                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.497182                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus0.inst     0.512000                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus0.data     0.791367                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.inst     0.617828                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.data     0.623794                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.621396                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus0.inst     0.512000                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus0.data     0.791367                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.inst     0.617828                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.data     0.623794                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.621396                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks           3222                       # number of writebacks
system.l2cache0.writebacks::total                3222                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements               21242                       # number of replacements
system.l2cache1.tags.tagsinuse            7846.619049                       # Cycle average of tags in use
system.l2cache1.tags.total_refs                125643                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs               21242                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs                5.914839                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks  3356.516307                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu2.inst    57.145841                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu2.data    41.255178                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu3.inst    37.314971                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu3.data    13.423659                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus2.inst  1901.220788                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus2.data   932.164713                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus3.inst   913.654518                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus3.data   593.923074                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.409731                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu2.inst     0.006976                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu2.data     0.005036                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu3.inst     0.004555                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu3.data     0.001639                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus2.inst     0.232083                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus2.data     0.113790                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus3.inst     0.111530                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus3.data     0.072500                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.957839                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         8026                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::0         1023                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::1         5164                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2         1563                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3          247                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4           29                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.979736                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses             1254467                       # Number of tag accesses
system.l2cache1.tags.data_accesses            1254467                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks        26784                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total        26784                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks        32834                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total        32834                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus2.data            3                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total              3                       # number of UpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus2.data            2                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::total            2                       # number of SCUpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus2.data         3514                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus3.data           25                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total            3539                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus2.inst        40608                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus3.inst          834                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total        41442                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus2.data        16906                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus3.data          286                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total        17192                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus2.inst        40608                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus2.data        20420                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus3.inst          834                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus3.data          311                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total              62173                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus2.inst        40608                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus2.data        20420                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus3.inst          834                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus3.data          311                       # number of overall hits
system.l2cache1.overall_hits::total             62173                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus2.data          158                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus3.data           12                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total          170                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus2.data          106                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus3.data            4                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total          110                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus2.data        14651                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus3.data          171                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total         14822                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus2.inst         4461                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus3.inst          147                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total         4608                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus2.data         2969                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus3.data          100                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total         3069                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus2.inst         4461                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus2.data        17620                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus3.inst          147                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus3.data          271                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total            22499                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus2.inst         4461                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus2.data        17620                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus3.inst          147                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus3.data          271                       # number of overall misses
system.l2cache1.overall_misses::total           22499                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks        26784                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total        26784                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks        32834                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total        32834                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus2.data          161                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus3.data           12                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total          173                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus2.data          108                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus3.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total          112                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus2.data        18165                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus3.data          196                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total        18361                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus2.inst        45069                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus3.inst          981                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total        46050                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus2.data        19875                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus3.data          386                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total        20261                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus2.inst        45069                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus2.data        38040                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus3.inst          981                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus3.data          582                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total          84672                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus2.inst        45069                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus2.data        38040                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus3.inst          981                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus3.data          582                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total         84672                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus2.data     0.981366                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.982659                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus2.data     0.981481                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total     0.982143                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus2.data     0.806551                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus3.data     0.872449                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.807255                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus2.inst     0.098982                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus3.inst     0.149847                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.100065                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus2.data     0.149384                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus3.data     0.259067                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.151473                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus2.inst     0.098982                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus2.data     0.463197                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus3.inst     0.149847                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus3.data     0.465636                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.265719                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus2.inst     0.098982                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus2.data     0.463197                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus3.inst     0.149847                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus3.data     0.465636                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.265719                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks          11447                       # number of writebacks
system.l2cache1.writebacks::total               11447                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadReq                979                       # Transaction distribution
system.membus0.trans_dist::ReadResp             10076                       # Transaction distribution
system.membus0.trans_dist::WriteReq              1029                       # Transaction distribution
system.membus0.trans_dist::WriteResp             1029                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty        34214                       # Transaction distribution
system.membus0.trans_dist::CleanEvict            5716                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq             210                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq           137                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp            320                       # Transaction distribution
system.membus0.trans_dist::ReadExReq            14449                       # Transaction distribution
system.membus0.trans_dist::ReadExResp           14446                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq         9097                       # Transaction distribution
system.membus0.trans_dist::InvalidateReq        25216                       # Transaction distribution
system.membus0.trans_dist::InvalidateResp        25216                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port         4365                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side        13050                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave         2090                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total        19505                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port        44851                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave         1926                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total        46777                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.mem_ctrls0.port        58928                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.numa_caches_downward0.cpu_side        16924                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::total        75852                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total                142134                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port       118592                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side       453696                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave         2536                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total       574824                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port      1505984                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave         2066                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total      1508050                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.mem_ctrls0.port      1256448                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.numa_caches_downward0.cpu_side       361728                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::total      1618176                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total                3701050                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                           36383                       # Total snoops (count)
system.membus0.snoop_fanout::samples           128381                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.275383                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.446709                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                  93027     72.46%     72.46% # Request fanout histogram
system.membus0.snoop_fanout::3                  35354     27.54%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total             128381                       # Request fanout histogram
system.membus1.trans_dist::ReadReq                356                       # Transaction distribution
system.membus1.trans_dist::ReadResp              9977                       # Transaction distribution
system.membus1.trans_dist::WriteReq               607                       # Transaction distribution
system.membus1.trans_dist::WriteResp              607                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty        20218                       # Transaction distribution
system.membus1.trans_dist::CleanEvict            9060                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq             448                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq           151                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp            494                       # Transaction distribution
system.membus1.trans_dist::ReadExReq            22370                       # Transaction distribution
system.membus1.trans_dist::ReadExResp           22315                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq         9621                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port        17822                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side        48648                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total        66470                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port        29754                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total        29754                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total                 96224                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port       661632                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side      1509458                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total      2171090                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port      1168832                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total      1168832                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total                3339922                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                           65113                       # Total snoops (count)
system.membus1.snoop_fanout::samples           129147                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.503388                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.499990                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1                  64136     49.66%     49.66% # Request fanout histogram
system.membus1.snoop_fanout::2                  65011     50.34%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total             129147                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements        10623                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    15.415585                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs          122                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs        10623                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.011485                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks    12.537225                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.data     1.034689                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.inst     0.677648                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.data     0.532423                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::tsunami.ide     0.633600                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.783577                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.data     0.064668                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.inst     0.042353                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.data     0.033276                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::tsunami.ide     0.039600                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.963474                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1023           12                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_blocks::1024            2                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1023::2           12                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1023     0.750000                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024     0.125000                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses       175006                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses       175006                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks         8784                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total         8784                       # number of WritebackDirty hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus1.data            5                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::total            5                       # number of ReadExReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus1.data            1                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::tsunami.ide           25                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total           26                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::switch_cpus1.data            6                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::tsunami.ide           25                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total           31                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus1.data            6                       # number of overall hits
system.numa_caches_downward0.overall_hits::tsunami.ide           25                       # number of overall hits
system.numa_caches_downward0.overall_hits::total           31                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus0.data            6                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus1.data          133                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total          139                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus0.data            5                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus1.data           15                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total           20                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus1.data         1981                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total         1981                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.data           21                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.inst          540                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.data         1341                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::tsunami.ide           43                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total         1945                       # number of ReadSharedReq misses
system.numa_caches_downward0.InvalidateReq_misses::tsunami.ide         5568                       # number of InvalidateReq misses
system.numa_caches_downward0.InvalidateReq_misses::total         5568                       # number of InvalidateReq misses
system.numa_caches_downward0.demand_misses::switch_cpus0.data           21                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.inst          540                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.data         3322                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::tsunami.ide           43                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total         3926                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus0.data           21                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.inst          540                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.data         3322                       # number of overall misses
system.numa_caches_downward0.overall_misses::tsunami.ide           43                       # number of overall misses
system.numa_caches_downward0.overall_misses::total         3926                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks         8784                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total         8784                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus0.data            6                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus1.data          133                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total          139                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus0.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus1.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total           20                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus1.data         1986                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total         1986                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.data           21                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.inst          540                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.data         1342                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::tsunami.ide           68                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total         1971                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::tsunami.ide         5568                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::total         5568                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus0.data           21                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.inst          540                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.data         3328                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::tsunami.ide           68                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total         3957                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.data           21                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.inst          540                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.data         3328                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::tsunami.ide           68                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total         3957                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus1.data     0.997482                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total     0.997482                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.data     0.999255                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::tsunami.ide     0.632353                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.986809                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.data     0.998197                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::tsunami.ide     0.632353                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.992166                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.data     0.998197                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::tsunami.ide     0.632353                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.992166                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks         8774                       # number of writebacks
system.numa_caches_downward0.writebacks::total         8774                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements        11044                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    15.700822                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs           82                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs        11044                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.007425                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     3.981831                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus2.inst     6.358887                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus2.data     3.049749                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus3.inst     2.141320                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus3.data     0.169035                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.248864                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus2.inst     0.397430                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus2.data     0.190609                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus3.inst     0.133833                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus3.data     0.010565                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.981301                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses       254248                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses       254248                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks         5796                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total         5796                       # number of WritebackDirty hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus2.data            1                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::total            1                       # number of ReadSharedReq hits
system.numa_caches_downward1.demand_hits::switch_cpus2.data            1                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::total            1                       # number of demand (read+write) hits
system.numa_caches_downward1.overall_hits::switch_cpus2.data            1                       # number of overall hits
system.numa_caches_downward1.overall_hits::total            1                       # number of overall hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus2.data           26                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus3.data            6                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total           32                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus2.data           70                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus3.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total           71                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus2.data        12423                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus3.data            4                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total        12427                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus2.inst         3867                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus2.data         1241                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus3.inst          147                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus3.data           74                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total         5329                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus2.inst         3867                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus2.data        13664                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus3.inst          147                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus3.data           78                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total        17756                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus2.inst         3867                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus2.data        13664                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus3.inst          147                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus3.data           78                       # number of overall misses
system.numa_caches_downward1.overall_misses::total        17756                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks         5796                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total         5796                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus2.data           26                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus3.data            6                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total           32                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus2.data           70                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus3.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total           71                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus2.data        12423                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus3.data            4                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total        12427                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus2.inst         3867                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus2.data         1242                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus3.inst          147                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus3.data           74                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total         5330                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus2.inst         3867                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus2.data        13665                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus3.inst          147                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus3.data           78                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total        17757                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus2.inst         3867                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus2.data        13665                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus3.inst          147                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus3.data           78                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total        17757                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus2.data     0.999195                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total     0.999812                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus2.data     0.999927                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus3.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total     0.999944                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus2.data     0.999927                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus3.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total     0.999944                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks         5786                       # number of writebacks
system.numa_caches_downward1.writebacks::total         5786                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements        11033                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    15.697989                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs           82                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs        11033                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.007432                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     3.190299                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus2.inst     6.920975                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus2.data     3.270783                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus3.inst     2.146502                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus3.data     0.169429                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.199394                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus2.inst     0.432561                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus2.data     0.204424                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus3.inst     0.134156                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus3.data     0.010589                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.981124                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses       254149                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses       254149                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks         5786                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total         5786                       # number of WritebackDirty hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus3.data            1                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::total            1                       # number of ReadSharedReq hits
system.numa_caches_upward0.demand_hits::switch_cpus3.data            1                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::total            1                       # number of demand (read+write) hits
system.numa_caches_upward0.overall_hits::switch_cpus3.data            1                       # number of overall hits
system.numa_caches_upward0.overall_hits::total            1                       # number of overall hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus2.data           26                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus3.data            6                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total           32                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus2.data           70                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus3.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total           71                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus2.data        12423                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus3.data            4                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total        12427                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus2.inst         3867                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus2.data         1241                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus3.inst          147                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus3.data           73                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total         5328                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus2.inst         3867                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus2.data        13664                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus3.inst          147                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus3.data           77                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total        17755                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus2.inst         3867                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus2.data        13664                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus3.inst          147                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus3.data           77                       # number of overall misses
system.numa_caches_upward0.overall_misses::total        17755                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks         5786                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total         5786                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus2.data           26                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus3.data            6                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total           32                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus2.data           70                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus3.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total           71                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus2.data        12423                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus3.data            4                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total        12427                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus2.inst         3867                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus2.data         1241                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus3.inst          147                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus3.data           74                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total         5329                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus2.inst         3867                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus2.data        13664                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus3.inst          147                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus3.data           78                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total        17756                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus2.inst         3867                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus2.data        13664                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus3.inst          147                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus3.data           78                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total        17756                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus3.data     0.986486                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total     0.999812                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus2.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus3.data     0.987179                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total     0.999944                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus2.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus3.data     0.987179                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total     0.999944                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks         5776                       # number of writebacks
system.numa_caches_upward0.writebacks::total         5776                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements        10617                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    15.373248                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs           79                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs        10617                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.007441                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks    12.466900                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.data     1.040046                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.inst     0.747427                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.data     0.485045                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::tsunami.ide     0.633830                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.779181                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.data     0.065003                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.inst     0.046714                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.data     0.030315                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::tsunami.ide     0.039614                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.960828                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1023           12                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_blocks::1024            2                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1023::0            1                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1023::2           11                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1023     0.750000                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024     0.125000                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses       179858                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses       179858                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks         8774                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total         8774                       # number of WritebackDirty hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus1.data            1                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::total            1                       # number of ReadExReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus1.data            1                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::total            1                       # number of ReadSharedReq hits
system.numa_caches_upward1.demand_hits::switch_cpus1.data            2                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::total            2                       # number of demand (read+write) hits
system.numa_caches_upward1.overall_hits::switch_cpus1.data            2                       # number of overall hits
system.numa_caches_upward1.overall_hits::total            2                       # number of overall hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus0.data            6                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus1.data          133                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total          139                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus0.data            5                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus1.data           15                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total           20                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus1.data         1980                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::tsunami.ide         5568                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total         7548                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.data           21                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.inst          540                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.data         1340                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::tsunami.ide           43                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total         1944                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus0.data           21                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.inst          540                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.data         3320                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::tsunami.ide         5611                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total         9492                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus0.data           21                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.inst          540                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.data         3320                       # number of overall misses
system.numa_caches_upward1.overall_misses::tsunami.ide         5611                       # number of overall misses
system.numa_caches_upward1.overall_misses::total         9492                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks         8774                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total         8774                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus0.data            6                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus1.data          133                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total          139                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus0.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus1.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total           20                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus1.data         1981                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::tsunami.ide         5568                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total         7549                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.data           21                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.inst          540                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.data         1341                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::tsunami.ide           43                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total         1945                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus0.data           21                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.inst          540                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.data         3322                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::tsunami.ide         5611                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total         9494                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.data           21                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.inst          540                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.data         3322                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::tsunami.ide         5611                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total         9494                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus1.data     0.999495                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::tsunami.ide            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total     0.999868                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.data     0.999254                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::tsunami.ide            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total     0.999486                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.data     0.999398                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total     0.999789                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.data     0.999398                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total     0.999789                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks         8771                       # number of writebacks
system.numa_caches_upward1.writebacks::total         8771                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               27913                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              16287                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               44200                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              15548                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          15548                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                 3704101                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             142476                       # Number of instructions committed
system.switch_cpus0.committedOps               142476                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       136849                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_func_calls              13032                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts         9450                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              136849                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_int_register_reads       174062                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       106026                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                44410                       # number of memory refs
system.switch_cpus0.num_load_insts              28121                       # Number of load instructions
system.switch_cpus0.num_store_insts             16289                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      3543709.513547                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      160391.486453                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.043301                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.956699                       # Percentage of idle cycles
system.switch_cpus0.Branches                    24351                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass          643      0.45%      0.45% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu            90918     63.81%     64.26% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             111      0.08%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           30445     21.37%     85.71% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          16291     11.43%     97.14% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess          4068      2.86%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            142476                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits              107948                       # DTB read hits
system.switch_cpus1.dtb.read_misses               132                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           79485                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              73940                       # DTB write hits
system.switch_cpus1.dtb.write_misses               22                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  11                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          47201                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              181888                       # DTB hits
system.switch_cpus1.dtb.data_misses               154                       # DTB misses
system.switch_cpus1.dtb.data_acv                   11                       # DTB access violations
system.switch_cpus1.dtb.data_accesses          126686                       # DTB accesses
system.switch_cpus1.itb.fetch_hits             367885                       # ITB hits
system.switch_cpus1.itb.fetch_misses              124                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses         368009                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                 1463213                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             503104                       # Number of instructions committed
system.switch_cpus1.committedOps               503104                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       487945                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           475                       # Number of float alu accesses
system.switch_cpus1.num_func_calls              13657                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        54547                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              487945                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  475                       # number of float instructions
system.switch_cpus1.num_int_register_reads       666105                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       352796                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          310                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs               182242                       # number of memory refs
system.switch_cpus1.num_load_insts             108221                       # Number of load instructions
system.switch_cpus1.num_store_insts             74021                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      1239347.041239                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      223865.958761                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.152996                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.847004                       # Percentage of idle cycles
system.switch_cpus1.Branches                    72112                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         9655      1.92%      1.92% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           305707     60.74%     62.66% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             174      0.03%     62.70% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     62.70% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             46      0.01%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     62.71% # Class of executed instruction
system.switch_cpus1.op_class::MemRead          109257     21.71%     84.42% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          74304     14.76%     99.18% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          4123      0.82%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            503269                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits              420571                       # DTB read hits
system.switch_cpus2.dtb.read_misses               871                       # DTB read misses
system.switch_cpus2.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses          135991                       # DTB read accesses
system.switch_cpus2.dtb.write_hits             350646                       # DTB write hits
system.switch_cpus2.dtb.write_misses              343                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  12                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses          87476                       # DTB write accesses
system.switch_cpus2.dtb.data_hits              771217                       # DTB hits
system.switch_cpus2.dtb.data_misses              1214                       # DTB misses
system.switch_cpus2.dtb.data_acv                   24                       # DTB access violations
system.switch_cpus2.dtb.data_accesses          223467                       # DTB accesses
system.switch_cpus2.itb.fetch_hits            1046443                       # ITB hits
system.switch_cpus2.itb.fetch_misses              542                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses        1046985                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                 3704244                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts            2563481                       # Number of instructions committed
system.switch_cpus2.committedOps              2563481                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses      2333835                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses        175110                       # Number of float alu accesses
system.switch_cpus2.num_func_calls              80465                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts       212122                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts             2333835                       # number of integer instructions
system.switch_cpus2.num_fp_insts               175110                       # number of float instructions
system.switch_cpus2.num_int_register_reads      3453945                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes      1688939                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads       117673                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes       116171                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs               774935                       # number of memory refs
system.switch_cpus2.num_load_insts             423342                       # Number of load instructions
system.switch_cpus2.num_store_insts            351593                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      816303.194426                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      2887940.805574                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.779630                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.220370                       # Percentage of idle cycles
system.switch_cpus2.Branches                   310075                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass       124688      4.86%      4.86% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu          1506882     58.75%     63.62% # Class of executed instruction
system.switch_cpus2.op_class::IntMult            4619      0.18%     63.80% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     63.80% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd          57917      2.26%     66.05% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp            169      0.01%     66.06% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt          33644      1.31%     67.37% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult           460      0.02%     67.39% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv          11161      0.44%     67.83% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     67.83% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     67.83% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     67.83% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     67.83% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     67.83% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     67.83% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     67.83% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     67.83% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     67.83% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     67.83% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     67.83% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     67.83% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     67.83% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     67.83% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     67.83% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     67.83% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     67.83% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     67.83% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     67.83% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     67.83% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     67.83% # Class of executed instruction
system.switch_cpus2.op_class::MemRead          435403     16.98%     84.80% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite         352240     13.73%     98.54% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess         37536      1.46%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total           2564719                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits                3882                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 3                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses              41                       # DTB read accesses
system.switch_cpus3.dtb.write_hits               3461                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.data_hits                7343                       # DTB hits
system.switch_cpus3.dtb.data_misses                 3                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses              41                       # DTB accesses
system.switch_cpus3.itb.fetch_hits               1021                       # ITB hits
system.switch_cpus3.itb.fetch_misses                0                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses           1021                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                 1876742                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts              20766                       # Number of instructions committed
system.switch_cpus3.committedOps                20766                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses        20110                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses           141                       # Number of float alu accesses
system.switch_cpus3.num_func_calls                906                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts         2058                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts               20110                       # number of integer instructions
system.switch_cpus3.num_fp_insts                  141                       # number of float instructions
system.switch_cpus3.num_int_register_reads        27669                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes        14122                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads           66                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes           68                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs                 7375                       # number of memory refs
system.switch_cpus3.num_load_insts               3902                       # Number of load instructions
system.switch_cpus3.num_store_insts              3473                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      1864898.781576                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      11843.218424                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.006311                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.993689                       # Percentage of idle cycles
system.switch_cpus3.Branches                     3204                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass          216      1.04%      1.04% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu            12645     60.88%     61.92% # Class of executed instruction
system.switch_cpus3.op_class::IntMult              43      0.21%     62.13% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     62.13% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             11      0.05%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     62.18% # Class of executed instruction
system.switch_cpus3.op_class::MemRead            4005     19.28%     81.47% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite           3478     16.75%     98.21% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess           371      1.79%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total             20769                       # Class of executed instruction
system.system_bus.trans_dist::ReadReq             356                       # Transaction distribution
system.system_bus.trans_dist::ReadResp           7630                       # Transaction distribution
system.system_bus.trans_dist::WriteReq            607                       # Transaction distribution
system.system_bus.trans_dist::WriteResp           607                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty        14560                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict         6953                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq          184                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq          103                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp          262                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq         19979                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp        19976                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq         7274                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side        29855                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total        29855                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side        48636                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total        48636                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total              78491                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side      1169152                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total      1169152                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side      1508754                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total      1508754                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total             2677906                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                        79829                       # Total snoops (count)
system.system_bus.snoop_fanout::samples        128714                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.611418                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.487430                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1               50016     38.86%     38.86% # Request fanout histogram
system.system_bus.snoop_fanout::2               78698     61.14%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total          128714                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                 28.774666                       # Number of seconds simulated
sim_ticks                                28774666444500                       # Number of ticks simulated
final_tick                               31038276122000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 682172                       # Simulator instruction rate (inst/s)
host_op_rate                                   682172                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               93596373                       # Simulator tick rate (ticks/s)
host_mem_usage                                 774956                       # Number of bytes of host memory used
host_seconds                                307433.56                       # Real time elapsed on the host
sim_insts                                209722673045                       # Number of instructions simulated
sim_ops                                  209722673045                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus0.inst    178981120                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus0.data     51062208                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.inst    174995904                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.data     47764096                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.inst    177164544                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.data     50455360                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.inst    164223872                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.data     44683456                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::tsunami.ide         4032                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         889334592                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus0.inst    178981120                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus1.inst    174995904                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus2.inst    177164544                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus3.inst    164223872                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total    695365440                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks     67464512                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       67464512                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus0.inst      2796580                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus0.data       797847                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.inst      2734311                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.data       746314                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.inst      2768196                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.data       788365                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.inst      2565998                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.data       698179                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::tsunami.ide           63                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total           13895853                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks      1054133                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total           1054133                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus0.inst      6220094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus0.data      1774554                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.inst      6081596                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.data      1659936                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.inst      6156963                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.data      1753465                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.inst      5707238                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.data      1552875                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::tsunami.ide            140                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             30906860                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus0.inst      6220094                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus1.inst      6081596                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus2.inst      6156963                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus3.inst      5707238                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total        24165891                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks        2344580                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total             2344580                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks        2344580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.inst      6220094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.data      1774554                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.inst      6081596                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.data      1659936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.inst      6156963                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.data      1753465                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.inst      5707238                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.data      1552875                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::tsunami.ide           140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            33251440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus0.inst     43128128                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus0.data    703886784                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.inst     42818304                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.data    712503104                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.inst     45260608                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.data    714871232                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.inst     42788672                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.data    684623936                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::tsunami.ide     44429312                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total        3034310080                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus0.inst     43128128                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus1.inst     42818304                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus2.inst     45260608                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus3.inst     42788672                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total    173995712                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks    555032704                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      555032704                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus0.inst       673877                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus0.data     10998231                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.inst       669036                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.data     11132861                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.inst       707197                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.data     11169863                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.inst       668573                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.data     10697249                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::tsunami.ide       694208                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total           47411095                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks      8672386                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           8672386                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus0.inst      1498823                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus0.data     24462031                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.inst      1488056                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.data     24761472                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.inst      1572932                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.data     24843771                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.inst      1487026                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.data     23792593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::tsunami.ide        1544043                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            105450747                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus0.inst      1498823                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus1.inst      1488056                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus2.inst      1572932                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus3.inst      1487026                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total         6046837                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks       19288936                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            19288936                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks       19288936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.inst      1498823                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.data     24462031                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.inst      1488056                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.data     24761472                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.inst      1572932                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.data     24843771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.inst      1487026                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.data     23792593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::tsunami.ide       1544043                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           124739683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                    3238                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                   5847468                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                  129084     23.31%     23.31% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     20      0.00%     23.32% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                  29466      5.32%     28.64% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                    256      0.05%     28.68% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                 394909     71.32%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total              553735                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                   129084     44.87%     44.87% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      20      0.01%     44.87% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                   29466     10.24%     55.12% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                     256      0.09%     55.21% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                  128872     44.79%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total               287698                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            28748028844500     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                1500000      0.00%     99.91% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22             1443834000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30               31998000      0.00%     99.91% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31            24971806500      0.09%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        28774477983000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.326333                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.519559                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                        61     21.18%     21.18% # number of syscalls executed
system.cpu0.kern.syscall::3                       168     58.33%     79.51% # number of syscalls executed
system.cpu0.kern.syscall::4                        59     20.49%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                   288                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                  169      0.03%      0.03% # number of callpals executed
system.cpu0.kern.callpal::swpctx                  620      0.10%      0.13% # number of callpals executed
system.cpu0.kern.callpal::swpipl               492749     83.19%     83.32% # number of callpals executed
system.cpu0.kern.callpal::rdps                  59785     10.09%     93.42% # number of callpals executed
system.cpu0.kern.callpal::rti                   31244      5.27%     98.69% # number of callpals executed
system.cpu0.kern.callpal::callsys                 758      0.13%     98.82% # number of callpals executed
system.cpu0.kern.callpal::rdunique               6985      1.18%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                592310                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel            31862                       # number of protection mode switches
system.cpu0.kern.mode_switch::user              28109                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel              28109                      
system.cpu0.kern.mode_good::user                28109                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.882211                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.937420                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      2526009730000      8.88%      8.88% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        25924513403500     91.12%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                     620                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements         48858067                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          509.709734                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs        10994310577                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         48858067                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           225.025492                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   509.709734                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.995527                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.995527                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          505                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          489                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.986328                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses      22135250921                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses     22135250921                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data   9526145566                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total     9526145566                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data   1467739521                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total    1467739521                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data       150809                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       150809                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data       224026                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       224026                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data  10993885087                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total     10993885087                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data  10993885087                       # number of overall hits
system.cpu0.dcache.overall_hits::total    10993885087                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data     42327163                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     42327163                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data      6508265                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      6508265                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data        83724                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        83724                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data        10229                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        10229                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data     48835428                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      48835428                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data     48835428                       # number of overall misses
system.cpu0.dcache.overall_misses::total     48835428                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data   9568472729                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total   9568472729                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data   1474247786                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total   1474247786                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data       234533                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       234533                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data       234255                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       234255                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data  11042720515                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total  11042720515                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data  11042720515                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total  11042720515                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.004424                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.004424                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.004415                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.004415                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.356982                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.356982                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.043666                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.043666                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.004422                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.004422                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.004422                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.004422                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks     13433308                       # number of writebacks
system.cpu0.dcache.writebacks::total         13433308                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements        105662146                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs        51819980413                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs        105662146                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           490.430891                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          492                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses     103957515946                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses    103957515946                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst  51820264754                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total    51820264754                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst  51820264754                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total     51820264754                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst  51820264754                       # number of overall hits
system.cpu0.icache.overall_hits::total    51820264754                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst    105662146                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total    105662146                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst    105662146                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total     105662146                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst    105662146                       # number of overall misses
system.cpu0.icache.overall_misses::total    105662146                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst  51925926900                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total  51925926900                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst  51925926900                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total  51925926900                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst  51925926900                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total  51925926900                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.002035                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002035                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.002035                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002035                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.002035                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002035                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks    105662146                       # number of writebacks
system.cpu0.icache.writebacks::total        105662146                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                    2696                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                   5796753                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                  127081     25.89%     25.89% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                  29466      6.00%     31.89% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                    183      0.04%     31.93% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                 334179     68.07%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total              490909                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                   127081     44.80%     44.80% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                   29466     10.39%     55.19% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                     183      0.06%     55.25% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                  126944     44.75%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total               283674                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            28756522022500     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22             1443834000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               23253000      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31            17585440000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        28775574549500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.379868                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.577855                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                        56     19.79%     19.79% # number of syscalls executed
system.cpu1.kern.syscall::3                       153     54.06%     73.85% # number of syscalls executed
system.cpu1.kern.syscall::4                        74     26.15%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                   283                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                  161      0.03%      0.03% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  433      0.08%      0.11% # number of callpals executed
system.cpu1.kern.callpal::tbi                       1      0.00%      0.11% # number of callpals executed
system.cpu1.kern.callpal::swpipl               430516     81.43%     81.54% # number of callpals executed
system.cpu1.kern.callpal::rdps                  59718     11.29%     92.83% # number of callpals executed
system.cpu1.kern.callpal::rti                   30744      5.81%     98.65% # number of callpals executed
system.cpu1.kern.callpal::callsys                 605      0.11%     98.76% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.00%     98.76% # number of callpals executed
system.cpu1.kern.callpal::rdunique               6535      1.24%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                528714                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel            28525                       # number of protection mode switches
system.cpu1.kern.mode_switch::user              28173                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle               2651                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel              28256                      
system.cpu1.kern.mode_good::user                28173                      
system.cpu1.kern.mode_good::idle                   83                      
system.cpu1.kern.mode_switch_good::kernel     0.990570                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.031309                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.952198                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel       28777898000      0.10%      0.10% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        26389219099500     91.71%     91.81% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        2358058590000      8.19%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     433                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements         44684030                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          509.160022                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs        11196395144                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         44684030                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           250.568159                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   509.160022                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.994453                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.994453                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          460                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           47                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses      22526966506                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses     22526966506                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data   9691067431                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total     9691067431                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data   1505069794                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total    1505069794                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data       102314                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       102314                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data       131459                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       131459                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data  11196137225                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total     11196137225                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data  11196137225                       # number of overall hits
system.cpu1.dcache.overall_hits::total    11196137225                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data     39234230                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     39234230                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data      5471119                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      5471119                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data        35882                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        35882                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data         6492                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         6492                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data     44705349                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      44705349                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data     44705349                       # number of overall misses
system.cpu1.dcache.overall_misses::total     44705349                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data   9730301661                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total   9730301661                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data   1510540913                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total   1510540913                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data       138196                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       138196                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data       137951                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       137951                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data  11240842574                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total  11240842574                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data  11240842574                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total  11240842574                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.004032                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.004032                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.003622                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.003622                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.259646                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.259646                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.047060                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.047060                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003977                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003977                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003977                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003977                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks     11060474                       # number of writebacks
system.cpu1.dcache.writebacks::total         11060474                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements        107844037                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs        52730395495                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs        107844037                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           488.950497                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          274                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          102                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses     105784217071                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses    105784217071                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst  52730342480                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total    52730342480                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst  52730342480                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total     52730342480                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst  52730342480                       # number of overall hits
system.cpu1.icache.overall_hits::total    52730342480                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst    107844037                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total    107844037                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst    107844037                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total     107844037                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst    107844037                       # number of overall misses
system.cpu1.icache.overall_misses::total    107844037                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst  52838186517                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total  52838186517                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst  52838186517                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total  52838186517                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst  52838186517                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total  52838186517                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.002041                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002041                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.002041                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002041                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.002041                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002041                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks    107844037                       # number of writebacks
system.cpu1.icache.writebacks::total        107844037                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                    3409                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                   6009116                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                  132343     25.89%     25.89% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                    378      0.07%     25.96% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                  29466      5.76%     31.73% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                    245      0.05%     31.78% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                 348742     68.22%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total              511174                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                   132304     44.91%     44.91% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                     378      0.13%     45.04% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                   29466     10.00%     55.04% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                     245      0.08%     55.13% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                  132189     44.87%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total               294582                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            28753170221500     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21               27027000      0.00%     99.93% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22             1443834000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30               27322500      0.00%     99.93% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31            19809257500      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        28774477662500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.999705                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.379045                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.576285                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::1                        78     18.10%     18.10% # number of syscalls executed
system.cpu2.kern.syscall::3                       269     62.41%     80.51% # number of syscalls executed
system.cpu2.kern.syscall::4                        54     12.53%     93.04% # number of syscalls executed
system.cpu2.kern.syscall::17                        8      1.86%     94.90% # number of syscalls executed
system.cpu2.kern.syscall::71                       17      3.94%     98.84% # number of syscalls executed
system.cpu2.kern.syscall::74                        5      1.16%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                   431                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                  251      0.05%      0.05% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  725      0.13%      0.18% # number of callpals executed
system.cpu2.kern.callpal::tbi                       1      0.00%      0.18% # number of callpals executed
system.cpu2.kern.callpal::swpipl               449309     81.61%     81.78% # number of callpals executed
system.cpu2.kern.callpal::rdps                  60142     10.92%     92.71% # number of callpals executed
system.cpu2.kern.callpal::rti                   31811      5.78%     98.49% # number of callpals executed
system.cpu2.kern.callpal::callsys                 831      0.15%     98.64% # number of callpals executed
system.cpu2.kern.callpal::imb                       1      0.00%     98.64% # number of callpals executed
system.cpu2.kern.callpal::rdunique               7503      1.36%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                550574                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel            32537                       # number of protection mode switches
system.cpu2.kern.mode_switch::user              29193                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel              29194                      
system.cpu2.kern.mode_good::user                29193                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.897255                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.945845                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      2066055566500      7.22%      7.22% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        26537995066500     92.78%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     725                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements         49001185                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          509.907691                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs        11247398287                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         49001185                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           229.533190                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   509.907691                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.995913                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.995913                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          491                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          477                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.958984                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses      22642018289                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses     22642018289                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data   9754131013                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total     9754131013                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data   1492996768                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total    1492996768                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data       124585                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       124585                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data       157966                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       157966                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data  11247127781                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total     11247127781                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data  11247127781                       # number of overall hits
system.cpu2.dcache.overall_hits::total    11247127781                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data     42507717                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     42507717                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data      6513539                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      6513539                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data        43420                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        43420                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data         9798                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         9798                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data     49021256                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      49021256                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data     49021256                       # number of overall misses
system.cpu2.dcache.overall_misses::total     49021256                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data   9796638730                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total   9796638730                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data   1499510307                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total   1499510307                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data       168005                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       168005                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data       167764                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       167764                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data  11296149037                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total  11296149037                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data  11296149037                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total  11296149037                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.004339                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.004339                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.004344                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.004344                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.258445                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.258445                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.058403                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.058403                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.004340                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.004340                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.004340                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.004340                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks     13104366                       # number of writebacks
system.cpu2.dcache.writebacks::total         13104366                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements        105469270                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs        53041263399                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs        105469270                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           502.907277                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          497                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses     106399552628                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses    106399552628                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst  53041572409                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total    53041572409                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst  53041572409                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total     53041572409                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst  53041572409                       # number of overall hits
system.cpu2.icache.overall_hits::total    53041572409                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst    105469270                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total    105469270                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst    105469270                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total     105469270                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst    105469270                       # number of overall misses
system.cpu2.icache.overall_misses::total    105469270                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst  53147041679                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total  53147041679                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst  53147041679                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total  53147041679                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst  53147041679                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total  53147041679                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.001984                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001984                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.001984                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001984                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.001984                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001984                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks    105469270                       # number of writebacks
system.cpu2.icache.writebacks::total        105469270                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                    3318                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                   5783928                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                  129637     26.15%     26.15% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                  29466      5.94%     32.09% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                    235      0.05%     32.14% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                 336484     67.86%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total              495822                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                   129598     44.88%     44.88% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                   29466     10.20%     55.08% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                     235      0.08%     55.16% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                  129477     44.84%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total               288776                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            28755864427000     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22             1443834000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30               25396000      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31            18057604000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        28775391261000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.999699                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.384794                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.582419                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                        60     19.35%     19.35% # number of syscalls executed
system.cpu3.kern.syscall::3                       178     57.42%     76.77% # number of syscalls executed
system.cpu3.kern.syscall::4                        58     18.71%     95.48% # number of syscalls executed
system.cpu3.kern.syscall::17                        6      1.94%     97.42% # number of syscalls executed
system.cpu3.kern.syscall::71                        8      2.58%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                   310                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                  277      0.05%      0.05% # number of callpals executed
system.cpu3.kern.callpal::swpctx                  610      0.11%      0.17% # number of callpals executed
system.cpu3.kern.callpal::tbi                       1      0.00%      0.17% # number of callpals executed
system.cpu3.kern.callpal::swpipl               434724     81.35%     81.52% # number of callpals executed
system.cpu3.kern.callpal::rdps                  59793     11.19%     92.70% # number of callpals executed
system.cpu3.kern.callpal::rti                   31423      5.88%     98.58% # number of callpals executed
system.cpu3.kern.callpal::callsys                 747      0.14%     98.72% # number of callpals executed
system.cpu3.kern.callpal::imb                       1      0.00%     98.72% # number of callpals executed
system.cpu3.kern.callpal::rdunique               6814      1.28%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                534390                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel            32033                       # number of protection mode switches
system.cpu3.kern.mode_switch::user              28215                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel              28215                      
system.cpu3.kern.mode_good::user                28215                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.880810                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.936629                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      2503649883500      8.84%      8.84% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user        25821310823000     91.16%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                     610                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements         46741428                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          508.987499                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs        10954040128                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs         46741428                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           234.353990                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   508.987499                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.994116                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.994116                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          490                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          476                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.957031                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses      22048576435                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses     22048576435                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data   9495085824                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total     9495085824                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data   1458751392                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total    1458751392                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data       109552                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       109552                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data       139410                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       139410                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data  10953837216                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total     10953837216                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data  10953837216                       # number of overall hits
system.cpu3.dcache.overall_hits::total    10953837216                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data     40710562                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     40710562                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data      6054017                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      6054017                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data        36855                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        36855                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data         6735                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         6735                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data     46764579                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      46764579                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data     46764579                       # number of overall misses
system.cpu3.dcache.overall_misses::total     46764579                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data   9535796386                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total   9535796386                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data   1464805409                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total   1464805409                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data       146407                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       146407                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data       146145                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       146145                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data  11000601795                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total  11000601795                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data  11000601795                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total  11000601795                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.004269                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.004269                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.004133                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.004133                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.251730                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.251730                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.046084                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.046084                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.004251                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.004251                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.004251                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.004251                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks     12030799                       # number of writebacks
system.cpu3.dcache.writebacks::total         12030799                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements        103768619                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs        51601915557                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs        103768619                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           497.278619                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          498                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses     103516313181                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses    103516313181                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst  51602503662                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total    51602503662                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst  51602503662                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total     51602503662                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst  51602503662                       # number of overall hits
system.cpu3.icache.overall_hits::total    51602503662                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst    103768619                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total    103768619                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst    103768619                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total     103768619                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst    103768619                       # number of overall misses
system.cpu3.icache.overall_misses::total    103768619                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst  51706272281                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total  51706272281                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst  51706272281                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total  51706272281                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst  51706272281                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total  51706272281                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.002007                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002007                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.002007                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002007                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.002007                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002007                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks    103768619                       # number of writebacks
system.cpu3.icache.writebacks::total        103768619                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                      4096                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           1                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                5423                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                 44482560                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                       5437                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 5665                       # Transaction distribution
system.iobus.trans_dist::ReadResp                5665                       # Transaction distribution
system.iobus.trans_dist::WriteReq              821442                       # Transaction distribution
system.iobus.trans_dist::WriteResp             821442                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio       241468                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           96                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          162                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1362                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio        18144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total       261232                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side      1392982                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total      1392982                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                 1654214                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio       965872                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          384                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          221                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          681                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio        10206                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       977364                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side     44497752                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total     44497752                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 45475116                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements               696491                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               696491                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              6268419                       # Number of tag accesses
system.iocache.tags.data_accesses             6268419                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide         1451                       # number of ReadReq misses
system.iocache.ReadReq_misses::total             1451                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide       695040                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       695040                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide         1451                       # number of demand (read+write) misses
system.iocache.demand_misses::total              1451                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide         1451                       # number of overall misses
system.iocache.overall_misses::total             1451                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide         1451                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total           1451                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide       695040                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       695040                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide         1451                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total            1451                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide         1451                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total           1451                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks          695040                       # number of writebacks
system.iocache.writebacks::total               695040                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests     614231567                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests    307126312                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests     45592118                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops        44806327                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops     44219614                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops       586713                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadReq                 517                       # Transaction distribution
system.l2bus0.trans_dist::ReadResp          295187699                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq              61071                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp             61071                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty     24493782                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean    172170752                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict         64832548                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq            59004                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq          16721                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp           75725                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq          11920380                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp         11920380                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq      213506183                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq      81680999                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu0.icache.mem_side::system.l2cache0.cpu_side    295925299                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side    144485478                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.icache.mem_side::system.l2cache0.cpu_side    303257819                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side    132318236                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total              875986832                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.icache.mem_side::system.l2cache0.cpu_side  12176841792                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side   3987800564                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.icache.mem_side::system.l2cache0.cpu_side  12506482048                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side   3570769812                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total             32241894216                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                        145434266                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples         759676606                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.179787                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.386017                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0               623683915     82.10%     82.10% # Request fanout histogram
system.l2bus0.snoop_fanout::1               135405620     17.82%     99.92% # Request fanout histogram
system.l2bus0.snoop_fanout::2                  587058      0.08%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::3                      13      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               3                       # Request fanout histogram
system.l2bus0.snoop_fanout::total           759676606                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests     610101034                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests    305058857                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests     46056830                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops        14616631                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops     13241332                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops      1375299                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadReq                3697                       # Transaction distribution
system.l2bus1.trans_dist::ReadResp          292540140                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq              65331                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp             65331                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty     25135165                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean    167554743                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict         66246487                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq            29692                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq          16533                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp           46225                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq          12537864                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp         12537864                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq      209237889                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq      83298554                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu2.icache.mem_side::system.l2cache1.cpu_side    295587371                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu2.dcache.mem_side::system.l2cache1.cpu_side    145077992                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu3.icache.mem_side::system.l2cache1.cpu_side    290443150                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu3.dcache.mem_side::system.l2cache1.cpu_side    138207002                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total              869315515                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu2.icache.mem_side::system.l2cache1.cpu_side  12167558464                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu2.dcache.mem_side::system.l2cache1.cpu_side   3978051288                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu3.icache.mem_side::system.l2cache1.cpu_side  11947169984                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu3.dcache.mem_side::system.l2cache1.cpu_side   3764627316                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total             31857407052                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                        107573504                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples         717711649                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.150670                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.363046                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0               610949418     85.12%     85.12% # Request fanout histogram
system.l2bus1.snoop_fanout::1               105386552     14.68%     99.81% # Request fanout histogram
system.l2bus1.snoop_fanout::2                 1375675      0.19%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::3                       4      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               3                       # Request fanout histogram
system.l2bus1.snoop_fanout::total           717711649                       # Request fanout histogram
system.l2cache0.tags.replacements            31345360                       # number of replacements
system.l2cache0.tags.tagsinuse            8095.175492                       # Cycle average of tags in use
system.l2cache0.tags.total_refs             522414228                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs            31345360                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs               16.666397                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks   793.123281                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.inst     0.068975                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.data     0.056698                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.inst     0.009713                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.data     0.003679                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.inst  1336.441166                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.data  2284.838990                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.inst  1341.711376                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.data  2338.921615                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.096817                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.inst     0.000008                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.data     0.000007                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.inst     0.000001                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.data     0.000000                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.inst     0.163140                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.data     0.278911                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.inst     0.163783                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.data     0.285513                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.988181                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         7978                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::0          469                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::1         1087                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2         2129                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3         2609                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::4         1684                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.973877                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses          4592427495                       # Number of tag accesses
system.l2cache0.tags.data_accesses         4592427495                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks     24493782                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total     24493782                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks    172170752                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total    172170752                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus0.data          254                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus1.data          253                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total            507                       # number of UpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus0.data          104                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus1.data           42                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::total          146                       # number of SCUpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus0.data      5311270                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus1.data      4444489                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total         9755759                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus0.inst    102191684                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus1.inst    104440678                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total    206632362                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus0.data     31673830                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus1.data     28328334                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total     60002164                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus0.inst    102191684                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus0.data     36985100                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.inst    104440678                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.data     32772823                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total          276390285                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus0.inst    102191684                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus0.data     36985100                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.inst    104440678                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.data     32772823                       # number of overall hits
system.l2cache0.overall_hits::total         276390285                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus0.data        39068                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus1.data        10261                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total        49329                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus0.data         8192                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus1.data         5395                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total        13587                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus0.data      1148553                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus1.data      1014059                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total       2162612                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus0.inst      3470462                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus1.inst      3403359                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total      6873821                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus0.data     10722145                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus1.data     10923746                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total     21645891                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus0.inst      3470462                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus0.data     11870698                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.inst      3403359                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.data     11937805                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total         30682324                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus0.inst      3470462                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus0.data     11870698                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.inst      3403359                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.data     11937805                       # number of overall misses
system.l2cache0.overall_misses::total        30682324                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks     24493782                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total     24493782                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks    172170752                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total    172170752                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus0.data        39322                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus1.data        10514                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total        49836                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus0.data         8296                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus1.data         5437                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total        13733                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus0.data      6459823                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus1.data      5458548                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total     11918371                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus0.inst    105662146                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus1.inst    107844037                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total    213506183                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus0.data     42395975                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus1.data     39252080                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total     81648055                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus0.inst    105662146                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus0.data     48855798                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.inst    107844037                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.data     44710628                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total      307072609                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.inst    105662146                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.data     48855798                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.inst    107844037                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.data     44710628                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total     307072609                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus0.data     0.993541                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus1.data     0.975937                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.989827                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus0.data     0.987464                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus1.data     0.992275                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total     0.989369                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus0.data     0.177799                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus1.data     0.185774                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.181452                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus0.inst     0.032845                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus1.inst     0.031558                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.032195                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus0.data     0.252905                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus1.data     0.278297                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.265112                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus0.inst     0.032845                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus0.data     0.242974                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.inst     0.031558                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.data     0.267002                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.099919                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus0.inst     0.032845                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus0.data     0.242974                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.inst     0.031558                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.data     0.267002                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.099919                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks        4616466                       # number of writebacks
system.l2cache0.writebacks::total             4616466                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements            30852224                       # number of replacements
system.l2cache1.tags.tagsinuse            8091.702771                       # Cycle average of tags in use
system.l2cache1.tags.total_refs             517283745                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs            30852224                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs               16.766498                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks   760.105858                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu2.inst     0.002512                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu2.data     0.033028                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu3.inst     0.016489                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu3.data     0.006499                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus2.inst  1420.076073                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus2.data  2383.276101                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus3.inst  1279.942469                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus3.data  2248.243742                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.092786                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu2.inst     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu2.data     0.000004                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu3.inst     0.000002                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu3.data     0.000001                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus2.inst     0.173349                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus2.data     0.290927                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus3.inst     0.156243                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus3.data     0.274444                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.987757                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         8051                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4         8047                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.982788                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses          4555742628                       # Number of tag accesses
system.l2cache1.tags.data_accesses         4555742628                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks     25135165                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total     25135165                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks    167554743                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total    167554743                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus2.data          257                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus3.data          342                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total            599                       # number of UpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus2.data          139                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus3.data          118                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::total          257                       # number of SCUpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus2.data      5330877                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus3.data      5005171                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total        10336048                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus2.inst    101991551                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus3.inst    100531931                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total    202523482                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus2.data     31652549                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus3.data     30297564                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total     61950113                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus2.inst    101991551                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus2.data     36983426                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus3.inst    100531931                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus3.data     35302735                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total          274809643                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus2.inst    101991551                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus2.data     36983426                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus3.inst    100531931                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus3.data     35302735                       # number of overall hits
system.l2cache1.overall_hits::total         274809643                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus2.data        13054                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus3.data        10908                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total        23962                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus2.data         7975                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus3.data         5007                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total        12982                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus2.data      1165754                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus3.data      1034582                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total       2200336                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus2.inst      3477719                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus3.inst      3236688                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total      6714407                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus2.data     10890249                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus3.data     10442626                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total     21332875                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus2.inst      3477719                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus2.data     12056003                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus3.inst      3236688                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus3.data     11477208                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total         30247618                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus2.inst      3477719                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus2.data     12056003                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus3.inst      3236688                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus3.data     11477208                       # number of overall misses
system.l2cache1.overall_misses::total        30247618                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks     25135165                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total     25135165                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks    167554743                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total    167554743                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus2.data        13311                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus3.data        11250                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total        24561                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus2.data         8114                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus3.data         5125                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total        13239                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus2.data      6496631                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus3.data      6039753                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total     12536384                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus2.inst    105469270                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus3.inst    103768619                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total    209237889                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus2.data     42542798                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus3.data     40740190                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total     83282988                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus2.inst    105469270                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus2.data     49039429                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus3.inst    103768619                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus3.data     46779943                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total      305057261                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus2.inst    105469270                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus2.data     49039429                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus3.inst    103768619                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus3.data     46779943                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total     305057261                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus2.data     0.980693                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus3.data     0.969600                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.975612                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus2.data     0.982869                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus3.data     0.976976                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total     0.980588                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus2.data     0.179440                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus3.data     0.171295                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.175516                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus2.inst     0.032974                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus3.inst     0.031191                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.032090                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus2.data     0.255983                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus3.data     0.256322                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.256149                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus2.inst     0.032974                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus2.data     0.245843                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus3.inst     0.031191                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus3.data     0.245345                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.099154                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus2.inst     0.032974                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus2.data     0.245843                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus3.inst     0.031191                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus3.data     0.245345                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.099154                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks        4598404                       # number of writebacks
system.l2cache1.writebacks::total             4598404                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadReq               4214                       # Transaction distribution
system.membus0.trans_dist::ReadResp          35196138                       # Transaction distribution
system.membus0.trans_dist::WriteReq            126402                       # Transaction distribution
system.membus0.trans_dist::WriteResp           126402                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty      5787992                       # Transaction distribution
system.membus0.trans_dist::CleanEvict        24019985                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq           71742                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq         26975                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp          82616                       # Transaction distribution
system.membus0.trans_dist::ReadExReq          2367580                       # Transaction distribution
system.membus0.trans_dist::ReadExResp         2364859                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq     35191924                       # Transaction distribution
system.membus0.trans_dist::InvalidateReq       695040                       # Transaction distribution
system.membus0.trans_dist::InvalidateResp       695040                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port     17153698                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side     70707772                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave       123176                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total     87984646                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port     16545112                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave       138056                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total     16683168                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.mem_ctrls0.port         2703                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.numa_caches_downward0.cpu_side      2086392                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::total      2089095                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total             106756909                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port    490971904                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side   1768033536                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave       480072                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total   2259485512                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port    470484736                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave       497292                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total    470982028                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.mem_ctrls0.port        58368                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.numa_caches_downward0.cpu_side     44517056                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::total     44575424                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total             2775042964                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                        99174945                       # Total snoops (count)
system.membus0.snoop_fanout::samples        175141728                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.566009                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.495624                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2               76009961     43.40%     43.40% # Request fanout histogram
system.membus0.snoop_fanout::3               99131767     56.60%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total          175141728                       # Request fanout histogram
system.membus1.trans_dist::ReadReq               3697                       # Transaction distribution
system.membus1.trans_dist::ReadResp          49697056                       # Transaction distribution
system.membus1.trans_dist::WriteReq             65331                       # Transaction distribution
system.membus1.trans_dist::WriteResp            65331                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty      9244758                       # Transaction distribution
system.membus1.trans_dist::CleanEvict        41962697                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq           44974                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq         21415                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp          55693                       # Transaction distribution
system.membus1.trans_dist::ReadExReq          4747712                       # Transaction distribution
system.membus1.trans_dist::ReadExResp         4745929                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq     49693359                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port     68396213                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side     20781053                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total     89177266                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port     71170686                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total     71170686                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total             160347952                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port   1746905536                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side    483678860                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total   2230584396                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port   1845691840                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total   1845691840                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total             4076276236                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                        28399848                       # Total snoops (count)
system.membus1.snoop_fanout::samples        136890086                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.207253                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.405339                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1              108519153     79.27%     79.27% # Request fanout histogram
system.membus1.snoop_fanout::2               28370933     20.73%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total          136890086                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements     26354111                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    15.928326                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs        59396                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs     26354111                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.002254                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks     2.260085                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.inst     0.491507                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.data     6.232989                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.inst     0.508317                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.data     6.435392                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::tsunami.ide     0.000035                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.141255                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.inst     0.030719                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.data     0.389562                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.inst     0.031770                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.data     0.402212                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::tsunami.ide     0.000002                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.995520                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses    416202966                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses    416202966                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks      4733859                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total      4733859                       # number of WritebackDirty hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus0.data        15676                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus1.data        11417                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::total        27093                       # number of ReadExReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus0.inst            5                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus0.data         8915                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus1.inst            8                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus1.data         8634                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total        17562                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::switch_cpus0.inst            5                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus0.data        24591                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus1.inst            8                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus1.data        20051                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total        44655                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus0.inst            5                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus0.data        24591                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus1.inst            8                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus1.data        20051                       # number of overall hits
system.numa_caches_downward0.overall_hits::total        44655                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus0.data         7536                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus1.data         5890                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total        13426                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus0.data         2323                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus1.data         2087                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total         4410                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus0.data       996724                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus1.data       882574                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total      1879298                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.inst       673877                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.data     10038762                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.inst       669040                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.data     10279281                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::tsunami.ide         1010                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total     21661970                       # number of ReadSharedReq misses
system.numa_caches_downward0.InvalidateReq_misses::tsunami.ide       694208                       # number of InvalidateReq misses
system.numa_caches_downward0.InvalidateReq_misses::total       694208                       # number of InvalidateReq misses
system.numa_caches_downward0.demand_misses::switch_cpus0.inst       673877                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus0.data     11035486                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.inst       669040                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.data     11161855                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::tsunami.ide         1010                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total     23541268                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus0.inst       673877                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus0.data     11035486                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.inst       669040                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.data     11161855                       # number of overall misses
system.numa_caches_downward0.overall_misses::tsunami.ide         1010                       # number of overall misses
system.numa_caches_downward0.overall_misses::total     23541268                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks      4733859                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total      4733859                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus0.data         7536                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus1.data         5890                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total        13426                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus0.data         2323                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus1.data         2087                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total         4410                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus0.data      1012400                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus1.data       893991                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total      1906391                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.inst       673882                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.data     10047677                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.inst       669048                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.data     10287915                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::tsunami.ide         1010                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total     21679532                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::tsunami.ide       694208                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::total       694208                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus0.inst       673882                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus0.data     11060077                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.inst       669048                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.data     11181906                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::tsunami.ide         1010                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total     23585923                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.inst       673882                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.data     11060077                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.inst       669048                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.data     11181906                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::tsunami.ide         1010                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total     23585923                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus0.data     0.984516                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus1.data     0.987229                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total     0.985788                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.inst     0.999993                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.data     0.999113                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.inst     0.999988                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.data     0.999161                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::tsunami.ide            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.999190                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.inst     0.999993                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.data     0.997777                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.inst     0.999988                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.data     0.998207                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.998107                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.inst     0.999993                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.data     0.997777                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.inst     0.999988                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.data     0.998207                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.998107                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks      4689247                       # number of writebacks
system.numa_caches_downward0.writebacks::total      4689247                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements      7225519                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    15.766771                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs        75024                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs      7225519                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.010383                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     2.671085                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus2.inst     4.308712                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus2.data     2.535500                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus3.inst     4.100818                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus3.data     2.150657                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.166943                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus2.inst     0.269295                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus2.data     0.158469                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus3.inst     0.256301                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus3.data     0.134416                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.985423                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           11                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024     0.687500                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses    116638445                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses    116638445                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks       572372                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total       572372                       # number of WritebackDirty hits
system.numa_caches_downward1.UpgradeReq_hits::switch_cpus3.data            3                       # number of UpgradeReq hits
system.numa_caches_downward1.UpgradeReq_hits::total            3                       # number of UpgradeReq hits
system.numa_caches_downward1.SCUpgradeReq_hits::switch_cpus3.data            1                       # number of SCUpgradeReq hits
system.numa_caches_downward1.SCUpgradeReq_hits::total            1                       # number of SCUpgradeReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus2.data         7178                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus3.data         7173                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::total        14351                       # number of ReadExReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus2.inst         1731                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus2.data        19921                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus3.inst         1618                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus3.data        17792                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::total        41062                       # number of ReadSharedReq hits
system.numa_caches_downward1.demand_hits::switch_cpus2.inst         1731                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus2.data        27099                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus3.inst         1618                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus3.data        24965                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::total        55413                       # number of demand (read+write) hits
system.numa_caches_downward1.overall_hits::switch_cpus2.inst         1731                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus2.data        27099                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus3.inst         1618                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus3.data        24965                       # number of overall hits
system.numa_caches_downward1.overall_hits::total        55413                       # number of overall hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus2.data         4696                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus3.data         4803                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total         9499                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus2.data         5404                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus3.data         2968                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total         8372                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus2.data       112219                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus3.data       104016                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total       216235                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus2.inst      2768783                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus2.data       730201                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus3.inst      2566497                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus3.data       640211                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total      6705692                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus2.inst      2768783                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus2.data       842420                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus3.inst      2566497                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus3.data       744227                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total      6921927                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus2.inst      2768783                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus2.data       842420                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus3.inst      2566497                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus3.data       744227                       # number of overall misses
system.numa_caches_downward1.overall_misses::total      6921927                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks       572372                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total       572372                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus2.data         4696                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus3.data         4806                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total         9502                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus2.data         5404                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus3.data         2969                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total         8373                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus2.data       119397                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus3.data       111189                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total       230586                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus2.inst      2770514                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus2.data       750122                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus3.inst      2568115                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus3.data       658003                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total      6746754                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus2.inst      2770514                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus2.data       869519                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus3.inst      2568115                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus3.data       769192                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total      6977340                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus2.inst      2770514                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus2.data       869519                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus3.inst      2568115                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus3.data       769192                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total      6977340                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus3.data     0.999376                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total     0.999684                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus3.data     0.999663                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total     0.999881                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus2.data     0.939881                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus3.data     0.935488                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total     0.937763                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus2.inst     0.999375                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus2.data     0.973443                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus3.inst     0.999370                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus3.data     0.972961                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total     0.993914                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus2.inst     0.999375                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus2.data     0.968834                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus3.inst     0.999370                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus3.data     0.967544                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total     0.992058                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus2.inst     0.999375                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus2.data     0.968834                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus3.inst     0.999370                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus3.data     0.967544                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total     0.992058                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks       522000                       # number of writebacks
system.numa_caches_downward1.writebacks::total       522000                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements      7144064                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    15.716897                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs        60816                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs      7144064                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.008513                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     1.481570                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus2.inst     4.706668                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus2.data     2.735354                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus3.inst     4.466936                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus3.data     2.326369                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.092598                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus2.inst     0.294167                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus2.data     0.170960                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus3.inst     0.279183                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus3.data     0.145398                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.982306                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           11                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024     0.687500                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses    115664059                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses    115664059                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks       522000                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total       522000                       # number of WritebackDirty hits
system.numa_caches_upward0.UpgradeReq_hits::switch_cpus3.data            1                       # number of UpgradeReq hits
system.numa_caches_upward0.UpgradeReq_hits::total            1                       # number of UpgradeReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus2.data         6016                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus3.data         6142                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::total        12158                       # number of ReadExReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus2.inst          587                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus2.data        19187                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus3.inst          499                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus3.data        14658                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::total        34931                       # number of ReadSharedReq hits
system.numa_caches_upward0.demand_hits::switch_cpus2.inst          587                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus2.data        25203                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus3.inst          499                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus3.data        20800                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::total        47089                       # number of demand (read+write) hits
system.numa_caches_upward0.overall_hits::switch_cpus2.inst          587                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus2.data        25203                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus3.inst          499                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus3.data        20800                       # number of overall hits
system.numa_caches_upward0.overall_hits::total        47089                       # number of overall hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus2.data         4696                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus3.data         4802                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total         9498                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus2.data         5404                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus3.data         2968                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total         8372                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus2.data       106203                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus3.data        97874                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total       204077                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus2.inst      2768196                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus2.data       711014                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus3.inst      2565998                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus3.data       625553                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total      6670761                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus2.inst      2768196                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus2.data       817217                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus3.inst      2565998                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus3.data       723427                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total      6874838                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus2.inst      2768196                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus2.data       817217                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus3.inst      2565998                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus3.data       723427                       # number of overall misses
system.numa_caches_upward0.overall_misses::total      6874838                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks       522000                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total       522000                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus2.data         4696                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus3.data         4803                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total         9499                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus2.data         5404                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus3.data         2968                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total         8372                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus2.data       112219                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus3.data       104016                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total       216235                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus2.inst      2768783                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus2.data       730201                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus3.inst      2566497                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus3.data       640211                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total      6705692                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus2.inst      2768783                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus2.data       842420                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus3.inst      2566497                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus3.data       744227                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total      6921927                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus2.inst      2768783                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus2.data       842420                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus3.inst      2566497                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus3.data       744227                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total      6921927                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus3.data     0.999792                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total     0.999895                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus2.data     0.946391                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus3.data     0.940951                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total     0.943774                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus2.inst     0.999788                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus2.data     0.973724                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus3.inst     0.999806                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus3.data     0.977104                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total     0.994791                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus2.inst     0.999788                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus2.data     0.970083                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus3.inst     0.999806                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus3.data     0.972052                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total     0.993197                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus2.inst     0.999788                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus2.data     0.970083                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus3.inst     0.999806                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus3.data     0.972052                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total     0.993197                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks       476486                       # number of writebacks
system.numa_caches_upward0.writebacks::total       476486                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements     26293743                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    15.919220                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs        57463                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs     26293743                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.002185                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks     2.153621                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.inst     0.495921                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.data     6.278931                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.inst     0.507867                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.data     6.482847                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::tsunami.ide     0.000035                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.134601                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.inst     0.030995                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.data     0.392433                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.inst     0.031742                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.data     0.405178                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::tsunami.ide     0.000002                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.994951                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses    416095084                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses    416095084                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks      4689247                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total      4689247                       # number of WritebackDirty hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus0.data        16748                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus1.data        10252                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::total        27000                       # number of ReadExReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus0.data         8441                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus1.inst            4                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus1.data         7448                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::total        15893                       # number of ReadSharedReq hits
system.numa_caches_upward1.demand_hits::switch_cpus0.data        25189                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus1.inst            4                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus1.data        17700                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::total        42893                       # number of demand (read+write) hits
system.numa_caches_upward1.overall_hits::switch_cpus0.data        25189                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus1.inst            4                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus1.data        17700                       # number of overall hits
system.numa_caches_upward1.overall_hits::total        42893                       # number of overall hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus0.data         7537                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus1.data         5890                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total        13427                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus0.data         2323                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus1.data         2087                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total         4410                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus0.data       979975                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus1.data       872322                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::tsunami.ide       694208                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total      2546505                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.inst       673877                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.data     10030321                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.inst       669036                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.data     10271833                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::tsunami.ide         1010                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total     21646077                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus0.inst       673877                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus0.data     11010296                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.inst       669036                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.data     11144155                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::tsunami.ide       695218                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total     24192582                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus0.inst       673877                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus0.data     11010296                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.inst       669036                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.data     11144155                       # number of overall misses
system.numa_caches_upward1.overall_misses::tsunami.ide       695218                       # number of overall misses
system.numa_caches_upward1.overall_misses::total     24192582                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks      4689247                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total      4689247                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus0.data         7537                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus1.data         5890                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total        13427                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus0.data         2323                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus1.data         2087                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total         4410                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus0.data       996723                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus1.data       882574                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::tsunami.ide       694208                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total      2573505                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.inst       673877                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.data     10038762                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.inst       669040                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.data     10279281                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::tsunami.ide         1010                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total     21661970                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus0.inst       673877                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus0.data     11035485                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.inst       669040                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.data     11161855                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::tsunami.ide       695218                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total     24235475                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.inst       673877                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.data     11035485                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.inst       669040                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.data     11161855                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::tsunami.ide       695218                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total     24235475                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus0.data     0.983197                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus1.data     0.988384                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::tsunami.ide            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total     0.989508                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.data     0.999159                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.inst     0.999994                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.data     0.999275                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::tsunami.ide            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total     0.999266                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.data     0.997717                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.inst     0.999994                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.data     0.998414                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total     0.998230                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.data     0.997717                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.inst     0.999994                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.data     0.998414                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total     0.998230                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks      4646354                       # number of writebacks
system.numa_caches_upward1.writebacks::total      4646354                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits          9568152458                       # DTB read hits
system.switch_cpus0.dtb.read_misses           3897475                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses      9556192433                       # DTB read accesses
system.switch_cpus0.dtb.write_hits         1474512282                       # DTB write hits
system.switch_cpus0.dtb.write_misses           202851                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses     1465655773                       # DTB write accesses
system.switch_cpus0.dtb.data_hits         11042664740                       # DTB hits
system.switch_cpus0.dtb.data_misses           4100326                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses     11021848206                       # DTB accesses
system.switch_cpus0.itb.fetch_hits        51854812442                       # ITB hits
system.switch_cpus0.itb.fetch_misses          1125058                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses    51855937500                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles             57548959030                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts        51921826542                       # Number of instructions committed
system.switch_cpus0.committedOps          51921826542                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses  49455855960                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses      10542495                       # Number of float alu accesses
system.switch_cpus0.num_func_calls           67200259                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts    594902683                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts         49455855960                       # number of integer instructions
system.switch_cpus0.num_fp_insts             10542495                       # number of float instructions
system.switch_cpus0.num_int_register_reads  81113630178                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes  47135496762                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads       494004                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes       493404                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs          11047351990                       # number of memory refs
system.switch_cpus0.num_load_insts         9572605074                       # Number of load instructions
system.switch_cpus0.num_store_insts        1474746916                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      5622247643.833213                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      51926711386.166786                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.902305                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.097695                       # Percentage of idle cycles
system.switch_cpus0.Branches                712001102                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass   2414586279      4.65%      4.65% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu      38199684947     73.57%     78.22% # Class of executed instruction
system.switch_cpus0.op_class::IntMult       204519956      0.39%     78.61% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     78.61% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd        9971695      0.02%     78.63% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp             30      0.00%     78.63% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt          41133      0.00%     78.63% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult           180      0.00%     78.63% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv          13831      0.00%     78.63% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     78.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     78.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     78.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     78.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     78.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     78.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     78.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     78.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     78.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     78.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     78.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     78.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     78.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     78.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     78.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     78.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     78.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     78.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     78.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     78.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     78.63% # Class of executed instruction
system.switch_cpus0.op_class::MemRead      9573053214     18.44%     97.06% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite     1474809636      2.84%     99.91% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess      49245999      0.09%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total       51925926900                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits          9729862663                       # DTB read hits
system.switch_cpus1.dtb.read_misses           3911292                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses      9721953865                       # DTB read accesses
system.switch_cpus1.dtb.write_hits         1510708964                       # DTB write hits
system.switch_cpus1.dtb.write_misses           205128                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses     1504307695                       # DTB write accesses
system.switch_cpus1.dtb.data_hits         11240571627                       # DTB hits
system.switch_cpus1.dtb.data_misses           4116420                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses     11226261560                       # DTB accesses
system.switch_cpus1.itb.fetch_hits        52783640721                       # ITB hits
system.switch_cpus1.itb.fetch_misses          1121937                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses    52784762658                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles             57551162595                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts        52834070064                       # Number of instructions committed
system.switch_cpus1.committedOps          52834070064                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses  50318461304                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses      10190442                       # Number of float alu accesses
system.switch_cpus1.num_func_calls           69449147                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts    602782149                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts         50318461304                       # number of integer instructions
system.switch_cpus1.num_fp_insts             10190442                       # number of float instructions
system.switch_cpus1.num_int_register_reads  82513654252                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes  47950004799                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads       478541                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes       477736                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs          11245296563                       # number of memory refs
system.switch_cpus1.num_load_insts         9734351329                       # Number of load instructions
system.switch_cpus1.num_store_insts        1510945234                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      4710176881.171044                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      52840985713.828957                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.918157                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.081843                       # Percentage of idle cycles
system.switch_cpus1.Branches                723133987                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass   2463614853      4.66%      4.66% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu      38863922320     73.55%     78.22% # Class of executed instruction
system.switch_cpus1.op_class::IntMult       206262504      0.39%     78.61% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     78.61% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd        9640973      0.02%     78.62% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp             38      0.00%     78.62% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt          41895      0.00%     78.62% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult           228      0.00%     78.62% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv          14118      0.00%     78.62% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     78.62% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     78.62% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     78.62% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     78.62% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     78.62% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     78.62% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     78.62% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     78.62% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     78.62% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     78.62% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     78.62% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     78.62% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     78.62% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     78.62% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     78.62% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     78.62% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     78.62% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     78.62% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     78.62% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     78.62% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     78.62% # Class of executed instruction
system.switch_cpus1.op_class::MemRead      9734606336     18.42%     97.05% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite     1510948452      2.86%     99.91% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess      49134800      0.09%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total       52838186517                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits          9796228932                       # DTB read hits
system.switch_cpus2.dtb.read_misses           4060786                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses      9786703143                       # DTB read accesses
system.switch_cpus2.dtb.write_hits         1499712481                       # DTB write hits
system.switch_cpus2.dtb.write_misses           210979                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses     1492390599                       # DTB write accesses
system.switch_cpus2.dtb.data_hits         11295941413                       # DTB hits
system.switch_cpus2.dtb.data_misses           4271765                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses     11279093742                       # DTB accesses
system.switch_cpus2.itb.fetch_hits        53081399565                       # ITB hits
system.switch_cpus2.itb.fetch_misses          1156680                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses    53082556245                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles             57548958723                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts        53142769871                       # Number of instructions committed
system.switch_cpus2.committedOps          53142769871                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses  50620894160                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses      10381968                       # Number of float alu accesses
system.switch_cpus2.num_func_calls           67644994                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts    604423302                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts         50620894160                       # number of integer instructions
system.switch_cpus2.num_fp_insts             10381968                       # number of float instructions
system.switch_cpus2.num_int_register_reads  83045208119                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes  48259893811                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads       490260                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes       489484                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs          11300826595                       # number of memory refs
system.switch_cpus2.num_load_insts         9800870990                       # Number of load instructions
system.switch_cpus2.num_store_insts        1499955605                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      4401109294.056514                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      53147849428.943489                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.923524                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.076476                       # Percentage of idle cycles
system.switch_cpus2.Branches                722540760                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass   2470141043      4.65%      4.65% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu      39106504561     73.58%     78.23% # Class of executed instruction
system.switch_cpus2.op_class::IntMult       208417821      0.39%     78.62% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     78.62% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd        9812487      0.02%     78.64% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp             32      0.00%     78.64% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt          40716      0.00%     78.64% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult           176      0.00%     78.64% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv          13681      0.00%     78.64% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     78.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     78.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     78.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     78.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     78.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     78.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     78.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     78.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     78.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     78.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     78.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     78.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     78.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     78.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     78.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     78.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     78.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     78.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     78.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     78.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     78.64% # Class of executed instruction
system.switch_cpus2.op_class::MemRead      9801186802     18.44%     97.08% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite     1499965888      2.82%     99.90% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess      50958472      0.10%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total       53147041679                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits          9535373409                       # DTB read hits
system.switch_cpus3.dtb.read_misses           3922537                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses      9526846573                       # DTB read accesses
system.switch_cpus3.dtb.write_hits         1464981961                       # DTB write hits
system.switch_cpus3.dtb.write_misses           204248                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses     1457878540                       # DTB write accesses
system.switch_cpus3.dtb.data_hits         11000355370                       # DTB hits
system.switch_cpus3.dtb.data_misses           4126785                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses     10984725113                       # DTB accesses
system.switch_cpus3.itb.fetch_hits        51647925681                       # ITB hits
system.switch_cpus3.itb.fetch_misses          1093047                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses    51649018728                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles             57550785840                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts        51702145465                       # Number of instructions committed
system.switch_cpus3.committedOps          51702145465                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses  49247317271                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses      10229613                       # Number of float alu accesses
system.switch_cpus3.num_func_calls           67568041                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts    588840884                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts         49247317271                       # number of integer instructions
system.switch_cpus3.num_fp_insts             10229613                       # number of float instructions
system.switch_cpus3.num_int_register_reads  80786107924                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes  46942539175                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads       476227                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes       475605                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs          11005083580                       # number of memory refs
system.switch_cpus3.num_load_insts         9539865558                       # Number of load instructions
system.switch_cpus3.num_store_insts        1465218022                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      5842118371.544359                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      51708667468.455643                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.898488                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.101512                       # Percentage of idle cycles
system.switch_cpus3.Branches                705874202                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass   2404246563      4.65%      4.65% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu      38037058627     73.56%     78.21% # Class of executed instruction
system.switch_cpus3.op_class::IntMult       200761236      0.39%     78.60% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     78.60% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd        9678166      0.02%     78.62% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp             30      0.00%     78.62% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt          39246      0.00%     78.62% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult           180      0.00%     78.62% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv          13200      0.00%     78.62% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     78.62% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     78.62% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     78.62% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     78.62% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     78.62% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     78.62% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     78.62% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     78.62% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     78.62% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     78.62% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     78.62% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     78.62% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     78.62% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     78.62% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     78.62% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     78.62% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     78.62% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     78.62% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     78.62% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     78.62% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     78.62% # Class of executed instruction
system.switch_cpus3.op_class::MemRead      9540133102     18.45%     97.07% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite     1465222285      2.83%     99.91% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess      49119646      0.09%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total       51706272281                       # Class of executed instruction
system.system_bus.trans_dist::ReadReq            3697                       # Transaction distribution
system.system_bus.trans_dist::ReadResp       28371359                       # Transaction distribution
system.system_bus.trans_dist::WriteReq          65331                       # Transaction distribution
system.system_bus.trans_dist::WriteResp         65331                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty      5211247                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict     25530705                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq        26385                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq        15539                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp        35708                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq       2790755                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp      2789740                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq     28367662                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side     72657543                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total     72657543                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side     20615916                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total     20615916                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total           93273459                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side   1851182208                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total   1851182208                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side    476908620                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total    476908620                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total          2328090828                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                     93995416                       # Total snoops (count)
system.system_bus.snoop_fanout::samples     155934391                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.602324                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.489418                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1            62011321     39.77%     39.77% # Request fanout histogram
system.system_bus.snoop_fanout::2            93923070     60.23%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total       155934391                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001659                       # Number of seconds simulated
sim_ticks                                  1658655000                       # Number of ticks simulated
final_tick                               31039934777000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                            62519384296                       # Simulator instruction rate (inst/s)
host_op_rate                              62518848691                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              494436688                       # Simulator tick rate (ticks/s)
host_mem_usage                                 774956                       # Number of bytes of host memory used
host_seconds                                     3.35                       # Real time elapsed on the host
sim_insts                                209726230659                       # Number of instructions simulated
sim_ops                                  209726230659                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus0.inst         5056                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus0.data         1216                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.inst       145728                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.data       263616                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.inst        43520                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.data        13504                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.inst        90880                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.data       137792                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total            701312                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus0.inst         5056                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus1.inst       145728                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus2.inst        43520                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus3.inst        90880                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total       285184                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks       170176                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total         170176                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus0.inst           79                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus0.data           19                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.inst         2277                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.data         4119                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.inst          680                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.data          211                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.inst         1420                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.data         2153                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total              10958                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks         2659                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total              2659                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus0.inst      3048253                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus0.data       733124                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.inst     87859139                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.data    158933594                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.inst     26238127                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.data      8141536                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.inst     54791382                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.data     83074539                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            422819694                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus0.inst      3048253                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus1.inst     87859139                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus2.inst     26238127                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus3.inst     54791382                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total       171936901                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks      102598792                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           102598792                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks      102598792                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.inst      3048253                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.data       733124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.inst     87859139                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.data    158933594                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.inst     26238127                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.data      8141536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.inst     54791382                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.data     83074539                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           525418487                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus0.data          192                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.inst        57600                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.data       337600                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.data        81984                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.inst         1856                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.data       425088                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total            908928                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus1.inst        57600                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus2.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus3.inst         1856                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        64064                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks       581632                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total         581632                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus0.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.inst          900                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.data         5275                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.inst           72                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.data         1281                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.data         6642                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total              14202                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks         9088                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total              9088                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus0.data       115756                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.inst     34726932                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.data    203538409                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.inst      2778155                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.data     49428000                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.inst      1118979                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.data    256284761                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            547990993                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus1.inst     34726932                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus2.inst      2778155                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus3.inst      1118979                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total        38624066                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks      350664846                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           350664846                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks      350664846                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.data       115756                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.inst     34726932                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.data    203538409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.inst      2778155                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.data     49428000                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.inst      1118979                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.data    256284761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           898655839                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       6                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      1038                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     434     42.05%     42.05% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                    139     13.47%     55.52% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      1      0.10%     55.62% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.10%     55.72% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    457     44.28%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                1032                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      434     43.06%     43.06% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                     139     13.79%     56.85% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       1      0.10%     56.94% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.10%     57.04% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     433     42.96%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 1008                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0              1565112000     95.52%     95.52% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               10425000      0.64%     96.16% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                  49000      0.00%     96.16% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.01%     96.17% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               62722000      3.83%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total          1638472500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.947484                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.976744                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::swpipl                  750     83.61%     83.61% # number of callpals executed
system.cpu0.kern.callpal::rdps                      6      0.67%     84.28% # number of callpals executed
system.cpu0.kern.callpal::rti                     141     15.72%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   897                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              141                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements               51                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          499.185091                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             114221                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              538                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           212.306691                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   499.185091                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.974971                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.974971                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          487                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           28                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          440                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.951172                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           115623                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          115623                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        35712                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          35712                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        20086                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         20086                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          990                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          990                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          848                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          848                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        55798                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           55798                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        55798                       # number of overall hits
system.cpu0.dcache.overall_hits::total          55798                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data           70                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total           70                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           32                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           32                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data           14                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           14                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           16                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           16                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data          102                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total           102                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data          102                       # number of overall misses
system.cpu0.dcache.overall_misses::total          102                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        35782                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        35782                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        20118                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        20118                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1004                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1004                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          864                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          864                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        55900                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        55900                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        55900                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        55900                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.001956                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.001956                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.001591                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.001591                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.013944                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.013944                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.018519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.018519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.001825                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.001825                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.001825                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.001825                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           25                       # number of writebacks
system.cpu0.dcache.writebacks::total               25                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              173                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             619760                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              685                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           904.759124                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           45                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           58                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          409                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           380531                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          380531                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       190006                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         190006                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       190006                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          190006                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       190006                       # number of overall hits
system.cpu0.icache.overall_hits::total         190006                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst          173                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          173                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst          173                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           173                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst          173                       # number of overall misses
system.cpu0.icache.overall_misses::total          173                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       190179                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       190179                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       190179                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       190179                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       190179                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       190179                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000910                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000910                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000910                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000910                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000910                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000910                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks          173                       # number of writebacks
system.cpu0.icache.writebacks::total              173                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      8969                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    3640     49.58%     49.58% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      1      0.01%     49.60% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.01%     49.61% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   3699     50.39%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                7341                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     3640     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       1      0.01%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.01%     50.02% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    3639     49.98%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 7281                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               720766000     49.52%     49.52% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                  49000      0.00%     49.53% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 164500      0.01%     49.54% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              734387000     50.46%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total          1455366500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.983779                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.991827                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1      2.04%      2.04% # number of syscalls executed
system.cpu1.kern.syscall::3                         1      2.04%      4.08% # number of syscalls executed
system.cpu1.kern.syscall::4                         7     14.29%     18.37% # number of syscalls executed
system.cpu1.kern.syscall::6                         2      4.08%     22.45% # number of syscalls executed
system.cpu1.kern.syscall::19                        1      2.04%     24.49% # number of syscalls executed
system.cpu1.kern.syscall::54                        1      2.04%     26.53% # number of syscalls executed
system.cpu1.kern.syscall::71                        1      2.04%     28.57% # number of syscalls executed
system.cpu1.kern.syscall::73                       35     71.43%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                    49                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.01%      0.01% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   53      0.70%      0.71% # number of callpals executed
system.cpu1.kern.callpal::tbi                       2      0.03%      0.74% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 7263     95.83%     96.57% # number of callpals executed
system.cpu1.kern.callpal::rdps                      4      0.05%     96.62% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.01%     96.64% # number of callpals executed
system.cpu1.kern.callpal::rti                      76      1.00%     97.64% # number of callpals executed
system.cpu1.kern.callpal::callsys                  59      0.78%     98.42% # number of callpals executed
system.cpu1.kern.callpal::imb                       5      0.07%     98.48% # number of callpals executed
system.cpu1.kern.callpal::rdunique                115      1.52%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  7579                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              128                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 74                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  2                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 75                      
system.cpu1.kern.mode_good::user                   74                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.585938                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.500000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.735294                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel        1235768500     89.21%     89.21% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user           149421000     10.79%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements            22162                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          495.969880                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             698455                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            22529                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            31.002486                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   495.969880                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.968691                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.968691                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          367                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          367                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.716797                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          1458549                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         1458549                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       445741                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         445741                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       231989                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        231989                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         8599                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         8599                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         9446                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         9446                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       677730                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          677730                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       677730                       # number of overall hits
system.cpu1.dcache.overall_hits::total         677730                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        15000                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        15000                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         6459                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         6459                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          890                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          890                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           38                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           38                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        21459                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         21459                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        21459                       # number of overall misses
system.cpu1.dcache.overall_misses::total        21459                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       460741                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       460741                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       238448                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       238448                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         9489                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         9489                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         9484                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         9484                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       699189                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       699189                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       699189                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       699189                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.032556                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.032556                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.027088                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.027088                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.093793                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.093793                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.004007                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.004007                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.030691                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.030691                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.030691                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.030691                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        15707                       # number of writebacks
system.cpu1.dcache.writebacks::total            15707                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             8546                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.971336                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2780271                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             9058                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           306.940936                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.971336                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999944                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999944                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          5527783                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         5527783                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      2751065                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2751065                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      2751065                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2751065                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      2751065                       # number of overall hits
system.cpu1.icache.overall_hits::total        2751065                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         8551                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         8551                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         8551                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          8551                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         8551                       # number of overall misses
system.cpu1.icache.overall_misses::total         8551                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      2759616                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2759616                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      2759616                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2759616                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      2759616                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2759616                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.003099                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003099                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.003099                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003099                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.003099                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003099                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         8546                       # number of writebacks
system.cpu1.icache.writebacks::total             8546                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                       813                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                     103     45.37%     45.37% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      1      0.44%     45.81% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      3      1.32%     47.14% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                    120     52.86%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                 227                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                      103     49.28%     49.28% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       1      0.48%     49.76% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       3      1.44%     51.20% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                     102     48.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                  209                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0              1630135000     99.47%     99.47% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                  49000      0.00%     99.47% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 351500      0.02%     99.49% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31                8350500      0.51%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total          1638886000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.850000                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.920705                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu2.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu2.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                     3                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    1      0.33%      0.33% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   58     19.33%     19.67% # number of callpals executed
system.cpu2.kern.callpal::tbi                       4      1.33%     21.00% # number of callpals executed
system.cpu2.kern.callpal::swpipl                  154     51.33%     72.33% # number of callpals executed
system.cpu2.kern.callpal::rdps                      3      1.00%     73.33% # number of callpals executed
system.cpu2.kern.callpal::rti                      70     23.33%     96.67% # number of callpals executed
system.cpu2.kern.callpal::callsys                   9      3.00%     99.67% # number of callpals executed
system.cpu2.kern.callpal::imb                       1      0.33%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                   300                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              128                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                 67                      
system.cpu2.kern.mode_good::user                   67                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.523438                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.687179                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      172029844000    100.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user             8186500      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements             2316                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          482.007748                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs              89414                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs             2773                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            32.244501                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   482.007748                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.941421                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.941421                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          457                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          457                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.892578                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses            87847                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses           87847                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data        24535                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          24535                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        14588                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         14588                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          446                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          446                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          451                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          451                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data        39123                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total           39123                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data        39123                       # number of overall hits
system.cpu2.dcache.overall_hits::total          39123                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         1686                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         1686                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          882                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          882                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data           46                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total           46                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           41                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           41                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         2568                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          2568                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         2568                       # number of overall misses
system.cpu2.dcache.overall_misses::total         2568                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data        26221                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        26221                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        15470                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        15470                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          492                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          492                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          492                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          492                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data        41691                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total        41691                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data        41691                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total        41691                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.064300                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.064300                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.057014                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.057014                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.093496                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.093496                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.083333                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.083333                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.061596                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.061596                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.061596                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.061596                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1000                       # number of writebacks
system.cpu2.dcache.writebacks::total             1000                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements             1376                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             505050                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             1888                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           267.505297                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          469                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           43                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses           291568                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses          291568                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       143720                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         143720                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       143720                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          143720                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       143720                       # number of overall hits
system.cpu2.icache.overall_hits::total         143720                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst         1376                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         1376                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst         1376                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          1376                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst         1376                       # number of overall misses
system.cpu2.icache.overall_misses::total         1376                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       145096                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       145096                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       145096                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       145096                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       145096                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       145096                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.009483                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.009483                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.009483                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.009483                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.009483                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.009483                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks         1376                       # number of writebacks
system.cpu2.icache.writebacks::total             1376                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1220                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     252     49.51%     49.51% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      1      0.20%     49.71% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1      0.20%     49.90% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    255     50.10%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 509                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      250     49.90%     49.90% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       1      0.20%     50.10% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1      0.20%     50.30% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     249     49.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  501                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0              1831469000     99.15%     99.15% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                  49000      0.00%     99.15% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 112000      0.01%     99.15% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               15616000      0.85%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total          1847246000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.992063                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.976471                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.984283                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu3.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu3.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu3.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu3.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu3.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    12                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    3      0.51%      0.51% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   53      9.08%      9.59% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  406     69.52%     79.11% # number of callpals executed
system.cpu3.kern.callpal::rdps                      3      0.51%     79.62% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     1      0.17%     79.79% # number of callpals executed
system.cpu3.kern.callpal::rti                     101     17.29%     97.09% # number of callpals executed
system.cpu3.kern.callpal::callsys                  15      2.57%     99.66% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.34%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   584                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              153                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 96                      
system.cpu3.kern.mode_good::user                   97                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.627451                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.772000                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      453208686500     99.98%     99.98% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user            75501500      0.02%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements            12904                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          487.134471                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             236481                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            13416                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            17.626789                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   487.134471                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.951435                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.951435                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          456                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           55                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           364919                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          364919                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        78716                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          78716                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        81697                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         81697                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1174                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1174                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1239                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1239                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       160413                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          160413                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       160413                       # number of overall hits
system.cpu3.dcache.overall_hits::total         160413                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         5879                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         5879                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         7083                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         7083                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          128                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          128                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           57                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           57                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        12962                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         12962                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        12962                       # number of overall misses
system.cpu3.dcache.overall_misses::total        12962                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        84595                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        84595                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        88780                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        88780                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1302                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1302                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1296                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1296                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       173375                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       173375                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       173375                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       173375                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.069496                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.069496                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.079781                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.079781                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.098310                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.098310                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.043981                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.043981                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.074763                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.074763                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.074763                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.074763                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         8387                       # number of writebacks
system.cpu3.dcache.writebacks::total             8387                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             4430                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.999683                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            1057956                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             4942                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           214.074464                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   511.999683                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.999999                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          134                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          329                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           933388                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          933388                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       460046                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         460046                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       460046                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          460046                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       460046                       # number of overall hits
system.cpu3.icache.overall_hits::total         460046                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         4432                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         4432                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         4432                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          4432                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         4432                       # number of overall misses
system.cpu3.icache.overall_misses::total         4432                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       464478                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       464478                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       464478                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       464478                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       464478                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       464478                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.009542                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.009542                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.009542                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.009542                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.009542                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.009542                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         4430                       # number of writebacks
system.cpu3.icache.writebacks::total             4430                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  834                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 834                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 578                       # Transaction distribution
system.iobus.trans_dist::WriteResp                578                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          306                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio         1112                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1406                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2824                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    2824                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1529                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          703                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3456                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     3456                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests         62175                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests        31240                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests         1581                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops           10010                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops         9941                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops           69                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadReq                 834                       # Transaction distribution
system.l2bus0.trans_dist::ReadResp              25532                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq                569                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp               569                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty        15732                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean         7912                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict             5789                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq              153                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq             54                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp             207                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq              6338                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp             6338                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq           8724                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq         15974                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu0.icache.mem_side::system.l2cache0.cpu_side          493                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side         3107                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.icache.mem_side::system.l2cache0.cpu_side        24867                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side        66258                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total                  94725                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.icache.mem_side::system.l2cache0.cpu_side        20480                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side        10524                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.icache.mem_side::system.l2cache0.cpu_side      1044224                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side      2427676                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total                 3502904                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                            55192                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples            118651                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.112447                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.317753                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                  105378     88.81%     88.81% # Request fanout histogram
system.l2bus0.snoop_fanout::1                   13204     11.13%     99.94% # Request fanout histogram
system.l2bus0.snoop_fanout::2                      69      0.06%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               2                       # Request fanout histogram
system.l2bus0.snoop_fanout::total              118651                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests         42636                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests        20754                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests         2149                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops            7593                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops         7072                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops          521                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadResp              13547                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq                  9                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp                 9                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty         9387                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean         4553                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict             5022                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq              234                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq             98                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp             332                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq              7731                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp             7731                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq           5808                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq          7739                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu2.icache.mem_side::system.l2cache1.cpu_side         3580                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu2.dcache.mem_side::system.l2cache1.cpu_side         7366                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu3.icache.mem_side::system.l2cache1.cpu_side        12589                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu3.dcache.mem_side::system.l2cache1.cpu_side        38665                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                  62200                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu2.icache.mem_side::system.l2cache1.cpu_side       141056                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu2.dcache.mem_side::system.l2cache1.cpu_side       223840                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu3.icache.mem_side::system.l2cache1.cpu_side       522048                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu3.dcache.mem_side::system.l2cache1.cpu_side      1367080                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total                 2254024                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                            46240                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples             88842                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.132921                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.356410                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                   77556     87.30%     87.30% # Request fanout histogram
system.l2bus1.snoop_fanout::1                   10763     12.11%     99.41% # Request fanout histogram
system.l2bus1.snoop_fanout::2                     523      0.59%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               2                       # Request fanout histogram
system.l2bus1.snoop_fanout::total               88842                       # Request fanout histogram
system.l2cache0.tags.replacements               12817                       # number of replacements
system.l2cache0.tags.tagsinuse            7929.412797                       # Cycle average of tags in use
system.l2cache0.tags.total_refs               2075762                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs               19497                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs              106.465713                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks  2366.149106                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.inst   126.324698                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.data    26.327267                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.inst  2132.628432                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.data  3277.983295                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.288837                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.inst     0.015420                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.data     0.003214                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.inst     0.260331                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.data     0.400144                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.967946                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         6680                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2         5496                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3         1142                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::4           42                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.815430                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses              503774                       # Number of tag accesses
system.l2cache0.tags.data_accesses             503774                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks        15732                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total        15732                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks         7912                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total         7912                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus0.data            1                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total              1                       # number of UpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus1.data            1                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::total            1                       # number of SCUpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus0.data            2                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus1.data         3854                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total            3856                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus0.inst           94                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus1.inst         5374                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total         5468                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus0.data           19                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus1.data         8712                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total         8731                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus0.inst           94                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus0.data           21                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.inst         5374                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.data        12566                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total              18055                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus0.inst           94                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus0.data           21                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.inst         5374                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.data        12566                       # number of overall hits
system.l2cache0.overall_hits::total             18055                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus0.data           17                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus1.data          113                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total          130                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus0.data            5                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus1.data           25                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total           30                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus0.data            1                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus1.data         2481                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total          2482                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus0.inst           79                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus1.inst         3177                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total         3256                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus0.data           25                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus1.data         7124                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total         7149                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus0.inst           79                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus0.data           26                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.inst         3177                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.data         9605                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total            12887                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus0.inst           79                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus0.data           26                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.inst         3177                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.data         9605                       # number of overall misses
system.l2cache0.overall_misses::total           12887                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks        15732                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total        15732                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks         7912                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total         7912                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus0.data           18                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus1.data          113                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total          131                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus0.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus1.data           26                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total           31                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus1.data         6335                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total         6338                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus0.inst          173                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus1.inst         8551                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total         8724                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus0.data           44                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus1.data        15836                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total        15880                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus0.inst          173                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus0.data           47                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.inst         8551                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.data        22171                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total          30942                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.inst          173                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.data           47                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.inst         8551                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.data        22171                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total         30942                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus0.data     0.944444                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.992366                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus1.data     0.961538                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total     0.967742                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus0.data     0.333333                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus1.data     0.391634                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.391606                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus0.inst     0.456647                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus1.inst     0.371535                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.373223                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus0.data     0.568182                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus1.data     0.449861                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.450189                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus0.inst     0.456647                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus0.data     0.553191                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.inst     0.371535                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.data     0.433224                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.416489                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus0.inst     0.456647                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus0.data     0.553191                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.inst     0.371535                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.data     0.433224                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.416489                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks           6348                       # number of writebacks
system.l2cache0.writebacks::total                6348                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements               12857                       # number of replacements
system.l2cache1.tags.tagsinuse            7997.555313                       # Cycle average of tags in use
system.l2cache1.tags.total_refs               2541720                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs               20875                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs              121.759042                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks  2089.929563                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus2.inst  1706.833849                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus2.data  2757.150450                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus3.inst   517.099626                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus3.data   926.541825                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.255118                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus2.inst     0.208354                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus2.data     0.336566                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus3.inst     0.063123                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus3.data     0.113103                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.976264                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         8018                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::0          838                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::1         4102                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2         2992                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4           86                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.978760                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses              344512                       # Number of tag accesses
system.l2cache1.tags.data_accesses             344512                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks         9387                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total         9387                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks         4553                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total         4553                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus3.data            1                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total              1                       # number of UpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus3.data            1                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::total            1                       # number of SCUpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus2.data           76                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus3.data          526                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total             602                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus2.inst          624                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus3.inst         2982                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total         3606                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus2.data          545                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus3.data         2866                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total         3411                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus2.inst          624                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus2.data          621                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus3.inst         2982                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus3.data         3392                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total               7619                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus2.inst          624                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus2.data          621                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus3.inst         2982                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus3.data         3392                       # number of overall hits
system.l2cache1.overall_hits::total              7619                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus2.data          112                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus3.data           89                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total          201                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus2.data           35                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus3.data           39                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total           74                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus2.data          688                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus3.data         6430                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total          7118                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus2.inst          752                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus3.inst         1449                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total         2201                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus2.data         1172                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus3.data         3074                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total         4246                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus2.inst          752                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus2.data         1860                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus3.inst         1449                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus3.data         9504                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total            13565                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus2.inst          752                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus2.data         1860                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus3.inst         1449                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus3.data         9504                       # number of overall misses
system.l2cache1.overall_misses::total           13565                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks         9387                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total         9387                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks         4553                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total         4553                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus2.data          112                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus3.data           90                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total          202                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus2.data           35                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus3.data           40                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total           75                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus2.data          764                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus3.data         6956                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total         7720                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus2.inst         1376                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus3.inst         4431                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total         5807                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus2.data         1717                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus3.data         5940                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total         7657                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus2.inst         1376                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus2.data         2481                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus3.inst         4431                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus3.data        12896                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total          21184                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus2.inst         1376                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus2.data         2481                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus3.inst         4431                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus3.data        12896                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total         21184                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus3.data     0.988889                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.995050                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus3.data     0.975000                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total     0.986667                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus2.data     0.900524                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus3.data     0.924382                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.922021                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus2.inst     0.546512                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus3.inst     0.327014                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.379025                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus2.data     0.682586                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus3.data     0.517508                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.554525                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus2.inst     0.546512                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus2.data     0.749698                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus3.inst     0.327014                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus3.data     0.736973                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.640342                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus2.inst     0.546512                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus2.data     0.749698                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus3.inst     0.327014                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus3.data     0.736973                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.640342                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks           5404                       # number of writebacks
system.l2cache1.writebacks::total                5404                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadReq                834                       # Transaction distribution
system.membus0.trans_dist::ReadResp             14348                       # Transaction distribution
system.membus0.trans_dist::WriteReq               578                       # Transaction distribution
system.membus0.trans_dist::WriteResp              578                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty         6610                       # Transaction distribution
system.membus0.trans_dist::CleanEvict            7150                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq             333                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq           105                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp            375                       # Transaction distribution
system.membus0.trans_dist::ReadExReq             3851                       # Transaction distribution
system.membus0.trans_dist::ReadExResp            3850                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq        13514                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port        17647                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side        19351                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave         2806                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total        39804                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port        12304                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave           18                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total        12322                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total                 52126                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port       571648                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side       651136                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave         3384                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total      1226168                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port       311552                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave           72                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total       311624                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total                1537792                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                           34830                       # Total snoops (count)
system.membus0.snoop_fanout::samples            69014                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.490784                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.499919                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                  35143     50.92%     50.92% # Request fanout histogram
system.membus0.snoop_fanout::3                  33871     49.08%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total              69014                       # Request fanout histogram
system.membus1.trans_dist::ReadResp             10772                       # Transaction distribution
system.membus1.trans_dist::WriteReq                 9                       # Transaction distribution
system.membus1.trans_dist::WriteResp                9                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty         9359                       # Transaction distribution
system.membus1.trans_dist::CleanEvict            7898                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq             630                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq           113                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp            667                       # Transaction distribution
system.membus1.trans_dist::ReadExReq             8851                       # Transaction distribution
system.membus1.trans_dist::ReadExResp            8840                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq        10772                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port        26304                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side        13095                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total        39399                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port        18521                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total        18521                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total                 57920                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port       891072                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side       312200                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total      1203272                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port       650944                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total       650944                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total                1854216                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                           20506                       # Total snoops (count)
system.membus1.snoop_fanout::samples            59149                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.345534                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.475546                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1                  38711     65.45%     65.45% # Request fanout histogram
system.membus1.snoop_fanout::2                  20438     34.55%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total              59149                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements         8226                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    15.567861                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs           50                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs         8238                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.006069                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks    11.157288                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.data     0.000548                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.inst     0.367800                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.data     4.042224                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.697331                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.data     0.000034                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.inst     0.022988                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.data     0.252639                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.972991                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           12                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses       113242                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses       113242                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks         3951                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total         3951                       # number of WritebackDirty hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus1.data            4                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::total            4                       # number of ReadExReq hits
system.numa_caches_downward0.demand_hits::switch_cpus1.data            4                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total            4                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus1.data            4                       # number of overall hits
system.numa_caches_downward0.overall_hits::total            4                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus0.data            3                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus1.data          210                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total          213                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus0.data            2                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus1.data            8                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total           10                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus1.data         1893                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total         1893                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.data            5                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.inst          900                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.data         3421                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total         4326                       # number of ReadSharedReq misses
system.numa_caches_downward0.demand_misses::switch_cpus0.data            5                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.inst          900                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.data         5314                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total         6219                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus0.data            5                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.inst          900                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.data         5314                       # number of overall misses
system.numa_caches_downward0.overall_misses::total         6219                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks         3951                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total         3951                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus0.data            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus1.data          210                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total          213                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus0.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus1.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total           10                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus1.data         1897                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total         1897                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.inst          900                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.data         3421                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total         4326                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus0.data            5                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.inst          900                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.data         5318                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total         6223                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.data            5                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.inst          900                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.data         5318                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total         6223                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus1.data     0.997891                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total     0.997891                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.data     0.999248                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.999357                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.data     0.999248                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.999357                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks         3952                       # number of writebacks
system.numa_caches_downward0.writebacks::total         3952                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements         3294                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    10.840988                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs           72                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs         3310                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.021752                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     2.329883                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus2.inst     4.515858                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus2.data     0.206211                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus3.inst     0.904397                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus3.data     2.884638                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.145618                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus2.inst     0.282241                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus2.data     0.012888                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus3.inst     0.056525                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus3.data     0.180290                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.677562                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses        71805                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses        71805                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks          271                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total          271                       # number of WritebackDirty hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus2.data           21                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus3.data           22                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total           43                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus2.data           23                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus3.data           20                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total           43                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus2.data           20                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus3.data         1477                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total         1497                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus2.inst          680                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus2.data          254                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus3.inst         1420                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus3.data          755                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total         3109                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus2.inst          680                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus2.data          274                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus3.inst         1420                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus3.data         2232                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total         4606                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus2.inst          680                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus2.data          274                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus3.inst         1420                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus3.data         2232                       # number of overall misses
system.numa_caches_downward1.overall_misses::total         4606                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks          271                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total          271                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus2.data           21                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus3.data           22                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total           43                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus2.data           23                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus3.data           20                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total           43                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus2.data           20                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus3.data         1477                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total         1497                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus2.inst          680                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus2.data          254                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus3.inst         1420                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus3.data          755                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total         3109                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus2.inst          680                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus2.data          274                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus3.inst         1420                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus3.data         2232                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total         4606                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus2.inst          680                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus2.data          274                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus3.inst         1420                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus3.data         2232                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total         4606                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus2.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus3.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus2.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus3.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks          268                       # number of writebacks
system.numa_caches_downward1.writebacks::total          268                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements         3291                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    10.836642                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs           72                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs         3307                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.021772                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     2.127558                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus2.inst     4.531295                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus2.data     0.214647                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus3.inst     1.016812                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus3.data     2.946330                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.132972                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus2.inst     0.283206                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus2.data     0.013415                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus3.inst     0.063551                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus3.data     0.184146                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.677290                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses        71778                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses        71778                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks          268                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total          268                       # number of WritebackDirty hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus2.data           21                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus3.data           22                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total           43                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus2.data           23                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus3.data           20                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total           43                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus2.data           20                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus3.data         1477                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total         1497                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus2.inst          680                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus2.data          254                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus3.inst         1420                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus3.data          755                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total         3109                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus2.inst          680                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus2.data          274                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus3.inst         1420                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus3.data         2232                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total         4606                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus2.inst          680                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus2.data          274                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus3.inst         1420                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus3.data         2232                       # number of overall misses
system.numa_caches_upward0.overall_misses::total         4606                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks          268                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total          268                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus2.data           21                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus3.data           22                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total           43                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus2.data           23                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus3.data           20                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total           43                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus2.data           20                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus3.data         1477                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total         1497                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus2.inst          680                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus2.data          254                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus3.inst         1420                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus3.data          755                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total         3109                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus2.inst          680                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus2.data          274                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus3.inst         1420                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus3.data         2232                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total         4606                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus2.inst          680                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus2.data          274                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus3.inst         1420                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus3.data         2232                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total         4606                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus2.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus3.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus2.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus3.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks          262                       # number of writebacks
system.numa_caches_upward0.writebacks::total          262                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements         8230                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    15.303585                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs           47                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs         8241                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.005703                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks    10.815613                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.data     0.000538                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.inst     0.389583                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.data     4.097850                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.675976                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.data     0.000034                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.inst     0.024349                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.data     0.256116                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.956474                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           11                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024     0.687500                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses       113216                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses       113216                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks         3952                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total         3952                       # number of WritebackDirty hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus1.data            2                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::total            2                       # number of ReadExReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus1.data            1                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::total            1                       # number of ReadSharedReq hits
system.numa_caches_upward1.demand_hits::switch_cpus1.data            3                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::total            3                       # number of demand (read+write) hits
system.numa_caches_upward1.overall_hits::switch_cpus1.data            3                       # number of overall hits
system.numa_caches_upward1.overall_hits::total            3                       # number of overall hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus0.data            3                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus1.data          210                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total          213                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus0.data            2                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus1.data            8                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total           10                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus1.data         1891                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total         1891                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.data            5                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.inst          900                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.data         3420                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total         4325                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus0.data            5                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.inst          900                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.data         5311                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total         6216                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus0.data            5                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.inst          900                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.data         5311                       # number of overall misses
system.numa_caches_upward1.overall_misses::total         6216                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks         3952                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total         3952                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus0.data            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus1.data          210                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total          213                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus0.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus1.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total           10                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus1.data         1893                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total         1893                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.inst          900                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.data         3421                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total         4326                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus0.data            5                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.inst          900                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.data         5314                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total         6219                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.data            5                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.inst          900                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.data         5314                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total         6219                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus1.data     0.998943                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total     0.998943                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.data     0.999708                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total     0.999769                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.data     0.999435                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total     0.999518                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.data     0.999435                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total     0.999518                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks         3955                       # number of writebacks
system.numa_caches_upward1.writebacks::total         3955                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               37342                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              21683                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               59025                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              20689                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          20689                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                 3276951                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             190179                       # Number of instructions committed
system.switch_cpus0.committedOps               190179                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       182676                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_func_calls              17444                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts        12647                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              182676                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_int_register_reads       232213                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       141522                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                59305                       # number of memory refs
system.switch_cpus0.num_load_insts              37620                       # Number of load instructions
system.switch_cpus0.num_store_insts             21685                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      3089091.679603                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      187859.320397                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.057327                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.942673                       # Percentage of idle cycles
system.switch_cpus0.Branches                    32576                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass          861      0.45%      0.45% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu           121357     63.81%     64.26% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             146      0.08%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           40731     21.42%     85.76% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          21687     11.40%     97.16% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess          5397      2.84%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            190179                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits              469566                       # DTB read hits
system.switch_cpus1.dtb.read_misses               829                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           51214                       # DTB read accesses
system.switch_cpus1.dtb.write_hits             247853                       # DTB write hits
system.switch_cpus1.dtb.write_misses               47                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  12                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          28770                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              717419                       # DTB hits
system.switch_cpus1.dtb.data_misses               876                       # DTB misses
system.switch_cpus1.dtb.data_acv                   12                       # DTB access violations
system.switch_cpus1.dtb.data_accesses           79984                       # DTB accesses
system.switch_cpus1.itb.fetch_hits             357617                       # ITB hits
system.switch_cpus1.itb.fetch_misses              500                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses         358117                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                 2899935                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts            2758728                       # Number of instructions committed
system.switch_cpus1.committedOps              2758728                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses      2684380                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses          1157                       # Number of float alu accesses
system.switch_cpus1.num_func_calls              75328                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts       255665                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts             2684380                       # number of integer instructions
system.switch_cpus1.num_fp_insts                 1157                       # number of float instructions
system.switch_cpus1.num_int_register_reads      3761274                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes      2157497                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          784                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          612                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs               719133                       # number of memory refs
system.switch_cpus1.num_load_insts             471059                       # Number of load instructions
system.switch_cpus1.num_store_insts            248074                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      487090.228875                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      2412844.771125                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.832034                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.167966                       # Percentage of idle cycles
system.switch_cpus1.Branches                   350389                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass        30635      1.11%      1.11% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu          1941543     70.36%     71.47% # Class of executed instruction
system.switch_cpus1.op_class::IntMult            9657      0.35%     71.82% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     71.82% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd            225      0.01%     71.82% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp             14      0.00%     71.82% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt             31      0.00%     71.83% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult            33      0.00%     71.83% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv             28      0.00%     71.83% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     71.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     71.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     71.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     71.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     71.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     71.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     71.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     71.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     71.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     71.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     71.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     71.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     71.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     71.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     71.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     71.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     71.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     71.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     71.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     71.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     71.83% # Class of executed instruction
system.switch_cpus1.op_class::MemRead          486950     17.65%     89.47% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite         248362      9.00%     98.47% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess         42138      1.53%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total           2759616                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits               26167                       # DTB read hits
system.switch_cpus2.dtb.read_misses               326                       # DTB read misses
system.switch_cpus2.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses            1824                       # DTB read accesses
system.switch_cpus2.dtb.write_hits              15858                       # DTB write hits
system.switch_cpus2.dtb.write_misses               38                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus2.dtb.data_hits               42025                       # DTB hits
system.switch_cpus2.dtb.data_misses               364                       # DTB misses
system.switch_cpus2.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus2.dtb.data_accesses            2699                       # DTB accesses
system.switch_cpus2.itb.fetch_hits              23427                       # ITB hits
system.switch_cpus2.itb.fetch_misses              125                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses          23552                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                 3277775                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts             144711                       # Number of instructions committed
system.switch_cpus2.committedOps               144711                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses       139307                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses           297                       # Number of float alu accesses
system.switch_cpus2.num_func_calls               2907                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts        16587                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts              139307                       # number of integer instructions
system.switch_cpus2.num_fp_insts                  297                       # number of float instructions
system.switch_cpus2.num_int_register_reads       185613                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes       105583                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs                43134                       # number of memory refs
system.switch_cpus2.num_load_insts              27051                       # Number of load instructions
system.switch_cpus2.num_store_insts             16083                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      3134287.677542                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      143487.322458                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.043776                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.956224                       # Percentage of idle cycles
system.switch_cpus2.Branches                    20576                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass         2806      1.93%      1.93% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu            91404     63.00%     64.93% # Class of executed instruction
system.switch_cpus2.op_class::IntMult             144      0.10%     65.03% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     65.03% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd             25      0.02%     65.05% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     65.05% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     65.05% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     65.05% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              3      0.00%     65.05% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     65.05% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     65.05% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     65.05% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     65.05% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     65.05% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     65.05% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     65.05% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     65.05% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     65.05% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     65.05% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     65.05% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     65.05% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     65.05% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     65.05% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     65.05% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     65.05% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     65.05% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     65.05% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     65.05% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     65.05% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     65.05% # Class of executed instruction
system.switch_cpus2.op_class::MemRead           28129     19.39%     84.43% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite          16094     11.09%     95.53% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess          6491      4.47%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total            145096                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               85429                       # DTB read hits
system.switch_cpus3.dtb.read_misses               371                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses           34049                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              90018                       # DTB write hits
system.switch_cpus3.dtb.write_misses              106                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus3.dtb.data_hits              175447                       # DTB hits
system.switch_cpus3.dtb.data_misses               477                       # DTB misses
system.switch_cpus3.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus3.dtb.data_accesses           49565                       # DTB accesses
system.switch_cpus3.itb.fetch_hits             161940                       # ITB hits
system.switch_cpus3.itb.fetch_misses              152                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses         162092                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                 3694886                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts             463996                       # Number of instructions committed
system.switch_cpus3.committedOps               463996                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses       446829                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus3.num_func_calls               8869                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts        47798                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts              446829                       # number of integer instructions
system.switch_cpus3.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus3.num_int_register_reads       642548                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       304690                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs               176561                       # number of memory refs
system.switch_cpus3.num_load_insts              86268                       # Number of load instructions
system.switch_cpus3.num_store_insts             90293                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      3177374.070526                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      517511.929474                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.140062                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.859938                       # Percentage of idle cycles
system.switch_cpus3.Branches                    59603                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass         9778      2.11%      2.11% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           264647     56.98%     59.08% # Class of executed instruction
system.switch_cpus3.op_class::IntMult             651      0.14%     59.22% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     59.22% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd           1172      0.25%     59.47% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     59.47% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     59.47% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     59.47% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv            227      0.05%     59.52% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     59.52% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     59.52% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     59.52% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     59.52% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     59.52% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     59.52% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     59.52% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     59.52% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     59.52% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           88597     19.07%     78.60% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          90360     19.45%     98.05% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          9046      1.95%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            464478                       # Class of executed instruction
system.system_bus.trans_dist::ReadResp           7435                       # Transaction distribution
system.system_bus.trans_dist::WriteReq              9                       # Transaction distribution
system.system_bus.trans_dist::WriteResp             9                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty         4220                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict         5890                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq          280                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq           68                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp          309                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq          3391                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp         3390                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq         7435                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side        19344                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total        19344                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side        13092                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total        13092                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total              32436                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side       650944                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total       650944                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side       312008                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total       312008                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total              962952                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                        43819                       # Total snoops (count)
system.system_bus.snoop_fanout::samples         64082                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.667723                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.471034                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1               21293     33.23%     33.23% # Request fanout histogram
system.system_bus.snoop_fanout::2               42789     66.77%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total           64082                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------
