EASIROC1:
        #Capacitor HG PA Fdbck: 1.5pF
        #Capacitor LG PA Fdbck: 1.5pF
        Capacitor HG PA Fdbck: 100fF
        Capacitor LG PA Fdbck: 100fF
        Time Constant HG Shaper: 50ns
        Time Constant LG Shaper: 50ns
        #Time Constant HG Shaper: 175ns
        #Time Constant LG Shaper: 175ns
        DAC code: 800
        DisablePA & In_calib_EN:
                - 0 # 0
                - 1
                - 0
                - 0
                - 0
                - 0
                - 0
                - 0
                - 0
                - 0
                - 0 #10
                - 0
                - 0
                - 0
                - 0
                - 0
                - 0
                - 0
                - 0
                - 0 #19
                - 0 #20
                - 0
                - 0
                - 0
                - 0
                - 0
                - 0
                - 0
                - 0
                - 0
                - 0
                - 0 
        Discriminator Mask:
                - 1 # HG is visible, but trigger is not issued.
                - 0
                - 1
                - 1
                - 1
                - 1
                - 1
                - 1
                - 1
                - 1
                - 1 #10
                - 1
                - 1
                - 1
                - 1
                - 1
                - 1 #16
                - 1
                - 1
                - 1 #19
                - 1 #20
                - 1
                - 1
                - 1
                - 1
                - 1
                - 1
                - 1
                - 1
                - 1
                - 1
                - 1

EASIROC2:
        Capacitor HG PA Fdbck: same
        Capacitor LG PA Fdbck: same
        Time Constant HG Shaper: same
        Time Constant LG Shaper: same
        DAC code: 600
        Discriminator Mask:
                - 1 #32
                - 1
                - 1
                - 1
                - 1
                - 1
                - 1
                - 1
                - 1
                - 1
                - 1
                - 1
                - 1
                - 1
                - 1
                - 1
                - 1 #48
                - 1
                - 1
                - 1
                - 1
                - 1
                - 1
                - 1
                - 1
                - 1
                - 1
                - 1
                - 1
                - 1
                - 1
                - 1

High Gain Channel 1:  1
High Gain Channel 2: 48 
Probe Channel 1: -1
Probe Channel 2: -1
Probe 1: Out_fs
Probe 2: Out_fs #Out_PA_HG,Out_PA_LG,Out_ssh_HG,Out_ssh_LG,Out_fs
SelectableLogic: 
        #Pattern: OneCh_31 #OneCh_#,Or32u,Or32d,Or64,Or32And,Or16And,And32u,And32d,And64,And32Or
        Pattern: OneCh_1 #,Or32u,Or32d,Or64,Or32And,Or16And,And32u,And32d,And64,And32Or
        HitNum Threshold: 0 # Threshold for each OR logic. 0~64. Default: 0
        And Channels: -1 # Cannels used in And Logic. 0~63. Default: -1
TimeWindow: 4095ns
#UsrClkOut: "OFF" #"OFF","ON",1Hz,10Hz,100Hz,1kHz.10kHz,100kHz,3MHz,25MHz
UsrClkOut: "ON" #"OFF","ON",1Hz,10Hz,100Hz,1kHz.10kHz,100kHz,3MHz,25MHz
Trigger:  
        Mode: 0 #0-7
        DelayTrigger: -1  #500MHz #default:-1, 0-253 #trig -> hold -> l1 -> l2
        DelayHold: -1     #25MHz
        DelayL1Trig: -1   #6MHz
        Width: raw          
# calibartion pulse combination 
TestChargeSetting: 2 
