{"Source Block": ["hdl/library/common/up_dac_common.v@192:202@HdlStmAssign", "  wire            dac_frame_s;\n  wire    [31:0]  up_dac_clk_count_s;\n\n  // decode block select\n\n  assign up_wreq_s = (up_waddr[13:8] == 6'h10) ? up_wreq : 1'b0;\n  assign up_rreq_s = (up_raddr[13:8] == 6'h10) ? up_rreq : 1'b0;\n\n  // processor write interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n"], "Clone Blocks": [["hdl/library/axi_gpreg/axi_gpreg.v@214:224", "  assign up_rdata_s[16] = up_rdata;\n\n  // decode block select\n\n  assign up_wreq_s = (up_waddr[13:8] == 6'h00) ? up_wreq : 1'b0;\n  assign up_rreq_s = (up_raddr[13:8] == 6'h00) ? up_rreq : 1'b0;\n\n  // processor write interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n"], ["hdl/library/common/up_gt.v@125:135", "  wire            up_rreq_s;\n\n  // decode block select\n\n  assign up_wreq_s = (up_waddr[13:8] == 6'h10) ? up_wreq : 1'b0;\n  assign up_rreq_s = (up_raddr[13:8] == 6'h10) ? up_rreq : 1'b0;\n\n  // processor write interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n"], ["hdl/library/common/up_tdd_cntrl.v@193:203", "  wire    [ 7:0]  up_tdd_status_s;\n\n  // decode block select\n\n  assign up_wreq_s = (up_waddr[13:8] == 6'h20) ? up_wreq : 1'b0;\n  assign up_rreq_s = (up_raddr[13:8] == 6'h20) ? up_rreq : 1'b0;\n\n  // processor write interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n"], ["hdl/library/common/up_gt.v@124:134", "  wire            up_wreq_s;\n  wire            up_rreq_s;\n\n  // decode block select\n\n  assign up_wreq_s = (up_waddr[13:8] == 6'h10) ? up_wreq : 1'b0;\n  assign up_rreq_s = (up_raddr[13:8] == 6'h10) ? up_rreq : 1'b0;\n\n  // processor write interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n"], ["hdl/library/common/up_pmod.v@96:106", "\n  // decode block select\n\n  assign up_wreq_s   = (up_waddr[13:8] == 6'h00) ? up_wreq : 1'b0;\n  assign up_rreq_s   = (up_raddr[13:8] == 6'h00) ? up_rreq : 1'b0;\n  assign up_preset_s = ~up_resetn;\n\n  // processor write interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n"], ["hdl/library/common/up_gt.v@120:130", "  reg     [31:0]  up_rdata = 'd0;\n\n  // internal signals\n\n  wire            up_wreq_s;\n  wire            up_rreq_s;\n\n  // decode block select\n\n  assign up_wreq_s = (up_waddr[13:8] == 6'h10) ? up_wreq : 1'b0;\n  assign up_rreq_s = (up_raddr[13:8] == 6'h10) ? up_rreq : 1'b0;\n"], ["hdl/library/common/up_adc_common.v@193:203", "  wire    [31:0]  up_adc_clk_count_s;\n\n  // decode block select\n\n  assign up_wreq_s = (up_waddr[13:8] == 6'h00) ? up_wreq : 1'b0;\n  assign up_rreq_s = (up_raddr[13:8] == 6'h00) ? up_rreq : 1'b0;\n\n  // processor write interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n"], ["hdl/library/common/up_xcvr.v@168:178", "  wire            up_rreq_s;\n\n  // decode block select\n\n  assign up_wreq_s = (up_waddr[13:8] == 6'h00) ? up_wreq : 1'b0;\n  assign up_rreq_s = (up_raddr[13:8] == 6'h00) ? up_rreq : 1'b0;\n\n  // processor write interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n"], ["hdl/library/common/up_pmod.v@90:100", "\n  // internal signals\n\n  wire    [31:0]  up_pmod_signal_freq_s;\n  wire            up_wreq_s;\n  wire            up_rreq_s;\n\n  // decode block select\n\n  assign up_wreq_s   = (up_waddr[13:8] == 6'h00) ? up_wreq : 1'b0;\n  assign up_rreq_s   = (up_raddr[13:8] == 6'h00) ? up_rreq : 1'b0;\n"], ["hdl/library/common/up_adc_common.v@192:202", "  wire            up_cntrl_xfer_done;\n  wire    [31:0]  up_adc_clk_count_s;\n\n  // decode block select\n\n  assign up_wreq_s = (up_waddr[13:8] == 6'h00) ? up_wreq : 1'b0;\n  assign up_rreq_s = (up_raddr[13:8] == 6'h00) ? up_rreq : 1'b0;\n\n  // processor write interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n"], ["hdl/library/common/up_hdmi_rx.v@146:156", "  wire    [15:0]  up_hs_s;\n  wire    [31:0]  up_clk_count_s;\n\n  // decode block select\n\n  assign up_wreq_s = (up_waddr[13:12] == 2'd0) ? up_wreq : 1'b0;\n  assign up_rreq_s = (up_raddr[13:12] == 2'd0) ? up_rreq : 1'b0;\n\n  // processor write interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n"], ["hdl/library/common/up_axis_dma_rx.v@132:142", "  wire            up_dma_status_s;\n\n  // decode block select\n\n  assign up_wreq_s = (up_waddr[13:8] == 6'h00) ? up_wreq : 1'b0;\n  assign up_rreq_s = (up_waddr[13:8] == 6'h00) ? up_rreq : 1'b0;\n\n  // processor write interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n"], ["hdl/library/common/up_dac_channel.v@191:201", "    end\n  endfunction\n\n  // decode block select\n\n  assign up_wreq_s = ((up_waddr[13:8] == 6'h11) && (up_waddr[7:4] == DAC_CHANNEL_ID)) ? up_wreq : 1'b0;\n  assign up_rreq_s = ((up_raddr[13:8] == 6'h11) && (up_raddr[7:4] == DAC_CHANNEL_ID)) ? up_rreq : 1'b0;\n\n  // processor write interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n"], ["hdl/library/common/up_axis_dma_tx.v@117:127", "  wire            up_dma_ovf_s;\n  wire            up_dma_unf_s;\n\n  // decode block select\n\n  assign up_wreq_s = (up_waddr[13:8] == 6'h10) ? up_wreq : 1'b0;\n  assign up_rreq_s = (up_raddr[13:8] == 6'h10) ? up_rreq : 1'b0;\n\n  // processor write interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n"], ["hdl/library/common/up_axis_dma_tx.v@118:128", "  wire            up_dma_unf_s;\n\n  // decode block select\n\n  assign up_wreq_s = (up_waddr[13:8] == 6'h10) ? up_wreq : 1'b0;\n  assign up_rreq_s = (up_raddr[13:8] == 6'h10) ? up_rreq : 1'b0;\n\n  // processor write interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n"], ["hdl/library/common/up_adc_channel.v@209:219", "    end\n  endfunction\n\n  // decode block select\n\n  assign up_wreq_s = ((up_waddr[13:8] == 6'h01) && (up_waddr[7:4] == ADC_CHANNEL_ID)) ? up_wreq : 1'b0;\n  assign up_rreq_s = ((up_raddr[13:8] == 6'h01) && (up_raddr[7:4] == ADC_CHANNEL_ID)) ? up_rreq : 1'b0;\n\n  // processor write interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n"], ["hdl/library/common/up_dac_common.v@193:203", "  wire    [31:0]  up_dac_clk_count_s;\n\n  // decode block select\n\n  assign up_wreq_s = (up_waddr[13:8] == 6'h10) ? up_wreq : 1'b0;\n  assign up_rreq_s = (up_raddr[13:8] == 6'h10) ? up_rreq : 1'b0;\n\n  // processor write interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n"], ["hdl/library/common/up_axis_dma_rx.v@131:141", "  wire            up_dma_unf_s;\n  wire            up_dma_status_s;\n\n  // decode block select\n\n  assign up_wreq_s = (up_waddr[13:8] == 6'h00) ? up_wreq : 1'b0;\n  assign up_rreq_s = (up_waddr[13:8] == 6'h00) ? up_rreq : 1'b0;\n\n  // processor write interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n"], ["hdl/library/common/up_tdd_cntrl.v@192:202", "\n  wire    [ 7:0]  up_tdd_status_s;\n\n  // decode block select\n\n  assign up_wreq_s = (up_waddr[13:8] == 6'h20) ? up_wreq : 1'b0;\n  assign up_rreq_s = (up_raddr[13:8] == 6'h20) ? up_rreq : 1'b0;\n\n  // processor write interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n"], ["hdl/library/common/up_pmod.v@95:105", "  wire            up_rreq_s;\n\n  // decode block select\n\n  assign up_wreq_s   = (up_waddr[13:8] == 6'h00) ? up_wreq : 1'b0;\n  assign up_rreq_s   = (up_raddr[13:8] == 6'h00) ? up_rreq : 1'b0;\n  assign up_preset_s = ~up_resetn;\n\n  // processor write interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n"], ["hdl/library/common/up_xcvr.v@167:177", "  wire            up_wreq_s;\n  wire            up_rreq_s;\n\n  // decode block select\n\n  assign up_wreq_s = (up_waddr[13:8] == 6'h00) ? up_wreq : 1'b0;\n  assign up_rreq_s = (up_raddr[13:8] == 6'h00) ? up_rreq : 1'b0;\n\n  // processor write interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n"], ["hdl/library/common/up_clkgen.v@133:143", "  // decode block select\n\n  assign up_wreq_s = (up_waddr[13:8] == 6'h00) ? up_wreq : 1'b0;\n  assign up_rreq_s = (up_raddr[13:8] == 6'h00) ? up_rreq : 1'b0;\n\n  assign clk_sel = ~up_clk_sel;\n\n  // processor write interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n"], ["hdl/library/common/up_dac_common.v@188:198", "  wire            up_status_s;\n  wire            up_status_ovf_s;\n  wire            up_status_unf_s;\n  wire            dac_sync_s;\n  wire            dac_frame_s;\n  wire    [31:0]  up_dac_clk_count_s;\n\n  // decode block select\n\n  assign up_wreq_s = (up_waddr[13:8] == 6'h10) ? up_wreq : 1'b0;\n  assign up_rreq_s = (up_raddr[13:8] == 6'h10) ? up_rreq : 1'b0;\n"], ["hdl/library/common/up_hdmi_rx.v@147:157", "  wire    [31:0]  up_clk_count_s;\n\n  // decode block select\n\n  assign up_wreq_s = (up_waddr[13:12] == 2'd0) ? up_wreq : 1'b0;\n  assign up_rreq_s = (up_raddr[13:12] == 2'd0) ? up_rreq : 1'b0;\n\n  // processor write interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n"], ["hdl/library/common/up_axis_dma_tx.v@113:123", "  // internal signals\n\n  wire            up_wreq_s;\n  wire            up_rreq_s;\n  wire            up_dma_ovf_s;\n  wire            up_dma_unf_s;\n\n  // decode block select\n\n  assign up_wreq_s = (up_waddr[13:8] == 6'h10) ? up_wreq : 1'b0;\n  assign up_rreq_s = (up_raddr[13:8] == 6'h10) ? up_rreq : 1'b0;\n"], ["hdl/library/common/up_hdmi_tx.v@171:181", "  wire            up_vdma_unf_s;\n  wire            up_vdma_tpm_oos_s;\n\n  // decode block select\n\n  assign up_wreq_s = (up_waddr[13:12] == 2'd0) ? up_wreq : 1'b0;\n  assign up_rreq_s = (up_raddr[13:12] == 2'd0) ? up_rreq : 1'b0;\n\n  // processor write interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n"]], "Diff Content": {"Delete": [[197, "  assign up_wreq_s = (up_waddr[13:8] == 6'h10) ? up_wreq : 1'b0;\n"]], "Add": []}}