Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Dec 26 12:44:36 2021
| Host         : DESKTOP-0Q7T548 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    18 |
|    Minimum number of control sets                        |    18 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    61 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    18 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              44 |           19 |
| No           | No                    | Yes                    |               1 |            1 |
| No           | Yes                   | No                     |              47 |           18 |
| Yes          | No                    | No                     |              48 |           12 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              87 |           23 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                           Clock Signal                                           |                                          Enable Signal                                         |                                              Set/Reset Signal                                             | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  INPUT_BUFFER/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/wr_ack |                                                                                                | TRANSEIVER/receiver/rx_received                                                                           |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                                                                   | TRANSEIVER/transmitter/baud_rate_clk_reg_n_0                                                   | reset_IBUF                                                                                                |                1 |              1 |         1.00 |
|  my_univ_sseg/CLK_DIV/count_reg[13]_0                                                            |                                                                                                |                                                                                                           |                1 |              2 |         2.00 |
|  MY_DIV/Q_BUFG[0]                                                                                |                                                                                                | BRAIN/FSM/FSM_onehot_PS[10]_i_1_n_0                                                                       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                                                                   | TRANSEIVER/receiver/UART_rx_FSM.bit_duration_count[3]_i_1_n_0                                  | reset_IBUF                                                                                                |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                                                                   | TRANSEIVER/transmitter/FSM_onehot_tx_state[3]_i_1_n_0                                          | reset_IBUF                                                                                                |                1 |              4 |         4.00 |
|  MY_DIV/Q_BUFG[0]                                                                                | BRAIN/FSM/WEA[0]                                                                               |                                                                                                           |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                                                                   | DEBOUNCE/E[0]                                                                                  |                                                                                                           |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                                                                   | TRANSEIVER/receiver/rx_data_out[7]_i_1_n_0                                                     | reset_IBUF                                                                                                |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                                                                   | DEBOUNCE/count0_carry__0_n_3                                                                   | DEBOUNCE/pause_counter.count[0]_i_1_n_0                                                                   |                4 |             14 |         3.50 |
|  MY_DIV/Q_BUFG[0]                                                                                | BRAIN/FSM/CE                                                                                   | BRAIN/TAPE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/rsta_busy |                4 |             16 |         4.00 |
|  MY_DIV/Q_BUFG[0]                                                                                | BRAIN/FSM/FSM_onehot_PS_reg[9]_0                                                               |                                                                                                           |                4 |             16 |         4.00 |
|  MY_DIV/Q_BUFG[0]                                                                                | BRAIN/FSM/FSM_onehot_PS_reg[12]_0                                                              |                                                                                                           |                4 |             16 |         4.00 |
|  MY_DIV/Q_BUFG[0]                                                                                |                                                                                                |                                                                                                           |               10 |             18 |         1.80 |
|  clk_IBUF_BUFG                                                                                   | INPUT_BUFFER/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0] | reset_IBUF                                                                                                |                4 |             20 |         5.00 |
|  clk_IBUF_BUFG                                                                                   | INPUT_BUFFER/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0] | reset_IBUF                                                                                                |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG                                                                                   |                                                                                                |                                                                                                           |                8 |             25 |         3.12 |
|  clk_IBUF_BUFG                                                                                   |                                                                                                | reset_IBUF                                                                                                |               17 |             43 |         2.53 |
+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


