// Seed: 1110022674
module module_0;
  wire id_2;
  assign module_1.id_12 = 0;
  wire id_3 = id_2;
endmodule
module module_1 (
    input wire id_0,
    output logic id_1,
    output uwire id_2,
    output wire id_3,
    output wand id_4,
    output supply0 id_5,
    input uwire id_6,
    input tri0 id_7,
    output wand id_8,
    input wand id_9,
    input tri0 id_10,
    input logic id_11,
    input tri0 id_12,
    input supply1 id_13
    , id_23,
    input tri0 id_14,
    input tri0 id_15
    , id_24,
    output tri0 id_16,
    output wor id_17,
    input wand id_18,
    input uwire id_19,
    input supply1 id_20,
    output supply0 id_21
);
  module_0 modCall_1 ();
  always begin : LABEL_0
    if (id_10 - 1'd0) begin : LABEL_0
      id_1 <= id_11;
      id_17 = {id_6{1'b0}};
      id_16 = id_24;
    end
  end
  assign id_16 = 1;
endmodule
