                                                                                               EVALUATION KIT AVAILABLE
Click here for production status of specific part numbers.
MAX96700                                                                          14-Bit GMSL Deserializer
                                                                          with Coax or STP Cable Input
General Description                                            Benefits and Features
The MAX96700 is a compact deserializer especially suit-        ●● Ideal for Safety Camera Applications
ed for automotive camera applications. Features include           • Works with Low-Cost 50Ω Coax (100Ω STP) Cables
adaptive equalization and an output crosspoint switch. An         • Error Detection of Video/Control Data
embedded control channel operates at 9.6kbps to 1Mbps             • High-Immunity Mode for Robust Control-Channel
in UART, I2C, and mixed UART/I2C modes, allowing pro-                EMC Tolerance
gramming of serializer, deserializer (SerDes), and camera         • Retransmission of Control Data Upon Error
registers, independent of video timing.                           • Best-in-Class Supply Current: 190mA (max)
The deserializer can track data from a spread-                    • Adaptive Equalization for 15m Cables at Full Speed
spectrum serial input. The serial input meets ISO 10605           • 32-Pin (5mm x 5mm) TQFN Package
and IEC 61000-4-2 ESD standards. The core supply                  • Horizontal- and Vertical-Sync Encoding
range is 1.7V to 1.9V and the I/O supply range is 1.7V               and Tracking
to 3.6V. The device is available in a 32-pin (5mm x 5mm)       ●● High-Speed Deserialization for Megapixel Cameras
TQFN package with 0.5mm lead pitch, and operates over             • Up to 1.74Gbps Serial-Bit Rate
the -40°C to +115°C temperature range.                            • 6.25MHz to 87MHz x 12-Bit + H/V Data
                                                                  • 36.66MHz to 116MHz x 12-Bit + H/V Data
Applications                                                         (through Internal Encoding)
●● Automotive Camera Applications                              ●● Multiple Modes for System Flexibility
                                                                  • 9.6kbps to 1Mbps Control Channel in UART, I2C
                                                                     (with Clock Stretch), or UART-to-I2C Modes
Simplified Block Diagram                                          • 2:1 Input Mux for Camera Selection
                                                                  • 15 Hardware-Selectable I2C-Device Addresses
                                                                  • Pairs with Any Maxim GMSL Serializer
                                                                  • Crosspoint Switch Maps Data to Any Output
            VIDEO                                   VIDEO      ●● Reduces EMI and Shielding Requirements
                                                                  • Spread-Spectrum Serial-Input Tracking and Transfer
     CAM           MAX96701            MAX96700            GPU       to the Parallel Output
                                                                  • 1.7V to 1.9V Core and 1.7V to 3.6V I/O Supply
            I 2C                                     I 2C      ●● Peripheral Features for System Verification
                                                                  • Built-In PRBS Receiver for BER Testing
                                                                  • Eye-Width Monitor Allows In-System Test of
                                                                     High-Speed Serial Link
                                                                  • Dedicated “Up/Down” GPI for Camera Frame-Sync
                                                                     Trigger and Other Uses
                                                               ●● Meets AEC-Q100 Automotive Specification
                                                                  • -40°C to +115°C Operating Temperature Range
                                                                  • ±8kV Contact and ±15kV Air IEC 61000-4-2 and
Ordering Information appears at end of data sheet.                   ISO 10605 ESD Protection
19-100065; Rev 0; 6/17


MAX96700                                                                                                                    14-Bit GMSL Deserializer
                                                                                                                 with Coax or STP Cable Input
                                                           TABLE OF CONTENTS
General Description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Benefits and Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Simplified Block Diagram  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Absolute Maximum Ratings  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
Package Thermal Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
   32-Pin TQFN-EP  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  6
DC Electrical Characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
AC Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
Typical Operating Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
Pin Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
Pin Description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
Functional Diagrams . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
Detailed Description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
   Serial Link Signaling and Data Format  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  26
      Operating Modes  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  26
      Video/Configuration Link . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  26
      Single and Double Modes of Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  26
      HS/VS Encoding . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  26
      Error Detection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  26
      Bus Widths  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  27
   Control Channel and Register Programming . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  30
      Forward Control Channel . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  30
      Reverse Control Channel . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  30
      UART Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  30
      I2C Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  30
      Remote-End Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  30
      Clock-Stretch Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  30
      Packet-Based I2C . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  30
      Packet Protocol Summary  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  31
      Control-Channel Error Detection and
      Packet Retransmission . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  31
   GPO/GPI Control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  31
   Adaptive Line Equalizer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  31
   Eye-Width Monitor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  31
   Spread-Spectrum Tracking  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  31
   Cable-Type Configuration and Input MUX . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  31
   Crosspoint Switch  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  32
www.maximintegrated.com                                                                                                                                   Maxim Integrated │ 2


MAX96700                                                                                                                    14-Bit GMSL Deserializer
                                                                                                                  with Coax or STP Cable Input
                                          TABLE OF CONTENTS (CONTINUED)
  Shutdown/Sleep Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  32
      Configuration Link . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  32
      Serialization Disable . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  32
      Sleep Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  32
      Power-Down Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  32
  Link-Startup Procedure  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  32
Register Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
Applications Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 62
  Parallel Interface  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  62
      Bus Data Width . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  62
      Bus Data Rates . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  62
  Crossbar Switch . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  62
      Crossbar Switch Programming . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  62
      Recommended Crossbar Switch Programming Procedure . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  62
  Control-Channel Interfaces . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  65
      I2C . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  65
      I2C Bit Rate . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  65
      Software Programming of the Device Addresses  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  65
      I2C Address Translation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  65
      Configuration Blocking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  65
      Cascaded/Parallel Devices . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  65
      Dual μC Control  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  65
      Packet-Based Control-Channel I2C . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  65
      UART . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  66
      Base Mode  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  66
      UART Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  66
      UART-to-I2C Conversion  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  67
      UART Bypass Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  68
      Device Address . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  68
  Cable Equalizer  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  68
  ERRB Output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  68
      Auto-Error Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  68
  Board Layout  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  69
      Power-Supply Circuits and Bypassing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  69
      High-Frequency Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  69
  ESD Protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  69
  Compatibility with Other GMSL Devices . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  69
  Device Configuration and Component Selection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70
www.maximintegrated.com                                                                                                                                    Maxim Integrated │ 3


MAX96700                                                                                                                   14-Bit GMSL Deserializer
                                                                                                                 with Coax or STP Cable Input
                                        TABLE OF CONTENTS (CONTINUED)
      Internal Input Pulldowns . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  70
      Multifunction Inputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  70
      I2C/UART Pullup Resistors . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  70
      AC-Coupling Capacitors . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  70
      Cables and Connectors  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  70
   PRBS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  71
   GPI/GPO  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  71
      Fast Detection of Loss-of-Lock . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  71
      Providing a Frame Sync (Camera Applications) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  71
   Entering/Exiting Sleep Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  71
      Legacy Control Channel . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  71
Typical Application Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 72
Ordering Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 72
Revision History  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 73
                                                                LIST OF FIGURES
Figure 1. Reverse Control-Channel Output Parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
Figure 2. Test Circuit for Differential Input Measurement . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
Figure 4. Line Fault . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
Figure 3. Test Circuit for Single-Ended Input Measurement  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
Figure 5. Worst-Case Pattern Output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
Figure 6. I2C Timing Parameters  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
Figure 7. Output Rise-and-Fall Times . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
Figure 8. Deserializer Delay . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
Figure 9. GPI-to-GPO Delay . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
Figure 10. Lock Time  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
Figure 11. Power-Up Delay . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
Figure 12. Active Output to High-Impedance Time, High Impedance to Active-Output Time Test Circuit  . . . . . . . . . 25
Figure 13. Active Output to High-Impedance Time, High Impedance to Active-Output Time . . . . . . . . . . . . . . . . . . . 25
Figure 14. 24-Bit Mode Serial-Data Format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
Figure 15. 27-Bit High-Bandwidth Mode Serial-Data Format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
Figure 16. 32-Bit Mode Serial-Data Format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29
Figure 17. Coax Connection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
Figure 18. Crosspoint-Switch Dataflow . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
Figure 19. State Diagram  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33
Figure 20. GMSL-UART Data Format for Base Mode  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 66
www.maximintegrated.com                                                                                                                                  Maxim Integrated │ 4


MAX96700                                                                                                                 14-Bit GMSL Deserializer
                                                                                                              with Coax or STP Cable Input
                                           LIST OF FIGURES (CONTINUED)
Figure 21. GMSL-UART Protocol for Base Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 66
Figure 22. Sync Byte (0x79) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 66
Figure 23. ACK Byte (0xC3) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 66
Figure 24. Format Conversion Between GMSL UART and I2C with Register Address (I2CMETHOD = 0) . . . . . . . . 67
Figure 25. Format Conversion Between GMSL UART and I2C with Register Address (I2CMETHOD = 1) . . . . . . . . 67
Figure 26. Human Body Model ESD Test Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 69
Figure 27. IEC 61000-4-2 Contact Discharge ESD Test Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 69
Figure 28. ISO 10605 Contact Discharge ESD Test Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 69
                                                               LIST OF TABLES
Table 1. Reverse Control-Channel Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
Table 2. Link-Startup Procedure . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33
Table 3. Output-Data Width Selection  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 62
Table 4. Data-Rate Selection Table  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 62
Table 5. Output Map (DBL = 0 or DBL = 1, First Word) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 63
Table 6. Output Map (DBL = 1, Second Word) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 64
Table 7. Legend . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 64
Table 8. Default-Device Address  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 68
Table 9. Cable-Equalizer Boost Levels . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 68
Table 10. Feature Compatibility  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70
Table 11. Suggested Connectors and Cables for GMSL  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 71
www.maximintegrated.com                                                                                                                                Maxim Integrated │ 5


MAX96700                                                                                                                              14-Bit GMSL Deserializer
                                                                                                                            with Coax or STP Cable Input
Absolute Maximum Ratings
AVDD to EP*.........................................................-0.5V to +1.9V                    Operating Temperature Range...........................-40°C to +115°C
DVDD to EP*.........................................................-0.5V to +1.9V                    Junction Temperature.......................................................+150°C
IOVDD to EP*........................................................-0.5V to +3.9V                    Storage Temperature Range............................. -40°C to +150°C
LMN_ to EP* (15mA current limit).........................-0.5V to +3.9V                               Soldering Temperature (reflow)........................................+260°C
IN_+, IN_- to EP*..................................................-0.5V to +1.9V                     Continuous Power Dissipation, TA = +70°C, 32-pin TQFN
All Other Pins to EP*.......................... -0.5V to (IOVDD + 0.5V)V                                  (derate 34.5 mW/°C above +70°C.)........................2758.6mW
IN_+, IN_- Short Circuit to Ground or Supply............Continuous                                    *EP connected to IC ground.
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these
or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect
device reliability.
Package Thermal Characteristics
32-Pin TQFN
                         PACKAGE CODE                                                                                            T3255+8
  Outline Number                                                               21-0140
  Land Pattern Number                                                          90-0013
  Thermal Resistance, Single-Layer Board:
  Junction-to-Ambient (θJA)                                                    47
  Junction-to-Case Thermal Resistance (θJC)                                    1.7
  Thermal Resistance, Four-Layer Board:
  Junction-to-Ambient (θJA)                                                    29
  Junction-to-Case Thermal Resistance (θJC)                                    1.7
For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a “+”,
“#”, or “-” in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing
pertains to the package regardless of RoHS status.
Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board.
For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.
www.maximintegrated.com                                                                                                                                            Maxim Integrated │ 6


MAX96700                                                                              14-Bit GMSL Deserializer
                                                                               with Coax or STP Cable Input
DC Electrical Characteristics
(VDVDD = VAVDD = 1.7V to 1.9V, VIOVDD = 1.7V to 3.6V, RL = 100Ω ±1% (differential), EP connected to PCB ground, TA = -40°C to
+115°C. Typical values are at VDVDD = VAVDD = VIOVDD = 1.8V, TA = +25°C, unless otherwise noted.) (Note 1)
                                   SYM-
         PARAMETER                                       CONDITIONS                      MIN       TYP      MAX       UNITS
                                   BOL
 SINGLE-ENDED INPUTS (GPI, CXTP, I2CSEL, ADD_, HIM, PWDNB, MS)
                                                                                        0.65 x
 High-Level Input Voltage          VIH1                                                                                  V
                                                                                       VIOVDD
                                                                                                            0.35 x
 Low-Level Input Voltage           VIL1                                                                                  V
                                                                                                           VIOVDD
 Input Current                      IIN1   VIN = 0 to VIOVDD                              -20                +20        μA
 SINGLE-ENDED OUTPUTS (DOUT_, VS, HS, DE, PCLKOUT)
                                                                                       VIOVDD
                                           IOH = -2mA, DCS = 0
                                                                                         - 0.3
 High-Level Output Voltage         VOH1                                                                                  V
                                                                                       VIOVDD
                                           IOH = -2mA, DCS = 1
                                                                                         - 0.2
                                           IOL = 2mA, DCS = 0                                                0.3
 Low-Level Output Voltage          VOL1                                                                                  V
                                           IOL = 2mA, DCS = 1                                                0.2
 High-Impedance
                                    IOZ    OUTENB = 1, VOUT = 0V or VIOVDD                -20                +20        μA
 Output Current
                                           DOUT_, VO = 0V, DCS = 0,
                                                                                          15        25        39
                                           VIOVDD = 3.0V to 3.6V
                                           DOUT_, VO = 0V, DCS = 0,
                                                                                           3         7        13
                                           VIOVDD = 1.7V to 1.9V
                                           DOUT_, VO = 0V, DCS = 1,
                                                                                          20        35        63
                                           VIOVDD = 3.0V to 3.6V
                                           DOUT_, VO = 0V, DCS = 1,
                                                                                           5        10        21
                                           VIOVDD = 1.7V to 1.9V
 Output Short-Circuit Current       IOS                                                                                 mA
                                           PCLKOUT_, VO = 0V, DCS = 0,
                                                                                          15        33        50
                                           VIOVDD = 3.0V to 3.6V
                                           PCLKOUT_, VO = 0V, DCS = 0,
                                                                                           5        10        17
                                           VIOVDD = 1.7V to 1.9V
                                           PCLKOUT_, VO = 0V, DCS = 1,
                                                                                          30        54        97
                                           VIOVDD = 3.0V to 3.6V
                                           PCLKOUT_, VO = 0V, DCS = 1,
                                                                                           9        16        32
                                           VIOVDD = 1.7V to 1.9V
www.maximintegrated.com                                                                                    Maxim Integrated │ 7


MAX96700                                                                              14-Bit GMSL Deserializer
                                                                               with Coax or STP Cable Input
DC Electrical Characteristics (continued)
(VDVDD = VAVDD = 1.7V to 1.9V, VIOVDD = 1.7V to 3.6V, RL = 100Ω ±1% (differential), EP connected to PCB ground, TA = -40°C to
+115°C. Typical values are at VDVDD = VAVDD = VIOVDD = 1.8V, TA = +25°C, unless otherwise noted.) (Note 1)
                                   SYM-
          PARAMETER                                      CONDITIONS                      MIN       TYP      MAX       UNITS
                                   BOL
 UART/I2C and GENERAL-PURPOSE I/Os (RX/SDA, TX/SCL, GPIO_, ERRB, LOCK, LFLTB) with OPEN-DRAIN OUTPUTS
                                                                                        0.7 x
 High-Level Input Voltage          VIH2                                                                                  V
                                                                                       VIOVDD
                                                                                                            0.3 x
 Low-Level Input Voltage           VIL2                                                                                  V
                                                                                                           VIOVDD
                                           VIN = 0 to VIOVDD (Note 2),
                                    IIN2                                                 -110                  5
                                           RX/SDA, TX/SCL
 Input Current                                                                                                          μA
                                           VIN = 0 to VIOVDD (Note 2), GPIO_,
                                     IIN                                                  -80                  5
                                           ERRB, LOCK
 Low-Level Open-Drain Output               IOL = 3mA, VIOVDD = 1.7V to 1.9V                                  0.4
                                    VOL                                                                                  V
 Voltage                                   IOL = 3mA, VIOVDD = 3.0V to 3.6V                                  0.3
 Input Capacitance                  CIN    Each pin (Note 3)                                                  10         pF
 OUTPUTS FOR REVERSE CONTROL CHANNEL (IN0+, IN0-, IN1+, IN1-)
                                           Forward channel disabled,
                                                                                          30                  60
 Differential High-Output Peak             normal-immunity mode (Figure 1)
                                  VRODH                                                                                 mV
 Voltage (VIN+ - VIN-)                     Forward channel disabled, high-immunity
                                                                                          50                 100
                                           mode (Figure 1)
                                           Forward channel disabled,
                                                                                          -60                -30
 Differential Low-Output Peak              normal-immunity mode (Figure 1)
                                  VRODL                                                                                 mV
 Voltage (VIN+ - VIN-)                     Forward channel disabled, high-immunity
                                                                                        -100                 -50
                                           mode (Figure 1)
                                           Forward channel disabled,
                                                                                          30                  60
 Single-Ended High-Output                  normal-immunity mode (Figure 1)
                                  VROSH                                                                                 mV
 Peak Voltage                              Forward channel disabled, high-immunity
                                                                                          50                 100
                                           mode (Figure 1)
                                           Forward channel disabled,
                                                                                          -60                -30
 Single-Ended Low-Output                   normal-immunity mode (Figure 1)
                                  VROSL                                                                                 mV
 Peak Voltage                              Forward channel disabled, high-immunity
                                                                                        -100                 -50
                                           mode (Figure 1)
www.maximintegrated.com                                                                                    Maxim Integrated │ 8


MAX96700                                                                              14-Bit GMSL Deserializer
                                                                               with Coax or STP Cable Input
DC Electrical Characteristics (continued)
(VDVDD = VAVDD = 1.7V to 1.9V, VIOVDD = 1.7V to 3.6V, RL = 100Ω ±1% (differential), EP connected to PCB ground, TA = -40°C to
+115°C. Typical values are at VDVDD = VAVDD = VIOVDD = 1.8V, TA = +25°C, unless otherwise noted.) (Note 1)
                                   SYM-
          PARAMETER                                       CONDITIONS                     MIN       TYP      MAX       UNITS
                                   BOL
 DIFFERENTIAL INPUTS (IN0+, IN0-, IN1+, IN1-)
                                           Activity detector, medium threshold
 Differential High-Input-                                                                                     60
                                           (0x22 D[6:5] = 01) (Figure 2)
 Threshold Peak Voltage           VIDH(P)                                                                               mV
 (VIN+ - VIN-)                             Activity detector, low threshold
                                                                                                              49
                                           (0x22 D[6:5] = 00) (Figure 2)
                                           Activity detector, medium threshold
 Differential Low-Input-                                                                 -60
                                           (0x22 D[6:5] = 01) (Figure 2)
 Threshold Peak Voltage           VIDL(P)                                                                               mV
 (VIN+ - VIN-)                             Activity detector, low threshold
                                                                                         -49
                                           (0x22 D[6:5] = 00) (Figure 2)
 Input Common-Mode Voltage
                                   VCMR                                                    1       1.3       1.6         V
 (VIN+ + VIN-)/2
 Differential-Input Resistance
                                     RI                                                   80       100       130         Ω
 (Internal)
 SINGLE-ENDED INPUTS (IN0+, IN0-, IN1+, IN1-)
                                           Activity detector, medium threshold
                                                                                                              43
 Single-Ended, High-Input-                 (0x22 D[6:5] = 01) (Figure 3)
                                  VISH(P)                                                                               mV
 Threshold Peak Voltage                    Activity detector, low threshold
                                                                                                              33
                                           (0x22 D[6:5] = 00) (Figure 3)
                                           Activity detector, medium threshold
                                                                                         -43
 Single-Ended, Low-Input-                  (0x22 D[6:5] = 01) (Figure 3)
                                  VISL(P)                                                                               mV
 Threshold Peak Voltage                    Activity detector, low threshold
                                                                                         -33
                                           (0x22 D[6:5] = 00) (Figure 3)
 Input Resistance (Internal)         RI                                                   40        50        65         Ω
 LINE FAULT DETECTION INPUTS (LMN0, LMN1)
 Short-to-Ground Threshold          VTG    (Figure 4)                                                        0.3         V
 Normal Threshold                   VTN    (Figure 4)                                    0.57               1.07         V
                                                                                                            VIO +
 Open Threshold                     VTO    (Figure 4)                                    1.45                            V
                                                                                                            0.06
 Open-Input Voltage                 VIO    (Figure 4)                                    1.47               1.75         V
 Short-to-Battery Threshold         VTE    (Figure 4)                                    2.47                            V
www.maximintegrated.com                                                                                    Maxim Integrated │ 9


MAX96700                                                                              14-Bit GMSL Deserializer
                                                                               with Coax or STP Cable Input
DC Electrical Characteristics (continued)
(VDVDD = VAVDD = 1.7V to 1.9V, VIOVDD = 1.7V to 3.6V, RL = 100Ω ±1% (differential), EP connected to PCB ground, TA = -40°C to
+115°C. Typical values are at VDVDD = VAVDD = VIOVDD = 1.8V, TA = +25°C, unless otherwise noted.) (Note 1)
                                   SYM-
         PARAMETER                                        CONDITIONS                     MIN       TYP      MAX       UNITS
                                   BOL
 POWER SUPPLY
                                           fPCLKOUT = 116MHz, HIBW = 1, BWS = 0,
                                                                                                   100       120
                                           double output, AVDD + DVDD (1.9V)
                                           fPCLKOUT = 116MHz, HIBW = 0, BWS = 0,
                                                                                                    95       115
                                           double output, AVDD + DVDD (1.9V)
                                           fPCLKOUT = 116MHz, BWS = 0, double
                                           output, IOVDD (1.9V) CL = 5pF                            22        25
                                           (DCS = 0) (Note 3)
                                           fPCLKOUT = 116MHz, BWS = 0, double
                                           output, IOVDD (1.9V), CL = 10pF                          31        35
                                           (DCS = 1) (Note 3)
                                           fPCLKOUT = 116MHz, BWS = 0, double
                                           output, IOVDD (3.6V), CL = 5pF                           44        49
                                           (DCS = 0) (Note 3)
                                           fPCLKOUT = 116MHz, BWS = 0, double
                                           output, IOVDD (3.6V), CL = 10pF                          63        70
                                           (DCS = 1) (Note 3)
                                           fPCLKOUT = 87MHz, BWS = 1, double
                                           output, IOVDD (1.9V), AVDD + DVDD                        95       115
                                           (1.9V)
                                           fPCLKOUT = 87MHz, BWS = 1, double
 Worst-Case Supply Current
                                   IWCS    output, IOVDD (1.9V), CL = 5pF (DCS = 0)                 17        19        mA
 (Figure 5)
                                           (Note 3)
                                           fPCLKOUT = 87MHz, BWS = 1, double
                                           output, IOVDD (1.9V), CL = 10pF                          24        27
                                           (DCS = 1) (Note 3)
                                           fPCLKOUT = 87MHz, BWS = 1, double
                                           output, IOVDD (3.6V), CL = 5pF (DCS = 0)                 33        36
                                           (Note 3)
                                           fPCLKOUT = 87MHz, BWS = 1, double
                                           output, IOVDD (3.6V), CL = 10pF                          44        49
                                           (DCS = 1) (Note 3)
                                           fPCLKOUT = 58MHz, HIBW = 1, BWS = 0,
                                                                                                    70        84
                                           single output, AVDD + DVDD (1.9V)
                                           fPCLKOUT = 58MHz, HIBW = 0, BWS = 0,
                                                                                                    70        84
                                           single output, AVDD + DVDD (1.9V)
                                           fPCLKOUT = 58MHz, BWS = 0, single
                                           output, IOVDD (1.9V), CL = 5pF                           11        13
                                           (DCS = 0) (Note 3)
                                           fPCLKOUT = 58MHz, BWS = 0, single
                                           output, IOVDD (3.6V), CL = 10pF                          15        18
                                           (DCS = 1) (Note 3)
www.maximintegrated.com                                                                                   Maxim Integrated │ 10


MAX96700                                                                              14-Bit GMSL Deserializer
                                                                               with Coax or STP Cable Input
DC Electrical Characteristics (continued)
(VDVDD = VAVDD = 1.7V to 1.9V, VIOVDD = 1.7V to 3.6V, RL = 100Ω ±1% (differential), EP connected to PCB ground, TA = -40°C to
+115°C. Typical values are at VDVDD = VAVDD = VIOVDD = 1.8V, TA = +25°C, unless otherwise noted.) (Note 1)
                                   SYM-
          PARAMETER                                      CONDITIONS                      MIN       TYP      MAX       UNITS
                                   BOL
 POWER SUPPLY (continued)
                                           fPCLKOUT = 58MHz, BWS = 0, single
                                           output, IOVDD (3.6V), CL = 5pF                           22        25
                                           (DCS = 0) (Note 3)
                                           fPCLKOUT = 58MHz, BWS = 0, single
                                           output, IOVDD (3.6V), CL = 10pF                          30        34
                                           (DCS = 1) (Note 3)
                                           fPCLKOUT = 43.5MHz, BWS = 1, single
                                                                                                    70        84
                                           output, AVDD + DVDD (1.9V)
                                           fPCLKOUT = 43.5MHz, BWS = 1, single
 Worst-Case Supply Current                 output, IOVDD (1.9V), CL = 5pF                            8        10
                                   IWCS                                                                                 mA
 (Figure 5) (continued)                    (DCS = 0) (Note 3)
                                           fPCLKOUT = 43.5MHz, BWS = 1, single
                                           output, IOVDD (1.9V), CL = 10pF                          12        14
                                           (DCS = 1) (Note 3)
                                           fPCLKOUT = 43.5MHz, BWS = 1, single
                                           output, IOVDD (3.6V), CL = 5pF                           16        18
                                           (DCS = 0) (Note 3)
                                           fPCLKOUT = 43.5MHz, BWS = 1, single
                                           output, IOVDD (3.6V), CL = 10pF                          22        25
                                           (DCS = 1) (Note 3)
                                           Wake-up receivers enabled                                54       160
 Sleep-Mode Supply Current         ICCS                                                                                  μA
                                           Wake-up receivers disabled                               15       100
 Power-Down Supply Current         ICCZ    PWDNB = low                                              15       100         μA
 ESD PROTECTION
                                           Human Body Model, RD = 1.5kΩ,
                                                                                                    ±8
                                           CS = 100pF
                                           IEC 61000-4-2, RD = 330Ω, CS = 150pF,
                                                                                                   ±10
                                           Contact discharge
                                           IEC 61000-4-2, RD = 330Ω, CS = 150pF,
 IN+, IN- (Note 4)                 VESD                                                            ±15                   kV
                                           Air discharge
                                           ISO 10605, RD = 2kΩ, CS = 330pF,
                                                                                                   ±10
                                           Contact discharge
                                           ISO 10605, RD = 2kΩ, CS = 330pF,
                                                                                                   ±30
                                           Air discharge
                                           Human Body Model, RD = 1.5kΩ,
                                                                                                    ±4                   kV
 All Other Pins (Note 5)           VESD    CS = 100pF
                                           Machine Model                                           250                    V
www.maximintegrated.com                                                                                   Maxim Integrated │ 11


MAX96700                                                                                14-Bit GMSL Deserializer
                                                                                    with Coax or STP Cable Input
AC Electrical Characteristics
(VDVDD = VAVDD = 1.7V to 1.9V, VIOVDD = 1.7V to 3.6V, RL = 100Ω ±1% (differential), EP connected to PCB ground, TA = -40°C to
+115°C. Typical values are at VDVDD = VAVDD = VIOVDD = 1.8V, TA = +25°C, unless otherwise noted.) (Note 1)
                                   SYM-
          PARAMETER                                        CONDITIONS                     MIN      TYP      MAX       UNITS
                                   BOL
 PARALLEL CLOCK OUTPUT (PCLKOUT)
                                           BWS = 1, DRS = 1, single output                6.25               12.5
                                           BWS = 0, DRS = 1, single output                8.33              16.66
                                           BWS = 1, DRS = 0, single output                12.5               43.5
                                           BWS = 0, HIBW = 0, DRS = 0,
                                                                                         16.66                58
                                           single output
 Clock Frequency                 fPCLKOUT BWS = 0, HIBW = 1, DRS = 0,                    36.66                58        MHz
                                           single output
                                           BWS = 1, DRS = 0, double output                 25                 87
                                           BWS = 0, HIBW = 0, DRS = 0,
                                                                                         33.33               116
                                           double output
                                           BWS = 0, HIBW = 1, DRS = 0,
                                                                                         73.33               116
                                           double output
                                           PCLKOUT and DOUT_, DCS = 1,
                                           CL = 10pF or DCS = 0, CL = 5pF,                0.4T     0.5T
                                           nonstaggered DOUT_
 Data Valid Before Clock           tDVB                                                                                  ns
                                           PCLKOUT and DOUT_, DCS = 1,
                                           CL = 10pF or DCS = 0, CL = 5pF,               0.35T     0.4T
                                           staggered DOUT_
                                           PCLKOUT and DOUT_, DCS = 1,
                                           CL = 10pF or DCS = 0, CL = 5pF,               0.35T     0.4T
                                           nonstaggered DOUT_
 Data Valid After Clock             tDVA                                                                                 ns
                                           PCLKOUT and DOUT_, DCS = 1, CL =
                                           10pF or DCS = 0, CL = 5pF,                     0.3T    0.35T
                                           staggered DOUT_
                                           RMS period jitter, spread off, 1.74Gbps
                                           PRBS pattern, UI = 1/fPCLKOUT, DBL = 1,                 0.05
                                           double output                                                                 UI
 Clock Jitter                         tJ
                                           Period jitter; peak-to-peak, spread off,
                                           1.74Gbps, PRBS pattern, UI = 1/fPCLKOUT,                0.01
                                           DBL = 0, single output
 I2C/UART PORT TIMING
 I2C/UART Bit Rate                                                                         9.6              1000        kbps
                                           30% to 70%, CL = 10pF to 100pF,
 Output Rise Time                    tR                                                    20                150         ns
                                           1kΩ pullup to IOVDD
                                           70% to 30%, CL = 10pF to 100pF,
 Output Fall Time                     tF                                                   20                150         ns
                                           1kΩ pullup to IOVDD
 I2C TIMING (Figure 6)
                                           Low fSCL range: (I2CMSTBT = 010,
                                                                                           9.6               100
                                           I2CSLVSH = 10)
                                           Mid fSCL range: (I2CMSTBT 101,
 SCL Clock Frequency                fSCL                                                 > 100               400        kHz
                                           I2CSLVSH = 01)
                                           High fSCL range: (I2CMSTBT = 111,
                                                                                         > 400              1000
                                           I2CSLVSH = 00)
www.maximintegrated.com                                                                                   Maxim Integrated │ 12


MAX96700                                                                              14-Bit GMSL Deserializer
                                                                               with Coax or STP Cable Input
AC Electrical Characteristics (continued)
(VDVDD = VAVDD = 1.7V to 1.9V, VIOVDD = 1.7V to 3.6V, RL = 100Ω ±1% (differential), EP connected to PCB ground, TA = -40°C to
+115°C. Typical values are at VDVDD = VAVDD = VIOVDD = 1.8V, TA = +25°C, unless otherwise noted.) (Note 1)
                                   SYM-
         PARAMETER                                       CONDITIONS                      MIN       TYP      MAX       UNITS
                                    BOL
                                           fSCL range, Low                                 4
 START Condition Hold Time        tHD:STA  fSCL range, Mid                               0.6                             µs
                                           fSCL range, High                             0.26
                                           fSCL range, Low                               4.7
 Low Period of SCL Clock            tLOW   fSCL range, Mid                               1.3                             µs
                                           fSCL range, High                              0.5
                                           fSCL range, Low                                 4
 High Period of SCL Clock          tHIGH   fSCL range, Mid                               0.6                             µs
                                           fSCL range, High                             0.26
                                           fSCL range, Low                               4.7
 Repeated START Condition
                                  tSU:STA  fSCL range, Mid                               0.6                             µs
 Setup Time
                                           fSCL range, High                             0.26
                                           fSCL range, Low                                 0
 Data Hold Time                   tHD:DAT  fSCL range, Mid                                 0                             ns
                                           fSCL range, High                                0
                                           fSCL range, Low                               250
 Data Setup Time                  tSU:DAT  fSCL range, Mid                               100                             ns
                                           fSCL range, High                               50
                                           fSCL range, Low                                 4
 Setup Time for STOP
                                  tSU:STO  fSCL range, Mid                               0.6                             µs
 Condition
                                           fSCL range, High                             0.26
                                           fSCL range, Low                               4.7
 Bus Free Time                      tBUF   fSCL range, Mid                               1.3                             µs
                                           fSCL range, High                              0.5
                                           fSCL range, Low                                                  3.45
 Data Valid Time                  tVD:DAT  fSCL range, Mid                                                   0.9         µs
                                           fSCL range, High                                                 0.45
                                           fSCL range, Low                                                  3.45
 Data Valid Acknowledge Time      tVD:ACK  fSCL range, Mid                                                   0.9         µs
                                           fSCL range, High                                                 0.45
                                           fSCL range, Low                                                    50
 Pulse Width of Spikes
                                     tSP   fSCL range, Mid                                                    50         ns
 Suppressed
                                           fSCL range, High                                                   50
 Capacitive load each bus line       CB                                                                      100         pF
www.maximintegrated.com                                                                                   Maxim Integrated │ 13


MAX96700                                                                                  14-Bit GMSL Deserializer
                                                                                      with Coax or STP Cable Input
AC Electrical Characteristics (continued)
(VDVDD = VAVDD = 1.7V to 1.9V, VIOVDD = 1.7V to 3.6V, RL = 100Ω ±1% (differential), EP connected to PCB ground, TA = -40°C to
+115°C. Typical values are at VDVDD = VAVDD = VIOVDD = 1.8V, TA = +25°C, unless otherwise noted.) (Note 1)
                                      SYM-
          PARAMETER                                             CONDITIONS                   MIN       TYP       MAX       UNITS
                                       BOL
 SWITCHING CHARACTERISTICS (Note 3)
                                                 20% to 80%, VIOVDD = 1.7V to 1.9V,
                                                                                              0.4                 2.2
                                                 DCS = 1, CL = 10pF
                                                 20% to 80%, VIOVDD = 1.7V to 1.9V,
                                                                                              0.5                 2.8
 PCLKOUT Rise-and-Fall Time                      DCS = 0, CL = 5pF
                                       tR, tF                                                                                 ns
 (Figure 7)                                      20% to 80%, VIOVDD = 3.0V to 3.6V,
                                                                                             0.25                 1.8
                                                 DCS = 1, CL = 10pF
                                                 20% to 80%, VIOVDD = 3.0V to 3.6V,
                                                                                              0.3                  2
                                                 DCS = 0, CL = 5pF
                                                 20% to 80%, VIOVDD = 1.7V to 1.9V,
                                                                                              0.5                 3.1
                                                 DCS = 1, CL = 10pF
                                                 20% to 80%, VIOVDD = 1.7V to 1.9V,
                                                                                              0.6                 3.8
 Parallel Data Rise-and-Fall                     DCS = 0, CL = 5pF
                                       tR, tF                                                                                 ns
 Time (Figure 7)                                 20% to 80%, VIOVDD = 3.0V to 3.6V,
                                                                                              0.3                 2.2
                                                 DCS = 1, CL = 10pF
                                                 20% to 80%, VIOVDD = 3.0V to 3.6V,
                                                                                              0.4                 2.4
                                                 DCS = 0, CL = 5pF
 Deserializer Delay                     tSD      (Figure 8) (Note 6)                                             2160        Bits
 Reverse Control-Channel
                                         tR      No forward-channel data transmission        180                  400         ns
 Output Rise Time
 Reverse Control-Channel
                                         tF      No forward-channel data transmission        180                  400         ns
 Output Fall Time
                                                 Deserializer GPI to serializer GPO
 GPI-to-GPO Delay                     tGPIO                                                                       350         µs
                                                 (Figure 9)
                                                 (Figure 10) AEQ on, packet CC off                                1.6
                                                 (Figure 10) AEQ on, packet CC on                                 4.1
 Lock Time (Note 3)                   tLOCK                                                                                   ms
                                                 (Figure 10) AEQ off, packet CC off                                1
                                                 (Figure 10) AEQ off, packet CC on                                3.5
 Power-Up Time                          tPU      (Figure 11)                                                      6.5         ms
 Active Output to High-Imped-                    (Figure 12, Figure 13)
                                       tOAZ                                                                       250         ns
 ance Time                                       CC write OUTENB = 1
 Active High-Impedance to                        (Figure 12, Figure 13)
                                       tOZA                                                                       250         ns
 Output Time                                     CC write OUTENB = 0
Note 1: Limits are 100% production tested at TA = +115°C. Limits over the operating temperature range are guaranteed by design 		
          and characterization, unless otherwise noted.
Note 2: IIN min is due to voltage drop across the internal pullup resistor.
Note 3: Not production tested. Guaranteed by design.
Note 4: Specified pin to ground.
Note 5: Specified pin to all supply/ground.
Note 6: Measured in serial-link bit times. Bit time = 1/(30 x fPCLKOUT) for BWS = GND. Bit time = 1/(40 x fPCLKOUT) for BWS = 1.
www.maximintegrated.com                                                                                        Maxim Integrated │ 14


MAX96700                                                                                                                                                                                                                14-Bit GMSL Deserializer
                                                                                                                                                                                                                    with Coax or STP Cable Input
Typical Operating Characteristics
(VAVDD = VDVDD = VIOVDD = 1.8V, TA = +25°C, unless otherwise noted.)
                                                     SUPPLY CURRENT vs.                                                                                                                                                 SUPPLY CURRENT vs.
                                           PIXEL CLOCK FREQUENCY (BWS = 0, HIBW = 0)                                                                                                                          PIXEL CLOCK FREQUENCY (BWS = 0, HIBW = 1)
                                                                                                                            toc01                                                                                                                              toc02
                                     100                                                                                                                                                                100
                                              PRBS ON,             EQ ON                                                                                                                                            PRBS ON,               EQ OFF
                                             COAX MODE                                                                                                                                                             COAX MODE
                                      90                                                                                                                                                                 90
               SUPPLY CURRENT (mA)                                                                                                                                         SUPPLY CURRENT (mA)
                                      80                                                                                                                                                                 80
                                                DBL = 0
                                      70                                                                                                                                                                 70
                                      60                                                                                                                                                                 60
                                      50                                                  DBL = 1                                                                                                        50        DBL = 0                               DBL = 1
                                                                           EQ OFF                                                                                                                                                              EQ OFF
                                      40                                                                                                                                                                 40
                                           15         35         55        75            95                                   115                                                                             15           35         55        75      95         115
                                                          PIXEL CLOCK FREQUENCY (MHz)                                                                                                                                      PIXEL CLOCK FREQUENCY (MHz)
                                                     SUPPLY CURRENT vs.                                                                                                                                         MAXIMUM PIXEL CLOCK FREQUENCY vs.
                                           PIXEL CLOCK FREQUENCY (BWS = 1, HIBW = 0)                                                                                                                              STP CABLE LENGTH (BER < 10-10)
                                                                                                                            toc03                                                                                                                              toc04
                                     100                                                                                                                                                                 70
                                              PRBS ON,                EQ ON     DBL = 1                                                                                                                             NO PE, DBL = 0                           AEQ
                                             COAX MODE
                                      90                                                                                                                                                                 60
                                                                                                                                                                          PIXEL CLOCK FREQUENCY (MHz)
                                                                                                                                                                                                         50
             SUPPLY CURRENT (mA)
                                      80        DBL = 0
                                                                                                                                                                                                         40
                                                                                                                                                                                                                                                        9.7dB EQ
                                      70                                                                                                                                                                                  NO EQ
                                                                                                                                                                                                         30
                                      60                                                                                                                                                                                   4.3dB EQ
                                                                                                                                                                                                         20
                                      50                                                                                                                                                                 10             BER CAN BE AS LOW AS 10-12 FOR
                                                                           EQ OFF                                                                                                                                        CABLE LENGTHS LESS THAN 15m
                                      40                                                                                                                                                                  0
                                           10              30         50            70                                         90                                                                              0            5         10        15      20         25
                                                      PIXEL CLOCK FREQUENCY (MHz)                                                                                                                                               STP CABLE LENGTH (m)
                                                                                                                                    MAXIMUM PIXEL CLOCK FREQUENCY vs.
                                                                                                                                      COAX CABLE LENGTH (BER < 10-10)
                                                                                                                                                                                                              toc05
                                                                                                                            70
                                                                                                                                        NO PE, DBL = 0                                                   AEQ
                                                                                                                            60
                                                                                              PIXEL CLOCK FREQUENCY (MHz)
                                                                                                                            50
                                                                                                                            40
                                                                                                                                                      NO EQ
                                                                                                                            30
                                                                                                                                                              4.3dB EQ
                                                                                                                            20
                                                                                                                            10           BER CAN BE AS LOW AS 10-12 FOR
                                                                                                                                          CABLE LENGTHS LESS THAN 15m
                                                                                                                              0
                                                                                                                                    0           10            20         30                                        40
                                                                                                                                                     COAX CABLE LENGTH (m)
www.maximintegrated.com                                                                                                                                                                                                                                       Maxim Integrated │ 15


MAX96700                                                                                                                                     14-Bit GMSL Deserializer
                                                                                                                                         with Coax or STP Cable Input
Pin Configuration
                                       DOUT5/HIM   DOUT6/ADD0                     DOUT7/ADD1   DOUT8/ADD2   DOUT9/ADD3   DOUT10/I2CSEL
                      TOP VIEW
                                                                IOVDD   PCLKOUT
                                       24           23          22       21         20           19           18           17
                          DOUT4   25                                                                                                      16   DOUT11/CXTP/DE
                          DOUT3   26                                                                                                      15   DOUT12/HS
                          PWDNB   27                                                                                                      14   DOUT13/VS
                          LFLTB   28                                                                                                      13   DVDD
                                                                      MAX96700
                          DOUT2   29                                                                                                      12 LOCK
                          DOUT1   30                                                                                                      11 ERRB
                          DOUT0   31                                                                                                      10 TX/SCL
                                                   +
                            MS    32                                                                                                      9    RX/SDA
                                          1            2          3        4           5            6            7             8
                                       GPI
                                                   LMN1         IN1+    IN1-
                                                                                  AVDD         IN0+         IN0-         LMN0
                                                                    TQFN
                                                                 (5mm x 5mm)
www.maximintegrated.com                                                                                                                                         Maxim Integrated │ 16


MAX96700                                                                                    14-Bit GMSL Deserializer
                                                                                     with Coax or STP Cable Input
Pin Description
                                                                                                    REF SUP-
     PIN            NAME                                     FUNCTION                                               TYPE
                                                                                                      PLY
 POWER
                               1.8V Analog Power Supply. Bypass AVDD to EP with 0.1μF and
       5            AVDD       0.001μF capacitors placed as close as possible to the device, with                   Power
                               the smaller-value capacitor closest to AVDD.
                               1.8V Digital Power Supply. Bypass DVDD to EP with 0.1μF and
      13            DVDD       0.001μF capacitors placed as close as possible to the device, with                   Power
                               the smaller-value capacitor closest to DVDD.
                               I/O Supply Voltage. 1.8V to 3.3V logic I/O power supply. Bypass
                               IOVDD to EP with 0.1μF and 0.001μF capacitors placed as close
      22           IOVDD                                                                                            Power
                               as possible to the device, with the smaller-value capacitor closest
                               to IOVDD.
                               Exposed Pad. EP is internally connected to device ground. Must
      EP              —        connect EP to the PCB ground plane through a via array for proper                    Power
                               thermal and electrical performance.
 HIGH-SPEED DIGITAL
 High-Speed Digital / Multifunction
                               Parallel-Data/Vertical-Sync Output. Defaults to parallel-data
      14        DOUT13/VS      output on power-up. Vertical-sync output when HS/VS encoding is       IOVDD          Digital
                               enabled, or when in high-bandwidth mode.
                               Parallel-Data/Horizontal-Sync Output. Defaults to parallel-data
      15        DOUT12/HS      output on power-up. Horizontal-sync output when HS/VS encoding        IOVDD          Digital
                               is enabled, or when in high-bandwidth mode.
                               Parallel-Data Output/Cable-Type Input/Data-Enable Output with
                               internal pulldown to EP. CX/TP is latched at power-up, or when
                  DOUT11/      resuming from power-down mode (PWDNB = low), and switches
      16                                                                                             IOVDD          Digital
                  CXTP/DE      to parallel/data-enable output after power-up. Connect CXTP to
                               IOVDD with a 30kΩ resistor to set high (coax mode), or leave open
                               to set low (twisted-pair mode). Data-enable output when HIBW = 1.
                               Parallel-Data Output/I2C-Select Input with Internal Pulldown to EP.
                               I2CSEL is latched at power-up, or when resuming from power-
                  DOUT10/
      17                       down mode (PWDNB = low), and switches to parallel-data output         IOVDD          Digital
                   I2CSEL
                               after power-up. Connect I2CSEL to IOVDD with a 30kΩ resistor to
                               set high (I2C interface), or leave open to set low (UART interface).
                               Parallel-Data Output/Address Input with Internal Pulldown to EP.
                               ADD3 is latched at power-up, or when resuming from power-down
                  DOUT9/
      18                       mode (PWDNB = low), and switches to parallel-data output after        IOVDD          Digital
                    ADD3
                               power-up. Connect ADD3 to IOVDD with a 30kΩ resistor to set
                               high, or leave open to set low.
                               Parallel-Data Output/Address Input with Internal Pulldown to EP.
                               ADD2 is latched at power-up, or when resuming from power-down
                  DOUT8/
      19                       mode (PWDNB = low), and switches to parallel-data output after        IOVDD          Digital
                    ADD2
                               power-up. Connect ADD2 to IOVDD with a 30kΩ resistor to set
                               high, or leave open to set low.
www.maximintegrated.com                                                                                   Maxim Integrated │ 17


MAX96700                                                                                    14-Bit GMSL Deserializer
                                                                                    with Coax or STP Cable Input
Pin Description (continued)
                                                                                                      REF SUP-
     PIN           NAME                                      FUNCTION                                                 TYPE
                                                                                                        PLY
                               Parallel-Data Output/Address Input with Internal Pulldown to EP.
                               ADD1 is latched at power-up, or when resuming from power-down
                  DOUT7/
      20                       mode (PWDNB = low), and switches to parallel-data output after          IOVDD          Digital
                    ADD1
                               power-up. Connect ADD1 to IOVDD with a 30kΩ resistor to set
                               high, or leave open to set low.
                               Parallel-Data Output/Address Input with Internal Pulldown to EP.
                               ADD0 is latched at power-up, or when resuming from power-down
                  DOUT6/
      23                       mode (PWDNB = low), and switches to parallel-data output after          IOVDD          Digital
                    ADD0
                               power-up. Connect ADD0 to IOVDD with a 30kΩ resistor to set
                               high, or leave open to set low.
                               Parallel-Data Output/High-Immunity Mode Input with Internal
                               Pulldown to EP. HIM input latched at power-up, or when resuming
                               from power-down mode (PWDNB = low), and switches to parallel-
      24        DOUT5/HIM                                                                              IOVDD          Digital
                               data output after power-up. Connect HIM to IOVDD with a 30kΩ
                               resistor to set high, or leave open to set low. HIGHIMM in the
                               serializer must be set to the same value.
 High-Speed Digital / Single-Function
                               Parallel-Clock Output. Provides timing signal to latch parallel-data
      21         PCLKOUT                                                                               IOVDD          Digital
                               outputs to the input of another device.
      25           DOUT4       Parallel-Data Output                                                    IOVDD          Digital
      26           DOUT3       Parallel-Data Output                                                    IOVDD          Digital
      29           DOUT2       Parallel-Data Output                                                    IOVDD          Digital
      30           DOUT1       Parallel-Data Output                                                    IOVDD          Digital
      31           DOUT0       Parallel-Data Output                                                    IOVDD          Digital
 LINE FAULT
       2            LMN1       Line-Fault Monitor Input 1 (see Figure 4)                                              Analog
       8            LMN0       Line-Fault Monitor Input 0 ) (see Figure 4)                                            Analog
                               Line-Fault Output. LFLTB is active low, and has a 60kΩ internal pullup
      28           LFLTB       to IOVDD. LFLTB low indicates a line-fault condition at LMN0, or        IOVDD          Digital
                               LMN1. LFLTB is output high when PWDNB is low.
www.maximintegrated.com                                                                                     Maxim Integrated │ 18


MAX96700                                                                              14-Bit GMSL Deserializer
                                                                               with Coax or STP Cable Input
Pin Description (continued)
                                                                                              REF SUP-
     PIN           NAME                                  FUNCTION                                             TYPE
                                                                                                PLY
 OTHER PINS
                          General-Purpose Input with Internal Pulldown to EP. Serializer
      1               GPI                                                                      IOVDD          Digital
                          GPO (or INT) output follows the state of GPI.
                          Noninverting CML Serial-Data Input 1. Coax input when CXTP is
      3              IN1+
                          high.
      4              IN1- Inverting CML Serial-Data Input 1
                          Noninverting CML Serial-Data Input 0. Coax input when CXTP is
      6              IN0+
                          high.
      7              IN0- Inverting CML Serial-Data Input 0
                          Receive/Serial Data Input/Output with Internal 30kΩ Pullup to
                          IOVDD. In UART mode, RX/SDA is the Rx input of the serializer's
      9           RX/SDA  UART. In I2C mode, RX/SDA is the SDA input/output of the serial-     IOVDD          Digital
                          izer's I2C master/slave. RX/SDA has an open-drain driver and
                          requires a pullup resistor.
                          Transmit/Serial Clock Input/Output with Internal 30kΩ Pullup to
                          IOVDD. In UART mode, TX/SCL is the Tx output of the serializer's
     10            TX/SCL UART. In I2C mode, TX/SCL is the SCL input/output of the serial-     IOVDD          Digital
                          izer's I2C master/slave. TX/SCL has an open-drain driver and
                          requires a pullup resistor.
                          Error Output. Active-low, open-drain video data error output with
                          internal pullup to IOVDD. ERRB goes low when decoding errors
     11             ERRB  during normal operation exceed a programmed threshold, or when       IOVDD          Digital
                          at least one PRBS error is detected during a PRBS test. ERRB is
                          output high when PWDNB is low.
                          Lock Output. Open-drain output with internal pullup to IOVDD.
                          LOCK high indicates PLLs are locked with correct serial-word
                          boundary alignment. LOCK low indicates PLLs are not locked, or
     12             LOCK                                                                       IOVDD          Digital
                          incorrect serial-word boundary alignment. LOCK is low when the
                          configuration link is active. LOCK is output high when PWDNB is
                          low.
                          Active-Low, Power-Down Input with Internal Pulldown to EP.
     27           PWDNB   Set PWDNB low to enter power-down mode to reduce power               IOVDD          Digital
                          consumption.
                          Mode-select Input with Internal Pulldown to EP. Set MS low to
     32               MS                                                                       IOVDD          Digital
                          select base mode. Set MS high to select bypass mode.
www.maximintegrated.com                                                                             Maxim Integrated │ 19


MAX96700                                                                                   14-Bit GMSL Deserializer
                                                                                    with Coax or STP Cable Input
Functional Diagrams
                                              ERRB                      LOCK                             LFLTB
                                                                                            MAX96700
                                                                                                                               LMN0
        PCLKOUT                                         CLKDIV           CDR/PLL                                 LINE
                                                                                               EYE-WIDTH        FAULT          LMN1
                                                                                                 MONITOR
       DOUT[4:0]
      DOUT5/HIM
                        HIM
     DOUT6/ADD0                                                                                                               IN0+
                        ADD0                 VIDEO
     DOUT7/ADD1
                        ADD1       14 X 14
     DOUT8/ADD2                                     DESCRAMBLE/                                                 CML RX         IN0-
                        ADD2      CROSSBAR
     DOUT9/ADD3                                       HVEN/CRC/         SERIAL TO          ADAPTIVE
                        ADD3       SWITCH
   DOUT10/I2CSEL                                       PARITY/          PARALLEL              EQ
                        I2CSEL                                                                                                IN1+
 DOUT11/CX/TP/DE                             SYNC    DECODE/DBL                                                 CML RX
                        CX/TP
      DOUT12/HS
      DOUT13/VS                                                                                                                IN1-
                          HIM                   I2CSEL
                      ADD[3:0]                  CX/TP
                                                          FCC                                        TX
                                                                               REVERSE CONTROL
                                     CONTROL                  UART/I2C
                                                                                   CHANNEL
                            PWDNB                     GPI       TX/    RX/
                                                                SCL    SDA
www.maximintegrated.com                                                                                        Maxim Integrated │ 20


MAX96700                                                                             14-Bit GMSL Deserializer
                                                                               with Coax or STP Cable Input
                                                                                         RL/2
                                                  GMSL                    IN+
                                               DESERIALIZER
                                                                                 VROD
                                                           REVERSE
                                                   CONTROL-CHANNEL                            VCMR
                                                                           IN-
                                                       TRANSMITTER                       RL/2
                                        IN+                                            IN-
           VCMR
                                         IN-                                          IN+
                  VROH
                                0.9 x VROH
                       0.1 x VROH
    (IN+) - (IN-)
                                                                   0.1 x VROL
                                            tR
                                                                   0.9 x VROL
                                                                                                           VROL
                                                                                           tF
Figure 1. Reverse Control-Channel Output Parameters
www.maximintegrated.com                                                                           Maxim Integrated │ 21


MAX96700                                                                                              14-Bit GMSL Deserializer
                                                                                             with Coax or STP Cable Input
                           RL/2
                                                           IN+
                                                                                                                                 VIS(P)
                                                                                                  49.9Ω      0.22µF
                                                 VID(P)
                                                                                                                                 IN_
                           RL/2
                                                            IN- _
 VIN+
        +
        _                                CIN           CIN                               +
                                                                                 VIN_
                      +                                                                  -
             VIN-                                                                                                    CIN
                      _
                                             VID(P) = | VIN+ - VIN- |
                                             VCMR = (VIN+ + VIN-)/2
Figure 2. Test Circuit for Differential Input Measurement                    Figure 3. Test Circuit for Single-Ended Input Measurement
                                                                                                                   1.8V
                                                                                                           45.3kΩ*        45.3kΩ*
                                                                 GMSL
                                                           DESERIALIZER                                                              LMN0
                                                                        LMN0
                                                                                                                                     LMN1
                 OUTPUT                                                                                    4.99kΩ*        4.99kΩ*         GMSL
                  LOGIC                                                                                                               DESERIALIZER
                   (IN+)                                                                         TWISTED PAIR
                                                                                                                                     IN+
                                                                                                                                     IN-
                                                                                49.9kΩ*      49.9kΩ* CONNECTORS
    LFLTB
                                                              REFERENCE                                              1.8V
                                                                VOLTAGE
                                                              GENERATOR
                                                                                                                          45.3kΩ*
                                                                        LMN1
                                                                                                                                     LMN0
                 OUTPUT                                                                                                   4.99kΩ*         GMSL
                  LOGIC                                                                                                               DESERIALIZER
                   (IN-)                                                                           COAX
                                                                                                                                     IN+
                                                                                                                                     IN-
                                                                                           49.9kΩ*
                                                                                                     CONNECTORS          49.9Ω*
                                                                               *±1%
                                                                               TOLERANCE
Figure 4. Line Fault
www.maximintegrated.com                                                                                                        Maxim Integrated │ 22


MAX96700                                                                                                 14-Bit GMSL Deserializer
                                                                                                with Coax or STP Cable Input
                                        PCLKOUT
                                          DOUT_
                                       NOTE: PCLKOUT PROGRAMMED FOR RISING LATCH EDGE.
Figure 5. Worst-Case Pattern Output
                          START            BIT 7                                                                         STOP
                        CONDITION          MSB                 BIT 6                       BIT 0      ACKNOWLEDGE     CONDITION
   PROTOCOL
                           (S)             (A7)                (A6)                        (R/W)           (A)            (P)
                 tSU;STA             tLOW      tHIGH
                                                            1/fSCL
                                                                                                                                      VIOVDD x 0.7
        SCL
                                                                                                                                      VIOVDD x 0.3
                                                                                      tSP
                   tBUF                              tf
                                            tr
                                                                                                                                       VIOVDD x 0.7
        SDA
                                                                                                                                       VIOVDD x 0.3
                             tHD;STA                    tSU;DAT        tHD;DAT                   tVD;DAT         tVD;ACK      tSU;STO
Figure 6. I2C Timing Parameters
                                                                                   CL
                                                              SINGLE-ENDED OUTPUT LOAD
                                                                      0.8 x VI0VDD
                                                                      0.2 x VI0VDD
                                                            tR                          tF
Figure 7. Output Rise-and-Fall Times
www.maximintegrated.com                                                                                                       Maxim Integrated │ 23


MAX96700                                                                                                          14-Bit GMSL Deserializer
                                                                                                              with Coax or STP Cable Input
                              SERIAL-WORD LENGTH
                                 SERIAL WORD N                                  SERIAL WORD N+1                     SERIAL WORD N+2
        IN+/-
                    FIRST BIT                     LAST BIT
       DOUT_                               PARALLEL WORD N-2                            PARALLEL WORD N-1                     PARALLEL WORD N
    PCLKOUT
                                                                               tSD
                NOTE: PCLKOUT PROGRAMMED FOR RISING LATCHING EDGE.
Figure 8. Deserializer Delay
                                                                                                   VIH_MIN
                                                    DESERIALIZER
                                                        GPI
                                                               VIL_MAX
                                                                          tGPIO                  tGPIO
                                                                                   VOH_MIN
                                                         SERIALIZER
                                                             GPO
                                                                                                          VOL_MAX
Figure 9. GPI-to-GPO Delay
      IN+ - IN-                                                                                   IN+/-
                                                                                                             PWDN       VIH1
                                        tLOCK
                                                                                                                                tPU
      LOCK                                                            VOH
                                                                                                   LOCK                                            VOH
                              PWDN MUST BE HIGH
Figure 10. Lock Time                                                                       Figure 11. Power-Up Delay
www.maximintegrated.com                                                                                                                Maxim Integrated │ 24


MAX96700                                                                               14-Bit GMSL Deserializer
                                                                                 with Coax or STP Cable Input
                                              MAX96700
                                                                                                   DOUT_
                                                                    CL                 5kΩ
                                                                                         VIOVDD
                           UART/I2C                    RS/SDA
Figure 12. Active Output to High-Impedance Time, High Impedance to Active-Output Time Test Circuit
          RX/SDA
                                  DISABLE                                      ENABLE
                                  PACKET                                       PACKET
                                                           0.1 x VIOVDD                                  0.9 x VIOVDD
           DOUT_
                                                tOAZ                                           tOAZ
Figure 13. Active Output to High-Impedance Time, High Impedance to Active-Output Time
www.maximintegrated.com                                                                                    Maxim Integrated │ 25


MAX96700                                                                            14-Bit GMSL Deserializer
                                                                              with Coax or STP Cable Input
Detailed Description                                           By default, video-link mode requires a valid PCLK for
The MAX96700 deserializer is a compact device with             operation. Set the AUTO_CLINK bit = 1 (if supported),
features especially suited for automotive camera               and SEREN = 1 in the serializer to automatically switch
applications. The device operates at a variety of output       between the video link and the configuration link when-
widths and word rates up to a total serial-data rate up        ever PCLK is not present.
to 1.75Gbps. High-bandwidth mode offers a 116MHz               Single and Double Modes of Operation
parallel clock rate with 12 bits of video data + 2 bits of     Single and double modes of operation configure the
sync (HS/VS) data. An embedded 9.6kbps to 1Mbps                available 1.74Gbps bandwidth into a variety of widths and
control channel programs the serializer, deserializer, and     word rates. Single-mode operation is compatible with all
any attached UART or I2C peripherals.                          GMSL devices, and serializes one parallel word for each
To promote safety applications, the device features            serial word. Double-mode operation serializes two half-
CRC protection of video and control data. In addition,         width parallel words for each serial word, resulting in a 2x
control-channel retransmission and high-immunity modes         increase in parallel word-rate range (compared to single
reduce the effects of bit errors corrupting communica-         mode). Set DBL = 0 for single-mode operation and DBL =
tion. Automatic equalization, along with a PRBS tester         1 for double-mode operation.
and an embedded eye-width monitor, allow for in-system
                                                               HS/VS Encoding
optimization of the link.
                                                               By default, GMSL assigns a video bit slot to HSYNC,
This device operates over the -40°C to +115°C automotive       VSYNC, and DE (if used). With HS/VS encoding, the
temperature range.                                             device instead encodes special packets to sync signals
Serial-Link Signaling and Data Format                          to free up additional video bit slots. HS/VS encoding is
The serializer scrambles the input parallel data and           on by default when the device is in high-bandwidth mode.
combines this with the forward control data. The data is       (HIBW = 1). DE is encoded only when HIBW = 1 and
then encoded for transmission and output as a single           DE_EN = 1. Set HVEN = 1 to turn on HS/VS encoding
bitstream at several times the input word rate (depending      when HIBW = 0 (DE, if enabled, uses up a video bit).
on bus width). The deserializer receives the serial data and   HS/VS encoding requires that HSYNC, VSYNC, and DE
recovers the clock signal. The data is then deserialized,      (if used) remain high during the active video, and low
decoded, and descrambled into parallel output data and         during the blanking period. Use HS/VS inversion when
forward control data.                                          using reverse-polarity sync signals.
Operating Modes                                                Error Detection
The GMSL devices are configurable to operate in many           The serial link's 8b/10b encoding/decoding, and 1-bit
modes, depending on the application. These modes allow         parity detect bit errors that occur on the serial link. An
for a more efficient use of serial bandwidth. Most of these    optional 6-bit CRC check is available at the expense of 6
settings are set during system design and are configured       video bits (when HIBW = 0). To activate 6-bit CRC mode,
using the external configuration pins, or through register     set PXL_CRC = 1 in the remote-side device first, and then
bits.                                                          in the local-side device. When using 6-bit CRC mode, the
                                                               available internal bus width is reduced by 6 bits in single-
Video/Configuration Link                                       input mode (DBL = 0) and 3 bits in double-input mode
In normal operation, the serializer runs in video-link mode    (DBL = 1). Note that the input bus width may already have
(SEREN = 1), with video data and control data sent             been reduced due to pin availability of the serializer or
across the serial link. Set SEREN = 0 in the serializer to     deserializer; thus, the reduction of bandwidth from CRC
turn off serialization. The serializer powers up in video-link may not be visible (see Table 3).
mode and requires a valid PCLK for operation.                  An additional 32-bit video line CRC is available by
The configuration link is available to set up the serializer,  setting LINE_CRC_EN = 1. When enabled, the serializer
deserializer, and peripherals when PCLK is not available.      calculates the 32-bit CRC of the video line and sends this
Set SEREN = 0 and CLINK = 1 in the serializer to enable        information during the blanking period. The deserializer
the configuration link (SEREN = 1 forces the serializer into   compares the received CRC with the video line data. The
video-link mode). Once PCLK has been established, turn         deserializer's LINE_CRC_ERR bit latches when a CRC
on the video link (SEREN = 1).                                 error is detected. LINE_CRC_ERR clears when read.
www.maximintegrated.com                                                                               Maxim Integrated │ 26


MAX96700                                                                                                                14-Bit GMSL Deserializer
                                                                                                               with Coax or STP Cable Input
Bus Widths                                                                                half if used. The remaining bits can be used for video bits
The serial link has multiple bus-width settings that                                      minus any sync bits if HV encoding is not used.
determine the parallel bus width and the resulting parallel                               Note: The following modes list the internal bus widths.
word rate. The serial link operates to a maximum serial                                   The number of available input and output pins may limit
bit rate of 1.74Gbps. The BWS bit determines if each                                      the actual bus width available.
serial packet is 30 or 40 bits long, which translates to a                                24-Bit Mode (Figure 14)
maximum serial packet rate; thus, a maximum parallel
word rate of 58MHz or 43.5MHz when BWS = 0 or 1,                                          When BWS = 0 and HIBW = 0, the 30-bit serial packet
respectively. Decoding translates the 30- or 40-bit serial                                corresponds with three 8b/10b symbols, representing
packets into 24, 27, or 32 parallel bits. One bit is used for                             24 bits (24-bit mode). After parity and control channel,
parity, while a second is reserved for the control channel.                               this leaves 16/22 bits of video data if CRC is/is not used
An additional 6 bits is used during optional 6-bit CRC. In                                (single mode), or 8/11 bits of video data if CRC is/is not
addition, double mode splits the remaining word size in                                   used (double mode).
                                                                    24-BIT
                                                                    MODE
                                                           22 BITS                                              2 BITS
        SERIAL
                      D0     D1                          D15     D16     D17    D18     D19   D20     D21     FCC    PCB
         DATA
                         NO PXL_CRC                                          PXL_CRC ON
                                                                                                                                     PACKET PARITY-
                                                                                                                                       CHECK BIT
                                                                                                           6
              22 VIDEO                                             16 VIDEO                            PXL_CRC
                BITS                                                 BITS                                BITS                      FORWARD CONTROL-
                                                                                                                                      CHANNEL BIT
                                                                                                                                       RX/    TX/
       D0     D1           D21                             D0      D1           D15     D16   D17     D18     D19     D20  D21
                                                                                                                                       SDA   SCL
                                                                                                                                          UART/I2C
           DBL = 0                 DBL = 1
                                                                        DBL = 0               DBL = 1
                                               11 x 2
                                               VIDEO                                                                 8x2
              22 VIDEO                         BITS*                                                                VIDEO            PXL_CRC
                BITS*                                                             16 VIDEO                           BITS*
                                                                                    BITS*
                                     D11     D12          D21
       D0     D1           D21                                                                             D8      D9         D15
                                     D0       D1          D10              D0     D1          D15
        NO PXL_CRC, DBL = 0
                                                                                                           D0      D1          D7
             58MHz MAX                 NO PXL_CRC, DBL = 1                   PXL_CRC ON, DBL = 0
                                            116MHz MAX                           58MHz MAX                   PXL_CRC ON, DBL = 1
                                                                                                                 116MHz MAX
          *INTERNAL BITS. INPUT/OUTPUT PIN AVAILABILITY MAY LIMIT THE EXTERNAL BUS WIDTH.
Figure 14. 24-Bit Mode Serial-Data Format
www.maximintegrated.com                                                                                                           Maxim Integrated │ 27


MAX96700                                                                                                               14-Bit GMSL Deserializer
                                                                                                              with Coax or STP Cable Input
27-Bit High-Bandwidth Mode (Figure 15)
When BWS = 0 and HIBW = 1 (high-bandwidth mode) the 30-bit serial packet represents three 9b/10b symbols represent-
ing 27 bits. After parity and control channel, this leaves 19/25 bits of video data if CRC is/is not used (single mode), or
9/12 bits of video data if CRC is/is not used (double mode).
                                                                               27-BIT
                                                                               MODE
                                                                      25 BITS                                                        2 BITS
        SERIAL
                      D0     D1                         D15    D16      D17     D18    D19     D20    D21    D22    D23     D24  FCC      PCB
         DATA
                             NO PXL_CRC                                 PXL_CRC ON
                                                                                                                                                  PACKET PARITY-
                                                                                                                                                    CHECK BIT
                                                                                                           6
              25 VIDEO                                           19 VIDEO                              PXL_CRC                                  FORWARD CONTROL-
                BITS                                                BITS                                 BITS                                       CHANNEL BIT
                                                                                                                                                      RX/   TX/
       D0     D1          D24                             D0     D1             D15    D16     D17    D18    D22    D23     D24                      SDA    SCL
                                                                                                                                                        UART/I2C
          DBL = 0                  DBL = 1
                                                                       DBL = 0                DBL = 1
                                              12 x 2
                                              VIDEO                                                                       9x2
              25 VIDEO                        BITS*                                                                      VIDEO                   PXL_CRC
                BITS*                                                                  19 VIDEO                          BITS*
                                                                                         BITS*
                                     D12    D13           D23      D24
       D0     D1          D24                                                                                    D9    D10         D17      D18
                                     D0      D1           D11                    D0    D1            D18
        NO PXL_CRC, DBL = 0
                                                                                                                 D0     D1          D8
             58MHz MAX                 NO PXL_CRC, DBL = 1                        PXL_CRC ON, DBL = 0
                                           116MHz MAX                                 58MHz MAX                   PXL_CRC ON, DBL = 1
                                                                                                                      116MHz MAX
           *INTERNAL BITS. INPUT/OUTPUT PIN AVAILABILITY MAY LIMIT THE EXTERNAL BUS WIDTH.
Figure 15. 27-Bit High-Bandwidth Mode Serial-Data Format
www.maximintegrated.com                                                                                                                         Maxim Integrated │ 28


MAX96700                                                                                                               14-Bit GMSL Deserializer
                                                                                                              with Coax or STP Cable Input
32-Bit Mode (Figure 16)
When BWS = 1 the 40-bit serial packet corresponds with four 8b/10b symbols, representing 32 bits (32-bit mode). After
parity and control channel, this leaves 24/30 bits of video data if CRC is/is not used (single mode), or 12/15 bits of video
data if CRC is/is not used (double mode).
                                                                    32-BIT
                                                                    MODE
                                                           30 BITS                                              2 BITS
         SERIAL
                      D0     D1                          D23     D24     D25    D26     D27   D28     D29     FCC     PCB
          DATA
                          NO PXL_CRC                                     PXL_CRC ON
                                                                                                                                      PACKET
                                                                                                                                      PARITY-
                                                                                                                                     CHECK BIT
                                                                                                            6
              30 VIDEO                                             24 VIDEO                             PXL_CRC                  FORWARD CONTROL-
                BITS                                                 BITS                                 BITS                      CHANNEL BIT
                                                                                                                                    RX/    TX/
       D0     D2           D29                             D0      D2           D23       D24    D25   D26    D27     D28   D29     SDA   SCL
                                                                                                                                      UART/I2C
           DBL = 0                 DBL = 1
                                                                        DBL = 0               DBL = 1
                                               15 x 2
                                               VIDEO                                                               12 x 2
              30 VIDEO                         BITS*                                                               VIDEO           PXL_CRC
                BITS*                                                             24 VIDEO                         BITS*
                                                                                    BITS*
                                      D15    D16          D29
       D0     D1           D29                                                                            D12    D13         D23
                                      D0     D1           D14              D0     D1          D23
         NO PXL_CRC, DBL = 0
                                                                                                           D0     D1         D11
            43.5MHz MAX                 NO PXL_CRC, DBL = 1                  PXL_CRC ON, DBL = 0
                                            87MHz MAX                           43.5MHz MAX                 PXL_CRC ON, DBL = 1
                                                                                                                87MHz MAX
      *INTERNAL BITS. INPUT/OUTPUT PIN AVAILABILITY MAY LIMIT THE EXTERNAL BUS WIDTH.
Figure 16. 32-Bit Mode Serial-Data Format
www.maximintegrated.com                                                                                                           Maxim Integrated │ 29


MAX96700                                                                                 14-Bit GMSL Deserializer
                                                                                  with Coax or STP Cable Input
Control Channel and Register Programming                           I2C Interface
The control channel sends I2C or UART information across           The serial link connects the serializer and deserializer I2C
the serial link for control of the serializer, deserializer, and   interfaces together through the control channel. When an
any attached peripherals. The control channel is multi-            I2C master sends a command to one side of the link (local
plexed onto the serial link and is available with or without       side) the control channel forwards this information to and
the video channel.                                                 from the other side of the link (remote side), allowing a
                                                                   single microcontroller to configure the serializer,
Forward Control Channel                                            deserializer, and peripherals. The microcontroller can be
Control data sent from the serializer to the deserializer is       located on the serializer side (display applications) and the
sent on the forward control channel. The data is encoded           deserializer side (camera applications). Dual-microcontroller
as one of the serial bits in the forward high-speed link.          operations are supported as long as a software-arbitration
After deserialization, the forward control-channel data is         method is used. The serial link assumes that only one
extracted from the serial link. The forward control-channel        microcontroller is talking at any given time.
bandwidth exceeds the maximum external control data
rate, and all data sent on the forward control channel             Remote-End Operation
appears on the remote side after transmission delay of a           When an I2C master initiates communication on the local
few bit times.                                                     slave device (the serializer/deserializer directly connected
                                                                   to the master), the remote-side device acts as a master
Reverse Control Channel                                            device that sends data forwarded from the local-side
Control data sent from the deserializer to the serializer is       device, and forwards any data received from peripher-
sent on the reverse control channel. The data is encoded           als attached to the remote-side device. This remote-side
as a series of 1μs pulses, with a maximum raw data rate of         master device operates according to the timing settings in
1Mbps. High-immunity mode is available to increase the             the I2C Master setting register. Set the master settings to
robustness of the reverse control channel at a reduced             match the timing settings used by the external μC.
raw bit rate of 500kbps (Table 1). In high-immunity mode,
set HPFTUNE = 00 in the deserializer when the serial bit           Clock-Stretch Timing
rate is larger than 1Gbps. Setting the REV_FAST bit =              The I2C interface uses clock stretching to allow time for
1 increases this rate back to 1Mbps. In I2C mode, when             data to be forwarded across the serial link. The master
the input data rate (after encoding) exceeds the reverse           microcontroller, along with any attached peripherals, must
data rate, the input clock is held through clock stretching        accept clock stretching of the GMSL devices.
to slow the external clock to match the internal bit rate.
                                                                   Packet-Based I2C
UART Interface                                                     A packet-based control channel is available for enhanced
The UART interface, compatible with all GMSL devices,              error handling of the control channel. This control-channel
sends commands from device to device through several               method handles simultaneous GPI/GPO and I2C trans-
UART packets. Set I2CSEL = 0 to set the device to use              mission, along with error detection and retransmission.
the UART protocol.
Table 1. Reverse Control-Channel Modes
                                                                     REVERSE CONTROL-              MAX UART/I2C BIT RATE
       HIM PIN SETTING                     REVFAST BIT
                                                                       CHANNEL MODE                           (kbps)
                                                                 Legacy reverse control-
               Low                                X              channel mode (compatible with                 1000
                                                                 all GMSL devices)
                                                  0              High-immunity mode                             500
               High                                              Fast high-immunity mode
                                                  1              (requires HIBW = 0, serial-data               1000
                                                                 rate > 1.25Gbps)
X = Don’t care.
www.maximintegrated.com                                                                                      Maxim Integrated │ 30


MAX96700                                                                          14-Bit GMSL Deserializer
                                                                             with Coax or STP Cable Input
Packet Protocol Summary                                      Eye-Width Monitor
The packet-based control channel uses a synchronous,         The horizontal eye diagram opening is measured using
symbol-based system to send data across the control          the eye-width monitor. By default this measurement is
channel. Data to be sent across the control channel is split done after link is established and also with 1 second
into symbols and stored in a transmit queue and then sent    intervals when link is running. Eye width below a
across the link. If both GPI and I2C data need to be sent    programmed threshold flags the ERRB output pin. A very
(e.g., when GPI transitions during an I2C transmission) the  low eye width restarts equalizer adaptation.
symbols from both commands are combined in the queue.
If the transmit queue is empty, idle packets are sent across Spread-Spectrum Tracking
the link to maintain control-channel lock. Received I2C      The deserializer can track a spread input clock, eliminating
packets are output as determined by the microcontroller      the need for multiple spread clocks.
SCL rate (local device), or the programmed master bit rate
                                                             Cable-Type Configuration and Input Mux
(remote device). The device holds SCL low (clock stretch)
until data has been received from the remote-side device.    The driver inputs are programmable for two kinds of
                                                             cable: 100Ω twisted pair and 50Ω coax (contact the
Control-Channel Error Detection and                          factory for devices compatible with 75Ω cables). In
Packet Retransmission                                        coax mode, connect IN0+ to OUT+ of the serializer.
When the packet-based control channel is used, all pack-     Connect IN1+ to OUT+ of the second serializer. Control-
ets are checked for errors through CRC. Using 1, 5, or 8     channel data is sent to the serializer selected with the
bits, CRC detects 1, 3, or 4 random bit errors in a packet.  GMSL_IN_SEL bit. Leave all unused IN_ pins
The transmitter retransmits packets whenever an error is     unconnected, or connect them to ground through 50Ω and
detected. The transmitter sets a flag if a number of retries a capacitor for increased power-supply rejection. If OUT- is
exceeds eight. The receiver filters out packets with errors. not used, connect OUT- to VDD through a 50Ω resistor
                                                             (Figure 17). When there are μCs at the serializer, and at
GPO/GPI Control                                              each deserializer, only one μC can communicate at a time.
GPO on the serializer follows GPI transitions on the         Disable forward and reverse channel links according to the
deserializer. This GPO/GPI function can be used to           communicating deserializer connection to prevent conten-
transmit signals such as a frame sync in a surround-view     tion in I2C-to-I2C mode.
camera system (see the Providing a Frame Sync (Camera
Applications) section).
Adaptive Line Equalizer
                                                                       GM                                    GMSL
The deserializer includes an adaptive line equalizer to            SERIALIZER                             DESERIALIZER
compensate for higher cable attenuation at higher frequen-
cies. The cable equalizer has 12 levels of compensation                     OUT+                        IN+
to handle up to 30m coax and 15m STP cable lengths.
At initial lock, the adaptive equalizer selects the optimum                  OUT-                       IN-
                                                                                      AVDD
compensation level. The device can be programmed to
re-adapt periodically, manually, or triggered from the eye-
                                                                                                  OPTIONAL COMPONENTS
width monitor to compensate for any significant changes in                                50Ω     FOR INCREASED
the transmission environment.                                                                     POWER-SUPPLY REJECTION
                                                             Figure 17. Coax Connection
www.maximintegrated.com                                                                             Maxim Integrated │ 31


MAX96700                                                                         14-Bit GMSL Deserializer
                                                                           with Coax or STP Cable Input
        DATA
         D0             XBI0                   CROSSBAR_                           DOUT0
         D1             XBI1                                                       DOUT1
                                                      4
          :               :                                                           :     :       TO OUTPUT PINS
        D12             XBI12                                                     DOUT12
        D13             XBI13        XBI0                                         DOUT13
                                     XBI1
                                      :     :
                                    XBI12                     DOUT_
                                    XBI13
                                      0
                                      1
                                              14 SWITCHES
Figure 18. Crosspoint-Switch Dataflow
Crosspoint Switch                                           Sleep Mode
The crosspoint switch routes data between the parallel      To reduce power consumption further, the devices can
input/output and the SerDes (Figure 18). The anything-to-   be put into sleep mode. In this mode, all registers keep
anything routing assures the mapping between the video      their programmed values, and all functions in the device
source and destination.                                     are powered down except for the wake-up detectors on
                                                            the local I2C/UART interface, and the serial link. Any
Shutdown/Sleep Modes                                        activity seen by the wake-up detectors temporarily turns
Several sleep and shutdown modes are available when         on the control-channel interface. During this time, a micro-
full operation is not needed.                               controller can command the device to exit sleep mode.
Configuration Link                                          See the Entering/Exiting Sleep Mode section.
When the high-speed video link is not needed, or unavail-   Power-Down Mode
able, a configuration link can be used in its place. In     The lowest power-consumption mode is power-down
configuration-link mode, the parallel-digital input/output  mode. In this mode, all functions are powered down, and
is disabled, the LOCK pin remains low, and the serial link  all register values are lost.
internally generates its own clock, to allow full operation
of the control channel (UART/I2C and GPIO).                 Link-Startup Procedure
                                                            Table 2 lists the startup procedure for image-sensing
Serialization Disable                                       applications. The control channel is available after the
When the serial link is not needed, such as when down-      video link or the configuration link is established. If the
stream devices are powered off, the user can disable        deserializer powers up after the serializer, the control
serialization. In this mode, all forward communication is   channel becomes unavailable until 2ms after power-up.
shut down. The user can reenable serialization either
locally or through the reverse channel.
www.maximintegrated.com                                                                            Maxim Integrated │ 32


MAX96700                                                                                                    14-Bit GMSL Deserializer
                                                                                                  with Coax or STP Cable Input
Table 2. Link-Startup Procedure
  NO.                                    ΜC                                            SERIALIZER                            DESERIALIZER
   —       μC connected to deserializer.                                   Set all configuration inputs.           Set all configuration inputs.
                                                                           Powers up and loads default             Powers up and loads default
    1      Powers up. Wait tPU.                                            settings. Establishes video link        settings. Locks to video-link
                                                                           when valid PCLK available.              signal if available.
           (If no PCLK) Programs CLINKEN, SEREN, and/or
   1a                                                                      Establishes configuration link.         Locks to config link if available.
           AUTOCLINK bits. Wait 5ms after each command.
           (If not locked) Sets any additional configuration bits
                                                                           Configuration changed.
           that are mismatched between serializer and                                                              Configuration changed. Locks to
   1b                                                                      Reestablishes configuration/
           deserializer (e.g BWS, CX/TP). Wait 5ms for lock                                                        configuration/video link.
                                                                           video link if needed.
           after each command.
           Sets Register 0x07 configuration bits in the                    Configuration changed.
    2      serializer (DBL, BWS, HIBW, PXL_CRC, etc.). Wait                Reestablishes config/video link         Loss of lock may occur.
           2ms.                                                            if needed
           Sets Register 0x07 configuration bits in the
                                                                                                                   Configuration changed. Locks to
    3      deserializer (DBL, BWS, HIBW, EDC, etc.). Wait                  —
                                                                                                                   configuration/video link.
           5ms for lock to re-establish.
           Writes rest of serializer/deserializer configuration
    4                                                                      Configuration changed.                  Configuration changed.
           bits.
                                                                           Forwards commands from μC to            Forwards commands to camera/
    5      Writes camera/peripheral configuration bits.
                                                                           serializer.                             peripherals.
           If in configuration link: When PCLK is available, set
   5a                                                                      Enables video link.                     Locks to video link.
           SEREN = 1. Wait 5ms for lock.
                                           SLEEP = 1, VIDEO LINK OR CONFIG
                                              LINK NOT LOCKED AFTER 8ms
                                                                                SIGNAL                                                 CONFIG LINK
                                                                                                                     CONFIG LINK
                                                                               DETECTED                                                 OPERATING
                                           WAKE UP             POWER ON                     SERIAL PORT               UNLOCKED
                             SLEEP
                                            SIGNAL                IDLE                        LOCKING              CONFIG LINK
                                                                                                                                        PROGRAM
                                                                                                                     LOCKED
                                                                                                                                        REGISTERS
                                                                                                                                         0 --> SLEEP
                                                                                                VIDEO LINK                   VIDEO LINK
                      SERIAL LINK ACTIVITY STOPS OR 8ms ELAPSES              PWDNB = HIGH,
                                                                                                 LOCKED                      UNLOCKED
                                AFTER µC SETS SLEEP = 1                        POWER ON
                       GPI CHANGES FROM
                        LOW TO HIGH OR                                             POWER-                                 PRBSEN = 0
    SEND GPI TO           HIGH TO LOW                       PWDNB = LOW OR          DOWN               VIDEO LINK                          VIDEO LINK
       GMSL                                  ALL STATES
                                                               POWER OFF             OR                OPERATING        PRBSEN = 1         PRBS TEST
     SERIALIZER
                                                                                 POWER OFF
                                                                                                      0 -- > SLEEP
Figure 19. State Diagram
www.maximintegrated.com                                                                                                           Maxim Integrated │ 33


MAX96700                                                                  14-Bit GMSL Deserializer
                                                                    with Coax or STP Cable Input
Register Map
 OFFSET               NAME       MSB                                                                     LSB
  0x00     seraddr[7:0]                                   SERADDR[6:0]                                  RSVD
                                                                                                         CFG-
  0x01     desaddr[7:0]                                   DESADDR[6:0]
                                                                                                       BLOCK
  0x02     invpinh[7:0]                              INVPINH[5:0]                               SRNG[1:0]
  0x03     invpinl[7:0]                                         INVPINL[7:0]
  0x04     main config[7:0]    LOCKED   OUTENB   PRBSEN      SLEEP        INTTYPE[1:0]     REVCCEN FWDCCEN
                                 I2C-             HVTR_
  0x05     eqtune[7:0]                    DCS                EN_EQ                    EQTUNE[3:0]
                               METHOD             MODE
                                        MAX_RT_ I2C_RT_       GPI_     GPI_RT_
  0x06     hvsrc[7:0]          HIGHIMM                                                    HV_SRC[2:0]
                                           EN       EN      COMP_EN       EN
  0x07     config[7:0]           DBL      DRS      BWS         ES        HIBW      HVEN      CXTP     PXL_CRC
                              LFLT_EN_ LFLT_EN_                                  PKTCC_         CC_CRC_
  0x08     pktcc_en[7:0]                          GPI_EN    DISSTAG ERR_RST
                                 POS      NEG                                        EN        LENGTH[1:0]
  0x09     i2csrc A[7:0]                                 I2C_SRC_A[6:0]                                 RSVD
  0x0A     i2cdst A[7:0]                                 I2C_DST_A[6:0]                                 RSVD
  0x0B     i2csrc B[7:0]                                 I2C_SRC_B[6:0]                                 RSVD
  0x0C     i2cdst B[7:0]                                 I2C_DST_B[6:0]                                 RSVD
                              I2C_LOC_
  0x0D     i2cconfig[7:0]                I2C_SLV_SH[1:0]           I2C_MST_BT[2:0]           I2C_SLV_TO[1:0]
                                 ACK
  0x0E     det_thr[7:0]                                        DET_THR[7:0]
                              GMSL_IN_ EN_DE_    EN_HS_      EN_VS_                                     PRBS_
  0x0F     filt_track[7:0]                                              DE_EN    HTRACK     VTRACK
                                 SEL      FILT      FILT      FILT                                       TYPE
                                                  RCEG_
  0x10     rceg[7:0]            RCEG_TYPE[1:0]                        RCEG_ERR_NUM[3:0]               RCEG_EN
                                                  BOUND
                                                                        RCEG_LO_BST_         RCEG_LO_BST_
  0x11     rceg2[7:0]                  RCEG_ERR_RATE[3:0]
                                                                             PRB[1:0]             LEN[1:0]
                               UNDER-                                                                  RCEG_
                                        CC_CRC_                         LINE_       DIS_   MAX_RT_
  0x12     line_crc[7:0]      BST_DET_           LINE_CRC_LOC[1:0]                                      ERR_
                                        ERR_EN                         CRC_EN     RWAKE     ERR_EN
                                  EN                                                                   PER_EN
                                         EWM_     EWM_
  0x13     ewm[7:0]            EWM_EN    PER_      MAN_                      EWM_MIN_THR[4:0]
                                         MODE   TRG_REQ
                                         AEQ_      AEQ_
  0x14     aeq[7:0]            AEQ_EN    PER_      MAN_                      EWM_PER_THR[4:0]
                                         MODE   TRG_REQ
  0x15     det_err[7:0]                                        DET_ERR[7:0]
  0x16     prbs_err[7:0]                                      PRBS_ERR[7:0]
                                        MAX_RT_
  0x17     lf[7:0]              RSVD            PRBS_OK      GPI_IN        LF_NEG[1:0]         LF_POS[1:0]
                                          ERR
  0x18     rsvd_18[7:0]                                          RSVD[7:0]
  0x19     cc_crc_errcnt[7:0]                              CC_CRC_ERRCNT[7:0]
  0x1A     rceg_err_cnt[7:0]                                RCEG_ERR_CNT[7:0]
www.maximintegrated.com                                                                     Maxim Integrated │ 34


MAX96700                                                                 14-Bit GMSL Deserializer
                                                                  with Coax or STP Cable Input
 OFFSET              NAME       MSB                                                                   LSB
                                                                                LINE_
  0x1B     i2csel[7:0]          RSVD    RSVD      RSVD      RSVD      I2CSEL              RSVD       RSVD
                                                                               CRC_ERR
  0x1C     ewm_eye_width[7:0]   RSVD    RSVD                        EOM_EYE_WIDTH[5:0]
                                                           UNDER-
  0x1D     aeq_bst[7:0]         RSVD    RSVD      RSVD     BOOST_                 AEQ_BST[3:0]
                                                             DET
  0x1E     id[7:0]                                               ID[7:0]
  0x1F     revision[7:0]        RSVD    RSVD      RSVD    HDCPCAP                REVISION[3:0]
  0x20     crcvalue 0[7:0]                                 CRCVALUE_0_[7:0]
  0x21     crcvalue 1[7:0]                                 CRCVALUE_1_[7:0]
  0x22     crcvalue 2[7:0]                                 CRCVALUE_2_[7:0]
  0x23     crcvalue 3[7:0]                                 CRCVALUE_3_[7:0]
  0x65     crossbar 0[7:0]             CROSSBAR_N_0[3:0]                     CROSSBAR_N+1_0[3:0]
  0x66     crossbar 2[7:0]             CROSSBAR_N_2[3:0]                     CROSSBAR_N+1_2[3:0]
  0x67     crossbar 4[7:0]             CROSSBAR_N_4[3:0]                     CROSSBAR_N+1_4[3:0]
  0x68     crossbar 6[7:0]             CROSSBAR_N_6[3:0]                     CROSSBAR_N+1_6[3:0]
  0x69     crossbar 8[7:0]             CROSSBAR_N_8[3:0]                     CROSSBAR_N+1_8[3:0]
  0x6A     crossbar 10[7:0]           CROSSBAR_N_10[3:0]                     CROSSBAR_N+1_10[3:0]
  0x6B     crossbar 12[7:0]           CROSSBAR_N_12[3:0]                     CROSSBAR_N+1_12[3:0]
  0x96     rsvd_96[7:0]           RSVD[1:0]           RSVD[1:0]        RSVD     RSVD      RSVD       RSVD
  0x97     rev_fast[7:0]      REV_FAST  RSVD                              RSVD[5:0]
  0x98     rsvd_98[7:0]         RSVD    RSVD                              RSVD[5:0]
  0x99     rsvd_99[7:0]         RSVD    RSVD      RSVD      RSVD       RSVD     RSVD      RSVD       RSVD
  0x9A     rsvd_9a[7:0]         RSVD    RSVD          RSVD[1:0]                RSVD[2:0]             RSVD
  0x9B     rsvd_9b[7:0]         RSVD        RSVD[1:0]                RSVD[2:0]                RSVD[1:0]
  0x9C     rsvd_9c[7:0]         RSVD        RSVD[1:0]       RSVD                    RSVD[3:0]
                                                                       SOFT_
  0x9D     rsvd_9d[7:0]         RSVD    RSVD      RSVD      RSVD                RSVD      RSVD       RSVD
                                                                         PD
  0x9E     rsvd_9e[7:0]         RSVD        RSVD[1:0]                RSVD[2:0]            RSVD       RSVD
  0x9F     rsvd_9f[7:0]         RSVD    RSVD      RSVD      RSVD       RSVD       HPFTUNE[1:0]       RSVD
  0xA0     rsvd_a0[7:0]         RSVD    RSVD          RSVD[1:0]                     RSVD[3:0]
  0xA1     rsvd_a1[7:0]                RSVD[2:0]                               RSVD[4:0]
  0xA2     rsvd_a2[7:0]                                         RSVD[7:0]
  0xA3     rsvd_a3[7:0]                     RSVD[3:0]                               RSVD[3:0]
  0xA4     rsvd_a4[7:0]                RSVD[2:0]            RSVD       RSVD     RSVD          RSVD[1:0]
  0xA5     rsvd_a5[7:0]                     RSVD[3:0]                     RSVD[1:0]           RSVD[1:0]
  0xA6     rsvd_a6[7:0]         RSVD    RSVD      RSVD      RSVD          RSVD[1:0]           RSVD[1:0]
www.maximintegrated.com                                                                  Maxim Integrated │ 35


MAX96700                                              14-Bit GMSL Deserializer
                                                 with Coax or STP Cable Input
 OFFSET              NAME MSB                                                   LSB
  0xC9     rsvd_c9[7:0]                       RSVD[7:0]
  0xCA     rsvd_ca[7:0]   RSVD RSVD    RSVD   RSVD[1:0]     RSVD    RSVD       RSVD
                                                                     CC_
                                                     CC_    REM_
  0xCB     cc_locked[7:0] RSVD RSVD    RSVD RSVD                  WBLOCK_      RSVD
                                                   WBLOCK CCLOCK
                                                                    LOST
  0xCC     rsvd_cc[7:0]   RSVD                    RSVD[6:0]
  0xCD     rsvd_cd[7:0]   RSVD                    RSVD[6:0]
  0xFD     rsvd_fd[7:0]                       RSVD[7:0]
  0xFE     rsvd_fe[7:0]          RSVD[3:0]                    RSVD[3:0]
  0xFF     rsvd_ff[7:0]   RSVD RSVD    RSVD RSVD              RSVD[3:0]
www.maximintegrated.com                                            Maxim Integrated │ 36


MAX96700                                                                                 14-Bit GMSL Deserializer
                                                                               with Coax or STP Cable Input
seraddr (0x00)
      BIT             7              6            5              4         3                 2             1                0
 Field                                                    SERADDR[6:0]                                                  RSVD
 Reset                                                       1000000b                                                      0b
 Access Type                                                Write, Read                                               Write, Read
   BITFIELD      BITS                      DESCRIPTION                                             DECODE
                                                                          0000000: I2C write/read address is 0x00, 0x01
                                                                          0000001: I2C write/read address is 0x02, 0x03
 SERADDR          7:1   Serializer Address: Serializer device address     XXXXXXX: I2C write/read address is XXXXXXX0,
                                                                          XXXXXXX1
                                                                          1111111: I2C write/read address is 0xFE, 0xFF
 RSVD              0    Reserved: Do not change from default value        0: Reserved
desaddr (0x01)
      BIT             7              6            5              4         3                 2             1                0
 Field                                                    DESADDR[6:0]                                               CFGBLOCK
 Reset                                                      XXXXXXXb                                                       0b
 Access Type                                                Write, Read                                               Write, Read
   BITFIELD      BITS                      DESCRIPTION                                             DECODE
                                                                          0000000:    I 2C write/read address is 0x00, 0x01
                        Deserializer Address: Deserializer device address 0000001: I2C write/read address is 0x02, 0x03
 DESADDR          7:1   (initial value depends on ADD3, ADD2, ADD1, and XXXXXXX: I2C write/read address is XXXXXXX0,
                        ADD0 pin settings latched at power-up)            XXXXXXX1
                                                                          1111111: I2C write/read address is 0xFE, 0xFF
                        Configuration Block. When 1, make all registers   0: Set all write/read registers as writable
 CFGBLOCK          0
                        read only                                         1: Set all registers as read only
invpinh (0x02)
      BIT             7              6            5              4         3                 2             1                0
 Field                                             INVPINH[5:0]                                               SRNG[1:0]
 Reset                                               000000b                                                      11b
 Access Type                                        Write, Read                                              Write, Read
   BITFIELD      BITS                      DESCRIPTION                                             DECODE
                                                                          XXXXX0: Do not invert D8
                                                                          XXXXX1: Invert D8
                                                                          XXXX0X: Do not invert D9
                                                                          XXXX1X: Invert D9
                                                                          XXX0XX: Invert D10
                        Invert Output Pins High: Invert output pins       XXX1XX: Do not invert D10
 INVPINH          7:2
                        D8–D13                                            XX0XXX: Do not invert D11
                                                                          XX1XXX: Invert D11
                                                                          X0XXXX: Do not invert D12
                                                                          X1XXXX: Invert D12
                                                                          0XXXXX: Do not invert D13
                                                                          1XXXXX: Invert D13
                                                                          00: 0.5 to 1Gbps
 SRNG             1:0   Serial Data-Rate Range                            01: 1 to 1.74Gbps
                                                                          1X: Autodetect serial range
www.maximintegrated.com                                                                                     Maxim Integrated │ 37


MAX96700                                                                                     14-Bit GMSL Deserializer
                                                                                     with Coax or STP Cable Input
invpinl (0x03)
      BIT             7             6             5               4              3                2              1              0
 Field                                                              INVPINL[7:0]
 Reset                                                               00000000b
 Access Type                                                         Write, Read
   BITFIELD       BITS                     DESCRIPTION                                                 DECODE
                                                                                 XXXXXXX0: Do not invert D0
                                                                                 XXXXXXX1: Invert D0
                                                                                 XXXXXX0X: Do not invert D1
                                                                                 XXXXXX1X: Invert D1
                                                                                 XXXXX0XX: Do not invert D2
                                                                                 XXXXX1XX: Invert D2
                                                                                 XXXX0XXX: Do not invert D3
                         Invert Output Pins Low: Invert output pins              XXXX1XXX: Invert D3
 INVPINL           7:0
                         D0–D7                                                   XXX0XXXX: Do not invert D4
                                                                                 XXX1XXXX: Invert D4
                                                                                 XX0XXXXX: Do not invert D5
                                                                                 XX1XXXXX: Invert D5
                                                                                 X0XXXXXX: Do not invert D6
                                                                                 X1XXXXXX: Invert D6
                                                                                 0XXXXXXX: Do not invert D7
                                                                                 1XXXXXXX: Invert D7
main config (0x04)
      BIT             7             6             5               4              3                2              1              0
 Field           LOCKED        OUTENB        PRBSEN           SLEEP                INTTYPE[1:0]            REVCCEN        FWDCCEN
 Reset               Xb            0b            0b              0b                     01b                     0b             0b
 Access Type     Read Only    Write, Read   Write, Read    Write, Read              Write, Read            Write, Read    Write, Read
   BITFIELD       BITS                     DESCRIPTION                                                 DECODE
                                                                                 0: Video link not locked
 LOCKED             7    LOCK Output: LOCK output pin level
                                                                                 1: Video link locked
                                                                                 0: Enable DOUT_outputs
 OUTENB             6    Outputs Enable Bar: Disable outputs
                                                                                 1: Disable DOUT_ outputs
                                                                                 0: Set device for normal operation
 PRBSEN             5    PRBS Test Enable
                                                                                 1: Enable PRBS test
                                                                                 0: Set device for normal operation
 SLEEP              4    Sleep Mode: Activate sleep mode
                                                                                 1: Put device into sleep mode
                                                                                 00: UART-to-I2C conversion
                         Interface Type: Local control-channel interface
 INTTYPE           3:2                                                           01: UART
                         when I2CSEL = 0
                                                                                 1X: Disable local control channel
                         Reverse Control-Channel Enable: Enable                  0: Disable reverse control-channel receiver
 REVCCEN            1
                         reverse control channel from deserializer               1: Enable reverser control-channel receiver
                         Forward Control-Channel Enable: Enable                  0: Disable forward control-channel transmitter
 FWDCCEN            0
                         forward control channel to deserializer                 1: Enable forward control-channel transmitter
www.maximintegrated.com                                                                                           Maxim Integrated │ 38


MAX96700                                                                                14-Bit GMSL Deserializer
                                                                                 with Coax or STP Cable Input
eqtune (0x05)
      BIT             7              6             5            4             3              2              1             0
                    I2C-                      HVTR_
 Field                             DCS                      EN_EQ                             EQTUNE[3:0]
                 METHOD                        MODE
 Reset               0b             0b            1b           1b                                 1001b
 Access Type    Write, Read    Write, Read   Write, Read  Write, Read                          Write, Read
    BITFIELD       BITS                    DESCRIPTION                                            DECODE
                                                                          0: Send the register address during UART-to-I2C
                          I2C Method: Skip register address when          conversion
 I2CMETHOD           7
                          converting UART to I2C                          1: Do not send the register address during
                                                                          UART-to-I2C conversion
                          Driver Current Selection: Driver current selec- 0: Set device for normal operation
 DCS                 6
                          tion for CMOS outputs                           1: Increase CMOS driver current
                          HV Tracking Mode: HV tracking allows continu-   0: Use partial periodic HV tracking
 HVTR_MODE           5
                          ous HSYNC format                                1: Use partial and full periodic HV tracking
                          Enable Equalizer: Enable equalizer for manual   0: Disable equalization
 EN_EQ               4
                          and adaptive modes                              1: Enable equalization
                                                                          0000: 1.6dB manual EQ setting
                                                                          0001: 2.1dB manual EQ setting
                                                                          0010: 2.8dB manual EQ setting
                                                                          0011: 3.5dB manual EQ setting
                                                                          0100: 4.3dB manual EQ setting
                          Equalizer Tune: Equalizer boost level at        0101: 5.2dB manual EQ setting
 EQTUNE             3:0   750MHz (effective when Adaptive EQ is turned    0110: 6.3dB manual EQ setting
                          off)                                            0111: 7.3dB manual EQ setting
                                                                          1000: 8.5dB manual EQ setting
                                                                          1001: 9.7dB manual EQ setting
                                                                          1010: 11dB manual EQ setting
                                                                          1011: 12.2dB manual EQ setting
                                                                          11XX: Do Not Use
www.maximintegrated.com                                                                                      Maxim Integrated │ 39


MAX96700                                                                                 14-Bit GMSL Deserializer
                                                                                  with Coax or STP Cable Input
hvsrc (0x06)
      BIT            7             6              5               4             3            2             1                0
                              MAX_RT_                          GPI_
 Field             RSVD                     I2C_RT_EN                     GPI_RT_EN                 HV_SRC[2:0]
                                  EN                        COMP_EN
 Reset               Xb           1b             1b              0b            1b                        110b
 Access Type    Write, Read  Write, Read    Write, Read     Write, Read   Write, Read                Write, Read
    BITS                DESCRIPTION                                                   DECODE
            High-Immunity Mode: Default value        0: Use legacy reverse-channel mode
 HIGHIMM
            depends on the state of the HIM input    1: Use high-immunity mode
            Maximum Retransmission Limit             0: Disable maximum retransmission limit
      6
            Enable                                   1: Enable maximum retransmission limit
                                                     0: Disable I2C retransmission
      5     I2C Retransmission Enable
                                                     1: Enable I2C retransmission
            GPI Compensation Enable: GPI skew        0: Disable GPI skew compensation
      4
            compensation enable                      1: Enable GPI skew compensation
                                                     0: Disable GPI retransmission
      3     GPI Retransmission Enable
                                                     1: Enable GPI retransmission
                                                     000: Use D18/D19 for HS/VS (use this setting when the serializer is a
                                                     3.125Gbps device or if HIBW mode is used; otherwise, this setting is for use
                                                     with the MAX9273 when DBL = 0 or HVEN = 1)
                                                     001: Use D14/D15 for HS/VS (for use with the MAX9271/MAX96705 when
                                                     DBL = 0 or HVEN = 1)
                                                     010: Use D12/D13 for HS/VS (for use with the MAX96707 when DBL = 0 or
                                                     HVEN = 1)
            HS/VS Source Selection: HS/VS bit
     2:0
            selection                                011: Use D0/D1 for HS/VS (for use with the MAX9271/MAX9273/MAX96705/
                                                     MAX96707 when DBL = 1 and HVEN = 0)
                                                     10X: Do Not Use
                                                     110: Automatically determine the source of HSYNC/VSYNC (for use with the
                                                     MAX96707)
                                                     111: Automatically determine the source of HSYNC/VSYNC (for use with the
                                                     MAX96705)
www.maximintegrated.com                                                                                     Maxim Integrated │ 40


MAX96700                                                                                  14-Bit GMSL Deserializer
                                                                                   with Coax or STP Cable Input
config (0x07)
      BIT             7              6               5           4              3              2               1               0
 Field              DBL            DRS            BWS          ES            HIBW           HVEN            CXTP         PXL_CRC
 Reset               1b             0b              0b          0b             0b             1b              Xb              0b
 Access Type    Write, Read    Write, Read     Write, Read Write, Read    Write, Read    Write, Read     Write, Read     Write, Read
 BITFIELD       BITS                         DESCRIPTION                                             DECODE
                                                                               0: Use single-rate output
 DBL              7       Double-Output Mode                                   1: Use double-rate output (2x word rate at 1/2x
                                                                               width)
                                                                               0: Use normal data-rate output
 DRS              6       Data-Rate Select                                     1: Use 1/2 rate data output (for use with low data
                                                                               rates)
                                                                               0: Set bus width for 22-/24-bit bus, 24-/27-bit mode
 BWS              5       Bus-Width Select                                     (depending on HIBW setting)
                                                                               1: Set bus width for 30-bit bus (32-bit mode)
                                                                               0: Set output data valid on rising edge of
                                                                               PCLKOUT
 ES               4       Edge Select
                                                                               1: Set output data valid on falling edge of
                                                                               PCLKOUT
                                                                               0: Disable high-bandwidth mode
 HIBW             3       High-Bandwidth Mode
                                                                               1: Enable high-bandwidth mode (when BWS = 0)
                                                                               0: Disable HS/VS encoding
 HVEN             2       HS/VS Encoding Enable
                                                                               1: Enable HS/VS encoding
                                                                               0: Use differential-output mode (for use with
                                                                               twisted-pair cable)
 CXTP             1       Coax/TP Select
                                                                               1: Use single-ended output mode (for use with
                                                                               coax cable)
                          Pixel CRC Enable: Pixel error-detection type (this   0: Use 1-bit parity (compatible with all devices)
 PXL_CRC          0
                          is controllable by pin when LCCEN = 0)               1: Use 6-bit CRC
www.maximintegrated.com                                                                                         Maxim Integrated │ 41


MAX96700                                                                                14-Bit GMSL Deserializer
                                                                                with Coax or STP Cable Input
pktcc_en (0x08)
      BIT               7               6                5               4            3                2           1          0
                                                                                                                   CC_CRC_
 Field          LFLT_EN_POS     LFLT_EN_NEG          GPI_EN         DISSTAG     ERR_RST         PKTCC_EN
                                                                                                                 LENGTH[1:0]
 Reset                 1b              Xb               1b              0b           0b               0b               01b
 Access Type      Write, Read     Write, Read      Write, Read     Write, Read Write, Read       Write, Read      Write, Read
       BITFIELD           BITS                  DESCRIPTION                                           DECODE
                               Line-Fault Detector Enable Positive Line:         0: Disable line-fault detector LMN0
 LFLT_EN_POS                7
                               Enable line-fault detector LMN0                   1: Enable line-fault detector LMN0
                               Line-Fault Detector Enable Negative Line:
                               Enable line-fault detector LMN1; disabled by      0: Disable line-fault detector LMN1
 LFLT_EN_NEG                6
                               default in coax mode and enabled by default in    1: Enable line-fault detector LMN1
                               twisted-pair mode
                               GPI-to-GPO Enable: Enable GPI-to-GPO              0: Disable GPI-to-GPO transmission
 GPI_EN                     5
                               signal transmission to serializer                 1: Enable GPI-to-GPO transmission
                               Disable Staggering: Disable staggering of         0: Enable staggering of DOUT_outputs
 DISSTAG                    4
                               outputs                                           1: Disable staggering of DOUT_outputs
                                                                                 0: Disable automatic reset of DETERR_
                               Error Reset: When set to 1, automatically reset   register
 ERR_RST                    3
                               DET_ERR 1μs after ERROR pin is asserted           1: Enable automatic reset of DETERR_
                                                                                 register
                                                                                 0: Disable packet-based control-channel mode
 PKTCC_EN                   2  Packet-Based Control-Channel Mode Enable
                                                                                 1: Enable packet-based control-channel mode
                                                                                 00: 1-bit CRC
                                                                                 01: 5-bit CRC
 CC_CRC_LENGTH             1:0 Control-Channel CRC Length
                                                                                 10: 8-bit CRC
                                                                                 11: Do Not Use
i2csrc (0x09, 0x0B)
      BIT             7             6               5              4           3                2             1             0
 Field                                                    I2C_SRC[6:0]                                                   RSVD
 Reset                                                          0b                                                         0b
 Access Type                                               Write, Read                                                Write, Read
 BITFIELD           BITS                        DESCRIPTION                                           DECODE
                                                                                 0000000:   I 2C write/read address is 0x00, 0x01
                                                                                 0000001: I2C write/read address is 0x02, 0x03
                               I2C Address   Translator Source:    I2C address
 I2C_SRC             7:1                                                         XXXXXXX: I2C write/read address is
                               translator source A
                                                                                 XXXXXXX0, XXXXXXX1
                                                                                 1111111: I2C write/read address is 0xFE, 0xFF
 RSVD                 0        Reserved: Do not change from default value        0: Reserved
www.maximintegrated.com                                                                                       Maxim Integrated │ 42


MAX96700                                                                                   14-Bit GMSL Deserializer
                                                                                   with Coax or STP Cable Input
i2cdst (0x0A, 0x0C)
      BIT               7              6            5              4            3             2             1                0
 Field                                                    I2C_DST[6:0]                                                   RSVD
 Reset                                                           0b                                                         0b
 Access Type                                                Write, Read                                                Write, Read
    BITFIELD       BITS                      DESCRIPTION                                              DECODE
                                                                                 0000000: I2C write/read address is 0x00, 0x01
                                                                                 0000001: I2C write/read address is 0x02, 0x03
                           I2C address translator destination: I2C address
 I2C_DST            7:1                                                          XXXXXXX: I2C write/read address is
                           translator destination A
                                                                                 XXXXXXX0, XXXXXXX1
                                                                                 1111111: I2C write/read address is 0xFE, 0xFF
 RSVD                0     Reserved: Do not change from default value            0: Reserved
i2cconfig (0x0D)
      BIT               7              6            5              4            3             2             1                0
 Field          I2C_LOC_ACK          I2C_SLV_SH[1:0]                   I2C_MST_BT[2:0]                      I2C_SLV_TO[1:0]
 Reset                 0b                   01b                              101b                                   10b
 Access Type      Write, Read           Write, Read                       Write, Read                          Write, Read
    BITFIELD       BITS                      DESCRIPTION                                              DECODE
                                                                                 0: Disable local acknowledge when forward
                           I2C-to-I2C Slave Local Acknowledge: When              channel is not available
 I2C_LOC_ACK         7
                           forward channel is not available                      1: Enable local acknowledge when forward
                                                                                 channel is not available
                                                                                 00: (352, 117)ns
                           I2C-to-I2C Slave Setup and Hold Time Setting:         01: (469, 234)ns
 I2C_SLV_SH         6:5
                           Setup, hold (typ)                                     10: (938, 352)ns
                                                                                 11: (1406, 469)ns
                                                                                 000: (6.61, 8.47, 9.92)kbps bit rate
                                                                                 001: (22.1, 28.3, 33.2)kbps bit rate
                                                                                 010: (66.1, 84.7, 99.2)kbps bit rate
                                                                                 011: (82, 105, 123)kbps bit rate
 I2C_MST_BT         4:2    I2C-to-I2C Master Bit Rate Setting: Min, typ, max.
                                                                                 100: (136, 173, 203)kbps bit rate
                                                                                 101: (265, 339, 397))kbps bit rate
                                                                                 110: (417, 533, 625)kbps bit rate
                                                                                 111: (654, 837, 980)kbps bit rate
                                                                                 00: 64μs timeout
                           I2C-to-I2C Slave Remote-Side                          01: 256μs timeout
 I2C_SLV_TO         1:0
                           Timeout Setting: Typ                                  10: 1024μs timeout
                                                                                 11: I2C timeout disabled
www.maximintegrated.com                                                                                        Maxim Integrated │ 43


MAX96700                                                                                 14-Bit GMSL Deserializer
                                                                                  with Coax or STP Cable Input
det_thr (0x0E)
       BIT            7            6            5              4                3             2                 1              0
 Field                                                         DET_THR[7:0]
 Reset                                                           00000000b
 Access Type                                                     Write, Read
     BITFIELD        BITS                   DESCRIPTION                                                 DECODE
                                                                                  00000000: Value is 0
                            Detected Errors Threshold: Threshold for de-
 DET_THR              7:0                                                         00000001: Value is 1, XXXXXXXX
                            tected errors
                                                                                  11111111: Value is 255
filt_track (0x0F)
       BIT            7            6            5              4                3             2                 1              0
                GMSL_IN_       EN_DE_       EN_HS_        EN_VS_                                                           PRBS_
 Field                                                                       DE_EN       HTRACK             VTRACK
                    SEL          FILT         FILT           FILT                                                           TYPE
 Reset               0b           0b           0b             0b               0b            1b                1b             1b
 Access Type    Write, Read  Write, Read  Write, Read    Write, Read      Write, Read   Write, Read       Write, Read    Write, Read
     BITFIELD        BITS                   DESCRIPTION                                                 DECODE
                                                                                  0: Select IN0+, IN0-
 GMSL_IN_SEL            7   Select GMSL Input
                                                                                  1: Select IN1+, IN1-
                            Enable DE Glitch Filtering: Enable glitch filtering   0: Disable glitch filtering on DOUT11
 EN_DE_FILT             6
                            on DOUT11                                             1: Enable glitch filtering on DOUT11
                            Enable HS Glitch Filtering: Enable glitch filtering   0: Disable glitch filtering on DOUT12
 EN_HS_FILT             5
                            on DOUT12                                             1: Enable glitch filtering on DOUT12
                            Enable VS Glitch Filtering: Enable glitch filtering   0: Disable glitch filtering on DOUT13
 EN_VS_FILT             4
                            on DOUT13                                             1: Enable glitch filtering on DOUT13
                            DE Processing Enable: Enable processing sepa-         0: Disable processing HS and DE signals
 DE_EN                  3
                            rate HS and DE signals                                1: Enable processing HS and DE signals
                                                                                  0: Disable HS tracking
 HTRACK                 2   HS Tracking Enable
                                                                                  1: Enable HS tracking
                                                                                  0: Disable VS tracking
 VTRACK                 1   VS Tracking Enable
                                                                                  1: Enable VS tracking
                            PRBS Type Select: PRBS type select (in HIBW           0: GMSL default style PRBS test
 PRBS_TYPE              0
                            mode, set PRBS_TYPE = 0)                              1: MAX9272 style PRBS
www.maximintegrated.com                                                                                          Maxim Integrated │ 44


MAX96700                                                                               14-Bit GMSL Deserializer
                                                                                with Coax or STP Cable Input
rceg (0x10)
      BIT            7             6               5              4          3              2            1                0
                                               RCEG_
 Field              RCEG_TYPE[1:0]                                        RCEG_ERR_NUM[3:0]                         RCEG_EN
                                               BOUND
 Reset                     00b                    0b                             0001b                                   0b
 Access Type           Write, Read           Write, Read                       Write, Read                          Write, Read
       BITFIELD            BITS                     DESCRIPTION                                     DECODE
                                                                                 00: Random errors
 RCEG_TYPE                  7:6    Reverse-Channel Generated Error Type          01: Short burst
                                                                                 1X: Long burst
                                   Reverse-Channel Generated Error Bound-
                                                                                 0: Errors are unbounded to symbols
 RCEG_BOUND                  5     ary:
                                                                                 1: Errors are bounded to symbols
                                   Effective when RCEG_TYPE_ = 0X)
                                                                                 0000: Value is 0.
                                   Number of RCEG Errors Generated: Num-
                                                                                 0001: Value is 1
 RCEG_ERR_NUM               4:1    ber of errors generated with each request
                                                                                 XXXX
                                   Effective when RCEG_TYPE_ = 0X)
                                                                                 1111: Value is 15
                                                                                 0: Disable reverse-channel error generator
 RCEG_EN                     0     Enable Reverse-Channel Error Generator
                                                                                 1: Enable reverse-channel error generator
rceg2 (0x11)
      BIT            7             6               5              4          3              2            1                0
 Field                          RCEG_ERR_RATE[3:0]                       RCEG_LO_BST_PRB[1:0]        RCEG_LO_BST_LEN[1:0]
 Reset                                  1111b                                      00b                          00b
 Access Type                         Write, Read                               Write, Read                  Write, Read
       BITFIELD            BITS                     DESCRIPTION                                    DECODE
                                                                                 0000: Rate is 2^-3
                                   Error-Generation Rate: Error-generation       0001: Rate is 2^-4
                                   rate in terms of bit time = 2^(RCEG_ERR_      0010: Rate is 2^-5
 RCEG_ERR_RATE              7:4
                                   RATE+3).                                      XXXX: Rate is 2^-(3 + value)
                                   Effective when RCEG_TYPE = 0X)                1110: Rate is 2^-17
                                                                                 1111: Rate is 2^-18
                                                                                 00: 1/1024
                                   Long-Burst Error Probability: Effective
                                                                                 01: 1/128
 RCEG_LO_BST_PRB            3:2    when
                                                                                 10: 1/32
                                   RCEG_TYPE = 10)
                                                                                 11: 1/8
                                                                                 00: continuous
                                   Long-Burst Error Length: Long-burst error
                                                                                 01: 128 (~150us)
 RCEG_LO_BST_LEN            1:0    length in terms of bit time
                                                                                 10: 8192 (~9.83ms)
                                   Effective when RCEG_TYPE = 10)
                                                                                 11: 1048576 (~1.26s)
www.maximintegrated.com                                                                                    Maxim Integrated │ 45


MAX96700                                                                                   14-Bit GMSL Deserializer
                                                                                   with Coax or STP Cable Input
line_crc (0x12)
       BIT            7              6               5             4             3               2             1              0
                  UNDER-                                                                                                  RCEG_
                               CC_CRC_                                     LINE_CRC_          DIS_        MAX_RT_
  Field         BST_DET_                          LINE_CRC_LOC[1:0]                                                     ERR_PER_
                                ERR_EN                                         EN           RWAKE         ERR_EN
                     EN                                                                                                     EN
  Reset              0b             1b                     01b                  0b              0b            1b             0b
  Access Type   Write, Read    Write, Read             Write, Read         Write, Read    Write, Read    Write, Read    Write, Read
        BITFIELD           BITS                       DESCRIPTION                                       DECODE
                                                                                     0: Disable underboost detection driving
                                     Underboost-Detection Enable: Allow under-       ERROR pin
  UNDERBST_DET_EN            7
                                     boost detection driving ERRORB pin              1: Enable underboost detection driving
                                                                                     ERROR pin
                                     Control-Channel CRC ERR Enable: Enable
                                                                                     0: Disable reporting of errors on ERRB
  CC_CRC_ERR_EN              6       reporting of (CC_CRC_ERR_CNT -> 0) on the
                                                                                     1: Enable reporting of errors on ERRB
                                     ERRB pin
                                                                                     00: [1..4]
                                                                                     01: [5..8]
  LINE_CRC_LOC              5:4      Video-Line CRC Insertion Location
                                                                                     10: [9..12]
                                                                                     11: [13..16]
                                                                                     0: Disable video-line CRC
  LINE_CRC_EN                3       Video-Line CRC Enable
                                                                                     1: Enable video-line CRC
                                                                                     0: Enable remote wake-up
  DIS_RWAKE                  2       Disable Remote Wake-up
                                                                                     1: Disable remote wake-up
                                                                                     0: Disable maximum retransmission error on
                                     Enable Reflection of Maximum Retransmis-
                                                                                     the ERROR pin
  MAX_RT_ERR_EN              1       sion Error: Enable reflection of maximum
                                                                                     1: Enable maximum retransmission error on
                                     retransmission error on the ERRORB pin
                                                                                     the ERROR pin
                                     Periodic Error-Generation Enable: Effective     0: Disable periodic-error generator
  RCEG_ERR_PER_EN            0
                                     when RCEG_TYPE = 0X)                            1: Enable periodic-error generator
www.maximintegrated.com                                                                                         Maxim Integrated │ 46


MAX96700                                                                                  14-Bit GMSL Deserializer
                                                                                   with Coax or STP Cable Input
ewm (0x13)
      BIT             7            6              5               4             3             2                 1              0
                                              EWM_
                            EWM_PER_
 Field           EWM_EN                    MAN_TRG_                                  EWM_MIN_THR[4:0]
                                MODE
                                               REQ
 Reset               1b           1b             0b                                        01101b
                                             Write 1 to
 Access Type    Write, Read  Write, Read                                                 Write, Read
                                            Set, Read
        BITFIELD            BITS                      DESCRIPTION                                        DECODE
                                                                                       0: Disable eye-width monitor
 EWM_EN                       7      Eye-Width Monitor Enable
                                                                                       1: Enable eye-width monitor
                                                                                       0: Set eye-width monitor to use nonperi-
                                                                                       odic mode
 EWM_PER_MODE                 6      Eye-Width Monitor Periodic Mode Select
                                                                                       1: Set eye-width monitor to use periodic
                                                                                       mode
                                     Eye-Width Manual Trigger Request: Rising          0: Do not trigger eye-width monitor.
 EWM_MAN_TRG_REQ              5      edge of this register triggers eye-width monitor  1: Write 1 to this bit to manually trigger the
                                     when not in periodic mode                         eye-width monitor
                                                                                       00000: Eye-width threshold is disabled
                                     Eye-Width Minimum Threshold: Eye-width
 EWM_MIN_THR                 4:0                                                       XXXXX: (EWM_MIN_THR/64)% open eye
                                     minimum threshold for flagging ERRORB pin
                                                                                       flags ERROR pin
aeq (0x14)
      BIT             7            6              5               4             3             2                 1              0
                             AEQ_PER_      AEQ_MAN_
 Field           AEQ_EN                                                             EWM_PER_THR[4:0]
                                MODE        TRG_REQ
 Reset               1b           0b             0b                                        00000b
                                             Write 1 to
 Access Type    Write, Read  Write, Read                                                 Write, Read
                                            Set, Read
        BITFIELD            BITS                      DESCRIPTION                                        DECODE
                                     Adaptive Equalization Enable: Enable adap-        0: Disable AEQ
 AEQ_EN                       7
                                     tive equalization                                 1: Enable AEQ
                                     Adaptive Equalization Periodic Mode               0: Set AEQ to use nonperiodic mode
 AEQ_PER_MODE                 6
                                     Select                                            1: Set AEQ to use periodic mode
                                     Adaptive Equalization Manual Fine-Tune            0: Do not trigger AEQ fine tuning
 AEQ_MAN_TRG_REQ              5      Request: Rising edge of this register triggers    1: Write 1 to this bit to manually trigger the
                                     AEQ fine tuning when not in periodic mode         AEQ fine tuning
                                                                                       00000: Eye-opening threshold is disabled
                                     Eye-Width Trigger Threshold: Eye-width            10000: 50% open-eye triggers fine-tune
 EWM_PER_THR                 4:0
                                     threshold to trigger a fine tune operation        operation
                                                                                       OTHER: Do Not Use
www.maximintegrated.com                                                                                          Maxim Integrated │ 47


MAX96700                                                                                    14-Bit GMSL Deserializer
                                                                                   with Coax or STP Cable Input
det_err (0x15)
       BIT            7             6               5              4            3               2             1              0
 Field                                                             DET_ERR[7:0]
 Reset                                                               XXXXXXXXb
 Access Type                                                          Read Only
     BITFIELD       BITS                         DESCRIPTION                                            DECODE
                                                                                     00000000: Value is 0
                                                                                     00000001: Value is 1
 DET_ERR             7:0   Detected Error Counter
                                                                                     XXXXXXXX
                                                                                     11111111: Value is 255.
prbs_err (0x16)
       BIT            7             6               5              4            3               2             1              0
 Field                                                            PRBS_ERR[7:0]
 Reset                                                               XXXXXXXXb
 Access Type                                                          Read Only
     BITFIELD       BITS                         DESCRIPTION                                            DECODE
                                                                                     00000000: Value is 0
                                                                                     00000001: Value is 1
 PRBS_ERR            7:0   PRBS Error Counter
                                                                                     XXXXXXXX
                                                                                     11111111: Value is 255
lf (0x17)
       BIT           7             6                5             4             3               2             1              0
                              MAX_RT_
 Field             RSVD                        PRBS_OK         GPI_IN             LF_NEG[1:0]                   LF_POS[1:0]
                                  ERR
 Reset               Xb            Xb              Xb             Xb                   XXb                          XXb
                             Read Clears
 Access Type     Read Only                     Read Only     Read Only             Read Only                     Read Only
                                   All
    BITFIELD        BITS                         DESCRIPTION                                            DECODE
 RSVD                 7    Reserved: Do not change from default value                X: Reserved
                           Maximum Retransmission Error Bit: Goes high if            0: No control-channel retransmission error
 MAX_RT_ERR           6    packet control channel hits maximum retransmission        1: Control-channel retransmission maximum
                           limit (8 retries); cleared when read                      limit reached
                           PRBS OK: MAX9271/MAX9273-compatible PRBS                  0: No MAX9271/MAX9273-compatible PRBS
                           test for link is terminated normally; check PRBS_ERR      test completed
 PRBS_OK              5
                           register for the PRBS success; for other SerDes read      1: MAX9271/MAX9273-compatible PRBS test
                           PRBS_ERR registers                                        completed normally
                                                                                     0: GPI is input low
 GPI_IN               4    GPI Pin Level
                                                                                     1: GPI is input high
                                                                                     00: Short to battery detected
                           Line Fault: Line-fault status of the indicated input
                                                                                     01: Short to ground detected
 LF_NEG              3:2   LF_POS -> LMN0
                                                                                     10: No faults detected
                           LF_NEG -> LMN1
                                                                                     11: Open cable detected
                                                                                     00: Short to battery detected
                           Line Fault: Line-fault status of the indicated input
                                                                                     01: Short to ground detected
 LF_POS              1:0   LF_POS -> LMN0
                                                                                     10: No faults detected
                           LF_NEG -> LMN1
                                                                                     11: Open cable detected
www.maximintegrated.com                                                                                         Maxim Integrated │ 48


MAX96700                                                                            14-Bit GMSL Deserializer
                                                                              with Coax or STP Cable Input
rsvd_18 (0x18)
      BIT            7            6             5              4            3           2               1             0
 Field                                                            RSVD[7:0]
 Reset                                                           XXXXXXXXb
 Access Type                                                      Read Only
 BITFIELD       BITS                     DESCRIPTION                                          DECODE
 RSVD            7:0      Reserved: Do not change from default value        XXXXXXXX: Reserved
cc_crc_errcnt (0x19)
      BIT            7            6             5              4            3           2               1             0
 Field                                                    CC_CRC_ERRCNT[7:0]
 Reset                                                           XXXXXXXXb
 Access Type                                                      Read Only
      BITFIELD          BITS                    DESCRIPTION                                       DECODE
                                                                                 00000000: Value is 0
                                Packet-Based Control-Channel CRC Error           00000001: Value is 1
 CC_CRC_ERRCNT           7:0
                                Counter                                          XXXXXXXX
                                                                                 11111111: Value is 255
rceg_err_cnt (0x1A)
      BIT            7            6             5              4            3           2               1             0
 Field                                                    RCEG_ERR_CNT[7:0]
 Reset                                                           XXXXXXXXb
 Access Type                                                      Read Only
      BITFIELD          BITS                    DESCRIPTION                                       DECODE
                                                                                 00000000: Value is 0
                                                                                 00000001: Value is 1.
 RCEG_ERR_CNT            7:0    Control-Channel Number of Generated Errors
                                                                                 XXXXXXXX
                                                                                 11111111: Value is 255
www.maximintegrated.com                                                                                  Maxim Integrated │ 49


MAX96700                                                                                 14-Bit GMSL Deserializer
                                                                                 with Coax or STP Cable Input
i2csel (0x1B)
      BIT             7            6           5               4              3              2             1              0
                                                                                        LINE_CRC_
 Field             RSVD         RSVD         RSVD           RSVD          I2CSEL                         RSVD          RSVD
                                                                                           ERR
 Reset               0b           0b          0b              0b             Xb             Xb            Xb             Xb
                                                                                        Read Clears
 Access Type    Write, Read  Write, Read Write, Read     Write, Read    Read Only                     Read Only      Read Only
                                                                                            All
    BITFIELD          BITS                   DESCRIPTION                                           DECODE
 RSVD                   7     Reserved: Do not change from default value        0: Reserved
 RSVD                   6     Reserved: Do not change from default value        0: Reserved
 RSVD                   5     Reserved: Do not change from default value        0: Reserved
 RSVD                   4     Reserved: Do not change from default value        0: Reserved
                                                                                0: Low-I2CSEL pin detected (UART)
 I2CSEL                 3     I2CSEL Pin Level: Detected I2CSEL pin level
                                                                                1: High-I2CSEL pin detected (I2C)
                              CRC-Error Bit: Goes high if received video line
 LINE_CRC_                                                                      0: No line CRC error detected
                        2     has CRC mismatch and latched; cleared to 0
 ERR                                                                            1: Line CRC error detected
                              when read
 RSVD                   1     Reserved: Do not change from default value        X: Reserved
 RSVD                   0     Reserved: Do not change from default value        X: Reserved
ewm_eye_width (0x1C)
      BIT             7            6           5               4              3             2              1             0
 Field             RSVD         RSVD                                     EOM_EYE_WIDTH[5:0]
 Reset               0b           0b                                             XXXXXXb
 Access Type    Write, Read  Write, Read                                        Read Only
      BITFIELD          BITS                 DESCRIPTION                                           DECODE
 RSVD                     7   Reserved: Do not change from default value        0: Reserved
 RSVD                     6   Reserved: Do not change from default value        0: Reserved
                                                                                000000: Width is 0%
                              Measured Eye Opening: Opening width =
 EOM_EYE_WIDTH           5:0                                                    000001: Width is 1/63 x 100%
                              EOM_EYE_WIDTH / 63 * 100%
                                                                                111111: Width is 63/63 x 100%
www.maximintegrated.com                                                                                     Maxim Integrated │ 50


MAX96700                                                                                14-Bit GMSL Deserializer
                                                                                    with Coax or STP Cable Input
aeq_bst (0x1D)
      BIT             7              6              5             4              3           2             1             0
                                                              UNDER-
 Field             RSVD          RSVD            RSVD         BOOST_                         AEQ_BST[3:0]
                                                                DET
 Reset               0b             0b             0b            Xb                              XXXXb
 Access Type    Write, Read    Write, Read    Write, Read    Read Only                         Read Only
       BITFIELD           BITS                         DESCRIPTION                                     DECODE
 RSVD                        7       Reserved: Do not change from default value         0: Reserved
 RSVD                        6       Reserved: Do not change from default value         0: Reserved
 RSVD                        5       Reserved: Do not change from default value         0: Reserved
                                     Underboost Detected: '1' indicates that an         0: Normal operation
 UNDERBOOST_DET              4       underboost is detected when the AEQ is at the      1: Underboost (at maximum AEQ gain)
                                     maximum setting                                    detected
                                                                                        0000: 1.6dB EQ setting
                                                                                        0001: 2.1dB EQ setting
                                                                                        0010: 2.8dB EQ setting
                                                                                        0011: 3.5dB EQ setting
                                                                                        0100: 4.3dB EQ setting
                                     Adaptive Equalizer Boost Value: Selected           0101: 5.2dB EQ setting
 AEQ_BST                    3:0      adaptive equalizer value; settings correspond to   0110: 6.3dB EQ setting
                                     gain at 750MHz                                     0111: 7.3dB EQ setting
                                                                                        1000: 8.5dB EQ setting
                                                                                        1001: 9.7dB EQ setting
                                                                                        1010: 11dB EQ setting
                                                                                        1011: 12.2dB EQ setting
                                                                                        11XX: Reserved
id (0x1E)
      BIT             7              6              5             4              3           2             1             0
 Field                                                                 ID[7:0]
 Reset                                                              XXXXXXXXb
 Access Type                                                         Read Only
       BITFIELD            BITS                        DESCRIPTION                                     DECODE
                                     Device ID: 8-bit value depends on the GMSL
 ID                         7:0                                                         01001010: MAX96700
                                     device attached
www.maximintegrated.com                                                                                     Maxim Integrated │ 51


MAX96700                                                                                14-Bit GMSL Deserializer
                                                                                 with Coax or STP Cable Input
revision (0x1F)
      BIT             7            6               5              4            3             2             1             0
 Field             RSVD         RSVD           RSVD         HDCPCAP                          REVISION[3:0]
 Reset               0b           0b              0b             Xb                              XXXXb
 Access Type    Write, Read  Write, Read     Write, Read    Read Only                          Read Only
     BITFIELD        BITS                     DESCRIPTION                                           DECODE
 RSVD                   7   Reserved: Do not change from default value           0: Reserved
 RSVD                   6   Reserved: Do not change from default value           0: Reserved
 RSVD                   5   Reserved: Do not change from default value           0: Reserved
                                                                                 0: Device does not have HDCP
 HDCPCAP                4   HDCP Capability: '1' = HDCP capable
                                                                                 1: Device is HDCP capable
                                                                                 0000: Value is 0
 REVISION             3:0   Device Revision                                      0001: Value is 1
                                                                                 1111: Value is 15
crcvalue (0x20 to 0x23)
      BIT             7            6               5              4            3             2             1             0
 Field                                                           CRCVALUE[7:0]
 Reset                                                              XXXXXXXXb
 Access Type                                                         Read Only
     BITFIELD        BITS                     DESCRIPTION                                           DECODE
                            CRC Value: CRC output for latest line;               00000000: Value is 0
 CRCVALUE              7:0  CRC_VALUE_3 to CRC_VALUE_0 represents                00000001: Value is 1
                            CRC[31:0].                                           11111111: Value is 255
crossbar (0x65 to 0x6B)
      BIT             7            6               5              4            3             2             1             0
 Field                          CROSSBAR_N[3:0]                                          CROSSBAR_N+1[3:0]
 Reset                                  XXXXb                                                    XXXXb
 Access Type                         Write, Read                                               Write, Read
     BITFIELD        BITS                     DESCRIPTION                                           DECODE
                            Crossbar Setting: CROSSBAR selects the internal
                                                                                 0000: Connect D0 to output
                            signal to connect to the output pin, DOUT_.
                                                                                 0001: Connect D1 to output
                            Register crossbar_(N) contains settings for two
                                                                                 :: :
 CROSSBAR_N            7:4  outputs, with CROSSBAR_(N) at D[7:4] and
                                                                                 1101: Connect D13 to output
                            CROSSBAR_(N+1) at D[3:0]. Default settings for
                                                                                 1110: Force output low
                            CROSSBAR(N) connects internal signal D(N) to its
                                                                                 1111: Force output high
                            respective DOUT(N) pin.
                            Crossbar Setting: CROSSBAR selects the internal
                                                                                 0000: Connect D0 to output
                            signal to connect to the output pin, DOUT_.
                                                                                 0001: Connect D1 to output
                            Register crossbar_(N) contains settings for two
                                                                                 :: :
 CROSSBAR_N+1          3:0  outputs, with CROSSBAR_(N) at D[7:4] and
                                                                                 1101: Connect D13 to output
                            CROSSBAR_(N+1) at D[3:0]. Default settings for
                                                                                 1110: Force output low
                            CROSSBAR(N) connects internal signal D(N) to its
                                                                                 1111: Force output high
                            respective DOUT(N) pin.
www.maximintegrated.com                                                                                     Maxim Integrated │ 52


MAX96700                                                                             14-Bit GMSL Deserializer
                                                                              with Coax or STP Cable Input
rsvd_96 (0x96)
      BIT             7               6         5              4           3               2            1              0
 Field                  RSVD[1:0]                 RSVD[1:0]            RSVD            RSVD          RSVD           RSVD
 Reset                      01b                       01b                 0b              0b           0b             1b
 Access Type            Write, Read               Write, Read        Write, Read     Write, Read Write, Read     Write, Read
 BITFIELD       BITS                        DESCRIPTION                                        DECODE
 RSVD            7:6      Reserved: Do not change from default value      01: Reserved
 RSVD            5:4      Reserved: Do not change from default value      01: Reserved
 RSVD             3       Reserved: Do not change from default value      0: Reserved
 RSVD             2       Reserved: Do not change from default value      0: Reserved
 RSVD             1       Reserved: Do not change from default value      0: Reserved
 RSVD             0       Reserved: Do not change from default value      1: Reserved
rev_fast (0x97)
      BIT             7               6         5              4           3               2            1              0
 Field          REV_FAST          RSVD                                       RSVD[5:0]
 Reset               0b              0b                                       100010b
 Access Type    Write, Read     Write, Read                                  Write, Read
 BITFIELD       BITS                        DESCRIPTION                                        DECODE
 REV_                                                                     0: Disable reverse-channel fast mode
                  7       Reverse-Channel Fast Mode
 FAST                                                                     1: Enable reverse-channel fast mode
 RSVD             6       Reserved: Do not change from default value      0: Reserved
 RSVD            5:0      Reserved: Do not change from default value      100010: Reserved
rsvd_98 (0x98)
      BIT             7               6         5              4           3               2            1              0
 Field             RSVD           RSVD                                       RSVD[5:0]
 Reset               1b              0b                                       011010b
 Access Type    Write, Read     Write, Read                                  Write, Read
 BITFIELD       BITS                        DESCRIPTION                                        DECODE
 RSVD             7       Reserved: Do not change from default value      1: Reserved
 RSVD             6       Reserved: Do not change from default value      0: Reserved
 RSVD            5:0      Reserved: Do not change from default value      011010: Reserved
www.maximintegrated.com                                                                                  Maxim Integrated │ 53


MAX96700                                                                              14-Bit GMSL Deserializer
                                                                                with Coax or STP Cable Input
rsvd_99 (0x99)
      BIT             7            6             5               4           3             2           1              0
 Field             RSVD         RSVD          RSVD           RSVD        RSVD           RSVD       RSVD            RSVD
 Reset               0b           1b            0b              0b          0b            0b          0b             0b
 Access Type    Write, Read  Write, Read   Write, Read     Write, Read Write, Read   Write, Read Write, Read    Write, Read
 BITFIELD       BITS                     DESCRIPTION                                           DECODE
 RSVD             7       Reserved: Do not change from default value        0: Reserved
 RSVD             6       Reserved: Do not change from default value        1: Reserved
 RSVD             5       Reserved: Do not change from default value        0: Reserved
 RSVD             4       Reserved: Do not change from default value        0: Reserved
 RSVD             3       Reserved: Do not change from default value        0: Reserved
 RSVD             2       Reserved: Do not change from default value        0: Reserved
 RSVD             1       Reserved: Do not change from default value        0: Reserved
 RSVD             0       Reserved: Do not change from default value        0: Reserved
rsvd_9a (0x9A)
      BIT             7            6             5               4           3             2           1              0
 Field             RSVD         RSVD               RSVD[1:0]                          RSVD[2:0]                    RSVD
 Reset               0b           0b                   10b                              010b                         0b
 Access Type    Write, Read  Write, Read           Write, Read                       Write, Read                Write, Read
 BITFIELD       BITS                     DESCRIPTION                                           DECODE
 RSVD             7       Reserved: Do not change from default value        0: Reserved
 RSVD             6       Reserved: Do not change from default value        0: Reserved
 RSVD            5:4      Reserved: Do not change from default value        10: Reserved
 RSVD            3:1      Reserved: Do not change from default value        010: Reserved
 RSVD             0       Reserved: Do not change from default value        0: Reserved
www.maximintegrated.com                                                                                 Maxim Integrated │ 54


MAX96700                                                                             14-Bit GMSL Deserializer
                                                                              with Coax or STP Cable Input
rsvd_9b (0x9B)
      BIT             7            6               5           4           3              2               1               0
 Field             RSVD              RSVD[1:0]                       RSVD[2:0]                              RSVD[1:0]
 Reset               0b                  01b                            001b                                    10b
 Access Type    Write, Read          Write, Read                     Write, Read                            Write, Read
 BITFIELD       BITS                       DESCRIPTION                                         DECODE
 RSVD             7       Reserved: Do not change from default value      0: Reserved
 RSVD            6:5      Reserved: Do not change from default value      01: Reserved
 RSVD            4:2      Reserved: Do not change from default value      001: Reserved
 RSVD            1:0      Reserved: Do not change from default value      10: Reserved
rsvd_9c (0x9C)
      BIT             7            6               5           4           3              2               1               0
 Field             RSVD              RSVD[1:0]             RSVD                             RSVD[3:0]
 Reset               0b                  10b                  1b                              0100b
 Access Type    Write, Read          Write, Read         Write, Read                        Write, Read
 BITFIELD       BITS                       DESCRIPTION                                         DECODE
 RSVD             7       Reserved: Do not change from default value      0: Reserved
 RSVD            6:5      Reserved: Do not change from default value      10: Reserved
 RSVD             4       Reserved: Do not change from default value      1: Reserved
 RSVD            3:0      Reserved: Do not change from default value      0100: Reserved
rsvd_9d (0x9D)
      BIT             7            6               5           4           3              2               1               0
 Field             RSVD         RSVD           RSVD        RSVD      SOFT_PD           RSVD           RSVD            RSVD
 Reset               0b           0b              1b         01b          0b             0b              0b              0b
                                                                      Write 1 to
 Access Type    Write, Read  Write, Read     Write, Read Write, Read                Write, Read     Write, Read     Write, Read
                                                                     Set, Read
 BITFIELD       BITS                       DESCRIPTION                                         DECODE
 RSVD             7       Reserved: Do not change from default value      0: Reserved
 RSVD             6       Reserved: Do not change from default value      0: Reserved
 RSVD             5       Reserved: Do not change from default value      1: Reserved
 RSVD             4       Reserved: Do not change from default value      01: Reserved
                                                                          0: Normal operation
 SOFT_PD          3       Reserved: Do not change from default value
                                                                          1: Reset the device
 RSVD             2       Reserved: Do not change from default value      0: Reserved
 RSVD             1       Reserved: Do not change from default value      0: Reserved
 RSVD             0       Reserved: Do not change from default value      0: Reserved
www.maximintegrated.com                                                                                    Maxim Integrated │ 55


MAX96700                                                                                14-Bit GMSL Deserializer
                                                                                  with Coax or STP Cable Input
rsvd_9e (0x9E)
      BIT             7            6               5               4           3            2               1              0
 Field             RSVD              RSVD[1:0]                           RSVD[2:0]                      RSVD            RSVD
 Reset               1b                  10b                                010b                           0b             0b
 Access Type    Write, Read          Write, Read                         Write, Read                  Write, Read    Write, Read
 BITFIELD       BITS                       DESCRIPTION                                             DECODE
 RSVD             7       Reserved: Do not change from default value          1: Reserved
 RSVD            6:5      Reserved: Do not change from default value          10: Reserved
 RSVD            4:2      Reserved: Do not change from default value          010: Reserved
 RSVD             1       Reserved: Do not change from default value          0: Reserved
 RSVD             0       Reserved: Do not change from default value          0: Reserved
rsvd_9f (0x9F)
      BIT             7            6               5               4           3            2               1              0
 Field             RSVD         RSVD           RSVD            RSVD        RSVD             HPFTUNE[1:0]                RSVD
 Reset               0b           0b              0b              0b          0b                   01b                    0b
 Access Type    Write, Read  Write, Read     Write, Read     Write, Read Write, Read          Write, Read            Write, Read
 BITFIELD       BITS                       DESCRIPTION                                             DECODE
 RSVD             7       Reserved: Do not change from default value          0: Reserved
 RSVD             6       Reserved: Do not change from default value          0: Reserved
 RSVD             5       Reserved: Do not change from default value          0: Reserved
 RSVD             4       Reserved: Do not change from default value          0: Reserved
 RSVD             3       Reserved: Do not change from default value          0: Reserved
                                                                              00: 7.5MHz cutoff frequency
                                                                              01: 3.75MHz cutoff frequency
 HPFTUNE         2:1      Equalizer High-Pass Filter Cutoff Frequency
                                                                              10: 2.5MHz cutoff frequency
                                                                              11: 1.87MHz cutoff frequency
 RSVD             0       Reserved: Do not change from default value          0: Reserved
rsvd_a0 (0xA0)
      BIT             7            6               5               4           3            2               1              0
 Field             RSVD         RSVD                 RSVD[1:0]                                 RSVD[3:0]
 Reset               1b           0b                     10b                                      1110b
 Access Type    Write, Read  Write, Read             Write, Read                              Write, Read
 BITFIELD       BITS                       DESCRIPTION                                             DECODE
 RSVD             7       Reserved: Do not change from default value          1: Reserved
 RSVD             6       Reserved: Do not change from default value          0: Reserved
 RSVD            5:4      Reserved: Do not change from default value          10: Reserved
 RSVD            3:0      Reserved: Do not change from default value          1110: Reserved
www.maximintegrated.com                                                                                      Maxim Integrated │ 56


MAX96700                                                                              14-Bit GMSL Deserializer
                                                                                with Coax or STP Cable Input
rsvd_a1(0xA1)
      BIT            7          6              5             4               3             2             1             0
 Field                      RSVD[2:0]                                                 RSVD[4:0]
 Reset                        010b                                                     00100b
 Access Type               Write, Read                                               Write, Read
 BITFIELD       BITS                     DESCRIPTION                                            DECODE
 RSVD            7:5    Reserved: Do not change from default value          010: Reserved
 RSVD            4:0    Reserved: Do not change from default value          00100: Reserved
rsvd_a2 (0xA2)
      BIT            7          6              5             4               3             2             1             0
 Field                                                         RSVD[7:0]
 Reset                                                         00100000b
 Access Type                                                   Write, Read
 BITFIELD       BITS                     DESCRIPTION                                            DECODE
 RSVD            7:0    Reserved: Do not change from default value          00100000: Reserved
rsvd_a3 (0xA3)
      BIT            7          6              5             4               3             2             1             0
 Field                             RSVD[3:0]                                                 RSVD[3:0]
 Reset                               0110b                                                     1011b
 Access Type                       Write, Read                                               Write, Read
 BITFIELD       BITS                     DESCRIPTION                                            DECODE
 RSVD            7:4    Reserved: Do not change from default value          0110: Reserved
 RSVD            3:0    Reserved: Do not change from default value          1011: Reserved
rsvd_a4 (0xA4)
      BIT            7          6              5             4               3             2             1             0
 Field                      RSVD[2:0]                    RSVD            RSVD           RSVD               RSVD[1:0]
 Reset                        101b                          1b              0b            1b                   01b
 Access Type               Write, Read                Write, Read      Write, Read   Write, Read           Write, Read
 BITFIELD       BITS                     DESCRIPTION                                            DECODE
 RSVD            7:5    Reserved: Do not change from default value          101: Reserved
 RSVD             4     Reserved: Do not change from default value          1: Reserved
 RSVD             3     Reserved: Do not change from default value          0: Reserved
 RSVD             2     Reserved: Do not change from default value          1: Reserved
 RSVD            1:0    Reserved: Do not change from default value          01: Reserved
www.maximintegrated.com                                                                                   Maxim Integrated │ 57


MAX96700                                                                               14-Bit GMSL Deserializer
                                                                                with Coax or STP Cable Input
rsvd_a5 (0xA5)
      BIT             7            6               5           4            3              2      1              0
 Field                               RSVD[3:0]                                 RSVD[1:0]             RSVD[1:0]
 Reset                                 1100b                                       11b                   01b
 Access Type                         Write, Read                               Write, Read           Write, Read
 BITFIELD       BITS                       DESCRIPTION                                       DECODE
 RSVD            7:4      Reserved: Do not change from default value        1100: Reserved
 RSVD            3:2      Reserved: Do not change from default value        11: Reserved
 RSVD            1:0      Reserved: Do not change from default value        01: Reserved
rsvd_a6 (0xA6)
      BIT             7            6               5           4            3              2      1              0
 Field             RSVD         RSVD           RSVD        RSVD                RSVD[1:0]             RSVD[1:0]
 Reset               0b           0b              0b          0b                   00b                   01b
 Access Type    Write, Read  Write, Read     Write, Read Write, Read           Write, Read           Write, Read
 BITFIELD       BITS                       DESCRIPTION                                       DECODE
 RSVD             7       Reserved: Do not change from default value        0: Reserved
 RSVD             6       Reserved: Do not change from default value        0: Reserved
 RSVD             5       Reserved: Do not change from default value        0: Reserved
 RSVD             4       Reserved: Do not change from default value        0: Reserved
 RSVD            3:2      Reserved: Do not change from default value        00: Reserved
 RSVD            1:0      Reserved: Do not change from default value        01: Reserved
rsvd_c9 (0xC9)
      BIT             7            6               5           4            3              2      1              0
 Field                                                            RSVD[7:0]
 Reset                                                           XXXXXXXXb
 Access Type                                                      Read Only
 BITFIELD       BITS                       DESCRIPTION                                       DECODE
 RSVD            7:0      Reserved: Do not change from default value        XXXXXXXX: Reserved
www.maximintegrated.com                                                                             Maxim Integrated │ 58


MAX96700                                                                               14-Bit GMSL Deserializer
                                                                                with Coax or STP Cable Input
rsvd_ca (0xCA)
      BIT             7               6             5          4             3             2             1               0
 Field             RSVD            RSVD          RSVD            RSVD[1:0]               RSVD         RSVD           RSVD
 Reset               0b              Xb            Xb                XXb                  Xb            Xb              Xb
 Access Type    Write, Read     Read Only       Read Only        Read Only             Read Only    Read Only      Read Only
 BITFIELD       BITS                          DESCRIPTION                                       DECODE
 RSVD             7       Reserved: Do not change from default value        0: Reserved
 RSVD             6       Reserved: Do not change from default value        X: Reserved
 RSVD             5       Reserved: Do not change from default value        X: Reserved
 RSVD            4:3      Reserved: Do not change from default value        XX: Reserved
 RSVD             2       Reserved: Do not change from default value        X: Reserved
 RSVD             1       Reserved: Do not change from default value        X: Reserved
 RSVD             0       Reserved: Do not change from default value        X: Reserved
cc_locked (0xCB)
      BIT             7               6             5          4             3             2             1               0
                                                                                                       CC_
                                                                           CC_           REM_
 Field             RSVD            RSVD          RSVD        RSVD                                   WBLOCK_          RSVD
                                                                         WBLOCK        CCLOCK
                                                                                                      LOST
 Reset               Xb              Xb            Xb         Xb            Xb            Xb            Xb              0b
 Access Type     Read Only      Read Only       Read Only Read Only     Read Only      Read Only    Read Only      Write, Read
 BITFIELD       BITS                          DESCRIPTION                                       DECODE
 RSVD             7       Reserved: Do not change from default value        X: Reserved
 RSVD             6       Reserved: Do not change from default value        X: Reserved
 RSVD             5       Reserved: Do not change from default value        X: Reserved
 RSVD             4       Reserved: Do not change from default value        X: Reserved
 CC_                      Control-Channel Word Boundary Locked: '1'         0: Control-channel word boundary not locked.
                  3
 WBLOCK                   indicates locked.                                 1: Control-channel word boundary locked.
 REM_                     Remote-Side CC Locked: '1' indicates remote       0: Remote-side control channel not locked.
                  2
 CCLOCK                   side CC locked.                                   1: Remote-side control channel locked.
 CC_                      Word-Boundary Lock Lost: This bit is set to 1
                                                                            0: Normal operation
 WBLOCK_          1       when reverse control-channel word boundary loses
                                                                            1: Control-channel word boundary lost lock.
 LOST                     lock. It is cleared when read.
 RSVD             0       Reserved: Do not change from default value        0: Reserved
www.maximintegrated.com                                                                                   Maxim Integrated │ 59


MAX96700                                                                               14-Bit GMSL Deserializer
                                                                                 with Coax or STP Cable Input
rsvd_cc (0xCC)
      BIT             7           6             5              4             3           2             1             0
 Field             RSVD                                                  RSVD[6:0]
 Reset               0b                                                  XXXXXXXb
 Access Type    Write, Read                                              Read Only
 BITFIELD       BITS                      DESCRIPTION                                         DECODE
 RSVD             7       Reserved: Do not change from default value         0: Reserved
 RSVD            6:0      Reserved: Do not change from default value         XXXXXXX: Reserved
rsvd_cd (0xCD)
      BIT             7           6             5              4             3           2             1             0
 Field             RSVD                                                  RSVD[6:0]
 Reset               0b                                                  XXXXXXXb
 Access Type    Write, Read                                              Read Only
 BITFIELD       BITS                      DESCRIPTION                                         DECODE
 RSVD             7       Reserved: Do not change from default value         0: Reserved
 RSVD            6:0      Reserved: Do not change from default value         XXXXXXX: Reserved
rsvd_fd (0xFD)
      BIT             7           6             5              4             3           2             1             0
 Field                                                           RSVD[7:0]
 Reset                                                                0b
 Access Type                                                     Write, Read
 BITFIELD       BITS                      DESCRIPTION                                         DECODE
 RSVD            7:0      Reserved: Do not change from default value         0: Reserved
rsvd_fe (0xFE)
      BIT             7           6             5              4             3           2             1             0
 Field                              RSVD[3:0]                                              RSVD[3:0]
 Reset                                   0b                                                     0b
 Access Type                        Write, Read                                            Write, Read
 BITFIELD       BITS                      DESCRIPTION                                         DECODE
 RSVD            7:4      Reserved: Do not change from default value         0: Reserved
 RSVD            3:0      Reserved: Do not change from default value         0: Reserved
www.maximintegrated.com                                                                                 Maxim Integrated │ 60


MAX96700                                                                       14-Bit GMSL Deserializer
                                                                         with Coax or STP Cable Input
rsvd_ff (0xFF)
      BIT             7            6             5             4     3           2            1             0
 Field             RSVD         RSVD          RSVD         RSVD                     RSVD[3:0]
 Reset               0b           0b            0b            0b                     XXXXb
 Access Type    Write, Read  Write, Read   Write, Read  Write, Read                 Read Only
 BITFIELD       BITS                     DESCRIPTION                                  DECODE
 RSVD             7       Reserved: Do not change from default value 0: Reserved
 RSVD             6       Reserved: Do not change from default value 0: Reserved
 RSVD             5       Reserved: Do not change from default value 0: Reserved
 RSVD             4       Reserved: Do not change from default value 0: Reserved
 RSVD            3:0      Reserved: Do not change from default value XXXX: Reserved
www.maximintegrated.com                                                                        Maxim Integrated │ 61


MAX96700                                                                            14-Bit GMSL Deserializer
                                                                              with Coax or STP Cable Input
Applications Information                                      Bus Data Rates
                                                              The bus data rate depends on the settings BWS and
Parallel Interface
                                                              DBL. Table 4 lists the available PCLK rates available for
The CMOS parallel-interface data width is programmable        different bus-width settings. For lower PCLK rates, set
and depends on the application. Using a larger width          DBL = 0 (if DBL = 1 in both the serializer and deserializer).
(BWS = 1) results in a lower-pixel clock rate, while a
smaller width (BWS = 0) allows a higher-pixel clock rate.     Crossbar Switch
Bus Data Width                                                By default, the crossbar switch connects the serializer
                                                              input pins DIN_ and HS/VS (when HV encoding is used)
The bus data width depends on the selected modes. The
                                                              to the corresponding deserializer output pins DOUT_ and
available bus width is less when using error detection or
                                                              HS/VS when DBL of the serializer and deserializer match.
when in double mode (DBL = 1). Table 3 shows the avail-
                                                              When there is a DBL mismatch use Tables 5 - 7 to map the
able bit widths and default mapping for various modes.
                                                              serial bits to the crossbar inputs. Reprogram the crossbar
                                                              switch when changing the output pin assignments.
Table 3. Output-Data Width Selection
                                                              Crossbar Switch Programming
    REGISTER BIT SETTINGS                                     Each output pin can be assigned any of the 14 DOUT
                       PXL_             OUTPUT MAPPING        signals. Multiple outputs can share the same input. To force
DBL BWS HIBW                   HVEN
                       CRC                                    an output low, and ignore the input, set CROSSBAR_ bit
  1     1       —        1        1   DOUT11:0, HS, VS        = 1110. To force an output high set CROSSBAR_ = 1111.
  1     1       —        1        0   DOUT11:0                Recommended Crossbar Switch Programming
  1     1       —        0        1   DOUT11:0*, HS, VS       Procedure
  1     1       —        0        0   DOUT13:0*               The following procedure programs the crossbar switch to
                                                              reassign input/output pin locations:
  1     0       1        1       —    DOUT8:0, HS, VS
                                                              1) For the crossbar output equivalent of DOUT0 (XBO0)
  1     0       1        0       —    DOUT11:0, HS, VS
                                                                  select which pin to map (e.g., DOUT4 -> XBI4).
  1     0       0        1        1   DOUT7:0, HS, VS
                                                              2) Set the crossbar bits (CROSSBAR0) to the desired
  1     0       0        1        0   DOUT7:0
                                                                  selected mapped input (e.g., CROSSBAR0 = 0100).
  1     0       0        0        1   DOUT10:0, HS, VS
                                                              3) Repeat for the other crossbar outputs.
  1     0       0        0        0   DOUT10:0
  0     1       —        1        1   DOUT11:0*, HS, VS
                                                              Table 4. Data-Rate Selection Table
  0     1       —        1        0   DOUT13:0*
                                                               DRS     DBL BWS HIBW              PCLK RANGE (MHZ)
  0     1       —        0        1   DOUT11:0*, HS, VS
                                                                 0       1      1     0    25 to 87
  0     1       —        0        0   DOUT13:0*
                                                                 0       1      0     0    33.3 to 116
  0     0       1       —        —    DOUT11:0*, HS, VS
                                                                 0       1      0     1    73.3 to 116
  0     0       0        1        1   DOUT11:0*, HS, VS
                                                                 0       0      1     0    12.5 to 43.5
  0     0       0        1        0   DOUT13:0*
                                                                 0       0      0     0    16.7 to 58
  0     0       0        0        1   DOUT11:0*, HS, VS
                                                                 0       0      0     1    36.7 to 58
  0     0       0        0        0   DOUT13:0*
                                                                 1*      0      1     0    6.25 to 12.5
*The bit width is limited by the number of available outputs.
                                                                 1*      0      0     0    8.33 to 16.7
                                                              *Use DRS = 1 with legacy devices only (MAX92XX).
www.maximintegrated.com                                                                                 Maxim Integrated │ 62


MAX96700                                                       14-Bit GMSL Deserializer
                                                        with Coax or STP Cable Input
Table 5. Output Map (DBL = 0 or DBL = 1, First Word)
              BIT SETTING                       OUTPUT BITS (FIRST WORD)
 DB   HV     BW    HB   CR DE SC* A0 A1 A2 A3  A4  A5   A6    A7   A8 A9 A10  A11    A12   A13
  0    0      X     0    X  0  1   0  1  2  3   4   5    6     7    8  9 10    11    14     15
  0    0      X     0    X  1  1   0  1  2  3   4   5    6     7    8  9 10    13    14     15
  0    0      X     0    X  X  2   0  1  2  3   4   5    6     7    8  9 10    11    12     13
  0    1      X     0    X  1  1   0  1  2  3   4   5    6     7    8  9 10    13     H      V
  0    1      X     0    X  1  2   0  1  2  3   4   5    6     7    8  9 10    11     H      V
  0    1      X     0    X  0 1,2  0  1  2  3   4   5    6     7    8  9 10    11     H      V
  0    0      0     1    X  0  0   0  1  2  3   4   5    6     7    8  9 10    11     H      V
  0    0      0     1    X  1  0   0  1  2  3   4   5    6     7    8  9 10    D      H      V
  1    0      0     0    0  X  3   0  1  2  3   4   5    6     7    8  9 10    Z      Z      Z
  1    0      0     0    1  X  3   0  1  2  3   4   5    6     7   Z   Z  Z    Z      Z      Z
  1    0      1     0    0  X  3   0  1  2  3   4   5    6     7    8  9 10    11    12     13
  1    0      1     0    1  X  3   0  1  2  3   4   5    6     7    8  9 10    11     Z      Z
  1    1      0     0    0  0 1,2  0  1  2  3   4   5    6     7    8  9 10    Z     HL     VL
  1    1      0     0    0  1 1,2  0  1  2  3   4   5    6     7    8  9  Z    10    HL     VL
  1    1      0     0    1  0 1,2  0  1  2  3   4   5    6     7   Z   Z  Z    Z     HL     VL
  1    1      0     0    1  1 1,2  0  1  2  3   4   5    6    Z    Z   Z  Z     7    HL     VL
  1    1      1     0    0  1  1   0  1  2  3   4   5    6     7    8  9 10    13    HL     VL
  1    1      1     0    0  1  2   0  1  2  3   4   5    6     7    8  9 10    11    HL     VL
  1    1      1     0    0  0 1,2  0  1  2  3   4   5    6     7    8  9 10    11    HL     VL
  1    1      1     0    1  X 1,2  0  1  2  3   4   5    6     7    8  9 10    11    HL     VL
  1    0      0     1    0  0  0   0  1  2  3   4   5    6     7    8  9 10    11    HL     VL
  1    0      0     1    0  1  0   0  1  2  3   4   5    6     7    8  9 10    DL    HL     VL
  1    0      0     1    1  0  0   0  1  2  3   4   5    6     7    8  Z  Z    Z     HL     VL
  1    0      0     1    1  1  0   0  1  2  3   4   5    6     7    8  Z  Z    DL    HL     VL
www.maximintegrated.com                                                    Maxim Integrated │ 63


MAX96700                                                                               14-Bit GMSL Deserializer
                                                                                with Coax or STP Cable Input
Table 6. Output Map (DBL = 1, Second Word)
               BIT SETTING                                        OUTPUT BITS (SECOND WORD)
  DB    HV    BW    HB   CR     DE    SC*   B0   B1   B2    B3     B4     B5    B6    B7      B8     B9   B10  B11    B12   B13
   1     0     0     0    0      X      3    11  12    13   14     15     16    17    18      19     20   21    Z      Z      Z
   1     0     0     0    1      X      3     8   9    10   11     12     13    14    15      Z      Z     Z    Z      Z      Z
   1     0     1     0    0      X      3    15  16    17   18     19     20    21    22      23     24   25    26    27     28
   1     0     1     0    1      X      3    12  13    14   15     16     17    18    19      20     21   22    23     Z      Z
   1     1     0     0    0      0    1,2    11  12    13   14     15     16    17    18      19     20   21    Z     HH     VH
   1     1     0     0    0      1    1,2    11  12    13   14     15     16    17    18      19     20    Z    21    HH     VH
   1     1     0     0    1      0    1,2     8   9    10   11     12     13    14    15      Z      Z     Z    Z     HH     VH
   1     1     0     0    1      1    1,2     8   9    10   11     12     13    14     Z      Z      Z     Z    15    HH     VH
   1     1     1     0    0      1      1    15  16    17   18     19     20    21    22      23     24   25    28    HH     VH
   1     1     1     0    0      1      2    15  16    17   18     19     20    21    22      23     24   25    26    HH     VH
   1     1     1     0    0      0    1,2    15  16    17   18     19     20    21    22      23     24   25    26    HH     VH
   1     1     1     0    1      X    1,2    12  13    14   15     16     17    18    19      20     21   22    23    HH     VH
   1     0     0     1    0      0      0    12  13    14   15     16     17    18    19      20     24   25    26    HH     VH
   1     0     0     1    0      1      0    12  13    14   15     16     17    18    19      20     24   25   DH     HH     VH
   1     0     0     1    1      0      0     9  10    11   12     13     14    15    16      17     Z     Z    Z     HH     VH
   1     0     0     1    1      1      0     9  10    11   12     13     14    15    16      17     Z     Z   DH     HH     VH
Table 7. Legend
                  BIT SETTINGS                                            MAPPED SYNC OUTPUTS
           DB            Double mode bit DBL         H      HSYNC ( when DBL = 0)
           HV            H/V Encoding bit HVEN       V      VSYNC ( when DBL = 0)
           BW            BWS bit                     D      DE ( when DBL = 0)
           HB            HIBW bit                   HH      HSYNC (high word, DBL = 1)
           CR            PXL_CRC bit                VH      VSYNC (high word, DBL = 1)
           DE            DEEN                       DH      DE (high word, DBL = 1)
           SC*           HV_SRC (dec)               HL      HSYNC (low word, DBL = 1)
            X            1 or 0                     VL      VSYNC (low word, DBL = 1)
                   BIT COLOR                        DL      DE (low word, DBL = 1)
                         Sync Bits                   #      Serial Bits
                         Output on first word        Z      Zero
                         Output on second word
                         Zero
*HV_SRC is automatically set by default. MAX96705 mode automatically sets HV_SRC to 0, 1, or 3 according to the other bit set-
tings above. MAX96707 mode automatically sets HV_SRC to 0, 2, or 3 according to the other bit settings above.
www.maximintegrated.com                                                                                     Maxim Integrated │ 64


MAX96700                                                                           14-Bit GMSL Deserializer
                                                                            with Coax or STP Cable Input
Control-Channel Interfaces                                   Cascaded/Parallel Devices
I2C                                                          GMSL supports cascaded and parallel devices con-
                                                             nected through I2C. When cascading or using parallel
Set I2CSEL = 1 to configure the control channel for I2C-
                                                             links, all I2C commands are forwarded to all links. Each
to-I2C mode. In this mode, the control channel forwards
                                                             link attempts to hold the control channel until it receives
I2C commands from the microcontroller side to the other
                                                             an acknowledge/non-acknowledge from the remote side
side of the GMSL link. The remote device acts as an I2C
                                                             device. It is important to keep the control channel active
master to the other peripherals connected to the remote
                                                             between links in order to prevent timeout. If a link is
side device. I2C-to-I2C mode uses clock stretching to hold
                                                             unused, keep the control channel clear by turning on the
the microcontroller until the data and the acknowledge/
                                                             configuration link, disconnecting the I2C lines, or power-
no-acknowledge have been sent across the link.
                                                             ing down the unused device.
I2C Bit Rate
                                                             Dual μC Control
The I2C interface accepts bit rates from 9.6kbps to
                                                             Most systems use a single microcontroller; however, µCs
1Mbps. The local I2C rate is set by the microcontroller.
                                                             can reside on each side simultaneously and trade off run-
The remote I2C rate is set by the remote device. By
                                                             ning the control channel. Contention occurs if both µCs
default the control channel is set up for a 400kbps-to-I2C
                                                             attempt to use the control channel at the same time. It is
bit rate. Program the I2C_MSTBT and SLV_SH bits (reg-
                                                             up to the user to prevent this contention by implementing
ister 0x0D) to match the desired microcontroller I2C rate.
                                                             a higher-level protocol. In addition, the control channel
Software Programming of the Device Addresses                 does not provide arbitration between I2C masters on both
The serializer and deserializer have programmable device     sides of the link. An acknowledge frame is not generated
addresses. This allows multiple GMSL devices, along with     when communication fails due to contention. If communi-
I2C peripherals, to coexist on the same control channel.     cation across the serial link is not required, the µCs can
The serializer device address is in register 0x00 of each    disable the forward and reverse control channel using
device, while the deserializer device address is in register the FWDCCEN and REVCCEN bits (0x04, D[1:0]) in the
0x01 of each device. To change a device address, first       serializer/deserializer. Communication across the serial
write to the device whose address changes (register 0x00     link is stopped and contention between µCs cannot occur.
of the serializer for serializer device address change, or   Packet-Based Control-Channel I2C
register 0x01 of the deserializer for deserializer device
                                                             Packet-based control-channel I2C is not enabled by
address change). Then write the same address into the
                                                             default. To enable packet-based I2C, set PKTCC_EN =
corresponding register on the other device (register 0x00
                                                             1 in the deserializer and wait 2ms. During this time, the
of the deserializer for serializer device address change,
                                                             deserializer automatically enables packet-based control
or register 0x01 of the serializer for deserializer device
                                                             channel in the serializer.
address change).
                                                             The internal bit rate used by the packet control channel
I2C Address Translation                                      does not depend on the I2C bit rate used by the host µC.
The device supports I2C address translation for up to        The raw forward control channel bit rate is the same as
two device addresses. Use address translation to assign      PCLK (e.g., 10Mbps when fPCLK is 10MHz). The raw
unique device addresses to peripherals with limited          reverse-channel bit rate is 850kbps typically (425kbps
I2C addresses. Source addresses (address to translate        when HIM = 1). The packet length is 9 bits + the CRC bit
from) are stored in registers 0x09 and 0x0B. Destination     length, and affects the overall symbol rate. A larger CRC
addresses (address to translate to) are stored in registers  bit length lowers the overall symbol rate.
0x0A and 0x0C.
                                                             The latency of GPI/GPO transitions depend on the packet
Configuration Blocking                                       length. The latency of an I2C transmission across the
The device can block changes to its registers. Set           control channel depends on both the incoming/outgoing
CFGBLOCK to make all registers read only. Once set, the      SCL rate and the control-channel symbol rate. Sending a
registers remain blocked until the supplies are removed or   single byte from serializer to deserializer has an additional
until PWDNB is low.                                          delay of 4 SCL bit times + 1.5 symbols. Sending a single
                                                             byte from deserializer to serializer has an additional delay
                                                             of 5 SCL bit times + 1.5 Symbols.
www.maximintegrated.com                                                                               Maxim Integrated │ 65


MAX96700                                                                                               14-Bit GMSL Deserializer
                                                                                             with Coax or STP Cable Input
UART                                                                        UART Timing
Set I2CSEL = 0 to configure the control channel for UART                    In base mode, the UART idles high (through a pullup
or UART to I2C. In this mode, the control channel for-                      resistor). Each GMSL-UART byte consists of a START
wards UART commands from the microcontroller side to                        bit, 8 data bits, an even-parity bit and a stop bit (Figure
the other side of the GMSL link. When INTTYPE = 00, the                     20). Keep the idle time between bytes of the same UART
remote device acts as an I2C master to the other periph-                    packet to less than 4 bit times. The GMSL-UART protocol
erals connected to the remote side device. UART-to-I2C                      is listed in Figure 21. A write packet consists of a SYNC
mode does not support devices that use clock stretching.                    byte (Figure 22). Device address byte, Starting register
                                                                            address byte, number of bytes to write, and the data
Base Mode
                                                                            bytes. The slave device responds with an acknowledge
In base mode, UART packets control the serializer, dese-                    byte (Figure 23) if the write was successful. A Read pack-
rializer and attached peripherals.                                          et consists of a SYNC byte, Device address byte, Starting
                                                                            register address byte, and number of bytes to read. The
                                                                            slave device responds with an acknowledge byte and the
                                                                            read data bytes.
                                                                 1 UART FRAME
                     START      D0         D1      D2        D3        D4         D5        D6          D7     PARITY*      STOP
                                FRAME 1                                    FRAME 2                                        FRAME 3
                                                 STOP      START                               STOP      START
              *BASE MODE USES EVEN PARITY
Figure 20. GMSL-UART Data Format for Base Mode
                                                                 WRITE DATA FORMAT
                          SYNC    DEV ADDR + R/W  REG ADDR   NUMBER OF BYTES      BYTE 1               BYTE N
                                                             MASTER WRITES TO SLAVE                                    ACK
                                                                                                       MASTER READS FROM SLAVE
                                                                READ DATA FORMAT
                          SYNC    DEV ADDR + R/W  REG ADDR NUMBER OF BYTES
                                              MASTER WRITES TO SLAVE               ACK         BYTE 1                BYTE N
                                                                             MASTER READS FROM SLAVE
Figure 21. GMSL-UART Protocol for Base Mode
           D0    D1    D2    D3    D4   D5    D6   D7                                    D0  D1     D2     D3   D4     D5    D6   D7
     START  1     0     0     1     1    1     1    0  PARITY STOP              START     1    1     0      0    0      0     1    1  PARITY STOP
Figure 22. SYNC Byte (0x79)                                                 Figure 23. ACK Byte (0xC3)
www.maximintegrated.com                                                                                                        Maxim Integrated │ 66


MAX96700                                                                                                           14-Bit GMSL Deserializer
                                                                                                          with Coax or STP Cable Input
UART-to-I2C Conversion                                                              There are two possible methods the devices use to
When using the UART control channel, the remote-side                                convert UART to I2C. In the first method, I2CMETHOD =
device can communicate to I2C peripherals through                                   0. The register address is sent with the I2C communica-
UART-to-I2C conversion. Set the INTTYPE bits in the                                 tion (Figure 24). For devices that do not use a register
remote side device to "00" to activate UART-to-I2C                                  address (such as the MAX7324) set I2CMETHOD = 1
conversion. The converted I2C bit rate is the same as                               and send a dummy byte in place of the register address
the incoming UART bit rate. I2C peripherals must not use                            (Figure 25). In this method, the remote device omits send-
clock stretching in order to be compatible with UART-                               ing the register address.
to-I2C conversion.
        UART-TO-I2C CONVERSION OF WRITE PACKET (I2CMETHOD = 0)
        µC           SERIALIZER/DESERIALIZER
                 11                  11                  11                 11                  11                        11                    11
            SYNC FRAME        DEVICE ID + WR     REGISTER ADDRESS NUMBER OF BYTES            DATA 0                    DATA N               ACK FRAME
   SERIALIZER/DESERIALIZER            PERIPHERAL
                                                 1     7     1 1        8      1                                  8     1                 8       1 1
                                                 S   DEV ID  W A    REG ADDR   A                               DATA 0   A              DATA N     A P
        UART-TO-I2C CONVERSION OF READ PACKET (I2CMETHOD = 0)
        µC           SERIALIZER/DESERIALIZER
                 11                  11                  11                 11                             11                  11                     11
            SYNC FRAME         DEVICE ID + RD    REGISTER ADDRESS NUMBER OF BYTES                      ACK FRAME             DATA 0                 DATA N
   SERIALIZER/DESERIALIZER            PERIPHERAL
                                                 1     7     1 1        8      1 1      7      1 1       8      1           8      1 1
                                                 S   DEV ID  W A    REG ADDR   A S   DEV ID   R A      DATA 0   A       DATA N     A P
                                             : MASTER TO SLAVE    : SLAVE TO MASTER   S: START     P: STOP    A: ACKNOWLEDGE
Figure 24. Format Conversion Between GMSL UART and I2C with Register Address (I2CMETHOD = 0)
             UART-TO-I2C CONVERSION OF WRITE PACKET (I2CMETHOD = 1)
         µC              SERIALIZER/DESERIALIZER
                 11                  11                  11                 11                  11                        11                    11
           SYNC FRAME          DEVICE ID + WR    REGISTER ADDRESS NUMBER OF BYTES            DATA 0                    DATA N               ACK FRAME
   SERIALIZER/DESERIALIZER               PERIPHERAL
                                                  1    7     1 1                                                  8     1                 8       1 1
                                                 S DEV ID    W A                                                DATA 0  A              DATA N     A P
              UART-TO-I2C CONVERSION OF READ PACKET (I2CMETHOD = 1)
         µC              SERIALIZER/DESERIALIZER
                11                   11                  11                 11                             11                  11                     11
            SYNC FRAME        DEVICE ID + RD     REGISTER ADDRESS NUMBER OF BYTES                      ACK FRAME             DATA 0                 DATA N
   SERIALIZER/DESERIALIZER               PERIPHERAL
                                                                                 1      7      1 1         8       1                8    1 1
                                                                                 S  DEV ID    R A       DATA 0     A            DATA N   A P
                                            MASTER TO SLAVE      SLAVE TO MASTER    S: START       P: STOP    A: ACKNOWLEDGE
Figure 25. Format Conversion Between GMSL UART and I2C without Register Address (I2CMETHOD = 1)
www.maximintegrated.com                                                                                                                    Maxim Integrated │ 67


MAX96700                                                                         14-Bit GMSL Deserializer
                                                                          with Coax or STP Cable Input
Table 8. Default-Device Address
        D7             D6               D5               D4     D3              D2              D1             D0
         1            ADD3             ADD2              1     ADD1           ADD0               0             R/W
Note: ADD[3:0] pin settings latched at power-up.
UART Bypass Mode                                            Table 9. Cable-Equalizer Boost Levels
In UART bypass mode, the control channel acts as a                BOOST SETTING
full-duplex 9.6kbps to 1Mbps link that forwards UART                                        TYPICAL BOOST GAIN AT
                                                              (MANUAL AND ADAPTIVE
                                                                                                   750MHZ (DB)
commands across the serial link without responding to                    EQ)
the packets themselves. Set MS high on the GMSL device                   0000                           1.6
connected to the μC to enter bypass mode (wait 1ms
                                                                         0001                           2.1
after setting bypass mode if the μC is connected on the
deserializer side). Bypass uses bit rates from 9.6kbps to                0010                           2.8
1Mbps. Do not send a logic-low value longer than 100μs                   0011                           3.5
when using the GPI/GPO functionality.                                    0100                           4.3
Device Address                                                           0101                           5.2
The SerDes have a 7-bit-long slave address stored in                     0110                           6.3
registers 0x00 and 0x01. The bit following a 7-bit slave                 0111                           7.3
address is the R/W bit, which is low for a write command                 1000                           8.5
and high for a read command. External inputs determine
                                                                                                        9.7
the default slave address as shown in Table 8. After start-
                                                                         1001                   Power-up default for
up, a microcontroller can reprogram the slave address as
                                                                                                    Manual EQ*
needed.
                                                                         1010                          11.0
Cable Equalizer                                                          1011                          12.2
By default, the cable equalizer is enabled and set to       *Automatic EQ is enabled by default.
Adaptive mode. Set AEQ_EN = 0 to switch to manual EQ
mode. EQTUNE determines the boost level in manual EQ
mode (see Table 9). Set EN_EQ = 0 to disable all equal-
                                                                measurement (above the threshold) to clear.
ization (manual or automatic).
                                                            Additional conditions that set ERRB (disabled by default)
The auto-equalization level is determined during serial-
                                                            include:
link locking. Set AEQ_MAN_TRG_REQ = 1 to re-trigger
auto equalization. Set AEQ_PER_MODE = 1 to set up           ●● Insufficient boost at maximum boost setting
periodic AEQ.                                                   (set UNDERBST_DET_EN = 1). Retrigger the
                                                                equalization calibration to clear.
ERRB Output                                                 ●● Control-channel CRC errors (set CC_CRC_ERR_EN
The deserializer has an open-drain ERRB output. This            = 1 to enable). Read CC_CRC_ERRCNT to clear.
output asserts low whenever any of the following condi-         Requires packet control channel (PKTCC = 1).
tions occur:
                                                            ●● Video line CRC errors (turn on video-line CRC to
●● The number of detected errors exceeds the error              enable). Read LINE_CRC_ERR to clear.
     thresholds during normal operation. Read DET_ERR,
     set auto-error reset, or re-lock the link to clear.    Auto-Error Reset
●● Exceeding the maximum number control channel             The default method to reset errors is to read the respec-
     retries. Read MAX_RT_ERR to clear.                     tive error counter registers in the deserializer. Auto-error
                                                            reset clears the error counters DET_ERR ~1μs after
●● Measured eye width falls below a programmable            ERR goes low. Auto-error reset is disabled on power-up.
     threshold (40% by default). Re-trigger an eye-width
www.maximintegrated.com                                                                             Maxim Integrated │ 68


MAX96700                                                                            14-Bit GMSL Deserializer
                                                                            with Coax or STP Cable Input
Enable auto-error reset through ERR_RST. Auto-error
reset does not run when the device is in PRBS test mode.                                        RD
                                                                                     1MΩ      1.5kΩ
Board Layout
                                                                            CHARGE-CURRENT- DISCHARGE
Power-Supply Circuits and Bypassing                                          LIMIT RESISTOR RESISTANCE
                                                                      HIGH-
The deserializer uses an AVDD and DVDD of 1.7V to                   VOLTAGE             CS   STORAGE            DEVICE
                                                                                     100pF                      UNDER
1.9V. All inputs and outputs, except for the serial input,             DC                    CAPACITOR
                                                                                                                 TEST
derive power from an IOVDD of 1.7V to 3.6V that scales               SOURCE
with IOVDD. Proper voltage-supply bypassing is essential
for high-frequency circuit stability.
High-Frequency Signals
Separate the LVCMOS logic signals and CML/coax high-         Figure 26. Human Body Model ESD Test Circuit
speed signals to prevent crosstalk. Use a four-layer PCB
with separate layers for power, ground, CML/coax, and
LVCMOS logic signals. Layout STP PCB traces close to                                            RD
each other for a 100Ω differential characteristic imped-                                      330Ω
ance. The trace dimensions depend on the type of trace
used (microstrip or stripline). Note that two 50Ω PCB                       CHARGE-CURRENT- DISCHARGE
                                                                             LIMIT RESISTOR RESISTANCE
traces do not have 100Ω differential impedance when                   HIGH-
                                                                                        CS                      DEVICE
brought close together—the impedance goes down when                 VOLTAGE                  STORAGE
                                                                                                                UNDER
                                                                       DC            150pF   CAPACITOR
the traces are brought closer. Use a 50Ω trace for the                                                           TEST
                                                                     SOURCE
single-ended output when driving coax. Route the PCB
traces for differential CML in parallel to maintain the dif-
ferential characteristic impedance. Avoid vias. Keep PCB
traces that make up a differential pair equal in length to
avoid skew within the differential pair.                     Figure 27. IEC 61000-4-2 Contact Discharge ESD Test Circuit
ESD Protection
ESD tolerance is rated for Human Body Model, IEC                                                RD
                                                                                               2kΩ
61000-4-2, and ISO 10605. The ISO 10605 and IEC
61000-4-2 standards specify ESD tolerance for electronic                    CHARGE-CURRENT- DISCHARGE
systems. The serial outputs are rated for ISO 10605 ESD                      LIMIT RESISTOR RESISTANCE
                                                                      HIGH-
protection and IEC 61000-4-2 ESD protection. All pins               VOLTAGE             CS   STORAGE            DEVICE
are tested for the Human Body Model. The Human Body                                  330pF   CAPACITOR          UNDER
                                                                       DC
                                                                                                                 TEST
Model discharge components are CS = 100pF and RD =                   SOURCE
1.5kΩ (Figure 26). The IEC 61000-4-2 discharge compo-
nents are CS = 150pF and RD = 330Ω (Figure 27). The
ISO 10605 discharge components are CS = 330pF and
RD = 2kΩ (Figure 28).
                                                             Figure 28. ISO 10605 Contact Discharge ESD Test Circuit
Compatibility with Other GMSL Devices
www.maximintegrated.com                                                                                Maxim Integrated │ 69


MAX96700                                                                                       14-Bit GMSL Deserializer
                                                                                      with Coax or STP Cable Input
Table 10. Feature Compatibility
       DESERIALIZER FEATURE                                                   GMSL SERIALIZER
 HSYNC/VSYNC encoding                    If feature not supported in the serializer, turn off in the deserializer.
 I2C-to-I2C                              If feature not supported in the serializer, use UART-to-I2C or UART-to-UART.
 Packet control channel                  If feature not supported in the serializer, use Legacy control channel.
 CRC error detection                     If feature not supported in the serializer, turn off in the deserializer.
                                         If feature not supported in the serializer, data is output as a single word at half the input
 Double input
                                         frequency. Use Crossbar switch to correct input mapping.
                                         If feature not supported in the serializer, connect unused serial input through 200nF
 Coax
                                         and 50Ω in series to AVDD, and set the reverse control-channel amplitude to 100mV.
 I2S encoding                            If supported in the serializer, disable I2S in the serializer
 High-bandwidth mode                     If feature not supported in the serializer, turn off in the deserializer.
 High-immunity mode                      If feature not supported in the serializer, turn off in the deserializer.
The device is designed to pair with the MAX96705−                    time becomes too slow. GMSL supports I2C/UART rates
MAX96711 family of devices, but interoperates with any               up to 1Mbps (UART-to-I2C mode) and 400kbps (I2C-to-
GMSL device. See Table 10 for operating limitations.                 I2C mode).
Device Configuration and Component Selection                         AC-Coupling Capacitors
Internal Input Pulldowns                                             Voltage droop and the digital sum variation (DSV) of trans-
                                                                     mitted symbols cause signal transitions to start from dif-
The control and configuration inputs include a pulldown
                                                                     ferent voltage levels. Because the transition time is fixed,
resistor to GND. External pulldown resistors are not needed.
                                                                     starting the signal transition from different voltage levels
Multifunction Inputs                                                 causes timing jitter. The time constant for an AC-coupled
The device has several inputs/outputs that function both             link needs to be chosen to reduce droop and jitter to an
as a parallel input/output and as a configuration pin. On            acceptable level. The RC network for an AC-coupled link
power-up, or when reverting from a power-down state,                 consists of the CML/coax receiver termination resistor
the pins act as configuration inputs. After latching the             (RTR), the CML/coax driver termination resistor (RTD),
input state, the configuration inputs become parallel digi-          and the series AC-coupling capacitors (C). The RC time
tal input/outputs. Connect a configuration input through             constant for four equal-value series capacitors is (C x
a 30kΩ resistor to IOVDD to set a high level. Leave the              (RTD + RTR))/4. RTD and RTR are required to match the
configuration input open to set a low level.                         transmission line impedance (usually 100Ω differential,
                                                                     50Ω single-ended). This leaves the capacitor selection to
I2C/UART Pullup Resistors                                            change the system time constant. Use 0.22μF or larger
The I2C and UART open-drain lines require a pullup                   high-frequency surface-mount ceramic capacitors, with
resistor to provide a logic-high level. There are tradeoffs          sufficient voltage rating to withstand a short to battery, to
between power dissipation and speed, and a compromise                pass the lower-speed reverse control-channel signal. Use
may be required when choosing pullup resistor values.                capacitors with a case size less than 3.2mm x 1.6mm to
Every device connected to the bus introduces some                    have lower parasitic effects to the high-speed signal.
capacitance even when the device is not in operation. I2C
specifies 300ns rise times (30% to 70%) for fast mode,               Cables and Connectors
which is defined for data rates up to 400kbps. See the               Interconnect for CML typically has a differential imped-
I2C specifications in the I2C/UART Port Timing section in            ance of 100Ω. Use cables and connectors that have
the AC Electrical Characteristics table for details. To meet         matched differential impedance to minimize impedance
the fast-mode rise-time requirement, choose the pullup               discontinuities. Coax cables typically have a characteristic
resistors so that rise time tR = 0.85 x RPULLUP x CBUS <             impedance of 50Ω (contact the factory for 75Ω operation).
300ns. The waveforms are not recognized if the transition
www.maximintegrated.com                                                                                            Maxim Integrated │ 70


MAX96700                                                                        14-Bit GMSL Deserializer
                                                                           with Coax or STP Cable Input
Table 11. Suggested Connectors and Cables for GMSL
            VENDOR                       CONNECTOR                    CABLE                          TYPE
 Rosenberger                            59S2AX-400A5-Y              Dacar 302                        Coax
 Rosenberger                           D4S10A-40ML5-Z              Dacar 535-2                        STP
 Nissei                                    GT11L-2S              F-2WME AWG28                         STP
 JAE                                       MX38-FF                 A-BW-Lxxxxx                        STP
Table 11 lists the suggested cables and connectors used    μC can implement a routine to distinguish between inter-
in the GMSL link.                                          rupts from loss-of-sync and normal interrupts. Reverse
                                                           control-channel communication does not require an active
PRBS                                                       forward link to operate and accurately tracks the LOCK
The serializer includes a PRBS pattern generator that      status of the GMSL link. LOCK asserts for video link only
works with bit-error verification in the deserializer. To  and not for the configuration link.
run the PRBS test, set PRBSEN = 1 (0x04, D5) in the
deserializer, then in the serializer. To exit the PRBS     Providing a Frame Sync (Camera Applications)
test, set PRBSEN = 0 (0x04, D5) in the serializer. The     The GPI and GPO provide a simple solution for camera
deserializer automatically ends PRBS checking and sets the applications that require a frame sync signal from the
PRBS_OK bit high. Note that during PRBS mode, the          ECU (e.g., surround-view systems). Connect the ECU
remote control channel is not available except to exit     frame sync signal to the GPI input and connect the GPO
PRBS mode if I2C_LOC_ACK=1; otherwise, the remote          output to the camera-frame sync input. GPI/GPO have a
control channel is not available at all.                   typical delay of 275μs in legacy mode and 21μs in packet
                                                           mode (with 5-bit CRC). Skew between multiple GPI/GPO
To run the PRBS with a 3Gbps SerDes, or when HIBW
                                                           channels is 115μs (max) in legacy mode and 21μs (max)
= 1, first set the PRBS_TYPE bit = 0 in the MAX967XX.
                                                           in packet mode. If a lower-skew signal is required in
Then set PRBSEN = 1 (0x04, D5) in the serializer, then in
                                                           legacy mode, connect the camera’s frame-sync input to
the deserializer. To exit the PRBS test, set PRBSEN = 0
                                                           one of the serializer’s GPIOs and use an I2C broadcast
(0x04, D5) in the deserializer, then in the serializer.
                                                           write command to change the GPIO output state. This has
During PRBS test, ERRB function changes to reflect         a maximum skew of 1.5µs, independent from the used
PRBS errors only. ERRB goes low when any PRBS errors       I2C bit rate. In packet-based control-channel mode, set
occur. ERRB goes high when the PRBS error counter is       GPI_COMP_EN = 1 in both the serializer and the dese-
reset when PRBS_ERR is read. Normal ERRB function          rializer to turn on GPI/GPO compensation. This reduces
resumes when exiting the PRBS test.                        the device-to-device skew to 0.35μs.
GPI/GPO                                                    Entering/Exiting Sleep Mode
GPO on the serializer follows GPI transitions on the       The procedure for entering and exiting sleep mode
deserializer. By default, the GPI-to-GPO delay is 0.35ms   depends on the location of the microcontroller, and the
(max). Keep the time between GPI transitions to a          type of control-channel interface used. If wake-up from a
minimum 0.35ms. GPI_IN the deserializer stores the GPI     remote-side (serializer-side) microcontroller is not needed
input state. GPO is low after power-up. The µC can set     or desired, set the DIS_RWAKE bit = 1 to shut down
GPO by writing to the SET_GPO register bit. Do not send    remote wake-up for further power savings.
a logic-low value on the deserializer RX/SDA input (UART
mode) longer than 100µs in either base or bypass mode      Legacy Control Channel
to ensure proper GPO/GPI functionality.                    When μC is on the deserializer side, first put the serializer
                                                           to sleep, or disable serialization. Next, set SLEEP = 1 in
Fast Detection of Loss-of-Lock
                                                           deserializer. The device sleeps after 8ms. To wake up the
A measure of link quality is the recovery time from loss   device, send an arbitrary control-channel command to the
of synchronization. The host can be quickly notified of    deserializer (the device will not send an acknowledge),
loss-of-lock by connecting the deserializer’s LOCK output  wait for 5ms for the chip to power up and then set SLEEP
to the GPI input (when PKTCC_EN = 0). If other sources     = 0 to make the wake-up permanent.
use the GPI input, such as a touch-screen controller, the
www.maximintegrated.com                                                                            Maxim Integrated │ 71


MAX96700                                                                                                14-Bit GMSL Deserializer
                                                                                               with Coax or STP Cable Input
When µC is on the serializer side, set SLEEP = 1 in dese-                     deserializer, send an arbitrary control-channel command
rializer. Next, disable serialization. The device sleeps after                to deserializer (the device will not send an acknowledge),
8ms. To wake up the deserializer, reenable serialization.                     wait for 5ms for the chip to power up, then set SLEEP = 0
The deserializer wakes up and clears its SLEEP bit when                       to make the wake-up permanent.
it locks to the serializer.                                                   When µC is on the serializer side, Set SLEEP = 1 in
Packet-Based Control Channel                                                  deserializer. Next, disable serialization in the serializer.
When µC is on the deserializer side, first put the serializer                 The device sleeps after 8ms. To wake up the deserializer,
to sleep, or disable serialization. Next, set SLEEP = 1 in                    reenable serialization. The deserializer wakes up and
deserializer. The device sleeps after 8ms. To wake up the                     clear its SLEEP bit when it locks to the serializer.
Typical Application Circuit
                PCLK              PCLKIN                                                                PCLKOUT          PCLK
             DIN[11:0]            DIN[11:0]                                                            DOUT[11:0]        DIN[11:0]
                  HS              DIN14/HS                                                             DOUT12/HS         HS
                   VS             DIN15/VS                                                             DOUT13/VS         VS
        CAMERA
                                     MAX96701                                                       MAX96700                  GPU
                                                                                45.3kΩ
                 SDA              RX/SDA
                                                        49.9Ω                                   LMN0
                 SCL              TX/SCL/DBL
                                                                                4.99kΩ                     RX/SDA
                                             OUT-                                                                           SDA I2C
                                                                                                            TX/SCL          SCL
                                             OUT+                                               IN+
                                                   49.9kΩ                                                       GPI   FSYNC
                                                                                                IN-
                                  LCCEN                                            49.9Ω                      LOCK    LOCK
                                  CONF0                                                                      ERRB     ERR
                                  CONF1                                                                      LFLTB    LFLT
                                  MS/HVEN
                                                                                               I2CSEL = 1, CX/TP = 1
                                                                                                                                 ECU
           NOTE: NOT ALL PULLUP/PULLDOWN RESISTORS ARE SHOWN. SEE PIN DESCRIPTION FOR DETAILS.
                                                          CAMERA APPLICATION
Ordering Information
     PART NUMBER               TEMP RANGE          PIN-PACKAGE
  MAX96700GTJ/V+              -40°C to +115°C      32 TQFN-EP*
  MAX96700GTJ/V+T             -40°C to +115°C      32 TQFN-EP*
/V denotes an automotive qualified product.
+Denotes a lead(Pb)-free/RoHS-compliant package.
*EP = Exposed pad.
T = Tape and reel.
www.maximintegrated.com                                                                                                Maxim Integrated │ 72


MAX96700                                                                                                            14-Bit GMSL Deserializer
                                                                                                              with Coax or STP Cable Input
Revision History
  REVISION           REVISION                                                                                                                           PAGES
                                                                                  DESCRIPTION
  NUMBER                DATE                                                                                                                        CHANGED
         0               6/17         Initial release                                                                                                      —
For pricing, delivery, and ordering information, please visit Maxim Integrated’s online storefront at https://www.maximintegrated.com/en/storefront/storefront.html.
Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses
are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits)
shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.
Maxim Integrated and the Maxim Integrated logo are trademarks of Maxim Integrated Products, Inc.                   © 2017 Maxim Integrated Products, Inc. │ 73


Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
Maxim Integrated:
 MAX96700GTJ/V+
