#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* ADC_0 */
#define ADC_0__0__DM__MASK 0x1C0000u
#define ADC_0__0__DM__SHIFT 18
#define ADC_0__0__DR CYREG_PRT2_DR
#define ADC_0__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define ADC_0__0__HSIOM_MASK 0x0F000000u
#define ADC_0__0__HSIOM_SHIFT 24u
#define ADC_0__0__INTCFG CYREG_PRT2_INTCFG
#define ADC_0__0__INTSTAT CYREG_PRT2_INTSTAT
#define ADC_0__0__MASK 0x40u
#define ADC_0__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define ADC_0__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define ADC_0__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define ADC_0__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define ADC_0__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define ADC_0__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define ADC_0__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define ADC_0__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define ADC_0__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define ADC_0__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define ADC_0__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define ADC_0__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define ADC_0__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define ADC_0__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define ADC_0__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define ADC_0__0__PC CYREG_PRT2_PC
#define ADC_0__0__PC2 CYREG_PRT2_PC2
#define ADC_0__0__PORT 2u
#define ADC_0__0__PS CYREG_PRT2_PS
#define ADC_0__0__SHIFT 6
#define ADC_0__DR CYREG_PRT2_DR
#define ADC_0__INTCFG CYREG_PRT2_INTCFG
#define ADC_0__INTSTAT CYREG_PRT2_INTSTAT
#define ADC_0__MASK 0x40u
#define ADC_0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define ADC_0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define ADC_0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define ADC_0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define ADC_0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define ADC_0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define ADC_0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define ADC_0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define ADC_0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define ADC_0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define ADC_0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define ADC_0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define ADC_0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define ADC_0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define ADC_0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define ADC_0__PC CYREG_PRT2_PC
#define ADC_0__PC2 CYREG_PRT2_PC2
#define ADC_0__PORT 2u
#define ADC_0__PS CYREG_PRT2_PS
#define ADC_0__SHIFT 6

/* ADC_1M */
#define ADC_1M__0__DM__MASK 0xE00u
#define ADC_1M__0__DM__SHIFT 9
#define ADC_1M__0__DR CYREG_PRT2_DR
#define ADC_1M__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define ADC_1M__0__HSIOM_MASK 0x0000F000u
#define ADC_1M__0__HSIOM_SHIFT 12u
#define ADC_1M__0__INTCFG CYREG_PRT2_INTCFG
#define ADC_1M__0__INTSTAT CYREG_PRT2_INTSTAT
#define ADC_1M__0__MASK 0x08u
#define ADC_1M__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define ADC_1M__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define ADC_1M__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define ADC_1M__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define ADC_1M__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define ADC_1M__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define ADC_1M__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define ADC_1M__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define ADC_1M__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define ADC_1M__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define ADC_1M__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define ADC_1M__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define ADC_1M__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define ADC_1M__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define ADC_1M__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define ADC_1M__0__PC CYREG_PRT2_PC
#define ADC_1M__0__PC2 CYREG_PRT2_PC2
#define ADC_1M__0__PORT 2u
#define ADC_1M__0__PS CYREG_PRT2_PS
#define ADC_1M__0__SHIFT 3
#define ADC_1M__DR CYREG_PRT2_DR
#define ADC_1M__INTCFG CYREG_PRT2_INTCFG
#define ADC_1M__INTSTAT CYREG_PRT2_INTSTAT
#define ADC_1M__MASK 0x08u
#define ADC_1M__PA__CFG0 CYREG_UDB_PA2_CFG0
#define ADC_1M__PA__CFG1 CYREG_UDB_PA2_CFG1
#define ADC_1M__PA__CFG10 CYREG_UDB_PA2_CFG10
#define ADC_1M__PA__CFG11 CYREG_UDB_PA2_CFG11
#define ADC_1M__PA__CFG12 CYREG_UDB_PA2_CFG12
#define ADC_1M__PA__CFG13 CYREG_UDB_PA2_CFG13
#define ADC_1M__PA__CFG14 CYREG_UDB_PA2_CFG14
#define ADC_1M__PA__CFG2 CYREG_UDB_PA2_CFG2
#define ADC_1M__PA__CFG3 CYREG_UDB_PA2_CFG3
#define ADC_1M__PA__CFG4 CYREG_UDB_PA2_CFG4
#define ADC_1M__PA__CFG5 CYREG_UDB_PA2_CFG5
#define ADC_1M__PA__CFG6 CYREG_UDB_PA2_CFG6
#define ADC_1M__PA__CFG7 CYREG_UDB_PA2_CFG7
#define ADC_1M__PA__CFG8 CYREG_UDB_PA2_CFG8
#define ADC_1M__PA__CFG9 CYREG_UDB_PA2_CFG9
#define ADC_1M__PC CYREG_PRT2_PC
#define ADC_1M__PC2 CYREG_PRT2_PC2
#define ADC_1M__PORT 2u
#define ADC_1M__PS CYREG_PRT2_PS
#define ADC_1M__SHIFT 3

/* ADC_1P */
#define ADC_1P__0__DM__MASK 0x1C0u
#define ADC_1P__0__DM__SHIFT 6
#define ADC_1P__0__DR CYREG_PRT2_DR
#define ADC_1P__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define ADC_1P__0__HSIOM_MASK 0x00000F00u
#define ADC_1P__0__HSIOM_SHIFT 8u
#define ADC_1P__0__INTCFG CYREG_PRT2_INTCFG
#define ADC_1P__0__INTSTAT CYREG_PRT2_INTSTAT
#define ADC_1P__0__MASK 0x04u
#define ADC_1P__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define ADC_1P__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define ADC_1P__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define ADC_1P__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define ADC_1P__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define ADC_1P__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define ADC_1P__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define ADC_1P__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define ADC_1P__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define ADC_1P__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define ADC_1P__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define ADC_1P__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define ADC_1P__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define ADC_1P__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define ADC_1P__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define ADC_1P__0__PC CYREG_PRT2_PC
#define ADC_1P__0__PC2 CYREG_PRT2_PC2
#define ADC_1P__0__PORT 2u
#define ADC_1P__0__PS CYREG_PRT2_PS
#define ADC_1P__0__SHIFT 2
#define ADC_1P__DR CYREG_PRT2_DR
#define ADC_1P__INTCFG CYREG_PRT2_INTCFG
#define ADC_1P__INTSTAT CYREG_PRT2_INTSTAT
#define ADC_1P__MASK 0x04u
#define ADC_1P__PA__CFG0 CYREG_UDB_PA2_CFG0
#define ADC_1P__PA__CFG1 CYREG_UDB_PA2_CFG1
#define ADC_1P__PA__CFG10 CYREG_UDB_PA2_CFG10
#define ADC_1P__PA__CFG11 CYREG_UDB_PA2_CFG11
#define ADC_1P__PA__CFG12 CYREG_UDB_PA2_CFG12
#define ADC_1P__PA__CFG13 CYREG_UDB_PA2_CFG13
#define ADC_1P__PA__CFG14 CYREG_UDB_PA2_CFG14
#define ADC_1P__PA__CFG2 CYREG_UDB_PA2_CFG2
#define ADC_1P__PA__CFG3 CYREG_UDB_PA2_CFG3
#define ADC_1P__PA__CFG4 CYREG_UDB_PA2_CFG4
#define ADC_1P__PA__CFG5 CYREG_UDB_PA2_CFG5
#define ADC_1P__PA__CFG6 CYREG_UDB_PA2_CFG6
#define ADC_1P__PA__CFG7 CYREG_UDB_PA2_CFG7
#define ADC_1P__PA__CFG8 CYREG_UDB_PA2_CFG8
#define ADC_1P__PA__CFG9 CYREG_UDB_PA2_CFG9
#define ADC_1P__PC CYREG_PRT2_PC
#define ADC_1P__PC2 CYREG_PRT2_PC2
#define ADC_1P__PORT 2u
#define ADC_1P__PS CYREG_PRT2_PS
#define ADC_1P__SHIFT 2

/* ADC_2 */
#define ADC_2__0__DM__MASK 0x1C0000u
#define ADC_2__0__DM__SHIFT 18
#define ADC_2__0__DR CYREG_PRT1_DR
#define ADC_2__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define ADC_2__0__HSIOM_MASK 0x0F000000u
#define ADC_2__0__HSIOM_SHIFT 24u
#define ADC_2__0__INTCFG CYREG_PRT1_INTCFG
#define ADC_2__0__INTSTAT CYREG_PRT1_INTSTAT
#define ADC_2__0__MASK 0x40u
#define ADC_2__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define ADC_2__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define ADC_2__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define ADC_2__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define ADC_2__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define ADC_2__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define ADC_2__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define ADC_2__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define ADC_2__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define ADC_2__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define ADC_2__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define ADC_2__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define ADC_2__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define ADC_2__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define ADC_2__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define ADC_2__0__PC CYREG_PRT1_PC
#define ADC_2__0__PC2 CYREG_PRT1_PC2
#define ADC_2__0__PORT 1u
#define ADC_2__0__PS CYREG_PRT1_PS
#define ADC_2__0__SHIFT 6
#define ADC_2__DR CYREG_PRT1_DR
#define ADC_2__INTCFG CYREG_PRT1_INTCFG
#define ADC_2__INTSTAT CYREG_PRT1_INTSTAT
#define ADC_2__MASK 0x40u
#define ADC_2__PA__CFG0 CYREG_UDB_PA1_CFG0
#define ADC_2__PA__CFG1 CYREG_UDB_PA1_CFG1
#define ADC_2__PA__CFG10 CYREG_UDB_PA1_CFG10
#define ADC_2__PA__CFG11 CYREG_UDB_PA1_CFG11
#define ADC_2__PA__CFG12 CYREG_UDB_PA1_CFG12
#define ADC_2__PA__CFG13 CYREG_UDB_PA1_CFG13
#define ADC_2__PA__CFG14 CYREG_UDB_PA1_CFG14
#define ADC_2__PA__CFG2 CYREG_UDB_PA1_CFG2
#define ADC_2__PA__CFG3 CYREG_UDB_PA1_CFG3
#define ADC_2__PA__CFG4 CYREG_UDB_PA1_CFG4
#define ADC_2__PA__CFG5 CYREG_UDB_PA1_CFG5
#define ADC_2__PA__CFG6 CYREG_UDB_PA1_CFG6
#define ADC_2__PA__CFG7 CYREG_UDB_PA1_CFG7
#define ADC_2__PA__CFG8 CYREG_UDB_PA1_CFG8
#define ADC_2__PA__CFG9 CYREG_UDB_PA1_CFG9
#define ADC_2__PC CYREG_PRT1_PC
#define ADC_2__PC2 CYREG_PRT1_PC2
#define ADC_2__PORT 1u
#define ADC_2__PS CYREG_PRT1_PS
#define ADC_2__SHIFT 6

/* ADC_2_Buffer_cy_psoc4_abuf */
#define ADC_2_Buffer_cy_psoc4_abuf__COMP_STAT CYREG_CTBM_COMP_STAT
#define ADC_2_Buffer_cy_psoc4_abuf__COMP_STAT_SHIFT 0
#define ADC_2_Buffer_cy_psoc4_abuf__CTBM_CTB_CTRL CYREG_CTBM_CTB_CTRL
#define ADC_2_Buffer_cy_psoc4_abuf__INTR CYREG_CTBM_INTR
#define ADC_2_Buffer_cy_psoc4_abuf__INTR_MASK CYREG_CTBM_INTR_MASK
#define ADC_2_Buffer_cy_psoc4_abuf__INTR_MASK_SHIFT 0
#define ADC_2_Buffer_cy_psoc4_abuf__INTR_MASKED CYREG_CTBM_INTR_MASKED
#define ADC_2_Buffer_cy_psoc4_abuf__INTR_MASKED_SHIFT 0
#define ADC_2_Buffer_cy_psoc4_abuf__INTR_SET CYREG_CTBM_INTR_SET
#define ADC_2_Buffer_cy_psoc4_abuf__INTR_SET_SHIFT 0
#define ADC_2_Buffer_cy_psoc4_abuf__INTR_SHIFT 0
#define ADC_2_Buffer_cy_psoc4_abuf__OA_COMP_TRIM CYREG_CTBM_OA0_COMP_TRIM
#define ADC_2_Buffer_cy_psoc4_abuf__OA_NUMBER 0u
#define ADC_2_Buffer_cy_psoc4_abuf__OA_OFFSET_TRIM CYREG_CTBM_OA0_OFFSET_TRIM
#define ADC_2_Buffer_cy_psoc4_abuf__OA_RES_CTRL CYREG_CTBM_OA_RES0_CTRL
#define ADC_2_Buffer_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM CYREG_CTBM_OA0_SLOPE_OFFSET_TRIM

/* ADC_3 */
#define ADC_3__0__DM__MASK 0x38000u
#define ADC_3__0__DM__SHIFT 15
#define ADC_3__0__DR CYREG_PRT1_DR
#define ADC_3__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define ADC_3__0__HSIOM_MASK 0x00F00000u
#define ADC_3__0__HSIOM_SHIFT 20u
#define ADC_3__0__INTCFG CYREG_PRT1_INTCFG
#define ADC_3__0__INTSTAT CYREG_PRT1_INTSTAT
#define ADC_3__0__MASK 0x20u
#define ADC_3__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define ADC_3__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define ADC_3__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define ADC_3__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define ADC_3__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define ADC_3__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define ADC_3__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define ADC_3__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define ADC_3__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define ADC_3__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define ADC_3__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define ADC_3__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define ADC_3__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define ADC_3__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define ADC_3__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define ADC_3__0__PC CYREG_PRT1_PC
#define ADC_3__0__PC2 CYREG_PRT1_PC2
#define ADC_3__0__PORT 1u
#define ADC_3__0__PS CYREG_PRT1_PS
#define ADC_3__0__SHIFT 5
#define ADC_3__DR CYREG_PRT1_DR
#define ADC_3__INTCFG CYREG_PRT1_INTCFG
#define ADC_3__INTSTAT CYREG_PRT1_INTSTAT
#define ADC_3__MASK 0x20u
#define ADC_3__PA__CFG0 CYREG_UDB_PA1_CFG0
#define ADC_3__PA__CFG1 CYREG_UDB_PA1_CFG1
#define ADC_3__PA__CFG10 CYREG_UDB_PA1_CFG10
#define ADC_3__PA__CFG11 CYREG_UDB_PA1_CFG11
#define ADC_3__PA__CFG12 CYREG_UDB_PA1_CFG12
#define ADC_3__PA__CFG13 CYREG_UDB_PA1_CFG13
#define ADC_3__PA__CFG14 CYREG_UDB_PA1_CFG14
#define ADC_3__PA__CFG2 CYREG_UDB_PA1_CFG2
#define ADC_3__PA__CFG3 CYREG_UDB_PA1_CFG3
#define ADC_3__PA__CFG4 CYREG_UDB_PA1_CFG4
#define ADC_3__PA__CFG5 CYREG_UDB_PA1_CFG5
#define ADC_3__PA__CFG6 CYREG_UDB_PA1_CFG6
#define ADC_3__PA__CFG7 CYREG_UDB_PA1_CFG7
#define ADC_3__PA__CFG8 CYREG_UDB_PA1_CFG8
#define ADC_3__PA__CFG9 CYREG_UDB_PA1_CFG9
#define ADC_3__PC CYREG_PRT1_PC
#define ADC_3__PC2 CYREG_PRT1_PC2
#define ADC_3__PORT 1u
#define ADC_3__PS CYREG_PRT1_PS
#define ADC_3__SHIFT 5

/* ADC_3_Buffer_cy_psoc4_abuf */
#define ADC_3_Buffer_cy_psoc4_abuf__COMP_STAT CYREG_CTBM_COMP_STAT
#define ADC_3_Buffer_cy_psoc4_abuf__COMP_STAT_SHIFT 16
#define ADC_3_Buffer_cy_psoc4_abuf__CTBM_CTB_CTRL CYREG_CTBM_CTB_CTRL
#define ADC_3_Buffer_cy_psoc4_abuf__INTR CYREG_CTBM_INTR
#define ADC_3_Buffer_cy_psoc4_abuf__INTR_MASK CYREG_CTBM_INTR_MASK
#define ADC_3_Buffer_cy_psoc4_abuf__INTR_MASK_SHIFT 1
#define ADC_3_Buffer_cy_psoc4_abuf__INTR_MASKED CYREG_CTBM_INTR_MASKED
#define ADC_3_Buffer_cy_psoc4_abuf__INTR_MASKED_SHIFT 1
#define ADC_3_Buffer_cy_psoc4_abuf__INTR_SET CYREG_CTBM_INTR_SET
#define ADC_3_Buffer_cy_psoc4_abuf__INTR_SET_SHIFT 1
#define ADC_3_Buffer_cy_psoc4_abuf__INTR_SHIFT 1
#define ADC_3_Buffer_cy_psoc4_abuf__OA_COMP_TRIM CYREG_CTBM_OA1_COMP_TRIM
#define ADC_3_Buffer_cy_psoc4_abuf__OA_NUMBER 1u
#define ADC_3_Buffer_cy_psoc4_abuf__OA_OFFSET_TRIM CYREG_CTBM_OA1_OFFSET_TRIM
#define ADC_3_Buffer_cy_psoc4_abuf__OA_RES_CTRL CYREG_CTBM_OA_RES1_CTRL
#define ADC_3_Buffer_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM CYREG_CTBM_OA1_SLOPE_OFFSET_TRIM

/* ADC_cy_psoc4_sar */
#define ADC_cy_psoc4_sar__SAR_CTRL CYREG_SAR_CTRL
#define ADC_cy_psoc4_sar__SAR_INTR CYREG_SAR_INTR
#define ADC_cy_psoc4_sar__SAR_INTR_CAUSE CYREG_SAR_INTR_CAUSE
#define ADC_cy_psoc4_sar__SAR_INTR_MASK CYREG_SAR_INTR_MASK
#define ADC_cy_psoc4_sar__SAR_INTR_MASKED CYREG_SAR_INTR_MASKED
#define ADC_cy_psoc4_sar__SAR_INTR_SET CYREG_SAR_INTR_SET
#define ADC_cy_psoc4_sar__SAR_NUMBER 0u
#define ADC_cy_psoc4_sar__SAR_RANGE_COND CYREG_SAR_RANGE_COND
#define ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK CYREG_SAR_RANGE_INTR_MASK
#define ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED CYREG_SAR_RANGE_INTR_MASKED
#define ADC_cy_psoc4_sar__SAR_RANGE_INTR_SET CYREG_SAR_RANGE_INTR_SET
#define ADC_cy_psoc4_sar__SAR_RANGE_THRES CYREG_SAR_RANGE_THRES
#define ADC_cy_psoc4_sar__SAR_SAMPLE_CTRL CYREG_SAR_SAMPLE_CTRL
#define ADC_cy_psoc4_sar__SAR_SAMPLE_TIME01 CYREG_SAR_SAMPLE_TIME01
#define ADC_cy_psoc4_sar__SAR_SAMPLE_TIME23 CYREG_SAR_SAMPLE_TIME23
#define ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK CYREG_SAR_SATURATE_INTR_MASK
#define ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED CYREG_SAR_SATURATE_INTR_MASKED
#define ADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET CYREG_SAR_SATURATE_INTR_SET
#define ADC_cy_psoc4_sar__SAR_STATUS CYREG_SAR_STATUS

/* ADC_cy_psoc4_sarmux_8 */
#define ADC_cy_psoc4_sarmux_8__CH_0_PIN 6
#define ADC_cy_psoc4_sarmux_8__CH_0_PORT 0
#define ADC_cy_psoc4_sarmux_8__CH_1_PIN 2
#define ADC_cy_psoc4_sarmux_8__CH_1_PORT 0
#define ADC_cy_psoc4_sarmux_8__CH_2_PIN 2
#define ADC_cy_psoc4_sarmux_8__CH_2_PORT 1
#define ADC_cy_psoc4_sarmux_8__CH_3_PIN 3
#define ADC_cy_psoc4_sarmux_8__CH_3_PORT 1
#define ADC_cy_psoc4_sarmux_8__CH_4_PIN 0
#define ADC_cy_psoc4_sarmux_8__CH_4_PORT 7
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00 CYREG_SAR_CHAN_CONFIG00
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01 CYREG_SAR_CHAN_CONFIG01
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02 CYREG_SAR_CHAN_CONFIG02
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03 CYREG_SAR_CHAN_CONFIG03
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04 CYREG_SAR_CHAN_CONFIG04
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05 CYREG_SAR_CHAN_CONFIG05
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06 CYREG_SAR_CHAN_CONFIG06
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07 CYREG_SAR_CHAN_CONFIG07
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_EN CYREG_SAR_CHAN_EN
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID CYREG_SAR_CHAN_RESULT_VALID
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00 CYREG_SAR_CHAN_RESULT00
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01 CYREG_SAR_CHAN_RESULT01
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02 CYREG_SAR_CHAN_RESULT02
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03 CYREG_SAR_CHAN_RESULT03
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04 CYREG_SAR_CHAN_RESULT04
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05 CYREG_SAR_CHAN_RESULT05
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06 CYREG_SAR_CHAN_RESULT06
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07 CYREG_SAR_CHAN_RESULT07
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID CYREG_SAR_CHAN_WORK_VALID
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK00 CYREG_SAR_CHAN_WORK00
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK01 CYREG_SAR_CHAN_WORK01
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK02 CYREG_SAR_CHAN_WORK02
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK03 CYREG_SAR_CHAN_WORK03
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK04 CYREG_SAR_CHAN_WORK04
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK05 CYREG_SAR_CHAN_WORK05
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK06 CYREG_SAR_CHAN_WORK06
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK07 CYREG_SAR_CHAN_WORK07
#define ADC_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG CYREG_SAR_INJ_CHAN_CONFIG
#define ADC_cy_psoc4_sarmux_8__SAR_INJ_RESULT CYREG_SAR_INJ_RESULT
#define ADC_cy_psoc4_sarmux_8__SAR_START_CTRL CYREG_SAR_START_CTRL

/* ADC_EOC_Int */
#define ADC_EOC_Int__INTC_CLR_EN_REG CYREG_CM0_ICER
#define ADC_EOC_Int__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define ADC_EOC_Int__INTC_MASK 0x08u
#define ADC_EOC_Int__INTC_NUMBER 3u
#define ADC_EOC_Int__INTC_PRIOR_MASK 0xC0000000u
#define ADC_EOC_Int__INTC_PRIOR_NUM 3u
#define ADC_EOC_Int__INTC_PRIOR_REG CYREG_CM0_IPR0
#define ADC_EOC_Int__INTC_SET_EN_REG CYREG_CM0_ISER
#define ADC_EOC_Int__INTC_SET_PD_REG CYREG_CM0_ISPR

/* ADC_intClock */
#define ADC_intClock__DIVIDER_MASK 0x0000FFFFu
#define ADC_intClock__ENABLE CYREG_CLK_DIVIDER_A01
#define ADC_intClock__ENABLE_MASK 0x80000000u
#define ADC_intClock__MASK 0x80000000u
#define ADC_intClock__REGISTER CYREG_CLK_DIVIDER_A01

/* ADC_IRQ */
#define ADC_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define ADC_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define ADC_IRQ__INTC_MASK 0x4000u
#define ADC_IRQ__INTC_NUMBER 14u
#define ADC_IRQ__INTC_PRIOR_MASK 0xC00000u
#define ADC_IRQ__INTC_PRIOR_NUM 3u
#define ADC_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR3
#define ADC_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define ADC_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR

/* PWM_0_cy_m0s8_tcpwm_1 */
#define PWM_0_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT3_CC
#define PWM_0_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT3_CC_BUFF
#define PWM_0_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT3_COUNTER
#define PWM_0_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT3_CTRL
#define PWM_0_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT3_INTR
#define PWM_0_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT3_INTR_MASK
#define PWM_0_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT3_INTR_MASKED
#define PWM_0_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT3_INTR_SET
#define PWM_0_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT3_PERIOD
#define PWM_0_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT3_PERIOD_BUFF
#define PWM_0_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT3_STATUS
#define PWM_0_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define PWM_0_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x08u
#define PWM_0_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 3
#define PWM_0_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x800u
#define PWM_0_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 11
#define PWM_0_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x8000000u
#define PWM_0_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 27
#define PWM_0_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x80000u
#define PWM_0_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 19
#define PWM_0_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define PWM_0_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x08u
#define PWM_0_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 3
#define PWM_0_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define PWM_0_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x08u
#define PWM_0_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 3
#define PWM_0_cy_m0s8_tcpwm_1__TCPWM_NUMBER 3u
#define PWM_0_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT3_TR_CTRL0
#define PWM_0_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT3_TR_CTRL1
#define PWM_0_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT3_TR_CTRL2

/* PWM_0_Int */
#define PWM_0_Int__INTC_CLR_EN_REG CYREG_CM0_ICER
#define PWM_0_Int__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define PWM_0_Int__INTC_MASK 0x80000u
#define PWM_0_Int__INTC_NUMBER 19u
#define PWM_0_Int__INTC_PRIOR_MASK 0xC0000000u
#define PWM_0_Int__INTC_PRIOR_NUM 3u
#define PWM_0_Int__INTC_PRIOR_REG CYREG_CM0_IPR4
#define PWM_0_Int__INTC_SET_EN_REG CYREG_CM0_ISER
#define PWM_0_Int__INTC_SET_PD_REG CYREG_CM0_ISPR

/* PWM_0_Out */
#define PWM_0_Out__0__DM__MASK 0x1C0u
#define PWM_0_Out__0__DM__SHIFT 6
#define PWM_0_Out__0__DR CYREG_PRT1_DR
#define PWM_0_Out__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define PWM_0_Out__0__HSIOM_MASK 0x00000F00u
#define PWM_0_Out__0__HSIOM_SHIFT 8u
#define PWM_0_Out__0__INTCFG CYREG_PRT1_INTCFG
#define PWM_0_Out__0__INTSTAT CYREG_PRT1_INTSTAT
#define PWM_0_Out__0__MASK 0x04u
#define PWM_0_Out__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define PWM_0_Out__0__OUT_SEL_SHIFT 4u
#define PWM_0_Out__0__OUT_SEL_VAL -1u
#define PWM_0_Out__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define PWM_0_Out__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define PWM_0_Out__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define PWM_0_Out__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define PWM_0_Out__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define PWM_0_Out__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define PWM_0_Out__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define PWM_0_Out__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define PWM_0_Out__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define PWM_0_Out__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define PWM_0_Out__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define PWM_0_Out__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define PWM_0_Out__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define PWM_0_Out__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define PWM_0_Out__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define PWM_0_Out__0__PC CYREG_PRT1_PC
#define PWM_0_Out__0__PC2 CYREG_PRT1_PC2
#define PWM_0_Out__0__PORT 1u
#define PWM_0_Out__0__PS CYREG_PRT1_PS
#define PWM_0_Out__0__SHIFT 2
#define PWM_0_Out__DR CYREG_PRT1_DR
#define PWM_0_Out__INTCFG CYREG_PRT1_INTCFG
#define PWM_0_Out__INTSTAT CYREG_PRT1_INTSTAT
#define PWM_0_Out__MASK 0x04u
#define PWM_0_Out__PA__CFG0 CYREG_UDB_PA1_CFG0
#define PWM_0_Out__PA__CFG1 CYREG_UDB_PA1_CFG1
#define PWM_0_Out__PA__CFG10 CYREG_UDB_PA1_CFG10
#define PWM_0_Out__PA__CFG11 CYREG_UDB_PA1_CFG11
#define PWM_0_Out__PA__CFG12 CYREG_UDB_PA1_CFG12
#define PWM_0_Out__PA__CFG13 CYREG_UDB_PA1_CFG13
#define PWM_0_Out__PA__CFG14 CYREG_UDB_PA1_CFG14
#define PWM_0_Out__PA__CFG2 CYREG_UDB_PA1_CFG2
#define PWM_0_Out__PA__CFG3 CYREG_UDB_PA1_CFG3
#define PWM_0_Out__PA__CFG4 CYREG_UDB_PA1_CFG4
#define PWM_0_Out__PA__CFG5 CYREG_UDB_PA1_CFG5
#define PWM_0_Out__PA__CFG6 CYREG_UDB_PA1_CFG6
#define PWM_0_Out__PA__CFG7 CYREG_UDB_PA1_CFG7
#define PWM_0_Out__PA__CFG8 CYREG_UDB_PA1_CFG8
#define PWM_0_Out__PA__CFG9 CYREG_UDB_PA1_CFG9
#define PWM_0_Out__PC CYREG_PRT1_PC
#define PWM_0_Out__PC2 CYREG_PRT1_PC2
#define PWM_0_Out__PORT 1u
#define PWM_0_Out__PS CYREG_PRT1_PS
#define PWM_0_Out__SHIFT 2

/* PWM_1_cy_m0s8_tcpwm_1 */
#define PWM_1_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT1_CC
#define PWM_1_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT1_CC_BUFF
#define PWM_1_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT1_COUNTER
#define PWM_1_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT1_CTRL
#define PWM_1_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT1_INTR
#define PWM_1_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT1_INTR_MASK
#define PWM_1_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT1_INTR_MASKED
#define PWM_1_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT1_INTR_SET
#define PWM_1_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT1_PERIOD
#define PWM_1_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT1_PERIOD_BUFF
#define PWM_1_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT1_STATUS
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x02u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 1
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x200u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 9
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x2000000u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 25
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x20000u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 17
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x02u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 1
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x02u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 1
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER 1u
#define PWM_1_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT1_TR_CTRL0
#define PWM_1_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT1_TR_CTRL1
#define PWM_1_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT1_TR_CTRL2

/* PWM_1_Out */
#define PWM_1_Out__0__DM__MASK 0xE00u
#define PWM_1_Out__0__DM__SHIFT 9
#define PWM_1_Out__0__DR CYREG_PRT1_DR
#define PWM_1_Out__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define PWM_1_Out__0__HSIOM_MASK 0x0000F000u
#define PWM_1_Out__0__HSIOM_SHIFT 12u
#define PWM_1_Out__0__INTCFG CYREG_PRT1_INTCFG
#define PWM_1_Out__0__INTSTAT CYREG_PRT1_INTSTAT
#define PWM_1_Out__0__MASK 0x08u
#define PWM_1_Out__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define PWM_1_Out__0__OUT_SEL_SHIFT 6u
#define PWM_1_Out__0__OUT_SEL_VAL 3u
#define PWM_1_Out__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define PWM_1_Out__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define PWM_1_Out__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define PWM_1_Out__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define PWM_1_Out__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define PWM_1_Out__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define PWM_1_Out__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define PWM_1_Out__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define PWM_1_Out__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define PWM_1_Out__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define PWM_1_Out__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define PWM_1_Out__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define PWM_1_Out__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define PWM_1_Out__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define PWM_1_Out__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define PWM_1_Out__0__PC CYREG_PRT1_PC
#define PWM_1_Out__0__PC2 CYREG_PRT1_PC2
#define PWM_1_Out__0__PORT 1u
#define PWM_1_Out__0__PS CYREG_PRT1_PS
#define PWM_1_Out__0__SHIFT 3
#define PWM_1_Out__DR CYREG_PRT1_DR
#define PWM_1_Out__INTCFG CYREG_PRT1_INTCFG
#define PWM_1_Out__INTSTAT CYREG_PRT1_INTSTAT
#define PWM_1_Out__MASK 0x08u
#define PWM_1_Out__PA__CFG0 CYREG_UDB_PA1_CFG0
#define PWM_1_Out__PA__CFG1 CYREG_UDB_PA1_CFG1
#define PWM_1_Out__PA__CFG10 CYREG_UDB_PA1_CFG10
#define PWM_1_Out__PA__CFG11 CYREG_UDB_PA1_CFG11
#define PWM_1_Out__PA__CFG12 CYREG_UDB_PA1_CFG12
#define PWM_1_Out__PA__CFG13 CYREG_UDB_PA1_CFG13
#define PWM_1_Out__PA__CFG14 CYREG_UDB_PA1_CFG14
#define PWM_1_Out__PA__CFG2 CYREG_UDB_PA1_CFG2
#define PWM_1_Out__PA__CFG3 CYREG_UDB_PA1_CFG3
#define PWM_1_Out__PA__CFG4 CYREG_UDB_PA1_CFG4
#define PWM_1_Out__PA__CFG5 CYREG_UDB_PA1_CFG5
#define PWM_1_Out__PA__CFG6 CYREG_UDB_PA1_CFG6
#define PWM_1_Out__PA__CFG7 CYREG_UDB_PA1_CFG7
#define PWM_1_Out__PA__CFG8 CYREG_UDB_PA1_CFG8
#define PWM_1_Out__PA__CFG9 CYREG_UDB_PA1_CFG9
#define PWM_1_Out__PC CYREG_PRT1_PC
#define PWM_1_Out__PC2 CYREG_PRT1_PC2
#define PWM_1_Out__PORT 1u
#define PWM_1_Out__PS CYREG_PRT1_PS
#define PWM_1_Out__SHIFT 3

/* PWM_2_cy_m0s8_tcpwm_1 */
#define PWM_2_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT2_CC
#define PWM_2_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT2_CC_BUFF
#define PWM_2_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT2_COUNTER
#define PWM_2_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT2_CTRL
#define PWM_2_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT2_INTR
#define PWM_2_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT2_INTR_MASK
#define PWM_2_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT2_INTR_MASKED
#define PWM_2_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT2_INTR_SET
#define PWM_2_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT2_PERIOD
#define PWM_2_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT2_PERIOD_BUFF
#define PWM_2_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT2_STATUS
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x04u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 2
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x400u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 10
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x4000000u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 26
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x40000u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 18
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x04u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 2
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x04u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 2
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_NUMBER 2u
#define PWM_2_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT2_TR_CTRL0
#define PWM_2_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT2_TR_CTRL1
#define PWM_2_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT2_TR_CTRL2

/* PWM_2_Out */
#define PWM_2_Out__0__DM__MASK 0x07u
#define PWM_2_Out__0__DM__SHIFT 0
#define PWM_2_Out__0__DR CYREG_PRT1_DR
#define PWM_2_Out__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define PWM_2_Out__0__HSIOM_MASK 0x0000000Fu
#define PWM_2_Out__0__HSIOM_SHIFT 0u
#define PWM_2_Out__0__INTCFG CYREG_PRT1_INTCFG
#define PWM_2_Out__0__INTSTAT CYREG_PRT1_INTSTAT
#define PWM_2_Out__0__MASK 0x01u
#define PWM_2_Out__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define PWM_2_Out__0__OUT_SEL_SHIFT 0u
#define PWM_2_Out__0__OUT_SEL_VAL -1u
#define PWM_2_Out__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define PWM_2_Out__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define PWM_2_Out__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define PWM_2_Out__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define PWM_2_Out__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define PWM_2_Out__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define PWM_2_Out__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define PWM_2_Out__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define PWM_2_Out__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define PWM_2_Out__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define PWM_2_Out__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define PWM_2_Out__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define PWM_2_Out__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define PWM_2_Out__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define PWM_2_Out__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define PWM_2_Out__0__PC CYREG_PRT1_PC
#define PWM_2_Out__0__PC2 CYREG_PRT1_PC2
#define PWM_2_Out__0__PORT 1u
#define PWM_2_Out__0__PS CYREG_PRT1_PS
#define PWM_2_Out__0__SHIFT 0
#define PWM_2_Out__DR CYREG_PRT1_DR
#define PWM_2_Out__INTCFG CYREG_PRT1_INTCFG
#define PWM_2_Out__INTSTAT CYREG_PRT1_INTSTAT
#define PWM_2_Out__MASK 0x01u
#define PWM_2_Out__PA__CFG0 CYREG_UDB_PA1_CFG0
#define PWM_2_Out__PA__CFG1 CYREG_UDB_PA1_CFG1
#define PWM_2_Out__PA__CFG10 CYREG_UDB_PA1_CFG10
#define PWM_2_Out__PA__CFG11 CYREG_UDB_PA1_CFG11
#define PWM_2_Out__PA__CFG12 CYREG_UDB_PA1_CFG12
#define PWM_2_Out__PA__CFG13 CYREG_UDB_PA1_CFG13
#define PWM_2_Out__PA__CFG14 CYREG_UDB_PA1_CFG14
#define PWM_2_Out__PA__CFG2 CYREG_UDB_PA1_CFG2
#define PWM_2_Out__PA__CFG3 CYREG_UDB_PA1_CFG3
#define PWM_2_Out__PA__CFG4 CYREG_UDB_PA1_CFG4
#define PWM_2_Out__PA__CFG5 CYREG_UDB_PA1_CFG5
#define PWM_2_Out__PA__CFG6 CYREG_UDB_PA1_CFG6
#define PWM_2_Out__PA__CFG7 CYREG_UDB_PA1_CFG7
#define PWM_2_Out__PA__CFG8 CYREG_UDB_PA1_CFG8
#define PWM_2_Out__PA__CFG9 CYREG_UDB_PA1_CFG9
#define PWM_2_Out__PC CYREG_PRT1_PC
#define PWM_2_Out__PC2 CYREG_PRT1_PC2
#define PWM_2_Out__PORT 1u
#define PWM_2_Out__PS CYREG_PRT1_PS
#define PWM_2_Out__SHIFT 0

/* Timer_cy_m0s8_tcpwm_1 */
#define Timer_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT0_CC
#define Timer_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT0_CC_BUFF
#define Timer_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT0_COUNTER
#define Timer_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT0_CTRL
#define Timer_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT0_INTR
#define Timer_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT0_INTR_MASK
#define Timer_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT0_INTR_MASKED
#define Timer_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT0_INTR_SET
#define Timer_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT0_PERIOD
#define Timer_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT0_PERIOD_BUFF
#define Timer_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT0_STATUS
#define Timer_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define Timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x01u
#define Timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 0
#define Timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x100u
#define Timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 8
#define Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x1000000u
#define Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 24
#define Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x10000u
#define Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 16
#define Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x01u
#define Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 0
#define Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x01u
#define Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 0
#define Timer_cy_m0s8_tcpwm_1__TCPWM_NUMBER 0u
#define Timer_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT0_TR_CTRL0
#define Timer_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT0_TR_CTRL1
#define Timer_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT0_TR_CTRL2

/* Timer_Int */
#define Timer_Int__INTC_CLR_EN_REG CYREG_CM0_ICER
#define Timer_Int__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define Timer_Int__INTC_MASK 0x10000u
#define Timer_Int__INTC_NUMBER 16u
#define Timer_Int__INTC_PRIOR_MASK 0xC0u
#define Timer_Int__INTC_PRIOR_NUM 3u
#define Timer_Int__INTC_PRIOR_REG CYREG_CM0_IPR4
#define Timer_Int__INTC_SET_EN_REG CYREG_CM0_ISER
#define Timer_Int__INTC_SET_PD_REG CYREG_CM0_ISPR

/* Timer_Pin */
#define Timer_Pin__0__DM__MASK 0xE00000u
#define Timer_Pin__0__DM__SHIFT 21
#define Timer_Pin__0__DR CYREG_PRT0_DR
#define Timer_Pin__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define Timer_Pin__0__HSIOM_MASK 0xF0000000u
#define Timer_Pin__0__HSIOM_SHIFT 28u
#define Timer_Pin__0__INTCFG CYREG_PRT0_INTCFG
#define Timer_Pin__0__INTSTAT CYREG_PRT0_INTSTAT
#define Timer_Pin__0__MASK 0x80u
#define Timer_Pin__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Timer_Pin__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Timer_Pin__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Timer_Pin__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Timer_Pin__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Timer_Pin__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Timer_Pin__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Timer_Pin__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Timer_Pin__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Timer_Pin__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Timer_Pin__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Timer_Pin__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Timer_Pin__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Timer_Pin__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Timer_Pin__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Timer_Pin__0__PC CYREG_PRT0_PC
#define Timer_Pin__0__PC2 CYREG_PRT0_PC2
#define Timer_Pin__0__PORT 0u
#define Timer_Pin__0__PS CYREG_PRT0_PS
#define Timer_Pin__0__SHIFT 7
#define Timer_Pin__DR CYREG_PRT0_DR
#define Timer_Pin__INTCFG CYREG_PRT0_INTCFG
#define Timer_Pin__INTSTAT CYREG_PRT0_INTSTAT
#define Timer_Pin__MASK 0x80u
#define Timer_Pin__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Timer_Pin__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Timer_Pin__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Timer_Pin__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Timer_Pin__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Timer_Pin__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Timer_Pin__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Timer_Pin__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Timer_Pin__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Timer_Pin__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Timer_Pin__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Timer_Pin__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Timer_Pin__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Timer_Pin__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Timer_Pin__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Timer_Pin__PC CYREG_PRT0_PC
#define Timer_Pin__PC2 CYREG_PRT0_PC2
#define Timer_Pin__PORT 0u
#define Timer_Pin__PS CYREG_PRT0_PS
#define Timer_Pin__SHIFT 7

/* Comp_0_cy_psoc4_lpcomp_1 */
#define Comp_0_cy_psoc4_lpcomp_1__LPCOMP_CONFIG CYREG_LPCOMP_CONFIG
#define Comp_0_cy_psoc4_lpcomp_1__LPCOMP_CONFIG_SHIFT 8
#define Comp_0_cy_psoc4_lpcomp_1__LPCOMP_ID CYREG_LPCOMP_ID
#define Comp_0_cy_psoc4_lpcomp_1__LPCOMP_INTR CYREG_LPCOMP_INTR
#define Comp_0_cy_psoc4_lpcomp_1__LPCOMP_INTR_SET CYREG_LPCOMP_INTR_SET
#define Comp_0_cy_psoc4_lpcomp_1__LPCOMP_INTR_SET_SHIFT 1
#define Comp_0_cy_psoc4_lpcomp_1__LPCOMP_INTR_SHIFT 1
#define Comp_0_cy_psoc4_lpcomp_1__LPCOMP_NUMBER 2u
#define Comp_0_cy_psoc4_lpcomp_1__TRIM_A CYREG_LPCOMP_TRIM3
#define Comp_0_cy_psoc4_lpcomp_1__TRIM_B CYREG_LPCOMP_TRIM4

/* Comp_0_Int */
#define Comp_0_Int__INTC_CLR_EN_REG CYREG_CM0_ICER
#define Comp_0_Int__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define Comp_0_Int__INTC_MASK 0x10u
#define Comp_0_Int__INTC_NUMBER 4u
#define Comp_0_Int__INTC_PRIOR_MASK 0xC0u
#define Comp_0_Int__INTC_PRIOR_NUM 3u
#define Comp_0_Int__INTC_PRIOR_REG CYREG_CM0_IPR1
#define Comp_0_Int__INTC_SET_EN_REG CYREG_CM0_ISER
#define Comp_0_Int__INTC_SET_PD_REG CYREG_CM0_ISPR

/* Comp_1_cy_psoc4_lpcomp_1 */
#define Comp_1_cy_psoc4_lpcomp_1__LPCOMP_CONFIG CYREG_LPCOMP_CONFIG
#define Comp_1_cy_psoc4_lpcomp_1__LPCOMP_CONFIG_SHIFT 0
#define Comp_1_cy_psoc4_lpcomp_1__LPCOMP_ID CYREG_LPCOMP_ID
#define Comp_1_cy_psoc4_lpcomp_1__LPCOMP_INTR CYREG_LPCOMP_INTR
#define Comp_1_cy_psoc4_lpcomp_1__LPCOMP_INTR_SET CYREG_LPCOMP_INTR_SET
#define Comp_1_cy_psoc4_lpcomp_1__LPCOMP_INTR_SET_SHIFT 0
#define Comp_1_cy_psoc4_lpcomp_1__LPCOMP_INTR_SHIFT 0
#define Comp_1_cy_psoc4_lpcomp_1__LPCOMP_NUMBER 1u
#define Comp_1_cy_psoc4_lpcomp_1__TRIM_A CYREG_LPCOMP_TRIM1
#define Comp_1_cy_psoc4_lpcomp_1__TRIM_B CYREG_LPCOMP_TRIM2

/* Comp_1_Int */
#define Comp_1_Int__INTC_CLR_EN_REG CYREG_CM0_ICER
#define Comp_1_Int__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define Comp_1_Int__INTC_MASK 0x20u
#define Comp_1_Int__INTC_NUMBER 5u
#define Comp_1_Int__INTC_PRIOR_MASK 0xC000u
#define Comp_1_Int__INTC_PRIOR_NUM 3u
#define Comp_1_Int__INTC_PRIOR_REG CYREG_CM0_IPR1
#define Comp_1_Int__INTC_SET_EN_REG CYREG_CM0_ISER
#define Comp_1_Int__INTC_SET_PD_REG CYREG_CM0_ISPR

/* UART_1_rx */
#define UART_1_rx__0__DM__MASK 0x7000u
#define UART_1_rx__0__DM__SHIFT 12
#define UART_1_rx__0__DR CYREG_PRT0_DR
#define UART_1_rx__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define UART_1_rx__0__HSIOM_MASK 0x000F0000u
#define UART_1_rx__0__HSIOM_SHIFT 16u
#define UART_1_rx__0__INTCFG CYREG_PRT0_INTCFG
#define UART_1_rx__0__INTSTAT CYREG_PRT0_INTSTAT
#define UART_1_rx__0__MASK 0x10u
#define UART_1_rx__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define UART_1_rx__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define UART_1_rx__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define UART_1_rx__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define UART_1_rx__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define UART_1_rx__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define UART_1_rx__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define UART_1_rx__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define UART_1_rx__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define UART_1_rx__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define UART_1_rx__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define UART_1_rx__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define UART_1_rx__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define UART_1_rx__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define UART_1_rx__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define UART_1_rx__0__PC CYREG_PRT0_PC
#define UART_1_rx__0__PC2 CYREG_PRT0_PC2
#define UART_1_rx__0__PORT 0u
#define UART_1_rx__0__PS CYREG_PRT0_PS
#define UART_1_rx__0__SHIFT 4
#define UART_1_rx__DR CYREG_PRT0_DR
#define UART_1_rx__INTCFG CYREG_PRT0_INTCFG
#define UART_1_rx__INTSTAT CYREG_PRT0_INTSTAT
#define UART_1_rx__MASK 0x10u
#define UART_1_rx__PA__CFG0 CYREG_UDB_PA0_CFG0
#define UART_1_rx__PA__CFG1 CYREG_UDB_PA0_CFG1
#define UART_1_rx__PA__CFG10 CYREG_UDB_PA0_CFG10
#define UART_1_rx__PA__CFG11 CYREG_UDB_PA0_CFG11
#define UART_1_rx__PA__CFG12 CYREG_UDB_PA0_CFG12
#define UART_1_rx__PA__CFG13 CYREG_UDB_PA0_CFG13
#define UART_1_rx__PA__CFG14 CYREG_UDB_PA0_CFG14
#define UART_1_rx__PA__CFG2 CYREG_UDB_PA0_CFG2
#define UART_1_rx__PA__CFG3 CYREG_UDB_PA0_CFG3
#define UART_1_rx__PA__CFG4 CYREG_UDB_PA0_CFG4
#define UART_1_rx__PA__CFG5 CYREG_UDB_PA0_CFG5
#define UART_1_rx__PA__CFG6 CYREG_UDB_PA0_CFG6
#define UART_1_rx__PA__CFG7 CYREG_UDB_PA0_CFG7
#define UART_1_rx__PA__CFG8 CYREG_UDB_PA0_CFG8
#define UART_1_rx__PA__CFG9 CYREG_UDB_PA0_CFG9
#define UART_1_rx__PC CYREG_PRT0_PC
#define UART_1_rx__PC2 CYREG_PRT0_PC2
#define UART_1_rx__PORT 0u
#define UART_1_rx__PS CYREG_PRT0_PS
#define UART_1_rx__SHIFT 4

/* UART_1_SCB */
#define UART_1_SCB__BIST_CONTROL CYREG_SCB1_BIST_CONTROL
#define UART_1_SCB__BIST_DATA CYREG_SCB1_BIST_DATA
#define UART_1_SCB__CTRL CYREG_SCB1_CTRL
#define UART_1_SCB__EZ_DATA00 CYREG_SCB1_EZ_DATA00
#define UART_1_SCB__EZ_DATA01 CYREG_SCB1_EZ_DATA01
#define UART_1_SCB__EZ_DATA02 CYREG_SCB1_EZ_DATA02
#define UART_1_SCB__EZ_DATA03 CYREG_SCB1_EZ_DATA03
#define UART_1_SCB__EZ_DATA04 CYREG_SCB1_EZ_DATA04
#define UART_1_SCB__EZ_DATA05 CYREG_SCB1_EZ_DATA05
#define UART_1_SCB__EZ_DATA06 CYREG_SCB1_EZ_DATA06
#define UART_1_SCB__EZ_DATA07 CYREG_SCB1_EZ_DATA07
#define UART_1_SCB__EZ_DATA08 CYREG_SCB1_EZ_DATA08
#define UART_1_SCB__EZ_DATA09 CYREG_SCB1_EZ_DATA09
#define UART_1_SCB__EZ_DATA10 CYREG_SCB1_EZ_DATA10
#define UART_1_SCB__EZ_DATA11 CYREG_SCB1_EZ_DATA11
#define UART_1_SCB__EZ_DATA12 CYREG_SCB1_EZ_DATA12
#define UART_1_SCB__EZ_DATA13 CYREG_SCB1_EZ_DATA13
#define UART_1_SCB__EZ_DATA14 CYREG_SCB1_EZ_DATA14
#define UART_1_SCB__EZ_DATA15 CYREG_SCB1_EZ_DATA15
#define UART_1_SCB__EZ_DATA16 CYREG_SCB1_EZ_DATA16
#define UART_1_SCB__EZ_DATA17 CYREG_SCB1_EZ_DATA17
#define UART_1_SCB__EZ_DATA18 CYREG_SCB1_EZ_DATA18
#define UART_1_SCB__EZ_DATA19 CYREG_SCB1_EZ_DATA19
#define UART_1_SCB__EZ_DATA20 CYREG_SCB1_EZ_DATA20
#define UART_1_SCB__EZ_DATA21 CYREG_SCB1_EZ_DATA21
#define UART_1_SCB__EZ_DATA22 CYREG_SCB1_EZ_DATA22
#define UART_1_SCB__EZ_DATA23 CYREG_SCB1_EZ_DATA23
#define UART_1_SCB__EZ_DATA24 CYREG_SCB1_EZ_DATA24
#define UART_1_SCB__EZ_DATA25 CYREG_SCB1_EZ_DATA25
#define UART_1_SCB__EZ_DATA26 CYREG_SCB1_EZ_DATA26
#define UART_1_SCB__EZ_DATA27 CYREG_SCB1_EZ_DATA27
#define UART_1_SCB__EZ_DATA28 CYREG_SCB1_EZ_DATA28
#define UART_1_SCB__EZ_DATA29 CYREG_SCB1_EZ_DATA29
#define UART_1_SCB__EZ_DATA30 CYREG_SCB1_EZ_DATA30
#define UART_1_SCB__EZ_DATA31 CYREG_SCB1_EZ_DATA31
#define UART_1_SCB__I2C_CFG CYREG_SCB1_I2C_CFG
#define UART_1_SCB__I2C_CTRL CYREG_SCB1_I2C_CTRL
#define UART_1_SCB__I2C_M_CMD CYREG_SCB1_I2C_M_CMD
#define UART_1_SCB__I2C_S_CMD CYREG_SCB1_I2C_S_CMD
#define UART_1_SCB__I2C_STATUS CYREG_SCB1_I2C_STATUS
#define UART_1_SCB__INTR_CAUSE CYREG_SCB1_INTR_CAUSE
#define UART_1_SCB__INTR_I2C_EC CYREG_SCB1_INTR_I2C_EC
#define UART_1_SCB__INTR_I2C_EC_MASK CYREG_SCB1_INTR_I2C_EC_MASK
#define UART_1_SCB__INTR_I2C_EC_MASKED CYREG_SCB1_INTR_I2C_EC_MASKED
#define UART_1_SCB__INTR_M CYREG_SCB1_INTR_M
#define UART_1_SCB__INTR_M_MASK CYREG_SCB1_INTR_M_MASK
#define UART_1_SCB__INTR_M_MASKED CYREG_SCB1_INTR_M_MASKED
#define UART_1_SCB__INTR_M_SET CYREG_SCB1_INTR_M_SET
#define UART_1_SCB__INTR_RX CYREG_SCB1_INTR_RX
#define UART_1_SCB__INTR_RX_MASK CYREG_SCB1_INTR_RX_MASK
#define UART_1_SCB__INTR_RX_MASKED CYREG_SCB1_INTR_RX_MASKED
#define UART_1_SCB__INTR_RX_SET CYREG_SCB1_INTR_RX_SET
#define UART_1_SCB__INTR_S CYREG_SCB1_INTR_S
#define UART_1_SCB__INTR_S_MASK CYREG_SCB1_INTR_S_MASK
#define UART_1_SCB__INTR_S_MASKED CYREG_SCB1_INTR_S_MASKED
#define UART_1_SCB__INTR_S_SET CYREG_SCB1_INTR_S_SET
#define UART_1_SCB__INTR_SPI_EC CYREG_SCB1_INTR_SPI_EC
#define UART_1_SCB__INTR_SPI_EC_MASK CYREG_SCB1_INTR_SPI_EC_MASK
#define UART_1_SCB__INTR_SPI_EC_MASKED CYREG_SCB1_INTR_SPI_EC_MASKED
#define UART_1_SCB__INTR_TX CYREG_SCB1_INTR_TX
#define UART_1_SCB__INTR_TX_MASK CYREG_SCB1_INTR_TX_MASK
#define UART_1_SCB__INTR_TX_MASKED CYREG_SCB1_INTR_TX_MASKED
#define UART_1_SCB__INTR_TX_SET CYREG_SCB1_INTR_TX_SET
#define UART_1_SCB__RX_CTRL CYREG_SCB1_RX_CTRL
#define UART_1_SCB__RX_FIFO_CTRL CYREG_SCB1_RX_FIFO_CTRL
#define UART_1_SCB__RX_FIFO_RD CYREG_SCB1_RX_FIFO_RD
#define UART_1_SCB__RX_FIFO_RD_SILENT CYREG_SCB1_RX_FIFO_RD_SILENT
#define UART_1_SCB__RX_FIFO_STATUS CYREG_SCB1_RX_FIFO_STATUS
#define UART_1_SCB__RX_MATCH CYREG_SCB1_RX_MATCH
#define UART_1_SCB__SPI_CTRL CYREG_SCB1_SPI_CTRL
#define UART_1_SCB__SPI_STATUS CYREG_SCB1_SPI_STATUS
#define UART_1_SCB__SS0_POSISTION 0u
#define UART_1_SCB__SS1_POSISTION 1u
#define UART_1_SCB__SS2_POSISTION 2u
#define UART_1_SCB__SS3_POSISTION 3u
#define UART_1_SCB__STATUS CYREG_SCB1_STATUS
#define UART_1_SCB__TX_CTRL CYREG_SCB1_TX_CTRL
#define UART_1_SCB__TX_FIFO_CTRL CYREG_SCB1_TX_FIFO_CTRL
#define UART_1_SCB__TX_FIFO_STATUS CYREG_SCB1_TX_FIFO_STATUS
#define UART_1_SCB__TX_FIFO_WR CYREG_SCB1_TX_FIFO_WR
#define UART_1_SCB__UART_CTRL CYREG_SCB1_UART_CTRL
#define UART_1_SCB__UART_RX_CTRL CYREG_SCB1_UART_RX_CTRL
#define UART_1_SCB__UART_RX_STATUS CYREG_SCB1_UART_RX_STATUS
#define UART_1_SCB__UART_TX_CTRL CYREG_SCB1_UART_TX_CTRL

/* UART_1_SCBCLK */
#define UART_1_SCBCLK__DIVIDER_MASK 0x0000FFFFu
#define UART_1_SCBCLK__ENABLE CYREG_CLK_DIVIDER_B01
#define UART_1_SCBCLK__ENABLE_MASK 0x80000000u
#define UART_1_SCBCLK__MASK 0x80000000u
#define UART_1_SCBCLK__REGISTER CYREG_CLK_DIVIDER_B01

/* UART_1_tx */
#define UART_1_tx__0__DM__MASK 0x38000u
#define UART_1_tx__0__DM__SHIFT 15
#define UART_1_tx__0__DR CYREG_PRT0_DR
#define UART_1_tx__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define UART_1_tx__0__HSIOM_MASK 0x00F00000u
#define UART_1_tx__0__HSIOM_SHIFT 20u
#define UART_1_tx__0__INTCFG CYREG_PRT0_INTCFG
#define UART_1_tx__0__INTSTAT CYREG_PRT0_INTSTAT
#define UART_1_tx__0__MASK 0x20u
#define UART_1_tx__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define UART_1_tx__0__OUT_SEL_SHIFT 10u
#define UART_1_tx__0__OUT_SEL_VAL -1u
#define UART_1_tx__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define UART_1_tx__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define UART_1_tx__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define UART_1_tx__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define UART_1_tx__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define UART_1_tx__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define UART_1_tx__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define UART_1_tx__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define UART_1_tx__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define UART_1_tx__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define UART_1_tx__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define UART_1_tx__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define UART_1_tx__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define UART_1_tx__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define UART_1_tx__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define UART_1_tx__0__PC CYREG_PRT0_PC
#define UART_1_tx__0__PC2 CYREG_PRT0_PC2
#define UART_1_tx__0__PORT 0u
#define UART_1_tx__0__PS CYREG_PRT0_PS
#define UART_1_tx__0__SHIFT 5
#define UART_1_tx__DR CYREG_PRT0_DR
#define UART_1_tx__INTCFG CYREG_PRT0_INTCFG
#define UART_1_tx__INTSTAT CYREG_PRT0_INTSTAT
#define UART_1_tx__MASK 0x20u
#define UART_1_tx__PA__CFG0 CYREG_UDB_PA0_CFG0
#define UART_1_tx__PA__CFG1 CYREG_UDB_PA0_CFG1
#define UART_1_tx__PA__CFG10 CYREG_UDB_PA0_CFG10
#define UART_1_tx__PA__CFG11 CYREG_UDB_PA0_CFG11
#define UART_1_tx__PA__CFG12 CYREG_UDB_PA0_CFG12
#define UART_1_tx__PA__CFG13 CYREG_UDB_PA0_CFG13
#define UART_1_tx__PA__CFG14 CYREG_UDB_PA0_CFG14
#define UART_1_tx__PA__CFG2 CYREG_UDB_PA0_CFG2
#define UART_1_tx__PA__CFG3 CYREG_UDB_PA0_CFG3
#define UART_1_tx__PA__CFG4 CYREG_UDB_PA0_CFG4
#define UART_1_tx__PA__CFG5 CYREG_UDB_PA0_CFG5
#define UART_1_tx__PA__CFG6 CYREG_UDB_PA0_CFG6
#define UART_1_tx__PA__CFG7 CYREG_UDB_PA0_CFG7
#define UART_1_tx__PA__CFG8 CYREG_UDB_PA0_CFG8
#define UART_1_tx__PA__CFG9 CYREG_UDB_PA0_CFG9
#define UART_1_tx__PC CYREG_PRT0_PC
#define UART_1_tx__PC2 CYREG_PRT0_PC2
#define UART_1_tx__PORT 0u
#define UART_1_tx__PS CYREG_PRT0_PS
#define UART_1_tx__SHIFT 5

/* CompM_0 */
#define CompM_0__0__DM__MASK 0xE00u
#define CompM_0__0__DM__SHIFT 9
#define CompM_0__0__DR CYREG_PRT0_DR
#define CompM_0__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define CompM_0__0__HSIOM_MASK 0x0000F000u
#define CompM_0__0__HSIOM_SHIFT 12u
#define CompM_0__0__INTCFG CYREG_PRT0_INTCFG
#define CompM_0__0__INTSTAT CYREG_PRT0_INTSTAT
#define CompM_0__0__MASK 0x08u
#define CompM_0__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define CompM_0__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define CompM_0__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define CompM_0__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define CompM_0__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define CompM_0__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define CompM_0__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define CompM_0__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define CompM_0__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define CompM_0__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define CompM_0__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define CompM_0__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define CompM_0__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define CompM_0__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define CompM_0__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define CompM_0__0__PC CYREG_PRT0_PC
#define CompM_0__0__PC2 CYREG_PRT0_PC2
#define CompM_0__0__PORT 0u
#define CompM_0__0__PS CYREG_PRT0_PS
#define CompM_0__0__SHIFT 3
#define CompM_0__DR CYREG_PRT0_DR
#define CompM_0__INTCFG CYREG_PRT0_INTCFG
#define CompM_0__INTSTAT CYREG_PRT0_INTSTAT
#define CompM_0__MASK 0x08u
#define CompM_0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define CompM_0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define CompM_0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define CompM_0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define CompM_0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define CompM_0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define CompM_0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define CompM_0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define CompM_0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define CompM_0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define CompM_0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define CompM_0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define CompM_0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define CompM_0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define CompM_0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define CompM_0__PC CYREG_PRT0_PC
#define CompM_0__PC2 CYREG_PRT0_PC2
#define CompM_0__PORT 0u
#define CompM_0__PS CYREG_PRT0_PS
#define CompM_0__SHIFT 3

/* CompM_1 */
#define CompM_1__0__DM__MASK 0x38u
#define CompM_1__0__DM__SHIFT 3
#define CompM_1__0__DR CYREG_PRT0_DR
#define CompM_1__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define CompM_1__0__HSIOM_MASK 0x000000F0u
#define CompM_1__0__HSIOM_SHIFT 4u
#define CompM_1__0__INTCFG CYREG_PRT0_INTCFG
#define CompM_1__0__INTSTAT CYREG_PRT0_INTSTAT
#define CompM_1__0__MASK 0x02u
#define CompM_1__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define CompM_1__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define CompM_1__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define CompM_1__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define CompM_1__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define CompM_1__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define CompM_1__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define CompM_1__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define CompM_1__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define CompM_1__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define CompM_1__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define CompM_1__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define CompM_1__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define CompM_1__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define CompM_1__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define CompM_1__0__PC CYREG_PRT0_PC
#define CompM_1__0__PC2 CYREG_PRT0_PC2
#define CompM_1__0__PORT 0u
#define CompM_1__0__PS CYREG_PRT0_PS
#define CompM_1__0__SHIFT 1
#define CompM_1__DR CYREG_PRT0_DR
#define CompM_1__INTCFG CYREG_PRT0_INTCFG
#define CompM_1__INTSTAT CYREG_PRT0_INTSTAT
#define CompM_1__MASK 0x02u
#define CompM_1__PA__CFG0 CYREG_UDB_PA0_CFG0
#define CompM_1__PA__CFG1 CYREG_UDB_PA0_CFG1
#define CompM_1__PA__CFG10 CYREG_UDB_PA0_CFG10
#define CompM_1__PA__CFG11 CYREG_UDB_PA0_CFG11
#define CompM_1__PA__CFG12 CYREG_UDB_PA0_CFG12
#define CompM_1__PA__CFG13 CYREG_UDB_PA0_CFG13
#define CompM_1__PA__CFG14 CYREG_UDB_PA0_CFG14
#define CompM_1__PA__CFG2 CYREG_UDB_PA0_CFG2
#define CompM_1__PA__CFG3 CYREG_UDB_PA0_CFG3
#define CompM_1__PA__CFG4 CYREG_UDB_PA0_CFG4
#define CompM_1__PA__CFG5 CYREG_UDB_PA0_CFG5
#define CompM_1__PA__CFG6 CYREG_UDB_PA0_CFG6
#define CompM_1__PA__CFG7 CYREG_UDB_PA0_CFG7
#define CompM_1__PA__CFG8 CYREG_UDB_PA0_CFG8
#define CompM_1__PA__CFG9 CYREG_UDB_PA0_CFG9
#define CompM_1__PC CYREG_PRT0_PC
#define CompM_1__PC2 CYREG_PRT0_PC2
#define CompM_1__PORT 0u
#define CompM_1__PS CYREG_PRT0_PS
#define CompM_1__SHIFT 1

/* CompP_0 */
#define CompP_0__0__DM__MASK 0x1C0u
#define CompP_0__0__DM__SHIFT 6
#define CompP_0__0__DR CYREG_PRT0_DR
#define CompP_0__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define CompP_0__0__HSIOM_MASK 0x00000F00u
#define CompP_0__0__HSIOM_SHIFT 8u
#define CompP_0__0__INTCFG CYREG_PRT0_INTCFG
#define CompP_0__0__INTSTAT CYREG_PRT0_INTSTAT
#define CompP_0__0__MASK 0x04u
#define CompP_0__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define CompP_0__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define CompP_0__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define CompP_0__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define CompP_0__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define CompP_0__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define CompP_0__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define CompP_0__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define CompP_0__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define CompP_0__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define CompP_0__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define CompP_0__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define CompP_0__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define CompP_0__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define CompP_0__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define CompP_0__0__PC CYREG_PRT0_PC
#define CompP_0__0__PC2 CYREG_PRT0_PC2
#define CompP_0__0__PORT 0u
#define CompP_0__0__PS CYREG_PRT0_PS
#define CompP_0__0__SHIFT 2
#define CompP_0__DR CYREG_PRT0_DR
#define CompP_0__INTCFG CYREG_PRT0_INTCFG
#define CompP_0__INTSTAT CYREG_PRT0_INTSTAT
#define CompP_0__MASK 0x04u
#define CompP_0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define CompP_0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define CompP_0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define CompP_0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define CompP_0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define CompP_0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define CompP_0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define CompP_0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define CompP_0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define CompP_0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define CompP_0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define CompP_0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define CompP_0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define CompP_0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define CompP_0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define CompP_0__PC CYREG_PRT0_PC
#define CompP_0__PC2 CYREG_PRT0_PC2
#define CompP_0__PORT 0u
#define CompP_0__PS CYREG_PRT0_PS
#define CompP_0__SHIFT 2

/* CompP_1 */
#define CompP_1__0__DM__MASK 0x07u
#define CompP_1__0__DM__SHIFT 0
#define CompP_1__0__DR CYREG_PRT0_DR
#define CompP_1__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define CompP_1__0__HSIOM_MASK 0x0000000Fu
#define CompP_1__0__HSIOM_SHIFT 0u
#define CompP_1__0__INTCFG CYREG_PRT0_INTCFG
#define CompP_1__0__INTSTAT CYREG_PRT0_INTSTAT
#define CompP_1__0__MASK 0x01u
#define CompP_1__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define CompP_1__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define CompP_1__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define CompP_1__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define CompP_1__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define CompP_1__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define CompP_1__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define CompP_1__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define CompP_1__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define CompP_1__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define CompP_1__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define CompP_1__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define CompP_1__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define CompP_1__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define CompP_1__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define CompP_1__0__PC CYREG_PRT0_PC
#define CompP_1__0__PC2 CYREG_PRT0_PC2
#define CompP_1__0__PORT 0u
#define CompP_1__0__PS CYREG_PRT0_PS
#define CompP_1__0__SHIFT 0
#define CompP_1__DR CYREG_PRT0_DR
#define CompP_1__INTCFG CYREG_PRT0_INTCFG
#define CompP_1__INTSTAT CYREG_PRT0_INTSTAT
#define CompP_1__MASK 0x01u
#define CompP_1__PA__CFG0 CYREG_UDB_PA0_CFG0
#define CompP_1__PA__CFG1 CYREG_UDB_PA0_CFG1
#define CompP_1__PA__CFG10 CYREG_UDB_PA0_CFG10
#define CompP_1__PA__CFG11 CYREG_UDB_PA0_CFG11
#define CompP_1__PA__CFG12 CYREG_UDB_PA0_CFG12
#define CompP_1__PA__CFG13 CYREG_UDB_PA0_CFG13
#define CompP_1__PA__CFG14 CYREG_UDB_PA0_CFG14
#define CompP_1__PA__CFG2 CYREG_UDB_PA0_CFG2
#define CompP_1__PA__CFG3 CYREG_UDB_PA0_CFG3
#define CompP_1__PA__CFG4 CYREG_UDB_PA0_CFG4
#define CompP_1__PA__CFG5 CYREG_UDB_PA0_CFG5
#define CompP_1__PA__CFG6 CYREG_UDB_PA0_CFG6
#define CompP_1__PA__CFG7 CYREG_UDB_PA0_CFG7
#define CompP_1__PA__CFG8 CYREG_UDB_PA0_CFG8
#define CompP_1__PA__CFG9 CYREG_UDB_PA0_CFG9
#define CompP_1__PC CYREG_PRT0_PC
#define CompP_1__PC2 CYREG_PRT0_PC2
#define CompP_1__PORT 0u
#define CompP_1__PS CYREG_PRT0_PS
#define CompP_1__SHIFT 0

/* Pin_Red */
#define Pin_Red__0__DM__MASK 0x38000u
#define Pin_Red__0__DM__SHIFT 15
#define Pin_Red__0__DR CYREG_PRT2_DR
#define Pin_Red__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Pin_Red__0__HSIOM_MASK 0x00F00000u
#define Pin_Red__0__HSIOM_SHIFT 20u
#define Pin_Red__0__INTCFG CYREG_PRT2_INTCFG
#define Pin_Red__0__INTSTAT CYREG_PRT2_INTSTAT
#define Pin_Red__0__MASK 0x20u
#define Pin_Red__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Pin_Red__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Pin_Red__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Pin_Red__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Pin_Red__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Pin_Red__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Pin_Red__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Pin_Red__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Pin_Red__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Pin_Red__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Pin_Red__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Pin_Red__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Pin_Red__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Pin_Red__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Pin_Red__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Pin_Red__0__PC CYREG_PRT2_PC
#define Pin_Red__0__PC2 CYREG_PRT2_PC2
#define Pin_Red__0__PORT 2u
#define Pin_Red__0__PS CYREG_PRT2_PS
#define Pin_Red__0__SHIFT 5
#define Pin_Red__DR CYREG_PRT2_DR
#define Pin_Red__INTCFG CYREG_PRT2_INTCFG
#define Pin_Red__INTSTAT CYREG_PRT2_INTSTAT
#define Pin_Red__MASK 0x20u
#define Pin_Red__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Pin_Red__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Pin_Red__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Pin_Red__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Pin_Red__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Pin_Red__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Pin_Red__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Pin_Red__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Pin_Red__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Pin_Red__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Pin_Red__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Pin_Red__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Pin_Red__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Pin_Red__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Pin_Red__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Pin_Red__PC CYREG_PRT2_PC
#define Pin_Red__PC2 CYREG_PRT2_PC2
#define Pin_Red__PORT 2u
#define Pin_Red__PS CYREG_PRT2_PS
#define Pin_Red__SHIFT 5

/* CapSense_Cmod */
#define CapSense_Cmod__0__DM__MASK 0x1C0u
#define CapSense_Cmod__0__DM__SHIFT 6
#define CapSense_Cmod__0__DR CYREG_PRT4_DR
#define CapSense_Cmod__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define CapSense_Cmod__0__HSIOM_MASK 0x00000F00u
#define CapSense_Cmod__0__HSIOM_SHIFT 8u
#define CapSense_Cmod__0__INTCFG CYREG_PRT4_INTCFG
#define CapSense_Cmod__0__INTSTAT CYREG_PRT4_INTSTAT
#define CapSense_Cmod__0__MASK 0x04u
#define CapSense_Cmod__0__PC CYREG_PRT4_PC
#define CapSense_Cmod__0__PC2 CYREG_PRT4_PC2
#define CapSense_Cmod__0__PORT 4u
#define CapSense_Cmod__0__PS CYREG_PRT4_PS
#define CapSense_Cmod__0__SHIFT 2
#define CapSense_Cmod__Cmod__DM__MASK 0x1C0u
#define CapSense_Cmod__Cmod__DM__SHIFT 6
#define CapSense_Cmod__Cmod__DR CYREG_PRT4_DR
#define CapSense_Cmod__Cmod__INTCFG CYREG_PRT4_INTCFG
#define CapSense_Cmod__Cmod__INTSTAT CYREG_PRT4_INTSTAT
#define CapSense_Cmod__Cmod__MASK 0x04u
#define CapSense_Cmod__Cmod__PC CYREG_PRT4_PC
#define CapSense_Cmod__Cmod__PC2 CYREG_PRT4_PC2
#define CapSense_Cmod__Cmod__PORT 4u
#define CapSense_Cmod__Cmod__PS CYREG_PRT4_PS
#define CapSense_Cmod__Cmod__SHIFT 2
#define CapSense_Cmod__DR CYREG_PRT4_DR
#define CapSense_Cmod__INTCFG CYREG_PRT4_INTCFG
#define CapSense_Cmod__INTSTAT CYREG_PRT4_INTSTAT
#define CapSense_Cmod__MASK 0x04u
#define CapSense_Cmod__PC CYREG_PRT4_PC
#define CapSense_Cmod__PC2 CYREG_PRT4_PC2
#define CapSense_Cmod__PORT 4u
#define CapSense_Cmod__PS CYREG_PRT4_PS
#define CapSense_Cmod__SHIFT 2

/* CapSense_CSD_FFB */
#define CapSense_CSD_FFB__CSD_CONFIG CYREG_CSD_CONFIG
#define CapSense_CSD_FFB__CSD_COUNTER CYREG_CSD_COUNTER
#define CapSense_CSD_FFB__CSD_ID CYREG_CSD_ID
#define CapSense_CSD_FFB__CSD_INTR CYREG_CSD_INTR
#define CapSense_CSD_FFB__CSD_INTR_SET CYREG_CSD_INTR_SET
#define CapSense_CSD_FFB__CSD_NUMBER 0u
#define CapSense_CSD_FFB__CSD_STATUS CYREG_CSD_STATUS

/* CapSense_IDAC1_cy_psoc4_idac */
#define CapSense_IDAC1_cy_psoc4_idac__CONTROL CYREG_CSD_CONFIG
#define CapSense_IDAC1_cy_psoc4_idac__CSD_IDAC CYREG_CSD_IDAC
#define CapSense_IDAC1_cy_psoc4_idac__CSD_IDAC_SHIFT 0
#define CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM1 CYREG_CSD_TRIM1
#define CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM1_SHIFT 0
#define CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM2 CYREG_CSD_TRIM2
#define CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM2_SHIFT 0
#define CapSense_IDAC1_cy_psoc4_idac__IDAC_NUMBER 1u
#define CapSense_IDAC1_cy_psoc4_idac__POLARITY CYREG_CSD_CONFIG
#define CapSense_IDAC1_cy_psoc4_idac__POLARITY_SHIFT 16

/* CapSense_IDAC2_cy_psoc4_idac */
#define CapSense_IDAC2_cy_psoc4_idac__CONTROL CYREG_CSD_CONFIG
#define CapSense_IDAC2_cy_psoc4_idac__CSD_IDAC CYREG_CSD_IDAC
#define CapSense_IDAC2_cy_psoc4_idac__CSD_IDAC_SHIFT 16
#define CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM1 CYREG_CSD_TRIM1
#define CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM1_SHIFT 4
#define CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM2 CYREG_CSD_TRIM2
#define CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM2_SHIFT 4
#define CapSense_IDAC2_cy_psoc4_idac__IDAC_NUMBER 2u
#define CapSense_IDAC2_cy_psoc4_idac__POLARITY CYREG_CSD_CONFIG
#define CapSense_IDAC2_cy_psoc4_idac__POLARITY_SHIFT 17

/* CapSense_ISR */
#define CapSense_ISR__INTC_CLR_EN_REG CYREG_CM0_ICER
#define CapSense_ISR__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define CapSense_ISR__INTC_MASK 0x8000u
#define CapSense_ISR__INTC_NUMBER 15u
#define CapSense_ISR__INTC_PRIOR_MASK 0xC0000000u
#define CapSense_ISR__INTC_PRIOR_NUM 3u
#define CapSense_ISR__INTC_PRIOR_REG CYREG_CM0_IPR3
#define CapSense_ISR__INTC_SET_EN_REG CYREG_CM0_ISER
#define CapSense_ISR__INTC_SET_PD_REG CYREG_CM0_ISPR

/* CapSense_SampleClk */
#define CapSense_SampleClk__DIVIDER_MASK 0x0000FFFFu
#define CapSense_SampleClk__ENABLE CYREG_CLK_DIVIDER_A00
#define CapSense_SampleClk__ENABLE_MASK 0x80000000u
#define CapSense_SampleClk__MASK 0x80000000u
#define CapSense_SampleClk__REGISTER CYREG_CLK_DIVIDER_A00

/* CapSense_SenseClk */
#define CapSense_SenseClk__DIVIDER_MASK 0x0000FFFFu
#define CapSense_SenseClk__ENABLE CYREG_CLK_DIVIDER_B00
#define CapSense_SenseClk__ENABLE_MASK 0x80000000u
#define CapSense_SenseClk__MASK 0x80000000u
#define CapSense_SenseClk__REGISTER CYREG_CLK_DIVIDER_B00

/* CapSense_Sns */
#define CapSense_Sns__0__DM__MASK 0x07u
#define CapSense_Sns__0__DM__SHIFT 0
#define CapSense_Sns__0__DR CYREG_PRT2_DR
#define CapSense_Sns__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define CapSense_Sns__0__HSIOM_MASK 0x0000000Fu
#define CapSense_Sns__0__HSIOM_SHIFT 0u
#define CapSense_Sns__0__INTCFG CYREG_PRT2_INTCFG
#define CapSense_Sns__0__INTSTAT CYREG_PRT2_INTSTAT
#define CapSense_Sns__0__MASK 0x01u
#define CapSense_Sns__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define CapSense_Sns__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define CapSense_Sns__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define CapSense_Sns__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define CapSense_Sns__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define CapSense_Sns__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define CapSense_Sns__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define CapSense_Sns__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define CapSense_Sns__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define CapSense_Sns__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define CapSense_Sns__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define CapSense_Sns__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define CapSense_Sns__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define CapSense_Sns__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define CapSense_Sns__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define CapSense_Sns__0__PC CYREG_PRT2_PC
#define CapSense_Sns__0__PC2 CYREG_PRT2_PC2
#define CapSense_Sns__0__PORT 2u
#define CapSense_Sns__0__PS CYREG_PRT2_PS
#define CapSense_Sns__0__SHIFT 0
#define CapSense_Sns__1__DM__MASK 0x7000u
#define CapSense_Sns__1__DM__SHIFT 12
#define CapSense_Sns__1__DR CYREG_PRT2_DR
#define CapSense_Sns__1__HSIOM CYREG_HSIOM_PORT_SEL2
#define CapSense_Sns__1__HSIOM_MASK 0x000F0000u
#define CapSense_Sns__1__HSIOM_SHIFT 16u
#define CapSense_Sns__1__INTCFG CYREG_PRT2_INTCFG
#define CapSense_Sns__1__INTSTAT CYREG_PRT2_INTSTAT
#define CapSense_Sns__1__MASK 0x10u
#define CapSense_Sns__1__PA__CFG0 CYREG_UDB_PA2_CFG0
#define CapSense_Sns__1__PA__CFG1 CYREG_UDB_PA2_CFG1
#define CapSense_Sns__1__PA__CFG10 CYREG_UDB_PA2_CFG10
#define CapSense_Sns__1__PA__CFG11 CYREG_UDB_PA2_CFG11
#define CapSense_Sns__1__PA__CFG12 CYREG_UDB_PA2_CFG12
#define CapSense_Sns__1__PA__CFG13 CYREG_UDB_PA2_CFG13
#define CapSense_Sns__1__PA__CFG14 CYREG_UDB_PA2_CFG14
#define CapSense_Sns__1__PA__CFG2 CYREG_UDB_PA2_CFG2
#define CapSense_Sns__1__PA__CFG3 CYREG_UDB_PA2_CFG3
#define CapSense_Sns__1__PA__CFG4 CYREG_UDB_PA2_CFG4
#define CapSense_Sns__1__PA__CFG5 CYREG_UDB_PA2_CFG5
#define CapSense_Sns__1__PA__CFG6 CYREG_UDB_PA2_CFG6
#define CapSense_Sns__1__PA__CFG7 CYREG_UDB_PA2_CFG7
#define CapSense_Sns__1__PA__CFG8 CYREG_UDB_PA2_CFG8
#define CapSense_Sns__1__PA__CFG9 CYREG_UDB_PA2_CFG9
#define CapSense_Sns__1__PC CYREG_PRT2_PC
#define CapSense_Sns__1__PC2 CYREG_PRT2_PC2
#define CapSense_Sns__1__PORT 2u
#define CapSense_Sns__1__PS CYREG_PRT2_PS
#define CapSense_Sns__1__SHIFT 4
#define CapSense_Sns__Button0__BTN__DM__MASK 0x07u
#define CapSense_Sns__Button0__BTN__DM__SHIFT 0
#define CapSense_Sns__Button0__BTN__DR CYREG_PRT2_DR
#define CapSense_Sns__Button0__BTN__INTCFG CYREG_PRT2_INTCFG
#define CapSense_Sns__Button0__BTN__INTSTAT CYREG_PRT2_INTSTAT
#define CapSense_Sns__Button0__BTN__MASK 0x01u
#define CapSense_Sns__Button0__BTN__PA__CFG0 CYREG_UDB_PA2_CFG0
#define CapSense_Sns__Button0__BTN__PA__CFG1 CYREG_UDB_PA2_CFG1
#define CapSense_Sns__Button0__BTN__PA__CFG10 CYREG_UDB_PA2_CFG10
#define CapSense_Sns__Button0__BTN__PA__CFG11 CYREG_UDB_PA2_CFG11
#define CapSense_Sns__Button0__BTN__PA__CFG12 CYREG_UDB_PA2_CFG12
#define CapSense_Sns__Button0__BTN__PA__CFG13 CYREG_UDB_PA2_CFG13
#define CapSense_Sns__Button0__BTN__PA__CFG14 CYREG_UDB_PA2_CFG14
#define CapSense_Sns__Button0__BTN__PA__CFG2 CYREG_UDB_PA2_CFG2
#define CapSense_Sns__Button0__BTN__PA__CFG3 CYREG_UDB_PA2_CFG3
#define CapSense_Sns__Button0__BTN__PA__CFG4 CYREG_UDB_PA2_CFG4
#define CapSense_Sns__Button0__BTN__PA__CFG5 CYREG_UDB_PA2_CFG5
#define CapSense_Sns__Button0__BTN__PA__CFG6 CYREG_UDB_PA2_CFG6
#define CapSense_Sns__Button0__BTN__PA__CFG7 CYREG_UDB_PA2_CFG7
#define CapSense_Sns__Button0__BTN__PA__CFG8 CYREG_UDB_PA2_CFG8
#define CapSense_Sns__Button0__BTN__PA__CFG9 CYREG_UDB_PA2_CFG9
#define CapSense_Sns__Button0__BTN__PC CYREG_PRT2_PC
#define CapSense_Sns__Button0__BTN__PC2 CYREG_PRT2_PC2
#define CapSense_Sns__Button0__BTN__PORT 2u
#define CapSense_Sns__Button0__BTN__PS CYREG_PRT2_PS
#define CapSense_Sns__Button0__BTN__SHIFT 0
#define CapSense_Sns__Button1__BTN__DM__MASK 0x7000u
#define CapSense_Sns__Button1__BTN__DM__SHIFT 12
#define CapSense_Sns__Button1__BTN__DR CYREG_PRT2_DR
#define CapSense_Sns__Button1__BTN__INTCFG CYREG_PRT2_INTCFG
#define CapSense_Sns__Button1__BTN__INTSTAT CYREG_PRT2_INTSTAT
#define CapSense_Sns__Button1__BTN__MASK 0x10u
#define CapSense_Sns__Button1__BTN__PA__CFG0 CYREG_UDB_PA2_CFG0
#define CapSense_Sns__Button1__BTN__PA__CFG1 CYREG_UDB_PA2_CFG1
#define CapSense_Sns__Button1__BTN__PA__CFG10 CYREG_UDB_PA2_CFG10
#define CapSense_Sns__Button1__BTN__PA__CFG11 CYREG_UDB_PA2_CFG11
#define CapSense_Sns__Button1__BTN__PA__CFG12 CYREG_UDB_PA2_CFG12
#define CapSense_Sns__Button1__BTN__PA__CFG13 CYREG_UDB_PA2_CFG13
#define CapSense_Sns__Button1__BTN__PA__CFG14 CYREG_UDB_PA2_CFG14
#define CapSense_Sns__Button1__BTN__PA__CFG2 CYREG_UDB_PA2_CFG2
#define CapSense_Sns__Button1__BTN__PA__CFG3 CYREG_UDB_PA2_CFG3
#define CapSense_Sns__Button1__BTN__PA__CFG4 CYREG_UDB_PA2_CFG4
#define CapSense_Sns__Button1__BTN__PA__CFG5 CYREG_UDB_PA2_CFG5
#define CapSense_Sns__Button1__BTN__PA__CFG6 CYREG_UDB_PA2_CFG6
#define CapSense_Sns__Button1__BTN__PA__CFG7 CYREG_UDB_PA2_CFG7
#define CapSense_Sns__Button1__BTN__PA__CFG8 CYREG_UDB_PA2_CFG8
#define CapSense_Sns__Button1__BTN__PA__CFG9 CYREG_UDB_PA2_CFG9
#define CapSense_Sns__Button1__BTN__PC CYREG_PRT2_PC
#define CapSense_Sns__Button1__BTN__PC2 CYREG_PRT2_PC2
#define CapSense_Sns__Button1__BTN__PORT 2u
#define CapSense_Sns__Button1__BTN__PS CYREG_PRT2_PS
#define CapSense_Sns__Button1__BTN__SHIFT 4
#define CapSense_Sns__DR CYREG_PRT2_DR
#define CapSense_Sns__INTCFG CYREG_PRT2_INTCFG
#define CapSense_Sns__INTSTAT CYREG_PRT2_INTSTAT
#define CapSense_Sns__PA__CFG0 CYREG_UDB_PA2_CFG0
#define CapSense_Sns__PA__CFG1 CYREG_UDB_PA2_CFG1
#define CapSense_Sns__PA__CFG10 CYREG_UDB_PA2_CFG10
#define CapSense_Sns__PA__CFG11 CYREG_UDB_PA2_CFG11
#define CapSense_Sns__PA__CFG12 CYREG_UDB_PA2_CFG12
#define CapSense_Sns__PA__CFG13 CYREG_UDB_PA2_CFG13
#define CapSense_Sns__PA__CFG14 CYREG_UDB_PA2_CFG14
#define CapSense_Sns__PA__CFG2 CYREG_UDB_PA2_CFG2
#define CapSense_Sns__PA__CFG3 CYREG_UDB_PA2_CFG3
#define CapSense_Sns__PA__CFG4 CYREG_UDB_PA2_CFG4
#define CapSense_Sns__PA__CFG5 CYREG_UDB_PA2_CFG5
#define CapSense_Sns__PA__CFG6 CYREG_UDB_PA2_CFG6
#define CapSense_Sns__PA__CFG7 CYREG_UDB_PA2_CFG7
#define CapSense_Sns__PA__CFG8 CYREG_UDB_PA2_CFG8
#define CapSense_Sns__PA__CFG9 CYREG_UDB_PA2_CFG9
#define CapSense_Sns__PC CYREG_PRT2_PC
#define CapSense_Sns__PC2 CYREG_PRT2_PC2
#define CapSense_Sns__PORT 2u
#define CapSense_Sns__PS CYREG_PRT2_PS

/* Clock_1MHz */
#define Clock_1MHz__DIVIDER_MASK 0x0000FFFFu
#define Clock_1MHz__ENABLE CYREG_CLK_DIVIDER_C00
#define Clock_1MHz__ENABLE_MASK 0x80000000u
#define Clock_1MHz__MASK 0x80000000u
#define Clock_1MHz__REGISTER CYREG_CLK_DIVIDER_C00

/* LPComp_Int */
#define LPComp_Int__INTC_CLR_EN_REG CYREG_CM0_ICER
#define LPComp_Int__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define LPComp_Int__INTC_MASK 0x100u
#define LPComp_Int__INTC_NUMBER 8u
#define LPComp_Int__INTC_PRIOR_MASK 0xC0u
#define LPComp_Int__INTC_PRIOR_NUM 3u
#define LPComp_Int__INTC_PRIOR_REG CYREG_CM0_IPR2
#define LPComp_Int__INTC_SET_EN_REG CYREG_CM0_ISER
#define LPComp_Int__INTC_SET_PD_REG CYREG_CM0_ISPR

/* Wakeup_Pin */
#define Wakeup_Pin__0__DM__MASK 0x1C0000u
#define Wakeup_Pin__0__DM__SHIFT 18
#define Wakeup_Pin__0__DR CYREG_PRT0_DR
#define Wakeup_Pin__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define Wakeup_Pin__0__HSIOM_MASK 0x0F000000u
#define Wakeup_Pin__0__HSIOM_SHIFT 24u
#define Wakeup_Pin__0__INTCFG CYREG_PRT0_INTCFG
#define Wakeup_Pin__0__INTSTAT CYREG_PRT0_INTSTAT
#define Wakeup_Pin__0__MASK 0x40u
#define Wakeup_Pin__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Wakeup_Pin__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Wakeup_Pin__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Wakeup_Pin__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Wakeup_Pin__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Wakeup_Pin__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Wakeup_Pin__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Wakeup_Pin__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Wakeup_Pin__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Wakeup_Pin__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Wakeup_Pin__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Wakeup_Pin__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Wakeup_Pin__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Wakeup_Pin__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Wakeup_Pin__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Wakeup_Pin__0__PC CYREG_PRT0_PC
#define Wakeup_Pin__0__PC2 CYREG_PRT0_PC2
#define Wakeup_Pin__0__PORT 0u
#define Wakeup_Pin__0__PS CYREG_PRT0_PS
#define Wakeup_Pin__0__SHIFT 6
#define Wakeup_Pin__DR CYREG_PRT0_DR
#define Wakeup_Pin__INTCFG CYREG_PRT0_INTCFG
#define Wakeup_Pin__INTSTAT CYREG_PRT0_INTSTAT
#define Wakeup_Pin__MASK 0x40u
#define Wakeup_Pin__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Wakeup_Pin__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Wakeup_Pin__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Wakeup_Pin__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Wakeup_Pin__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Wakeup_Pin__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Wakeup_Pin__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Wakeup_Pin__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Wakeup_Pin__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Wakeup_Pin__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Wakeup_Pin__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Wakeup_Pin__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Wakeup_Pin__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Wakeup_Pin__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Wakeup_Pin__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Wakeup_Pin__PC CYREG_PRT0_PC
#define Wakeup_Pin__PC2 CYREG_PRT0_PC2
#define Wakeup_Pin__PORT 0u
#define Wakeup_Pin__PS CYREG_PRT0_PS
#define Wakeup_Pin__SHIFT 6
#define Wakeup_Pin__SNAP CYREG_PRT0_INTSTAT

/* Wakeup_Pin_Int */
#define Wakeup_Pin_Int__INTC_CLR_EN_REG CYREG_CM0_ICER
#define Wakeup_Pin_Int__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define Wakeup_Pin_Int__INTC_MASK 0x01u
#define Wakeup_Pin_Int__INTC_NUMBER 0u
#define Wakeup_Pin_Int__INTC_PRIOR_MASK 0xC0u
#define Wakeup_Pin_Int__INTC_PRIOR_NUM 3u
#define Wakeup_Pin_Int__INTC_PRIOR_REG CYREG_CM0_IPR0
#define Wakeup_Pin_Int__INTC_SET_EN_REG CYREG_CM0_ISER
#define Wakeup_Pin_Int__INTC_SET_PD_REG CYREG_CM0_ISPR

/* Input_0_Int */
#define Input_0_Int__INTC_CLR_EN_REG CYREG_CM0_ICER
#define Input_0_Int__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define Input_0_Int__INTC_MASK 0x02u
#define Input_0_Int__INTC_NUMBER 1u
#define Input_0_Int__INTC_PRIOR_MASK 0xC000u
#define Input_0_Int__INTC_PRIOR_NUM 3u
#define Input_0_Int__INTC_PRIOR_REG CYREG_CM0_IPR0
#define Input_0_Int__INTC_SET_EN_REG CYREG_CM0_ISER
#define Input_0_Int__INTC_SET_PD_REG CYREG_CM0_ISPR

/* Input_1_Int */
#define Input_1_Int__INTC_CLR_EN_REG CYREG_CM0_ICER
#define Input_1_Int__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define Input_1_Int__INTC_MASK 0x04u
#define Input_1_Int__INTC_NUMBER 2u
#define Input_1_Int__INTC_PRIOR_MASK 0xC00000u
#define Input_1_Int__INTC_PRIOR_NUM 3u
#define Input_1_Int__INTC_PRIOR_REG CYREG_CM0_IPR0
#define Input_1_Int__INTC_SET_EN_REG CYREG_CM0_ISER
#define Input_1_Int__INTC_SET_PD_REG CYREG_CM0_ISPR

/* Input_Pin_0 */
#define Input_Pin_0__0__DM__MASK 0x38u
#define Input_Pin_0__0__DM__SHIFT 3
#define Input_Pin_0__0__DR CYREG_PRT1_DR
#define Input_Pin_0__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Input_Pin_0__0__HSIOM_MASK 0x000000F0u
#define Input_Pin_0__0__HSIOM_SHIFT 4u
#define Input_Pin_0__0__INTCFG CYREG_PRT1_INTCFG
#define Input_Pin_0__0__INTSTAT CYREG_PRT1_INTSTAT
#define Input_Pin_0__0__MASK 0x02u
#define Input_Pin_0__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Input_Pin_0__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Input_Pin_0__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Input_Pin_0__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Input_Pin_0__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Input_Pin_0__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Input_Pin_0__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Input_Pin_0__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Input_Pin_0__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Input_Pin_0__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Input_Pin_0__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Input_Pin_0__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Input_Pin_0__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Input_Pin_0__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Input_Pin_0__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Input_Pin_0__0__PC CYREG_PRT1_PC
#define Input_Pin_0__0__PC2 CYREG_PRT1_PC2
#define Input_Pin_0__0__PORT 1u
#define Input_Pin_0__0__PS CYREG_PRT1_PS
#define Input_Pin_0__0__SHIFT 1
#define Input_Pin_0__DR CYREG_PRT1_DR
#define Input_Pin_0__INTCFG CYREG_PRT1_INTCFG
#define Input_Pin_0__INTSTAT CYREG_PRT1_INTSTAT
#define Input_Pin_0__MASK 0x02u
#define Input_Pin_0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Input_Pin_0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Input_Pin_0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Input_Pin_0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Input_Pin_0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Input_Pin_0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Input_Pin_0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Input_Pin_0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Input_Pin_0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Input_Pin_0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Input_Pin_0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Input_Pin_0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Input_Pin_0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Input_Pin_0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Input_Pin_0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Input_Pin_0__PC CYREG_PRT1_PC
#define Input_Pin_0__PC2 CYREG_PRT1_PC2
#define Input_Pin_0__PORT 1u
#define Input_Pin_0__PS CYREG_PRT1_PS
#define Input_Pin_0__SHIFT 1
#define Input_Pin_0__SNAP CYREG_PRT1_INTSTAT

/* Input_Pin_1 */
#define Input_Pin_1__0__DM__MASK 0x38u
#define Input_Pin_1__0__DM__SHIFT 3
#define Input_Pin_1__0__DR CYREG_PRT2_DR
#define Input_Pin_1__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Input_Pin_1__0__HSIOM_MASK 0x000000F0u
#define Input_Pin_1__0__HSIOM_SHIFT 4u
#define Input_Pin_1__0__INTCFG CYREG_PRT2_INTCFG
#define Input_Pin_1__0__INTSTAT CYREG_PRT2_INTSTAT
#define Input_Pin_1__0__MASK 0x02u
#define Input_Pin_1__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Input_Pin_1__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Input_Pin_1__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Input_Pin_1__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Input_Pin_1__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Input_Pin_1__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Input_Pin_1__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Input_Pin_1__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Input_Pin_1__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Input_Pin_1__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Input_Pin_1__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Input_Pin_1__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Input_Pin_1__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Input_Pin_1__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Input_Pin_1__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Input_Pin_1__0__PC CYREG_PRT2_PC
#define Input_Pin_1__0__PC2 CYREG_PRT2_PC2
#define Input_Pin_1__0__PORT 2u
#define Input_Pin_1__0__PS CYREG_PRT2_PS
#define Input_Pin_1__0__SHIFT 1
#define Input_Pin_1__DR CYREG_PRT2_DR
#define Input_Pin_1__INTCFG CYREG_PRT2_INTCFG
#define Input_Pin_1__INTSTAT CYREG_PRT2_INTSTAT
#define Input_Pin_1__MASK 0x02u
#define Input_Pin_1__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Input_Pin_1__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Input_Pin_1__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Input_Pin_1__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Input_Pin_1__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Input_Pin_1__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Input_Pin_1__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Input_Pin_1__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Input_Pin_1__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Input_Pin_1__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Input_Pin_1__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Input_Pin_1__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Input_Pin_1__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Input_Pin_1__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Input_Pin_1__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Input_Pin_1__PC CYREG_PRT2_PC
#define Input_Pin_1__PC2 CYREG_PRT2_PC2
#define Input_Pin_1__PORT 2u
#define Input_Pin_1__PS CYREG_PRT2_PS
#define Input_Pin_1__SHIFT 1
#define Input_Pin_1__SNAP CYREG_PRT2_INTSTAT

/* Output_Pin_0 */
#define Output_Pin_0__0__DM__MASK 0xE00000u
#define Output_Pin_0__0__DM__SHIFT 21
#define Output_Pin_0__0__DR CYREG_PRT1_DR
#define Output_Pin_0__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Output_Pin_0__0__HSIOM_MASK 0xF0000000u
#define Output_Pin_0__0__HSIOM_SHIFT 28u
#define Output_Pin_0__0__INTCFG CYREG_PRT1_INTCFG
#define Output_Pin_0__0__INTSTAT CYREG_PRT1_INTSTAT
#define Output_Pin_0__0__MASK 0x80u
#define Output_Pin_0__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Output_Pin_0__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Output_Pin_0__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Output_Pin_0__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Output_Pin_0__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Output_Pin_0__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Output_Pin_0__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Output_Pin_0__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Output_Pin_0__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Output_Pin_0__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Output_Pin_0__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Output_Pin_0__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Output_Pin_0__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Output_Pin_0__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Output_Pin_0__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Output_Pin_0__0__PC CYREG_PRT1_PC
#define Output_Pin_0__0__PC2 CYREG_PRT1_PC2
#define Output_Pin_0__0__PORT 1u
#define Output_Pin_0__0__PS CYREG_PRT1_PS
#define Output_Pin_0__0__SHIFT 7
#define Output_Pin_0__DR CYREG_PRT1_DR
#define Output_Pin_0__INTCFG CYREG_PRT1_INTCFG
#define Output_Pin_0__INTSTAT CYREG_PRT1_INTSTAT
#define Output_Pin_0__MASK 0x80u
#define Output_Pin_0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Output_Pin_0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Output_Pin_0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Output_Pin_0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Output_Pin_0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Output_Pin_0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Output_Pin_0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Output_Pin_0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Output_Pin_0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Output_Pin_0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Output_Pin_0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Output_Pin_0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Output_Pin_0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Output_Pin_0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Output_Pin_0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Output_Pin_0__PC CYREG_PRT1_PC
#define Output_Pin_0__PC2 CYREG_PRT1_PC2
#define Output_Pin_0__PORT 1u
#define Output_Pin_0__PS CYREG_PRT1_PS
#define Output_Pin_0__SHIFT 7

/* Output_Pin_1 */
#define Output_Pin_1__0__DM__MASK 0x7000u
#define Output_Pin_1__0__DM__SHIFT 12
#define Output_Pin_1__0__DR CYREG_PRT1_DR
#define Output_Pin_1__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Output_Pin_1__0__HSIOM_MASK 0x000F0000u
#define Output_Pin_1__0__HSIOM_SHIFT 16u
#define Output_Pin_1__0__INTCFG CYREG_PRT1_INTCFG
#define Output_Pin_1__0__INTSTAT CYREG_PRT1_INTSTAT
#define Output_Pin_1__0__MASK 0x10u
#define Output_Pin_1__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Output_Pin_1__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Output_Pin_1__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Output_Pin_1__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Output_Pin_1__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Output_Pin_1__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Output_Pin_1__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Output_Pin_1__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Output_Pin_1__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Output_Pin_1__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Output_Pin_1__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Output_Pin_1__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Output_Pin_1__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Output_Pin_1__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Output_Pin_1__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Output_Pin_1__0__PC CYREG_PRT1_PC
#define Output_Pin_1__0__PC2 CYREG_PRT1_PC2
#define Output_Pin_1__0__PORT 1u
#define Output_Pin_1__0__PS CYREG_PRT1_PS
#define Output_Pin_1__0__SHIFT 4
#define Output_Pin_1__DR CYREG_PRT1_DR
#define Output_Pin_1__INTCFG CYREG_PRT1_INTCFG
#define Output_Pin_1__INTSTAT CYREG_PRT1_INTSTAT
#define Output_Pin_1__MASK 0x10u
#define Output_Pin_1__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Output_Pin_1__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Output_Pin_1__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Output_Pin_1__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Output_Pin_1__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Output_Pin_1__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Output_Pin_1__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Output_Pin_1__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Output_Pin_1__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Output_Pin_1__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Output_Pin_1__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Output_Pin_1__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Output_Pin_1__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Output_Pin_1__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Output_Pin_1__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Output_Pin_1__PC CYREG_PRT1_PC
#define Output_Pin_1__PC2 CYREG_PRT1_PC2
#define Output_Pin_1__PORT 1u
#define Output_Pin_1__PS CYREG_PRT1_PS
#define Output_Pin_1__SHIFT 4

/* Miscellaneous */
#define CY_PROJECT_NAME "isPowerOfTwo"
#define CY_VERSION "PSoC Creator  3.2"
#define CYDEV_BCLK__HFCLK__HZ 24000000U
#define CYDEV_BCLK__HFCLK__KHZ 24000U
#define CYDEV_BCLK__HFCLK__MHZ 24U
#define CYDEV_BCLK__SYSCLK__HZ 24000000U
#define CYDEV_BCLK__SYSCLK__KHZ 24000U
#define CYDEV_BCLK__SYSCLK__MHZ 24U
#define CYDEV_CHIP_DIE_GEN4 2u
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 12u
#define CYDEV_CHIP_DIE_PSOC4A 5u
#define CYDEV_CHIP_DIE_PSOC5LP 11u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x04C81193u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 5u
#define CYDEV_CHIP_MEMBER_4C 9u
#define CYDEV_CHIP_MEMBER_4D 3u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 6u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4L 8u
#define CYDEV_CHIP_MEMBER_4M 7u
#define CYDEV_CHIP_MEMBER_5A 11u
#define CYDEV_CHIP_MEMBER_5B 10u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4A
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_GEN4_ES 17u
#define CYDEV_CHIP_REV_GEN4_ES2 33u
#define CYDEV_CHIP_REV_GEN4_PRODUCTION 17u
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4A_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DFT_SELECT_CLK0 1u
#define CYDEV_DFT_SELECT_CLK1 2u
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0400
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_WDT_GENERATE_ISR 1u
#define CYIPBLOCK_M0S8_CTBM_VERSION 0
#define CYIPBLOCK_m0s8cpuss_VERSION 0
#define CYIPBLOCK_m0s8csd_VERSION 0
#define CYIPBLOCK_m0s8gpio2_VERSION 0
#define CYIPBLOCK_m0s8hsiom4a_VERSION 0
#define CYIPBLOCK_m0s8lcd_VERSION 0
#define CYIPBLOCK_m0s8lpcomp_VERSION 0
#define CYIPBLOCK_m0s8pclk_VERSION 0
#define CYIPBLOCK_m0s8sar_VERSION 0
#define CYIPBLOCK_m0s8scb_VERSION 0
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 0
#define CYIPBLOCK_m0s8udbif_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 2
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
