module alu (
    input a[32],
    input b[32],
    input alufn[6],
    output out[32],
    output z,
    output v,
    output n
) {
    
    adder adder(#SIZE(32)) // instantiate adder 
    
    always {
        // code from lab website to connect its input and output into adder
        adder.a = a
        adder.b = b
        adder.alufn_signal = alufn
        
        z = adder.z
        v = adder.v
        n = adder.n
        
        out = adder.out     
    }
}