vendor_name = ModelSim
source_file = 1, C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/FlipFlop_in.sv
source_file = 1, C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/Alu.sv
source_file = 1, C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/n_bit_adder.sv
source_file = 1, C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/full_adder.sv
source_file = 1, C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/n_bit_multiplier.sv
source_file = 1, C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/n_bit_subtractor.sv
source_file = 1, C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/n_bit_divider.sv
source_file = 1, C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/n_bit_modulus.sv
source_file = 1, C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/FlipFlop_out.sv
source_file = 1, C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/Main.sv
source_file = 1, C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/full_subtractor.sv
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_divide.tdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/abs_divider.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sign_div_unsign.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/db/lpm_divide_t9m.tdf
source_file = 1, C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/db/sign_div_unsign_3kh.tdf
source_file = 1, C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/db/alt_u_div_cse.tdf
source_file = 1, C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/db/lpm_divide_02m.tdf
design_name = Main
instance = comp, \result[0]~output , result[0]~output, Main, 1
instance = comp, \result[1]~output , result[1]~output, Main, 1
instance = comp, \result[2]~output , result[2]~output, Main, 1
instance = comp, \result[3]~output , result[3]~output, Main, 1
instance = comp, \NFlag_out~output , NFlag_out~output, Main, 1
instance = comp, \ZFlag_out~output , ZFlag_out~output, Main, 1
instance = comp, \CFlag_out~output , CFlag_out~output, Main, 1
instance = comp, \VFlag_out~output , VFlag_out~output, Main, 1
instance = comp, \clk~input , clk~input, Main, 1
instance = comp, \clk~inputCLKENA0 , clk~inputCLKENA0, Main, 1
instance = comp, \A[0]~input , A[0]~input, Main, 1
instance = comp, \reset~input , reset~input, Main, 1
instance = comp, \ff1_inst|Output_A_numf1[0] , ff1_inst|Output_A_numf1[0], Main, 1
instance = comp, \Sel[0]~input , Sel[0]~input, Main, 1
instance = comp, \ff1_inst|Output_s_f1[0] , ff1_inst|Output_s_f1[0], Main, 1
instance = comp, \A[1]~input , A[1]~input, Main, 1
instance = comp, \ff1_inst|Output_A_numf1[1] , ff1_inst|Output_A_numf1[1], Main, 1
instance = comp, \B[0]~input , B[0]~input, Main, 1
instance = comp, \ff1_inst|Output_B_numf1[0] , ff1_inst|Output_B_numf1[0], Main, 1
instance = comp, \alu_inst|div_op|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5 , alu_inst|div_op|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5, Main, 1
instance = comp, \alu_inst|div_op|Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1 , alu_inst|div_op|Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1, Main, 1
instance = comp, \B[1]~input , B[1]~input, Main, 1
instance = comp, \ff1_inst|Output_B_numf1[1] , ff1_inst|Output_B_numf1[1], Main, 1
instance = comp, \alu_inst|div_op|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~10 , alu_inst|div_op|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~10, Main, 1
instance = comp, \alu_inst|div_op|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~6 , alu_inst|div_op|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~6, Main, 1
instance = comp, \alu_inst|div_op|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1 , alu_inst|div_op|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1, Main, 1
instance = comp, \Sel[1]~input , Sel[1]~input, Main, 1
instance = comp, \ff1_inst|Output_s_f1[1] , ff1_inst|Output_s_f1[1], Main, 1
instance = comp, \alu_inst|Mux1~0 , alu_inst|Mux1~0, Main, 1
instance = comp, \ff2_inst|Output_result[0] , ff2_inst|Output_result[0], Main, 1
instance = comp, \alu_inst|Mux0~0 , alu_inst|Mux0~0, Main, 1
instance = comp, \alu_inst|Mux0~1 , alu_inst|Mux0~1, Main, 1
instance = comp, \ff2_inst|Output_result[1] , ff2_inst|Output_result[1], Main, 1
instance = comp, \alu_inst|ALU_Result[2]~0 , alu_inst|ALU_Result[2]~0, Main, 1
instance = comp, \ff2_inst|Output_result[2] , ff2_inst|Output_result[2], Main, 1
instance = comp, \alu_inst|mult_op|product[3]~0 , alu_inst|mult_op|product[3]~0, Main, 1
instance = comp, \alu_inst|ALU_Result[3]~1 , alu_inst|ALU_Result[3]~1, Main, 1
instance = comp, \ff2_inst|Output_result[3] , ff2_inst|Output_result[3], Main, 1
instance = comp, \alu_inst|sub_op|subtractor_loop[1].fs|diff , alu_inst|sub_op|subtractor_loop[1].fs|diff, Main, 1
instance = comp, \alu_inst|adder_op|adder_loop[1].fa|cout , alu_inst|adder_op|adder_loop[1].fa|cout, Main, 1
instance = comp, \alu_inst|div_op|Equal0~0 , alu_inst|div_op|Equal0~0, Main, 1
instance = comp, \alu_inst|div_op|Equal1~0 , alu_inst|div_op|Equal1~0, Main, 1
instance = comp, \alu_inst|div_op|zero_flag , alu_inst|div_op|zero_flag, Main, 1
instance = comp, \alu_inst|Mux2~0 , alu_inst|Mux2~0, Main, 1
instance = comp, \ff2_inst|NFlag_out , ff2_inst|NFlag_out, Main, 1
instance = comp, \alu_inst|div_op|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~1 , alu_inst|div_op|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~1, Main, 1
instance = comp, \alu_inst|div_op|Mod0|auto_generated|divider|divider|add_sub_0_result_int[1]~5 , alu_inst|div_op|Mod0|auto_generated|divider|divider|add_sub_0_result_int[1]~5, Main, 1
instance = comp, \alu_inst|div_op|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~5 , alu_inst|div_op|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~5, Main, 1
instance = comp, \alu_inst|div_op|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~10 , alu_inst|div_op|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~10, Main, 1
instance = comp, \alu_inst|div_op|Mod0|auto_generated|divider|divider|add_sub_1_result_int[2]~1 , alu_inst|div_op|Mod0|auto_generated|divider|divider|add_sub_1_result_int[2]~1, Main, 1
instance = comp, \alu_inst|div_op|Mod0|auto_generated|divider|divider|StageOut[2]~0 , alu_inst|div_op|Mod0|auto_generated|divider|divider|StageOut[2]~0, Main, 1
instance = comp, \alu_inst|sub_op|subtractor_loop[0].fs|diff~0 , alu_inst|sub_op|subtractor_loop[0].fs|diff~0, Main, 1
instance = comp, \alu_inst|mult_op|Equal0~0 , alu_inst|mult_op|Equal0~0, Main, 1
instance = comp, \alu_inst|Mux3~0 , alu_inst|Mux3~0, Main, 1
instance = comp, \ff2_inst|ZFlag_out , ff2_inst|ZFlag_out, Main, 1
instance = comp, \alu_inst|Mux5~0 , alu_inst|Mux5~0, Main, 1
instance = comp, \ff2_inst|CFlag_out , ff2_inst|CFlag_out, Main, 1
instance = comp, \alu_inst|Mux4~0 , alu_inst|Mux4~0, Main, 1
instance = comp, \ff2_inst|VFlag_out , ff2_inst|VFlag_out, Main, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, Main, 1
