FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"VCC15M\G";
3"VCC15\G";
2"VCC15\G";
4"VREF5M";
5"GND\G";
6"UN$1$REF02$I1$VOUT";
7"UN$1$OPA277$I2$IN";
8"GND\G";
%"REF02"
"1","(-2250,2700)","0","misc","I1";
;
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-125,150,125,-125";
"TRIM"0;
"VOUT"6;
"GND"8;
"TEMP"0;
"VIN"3,2;
%"RSMD0805"
"1","(-975,3300)","0","resistors","I10";
;
PACKTYPE"0805"
TOL"1%"
VALUE"10K"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
$LOCATION"?";
"A<0>"7;
"B<0>"4;
%"OPA277"
"1","(-1050,2575)","0","misc","I2";
;
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-125,300,125,0";
"V+"3,2;
"TRIM_A"0;
"IN+"5;
"IN-"7;
"OUT"4;
"V-"1;
"TRIM_B"0;
%"CSMD0805"
"1","(-2600,2625)","0","capacitors","I7";
;
VOLTAGE"50V"
PACKTYPE"0805"
PART_NAME"CSMD0805"
TOL"5%"
VALUE"0.1UF"
CDS_LIB"capacitors"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25";
"B<0>"8;
"A<0>"3,2;
%"OUTPORT"
"1","(0,2725)","0","standard","I8";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"4;
%"RSMD0805"
"1","(-1550,2825)","0","resistors","I9";
;
PACKTYPE"0805"
TOL"1%"
VALUE"10K"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
$LOCATION"?";
"A<0>"6;
"B<0>"7;
END.
