Return-Path: <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>
Delivered-To: unknown
Received: from linux.intel.com (10.54.29.200:995) by i7-8700 with POP3-SSL;
  24 Dec 2018 15:58:32 -0000
X-Original-To: like.xu@linux.intel.com
Delivered-To: like.xu@linux.intel.com
Received: from orsmga005.jf.intel.com (orsmga005.jf.intel.com [10.7.209.41])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by linux.intel.com (Postfix) with ESMTPS id 7AA535805CF
	for <like.xu@linux.intel.com>; Sat, 22 Dec 2018 10:10:13 -0800 (PST)
Received: from orsmga103.jf.intel.com ([10.7.208.35])
  by orsmga005-1.jf.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 22 Dec 2018 10:10:13 -0800
IronPort-PHdr: =?us-ascii?q?9a23=3A+RDMqB+F8eEs3/9uRHKM819IXTAuvvDOBiVQ1KB+?=
 =?us-ascii?q?0uoWIJqq85mqBkHD//Il1AaPAd2Lraocw8Pt8InYEVQa5piAtH1QOLdtbDQizf?=
 =?us-ascii?q?ssogo7HcSeAlf6JvO5JwYzHcBFSUM3tyrjaRsdF8nxfUDdrWOv5jAOBBr/KRB1?=
 =?us-ascii?q?JuPoEYLOksi7ze+/94HQbglSmDaxfa55IQmrownWqsQYm5ZpJLwryhvOrHtIeu?=
 =?us-ascii?q?BWyn1tKFmOgRvy5dq+8YB6/ShItP0v68BPUaPhf6QlVrNYFygpM3o05MLwqxbO?=
 =?us-ascii?q?SxaE62YGXWUXlhpIBBXF7A3/U5zsvCb2qvZx1S+HNsDtU7s6RSqt4LtqSB/wiS?=
 =?us-ascii?q?cIKTg58H3MisdtiK5XuQ+tqwBjz4LRZoyeKfhwcb7Hfd4CW2RBUMZfWS9PDIyy?=
 =?us-ascii?q?YIQADfYOM+lFoYnlpVYArxSzCRSiCe/z1DBInWT73bE43uk7DQ3KwAItEtAIvX?=
 =?us-ascii?q?/JrNv1LqASUeWtwafP1zrDdfBW0irj5YfSbBAuv+iAUK5wcMrV00YvER7KhUiX?=
 =?us-ascii?q?pIzgJTyVzOcNv3KH4OV6S+KglXcrpBtxozir3MgsjJTGi5kUylDA7yp5xps6Ks?=
 =?us-ascii?q?OiREFnZt6oCoZQtyKDOoZwX8gsQHlotT4kxrEaupO3ZjUGxIkkyhLFdfCKfYiF?=
 =?us-ascii?q?7gj+WOuTOTt1h3NodKiiixuw80Ws0PDwW8u33VpQsyZJj9bBu3YQ3BLJ8MeHUO?=
 =?us-ascii?q?Fy/kK51DaPyQ/T7uZELFgwlaraMJ4h3qUwmoAcsUTFAy/6gkL2jLWZdkk8++io?=
 =?us-ascii?q?7froYqn+q5OCK4N5iRvyPrkzlsG8G+g0LAYDUmiB9eih1rDv5Uj5T69Ljv0ynK?=
 =?us-ascii?q?nZqpfaJcEDq66gHQBV15sj5w+iADi4ztQXg30HIEtedxKAkojpPU3BL+7jDfu4?=
 =?us-ascii?q?h1SskTRryO7cMrzuH5XANnzDkLbnfbZg5E9Q0gszzdZD551KDrENOu78Wkj0tN?=
 =?us-ascii?q?HDCB85NAq0w+nhCNVgzI8eXniPAqCBPKPIrVCI/v4vI/WLZIINvDb9Kvsl6OD0?=
 =?us-ascii?q?gX42hF8QZq2p3ZoRaHClEfVqOUSZYXzwgtgfFWcGpBYxTOvviA7KbDhIenznX7?=
 =?us-ascii?q?4g/ippT8WiDJzfXcarh7qO2jr9GYdZIWVPC1SJGHGvcJ2YWvAKc2WLL8p81zAJ?=
 =?us-ascii?q?S7WlGLInzgyk4Qrzyr57KbjN9ygF8J7uytVxovfejAw/7iBcCcOb3GeQCWZukT?=
 =?us-ascii?q?QTWjU00atj9FF70UqJyqNigvZVRuBUsslIWQczL5KU7+F8B93oQQXHNoOTSV2m?=
 =?us-ascii?q?S8+qRzE8SN482cQJZW55GtOrlBeF2DClVftdjrGOGdk4/7zR21D3IMByzWuA07?=
 =?us-ascii?q?MuyxE/T85ScHW+jYZ58A7cAZOPlF+W0+6mfLod0AbC9W2YymzIsFtfSAR9WL+D?=
 =?us-ascii?q?XHxZb1aFg87+4xbnRqWtQZ8uLAYE4N+GI61GIonshE9FAvzqJtmbanO1kmG8LR?=
 =?us-ascii?q?eMz7WAYczhfCMA33OOWwA/jwkP8CPeZkAFDSC7rjebVWQ2GA=3D=3D?=
X-IronPort-Anti-Spam-Filtered: true
X-IronPort-Anti-Spam-Result: =?us-ascii?q?A0DvAwBrfR5chxHrdtBkHAEBAQQBAQcEA?=
 =?us-ascii?q?QGBZQKBL4E8gSaDfoh4jH0tl3eBXxUYFIcwIjgSAQMBAQEBAQECARMBAQEKCwk?=
 =?us-ascii?q?IGw4vQgEOAYFoBQIDHwEGgmABAQEBAgEBAiAEHwosAgEBAgYBAQoYAgIfAwQCA?=
 =?us-ascii?q?gMBUwYBDAYCAQEBgx2BeggBAwGmAnwziiaBC4s0ghaBOII2NYRpgyCCVwKJTYZ?=
 =?us-ascii?q?fhXyLIwcCileHDAYYiX6HaIlZkFCBXYF3Mxo0gyuCJxcSjgtygQeDQog3gXcBA?=
 =?us-ascii?q?Q?=
X-IPAS-Result: =?us-ascii?q?A0DvAwBrfR5chxHrdtBkHAEBAQQBAQcEAQGBZQKBL4E8gSa?=
 =?us-ascii?q?Dfoh4jH0tl3eBXxUYFIcwIjgSAQMBAQEBAQECARMBAQEKCwkIGw4vQgEOAYFoB?=
 =?us-ascii?q?QIDHwEGgmABAQEBAgEBAiAEHwosAgEBAgYBAQoYAgIfAwQCAgMBUwYBDAYCAQE?=
 =?us-ascii?q?Bgx2BeggBAwGmAnwziiaBC4s0ghaBOII2NYRpgyCCVwKJTYZfhXyLIwcCileHD?=
 =?us-ascii?q?AYYiX6HaIlZkFCBXYF3Mxo0gyuCJxcSjgtygQeDQog3gXcBAQ?=
X-IronPort-AV: E=Sophos;i="5.56,385,1539673200"; 
   d="scan'208";a="57470432"
X-Amp-Result: SKIPPED(no attachment in message)
X-Amp-File-Uploaded: False
Received: from lists.gnu.org ([208.118.235.17])
  by mtab.intel.com with ESMTP/TLS/AES256-SHA; 22 Dec 2018 10:10:12 -0800
Received: from localhost ([::1]:46774 helo=lists.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>)
	id 1galj1-00047K-SK
	for like.xu@linux.intel.com; Sat, 22 Dec 2018 13:10:11 -0500
Received: from eggs.gnu.org ([2001:4830:134:3::10]:49087)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <mark.cave-ayland@ilande.co.uk>) id 1galih-00045s-Jo
	for qemu-devel@nongnu.org; Sat, 22 Dec 2018 13:09:52 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <mark.cave-ayland@ilande.co.uk>) id 1galif-00015l-MB
	for qemu-devel@nongnu.org; Sat, 22 Dec 2018 13:09:51 -0500
Received: from chuckie.co.uk ([82.165.15.123]:46103
	helo=s16892447.onlinehome-server.info)
	by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_256_CBC_SHA1:32)
	(Exim 4.71) (envelope-from <mark.cave-ayland@ilande.co.uk>)
	id 1galiX-0000Sr-SF; Sat, 22 Dec 2018 13:09:42 -0500
Received: from host86-177-178-114.range86-177.btcentralplus.com
	([86.177.178.114] helo=[192.168.1.65])
	by s16892447.onlinehome-server.info with esmtpsa
	(TLS1.0:RSA_AES_128_CBC_SHA1:16) (Exim 4.76)
	(envelope-from <mark.cave-ayland@ilande.co.uk>)
	id 1galid-0004nb-NR; Sat, 22 Dec 2018 18:09:49 +0000
To: Richard Henderson <richard.henderson@linaro.org>, qemu-devel@nongnu.org,
	qemu-ppc@nongnu.org, david@gibson.dropbear.id.au
References: <20181220163123.9233-1-mark.cave-ayland@ilande.co.uk>
	<20181220163123.9233-9-mark.cave-ayland@ilande.co.uk>
	<06d2cdee-30f6-2ad7-ba56-3a0ca161fb72@linaro.org>
From: Mark Cave-Ayland <mark.cave-ayland@ilande.co.uk>
Openpgp: preference=signencrypt
Autocrypt: addr=mark.cave-ayland@ilande.co.uk; keydata=
	mQENBFQJuzwBCADAYvxrwUh1p/PvUlNFwKosVtVHHplgWi5p29t58QlOUkceZG0DBYSNqk93
	3JzBTbtd4JfFcSupo6MNNOrCzdCbCjZ64ik8ycaUOSzK2tKbeQLEXzXoaDL1Y7vuVO7nL9bG
	E5Ru3wkhCFc7SkoypIoAUqz8EtiB6T89/D9TDEyjdXUacc53R5gu8wEWiMg5MQQuGwzbQy9n
	PFI+mXC7AaEUqBVc2lBQVpAYXkN0EyqNNT12UfDLdxaxaFpUAE2pCa2LTyo5vn5hEW+i3VdN
	PkmjyPvL6DdY03fvC01PyY8zaw+UI94QqjlrDisHpUH40IUPpC/NB0LwzL2aQOMkzT2NABEB
	AAG0ME1hcmsgQ2F2ZS1BeWxhbmQgPG1hcmsuY2F2ZS1heWxhbmRAaWxhbmRlLmNvLnVrPokB
	OAQTAQIAIgUCVAm7PAIbAwYLCQgHAwIGFQgCCQoLBBYCAwECHgECF4AACgkQW8LFb64PMh9f
	NAgAuc3ObOEY8NbZko72AGrg2tWKdybcMVITxmcor4hb9155o/OWcA4IDbeATR6cfiDL/oxU
	mcmtXVgPqOwtW3NYAKr5g/FrZZ3uluQ2mtNYAyTFeALy8YF7N3yhs7LOcpbFP7tEbkSzoXNG
	z8iYMiYtKwttt40WaheWuRs0ZOLbs6yoczZBDhna3Nj0LA3GpeJKlaV03O4umjKJgACP1c/q
	T2Pkg+FCBHHFP454+waqojHp4OCBo6HyK+8I4wJRa9Z0EFqXIu8lTDYoggeX0Xd6bWeCFHK3
	DhD0/Xi/kegSW33unsp8oVcM4kcFxTkpBgj39dB4KwAUznhTJR0zUHf63LkBDQRUCbs8AQgA
	y7kyevA4bpetM/EjtuqQX4U05MBhEz/2SFkX6IaGtTG2NNw5wbcAfhOIuNNBYbw6ExuaJ3um
	2uLseHnudmvN4VSJ5Hfbd8rhqoMmmO71szgT/ZD9MEe2KHzBdmhmhxJdp+zQNivy215j6H27
	14mbC2dia7ktwP1rxPIX1OOfQwPuqlkmYPuVwZP19S4EYnCELOrnJ0m56tZLn5Zj+1jZX9Co
	YbNLMa28qsktYJ4oU4jtn6V79H+/zpERZAHmH40IRXdR3hA+Ye7iC/ZpWzT2VSDlPbGY9Yja
	Sp7w2347L5G+LLbAfaVoejHlfy/msPeehUcuKjAdBLoEhSPYzzdvEQARAQABiQEfBBgBAgAJ
	BQJUCbs8AhsMAAoJEFvCxW+uDzIfabYIAJXmBepHJpvCPiMNEQJNJ2ZSzSjhic84LTMWMbJ+
	opQgr5cb8SPQyyb508fc8b4uD8ejlF/cdbbBNktp3BXsHlO5BrmcABgxSP8HYYNsX0n9kERv
	NMToU0oiBuAaX7O/0K9+BW+3+PGMwiu5ml0cwDqljxfVN0dUBZnQ8kZpLsY+WDrIHmQWjtH+
	Ir6VauZs5Gp25XLrL6bh/SL8aK0BX6y79m5nhfKI1/6qtzHAjtMAjqy8ChPvOqVVVqmGUzFg
	KPsrrIoklWcYHXPyMLj9afispPVR8e0tMKvxzFBWzrWX1mzljbBlnV2n8BIwVXWNbgwpHSsj
	imgcU9TTGC5qd9g=
Message-ID: <3f013e89-1f99-49b9-9db9-d39ee086aafb@ilande.co.uk>
Date: Sat, 22 Dec 2018 18:09:21 +0000
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101
	Thunderbird/60.3.0
MIME-Version: 1.0
In-Reply-To: <06d2cdee-30f6-2ad7-ba56-3a0ca161fb72@linaro.org>
Content-Type: text/plain; charset=utf-8
Content-Language: en-GB
Content-Transfer-Encoding: 7bit
X-SA-Exim-Connect-IP: 86.177.178.114
X-SA-Exim-Mail-From: mark.cave-ayland@ilande.co.uk
X-SA-Exim-Version: 4.2.1 (built Sun, 08 Jan 2012 02:45:44 +0000)
X-SA-Exim-Scanned: Yes (on s16892447.onlinehome-server.info)
X-detected-operating-system: by eggs.gnu.org: GNU/Linux 3.x
X-Received-From: 82.165.15.123
Subject: Re: [Qemu-devel] [PATCH v3 8/9] target/ppc: move FP and VMX
 registers into aligned vsr register array
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.21
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel/>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>

On 20/12/2018 17:57, Richard Henderson wrote:

> On 12/20/18 8:31 AM, Mark Cave-Ayland wrote:
>> The VSX register array is a block of 64 128-bit registers where the first 32
>> registers consist of the existing 64-bit FP registers extended to 128-bit
>> using new VSR registers, and the last 32 registers are the VMX 128-bit
>> registers as show below:
>>
>>             64-bit               64-bit
>>     +--------------------+--------------------+
>>     |        FP0         |                    |  VSR0
>>     +--------------------+--------------------+
>>     |        FP1         |                    |  VSR1
>>     +--------------------+--------------------+
>>     |        ...         |        ...         |  ...
>>     +--------------------+--------------------+
>>     |        FP30        |                    |  VSR30
>>     +--------------------+--------------------+
>>     |        FP31        |                    |  VSR31
>>     +--------------------+--------------------+
>>     |                  VMX0                   |  VSR32
>>     +-----------------------------------------+
>>     |                  VMX1                   |  VSR33
>>     +-----------------------------------------+
>>     |                  ...                    |  ...
>>     +-----------------------------------------+
>>     |                  VMX30                  |  VSR62
>>     +-----------------------------------------+
>>     |                  VMX31                  |  VSR63
>>     +-----------------------------------------+
>>
>> In order to allow for future conversion of VSX instructions to use TCG vector
>> operations, recreate the same layout using an aligned version of the existing
>> vsr register array.
>>
>> Since the old fpr and avr register arrays are removed, the existing callers
>> must also be updated to use the correct offset in the vsr register array. This
>> also includes switching the relevant VMState fields over to using subarrays
>> to make sure that migration is preserved.
>>
>> Signed-off-by: Mark Cave-Ayland <mark.cave-ayland@ilande.co.uk>
>> Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
>> Acked-by: David Gibson <david@gibson.dropbear.id.au>
>> ---
>>  linux-user/ppc/signal.c             | 24 ++++++-------
>>  target/ppc/arch_dump.c              | 12 +++----
>>  target/ppc/cpu.h                    |  9 ++---
>>  target/ppc/gdbstub.c                |  8 ++---
>>  target/ppc/internal.h               | 18 +++-------
>>  target/ppc/machine.c                | 72 ++++++++++++++++++++++++++++++++++---
>>  target/ppc/monitor.c                |  4 +--
>>  target/ppc/translate.c              | 14 ++++----
>>  target/ppc/translate/dfp-impl.inc.c |  2 +-
>>  target/ppc/translate/vmx-impl.inc.c |  7 +++-
>>  target/ppc/translate/vsx-impl.inc.c |  4 +--
>>  target/ppc/translate_init.inc.c     | 24 ++++++-------
>>  12 files changed, 126 insertions(+), 72 deletions(-)
>>
>> diff --git a/linux-user/ppc/signal.c b/linux-user/ppc/signal.c
>> index 2ae120a2bc..a053dd5b84 100644
>> --- a/linux-user/ppc/signal.c
>> +++ b/linux-user/ppc/signal.c
>> @@ -258,8 +258,8 @@ static void save_user_regs(CPUPPCState *env, struct target_mcontext *frame)
>>      /* Save Altivec registers if necessary.  */
>>      if (env->insns_flags & PPC_ALTIVEC) {
>>          uint32_t *vrsave;
>> -        for (i = 0; i < ARRAY_SIZE(env->avr); i++) {
>> -            ppc_avr_t *avr = &env->avr[i];
>> +        for (i = 0; i < 32; i++) {
>> +            ppc_avr_t *avr = &env->vsr[32 + i];
> 
> Because of our subsequent discussion re endianness within these vectors, I
> think it would be helpful add some helpers here.
> 
> static inline ppc_avr_t *cpu_avr_ptr(CPUPPCState *env, int i)
> {
>     return &env->vsr[32 + i];
> }
> 
>>      /* Save VSX second halves */
>>      if (env->insns_flags2 & PPC2_VSX) {
>>          uint64_t *vsregs = (uint64_t *)&frame->mc_vregs.altivec[34];
>> -        for (i = 0; i < ARRAY_SIZE(env->vsr); i++) {
>> -            __put_user(env->vsr[i], &vsregs[i]);
>> +        for (i = 0; i < 32; i++) {
>> +            __put_user(env->vsr[i].u64[1], &vsregs[i]);
> 
> static inline uint64_t *cpu_vsrl_ptr(CPUPPCState *env, int i)
> {
>     return &env->vsr[i].u64[1];
> }
> 
>>      /* Save floating point registers.  */
>>      if (env->insns_flags & PPC_FLOAT) {
>> -        for (i = 0; i < ARRAY_SIZE(env->fpr); i++) {
>> -            __put_user(env->fpr[i], &frame->mc_fregs[i]);
>> +        for (i = 0; i < 32; i++) {
>> +            __put_user(env->vsr[i].u64[0], &frame->mc_fregs[i]);
> 
> static inline uint64_t *cpu_fpr_ptr(CPUPPCState *env, int i)
> {
>     return &env->vsr[i].u64[0];
> }
> 
> 
> Eventually, we will want to make these last two functions be dependent on host
> endianness, so that we can remove getVSR and putVSR.  At which point VSR and
> AVX registers will have the same representation.  Because at present they
> don't, which IMO is, if not a bug, at least a severe mis-feature.

Okay I can do that. Do you want these helpers used just within
linux-user/ppc/signal.c or also within the other files touched by this patch e.g.
arch_dump.c, gdbstub.c etc.?


ATB,

Mark.

