$date
  Fri Nov 18 22:35:32 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module counter_control_tb $end
$var reg 1 ! clk $end
$var reg 1 " rst $end
$var reg 1 # ctrl $end
$scope module uut $end
$var reg 1 $ clk $end
$var reg 1 % rst $end
$var reg 1 & ctrl $end
$var reg 4 ' state[3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
1!
1"
0#
1$
1%
0&
b0000 '
#3000000
0"
0%
#5000000
0!
0$
#10000000
1!
1$
b0001 '
#15000000
0!
0$
#20000000
1!
1$
b0010 '
#25000000
0!
0$
#30000000
1!
1$
b0011 '
#35000000
0!
0$
#40000000
1!
1$
b0100 '
#45000000
0!
0$
#50000000
1!
1$
b0101 '
#55000000
0!
0$
#60000000
1!
1$
b0110 '
#65000000
0!
0$
#70000000
1!
1#
1$
1&
b0111 '
#75000000
0!
0$
#80000000
1!
0#
1$
0&
b1000 '
#85000000
0!
0$
#90000000
1!
1$
b1001 '
#95000000
0!
0$
#100000000
1!
1$
b1010 '
#105000000
0!
0$
#110000000
1!
1#
1$
1&
b1011 '
#115000000
0!
0$
#120000000
1!
0#
1$
0&
b1100 '
#125000000
0!
0$
#130000000
1!
1$
b1101 '
#135000000
0!
0$
#140000000
1!
1$
b1110 '
#145000000
0!
0$
#150000000
1!
1$
b1111 '
#155000000
0!
0$
#160000000
1!
1$
b0000 '
#163000000
#165000000
0!
0$
#170000000
1!
1$
b0001 '
#175000000
0!
0$
#180000000
1!
1$
b0010 '
#185000000
0!
0$
#190000000
1!
1$
b0011 '
#195000000
0!
0$
#200000000
1!
1$
b0100 '
