
W25Q_QSPI.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004bf4  08000298  08000298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08004e8c  08004e8c  00005e8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08004ebc  08004ebc  00005ebc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08004ec4  08004ec4  00005ec4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08004ec8  08004ec8  00005ec8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         0000001c  24000000  08004ecc  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000074  2400001c  08004ee8  0000601c  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  24000090  08004ee8  00006090  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0000601c  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000e366  00000000  00000000  0000604a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00002107  00000000  00000000  000143b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000a98  00000000  00000000  000164b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 000007f0  00000000  00000000  00016f50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00036b30  00000000  00000000  00017740  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0000e57e  00000000  00000000  0004e270  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00159dc2  00000000  00000000  0005c7ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001b65b0  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00002a04  00000000  00000000  001b65f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000006c  00000000  00000000  001b8ff8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	2400001c 	.word	0x2400001c
 80002b4:	00000000 	.word	0x00000000
 80002b8:	08004e74 	.word	0x08004e74

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000020 	.word	0x24000020
 80002d4:	08004e74 	.word	0x08004e74

080002d8 <strlen>:
 80002d8:	4603      	mov	r3, r0
 80002da:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002de:	2a00      	cmp	r2, #0
 80002e0:	d1fb      	bne.n	80002da <strlen+0x2>
 80002e2:	1a18      	subs	r0, r3, r0
 80002e4:	3801      	subs	r0, #1
 80002e6:	4770      	bx	lr

080002e8 <MX_GPIO_Init>:
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
     PA13 (JTMS/SWDIO)   ------> DEBUG_JTMS-SWDIO
     PA14 (JTCK/SWCLK)   ------> DEBUG_JTCK-SWCLK
*/
void MX_GPIO_Init(void)
{
 80002e8:	b480      	push	{r7}
 80002ea:	b087      	sub	sp, #28
 80002ec:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80002ee:	4b30      	ldr	r3, [pc, #192]	@ (80003b0 <MX_GPIO_Init+0xc8>)
 80002f0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80002f4:	4a2e      	ldr	r2, [pc, #184]	@ (80003b0 <MX_GPIO_Init+0xc8>)
 80002f6:	f043 0310 	orr.w	r3, r3, #16
 80002fa:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80002fe:	4b2c      	ldr	r3, [pc, #176]	@ (80003b0 <MX_GPIO_Init+0xc8>)
 8000300:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000304:	f003 0310 	and.w	r3, r3, #16
 8000308:	617b      	str	r3, [r7, #20]
 800030a:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800030c:	4b28      	ldr	r3, [pc, #160]	@ (80003b0 <MX_GPIO_Init+0xc8>)
 800030e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000312:	4a27      	ldr	r2, [pc, #156]	@ (80003b0 <MX_GPIO_Init+0xc8>)
 8000314:	f043 0304 	orr.w	r3, r3, #4
 8000318:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800031c:	4b24      	ldr	r3, [pc, #144]	@ (80003b0 <MX_GPIO_Init+0xc8>)
 800031e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000322:	f003 0304 	and.w	r3, r3, #4
 8000326:	613b      	str	r3, [r7, #16]
 8000328:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800032a:	4b21      	ldr	r3, [pc, #132]	@ (80003b0 <MX_GPIO_Init+0xc8>)
 800032c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000330:	4a1f      	ldr	r2, [pc, #124]	@ (80003b0 <MX_GPIO_Init+0xc8>)
 8000332:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000336:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800033a:	4b1d      	ldr	r3, [pc, #116]	@ (80003b0 <MX_GPIO_Init+0xc8>)
 800033c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000340:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000344:	60fb      	str	r3, [r7, #12]
 8000346:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000348:	4b19      	ldr	r3, [pc, #100]	@ (80003b0 <MX_GPIO_Init+0xc8>)
 800034a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800034e:	4a18      	ldr	r2, [pc, #96]	@ (80003b0 <MX_GPIO_Init+0xc8>)
 8000350:	f043 0302 	orr.w	r3, r3, #2
 8000354:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000358:	4b15      	ldr	r3, [pc, #84]	@ (80003b0 <MX_GPIO_Init+0xc8>)
 800035a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800035e:	f003 0302 	and.w	r3, r3, #2
 8000362:	60bb      	str	r3, [r7, #8]
 8000364:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000366:	4b12      	ldr	r3, [pc, #72]	@ (80003b0 <MX_GPIO_Init+0xc8>)
 8000368:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800036c:	4a10      	ldr	r2, [pc, #64]	@ (80003b0 <MX_GPIO_Init+0xc8>)
 800036e:	f043 0308 	orr.w	r3, r3, #8
 8000372:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000376:	4b0e      	ldr	r3, [pc, #56]	@ (80003b0 <MX_GPIO_Init+0xc8>)
 8000378:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800037c:	f003 0308 	and.w	r3, r3, #8
 8000380:	607b      	str	r3, [r7, #4]
 8000382:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000384:	4b0a      	ldr	r3, [pc, #40]	@ (80003b0 <MX_GPIO_Init+0xc8>)
 8000386:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800038a:	4a09      	ldr	r2, [pc, #36]	@ (80003b0 <MX_GPIO_Init+0xc8>)
 800038c:	f043 0301 	orr.w	r3, r3, #1
 8000390:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000394:	4b06      	ldr	r3, [pc, #24]	@ (80003b0 <MX_GPIO_Init+0xc8>)
 8000396:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800039a:	f003 0301 	and.w	r3, r3, #1
 800039e:	603b      	str	r3, [r7, #0]
 80003a0:	683b      	ldr	r3, [r7, #0]

}
 80003a2:	bf00      	nop
 80003a4:	371c      	adds	r7, #28
 80003a6:	46bd      	mov	sp, r7
 80003a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003ac:	4770      	bx	lr
 80003ae:	bf00      	nop
 80003b0:	58024400 	.word	0x58024400

080003b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80003b4:	b580      	push	{r7, lr}
 80003b6:	b09a      	sub	sp, #104	@ 0x68
 80003b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
  uint8_t status = 0;
 80003ba:	2300      	movs	r3, #0
 80003bc:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  uint8_t addr_mode = 0;
 80003c0:	2300      	movs	r3, #0
 80003c2:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
  uint8_t qe = 0;
 80003c6:	2300      	movs	r3, #0
 80003c8:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65
  uint8_t aJEDEC_ID[3];
  uint8_t sr1 = 0x00;
 80003cc:	2300      	movs	r3, #0
 80003ce:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
  uint8_t sr2 = 0x02;
 80003d2:	2302      	movs	r3, #2
 80003d4:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63
  uint8_t readsr1 = 0x00;
 80003d8:	2300      	movs	r3, #0
 80003da:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint8_t readsr2 = 0x00;
 80003de:	2300      	movs	r3, #0
 80003e0:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
  uint8_t readsr3 = 0x00;
 80003e4:	2300      	movs	r3, #0
 80003e6:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  const char *test_string = "QUAD_MODE_FUNCIONAL_2";
 80003ea:	4b99      	ldr	r3, [pc, #612]	@ (8000650 <main+0x29c>)
 80003ec:	65fb      	str	r3, [r7, #92]	@ 0x5c
  uint32_t string_len = strlen(test_string);
 80003ee:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 80003f0:	f7ff ff72 	bl	80002d8 <strlen>
 80003f4:	65b8      	str	r0, [r7, #88]	@ 0x58
  uint8_t read_buffer[64] = {0};
 80003f6:	1d3b      	adds	r3, r7, #4
 80003f8:	2240      	movs	r2, #64	@ 0x40
 80003fa:	2100      	movs	r1, #0
 80003fc:	4618      	mov	r0, r3
 80003fe:	f004 fd0d 	bl	8004e1c <memset>
  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8000402:	f000 f9a9 	bl	8000758 <MPU_Config>
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8000406:	4b93      	ldr	r3, [pc, #588]	@ (8000654 <main+0x2a0>)
 8000408:	695b      	ldr	r3, [r3, #20]
 800040a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800040e:	2b00      	cmp	r3, #0
 8000410:	d11b      	bne.n	800044a <main+0x96>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000412:	f3bf 8f4f 	dsb	sy
}
 8000416:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000418:	f3bf 8f6f 	isb	sy
}
 800041c:	bf00      	nop

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 800041e:	4b8d      	ldr	r3, [pc, #564]	@ (8000654 <main+0x2a0>)
 8000420:	2200      	movs	r2, #0
 8000422:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000426:	f3bf 8f4f 	dsb	sy
}
 800042a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800042c:	f3bf 8f6f 	isb	sy
}
 8000430:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8000432:	4b88      	ldr	r3, [pc, #544]	@ (8000654 <main+0x2a0>)
 8000434:	695b      	ldr	r3, [r3, #20]
 8000436:	4a87      	ldr	r2, [pc, #540]	@ (8000654 <main+0x2a0>)
 8000438:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800043c:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 800043e:	f3bf 8f4f 	dsb	sy
}
 8000442:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000444:	f3bf 8f6f 	isb	sy
}
 8000448:	e000      	b.n	800044c <main+0x98>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 800044a:	bf00      	nop
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 800044c:	4b81      	ldr	r3, [pc, #516]	@ (8000654 <main+0x2a0>)
 800044e:	695b      	ldr	r3, [r3, #20]
 8000450:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000454:	2b00      	cmp	r3, #0
 8000456:	d138      	bne.n	80004ca <main+0x116>

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 8000458:	4b7e      	ldr	r3, [pc, #504]	@ (8000654 <main+0x2a0>)
 800045a:	2200      	movs	r2, #0
 800045c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8000460:	f3bf 8f4f 	dsb	sy
}
 8000464:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 8000466:	4b7b      	ldr	r3, [pc, #492]	@ (8000654 <main+0x2a0>)
 8000468:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800046c:	657b      	str	r3, [r7, #84]	@ 0x54

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 800046e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000470:	0b5b      	lsrs	r3, r3, #13
 8000472:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8000476:	653b      	str	r3, [r7, #80]	@ 0x50
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8000478:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800047a:	08db      	lsrs	r3, r3, #3
 800047c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000480:	64fb      	str	r3, [r7, #76]	@ 0x4c
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000482:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000484:	015a      	lsls	r2, r3, #5
 8000486:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
 800048a:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 800048c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800048e:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000490:	4970      	ldr	r1, [pc, #448]	@ (8000654 <main+0x2a0>)
 8000492:	4313      	orrs	r3, r2
 8000494:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8000498:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800049a:	1e5a      	subs	r2, r3, #1
 800049c:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800049e:	2b00      	cmp	r3, #0
 80004a0:	d1ef      	bne.n	8000482 <main+0xce>
    } while(sets-- != 0U);
 80004a2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80004a4:	1e5a      	subs	r2, r3, #1
 80004a6:	653a      	str	r2, [r7, #80]	@ 0x50
 80004a8:	2b00      	cmp	r3, #0
 80004aa:	d1e5      	bne.n	8000478 <main+0xc4>
  __ASM volatile ("dsb 0xF":::"memory");
 80004ac:	f3bf 8f4f 	dsb	sy
}
 80004b0:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 80004b2:	4b68      	ldr	r3, [pc, #416]	@ (8000654 <main+0x2a0>)
 80004b4:	695b      	ldr	r3, [r3, #20]
 80004b6:	4a67      	ldr	r2, [pc, #412]	@ (8000654 <main+0x2a0>)
 80004b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80004bc:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80004be:	f3bf 8f4f 	dsb	sy
}
 80004c2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80004c4:	f3bf 8f6f 	isb	sy
}
 80004c8:	e000      	b.n	80004cc <main+0x118>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 80004ca:	bf00      	nop
  SCB_EnableDCache();

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004cc:	f001 f942 	bl	8001754 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004d0:	f000 f8c4 	bl	800065c <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004d4:	f7ff ff08 	bl	80002e8 <MX_GPIO_Init>
  MX_QUADSPI_Init();
 80004d8:	f000 f978 	bl	80007cc <MX_QUADSPI_Init>
  /* USER CODE BEGIN 2 */
  /* USER CODE END 2 */

  /* Initialize leds */
  BSP_LED_Init(LED_GREEN);
 80004dc:	2000      	movs	r0, #0
 80004de:	f001 f85d 	bl	800159c <BSP_LED_Init>
  BSP_LED_Init(LED_YELLOW);
 80004e2:	2001      	movs	r0, #1
 80004e4:	f001 f85a 	bl	800159c <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 80004e8:	2002      	movs	r0, #2
 80004ea:	f001 f857 	bl	800159c <BSP_LED_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  BSP_LED_On(LED_YELLOW);
 80004ee:	2001      	movs	r0, #1
 80004f0:	f001 f8ca 	bl	8001688 <BSP_LED_On>

  status = QSPI_Set_Status_Config(&hqspi);
 80004f4:	4858      	ldr	r0, [pc, #352]	@ (8000658 <main+0x2a4>)
 80004f6:	f000 feed 	bl	80012d4 <QSPI_Set_Status_Config>
 80004fa:	4603      	mov	r3, r0
 80004fc:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  if (status != HAL_OK) Error_Handler();
 8000500:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8000504:	2b00      	cmp	r3, #0
 8000506:	d001      	beq.n	800050c <main+0x158>
 8000508:	f000 f952 	bl	80007b0 <Error_Handler>

  status = QSPI_Read_Status_Reg1(&hqspi, &readsr1);
 800050c:	f107 0347 	add.w	r3, r7, #71	@ 0x47
 8000510:	4619      	mov	r1, r3
 8000512:	4851      	ldr	r0, [pc, #324]	@ (8000658 <main+0x2a4>)
 8000514:	f000 fa9f 	bl	8000a56 <QSPI_Read_Status_Reg1>
 8000518:	4603      	mov	r3, r0
 800051a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  if (status != HAL_OK) Error_Handler();
 800051e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8000522:	2b00      	cmp	r3, #0
 8000524:	d001      	beq.n	800052a <main+0x176>
 8000526:	f000 f943 	bl	80007b0 <Error_Handler>
  status = QSPI_Read_Status_Reg2(&hqspi, &readsr2);
 800052a:	f107 0346 	add.w	r3, r7, #70	@ 0x46
 800052e:	4619      	mov	r1, r3
 8000530:	4849      	ldr	r0, [pc, #292]	@ (8000658 <main+0x2a4>)
 8000532:	f000 fac9 	bl	8000ac8 <QSPI_Read_Status_Reg2>
 8000536:	4603      	mov	r3, r0
 8000538:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  if (status != HAL_OK) Error_Handler();
 800053c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8000540:	2b00      	cmp	r3, #0
 8000542:	d001      	beq.n	8000548 <main+0x194>
 8000544:	f000 f934 	bl	80007b0 <Error_Handler>
  status = QSPI_Read_Status_Reg3(&hqspi, &readsr3);
 8000548:	f107 0345 	add.w	r3, r7, #69	@ 0x45
 800054c:	4619      	mov	r1, r3
 800054e:	4842      	ldr	r0, [pc, #264]	@ (8000658 <main+0x2a4>)
 8000550:	f000 faf3 	bl	8000b3a <QSPI_Read_Status_Reg3>
 8000554:	4603      	mov	r3, r0
 8000556:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  if (status != HAL_OK) Error_Handler();
 800055a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800055e:	2b00      	cmp	r3, #0
 8000560:	d001      	beq.n	8000566 <main+0x1b2>
 8000562:	f000 f925 	bl	80007b0 <Error_Handler>


  if (QSPI_Write_Status_Reg1(&hqspi, sr1) != HAL_OK) Error_Handler();
 8000566:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 800056a:	4619      	mov	r1, r3
 800056c:	483a      	ldr	r0, [pc, #232]	@ (8000658 <main+0x2a4>)
 800056e:	f000 fdda 	bl	8001126 <QSPI_Write_Status_Reg1>
 8000572:	4603      	mov	r3, r0
 8000574:	2b00      	cmp	r3, #0
 8000576:	d001      	beq.n	800057c <main+0x1c8>
 8000578:	f000 f91a 	bl	80007b0 <Error_Handler>
  if (QSPI_Write_Status_Reg2(&hqspi, sr2) != HAL_OK) Error_Handler();
 800057c:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 8000580:	4619      	mov	r1, r3
 8000582:	4835      	ldr	r0, [pc, #212]	@ (8000658 <main+0x2a4>)
 8000584:	f000 fe17 	bl	80011b6 <QSPI_Write_Status_Reg2>
 8000588:	4603      	mov	r3, r0
 800058a:	2b00      	cmp	r3, #0
 800058c:	d001      	beq.n	8000592 <main+0x1de>
 800058e:	f000 f90f 	bl	80007b0 <Error_Handler>


  if (QSPI_Sector_Erase(&hqspi, TEST_ADDRESS) != HAL_OK) Error_Handler();
 8000592:	f44f 3180 	mov.w	r1, #65536	@ 0x10000
 8000596:	4830      	ldr	r0, [pc, #192]	@ (8000658 <main+0x2a4>)
 8000598:	f000 fc4b 	bl	8000e32 <QSPI_Sector_Erase>
 800059c:	4603      	mov	r3, r0
 800059e:	2b00      	cmp	r3, #0
 80005a0:	d001      	beq.n	80005a6 <main+0x1f2>
 80005a2:	f000 f905 	bl	80007b0 <Error_Handler>
  if (QSPI_Wait_For_Ready_Manual(&hqspi, 500) != HAL_OK) Error_Handler();
 80005a6:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 80005aa:	482b      	ldr	r0, [pc, #172]	@ (8000658 <main+0x2a4>)
 80005ac:	f000 fa04 	bl	80009b8 <QSPI_Wait_For_Ready_Manual>
 80005b0:	4603      	mov	r3, r0
 80005b2:	2b00      	cmp	r3, #0
 80005b4:	d001      	beq.n	80005ba <main+0x206>
 80005b6:	f000 f8fb 	bl	80007b0 <Error_Handler>

  if (QSPI_Write_String_Quad(&hqspi, test_string, TEST_ADDRESS) != HAL_OK) Error_Handler();
 80005ba:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80005be:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 80005c0:	4825      	ldr	r0, [pc, #148]	@ (8000658 <main+0x2a4>)
 80005c2:	f000 fc76 	bl	8000eb2 <QSPI_Write_String_Quad>
 80005c6:	4603      	mov	r3, r0
 80005c8:	2b00      	cmp	r3, #0
 80005ca:	d001      	beq.n	80005d0 <main+0x21c>
 80005cc:	f000 f8f0 	bl	80007b0 <Error_Handler>
  if (QSPI_Wait_For_Ready_Manual(&hqspi, 500) != HAL_OK) Error_Handler();
 80005d0:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 80005d4:	4820      	ldr	r0, [pc, #128]	@ (8000658 <main+0x2a4>)
 80005d6:	f000 f9ef 	bl	80009b8 <QSPI_Wait_For_Ready_Manual>
 80005da:	4603      	mov	r3, r0
 80005dc:	2b00      	cmp	r3, #0
 80005de:	d001      	beq.n	80005e4 <main+0x230>
 80005e0:	f000 f8e6 	bl	80007b0 <Error_Handler>


  memset(read_buffer, 0, sizeof(read_buffer));
 80005e4:	1d3b      	adds	r3, r7, #4
 80005e6:	2240      	movs	r2, #64	@ 0x40
 80005e8:	2100      	movs	r1, #0
 80005ea:	4618      	mov	r0, r3
 80005ec:	f004 fc16 	bl	8004e1c <memset>
  if (QSPI_Read_Data_Quad(&hqspi, read_buffer, TEST_ADDRESS, string_len) != HAL_OK) Error_Handler();
 80005f0:	1d39      	adds	r1, r7, #4
 80005f2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80005f4:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80005f8:	4817      	ldr	r0, [pc, #92]	@ (8000658 <main+0x2a4>)
 80005fa:	f000 fcb4 	bl	8000f66 <QSPI_Read_Data_Quad>
 80005fe:	4603      	mov	r3, r0
 8000600:	2b00      	cmp	r3, #0
 8000602:	d001      	beq.n	8000608 <main+0x254>
 8000604:	f000 f8d4 	bl	80007b0 <Error_Handler>
  if (QSPI_Wait_For_Ready_Manual(&hqspi, 500) != HAL_OK) Error_Handler();
 8000608:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800060c:	4812      	ldr	r0, [pc, #72]	@ (8000658 <main+0x2a4>)
 800060e:	f000 f9d3 	bl	80009b8 <QSPI_Wait_For_Ready_Manual>
 8000612:	4603      	mov	r3, r0
 8000614:	2b00      	cmp	r3, #0
 8000616:	d001      	beq.n	800061c <main+0x268>
 8000618:	f000 f8ca 	bl	80007b0 <Error_Handler>

  //////////////////////////////////////////////////////////////////////////
  /////////////////////////////FIN DEL TEST/////////////////////////////////
  //////////////////////////////////////////////////////////////////////////
  if (memcmp(test_string, read_buffer, string_len) == 0)
 800061c:	1d3b      	adds	r3, r7, #4
 800061e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8000620:	4619      	mov	r1, r3
 8000622:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 8000624:	f004 fbea 	bl	8004dfc <memcmp>
 8000628:	4603      	mov	r3, r0
 800062a:	2b00      	cmp	r3, #0
 800062c:	d106      	bne.n	800063c <main+0x288>
  {
      // Éxito: Encender LED Verde
      BSP_LED_On(LED_GREEN);
 800062e:	2000      	movs	r0, #0
 8000630:	f001 f82a 	bl	8001688 <BSP_LED_On>
      BSP_LED_Off(LED_RED);
 8000634:	2002      	movs	r0, #2
 8000636:	f001 f851 	bl	80016dc <BSP_LED_Off>
 800063a:	e005      	b.n	8000648 <main+0x294>
  }
  else
  {
      // Fallo de Lectura/Escritura: Encender LED Rojo
      BSP_LED_On(LED_RED);
 800063c:	2002      	movs	r0, #2
 800063e:	f001 f823 	bl	8001688 <BSP_LED_On>
      BSP_LED_Off(LED_GREEN);
 8000642:	2000      	movs	r0, #0
 8000644:	f001 f84a 	bl	80016dc <BSP_LED_Off>

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  HAL_Delay(50);
 8000648:	2032      	movs	r0, #50	@ 0x32
 800064a:	f001 f915 	bl	8001878 <HAL_Delay>
 800064e:	e7fb      	b.n	8000648 <main+0x294>
 8000650:	08004e8c 	.word	0x08004e8c
 8000654:	e000ed00 	.word	0xe000ed00
 8000658:	24000038 	.word	0x24000038

0800065c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	b09c      	sub	sp, #112	@ 0x70
 8000660:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000662:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000666:	224c      	movs	r2, #76	@ 0x4c
 8000668:	2100      	movs	r1, #0
 800066a:	4618      	mov	r0, r3
 800066c:	f004 fbd6 	bl	8004e1c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000670:	1d3b      	adds	r3, r7, #4
 8000672:	2220      	movs	r2, #32
 8000674:	2100      	movs	r1, #0
 8000676:	4618      	mov	r0, r3
 8000678:	f004 fbd0 	bl	8004e1c <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 800067c:	2002      	movs	r0, #2
 800067e:	f001 fc81 	bl	8001f84 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000682:	2300      	movs	r3, #0
 8000684:	603b      	str	r3, [r7, #0]
 8000686:	4b32      	ldr	r3, [pc, #200]	@ (8000750 <SystemClock_Config+0xf4>)
 8000688:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800068a:	4a31      	ldr	r2, [pc, #196]	@ (8000750 <SystemClock_Config+0xf4>)
 800068c:	f023 0301 	bic.w	r3, r3, #1
 8000690:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000692:	4b2f      	ldr	r3, [pc, #188]	@ (8000750 <SystemClock_Config+0xf4>)
 8000694:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000696:	f003 0301 	and.w	r3, r3, #1
 800069a:	603b      	str	r3, [r7, #0]
 800069c:	4b2d      	ldr	r3, [pc, #180]	@ (8000754 <SystemClock_Config+0xf8>)
 800069e:	699b      	ldr	r3, [r3, #24]
 80006a0:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80006a4:	4a2b      	ldr	r2, [pc, #172]	@ (8000754 <SystemClock_Config+0xf8>)
 80006a6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80006aa:	6193      	str	r3, [r2, #24]
 80006ac:	4b29      	ldr	r3, [pc, #164]	@ (8000754 <SystemClock_Config+0xf8>)
 80006ae:	699b      	ldr	r3, [r3, #24]
 80006b0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80006b4:	603b      	str	r3, [r7, #0]
 80006b6:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80006b8:	bf00      	nop
 80006ba:	4b26      	ldr	r3, [pc, #152]	@ (8000754 <SystemClock_Config+0xf8>)
 80006bc:	699b      	ldr	r3, [r3, #24]
 80006be:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80006c2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80006c6:	d1f8      	bne.n	80006ba <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80006c8:	2301      	movs	r3, #1
 80006ca:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80006cc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80006d0:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006d2:	2302      	movs	r3, #2
 80006d4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80006d6:	2302      	movs	r3, #2
 80006d8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 2;
 80006da:	2302      	movs	r3, #2
 80006dc:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 12;
 80006de:	230c      	movs	r3, #12
 80006e0:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80006e2:	2302      	movs	r3, #2
 80006e4:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 3;
 80006e6:	2303      	movs	r3, #3
 80006e8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80006ea:	2302      	movs	r3, #2
 80006ec:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80006ee:	230c      	movs	r3, #12
 80006f0:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 80006f2:	2302      	movs	r3, #2
 80006f4:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80006f6:	2300      	movs	r3, #0
 80006f8:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006fa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80006fe:	4618      	mov	r0, r3
 8000700:	f002 f858 	bl	80027b4 <HAL_RCC_OscConfig>
 8000704:	4603      	mov	r3, r0
 8000706:	2b00      	cmp	r3, #0
 8000708:	d001      	beq.n	800070e <SystemClock_Config+0xb2>
  {
    Error_Handler();
 800070a:	f000 f851 	bl	80007b0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800070e:	233f      	movs	r3, #63	@ 0x3f
 8000710:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000712:	2303      	movs	r3, #3
 8000714:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000716:	2300      	movs	r3, #0
 8000718:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 800071a:	2300      	movs	r3, #0
 800071c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 800071e:	2300      	movs	r3, #0
 8000720:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8000722:	2300      	movs	r3, #0
 8000724:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8000726:	2300      	movs	r3, #0
 8000728:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 800072a:	2300      	movs	r3, #0
 800072c:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800072e:	1d3b      	adds	r3, r7, #4
 8000730:	2101      	movs	r1, #1
 8000732:	4618      	mov	r0, r3
 8000734:	f002 fc98 	bl	8003068 <HAL_RCC_ClockConfig>
 8000738:	4603      	mov	r3, r0
 800073a:	2b00      	cmp	r3, #0
 800073c:	d001      	beq.n	8000742 <SystemClock_Config+0xe6>
  {
    Error_Handler();
 800073e:	f000 f837 	bl	80007b0 <Error_Handler>
  }

  /** Enables the Clock Security System
  */
  HAL_RCC_EnableCSS();
 8000742:	f002 fe47 	bl	80033d4 <HAL_RCC_EnableCSS>
}
 8000746:	bf00      	nop
 8000748:	3770      	adds	r7, #112	@ 0x70
 800074a:	46bd      	mov	sp, r7
 800074c:	bd80      	pop	{r7, pc}
 800074e:	bf00      	nop
 8000750:	58000400 	.word	0x58000400
 8000754:	58024800 	.word	0x58024800

08000758 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8000758:	b580      	push	{r7, lr}
 800075a:	b084      	sub	sp, #16
 800075c:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 800075e:	463b      	mov	r3, r7
 8000760:	2200      	movs	r2, #0
 8000762:	601a      	str	r2, [r3, #0]
 8000764:	605a      	str	r2, [r3, #4]
 8000766:	609a      	str	r2, [r3, #8]
 8000768:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 800076a:	f001 f999 	bl	8001aa0 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 800076e:	2301      	movs	r3, #1
 8000770:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000772:	2300      	movs	r3, #0
 8000774:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8000776:	2300      	movs	r3, #0
 8000778:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 800077a:	231f      	movs	r3, #31
 800077c:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 800077e:	2387      	movs	r3, #135	@ 0x87
 8000780:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000782:	2300      	movs	r3, #0
 8000784:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8000786:	2300      	movs	r3, #0
 8000788:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 800078a:	2301      	movs	r3, #1
 800078c:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 800078e:	2301      	movs	r3, #1
 8000790:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000792:	2300      	movs	r3, #0
 8000794:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000796:	2300      	movs	r3, #0
 8000798:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800079a:	463b      	mov	r3, r7
 800079c:	4618      	mov	r0, r3
 800079e:	f001 f9b7 	bl	8001b10 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 80007a2:	2004      	movs	r0, #4
 80007a4:	f001 f994 	bl	8001ad0 <HAL_MPU_Enable>

}
 80007a8:	bf00      	nop
 80007aa:	3710      	adds	r7, #16
 80007ac:	46bd      	mov	sp, r7
 80007ae:	bd80      	pop	{r7, pc}

080007b0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */

  // Si ocurre un error en cualquier paso
  BSP_LED_Off(LED_GREEN);
 80007b4:	2000      	movs	r0, #0
 80007b6:	f000 ff91 	bl	80016dc <BSP_LED_Off>
  BSP_LED_Off(LED_YELLOW);
 80007ba:	2001      	movs	r0, #1
 80007bc:	f000 ff8e 	bl	80016dc <BSP_LED_Off>
  BSP_LED_On(LED_RED); // Fallo: LED Rojo Encendido Fijo
 80007c0:	2002      	movs	r0, #2
 80007c2:	f000 ff61 	bl	8001688 <BSP_LED_On>
  while(1){
 80007c6:	bf00      	nop
 80007c8:	e7fd      	b.n	80007c6 <Error_Handler+0x16>
	...

080007cc <MX_QUADSPI_Init>:

QSPI_HandleTypeDef hqspi;

/* QUADSPI init function */
void MX_QUADSPI_Init(void)
{
 80007cc:	b580      	push	{r7, lr}
 80007ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN QUADSPI_Init 0 */
  /* USER CODE END QUADSPI_Init 0 */

  /* USER CODE BEGIN QUADSPI_Init 1 */
  /* USER CODE END QUADSPI_Init 1 */
  hqspi.Instance = QUADSPI;
 80007d0:	4b12      	ldr	r3, [pc, #72]	@ (800081c <MX_QUADSPI_Init+0x50>)
 80007d2:	4a13      	ldr	r2, [pc, #76]	@ (8000820 <MX_QUADSPI_Init+0x54>)
 80007d4:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 1;
 80007d6:	4b11      	ldr	r3, [pc, #68]	@ (800081c <MX_QUADSPI_Init+0x50>)
 80007d8:	2201      	movs	r2, #1
 80007da:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 1;
 80007dc:	4b0f      	ldr	r3, [pc, #60]	@ (800081c <MX_QUADSPI_Init+0x50>)
 80007de:	2201      	movs	r2, #1
 80007e0:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 80007e2:	4b0e      	ldr	r3, [pc, #56]	@ (800081c <MX_QUADSPI_Init+0x50>)
 80007e4:	2210      	movs	r2, #16
 80007e6:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 25;
 80007e8:	4b0c      	ldr	r3, [pc, #48]	@ (800081c <MX_QUADSPI_Init+0x50>)
 80007ea:	2219      	movs	r2, #25
 80007ec:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_6_CYCLE;
 80007ee:	4b0b      	ldr	r3, [pc, #44]	@ (800081c <MX_QUADSPI_Init+0x50>)
 80007f0:	f44f 62a0 	mov.w	r2, #1280	@ 0x500
 80007f4:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 80007f6:	4b09      	ldr	r3, [pc, #36]	@ (800081c <MX_QUADSPI_Init+0x50>)
 80007f8:	2200      	movs	r2, #0
 80007fa:	619a      	str	r2, [r3, #24]
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 80007fc:	4b07      	ldr	r3, [pc, #28]	@ (800081c <MX_QUADSPI_Init+0x50>)
 80007fe:	2200      	movs	r2, #0
 8000800:	61da      	str	r2, [r3, #28]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 8000802:	4b06      	ldr	r3, [pc, #24]	@ (800081c <MX_QUADSPI_Init+0x50>)
 8000804:	2200      	movs	r2, #0
 8000806:	621a      	str	r2, [r3, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8000808:	4804      	ldr	r0, [pc, #16]	@ (800081c <MX_QUADSPI_Init+0x50>)
 800080a:	f001 fbf5 	bl	8001ff8 <HAL_QSPI_Init>
 800080e:	4603      	mov	r3, r0
 8000810:	2b00      	cmp	r3, #0
 8000812:	d001      	beq.n	8000818 <MX_QUADSPI_Init+0x4c>
  {
    Error_Handler();
 8000814:	f7ff ffcc 	bl	80007b0 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */
  /* USER CODE END QUADSPI_Init 2 */

}
 8000818:	bf00      	nop
 800081a:	bd80      	pop	{r7, pc}
 800081c:	24000038 	.word	0x24000038
 8000820:	52005000 	.word	0x52005000

08000824 <HAL_QSPI_MspInit>:

void HAL_QSPI_MspInit(QSPI_HandleTypeDef* qspiHandle)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	b0bc      	sub	sp, #240	@ 0xf0
 8000828:	af00      	add	r7, sp, #0
 800082a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800082c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000830:	2200      	movs	r2, #0
 8000832:	601a      	str	r2, [r3, #0]
 8000834:	605a      	str	r2, [r3, #4]
 8000836:	609a      	str	r2, [r3, #8]
 8000838:	60da      	str	r2, [r3, #12]
 800083a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800083c:	f107 0318 	add.w	r3, r7, #24
 8000840:	22c0      	movs	r2, #192	@ 0xc0
 8000842:	2100      	movs	r1, #0
 8000844:	4618      	mov	r0, r3
 8000846:	f004 fae9 	bl	8004e1c <memset>
  if(qspiHandle->Instance==QUADSPI)
 800084a:	687b      	ldr	r3, [r7, #4]
 800084c:	681b      	ldr	r3, [r3, #0]
 800084e:	4a55      	ldr	r2, [pc, #340]	@ (80009a4 <HAL_QSPI_MspInit+0x180>)
 8000850:	4293      	cmp	r3, r2
 8000852:	f040 80a3 	bne.w	800099c <HAL_QSPI_MspInit+0x178>
  /* USER CODE BEGIN QUADSPI_MspInit 0 */
  /* USER CODE END QUADSPI_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_QSPI;
 8000856:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800085a:	f04f 0300 	mov.w	r3, #0
 800085e:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.QspiClockSelection = RCC_QSPICLKSOURCE_PLL;
 8000862:	2310      	movs	r3, #16
 8000864:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000866:	f107 0318 	add.w	r3, r7, #24
 800086a:	4618      	mov	r0, r3
 800086c:	f002 ff58 	bl	8003720 <HAL_RCCEx_PeriphCLKConfig>
 8000870:	4603      	mov	r3, r0
 8000872:	2b00      	cmp	r3, #0
 8000874:	d001      	beq.n	800087a <HAL_QSPI_MspInit+0x56>
    {
      Error_Handler();
 8000876:	f7ff ff9b 	bl	80007b0 <Error_Handler>
    }

    /* QUADSPI clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 800087a:	4b4b      	ldr	r3, [pc, #300]	@ (80009a8 <HAL_QSPI_MspInit+0x184>)
 800087c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000880:	4a49      	ldr	r2, [pc, #292]	@ (80009a8 <HAL_QSPI_MspInit+0x184>)
 8000882:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000886:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 800088a:	4b47      	ldr	r3, [pc, #284]	@ (80009a8 <HAL_QSPI_MspInit+0x184>)
 800088c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000890:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000894:	617b      	str	r3, [r7, #20]
 8000896:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8000898:	4b43      	ldr	r3, [pc, #268]	@ (80009a8 <HAL_QSPI_MspInit+0x184>)
 800089a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800089e:	4a42      	ldr	r2, [pc, #264]	@ (80009a8 <HAL_QSPI_MspInit+0x184>)
 80008a0:	f043 0310 	orr.w	r3, r3, #16
 80008a4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80008a8:	4b3f      	ldr	r3, [pc, #252]	@ (80009a8 <HAL_QSPI_MspInit+0x184>)
 80008aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008ae:	f003 0310 	and.w	r3, r3, #16
 80008b2:	613b      	str	r3, [r7, #16]
 80008b4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80008b6:	4b3c      	ldr	r3, [pc, #240]	@ (80009a8 <HAL_QSPI_MspInit+0x184>)
 80008b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008bc:	4a3a      	ldr	r2, [pc, #232]	@ (80009a8 <HAL_QSPI_MspInit+0x184>)
 80008be:	f043 0302 	orr.w	r3, r3, #2
 80008c2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80008c6:	4b38      	ldr	r3, [pc, #224]	@ (80009a8 <HAL_QSPI_MspInit+0x184>)
 80008c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008cc:	f003 0302 	and.w	r3, r3, #2
 80008d0:	60fb      	str	r3, [r7, #12]
 80008d2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80008d4:	4b34      	ldr	r3, [pc, #208]	@ (80009a8 <HAL_QSPI_MspInit+0x184>)
 80008d6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008da:	4a33      	ldr	r2, [pc, #204]	@ (80009a8 <HAL_QSPI_MspInit+0x184>)
 80008dc:	f043 0308 	orr.w	r3, r3, #8
 80008e0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80008e4:	4b30      	ldr	r3, [pc, #192]	@ (80009a8 <HAL_QSPI_MspInit+0x184>)
 80008e6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008ea:	f003 0308 	and.w	r3, r3, #8
 80008ee:	60bb      	str	r3, [r7, #8]
 80008f0:	68bb      	ldr	r3, [r7, #8]
    PD11     ------> QUADSPI_BK1_IO0
    PD12     ------> QUADSPI_BK1_IO1
    PD13     ------> QUADSPI_BK1_IO3
    PB6     ------> QUADSPI_BK1_NCS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80008f2:	2304      	movs	r3, #4
 80008f4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008f8:	2302      	movs	r3, #2
 80008fa:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008fe:	2300      	movs	r3, #0
 8000900:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000904:	2303      	movs	r3, #3
 8000906:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 800090a:	2309      	movs	r3, #9
 800090c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000910:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000914:	4619      	mov	r1, r3
 8000916:	4825      	ldr	r0, [pc, #148]	@ (80009ac <HAL_QSPI_MspInit+0x188>)
 8000918:	f001 f96a 	bl	8001bf0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800091c:	2304      	movs	r3, #4
 800091e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000922:	2302      	movs	r3, #2
 8000924:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000928:	2300      	movs	r3, #0
 800092a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800092e:	2303      	movs	r3, #3
 8000930:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8000934:	2309      	movs	r3, #9
 8000936:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800093a:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800093e:	4619      	mov	r1, r3
 8000940:	481b      	ldr	r0, [pc, #108]	@ (80009b0 <HAL_QSPI_MspInit+0x18c>)
 8000942:	f001 f955 	bl	8001bf0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
 8000946:	f44f 5360 	mov.w	r3, #14336	@ 0x3800
 800094a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800094e:	2302      	movs	r3, #2
 8000950:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000954:	2300      	movs	r3, #0
 8000956:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800095a:	2303      	movs	r3, #3
 800095c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8000960:	2309      	movs	r3, #9
 8000962:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000966:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800096a:	4619      	mov	r1, r3
 800096c:	4811      	ldr	r0, [pc, #68]	@ (80009b4 <HAL_QSPI_MspInit+0x190>)
 800096e:	f001 f93f 	bl	8001bf0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000972:	2340      	movs	r3, #64	@ 0x40
 8000974:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000978:	2302      	movs	r3, #2
 800097a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800097e:	2300      	movs	r3, #0
 8000980:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000984:	2303      	movs	r3, #3
 8000986:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 800098a:	230a      	movs	r3, #10
 800098c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000990:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000994:	4619      	mov	r1, r3
 8000996:	4806      	ldr	r0, [pc, #24]	@ (80009b0 <HAL_QSPI_MspInit+0x18c>)
 8000998:	f001 f92a 	bl	8001bf0 <HAL_GPIO_Init>

  /* USER CODE BEGIN QUADSPI_MspInit 1 */
  /* USER CODE END QUADSPI_MspInit 1 */
  }
}
 800099c:	bf00      	nop
 800099e:	37f0      	adds	r7, #240	@ 0xf0
 80009a0:	46bd      	mov	sp, r7
 80009a2:	bd80      	pop	{r7, pc}
 80009a4:	52005000 	.word	0x52005000
 80009a8:	58024400 	.word	0x58024400
 80009ac:	58021000 	.word	0x58021000
 80009b0:	58020400 	.word	0x58020400
 80009b4:	58020c00 	.word	0x58020c00

080009b8 <QSPI_Wait_For_Ready_Manual>:

    return HAL_QSPI_AutoPolling(hqspi, &sCommand, &sConfig, HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
}

HAL_StatusTypeDef QSPI_Wait_For_Ready_Manual(QSPI_HandleTypeDef *hqspi, uint32_t timeout)
{
 80009b8:	b580      	push	{r7, lr}
 80009ba:	b092      	sub	sp, #72	@ 0x48
 80009bc:	af00      	add	r7, sp, #0
 80009be:	6078      	str	r0, [r7, #4]
 80009c0:	6039      	str	r1, [r7, #0]
    QSPI_CommandTypeDef sCommand;
    uint8_t status = 0;
 80009c2:	2300      	movs	r3, #0
 80009c4:	72fb      	strb	r3, [r7, #11]
    uint32_t tickstart = HAL_GetTick();
 80009c6:	f000 ff4b 	bl	8001860 <HAL_GetTick>
 80009ca:	6478      	str	r0, [r7, #68]	@ 0x44

    memset(&sCommand, 0, sizeof(sCommand));
 80009cc:	f107 030c 	add.w	r3, r7, #12
 80009d0:	2238      	movs	r2, #56	@ 0x38
 80009d2:	2100      	movs	r1, #0
 80009d4:	4618      	mov	r0, r3
 80009d6:	f004 fa21 	bl	8004e1c <memset>
    sCommand.InstructionMode 	= QSPI_INSTRUCTION_1_LINE;
 80009da:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80009de:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.Instruction     	= W25Q256JV_READ_STATUS_REG1_CMD; // 0x05
 80009e0:	2305      	movs	r3, #5
 80009e2:	60fb      	str	r3, [r7, #12]
    sCommand.AddressMode     	= QSPI_ADDRESS_NONE;
 80009e4:	2300      	movs	r3, #0
 80009e6:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.AlternateByteMode 	= QSPI_ALTERNATE_BYTES_NONE;
 80009e8:	2300      	movs	r3, #0
 80009ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.DataMode        	= QSPI_DATA_1_LINE;
 80009ec:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80009f0:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.DummyCycles     	= 0;
 80009f2:	2300      	movs	r3, #0
 80009f4:	623b      	str	r3, [r7, #32]
    sCommand.NbData          	= 1;
 80009f6:	2301      	movs	r3, #1
 80009f8:	637b      	str	r3, [r7, #52]	@ 0x34

    do {
        if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80009fa:	f107 030c 	add.w	r3, r7, #12
 80009fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000a02:	4619      	mov	r1, r3
 8000a04:	6878      	ldr	r0, [r7, #4]
 8000a06:	f001 fb6b 	bl	80020e0 <HAL_QSPI_Command>
 8000a0a:	4603      	mov	r3, r0
 8000a0c:	2b00      	cmp	r3, #0
 8000a0e:	d001      	beq.n	8000a14 <QSPI_Wait_For_Ready_Manual+0x5c>
            return HAL_ERROR;
 8000a10:	2301      	movs	r3, #1
 8000a12:	e01c      	b.n	8000a4e <QSPI_Wait_For_Ready_Manual+0x96>

        if (HAL_QSPI_Receive(hqspi, &status, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000a14:	f107 030b 	add.w	r3, r7, #11
 8000a18:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000a1c:	4619      	mov	r1, r3
 8000a1e:	6878      	ldr	r0, [r7, #4]
 8000a20:	f001 fc4e 	bl	80022c0 <HAL_QSPI_Receive>
 8000a24:	4603      	mov	r3, r0
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d001      	beq.n	8000a2e <QSPI_Wait_For_Ready_Manual+0x76>
            return HAL_ERROR;
 8000a2a:	2301      	movs	r3, #1
 8000a2c:	e00f      	b.n	8000a4e <QSPI_Wait_For_Ready_Manual+0x96>

        if ((HAL_GetTick() - tickstart) > timeout)
 8000a2e:	f000 ff17 	bl	8001860 <HAL_GetTick>
 8000a32:	4602      	mov	r2, r0
 8000a34:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000a36:	1ad3      	subs	r3, r2, r3
 8000a38:	683a      	ldr	r2, [r7, #0]
 8000a3a:	429a      	cmp	r2, r3
 8000a3c:	d201      	bcs.n	8000a42 <QSPI_Wait_For_Ready_Manual+0x8a>
            return HAL_TIMEOUT;
 8000a3e:	2303      	movs	r3, #3
 8000a40:	e005      	b.n	8000a4e <QSPI_Wait_For_Ready_Manual+0x96>

    } while (status & W25Q256JV_STATUS_REG1_BUSY_MASK);  // Bit 0 = BUSY
 8000a42:	7afb      	ldrb	r3, [r7, #11]
 8000a44:	f003 0301 	and.w	r3, r3, #1
 8000a48:	2b00      	cmp	r3, #0
 8000a4a:	d1d6      	bne.n	80009fa <QSPI_Wait_For_Ready_Manual+0x42>

    return HAL_OK;
 8000a4c:	2300      	movs	r3, #0
}
 8000a4e:	4618      	mov	r0, r3
 8000a50:	3748      	adds	r7, #72	@ 0x48
 8000a52:	46bd      	mov	sp, r7
 8000a54:	bd80      	pop	{r7, pc}

08000a56 <QSPI_Read_Status_Reg1>:

HAL_StatusTypeDef QSPI_Read_Status_Reg1(QSPI_HandleTypeDef *hqspi, uint8_t *value)
{
 8000a56:	b580      	push	{r7, lr}
 8000a58:	b090      	sub	sp, #64	@ 0x40
 8000a5a:	af00      	add	r7, sp, #0
 8000a5c:	6078      	str	r0, [r7, #4]
 8000a5e:	6039      	str	r1, [r7, #0]
    QSPI_CommandTypeDef sCommand;

    memset(&sCommand, 0, sizeof(sCommand));
 8000a60:	f107 0308 	add.w	r3, r7, #8
 8000a64:	2238      	movs	r2, #56	@ 0x38
 8000a66:	2100      	movs	r1, #0
 8000a68:	4618      	mov	r0, r3
 8000a6a:	f004 f9d7 	bl	8004e1c <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8000a6e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000a72:	623b      	str	r3, [r7, #32]
    sCommand.Instruction       = W25Q256JV_READ_STATUS_REG1_CMD; // 0x05
 8000a74:	2305      	movs	r3, #5
 8000a76:	60bb      	str	r3, [r7, #8]
    sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8000a78:	2300      	movs	r3, #0
 8000a7a:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.DataMode          = QSPI_DATA_1_LINE;     // Los datos (1 byte) vienen en 1 línea
 8000a80:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000a84:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.DummyCycles       = 0;
 8000a86:	2300      	movs	r3, #0
 8000a88:	61fb      	str	r3, [r7, #28]
    sCommand.NbData            = 1;
 8000a8a:	2301      	movs	r3, #1
 8000a8c:	633b      	str	r3, [r7, #48]	@ 0x30

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) return HAL_ERROR;
 8000a8e:	f107 0308 	add.w	r3, r7, #8
 8000a92:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000a96:	4619      	mov	r1, r3
 8000a98:	6878      	ldr	r0, [r7, #4]
 8000a9a:	f001 fb21 	bl	80020e0 <HAL_QSPI_Command>
 8000a9e:	4603      	mov	r3, r0
 8000aa0:	2b00      	cmp	r3, #0
 8000aa2:	d001      	beq.n	8000aa8 <QSPI_Read_Status_Reg1+0x52>
 8000aa4:	2301      	movs	r3, #1
 8000aa6:	e00b      	b.n	8000ac0 <QSPI_Read_Status_Reg1+0x6a>

    if (HAL_QSPI_Receive(hqspi, value, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000aa8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000aac:	6839      	ldr	r1, [r7, #0]
 8000aae:	6878      	ldr	r0, [r7, #4]
 8000ab0:	f001 fc06 	bl	80022c0 <HAL_QSPI_Receive>
 8000ab4:	4603      	mov	r3, r0
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d001      	beq.n	8000abe <QSPI_Read_Status_Reg1+0x68>
        return HAL_ERROR;
 8000aba:	2301      	movs	r3, #1
 8000abc:	e000      	b.n	8000ac0 <QSPI_Read_Status_Reg1+0x6a>

    return HAL_OK;
 8000abe:	2300      	movs	r3, #0
}
 8000ac0:	4618      	mov	r0, r3
 8000ac2:	3740      	adds	r7, #64	@ 0x40
 8000ac4:	46bd      	mov	sp, r7
 8000ac6:	bd80      	pop	{r7, pc}

08000ac8 <QSPI_Read_Status_Reg2>:

HAL_StatusTypeDef QSPI_Read_Status_Reg2(QSPI_HandleTypeDef *hqspi, uint8_t *value)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	b090      	sub	sp, #64	@ 0x40
 8000acc:	af00      	add	r7, sp, #0
 8000ace:	6078      	str	r0, [r7, #4]
 8000ad0:	6039      	str	r1, [r7, #0]
    QSPI_CommandTypeDef sCommand;

    memset(&sCommand, 0, sizeof(sCommand));
 8000ad2:	f107 0308 	add.w	r3, r7, #8
 8000ad6:	2238      	movs	r2, #56	@ 0x38
 8000ad8:	2100      	movs	r1, #0
 8000ada:	4618      	mov	r0, r3
 8000adc:	f004 f99e 	bl	8004e1c <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8000ae0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000ae4:	623b      	str	r3, [r7, #32]
    sCommand.Instruction       = W25Q256JV_READ_STATUS_REG2_CMD;
 8000ae6:	2335      	movs	r3, #53	@ 0x35
 8000ae8:	60bb      	str	r3, [r7, #8]
    sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8000aea:	2300      	movs	r3, #0
 8000aec:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8000aee:	2300      	movs	r3, #0
 8000af0:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.DataMode          = QSPI_DATA_1_LINE;
 8000af2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000af6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.DummyCycles       = 0;
 8000af8:	2300      	movs	r3, #0
 8000afa:	61fb      	str	r3, [r7, #28]
    sCommand.NbData            = 1;
 8000afc:	2301      	movs	r3, #1
 8000afe:	633b      	str	r3, [r7, #48]	@ 0x30

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000b00:	f107 0308 	add.w	r3, r7, #8
 8000b04:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000b08:	4619      	mov	r1, r3
 8000b0a:	6878      	ldr	r0, [r7, #4]
 8000b0c:	f001 fae8 	bl	80020e0 <HAL_QSPI_Command>
 8000b10:	4603      	mov	r3, r0
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	d001      	beq.n	8000b1a <QSPI_Read_Status_Reg2+0x52>
        return HAL_ERROR;
 8000b16:	2301      	movs	r3, #1
 8000b18:	e00b      	b.n	8000b32 <QSPI_Read_Status_Reg2+0x6a>

    if (HAL_QSPI_Receive(hqspi, value, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000b1a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000b1e:	6839      	ldr	r1, [r7, #0]
 8000b20:	6878      	ldr	r0, [r7, #4]
 8000b22:	f001 fbcd 	bl	80022c0 <HAL_QSPI_Receive>
 8000b26:	4603      	mov	r3, r0
 8000b28:	2b00      	cmp	r3, #0
 8000b2a:	d001      	beq.n	8000b30 <QSPI_Read_Status_Reg2+0x68>
        return HAL_ERROR;
 8000b2c:	2301      	movs	r3, #1
 8000b2e:	e000      	b.n	8000b32 <QSPI_Read_Status_Reg2+0x6a>

    return HAL_OK;
 8000b30:	2300      	movs	r3, #0
}
 8000b32:	4618      	mov	r0, r3
 8000b34:	3740      	adds	r7, #64	@ 0x40
 8000b36:	46bd      	mov	sp, r7
 8000b38:	bd80      	pop	{r7, pc}

08000b3a <QSPI_Read_Status_Reg3>:

HAL_StatusTypeDef QSPI_Read_Status_Reg3(QSPI_HandleTypeDef *hqspi, uint8_t *value)
{
 8000b3a:	b580      	push	{r7, lr}
 8000b3c:	b090      	sub	sp, #64	@ 0x40
 8000b3e:	af00      	add	r7, sp, #0
 8000b40:	6078      	str	r0, [r7, #4]
 8000b42:	6039      	str	r1, [r7, #0]
    QSPI_CommandTypeDef sCommand;

    memset(&sCommand, 0, sizeof(sCommand));
 8000b44:	f107 0308 	add.w	r3, r7, #8
 8000b48:	2238      	movs	r2, #56	@ 0x38
 8000b4a:	2100      	movs	r1, #0
 8000b4c:	4618      	mov	r0, r3
 8000b4e:	f004 f965 	bl	8004e1c <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8000b52:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000b56:	623b      	str	r3, [r7, #32]
    sCommand.Instruction       = W25Q256JV_READ_STATUS_REG3_CMD;
 8000b58:	2315      	movs	r3, #21
 8000b5a:	60bb      	str	r3, [r7, #8]
    sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8000b5c:	2300      	movs	r3, #0
 8000b5e:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8000b60:	2300      	movs	r3, #0
 8000b62:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.DataMode          = QSPI_DATA_1_LINE;
 8000b64:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000b68:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.DummyCycles       = 0;
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	61fb      	str	r3, [r7, #28]
    sCommand.NbData            = 1;
 8000b6e:	2301      	movs	r3, #1
 8000b70:	633b      	str	r3, [r7, #48]	@ 0x30

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000b72:	f107 0308 	add.w	r3, r7, #8
 8000b76:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000b7a:	4619      	mov	r1, r3
 8000b7c:	6878      	ldr	r0, [r7, #4]
 8000b7e:	f001 faaf 	bl	80020e0 <HAL_QSPI_Command>
 8000b82:	4603      	mov	r3, r0
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	d001      	beq.n	8000b8c <QSPI_Read_Status_Reg3+0x52>
        return HAL_ERROR;
 8000b88:	2301      	movs	r3, #1
 8000b8a:	e00b      	b.n	8000ba4 <QSPI_Read_Status_Reg3+0x6a>

    if (HAL_QSPI_Receive(hqspi, value, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000b8c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000b90:	6839      	ldr	r1, [r7, #0]
 8000b92:	6878      	ldr	r0, [r7, #4]
 8000b94:	f001 fb94 	bl	80022c0 <HAL_QSPI_Receive>
 8000b98:	4603      	mov	r3, r0
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	d001      	beq.n	8000ba2 <QSPI_Read_Status_Reg3+0x68>
        return HAL_ERROR;
 8000b9e:	2301      	movs	r3, #1
 8000ba0:	e000      	b.n	8000ba4 <QSPI_Read_Status_Reg3+0x6a>

    return HAL_OK;
 8000ba2:	2300      	movs	r3, #0
}
 8000ba4:	4618      	mov	r0, r3
 8000ba6:	3740      	adds	r7, #64	@ 0x40
 8000ba8:	46bd      	mov	sp, r7
 8000baa:	bd80      	pop	{r7, pc}

08000bac <QSPI_Enable_Quad_Mode>:

HAL_StatusTypeDef QSPI_Enable_Quad_Mode(QSPI_HandleTypeDef *hqspi)
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	b092      	sub	sp, #72	@ 0x48
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	6078      	str	r0, [r7, #4]
    QSPI_CommandTypeDef sCommand;
    uint8_t reg_status2 = 0;
 8000bb4:	2300      	movs	r3, #0
 8000bb6:	73fb      	strb	r3, [r7, #15]

    memset(&sCommand, 0, sizeof(sCommand));
 8000bb8:	f107 0310 	add.w	r3, r7, #16
 8000bbc:	2238      	movs	r2, #56	@ 0x38
 8000bbe:	2100      	movs	r1, #0
 8000bc0:	4618      	mov	r0, r3
 8000bc2:	f004 f92b 	bl	8004e1c <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8000bc6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000bca:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.Instruction       = W25Q256JV_READ_STATUS_REG2_CMD;
 8000bcc:	2335      	movs	r3, #53	@ 0x35
 8000bce:	613b      	str	r3, [r7, #16]
    sCommand.DataMode          = QSPI_DATA_1_LINE;
 8000bd0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000bd4:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8000bd6:	2300      	movs	r3, #0
 8000bd8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8000bda:	2300      	movs	r3, #0
 8000bdc:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.DummyCycles       = 0;
 8000bde:	2300      	movs	r3, #0
 8000be0:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.NbData            = 1;
 8000be2:	2301      	movs	r3, #1
 8000be4:	63bb      	str	r3, [r7, #56]	@ 0x38


    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) return HAL_ERROR;
 8000be6:	f107 0310 	add.w	r3, r7, #16
 8000bea:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000bee:	4619      	mov	r1, r3
 8000bf0:	6878      	ldr	r0, [r7, #4]
 8000bf2:	f001 fa75 	bl	80020e0 <HAL_QSPI_Command>
 8000bf6:	4603      	mov	r3, r0
 8000bf8:	2b00      	cmp	r3, #0
 8000bfa:	d001      	beq.n	8000c00 <QSPI_Enable_Quad_Mode+0x54>
 8000bfc:	2301      	movs	r3, #1
 8000bfe:	e05b      	b.n	8000cb8 <QSPI_Enable_Quad_Mode+0x10c>
    if (HAL_QSPI_Receive(hqspi, &reg_status2, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) return HAL_ERROR;
 8000c00:	f107 030f 	add.w	r3, r7, #15
 8000c04:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000c08:	4619      	mov	r1, r3
 8000c0a:	6878      	ldr	r0, [r7, #4]
 8000c0c:	f001 fb58 	bl	80022c0 <HAL_QSPI_Receive>
 8000c10:	4603      	mov	r3, r0
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	d001      	beq.n	8000c1a <QSPI_Enable_Quad_Mode+0x6e>
 8000c16:	2301      	movs	r3, #1
 8000c18:	e04e      	b.n	8000cb8 <QSPI_Enable_Quad_Mode+0x10c>
    if ((reg_status2 & W25Q256JV_STATUS_REG2_QE_MASK) == W25Q256JV_STATUS_REG2_QE_MASK)
    {
        //return HAL_OK;
    }

    memset(&sCommand, 0, sizeof(sCommand));   // <--- IMPORTANTE
 8000c1a:	f107 0310 	add.w	r3, r7, #16
 8000c1e:	2238      	movs	r2, #56	@ 0x38
 8000c20:	2100      	movs	r1, #0
 8000c22:	4618      	mov	r0, r3
 8000c24:	f004 f8fa 	bl	8004e1c <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8000c28:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000c2c:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.Instruction       = W25Q256JV_WRITE_ENABLE_CMD; // 0x06
 8000c2e:	2306      	movs	r3, #6
 8000c30:	613b      	str	r3, [r7, #16]
    sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8000c32:	2300      	movs	r3, #0
 8000c34:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8000c36:	2300      	movs	r3, #0
 8000c38:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.DataMode          = QSPI_DATA_NONE;
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.DummyCycles       = 0;
 8000c3e:	2300      	movs	r3, #0
 8000c40:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8000c42:	2300      	movs	r3, #0
 8000c44:	647b      	str	r3, [r7, #68]	@ 0x44

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000c46:	f107 0310 	add.w	r3, r7, #16
 8000c4a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000c4e:	4619      	mov	r1, r3
 8000c50:	6878      	ldr	r0, [r7, #4]
 8000c52:	f001 fa45 	bl	80020e0 <HAL_QSPI_Command>
 8000c56:	4603      	mov	r3, r0
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d001      	beq.n	8000c60 <QSPI_Enable_Quad_Mode+0xb4>
        return HAL_ERROR;
 8000c5c:	2301      	movs	r3, #1
 8000c5e:	e02b      	b.n	8000cb8 <QSPI_Enable_Quad_Mode+0x10c>

    reg_status2 |= W25Q256JV_STATUS_REG2_QE_MASK; // Establecer el Bit QE (0x02)
 8000c60:	7bfb      	ldrb	r3, [r7, #15]
 8000c62:	f043 0302 	orr.w	r3, r3, #2
 8000c66:	b2db      	uxtb	r3, r3
 8000c68:	73fb      	strb	r3, [r7, #15]

    sCommand.Instruction       = W25Q256JV_WRITE_STATUS_REG2_CMD;
 8000c6a:	2331      	movs	r3, #49	@ 0x31
 8000c6c:	613b      	str	r3, [r7, #16]
    sCommand.DataMode          = QSPI_DATA_1_LINE;
 8000c6e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000c72:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.NbData            = 1;
 8000c74:	2301      	movs	r3, #1
 8000c76:	63bb      	str	r3, [r7, #56]	@ 0x38

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) return HAL_ERROR;
 8000c78:	f107 0310 	add.w	r3, r7, #16
 8000c7c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000c80:	4619      	mov	r1, r3
 8000c82:	6878      	ldr	r0, [r7, #4]
 8000c84:	f001 fa2c 	bl	80020e0 <HAL_QSPI_Command>
 8000c88:	4603      	mov	r3, r0
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	d001      	beq.n	8000c92 <QSPI_Enable_Quad_Mode+0xe6>
 8000c8e:	2301      	movs	r3, #1
 8000c90:	e012      	b.n	8000cb8 <QSPI_Enable_Quad_Mode+0x10c>
    if (HAL_QSPI_Transmit(hqspi, &reg_status2, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) return HAL_ERROR;
 8000c92:	f107 030f 	add.w	r3, r7, #15
 8000c96:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000c9a:	4619      	mov	r1, r3
 8000c9c:	6878      	ldr	r0, [r7, #4]
 8000c9e:	f001 fa7d 	bl	800219c <HAL_QSPI_Transmit>
 8000ca2:	4603      	mov	r3, r0
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	d001      	beq.n	8000cac <QSPI_Enable_Quad_Mode+0x100>
 8000ca8:	2301      	movs	r3, #1
 8000caa:	e005      	b.n	8000cb8 <QSPI_Enable_Quad_Mode+0x10c>

    return QSPI_Wait_For_Ready_Manual(hqspi,HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 8000cac:	f241 3188 	movw	r1, #5000	@ 0x1388
 8000cb0:	6878      	ldr	r0, [r7, #4]
 8000cb2:	f7ff fe81 	bl	80009b8 <QSPI_Wait_For_Ready_Manual>
 8000cb6:	4603      	mov	r3, r0
}
 8000cb8:	4618      	mov	r0, r3
 8000cba:	3748      	adds	r7, #72	@ 0x48
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	bd80      	pop	{r7, pc}

08000cc0 <QSPI_Software_Reset>:

HAL_StatusTypeDef QSPI_Software_Reset(QSPI_HandleTypeDef *hqspi)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	b092      	sub	sp, #72	@ 0x48
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	6078      	str	r0, [r7, #4]
    QSPI_CommandTypeDef sCommand;
    HAL_StatusTypeDef status;

    memset(&sCommand, 0, sizeof(sCommand));   // <--- IMPORTANTE
 8000cc8:	f107 030c 	add.w	r3, r7, #12
 8000ccc:	2238      	movs	r2, #56	@ 0x38
 8000cce:	2100      	movs	r1, #0
 8000cd0:	4618      	mov	r0, r3
 8000cd2:	f004 f8a3 	bl	8004e1c <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8000cd6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000cda:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.Instruction       = W25Q256JV_ENABLE_RESET_CMD;
 8000cdc:	2366      	movs	r3, #102	@ 0x66
 8000cde:	60fb      	str	r3, [r7, #12]
    sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8000ce0:	2300      	movs	r3, #0
 8000ce2:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.DataMode          = QSPI_DATA_NONE;
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.DummyCycles       = 0;
 8000ce8:	2300      	movs	r3, #0
 8000cea:	623b      	str	r3, [r7, #32]

    status = HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 8000cec:	f107 030c 	add.w	r3, r7, #12
 8000cf0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000cf4:	4619      	mov	r1, r3
 8000cf6:	6878      	ldr	r0, [r7, #4]
 8000cf8:	f001 f9f2 	bl	80020e0 <HAL_QSPI_Command>
 8000cfc:	4603      	mov	r3, r0
 8000cfe:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (status != HAL_OK) return status;
 8000d02:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000d06:	2b00      	cmp	r3, #0
 8000d08:	d002      	beq.n	8000d10 <QSPI_Software_Reset+0x50>
 8000d0a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000d0e:	e019      	b.n	8000d44 <QSPI_Software_Reset+0x84>

    sCommand.Instruction       = W25Q256JV_RESET_DEVICE_CMD;
 8000d10:	2399      	movs	r3, #153	@ 0x99
 8000d12:	60fb      	str	r3, [r7, #12]

    status = HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 8000d14:	f107 030c 	add.w	r3, r7, #12
 8000d18:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000d1c:	4619      	mov	r1, r3
 8000d1e:	6878      	ldr	r0, [r7, #4]
 8000d20:	f001 f9de 	bl	80020e0 <HAL_QSPI_Command>
 8000d24:	4603      	mov	r3, r0
 8000d26:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (status != HAL_OK) return status;
 8000d2a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d002      	beq.n	8000d38 <QSPI_Software_Reset+0x78>
 8000d32:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000d36:	e005      	b.n	8000d44 <QSPI_Software_Reset+0x84>

    return QSPI_Wait_For_Ready_Manual(hqspi,HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 8000d38:	f241 3188 	movw	r1, #5000	@ 0x1388
 8000d3c:	6878      	ldr	r0, [r7, #4]
 8000d3e:	f7ff fe3b 	bl	80009b8 <QSPI_Wait_For_Ready_Manual>
 8000d42:	4603      	mov	r3, r0
}
 8000d44:	4618      	mov	r0, r3
 8000d46:	3748      	adds	r7, #72	@ 0x48
 8000d48:	46bd      	mov	sp, r7
 8000d4a:	bd80      	pop	{r7, pc}

08000d4c <QSPI_WriteEnable>:

HAL_StatusTypeDef QSPI_WriteEnable(QSPI_HandleTypeDef *hqspi)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b092      	sub	sp, #72	@ 0x48
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	6078      	str	r0, [r7, #4]
    QSPI_CommandTypeDef sCommand;
    uint8_t status;

    if (QSPI_Wait_For_Ready_Manual(hqspi, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000d54:	f241 3188 	movw	r1, #5000	@ 0x1388
 8000d58:	6878      	ldr	r0, [r7, #4]
 8000d5a:	f7ff fe2d 	bl	80009b8 <QSPI_Wait_For_Ready_Manual>
 8000d5e:	4603      	mov	r3, r0
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d001      	beq.n	8000d68 <QSPI_WriteEnable+0x1c>
        return HAL_ERROR;
 8000d64:	2301      	movs	r3, #1
 8000d66:	e060      	b.n	8000e2a <QSPI_WriteEnable+0xde>

    memset(&sCommand, 0, sizeof(sCommand));
 8000d68:	f107 0310 	add.w	r3, r7, #16
 8000d6c:	2238      	movs	r2, #56	@ 0x38
 8000d6e:	2100      	movs	r1, #0
 8000d70:	4618      	mov	r0, r3
 8000d72:	f004 f853 	bl	8004e1c <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8000d76:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000d7a:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.Instruction       = W25Q256JV_WRITE_ENABLE_CMD; // WRITE ENABLE
 8000d7c:	2306      	movs	r3, #6
 8000d7e:	613b      	str	r3, [r7, #16]
    sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8000d80:	2300      	movs	r3, #0
 8000d82:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8000d84:	2300      	movs	r3, #0
 8000d86:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.DataMode          = QSPI_DATA_NONE;
 8000d88:	2300      	movs	r3, #0
 8000d8a:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.DummyCycles       = 0;
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8000d90:	2300      	movs	r3, #0
 8000d92:	647b      	str	r3, [r7, #68]	@ 0x44

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000d94:	f107 0310 	add.w	r3, r7, #16
 8000d98:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000d9c:	4619      	mov	r1, r3
 8000d9e:	6878      	ldr	r0, [r7, #4]
 8000da0:	f001 f99e 	bl	80020e0 <HAL_QSPI_Command>
 8000da4:	4603      	mov	r3, r0
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d001      	beq.n	8000dae <QSPI_WriteEnable+0x62>
        return HAL_ERROR;
 8000daa:	2301      	movs	r3, #1
 8000dac:	e03d      	b.n	8000e2a <QSPI_WriteEnable+0xde>

    // Leer SR1 para confirmar WEL=1
    memset(&sCommand, 0, sizeof(sCommand));
 8000dae:	f107 0310 	add.w	r3, r7, #16
 8000db2:	2238      	movs	r2, #56	@ 0x38
 8000db4:	2100      	movs	r1, #0
 8000db6:	4618      	mov	r0, r3
 8000db8:	f004 f830 	bl	8004e1c <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8000dbc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000dc0:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.Instruction       = W25Q256JV_READ_STATUS_REG1_CMD; // READ STATUS REGISTER-1
 8000dc2:	2305      	movs	r3, #5
 8000dc4:	613b      	str	r3, [r7, #16]
    sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.DataMode          = QSPI_DATA_1_LINE;
 8000dca:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000dce:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.NbData            = 1;
 8000dd0:	2301      	movs	r3, #1
 8000dd2:	63bb      	str	r3, [r7, #56]	@ 0x38
    sCommand.DummyCycles       = 0;
 8000dd4:	2300      	movs	r3, #0
 8000dd6:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8000dd8:	2300      	movs	r3, #0
 8000dda:	647b      	str	r3, [r7, #68]	@ 0x44

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000ddc:	f107 0310 	add.w	r3, r7, #16
 8000de0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000de4:	4619      	mov	r1, r3
 8000de6:	6878      	ldr	r0, [r7, #4]
 8000de8:	f001 f97a 	bl	80020e0 <HAL_QSPI_Command>
 8000dec:	4603      	mov	r3, r0
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d001      	beq.n	8000df6 <QSPI_WriteEnable+0xaa>
        return HAL_ERROR;
 8000df2:	2301      	movs	r3, #1
 8000df4:	e019      	b.n	8000e2a <QSPI_WriteEnable+0xde>

    if (HAL_QSPI_Receive(hqspi, &status, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000df6:	f107 030f 	add.w	r3, r7, #15
 8000dfa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000dfe:	4619      	mov	r1, r3
 8000e00:	6878      	ldr	r0, [r7, #4]
 8000e02:	f001 fa5d 	bl	80022c0 <HAL_QSPI_Receive>
 8000e06:	4603      	mov	r3, r0
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d001      	beq.n	8000e10 <QSPI_WriteEnable+0xc4>
        return HAL_ERROR;
 8000e0c:	2301      	movs	r3, #1
 8000e0e:	e00c      	b.n	8000e2a <QSPI_WriteEnable+0xde>

    if (!(status & 0x02)) // Bit 1 = WEL
 8000e10:	7bfb      	ldrb	r3, [r7, #15]
 8000e12:	f003 0302 	and.w	r3, r3, #2
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d101      	bne.n	8000e1e <QSPI_WriteEnable+0xd2>
        return HAL_ERROR;
 8000e1a:	2301      	movs	r3, #1
 8000e1c:	e005      	b.n	8000e2a <QSPI_WriteEnable+0xde>

    return QSPI_Wait_For_Ready_Manual(hqspi,HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 8000e1e:	f241 3188 	movw	r1, #5000	@ 0x1388
 8000e22:	6878      	ldr	r0, [r7, #4]
 8000e24:	f7ff fdc8 	bl	80009b8 <QSPI_Wait_For_Ready_Manual>
 8000e28:	4603      	mov	r3, r0
}
 8000e2a:	4618      	mov	r0, r3
 8000e2c:	3748      	adds	r7, #72	@ 0x48
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	bd80      	pop	{r7, pc}

08000e32 <QSPI_Sector_Erase>:

HAL_StatusTypeDef QSPI_Sector_Erase(QSPI_HandleTypeDef *hqspi, uint32_t SectorAddress)
{
 8000e32:	b580      	push	{r7, lr}
 8000e34:	b090      	sub	sp, #64	@ 0x40
 8000e36:	af00      	add	r7, sp, #0
 8000e38:	6078      	str	r0, [r7, #4]
 8000e3a:	6039      	str	r1, [r7, #0]
    QSPI_CommandTypeDef sCommand;

    if (QSPI_WriteEnable(hqspi) != HAL_OK)
 8000e3c:	6878      	ldr	r0, [r7, #4]
 8000e3e:	f7ff ff85 	bl	8000d4c <QSPI_WriteEnable>
 8000e42:	4603      	mov	r3, r0
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d001      	beq.n	8000e4c <QSPI_Sector_Erase+0x1a>
        return HAL_ERROR;
 8000e48:	2301      	movs	r3, #1
 8000e4a:	e02e      	b.n	8000eaa <QSPI_Sector_Erase+0x78>

    memset(&sCommand, 0, sizeof(sCommand));
 8000e4c:	f107 0308 	add.w	r3, r7, #8
 8000e50:	2238      	movs	r2, #56	@ 0x38
 8000e52:	2100      	movs	r1, #0
 8000e54:	4618      	mov	r0, r3
 8000e56:	f003 ffe1 	bl	8004e1c <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8000e5a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000e5e:	623b      	str	r3, [r7, #32]
    sCommand.Instruction       = W25Q256JV_SECTOR_ERASE_CMD; // 0x20
 8000e60:	2320      	movs	r3, #32
 8000e62:	60bb      	str	r3, [r7, #8]
    sCommand.AddressMode       = QSPI_ADDRESS_1_LINE;
 8000e64:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000e68:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.AddressSize       = QSPI_ADDRESS_32_BITS;
 8000e6a:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8000e6e:	617b      	str	r3, [r7, #20]
    sCommand.Address           = SectorAddress;
 8000e70:	683b      	ldr	r3, [r7, #0]
 8000e72:	60fb      	str	r3, [r7, #12]
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8000e74:	2300      	movs	r3, #0
 8000e76:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.DataMode          = QSPI_DATA_NONE;
 8000e78:	2300      	movs	r3, #0
 8000e7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.DummyCycles       = 0;
 8000e7c:	2300      	movs	r3, #0
 8000e7e:	61fb      	str	r3, [r7, #28]
    sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8000e80:	2300      	movs	r3, #0
 8000e82:	63fb      	str	r3, [r7, #60]	@ 0x3c

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000e84:	f107 0308 	add.w	r3, r7, #8
 8000e88:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000e8c:	4619      	mov	r1, r3
 8000e8e:	6878      	ldr	r0, [r7, #4]
 8000e90:	f001 f926 	bl	80020e0 <HAL_QSPI_Command>
 8000e94:	4603      	mov	r3, r0
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d001      	beq.n	8000e9e <QSPI_Sector_Erase+0x6c>
        return HAL_ERROR;
 8000e9a:	2301      	movs	r3, #1
 8000e9c:	e005      	b.n	8000eaa <QSPI_Sector_Erase+0x78>

    return QSPI_Wait_For_Ready_Manual(hqspi, W25Q256JV_SECTOR_ERASE_MAX_TIME);
 8000e9e:	f640 31b8 	movw	r1, #3000	@ 0xbb8
 8000ea2:	6878      	ldr	r0, [r7, #4]
 8000ea4:	f7ff fd88 	bl	80009b8 <QSPI_Wait_For_Ready_Manual>
 8000ea8:	4603      	mov	r3, r0
}
 8000eaa:	4618      	mov	r0, r3
 8000eac:	3740      	adds	r7, #64	@ 0x40
 8000eae:	46bd      	mov	sp, r7
 8000eb0:	bd80      	pop	{r7, pc}

08000eb2 <QSPI_Write_String_Quad>:

    return QSPI_Wait_For_Ready_Manual(hqspi, HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
}

HAL_StatusTypeDef QSPI_Write_String_Quad(QSPI_HandleTypeDef *hqspi, const char *pString, uint32_t Address)
{
 8000eb2:	b580      	push	{r7, lr}
 8000eb4:	b094      	sub	sp, #80	@ 0x50
 8000eb6:	af00      	add	r7, sp, #0
 8000eb8:	60f8      	str	r0, [r7, #12]
 8000eba:	60b9      	str	r1, [r7, #8]
 8000ebc:	607a      	str	r2, [r7, #4]
    QSPI_CommandTypeDef sCommand;
    uint32_t size = strlen(pString);
 8000ebe:	68b8      	ldr	r0, [r7, #8]
 8000ec0:	f7ff fa0a 	bl	80002d8 <strlen>
 8000ec4:	64f8      	str	r0, [r7, #76]	@ 0x4c
    if (size > W25Q256JV_PAGE_SIZE) size = W25Q256JV_PAGE_SIZE;
 8000ec6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000ec8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000ecc:	d902      	bls.n	8000ed4 <QSPI_Write_String_Quad+0x22>
 8000ece:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000ed2:	64fb      	str	r3, [r7, #76]	@ 0x4c

    if (QSPI_WriteEnable(hqspi) != HAL_OK)
 8000ed4:	68f8      	ldr	r0, [r7, #12]
 8000ed6:	f7ff ff39 	bl	8000d4c <QSPI_WriteEnable>
 8000eda:	4603      	mov	r3, r0
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d001      	beq.n	8000ee4 <QSPI_Write_String_Quad+0x32>
        return HAL_ERROR;
 8000ee0:	2301      	movs	r3, #1
 8000ee2:	e03c      	b.n	8000f5e <QSPI_Write_String_Quad+0xac>

    memset(&sCommand, 0, sizeof(sCommand));
 8000ee4:	f107 0314 	add.w	r3, r7, #20
 8000ee8:	2238      	movs	r2, #56	@ 0x38
 8000eea:	2100      	movs	r1, #0
 8000eec:	4618      	mov	r0, r3
 8000eee:	f003 ff95 	bl	8004e1c <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8000ef2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000ef6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.Instruction       = W25Q256JV_PAGE_PROGRAM_QUAD_INPUT_CMD; // 0x32
 8000ef8:	2332      	movs	r3, #50	@ 0x32
 8000efa:	617b      	str	r3, [r7, #20]
    sCommand.AddressMode       = QSPI_ADDRESS_1_LINE;
 8000efc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000f00:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.AddressSize       = QSPI_ADDRESS_32_BITS;
 8000f02:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8000f06:	623b      	str	r3, [r7, #32]
    sCommand.Address           = Address;
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	61bb      	str	r3, [r7, #24]
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8000f0c:	2300      	movs	r3, #0
 8000f0e:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.DataMode          = QSPI_DATA_4_LINES;  // escritura en Quad
 8000f10:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
 8000f14:	63bb      	str	r3, [r7, #56]	@ 0x38
    sCommand.DummyCycles       = 0;
 8000f16:	2300      	movs	r3, #0
 8000f18:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.NbData            = size;
 8000f1a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000f1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8000f1e:	2300      	movs	r3, #0
 8000f20:	64bb      	str	r3, [r7, #72]	@ 0x48

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000f22:	f107 0314 	add.w	r3, r7, #20
 8000f26:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000f2a:	4619      	mov	r1, r3
 8000f2c:	68f8      	ldr	r0, [r7, #12]
 8000f2e:	f001 f8d7 	bl	80020e0 <HAL_QSPI_Command>
 8000f32:	4603      	mov	r3, r0
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	d001      	beq.n	8000f3c <QSPI_Write_String_Quad+0x8a>
        return HAL_ERROR;
 8000f38:	2301      	movs	r3, #1
 8000f3a:	e010      	b.n	8000f5e <QSPI_Write_String_Quad+0xac>

    if (HAL_QSPI_Transmit(hqspi, (uint8_t *)pString, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000f3c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000f40:	68b9      	ldr	r1, [r7, #8]
 8000f42:	68f8      	ldr	r0, [r7, #12]
 8000f44:	f001 f92a 	bl	800219c <HAL_QSPI_Transmit>
 8000f48:	4603      	mov	r3, r0
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d001      	beq.n	8000f52 <QSPI_Write_String_Quad+0xa0>
        return HAL_ERROR;
 8000f4e:	2301      	movs	r3, #1
 8000f50:	e005      	b.n	8000f5e <QSPI_Write_String_Quad+0xac>

    return QSPI_Wait_For_Ready_Manual(hqspi, HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 8000f52:	f241 3188 	movw	r1, #5000	@ 0x1388
 8000f56:	68f8      	ldr	r0, [r7, #12]
 8000f58:	f7ff fd2e 	bl	80009b8 <QSPI_Wait_For_Ready_Manual>
 8000f5c:	4603      	mov	r3, r0
}
 8000f5e:	4618      	mov	r0, r3
 8000f60:	3750      	adds	r7, #80	@ 0x50
 8000f62:	46bd      	mov	sp, r7
 8000f64:	bd80      	pop	{r7, pc}

08000f66 <QSPI_Read_Data_Quad>:

    return HAL_QSPI_Receive(hqspi, buffer, HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
}

HAL_StatusTypeDef QSPI_Read_Data_Quad(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Address, uint32_t Size)
{
 8000f66:	b580      	push	{r7, lr}
 8000f68:	b092      	sub	sp, #72	@ 0x48
 8000f6a:	af00      	add	r7, sp, #0
 8000f6c:	60f8      	str	r0, [r7, #12]
 8000f6e:	60b9      	str	r1, [r7, #8]
 8000f70:	607a      	str	r2, [r7, #4]
 8000f72:	603b      	str	r3, [r7, #0]
    QSPI_CommandTypeDef sCommand;

    memset(&sCommand, 0, sizeof(sCommand));
 8000f74:	f107 0310 	add.w	r3, r7, #16
 8000f78:	2238      	movs	r2, #56	@ 0x38
 8000f7a:	2100      	movs	r1, #0
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	f003 ff4d 	bl	8004e1c <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8000f82:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000f86:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.Instruction       = W25Q256JV_FAST_READ_QUAD_OUT_CMD;  // Fast Read Quad Output (1-1-4)
 8000f88:	236b      	movs	r3, #107	@ 0x6b
 8000f8a:	613b      	str	r3, [r7, #16]
    sCommand.AddressMode       = QSPI_ADDRESS_1_LINE;
 8000f8c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000f90:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.AddressSize       = QSPI_ADDRESS_32_BITS;
 8000f92:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8000f96:	61fb      	str	r3, [r7, #28]
    sCommand.Address           = Address;
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	617b      	str	r3, [r7, #20]
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.DataMode          = QSPI_DATA_4_LINES;
 8000fa0:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
 8000fa4:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.DummyCycles       = 8;     // 8 dummy cycles típicos para 0x6B
 8000fa6:	2308      	movs	r3, #8
 8000fa8:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.NbData            = Size;
 8000faa:	683b      	ldr	r3, [r7, #0]
 8000fac:	63bb      	str	r3, [r7, #56]	@ 0x38
    sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8000fae:	2300      	movs	r3, #0
 8000fb0:	647b      	str	r3, [r7, #68]	@ 0x44

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000fb2:	f107 0310 	add.w	r3, r7, #16
 8000fb6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000fba:	4619      	mov	r1, r3
 8000fbc:	68f8      	ldr	r0, [r7, #12]
 8000fbe:	f001 f88f 	bl	80020e0 <HAL_QSPI_Command>
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d001      	beq.n	8000fcc <QSPI_Read_Data_Quad+0x66>
        return HAL_ERROR;
 8000fc8:	2301      	movs	r3, #1
 8000fca:	e006      	b.n	8000fda <QSPI_Read_Data_Quad+0x74>

    return HAL_QSPI_Receive(hqspi, pData, HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 8000fcc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000fd0:	68b9      	ldr	r1, [r7, #8]
 8000fd2:	68f8      	ldr	r0, [r7, #12]
 8000fd4:	f001 f974 	bl	80022c0 <HAL_QSPI_Receive>
 8000fd8:	4603      	mov	r3, r0
}
 8000fda:	4618      	mov	r0, r3
 8000fdc:	3748      	adds	r7, #72	@ 0x48
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	bd80      	pop	{r7, pc}

08000fe2 <QSPI_Check_4Byte_Mode>:
}



HAL_StatusTypeDef QSPI_Check_4Byte_Mode(QSPI_HandleTypeDef *hqspi, uint8_t *mode)
{
 8000fe2:	b580      	push	{r7, lr}
 8000fe4:	b092      	sub	sp, #72	@ 0x48
 8000fe6:	af00      	add	r7, sp, #0
 8000fe8:	6078      	str	r0, [r7, #4]
 8000fea:	6039      	str	r1, [r7, #0]
    QSPI_CommandTypeDef sCommand;
    uint8_t status_reg3 = 0;
 8000fec:	2300      	movs	r3, #0
 8000fee:	73fb      	strb	r3, [r7, #15]

    if (QSPI_Wait_For_Ready_Manual(hqspi, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000ff0:	f241 3188 	movw	r1, #5000	@ 0x1388
 8000ff4:	6878      	ldr	r0, [r7, #4]
 8000ff6:	f7ff fcdf 	bl	80009b8 <QSPI_Wait_For_Ready_Manual>
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d001      	beq.n	8001004 <QSPI_Check_4Byte_Mode+0x22>
        return HAL_ERROR;
 8001000:	2301      	movs	r3, #1
 8001002:	e03c      	b.n	800107e <QSPI_Check_4Byte_Mode+0x9c>

    memset(&sCommand, 0, sizeof(sCommand));
 8001004:	f107 0310 	add.w	r3, r7, #16
 8001008:	2238      	movs	r2, #56	@ 0x38
 800100a:	2100      	movs	r1, #0
 800100c:	4618      	mov	r0, r3
 800100e:	f003 ff05 	bl	8004e1c <memset>

    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8001012:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001016:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.Instruction       = W25Q256JV_READ_STATUS_REG3_CMD; // READ STATUS REGISTER-3
 8001018:	2315      	movs	r3, #21
 800101a:	613b      	str	r3, [r7, #16]
    sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 800101c:	2300      	movs	r3, #0
 800101e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8001020:	2300      	movs	r3, #0
 8001022:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.DataMode          = QSPI_DATA_1_LINE;
 8001024:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001028:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.DummyCycles       = 0;
 800102a:	2300      	movs	r3, #0
 800102c:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.NbData            = 1;
 800102e:	2301      	movs	r3, #1
 8001030:	63bb      	str	r3, [r7, #56]	@ 0x38
    sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8001032:	2300      	movs	r3, #0
 8001034:	647b      	str	r3, [r7, #68]	@ 0x44

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001036:	f107 0310 	add.w	r3, r7, #16
 800103a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800103e:	4619      	mov	r1, r3
 8001040:	6878      	ldr	r0, [r7, #4]
 8001042:	f001 f84d 	bl	80020e0 <HAL_QSPI_Command>
 8001046:	4603      	mov	r3, r0
 8001048:	2b00      	cmp	r3, #0
 800104a:	d001      	beq.n	8001050 <QSPI_Check_4Byte_Mode+0x6e>
        return HAL_ERROR;
 800104c:	2301      	movs	r3, #1
 800104e:	e016      	b.n	800107e <QSPI_Check_4Byte_Mode+0x9c>

    if (HAL_QSPI_Receive(hqspi, &status_reg3, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001050:	f107 030f 	add.w	r3, r7, #15
 8001054:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001058:	4619      	mov	r1, r3
 800105a:	6878      	ldr	r0, [r7, #4]
 800105c:	f001 f930 	bl	80022c0 <HAL_QSPI_Receive>
 8001060:	4603      	mov	r3, r0
 8001062:	2b00      	cmp	r3, #0
 8001064:	d001      	beq.n	800106a <QSPI_Check_4Byte_Mode+0x88>
        return HAL_ERROR;
 8001066:	2301      	movs	r3, #1
 8001068:	e009      	b.n	800107e <QSPI_Check_4Byte_Mode+0x9c>

    if (mode != NULL)
 800106a:	683b      	ldr	r3, [r7, #0]
 800106c:	2b00      	cmp	r3, #0
 800106e:	d005      	beq.n	800107c <QSPI_Check_4Byte_Mode+0x9a>
        *mode = (status_reg3 & 0x01) ? 1 : 0;
 8001070:	7bfb      	ldrb	r3, [r7, #15]
 8001072:	f003 0301 	and.w	r3, r3, #1
 8001076:	b2da      	uxtb	r2, r3
 8001078:	683b      	ldr	r3, [r7, #0]
 800107a:	701a      	strb	r2, [r3, #0]

    return HAL_OK;
 800107c:	2300      	movs	r3, #0
}
 800107e:	4618      	mov	r0, r3
 8001080:	3748      	adds	r7, #72	@ 0x48
 8001082:	46bd      	mov	sp, r7
 8001084:	bd80      	pop	{r7, pc}

08001086 <QSPI_Enter_4Byte_Mode>:

    return HAL_OK;
}

HAL_StatusTypeDef QSPI_Enter_4Byte_Mode(QSPI_HandleTypeDef *hqspi)
{
 8001086:	b580      	push	{r7, lr}
 8001088:	b092      	sub	sp, #72	@ 0x48
 800108a:	af00      	add	r7, sp, #0
 800108c:	6078      	str	r0, [r7, #4]
    QSPI_CommandTypeDef sCommand;

    if (QSPI_Wait_For_Ready_Manual(hqspi, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800108e:	f241 3188 	movw	r1, #5000	@ 0x1388
 8001092:	6878      	ldr	r0, [r7, #4]
 8001094:	f7ff fc90 	bl	80009b8 <QSPI_Wait_For_Ready_Manual>
 8001098:	4603      	mov	r3, r0
 800109a:	2b00      	cmp	r3, #0
 800109c:	d001      	beq.n	80010a2 <QSPI_Enter_4Byte_Mode+0x1c>
        return HAL_ERROR;
 800109e:	2301      	movs	r3, #1
 80010a0:	e03d      	b.n	800111e <QSPI_Enter_4Byte_Mode+0x98>

    memset(&sCommand, 0, sizeof(sCommand));
 80010a2:	f107 0310 	add.w	r3, r7, #16
 80010a6:	2238      	movs	r2, #56	@ 0x38
 80010a8:	2100      	movs	r1, #0
 80010aa:	4618      	mov	r0, r3
 80010ac:	f003 feb6 	bl	8004e1c <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 80010b0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80010b4:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.Instruction       = W25Q256JV_ENTER_4BYTE_ADDRESS_MODE_CMD; // ENTER 4-BYTE ADDRESS MODE
 80010b6:	23b7      	movs	r3, #183	@ 0xb7
 80010b8:	613b      	str	r3, [r7, #16]
    sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 80010ba:	2300      	movs	r3, #0
 80010bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 80010be:	2300      	movs	r3, #0
 80010c0:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.DataMode          = QSPI_DATA_NONE;
 80010c2:	2300      	movs	r3, #0
 80010c4:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.DummyCycles       = 0;
 80010c6:	2300      	movs	r3, #0
 80010c8:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 80010ca:	2300      	movs	r3, #0
 80010cc:	647b      	str	r3, [r7, #68]	@ 0x44

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80010ce:	f107 0310 	add.w	r3, r7, #16
 80010d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80010d6:	4619      	mov	r1, r3
 80010d8:	6878      	ldr	r0, [r7, #4]
 80010da:	f001 f801 	bl	80020e0 <HAL_QSPI_Command>
 80010de:	4603      	mov	r3, r0
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d001      	beq.n	80010e8 <QSPI_Enter_4Byte_Mode+0x62>
        return HAL_ERROR;
 80010e4:	2301      	movs	r3, #1
 80010e6:	e01a      	b.n	800111e <QSPI_Enter_4Byte_Mode+0x98>

    if (QSPI_Wait_For_Ready_Manual(hqspi, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80010e8:	f241 3188 	movw	r1, #5000	@ 0x1388
 80010ec:	6878      	ldr	r0, [r7, #4]
 80010ee:	f7ff fc63 	bl	80009b8 <QSPI_Wait_For_Ready_Manual>
 80010f2:	4603      	mov	r3, r0
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d001      	beq.n	80010fc <QSPI_Enter_4Byte_Mode+0x76>
        return HAL_ERROR;
 80010f8:	2301      	movs	r3, #1
 80010fa:	e010      	b.n	800111e <QSPI_Enter_4Byte_Mode+0x98>

    uint8_t ads = 0;
 80010fc:	2300      	movs	r3, #0
 80010fe:	73fb      	strb	r3, [r7, #15]
    if (QSPI_Check_4Byte_Mode(hqspi, &ads) == HAL_OK && ads == 1)
 8001100:	f107 030f 	add.w	r3, r7, #15
 8001104:	4619      	mov	r1, r3
 8001106:	6878      	ldr	r0, [r7, #4]
 8001108:	f7ff ff6b 	bl	8000fe2 <QSPI_Check_4Byte_Mode>
 800110c:	4603      	mov	r3, r0
 800110e:	2b00      	cmp	r3, #0
 8001110:	d104      	bne.n	800111c <QSPI_Enter_4Byte_Mode+0x96>
 8001112:	7bfb      	ldrb	r3, [r7, #15]
 8001114:	2b01      	cmp	r3, #1
 8001116:	d101      	bne.n	800111c <QSPI_Enter_4Byte_Mode+0x96>
        return HAL_OK;
 8001118:	2300      	movs	r3, #0
 800111a:	e000      	b.n	800111e <QSPI_Enter_4Byte_Mode+0x98>

    return HAL_ERROR;
 800111c:	2301      	movs	r3, #1
}
 800111e:	4618      	mov	r0, r3
 8001120:	3748      	adds	r7, #72	@ 0x48
 8001122:	46bd      	mov	sp, r7
 8001124:	bd80      	pop	{r7, pc}

08001126 <QSPI_Write_Status_Reg1>:

    return HAL_ERROR;
}

HAL_StatusTypeDef QSPI_Write_Status_Reg1(QSPI_HandleTypeDef *hqspi, uint8_t value)
{
 8001126:	b580      	push	{r7, lr}
 8001128:	b090      	sub	sp, #64	@ 0x40
 800112a:	af00      	add	r7, sp, #0
 800112c:	6078      	str	r0, [r7, #4]
 800112e:	460b      	mov	r3, r1
 8001130:	70fb      	strb	r3, [r7, #3]
    QSPI_CommandTypeDef sCommand;

    if (QSPI_WriteEnable(hqspi) != HAL_OK)
 8001132:	6878      	ldr	r0, [r7, #4]
 8001134:	f7ff fe0a 	bl	8000d4c <QSPI_WriteEnable>
 8001138:	4603      	mov	r3, r0
 800113a:	2b00      	cmp	r3, #0
 800113c:	d001      	beq.n	8001142 <QSPI_Write_Status_Reg1+0x1c>
        return HAL_ERROR;
 800113e:	2301      	movs	r3, #1
 8001140:	e035      	b.n	80011ae <QSPI_Write_Status_Reg1+0x88>

    memset(&sCommand, 0, sizeof(sCommand));
 8001142:	f107 0308 	add.w	r3, r7, #8
 8001146:	2238      	movs	r2, #56	@ 0x38
 8001148:	2100      	movs	r1, #0
 800114a:	4618      	mov	r0, r3
 800114c:	f003 fe66 	bl	8004e1c <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8001150:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001154:	623b      	str	r3, [r7, #32]
    sCommand.Instruction       = W25Q256JV_WRITE_STATUS_REG1_CMD; // 0x01
 8001156:	2301      	movs	r3, #1
 8001158:	60bb      	str	r3, [r7, #8]
    sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 800115a:	2300      	movs	r3, #0
 800115c:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 800115e:	2300      	movs	r3, #0
 8001160:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.DataMode          = QSPI_DATA_1_LINE;
 8001162:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001166:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.NbData            = 1;
 8001168:	2301      	movs	r3, #1
 800116a:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.DummyCycles       = 0;
 800116c:	2300      	movs	r3, #0
 800116e:	61fb      	str	r3, [r7, #28]

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001170:	f107 0308 	add.w	r3, r7, #8
 8001174:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001178:	4619      	mov	r1, r3
 800117a:	6878      	ldr	r0, [r7, #4]
 800117c:	f000 ffb0 	bl	80020e0 <HAL_QSPI_Command>
 8001180:	4603      	mov	r3, r0
 8001182:	2b00      	cmp	r3, #0
 8001184:	d001      	beq.n	800118a <QSPI_Write_Status_Reg1+0x64>
        return HAL_ERROR;
 8001186:	2301      	movs	r3, #1
 8001188:	e011      	b.n	80011ae <QSPI_Write_Status_Reg1+0x88>

    if (HAL_QSPI_Transmit(hqspi, &value, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800118a:	1cfb      	adds	r3, r7, #3
 800118c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001190:	4619      	mov	r1, r3
 8001192:	6878      	ldr	r0, [r7, #4]
 8001194:	f001 f802 	bl	800219c <HAL_QSPI_Transmit>
 8001198:	4603      	mov	r3, r0
 800119a:	2b00      	cmp	r3, #0
 800119c:	d001      	beq.n	80011a2 <QSPI_Write_Status_Reg1+0x7c>
        return HAL_ERROR;
 800119e:	2301      	movs	r3, #1
 80011a0:	e005      	b.n	80011ae <QSPI_Write_Status_Reg1+0x88>

    return QSPI_Wait_For_Ready_Manual(hqspi, HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 80011a2:	f241 3188 	movw	r1, #5000	@ 0x1388
 80011a6:	6878      	ldr	r0, [r7, #4]
 80011a8:	f7ff fc06 	bl	80009b8 <QSPI_Wait_For_Ready_Manual>
 80011ac:	4603      	mov	r3, r0
}
 80011ae:	4618      	mov	r0, r3
 80011b0:	3740      	adds	r7, #64	@ 0x40
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bd80      	pop	{r7, pc}

080011b6 <QSPI_Write_Status_Reg2>:


HAL_StatusTypeDef QSPI_Write_Status_Reg2(QSPI_HandleTypeDef *hqspi, uint8_t value)
{
 80011b6:	b580      	push	{r7, lr}
 80011b8:	b090      	sub	sp, #64	@ 0x40
 80011ba:	af00      	add	r7, sp, #0
 80011bc:	6078      	str	r0, [r7, #4]
 80011be:	460b      	mov	r3, r1
 80011c0:	70fb      	strb	r3, [r7, #3]
    QSPI_CommandTypeDef sCommand;

    if (QSPI_WriteEnable(hqspi) != HAL_OK)
 80011c2:	6878      	ldr	r0, [r7, #4]
 80011c4:	f7ff fdc2 	bl	8000d4c <QSPI_WriteEnable>
 80011c8:	4603      	mov	r3, r0
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d001      	beq.n	80011d2 <QSPI_Write_Status_Reg2+0x1c>
        return HAL_ERROR;
 80011ce:	2301      	movs	r3, #1
 80011d0:	e035      	b.n	800123e <QSPI_Write_Status_Reg2+0x88>

    memset(&sCommand, 0, sizeof(sCommand));
 80011d2:	f107 0308 	add.w	r3, r7, #8
 80011d6:	2238      	movs	r2, #56	@ 0x38
 80011d8:	2100      	movs	r1, #0
 80011da:	4618      	mov	r0, r3
 80011dc:	f003 fe1e 	bl	8004e1c <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 80011e0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80011e4:	623b      	str	r3, [r7, #32]
    sCommand.Instruction       = W25Q256JV_WRITE_STATUS_REG2_CMD; // 0x31
 80011e6:	2331      	movs	r3, #49	@ 0x31
 80011e8:	60bb      	str	r3, [r7, #8]
    sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 80011ea:	2300      	movs	r3, #0
 80011ec:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 80011ee:	2300      	movs	r3, #0
 80011f0:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.DataMode          = QSPI_DATA_1_LINE;
 80011f2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80011f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.NbData            = 1;
 80011f8:	2301      	movs	r3, #1
 80011fa:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.DummyCycles       = 0;
 80011fc:	2300      	movs	r3, #0
 80011fe:	61fb      	str	r3, [r7, #28]

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001200:	f107 0308 	add.w	r3, r7, #8
 8001204:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001208:	4619      	mov	r1, r3
 800120a:	6878      	ldr	r0, [r7, #4]
 800120c:	f000 ff68 	bl	80020e0 <HAL_QSPI_Command>
 8001210:	4603      	mov	r3, r0
 8001212:	2b00      	cmp	r3, #0
 8001214:	d001      	beq.n	800121a <QSPI_Write_Status_Reg2+0x64>
        return HAL_ERROR;
 8001216:	2301      	movs	r3, #1
 8001218:	e011      	b.n	800123e <QSPI_Write_Status_Reg2+0x88>

    if (HAL_QSPI_Transmit(hqspi, &value, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800121a:	1cfb      	adds	r3, r7, #3
 800121c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001220:	4619      	mov	r1, r3
 8001222:	6878      	ldr	r0, [r7, #4]
 8001224:	f000 ffba 	bl	800219c <HAL_QSPI_Transmit>
 8001228:	4603      	mov	r3, r0
 800122a:	2b00      	cmp	r3, #0
 800122c:	d001      	beq.n	8001232 <QSPI_Write_Status_Reg2+0x7c>
        return HAL_ERROR;
 800122e:	2301      	movs	r3, #1
 8001230:	e005      	b.n	800123e <QSPI_Write_Status_Reg2+0x88>

    return QSPI_Wait_For_Ready_Manual(hqspi, HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 8001232:	f241 3188 	movw	r1, #5000	@ 0x1388
 8001236:	6878      	ldr	r0, [r7, #4]
 8001238:	f7ff fbbe 	bl	80009b8 <QSPI_Wait_For_Ready_Manual>
 800123c:	4603      	mov	r3, r0
}
 800123e:	4618      	mov	r0, r3
 8001240:	3740      	adds	r7, #64	@ 0x40
 8001242:	46bd      	mov	sp, r7
 8001244:	bd80      	pop	{r7, pc}

08001246 <QSPI_Clear_CMP>:

HAL_StatusTypeDef QSPI_Clear_CMP(QSPI_HandleTypeDef *hqspi)
{
 8001246:	b580      	push	{r7, lr}
 8001248:	b092      	sub	sp, #72	@ 0x48
 800124a:	af00      	add	r7, sp, #0
 800124c:	6078      	str	r0, [r7, #4]
    QSPI_CommandTypeDef sCommand;
    uint8_t data[2];

    // SR1 = 0x00 → sin BP, sin TB
    // SR2 = 0x02 → QE=1, CMP=0
    data[0] = 0x00;
 800124e:	2300      	movs	r3, #0
 8001250:	733b      	strb	r3, [r7, #12]
    data[1] = 0x02;
 8001252:	2302      	movs	r3, #2
 8001254:	737b      	strb	r3, [r7, #13]

    if (QSPI_WriteEnable(hqspi) != HAL_OK)
 8001256:	6878      	ldr	r0, [r7, #4]
 8001258:	f7ff fd78 	bl	8000d4c <QSPI_WriteEnable>
 800125c:	4603      	mov	r3, r0
 800125e:	2b00      	cmp	r3, #0
 8001260:	d001      	beq.n	8001266 <QSPI_Clear_CMP+0x20>
        return HAL_ERROR;
 8001262:	2301      	movs	r3, #1
 8001264:	e032      	b.n	80012cc <QSPI_Clear_CMP+0x86>

    memset(&sCommand, 0, sizeof(sCommand));
 8001266:	f107 0310 	add.w	r3, r7, #16
 800126a:	2238      	movs	r2, #56	@ 0x38
 800126c:	2100      	movs	r1, #0
 800126e:	4618      	mov	r0, r3
 8001270:	f003 fdd4 	bl	8004e1c <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8001274:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001278:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.Instruction       = W25Q256JV_WRITE_STATUS_REG1_CMD; // Write SR1+SR2 juntos
 800127a:	2301      	movs	r3, #1
 800127c:	613b      	str	r3, [r7, #16]
    sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 800127e:	2300      	movs	r3, #0
 8001280:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.DataMode          = QSPI_DATA_1_LINE;
 8001282:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001286:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.NbData            = 2;
 8001288:	2302      	movs	r3, #2
 800128a:	63bb      	str	r3, [r7, #56]	@ 0x38

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800128c:	f107 0310 	add.w	r3, r7, #16
 8001290:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001294:	4619      	mov	r1, r3
 8001296:	6878      	ldr	r0, [r7, #4]
 8001298:	f000 ff22 	bl	80020e0 <HAL_QSPI_Command>
 800129c:	4603      	mov	r3, r0
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d001      	beq.n	80012a6 <QSPI_Clear_CMP+0x60>
        return HAL_ERROR;
 80012a2:	2301      	movs	r3, #1
 80012a4:	e012      	b.n	80012cc <QSPI_Clear_CMP+0x86>

    if (HAL_QSPI_Transmit(hqspi, data, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80012a6:	f107 030c 	add.w	r3, r7, #12
 80012aa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80012ae:	4619      	mov	r1, r3
 80012b0:	6878      	ldr	r0, [r7, #4]
 80012b2:	f000 ff73 	bl	800219c <HAL_QSPI_Transmit>
 80012b6:	4603      	mov	r3, r0
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d001      	beq.n	80012c0 <QSPI_Clear_CMP+0x7a>
        return HAL_ERROR;
 80012bc:	2301      	movs	r3, #1
 80012be:	e005      	b.n	80012cc <QSPI_Clear_CMP+0x86>

    return QSPI_Wait_For_Ready_Manual(hqspi, HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 80012c0:	f241 3188 	movw	r1, #5000	@ 0x1388
 80012c4:	6878      	ldr	r0, [r7, #4]
 80012c6:	f7ff fb77 	bl	80009b8 <QSPI_Wait_For_Ready_Manual>
 80012ca:	4603      	mov	r3, r0
}
 80012cc:	4618      	mov	r0, r3
 80012ce:	3748      	adds	r7, #72	@ 0x48
 80012d0:	46bd      	mov	sp, r7
 80012d2:	bd80      	pop	{r7, pc}

080012d4 <QSPI_Set_Status_Config>:

HAL_StatusTypeDef QSPI_Set_Status_Config(QSPI_HandleTypeDef *hqspi)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b084      	sub	sp, #16
 80012d8:	af00      	add	r7, sp, #0
 80012da:	6078      	str	r0, [r7, #4]
	uint8_t status = 0;
 80012dc:	2300      	movs	r3, #0
 80012de:	73fb      	strb	r3, [r7, #15]

	status = QSPI_Software_Reset(hqspi);
 80012e0:	6878      	ldr	r0, [r7, #4]
 80012e2:	f7ff fced 	bl	8000cc0 <QSPI_Software_Reset>
 80012e6:	4603      	mov	r3, r0
 80012e8:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK) return status;
 80012ea:	7bfb      	ldrb	r3, [r7, #15]
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d001      	beq.n	80012f4 <QSPI_Set_Status_Config+0x20>
 80012f0:	7bfb      	ldrb	r3, [r7, #15]
 80012f2:	e019      	b.n	8001328 <QSPI_Set_Status_Config+0x54>
	status = QSPI_Enter_4Byte_Mode(hqspi);
 80012f4:	6878      	ldr	r0, [r7, #4]
 80012f6:	f7ff fec6 	bl	8001086 <QSPI_Enter_4Byte_Mode>
 80012fa:	4603      	mov	r3, r0
 80012fc:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK) return status;
 80012fe:	7bfb      	ldrb	r3, [r7, #15]
 8001300:	2b00      	cmp	r3, #0
 8001302:	d001      	beq.n	8001308 <QSPI_Set_Status_Config+0x34>
 8001304:	7bfb      	ldrb	r3, [r7, #15]
 8001306:	e00f      	b.n	8001328 <QSPI_Set_Status_Config+0x54>
	status = QSPI_Enable_Quad_Mode(hqspi);
 8001308:	6878      	ldr	r0, [r7, #4]
 800130a:	f7ff fc4f 	bl	8000bac <QSPI_Enable_Quad_Mode>
 800130e:	4603      	mov	r3, r0
 8001310:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK) return status;
 8001312:	7bfb      	ldrb	r3, [r7, #15]
 8001314:	2b00      	cmp	r3, #0
 8001316:	d001      	beq.n	800131c <QSPI_Set_Status_Config+0x48>
 8001318:	7bfb      	ldrb	r3, [r7, #15]
 800131a:	e005      	b.n	8001328 <QSPI_Set_Status_Config+0x54>
	status = QSPI_Clear_CMP(hqspi);
 800131c:	6878      	ldr	r0, [r7, #4]
 800131e:	f7ff ff92 	bl	8001246 <QSPI_Clear_CMP>
 8001322:	4603      	mov	r3, r0
 8001324:	73fb      	strb	r3, [r7, #15]

	return status;
 8001326:	7bfb      	ldrb	r3, [r7, #15]
}
 8001328:	4618      	mov	r0, r3
 800132a:	3710      	adds	r7, #16
 800132c:	46bd      	mov	sp, r7
 800132e:	bd80      	pop	{r7, pc}

08001330 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001330:	b480      	push	{r7}
 8001332:	b083      	sub	sp, #12
 8001334:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001336:	4b0a      	ldr	r3, [pc, #40]	@ (8001360 <HAL_MspInit+0x30>)
 8001338:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800133c:	4a08      	ldr	r2, [pc, #32]	@ (8001360 <HAL_MspInit+0x30>)
 800133e:	f043 0302 	orr.w	r3, r3, #2
 8001342:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001346:	4b06      	ldr	r3, [pc, #24]	@ (8001360 <HAL_MspInit+0x30>)
 8001348:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800134c:	f003 0302 	and.w	r3, r3, #2
 8001350:	607b      	str	r3, [r7, #4]
 8001352:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001354:	bf00      	nop
 8001356:	370c      	adds	r7, #12
 8001358:	46bd      	mov	sp, r7
 800135a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800135e:	4770      	bx	lr
 8001360:	58024400 	.word	0x58024400

08001364 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 8001368:	f002 f9be 	bl	80036e8 <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800136c:	bf00      	nop
 800136e:	e7fd      	b.n	800136c <NMI_Handler+0x8>

08001370 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001370:	b480      	push	{r7}
 8001372:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001374:	bf00      	nop
 8001376:	e7fd      	b.n	8001374 <HardFault_Handler+0x4>

08001378 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001378:	b480      	push	{r7}
 800137a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800137c:	bf00      	nop
 800137e:	e7fd      	b.n	800137c <MemManage_Handler+0x4>

08001380 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001380:	b480      	push	{r7}
 8001382:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001384:	bf00      	nop
 8001386:	e7fd      	b.n	8001384 <BusFault_Handler+0x4>

08001388 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001388:	b480      	push	{r7}
 800138a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800138c:	bf00      	nop
 800138e:	e7fd      	b.n	800138c <UsageFault_Handler+0x4>

08001390 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001390:	b480      	push	{r7}
 8001392:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001394:	bf00      	nop
 8001396:	46bd      	mov	sp, r7
 8001398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139c:	4770      	bx	lr

0800139e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800139e:	b480      	push	{r7}
 80013a0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80013a2:	bf00      	nop
 80013a4:	46bd      	mov	sp, r7
 80013a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013aa:	4770      	bx	lr

080013ac <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80013ac:	b480      	push	{r7}
 80013ae:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80013b0:	bf00      	nop
 80013b2:	46bd      	mov	sp, r7
 80013b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b8:	4770      	bx	lr

080013ba <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80013ba:	b580      	push	{r7, lr}
 80013bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80013be:	f000 fa3b 	bl	8001838 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80013c2:	bf00      	nop
 80013c4:	bd80      	pop	{r7, pc}

080013c6 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80013c6:	b580      	push	{r7, lr}
 80013c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 80013ca:	2000      	movs	r0, #0
 80013cc:	f000 f9b0 	bl	8001730 <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80013d0:	bf00      	nop
 80013d2:	bd80      	pop	{r7, pc}

080013d4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80013d4:	b480      	push	{r7}
 80013d6:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80013d8:	4b43      	ldr	r3, [pc, #268]	@ (80014e8 <SystemInit+0x114>)
 80013da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80013de:	4a42      	ldr	r2, [pc, #264]	@ (80014e8 <SystemInit+0x114>)
 80013e0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80013e4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80013e8:	4b40      	ldr	r3, [pc, #256]	@ (80014ec <SystemInit+0x118>)
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	f003 030f 	and.w	r3, r3, #15
 80013f0:	2b06      	cmp	r3, #6
 80013f2:	d807      	bhi.n	8001404 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80013f4:	4b3d      	ldr	r3, [pc, #244]	@ (80014ec <SystemInit+0x118>)
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	f023 030f 	bic.w	r3, r3, #15
 80013fc:	4a3b      	ldr	r2, [pc, #236]	@ (80014ec <SystemInit+0x118>)
 80013fe:	f043 0307 	orr.w	r3, r3, #7
 8001402:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001404:	4b3a      	ldr	r3, [pc, #232]	@ (80014f0 <SystemInit+0x11c>)
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	4a39      	ldr	r2, [pc, #228]	@ (80014f0 <SystemInit+0x11c>)
 800140a:	f043 0301 	orr.w	r3, r3, #1
 800140e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001410:	4b37      	ldr	r3, [pc, #220]	@ (80014f0 <SystemInit+0x11c>)
 8001412:	2200      	movs	r2, #0
 8001414:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8001416:	4b36      	ldr	r3, [pc, #216]	@ (80014f0 <SystemInit+0x11c>)
 8001418:	681a      	ldr	r2, [r3, #0]
 800141a:	4935      	ldr	r1, [pc, #212]	@ (80014f0 <SystemInit+0x11c>)
 800141c:	4b35      	ldr	r3, [pc, #212]	@ (80014f4 <SystemInit+0x120>)
 800141e:	4013      	ands	r3, r2
 8001420:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001422:	4b32      	ldr	r3, [pc, #200]	@ (80014ec <SystemInit+0x118>)
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	f003 0308 	and.w	r3, r3, #8
 800142a:	2b00      	cmp	r3, #0
 800142c:	d007      	beq.n	800143e <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800142e:	4b2f      	ldr	r3, [pc, #188]	@ (80014ec <SystemInit+0x118>)
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	f023 030f 	bic.w	r3, r3, #15
 8001436:	4a2d      	ldr	r2, [pc, #180]	@ (80014ec <SystemInit+0x118>)
 8001438:	f043 0307 	orr.w	r3, r3, #7
 800143c:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800143e:	4b2c      	ldr	r3, [pc, #176]	@ (80014f0 <SystemInit+0x11c>)
 8001440:	2200      	movs	r2, #0
 8001442:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001444:	4b2a      	ldr	r3, [pc, #168]	@ (80014f0 <SystemInit+0x11c>)
 8001446:	2200      	movs	r2, #0
 8001448:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800144a:	4b29      	ldr	r3, [pc, #164]	@ (80014f0 <SystemInit+0x11c>)
 800144c:	2200      	movs	r2, #0
 800144e:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001450:	4b27      	ldr	r3, [pc, #156]	@ (80014f0 <SystemInit+0x11c>)
 8001452:	4a29      	ldr	r2, [pc, #164]	@ (80014f8 <SystemInit+0x124>)
 8001454:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8001456:	4b26      	ldr	r3, [pc, #152]	@ (80014f0 <SystemInit+0x11c>)
 8001458:	4a28      	ldr	r2, [pc, #160]	@ (80014fc <SystemInit+0x128>)
 800145a:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 800145c:	4b24      	ldr	r3, [pc, #144]	@ (80014f0 <SystemInit+0x11c>)
 800145e:	4a28      	ldr	r2, [pc, #160]	@ (8001500 <SystemInit+0x12c>)
 8001460:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8001462:	4b23      	ldr	r3, [pc, #140]	@ (80014f0 <SystemInit+0x11c>)
 8001464:	2200      	movs	r2, #0
 8001466:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001468:	4b21      	ldr	r3, [pc, #132]	@ (80014f0 <SystemInit+0x11c>)
 800146a:	4a25      	ldr	r2, [pc, #148]	@ (8001500 <SystemInit+0x12c>)
 800146c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800146e:	4b20      	ldr	r3, [pc, #128]	@ (80014f0 <SystemInit+0x11c>)
 8001470:	2200      	movs	r2, #0
 8001472:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001474:	4b1e      	ldr	r3, [pc, #120]	@ (80014f0 <SystemInit+0x11c>)
 8001476:	4a22      	ldr	r2, [pc, #136]	@ (8001500 <SystemInit+0x12c>)
 8001478:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800147a:	4b1d      	ldr	r3, [pc, #116]	@ (80014f0 <SystemInit+0x11c>)
 800147c:	2200      	movs	r2, #0
 800147e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001480:	4b1b      	ldr	r3, [pc, #108]	@ (80014f0 <SystemInit+0x11c>)
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	4a1a      	ldr	r2, [pc, #104]	@ (80014f0 <SystemInit+0x11c>)
 8001486:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800148a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800148c:	4b18      	ldr	r3, [pc, #96]	@ (80014f0 <SystemInit+0x11c>)
 800148e:	2200      	movs	r2, #0
 8001490:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8001492:	4b1c      	ldr	r3, [pc, #112]	@ (8001504 <SystemInit+0x130>)
 8001494:	681a      	ldr	r2, [r3, #0]
 8001496:	4b1c      	ldr	r3, [pc, #112]	@ (8001508 <SystemInit+0x134>)
 8001498:	4013      	ands	r3, r2
 800149a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800149e:	d202      	bcs.n	80014a6 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80014a0:	4b1a      	ldr	r3, [pc, #104]	@ (800150c <SystemInit+0x138>)
 80014a2:	2201      	movs	r2, #1
 80014a4:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 80014a6:	4b12      	ldr	r3, [pc, #72]	@ (80014f0 <SystemInit+0x11c>)
 80014a8:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80014ac:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d113      	bne.n	80014dc <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80014b4:	4b0e      	ldr	r3, [pc, #56]	@ (80014f0 <SystemInit+0x11c>)
 80014b6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80014ba:	4a0d      	ldr	r2, [pc, #52]	@ (80014f0 <SystemInit+0x11c>)
 80014bc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80014c0:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80014c4:	4b12      	ldr	r3, [pc, #72]	@ (8001510 <SystemInit+0x13c>)
 80014c6:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80014ca:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80014cc:	4b08      	ldr	r3, [pc, #32]	@ (80014f0 <SystemInit+0x11c>)
 80014ce:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80014d2:	4a07      	ldr	r2, [pc, #28]	@ (80014f0 <SystemInit+0x11c>)
 80014d4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80014d8:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80014dc:	bf00      	nop
 80014de:	46bd      	mov	sp, r7
 80014e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e4:	4770      	bx	lr
 80014e6:	bf00      	nop
 80014e8:	e000ed00 	.word	0xe000ed00
 80014ec:	52002000 	.word	0x52002000
 80014f0:	58024400 	.word	0x58024400
 80014f4:	eaf6ed7f 	.word	0xeaf6ed7f
 80014f8:	02020200 	.word	0x02020200
 80014fc:	01ff0000 	.word	0x01ff0000
 8001500:	01010280 	.word	0x01010280
 8001504:	5c001000 	.word	0x5c001000
 8001508:	ffff0000 	.word	0xffff0000
 800150c:	51008108 	.word	0x51008108
 8001510:	52004000 	.word	0x52004000

08001514 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8001514:	b480      	push	{r7}
 8001516:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8001518:	4b09      	ldr	r3, [pc, #36]	@ (8001540 <ExitRun0Mode+0x2c>)
 800151a:	68db      	ldr	r3, [r3, #12]
 800151c:	4a08      	ldr	r2, [pc, #32]	@ (8001540 <ExitRun0Mode+0x2c>)
 800151e:	f043 0302 	orr.w	r3, r3, #2
 8001522:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8001524:	bf00      	nop
 8001526:	4b06      	ldr	r3, [pc, #24]	@ (8001540 <ExitRun0Mode+0x2c>)
 8001528:	685b      	ldr	r3, [r3, #4]
 800152a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800152e:	2b00      	cmp	r3, #0
 8001530:	d0f9      	beq.n	8001526 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8001532:	bf00      	nop
 8001534:	bf00      	nop
 8001536:	46bd      	mov	sp, r7
 8001538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153c:	4770      	bx	lr
 800153e:	bf00      	nop
 8001540:	58024800 	.word	0x58024800

08001544 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001544:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8001580 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8001548:	f7ff ffe4 	bl	8001514 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 800154c:	f7ff ff42 	bl	80013d4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001550:	480c      	ldr	r0, [pc, #48]	@ (8001584 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001552:	490d      	ldr	r1, [pc, #52]	@ (8001588 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001554:	4a0d      	ldr	r2, [pc, #52]	@ (800158c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001556:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001558:	e002      	b.n	8001560 <LoopCopyDataInit>

0800155a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800155a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800155c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800155e:	3304      	adds	r3, #4

08001560 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001560:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001562:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001564:	d3f9      	bcc.n	800155a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001566:	4a0a      	ldr	r2, [pc, #40]	@ (8001590 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001568:	4c0a      	ldr	r4, [pc, #40]	@ (8001594 <LoopFillZerobss+0x22>)
  movs r3, #0
 800156a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800156c:	e001      	b.n	8001572 <LoopFillZerobss>

0800156e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800156e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001570:	3204      	adds	r2, #4

08001572 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001572:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001574:	d3fb      	bcc.n	800156e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001576:	f003 fc59 	bl	8004e2c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800157a:	f7fe ff1b 	bl	80003b4 <main>
  bx  lr
 800157e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001580:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001584:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001588:	2400001c 	.word	0x2400001c
  ldr r2, =_sidata
 800158c:	08004ecc 	.word	0x08004ecc
  ldr r2, =_sbss
 8001590:	2400001c 	.word	0x2400001c
  ldr r4, =_ebss
 8001594:	24000090 	.word	0x24000090

08001598 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001598:	e7fe      	b.n	8001598 <ADC3_IRQHandler>
	...

0800159c <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b08c      	sub	sp, #48	@ 0x30
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	4603      	mov	r3, r0
 80015a4:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 80015a6:	2300      	movs	r3, #0
 80015a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitTypeDef  gpio_init_structure;

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 80015aa:	79fb      	ldrb	r3, [r7, #7]
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d009      	beq.n	80015c4 <BSP_LED_Init+0x28>
 80015b0:	79fb      	ldrb	r3, [r7, #7]
 80015b2:	2b01      	cmp	r3, #1
 80015b4:	d006      	beq.n	80015c4 <BSP_LED_Init+0x28>
 80015b6:	79fb      	ldrb	r3, [r7, #7]
 80015b8:	2b02      	cmp	r3, #2
 80015ba:	d003      	beq.n	80015c4 <BSP_LED_Init+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80015bc:	f06f 0301 	mvn.w	r3, #1
 80015c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80015c2:	e055      	b.n	8001670 <BSP_LED_Init+0xd4>
  }
  else
  {
    /* Enable the GPIO LED Clock */
    if(Led == LED1)
 80015c4:	79fb      	ldrb	r3, [r7, #7]
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d10f      	bne.n	80015ea <BSP_LED_Init+0x4e>
    {
      LED1_GPIO_CLK_ENABLE();
 80015ca:	4b2c      	ldr	r3, [pc, #176]	@ (800167c <BSP_LED_Init+0xe0>)
 80015cc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80015d0:	4a2a      	ldr	r2, [pc, #168]	@ (800167c <BSP_LED_Init+0xe0>)
 80015d2:	f043 0302 	orr.w	r3, r3, #2
 80015d6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80015da:	4b28      	ldr	r3, [pc, #160]	@ (800167c <BSP_LED_Init+0xe0>)
 80015dc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80015e0:	f003 0302 	and.w	r3, r3, #2
 80015e4:	617b      	str	r3, [r7, #20]
 80015e6:	697b      	ldr	r3, [r7, #20]
 80015e8:	e021      	b.n	800162e <BSP_LED_Init+0x92>
    }
    else if(Led == LED2)
 80015ea:	79fb      	ldrb	r3, [r7, #7]
 80015ec:	2b01      	cmp	r3, #1
 80015ee:	d10f      	bne.n	8001610 <BSP_LED_Init+0x74>
    {
      LED2_GPIO_CLK_ENABLE();
 80015f0:	4b22      	ldr	r3, [pc, #136]	@ (800167c <BSP_LED_Init+0xe0>)
 80015f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80015f6:	4a21      	ldr	r2, [pc, #132]	@ (800167c <BSP_LED_Init+0xe0>)
 80015f8:	f043 0310 	orr.w	r3, r3, #16
 80015fc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001600:	4b1e      	ldr	r3, [pc, #120]	@ (800167c <BSP_LED_Init+0xe0>)
 8001602:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001606:	f003 0310 	and.w	r3, r3, #16
 800160a:	613b      	str	r3, [r7, #16]
 800160c:	693b      	ldr	r3, [r7, #16]
 800160e:	e00e      	b.n	800162e <BSP_LED_Init+0x92>
    }
    else
    {
      LED3_GPIO_CLK_ENABLE();
 8001610:	4b1a      	ldr	r3, [pc, #104]	@ (800167c <BSP_LED_Init+0xe0>)
 8001612:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001616:	4a19      	ldr	r2, [pc, #100]	@ (800167c <BSP_LED_Init+0xe0>)
 8001618:	f043 0302 	orr.w	r3, r3, #2
 800161c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001620:	4b16      	ldr	r3, [pc, #88]	@ (800167c <BSP_LED_Init+0xe0>)
 8001622:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001626:	f003 0302 	and.w	r3, r3, #2
 800162a:	60fb      	str	r3, [r7, #12]
 800162c:	68fb      	ldr	r3, [r7, #12]
    }
    /* Configure the GPIO_LED pin */
    gpio_init_structure.Pin   = LED_PIN[Led];
 800162e:	79fb      	ldrb	r3, [r7, #7]
 8001630:	4a13      	ldr	r2, [pc, #76]	@ (8001680 <BSP_LED_Init+0xe4>)
 8001632:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001636:	61bb      	str	r3, [r7, #24]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8001638:	2301      	movs	r3, #1
 800163a:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 800163c:	2300      	movs	r3, #0
 800163e:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001640:	2303      	movs	r3, #3
 8001642:	627b      	str	r3, [r7, #36]	@ 0x24

    HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 8001644:	79fb      	ldrb	r3, [r7, #7]
 8001646:	4a0f      	ldr	r2, [pc, #60]	@ (8001684 <BSP_LED_Init+0xe8>)
 8001648:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800164c:	f107 0218 	add.w	r2, r7, #24
 8001650:	4611      	mov	r1, r2
 8001652:	4618      	mov	r0, r3
 8001654:	f000 facc 	bl	8001bf0 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 8001658:	79fb      	ldrb	r3, [r7, #7]
 800165a:	4a0a      	ldr	r2, [pc, #40]	@ (8001684 <BSP_LED_Init+0xe8>)
 800165c:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001660:	79fb      	ldrb	r3, [r7, #7]
 8001662:	4a07      	ldr	r2, [pc, #28]	@ (8001680 <BSP_LED_Init+0xe4>)
 8001664:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001668:	2200      	movs	r2, #0
 800166a:	4619      	mov	r1, r3
 800166c:	f000 fc70 	bl	8001f50 <HAL_GPIO_WritePin>
  }

  return ret;
 8001670:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8001672:	4618      	mov	r0, r3
 8001674:	3730      	adds	r7, #48	@ 0x30
 8001676:	46bd      	mov	sp, r7
 8001678:	bd80      	pop	{r7, pc}
 800167a:	bf00      	nop
 800167c:	58024400 	.word	0x58024400
 8001680:	08004eb4 	.word	0x08004eb4
 8001684:	24000008 	.word	0x24000008

08001688 <BSP_LED_On>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_On(Led_TypeDef Led)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b084      	sub	sp, #16
 800168c:	af00      	add	r7, sp, #0
 800168e:	4603      	mov	r3, r0
 8001690:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8001692:	2300      	movs	r3, #0
 8001694:	60fb      	str	r3, [r7, #12]

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 8001696:	79fb      	ldrb	r3, [r7, #7]
 8001698:	2b00      	cmp	r3, #0
 800169a:	d009      	beq.n	80016b0 <BSP_LED_On+0x28>
 800169c:	79fb      	ldrb	r3, [r7, #7]
 800169e:	2b01      	cmp	r3, #1
 80016a0:	d006      	beq.n	80016b0 <BSP_LED_On+0x28>
 80016a2:	79fb      	ldrb	r3, [r7, #7]
 80016a4:	2b02      	cmp	r3, #2
 80016a6:	d003      	beq.n	80016b0 <BSP_LED_On+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80016a8:	f06f 0301 	mvn.w	r3, #1
 80016ac:	60fb      	str	r3, [r7, #12]
 80016ae:	e00b      	b.n	80016c8 <BSP_LED_On+0x40>
  }
  else
  {
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_SET);
 80016b0:	79fb      	ldrb	r3, [r7, #7]
 80016b2:	4a08      	ldr	r2, [pc, #32]	@ (80016d4 <BSP_LED_On+0x4c>)
 80016b4:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80016b8:	79fb      	ldrb	r3, [r7, #7]
 80016ba:	4a07      	ldr	r2, [pc, #28]	@ (80016d8 <BSP_LED_On+0x50>)
 80016bc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80016c0:	2201      	movs	r2, #1
 80016c2:	4619      	mov	r1, r3
 80016c4:	f000 fc44 	bl	8001f50 <HAL_GPIO_WritePin>
  }

  return ret;
 80016c8:	68fb      	ldr	r3, [r7, #12]
}
 80016ca:	4618      	mov	r0, r3
 80016cc:	3710      	adds	r7, #16
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bd80      	pop	{r7, pc}
 80016d2:	bf00      	nop
 80016d4:	24000008 	.word	0x24000008
 80016d8:	08004eb4 	.word	0x08004eb4

080016dc <BSP_LED_Off>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Off(Led_TypeDef Led)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	b084      	sub	sp, #16
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	4603      	mov	r3, r0
 80016e4:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 80016e6:	2300      	movs	r3, #0
 80016e8:	60fb      	str	r3, [r7, #12]

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 80016ea:	79fb      	ldrb	r3, [r7, #7]
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d009      	beq.n	8001704 <BSP_LED_Off+0x28>
 80016f0:	79fb      	ldrb	r3, [r7, #7]
 80016f2:	2b01      	cmp	r3, #1
 80016f4:	d006      	beq.n	8001704 <BSP_LED_Off+0x28>
 80016f6:	79fb      	ldrb	r3, [r7, #7]
 80016f8:	2b02      	cmp	r3, #2
 80016fa:	d003      	beq.n	8001704 <BSP_LED_Off+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80016fc:	f06f 0301 	mvn.w	r3, #1
 8001700:	60fb      	str	r3, [r7, #12]
 8001702:	e00b      	b.n	800171c <BSP_LED_Off+0x40>
  }
  else
  {
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 8001704:	79fb      	ldrb	r3, [r7, #7]
 8001706:	4a08      	ldr	r2, [pc, #32]	@ (8001728 <BSP_LED_Off+0x4c>)
 8001708:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800170c:	79fb      	ldrb	r3, [r7, #7]
 800170e:	4a07      	ldr	r2, [pc, #28]	@ (800172c <BSP_LED_Off+0x50>)
 8001710:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001714:	2200      	movs	r2, #0
 8001716:	4619      	mov	r1, r3
 8001718:	f000 fc1a 	bl	8001f50 <HAL_GPIO_WritePin>
  }

  return ret;
 800171c:	68fb      	ldr	r3, [r7, #12]
}
 800171e:	4618      	mov	r0, r3
 8001720:	3710      	adds	r7, #16
 8001722:	46bd      	mov	sp, r7
 8001724:	bd80      	pop	{r7, pc}
 8001726:	bf00      	nop
 8001728:	24000008 	.word	0x24000008
 800172c:	08004eb4 	.word	0x08004eb4

08001730 <BSP_PB_IRQHandler>:
  * @brief  BSP Button IRQ handler
  * @param  Button Can only be BUTTON_USER
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	b082      	sub	sp, #8
 8001734:	af00      	add	r7, sp, #0
 8001736:	4603      	mov	r3, r0
 8001738:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 800173a:	79fb      	ldrb	r3, [r7, #7]
 800173c:	00db      	lsls	r3, r3, #3
 800173e:	4a04      	ldr	r2, [pc, #16]	@ (8001750 <BSP_PB_IRQHandler+0x20>)
 8001740:	4413      	add	r3, r2
 8001742:	4618      	mov	r0, r3
 8001744:	f000 fa24 	bl	8001b90 <HAL_EXTI_IRQHandler>
}
 8001748:	bf00      	nop
 800174a:	3708      	adds	r7, #8
 800174c:	46bd      	mov	sp, r7
 800174e:	bd80      	pop	{r7, pc}
 8001750:	24000084 	.word	0x24000084

08001754 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	b082      	sub	sp, #8
 8001758:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800175a:	2003      	movs	r0, #3
 800175c:	f000 f96e 	bl	8001a3c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001760:	f001 fe48 	bl	80033f4 <HAL_RCC_GetSysClockFreq>
 8001764:	4602      	mov	r2, r0
 8001766:	4b15      	ldr	r3, [pc, #84]	@ (80017bc <HAL_Init+0x68>)
 8001768:	699b      	ldr	r3, [r3, #24]
 800176a:	0a1b      	lsrs	r3, r3, #8
 800176c:	f003 030f 	and.w	r3, r3, #15
 8001770:	4913      	ldr	r1, [pc, #76]	@ (80017c0 <HAL_Init+0x6c>)
 8001772:	5ccb      	ldrb	r3, [r1, r3]
 8001774:	f003 031f 	and.w	r3, r3, #31
 8001778:	fa22 f303 	lsr.w	r3, r2, r3
 800177c:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800177e:	4b0f      	ldr	r3, [pc, #60]	@ (80017bc <HAL_Init+0x68>)
 8001780:	699b      	ldr	r3, [r3, #24]
 8001782:	f003 030f 	and.w	r3, r3, #15
 8001786:	4a0e      	ldr	r2, [pc, #56]	@ (80017c0 <HAL_Init+0x6c>)
 8001788:	5cd3      	ldrb	r3, [r2, r3]
 800178a:	f003 031f 	and.w	r3, r3, #31
 800178e:	687a      	ldr	r2, [r7, #4]
 8001790:	fa22 f303 	lsr.w	r3, r2, r3
 8001794:	4a0b      	ldr	r2, [pc, #44]	@ (80017c4 <HAL_Init+0x70>)
 8001796:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001798:	4a0b      	ldr	r2, [pc, #44]	@ (80017c8 <HAL_Init+0x74>)
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800179e:	2000      	movs	r0, #0
 80017a0:	f000 f814 	bl	80017cc <HAL_InitTick>
 80017a4:	4603      	mov	r3, r0
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d001      	beq.n	80017ae <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80017aa:	2301      	movs	r3, #1
 80017ac:	e002      	b.n	80017b4 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80017ae:	f7ff fdbf 	bl	8001330 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80017b2:	2300      	movs	r3, #0
}
 80017b4:	4618      	mov	r0, r3
 80017b6:	3708      	adds	r7, #8
 80017b8:	46bd      	mov	sp, r7
 80017ba:	bd80      	pop	{r7, pc}
 80017bc:	58024400 	.word	0x58024400
 80017c0:	08004ea4 	.word	0x08004ea4
 80017c4:	24000004 	.word	0x24000004
 80017c8:	24000000 	.word	0x24000000

080017cc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b082      	sub	sp, #8
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80017d4:	4b15      	ldr	r3, [pc, #84]	@ (800182c <HAL_InitTick+0x60>)
 80017d6:	781b      	ldrb	r3, [r3, #0]
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d101      	bne.n	80017e0 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80017dc:	2301      	movs	r3, #1
 80017de:	e021      	b.n	8001824 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80017e0:	4b13      	ldr	r3, [pc, #76]	@ (8001830 <HAL_InitTick+0x64>)
 80017e2:	681a      	ldr	r2, [r3, #0]
 80017e4:	4b11      	ldr	r3, [pc, #68]	@ (800182c <HAL_InitTick+0x60>)
 80017e6:	781b      	ldrb	r3, [r3, #0]
 80017e8:	4619      	mov	r1, r3
 80017ea:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80017ee:	fbb3 f3f1 	udiv	r3, r3, r1
 80017f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80017f6:	4618      	mov	r0, r3
 80017f8:	f000 f945 	bl	8001a86 <HAL_SYSTICK_Config>
 80017fc:	4603      	mov	r3, r0
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d001      	beq.n	8001806 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001802:	2301      	movs	r3, #1
 8001804:	e00e      	b.n	8001824 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	2b0f      	cmp	r3, #15
 800180a:	d80a      	bhi.n	8001822 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800180c:	2200      	movs	r2, #0
 800180e:	6879      	ldr	r1, [r7, #4]
 8001810:	f04f 30ff 	mov.w	r0, #4294967295
 8001814:	f000 f91d 	bl	8001a52 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001818:	4a06      	ldr	r2, [pc, #24]	@ (8001834 <HAL_InitTick+0x68>)
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800181e:	2300      	movs	r3, #0
 8001820:	e000      	b.n	8001824 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001822:	2301      	movs	r3, #1
}
 8001824:	4618      	mov	r0, r3
 8001826:	3708      	adds	r7, #8
 8001828:	46bd      	mov	sp, r7
 800182a:	bd80      	pop	{r7, pc}
 800182c:	24000018 	.word	0x24000018
 8001830:	24000000 	.word	0x24000000
 8001834:	24000014 	.word	0x24000014

08001838 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001838:	b480      	push	{r7}
 800183a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800183c:	4b06      	ldr	r3, [pc, #24]	@ (8001858 <HAL_IncTick+0x20>)
 800183e:	781b      	ldrb	r3, [r3, #0]
 8001840:	461a      	mov	r2, r3
 8001842:	4b06      	ldr	r3, [pc, #24]	@ (800185c <HAL_IncTick+0x24>)
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	4413      	add	r3, r2
 8001848:	4a04      	ldr	r2, [pc, #16]	@ (800185c <HAL_IncTick+0x24>)
 800184a:	6013      	str	r3, [r2, #0]
}
 800184c:	bf00      	nop
 800184e:	46bd      	mov	sp, r7
 8001850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001854:	4770      	bx	lr
 8001856:	bf00      	nop
 8001858:	24000018 	.word	0x24000018
 800185c:	2400008c 	.word	0x2400008c

08001860 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001860:	b480      	push	{r7}
 8001862:	af00      	add	r7, sp, #0
  return uwTick;
 8001864:	4b03      	ldr	r3, [pc, #12]	@ (8001874 <HAL_GetTick+0x14>)
 8001866:	681b      	ldr	r3, [r3, #0]
}
 8001868:	4618      	mov	r0, r3
 800186a:	46bd      	mov	sp, r7
 800186c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001870:	4770      	bx	lr
 8001872:	bf00      	nop
 8001874:	2400008c 	.word	0x2400008c

08001878 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	b084      	sub	sp, #16
 800187c:	af00      	add	r7, sp, #0
 800187e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001880:	f7ff ffee 	bl	8001860 <HAL_GetTick>
 8001884:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800188a:	68fb      	ldr	r3, [r7, #12]
 800188c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001890:	d005      	beq.n	800189e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001892:	4b0a      	ldr	r3, [pc, #40]	@ (80018bc <HAL_Delay+0x44>)
 8001894:	781b      	ldrb	r3, [r3, #0]
 8001896:	461a      	mov	r2, r3
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	4413      	add	r3, r2
 800189c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800189e:	bf00      	nop
 80018a0:	f7ff ffde 	bl	8001860 <HAL_GetTick>
 80018a4:	4602      	mov	r2, r0
 80018a6:	68bb      	ldr	r3, [r7, #8]
 80018a8:	1ad3      	subs	r3, r2, r3
 80018aa:	68fa      	ldr	r2, [r7, #12]
 80018ac:	429a      	cmp	r2, r3
 80018ae:	d8f7      	bhi.n	80018a0 <HAL_Delay+0x28>
  {
  }
}
 80018b0:	bf00      	nop
 80018b2:	bf00      	nop
 80018b4:	3710      	adds	r7, #16
 80018b6:	46bd      	mov	sp, r7
 80018b8:	bd80      	pop	{r7, pc}
 80018ba:	bf00      	nop
 80018bc:	24000018 	.word	0x24000018

080018c0 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80018c0:	b480      	push	{r7}
 80018c2:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 80018c4:	4b03      	ldr	r3, [pc, #12]	@ (80018d4 <HAL_GetREVID+0x14>)
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	0c1b      	lsrs	r3, r3, #16
}
 80018ca:	4618      	mov	r0, r3
 80018cc:	46bd      	mov	sp, r7
 80018ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d2:	4770      	bx	lr
 80018d4:	5c001000 	.word	0x5c001000

080018d8 <__NVIC_SetPriorityGrouping>:
{
 80018d8:	b480      	push	{r7}
 80018da:	b085      	sub	sp, #20
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	f003 0307 	and.w	r3, r3, #7
 80018e6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80018e8:	4b0b      	ldr	r3, [pc, #44]	@ (8001918 <__NVIC_SetPriorityGrouping+0x40>)
 80018ea:	68db      	ldr	r3, [r3, #12]
 80018ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80018ee:	68ba      	ldr	r2, [r7, #8]
 80018f0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80018f4:	4013      	ands	r3, r2
 80018f6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80018fc:	68bb      	ldr	r3, [r7, #8]
 80018fe:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001900:	4b06      	ldr	r3, [pc, #24]	@ (800191c <__NVIC_SetPriorityGrouping+0x44>)
 8001902:	4313      	orrs	r3, r2
 8001904:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001906:	4a04      	ldr	r2, [pc, #16]	@ (8001918 <__NVIC_SetPriorityGrouping+0x40>)
 8001908:	68bb      	ldr	r3, [r7, #8]
 800190a:	60d3      	str	r3, [r2, #12]
}
 800190c:	bf00      	nop
 800190e:	3714      	adds	r7, #20
 8001910:	46bd      	mov	sp, r7
 8001912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001916:	4770      	bx	lr
 8001918:	e000ed00 	.word	0xe000ed00
 800191c:	05fa0000 	.word	0x05fa0000

08001920 <__NVIC_GetPriorityGrouping>:
{
 8001920:	b480      	push	{r7}
 8001922:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001924:	4b04      	ldr	r3, [pc, #16]	@ (8001938 <__NVIC_GetPriorityGrouping+0x18>)
 8001926:	68db      	ldr	r3, [r3, #12]
 8001928:	0a1b      	lsrs	r3, r3, #8
 800192a:	f003 0307 	and.w	r3, r3, #7
}
 800192e:	4618      	mov	r0, r3
 8001930:	46bd      	mov	sp, r7
 8001932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001936:	4770      	bx	lr
 8001938:	e000ed00 	.word	0xe000ed00

0800193c <__NVIC_SetPriority>:
{
 800193c:	b480      	push	{r7}
 800193e:	b083      	sub	sp, #12
 8001940:	af00      	add	r7, sp, #0
 8001942:	4603      	mov	r3, r0
 8001944:	6039      	str	r1, [r7, #0]
 8001946:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001948:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800194c:	2b00      	cmp	r3, #0
 800194e:	db0a      	blt.n	8001966 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001950:	683b      	ldr	r3, [r7, #0]
 8001952:	b2da      	uxtb	r2, r3
 8001954:	490c      	ldr	r1, [pc, #48]	@ (8001988 <__NVIC_SetPriority+0x4c>)
 8001956:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800195a:	0112      	lsls	r2, r2, #4
 800195c:	b2d2      	uxtb	r2, r2
 800195e:	440b      	add	r3, r1
 8001960:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8001964:	e00a      	b.n	800197c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001966:	683b      	ldr	r3, [r7, #0]
 8001968:	b2da      	uxtb	r2, r3
 800196a:	4908      	ldr	r1, [pc, #32]	@ (800198c <__NVIC_SetPriority+0x50>)
 800196c:	88fb      	ldrh	r3, [r7, #6]
 800196e:	f003 030f 	and.w	r3, r3, #15
 8001972:	3b04      	subs	r3, #4
 8001974:	0112      	lsls	r2, r2, #4
 8001976:	b2d2      	uxtb	r2, r2
 8001978:	440b      	add	r3, r1
 800197a:	761a      	strb	r2, [r3, #24]
}
 800197c:	bf00      	nop
 800197e:	370c      	adds	r7, #12
 8001980:	46bd      	mov	sp, r7
 8001982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001986:	4770      	bx	lr
 8001988:	e000e100 	.word	0xe000e100
 800198c:	e000ed00 	.word	0xe000ed00

08001990 <NVIC_EncodePriority>:
{
 8001990:	b480      	push	{r7}
 8001992:	b089      	sub	sp, #36	@ 0x24
 8001994:	af00      	add	r7, sp, #0
 8001996:	60f8      	str	r0, [r7, #12]
 8001998:	60b9      	str	r1, [r7, #8]
 800199a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	f003 0307 	and.w	r3, r3, #7
 80019a2:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019a4:	69fb      	ldr	r3, [r7, #28]
 80019a6:	f1c3 0307 	rsb	r3, r3, #7
 80019aa:	2b04      	cmp	r3, #4
 80019ac:	bf28      	it	cs
 80019ae:	2304      	movcs	r3, #4
 80019b0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019b2:	69fb      	ldr	r3, [r7, #28]
 80019b4:	3304      	adds	r3, #4
 80019b6:	2b06      	cmp	r3, #6
 80019b8:	d902      	bls.n	80019c0 <NVIC_EncodePriority+0x30>
 80019ba:	69fb      	ldr	r3, [r7, #28]
 80019bc:	3b03      	subs	r3, #3
 80019be:	e000      	b.n	80019c2 <NVIC_EncodePriority+0x32>
 80019c0:	2300      	movs	r3, #0
 80019c2:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019c4:	f04f 32ff 	mov.w	r2, #4294967295
 80019c8:	69bb      	ldr	r3, [r7, #24]
 80019ca:	fa02 f303 	lsl.w	r3, r2, r3
 80019ce:	43da      	mvns	r2, r3
 80019d0:	68bb      	ldr	r3, [r7, #8]
 80019d2:	401a      	ands	r2, r3
 80019d4:	697b      	ldr	r3, [r7, #20]
 80019d6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80019d8:	f04f 31ff 	mov.w	r1, #4294967295
 80019dc:	697b      	ldr	r3, [r7, #20]
 80019de:	fa01 f303 	lsl.w	r3, r1, r3
 80019e2:	43d9      	mvns	r1, r3
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019e8:	4313      	orrs	r3, r2
}
 80019ea:	4618      	mov	r0, r3
 80019ec:	3724      	adds	r7, #36	@ 0x24
 80019ee:	46bd      	mov	sp, r7
 80019f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f4:	4770      	bx	lr
	...

080019f8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b082      	sub	sp, #8
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	3b01      	subs	r3, #1
 8001a04:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001a08:	d301      	bcc.n	8001a0e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a0a:	2301      	movs	r3, #1
 8001a0c:	e00f      	b.n	8001a2e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a0e:	4a0a      	ldr	r2, [pc, #40]	@ (8001a38 <SysTick_Config+0x40>)
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	3b01      	subs	r3, #1
 8001a14:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a16:	210f      	movs	r1, #15
 8001a18:	f04f 30ff 	mov.w	r0, #4294967295
 8001a1c:	f7ff ff8e 	bl	800193c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a20:	4b05      	ldr	r3, [pc, #20]	@ (8001a38 <SysTick_Config+0x40>)
 8001a22:	2200      	movs	r2, #0
 8001a24:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a26:	4b04      	ldr	r3, [pc, #16]	@ (8001a38 <SysTick_Config+0x40>)
 8001a28:	2207      	movs	r2, #7
 8001a2a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a2c:	2300      	movs	r3, #0
}
 8001a2e:	4618      	mov	r0, r3
 8001a30:	3708      	adds	r7, #8
 8001a32:	46bd      	mov	sp, r7
 8001a34:	bd80      	pop	{r7, pc}
 8001a36:	bf00      	nop
 8001a38:	e000e010 	.word	0xe000e010

08001a3c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b082      	sub	sp, #8
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a44:	6878      	ldr	r0, [r7, #4]
 8001a46:	f7ff ff47 	bl	80018d8 <__NVIC_SetPriorityGrouping>
}
 8001a4a:	bf00      	nop
 8001a4c:	3708      	adds	r7, #8
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	bd80      	pop	{r7, pc}

08001a52 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a52:	b580      	push	{r7, lr}
 8001a54:	b086      	sub	sp, #24
 8001a56:	af00      	add	r7, sp, #0
 8001a58:	4603      	mov	r3, r0
 8001a5a:	60b9      	str	r1, [r7, #8]
 8001a5c:	607a      	str	r2, [r7, #4]
 8001a5e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001a60:	f7ff ff5e 	bl	8001920 <__NVIC_GetPriorityGrouping>
 8001a64:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a66:	687a      	ldr	r2, [r7, #4]
 8001a68:	68b9      	ldr	r1, [r7, #8]
 8001a6a:	6978      	ldr	r0, [r7, #20]
 8001a6c:	f7ff ff90 	bl	8001990 <NVIC_EncodePriority>
 8001a70:	4602      	mov	r2, r0
 8001a72:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001a76:	4611      	mov	r1, r2
 8001a78:	4618      	mov	r0, r3
 8001a7a:	f7ff ff5f 	bl	800193c <__NVIC_SetPriority>
}
 8001a7e:	bf00      	nop
 8001a80:	3718      	adds	r7, #24
 8001a82:	46bd      	mov	sp, r7
 8001a84:	bd80      	pop	{r7, pc}

08001a86 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a86:	b580      	push	{r7, lr}
 8001a88:	b082      	sub	sp, #8
 8001a8a:	af00      	add	r7, sp, #0
 8001a8c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a8e:	6878      	ldr	r0, [r7, #4]
 8001a90:	f7ff ffb2 	bl	80019f8 <SysTick_Config>
 8001a94:	4603      	mov	r3, r0
}
 8001a96:	4618      	mov	r0, r3
 8001a98:	3708      	adds	r7, #8
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	bd80      	pop	{r7, pc}
	...

08001aa0 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8001aa4:	f3bf 8f5f 	dmb	sy
}
 8001aa8:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8001aaa:	4b07      	ldr	r3, [pc, #28]	@ (8001ac8 <HAL_MPU_Disable+0x28>)
 8001aac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001aae:	4a06      	ldr	r2, [pc, #24]	@ (8001ac8 <HAL_MPU_Disable+0x28>)
 8001ab0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001ab4:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8001ab6:	4b05      	ldr	r3, [pc, #20]	@ (8001acc <HAL_MPU_Disable+0x2c>)
 8001ab8:	2200      	movs	r2, #0
 8001aba:	605a      	str	r2, [r3, #4]
}
 8001abc:	bf00      	nop
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac4:	4770      	bx	lr
 8001ac6:	bf00      	nop
 8001ac8:	e000ed00 	.word	0xe000ed00
 8001acc:	e000ed90 	.word	0xe000ed90

08001ad0 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	b083      	sub	sp, #12
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8001ad8:	4a0b      	ldr	r2, [pc, #44]	@ (8001b08 <HAL_MPU_Enable+0x38>)
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	f043 0301 	orr.w	r3, r3, #1
 8001ae0:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8001ae2:	4b0a      	ldr	r3, [pc, #40]	@ (8001b0c <HAL_MPU_Enable+0x3c>)
 8001ae4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ae6:	4a09      	ldr	r2, [pc, #36]	@ (8001b0c <HAL_MPU_Enable+0x3c>)
 8001ae8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001aec:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8001aee:	f3bf 8f4f 	dsb	sy
}
 8001af2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001af4:	f3bf 8f6f 	isb	sy
}
 8001af8:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8001afa:	bf00      	nop
 8001afc:	370c      	adds	r7, #12
 8001afe:	46bd      	mov	sp, r7
 8001b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b04:	4770      	bx	lr
 8001b06:	bf00      	nop
 8001b08:	e000ed90 	.word	0xe000ed90
 8001b0c:	e000ed00 	.word	0xe000ed00

08001b10 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8001b10:	b480      	push	{r7}
 8001b12:	b083      	sub	sp, #12
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	785a      	ldrb	r2, [r3, #1]
 8001b1c:	4b1b      	ldr	r3, [pc, #108]	@ (8001b8c <HAL_MPU_ConfigRegion+0x7c>)
 8001b1e:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8001b20:	4b1a      	ldr	r3, [pc, #104]	@ (8001b8c <HAL_MPU_ConfigRegion+0x7c>)
 8001b22:	691b      	ldr	r3, [r3, #16]
 8001b24:	4a19      	ldr	r2, [pc, #100]	@ (8001b8c <HAL_MPU_ConfigRegion+0x7c>)
 8001b26:	f023 0301 	bic.w	r3, r3, #1
 8001b2a:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8001b2c:	4a17      	ldr	r2, [pc, #92]	@ (8001b8c <HAL_MPU_ConfigRegion+0x7c>)
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	685b      	ldr	r3, [r3, #4]
 8001b32:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	7b1b      	ldrb	r3, [r3, #12]
 8001b38:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	7adb      	ldrb	r3, [r3, #11]
 8001b3e:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001b40:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	7a9b      	ldrb	r3, [r3, #10]
 8001b46:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001b48:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	7b5b      	ldrb	r3, [r3, #13]
 8001b4e:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001b50:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	7b9b      	ldrb	r3, [r3, #14]
 8001b56:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001b58:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	7bdb      	ldrb	r3, [r3, #15]
 8001b5e:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001b60:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	7a5b      	ldrb	r3, [r3, #9]
 8001b66:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001b68:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	7a1b      	ldrb	r3, [r3, #8]
 8001b6e:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001b70:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8001b72:	687a      	ldr	r2, [r7, #4]
 8001b74:	7812      	ldrb	r2, [r2, #0]
 8001b76:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001b78:	4a04      	ldr	r2, [pc, #16]	@ (8001b8c <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001b7a:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001b7c:	6113      	str	r3, [r2, #16]
}
 8001b7e:	bf00      	nop
 8001b80:	370c      	adds	r7, #12
 8001b82:	46bd      	mov	sp, r7
 8001b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b88:	4770      	bx	lr
 8001b8a:	bf00      	nop
 8001b8c:	e000ed90 	.word	0xe000ed90

08001b90 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(const EXTI_HandleTypeDef *hexti)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b086      	sub	sp, #24
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	0c1b      	lsrs	r3, r3, #16
 8001b9e:	f003 0303 	and.w	r3, r3, #3
 8001ba2:	617b      	str	r3, [r7, #20]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	f003 031f 	and.w	r3, r3, #31
 8001bac:	2201      	movs	r2, #1
 8001bae:	fa02 f303 	lsl.w	r3, r2, r3
 8001bb2:	613b      	str	r3, [r7, #16]
  {
    /* Get pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->C2PR1 + (EXTI_MODE_OFFSET * offset));
  }
#else
  regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset));
 8001bb4:	697b      	ldr	r3, [r7, #20]
 8001bb6:	011a      	lsls	r2, r3, #4
 8001bb8:	4b0c      	ldr	r3, [pc, #48]	@ (8001bec <HAL_EXTI_IRQHandler+0x5c>)
 8001bba:	4413      	add	r3, r2
 8001bbc:	60fb      	str	r3, [r7, #12]
#endif /* DUAL_CORE */

  /* Get pending bit  */
  regval = (*regaddr & maskline);
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	693a      	ldr	r2, [r7, #16]
 8001bc4:	4013      	ands	r3, r2
 8001bc6:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00U)
 8001bc8:	68bb      	ldr	r3, [r7, #8]
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d009      	beq.n	8001be2 <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	693a      	ldr	r2, [r7, #16]
 8001bd2:	601a      	str	r2, [r3, #0]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	685b      	ldr	r3, [r3, #4]
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d002      	beq.n	8001be2 <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->PendingCallback();
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	685b      	ldr	r3, [r3, #4]
 8001be0:	4798      	blx	r3
    }
  }
}
 8001be2:	bf00      	nop
 8001be4:	3718      	adds	r7, #24
 8001be6:	46bd      	mov	sp, r7
 8001be8:	bd80      	pop	{r7, pc}
 8001bea:	bf00      	nop
 8001bec:	58000088 	.word	0x58000088

08001bf0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8001bf0:	b480      	push	{r7}
 8001bf2:	b089      	sub	sp, #36	@ 0x24
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]
 8001bf8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8001bfe:	4b89      	ldr	r3, [pc, #548]	@ (8001e24 <HAL_GPIO_Init+0x234>)
 8001c00:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001c02:	e194      	b.n	8001f2e <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001c04:	683b      	ldr	r3, [r7, #0]
 8001c06:	681a      	ldr	r2, [r3, #0]
 8001c08:	2101      	movs	r1, #1
 8001c0a:	69fb      	ldr	r3, [r7, #28]
 8001c0c:	fa01 f303 	lsl.w	r3, r1, r3
 8001c10:	4013      	ands	r3, r2
 8001c12:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8001c14:	693b      	ldr	r3, [r7, #16]
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	f000 8186 	beq.w	8001f28 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001c1c:	683b      	ldr	r3, [r7, #0]
 8001c1e:	685b      	ldr	r3, [r3, #4]
 8001c20:	f003 0303 	and.w	r3, r3, #3
 8001c24:	2b01      	cmp	r3, #1
 8001c26:	d005      	beq.n	8001c34 <HAL_GPIO_Init+0x44>
 8001c28:	683b      	ldr	r3, [r7, #0]
 8001c2a:	685b      	ldr	r3, [r3, #4]
 8001c2c:	f003 0303 	and.w	r3, r3, #3
 8001c30:	2b02      	cmp	r3, #2
 8001c32:	d130      	bne.n	8001c96 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	689b      	ldr	r3, [r3, #8]
 8001c38:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001c3a:	69fb      	ldr	r3, [r7, #28]
 8001c3c:	005b      	lsls	r3, r3, #1
 8001c3e:	2203      	movs	r2, #3
 8001c40:	fa02 f303 	lsl.w	r3, r2, r3
 8001c44:	43db      	mvns	r3, r3
 8001c46:	69ba      	ldr	r2, [r7, #24]
 8001c48:	4013      	ands	r3, r2
 8001c4a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001c4c:	683b      	ldr	r3, [r7, #0]
 8001c4e:	68da      	ldr	r2, [r3, #12]
 8001c50:	69fb      	ldr	r3, [r7, #28]
 8001c52:	005b      	lsls	r3, r3, #1
 8001c54:	fa02 f303 	lsl.w	r3, r2, r3
 8001c58:	69ba      	ldr	r2, [r7, #24]
 8001c5a:	4313      	orrs	r3, r2
 8001c5c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	69ba      	ldr	r2, [r7, #24]
 8001c62:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	685b      	ldr	r3, [r3, #4]
 8001c68:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001c6a:	2201      	movs	r2, #1
 8001c6c:	69fb      	ldr	r3, [r7, #28]
 8001c6e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c72:	43db      	mvns	r3, r3
 8001c74:	69ba      	ldr	r2, [r7, #24]
 8001c76:	4013      	ands	r3, r2
 8001c78:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001c7a:	683b      	ldr	r3, [r7, #0]
 8001c7c:	685b      	ldr	r3, [r3, #4]
 8001c7e:	091b      	lsrs	r3, r3, #4
 8001c80:	f003 0201 	and.w	r2, r3, #1
 8001c84:	69fb      	ldr	r3, [r7, #28]
 8001c86:	fa02 f303 	lsl.w	r3, r2, r3
 8001c8a:	69ba      	ldr	r2, [r7, #24]
 8001c8c:	4313      	orrs	r3, r2
 8001c8e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	69ba      	ldr	r2, [r7, #24]
 8001c94:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001c96:	683b      	ldr	r3, [r7, #0]
 8001c98:	685b      	ldr	r3, [r3, #4]
 8001c9a:	f003 0303 	and.w	r3, r3, #3
 8001c9e:	2b03      	cmp	r3, #3
 8001ca0:	d017      	beq.n	8001cd2 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	68db      	ldr	r3, [r3, #12]
 8001ca6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001ca8:	69fb      	ldr	r3, [r7, #28]
 8001caa:	005b      	lsls	r3, r3, #1
 8001cac:	2203      	movs	r2, #3
 8001cae:	fa02 f303 	lsl.w	r3, r2, r3
 8001cb2:	43db      	mvns	r3, r3
 8001cb4:	69ba      	ldr	r2, [r7, #24]
 8001cb6:	4013      	ands	r3, r2
 8001cb8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001cba:	683b      	ldr	r3, [r7, #0]
 8001cbc:	689a      	ldr	r2, [r3, #8]
 8001cbe:	69fb      	ldr	r3, [r7, #28]
 8001cc0:	005b      	lsls	r3, r3, #1
 8001cc2:	fa02 f303 	lsl.w	r3, r2, r3
 8001cc6:	69ba      	ldr	r2, [r7, #24]
 8001cc8:	4313      	orrs	r3, r2
 8001cca:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	69ba      	ldr	r2, [r7, #24]
 8001cd0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001cd2:	683b      	ldr	r3, [r7, #0]
 8001cd4:	685b      	ldr	r3, [r3, #4]
 8001cd6:	f003 0303 	and.w	r3, r3, #3
 8001cda:	2b02      	cmp	r3, #2
 8001cdc:	d123      	bne.n	8001d26 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001cde:	69fb      	ldr	r3, [r7, #28]
 8001ce0:	08da      	lsrs	r2, r3, #3
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	3208      	adds	r2, #8
 8001ce6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001cea:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001cec:	69fb      	ldr	r3, [r7, #28]
 8001cee:	f003 0307 	and.w	r3, r3, #7
 8001cf2:	009b      	lsls	r3, r3, #2
 8001cf4:	220f      	movs	r2, #15
 8001cf6:	fa02 f303 	lsl.w	r3, r2, r3
 8001cfa:	43db      	mvns	r3, r3
 8001cfc:	69ba      	ldr	r2, [r7, #24]
 8001cfe:	4013      	ands	r3, r2
 8001d00:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001d02:	683b      	ldr	r3, [r7, #0]
 8001d04:	691a      	ldr	r2, [r3, #16]
 8001d06:	69fb      	ldr	r3, [r7, #28]
 8001d08:	f003 0307 	and.w	r3, r3, #7
 8001d0c:	009b      	lsls	r3, r3, #2
 8001d0e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d12:	69ba      	ldr	r2, [r7, #24]
 8001d14:	4313      	orrs	r3, r2
 8001d16:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001d18:	69fb      	ldr	r3, [r7, #28]
 8001d1a:	08da      	lsrs	r2, r3, #3
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	3208      	adds	r2, #8
 8001d20:	69b9      	ldr	r1, [r7, #24]
 8001d22:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001d2c:	69fb      	ldr	r3, [r7, #28]
 8001d2e:	005b      	lsls	r3, r3, #1
 8001d30:	2203      	movs	r2, #3
 8001d32:	fa02 f303 	lsl.w	r3, r2, r3
 8001d36:	43db      	mvns	r3, r3
 8001d38:	69ba      	ldr	r2, [r7, #24]
 8001d3a:	4013      	ands	r3, r2
 8001d3c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001d3e:	683b      	ldr	r3, [r7, #0]
 8001d40:	685b      	ldr	r3, [r3, #4]
 8001d42:	f003 0203 	and.w	r2, r3, #3
 8001d46:	69fb      	ldr	r3, [r7, #28]
 8001d48:	005b      	lsls	r3, r3, #1
 8001d4a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d4e:	69ba      	ldr	r2, [r7, #24]
 8001d50:	4313      	orrs	r3, r2
 8001d52:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	69ba      	ldr	r2, [r7, #24]
 8001d58:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001d5a:	683b      	ldr	r3, [r7, #0]
 8001d5c:	685b      	ldr	r3, [r3, #4]
 8001d5e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	f000 80e0 	beq.w	8001f28 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d68:	4b2f      	ldr	r3, [pc, #188]	@ (8001e28 <HAL_GPIO_Init+0x238>)
 8001d6a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001d6e:	4a2e      	ldr	r2, [pc, #184]	@ (8001e28 <HAL_GPIO_Init+0x238>)
 8001d70:	f043 0302 	orr.w	r3, r3, #2
 8001d74:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001d78:	4b2b      	ldr	r3, [pc, #172]	@ (8001e28 <HAL_GPIO_Init+0x238>)
 8001d7a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001d7e:	f003 0302 	and.w	r3, r3, #2
 8001d82:	60fb      	str	r3, [r7, #12]
 8001d84:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001d86:	4a29      	ldr	r2, [pc, #164]	@ (8001e2c <HAL_GPIO_Init+0x23c>)
 8001d88:	69fb      	ldr	r3, [r7, #28]
 8001d8a:	089b      	lsrs	r3, r3, #2
 8001d8c:	3302      	adds	r3, #2
 8001d8e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d92:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001d94:	69fb      	ldr	r3, [r7, #28]
 8001d96:	f003 0303 	and.w	r3, r3, #3
 8001d9a:	009b      	lsls	r3, r3, #2
 8001d9c:	220f      	movs	r2, #15
 8001d9e:	fa02 f303 	lsl.w	r3, r2, r3
 8001da2:	43db      	mvns	r3, r3
 8001da4:	69ba      	ldr	r2, [r7, #24]
 8001da6:	4013      	ands	r3, r2
 8001da8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	4a20      	ldr	r2, [pc, #128]	@ (8001e30 <HAL_GPIO_Init+0x240>)
 8001dae:	4293      	cmp	r3, r2
 8001db0:	d052      	beq.n	8001e58 <HAL_GPIO_Init+0x268>
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	4a1f      	ldr	r2, [pc, #124]	@ (8001e34 <HAL_GPIO_Init+0x244>)
 8001db6:	4293      	cmp	r3, r2
 8001db8:	d031      	beq.n	8001e1e <HAL_GPIO_Init+0x22e>
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	4a1e      	ldr	r2, [pc, #120]	@ (8001e38 <HAL_GPIO_Init+0x248>)
 8001dbe:	4293      	cmp	r3, r2
 8001dc0:	d02b      	beq.n	8001e1a <HAL_GPIO_Init+0x22a>
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	4a1d      	ldr	r2, [pc, #116]	@ (8001e3c <HAL_GPIO_Init+0x24c>)
 8001dc6:	4293      	cmp	r3, r2
 8001dc8:	d025      	beq.n	8001e16 <HAL_GPIO_Init+0x226>
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	4a1c      	ldr	r2, [pc, #112]	@ (8001e40 <HAL_GPIO_Init+0x250>)
 8001dce:	4293      	cmp	r3, r2
 8001dd0:	d01f      	beq.n	8001e12 <HAL_GPIO_Init+0x222>
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	4a1b      	ldr	r2, [pc, #108]	@ (8001e44 <HAL_GPIO_Init+0x254>)
 8001dd6:	4293      	cmp	r3, r2
 8001dd8:	d019      	beq.n	8001e0e <HAL_GPIO_Init+0x21e>
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	4a1a      	ldr	r2, [pc, #104]	@ (8001e48 <HAL_GPIO_Init+0x258>)
 8001dde:	4293      	cmp	r3, r2
 8001de0:	d013      	beq.n	8001e0a <HAL_GPIO_Init+0x21a>
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	4a19      	ldr	r2, [pc, #100]	@ (8001e4c <HAL_GPIO_Init+0x25c>)
 8001de6:	4293      	cmp	r3, r2
 8001de8:	d00d      	beq.n	8001e06 <HAL_GPIO_Init+0x216>
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	4a18      	ldr	r2, [pc, #96]	@ (8001e50 <HAL_GPIO_Init+0x260>)
 8001dee:	4293      	cmp	r3, r2
 8001df0:	d007      	beq.n	8001e02 <HAL_GPIO_Init+0x212>
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	4a17      	ldr	r2, [pc, #92]	@ (8001e54 <HAL_GPIO_Init+0x264>)
 8001df6:	4293      	cmp	r3, r2
 8001df8:	d101      	bne.n	8001dfe <HAL_GPIO_Init+0x20e>
 8001dfa:	2309      	movs	r3, #9
 8001dfc:	e02d      	b.n	8001e5a <HAL_GPIO_Init+0x26a>
 8001dfe:	230a      	movs	r3, #10
 8001e00:	e02b      	b.n	8001e5a <HAL_GPIO_Init+0x26a>
 8001e02:	2308      	movs	r3, #8
 8001e04:	e029      	b.n	8001e5a <HAL_GPIO_Init+0x26a>
 8001e06:	2307      	movs	r3, #7
 8001e08:	e027      	b.n	8001e5a <HAL_GPIO_Init+0x26a>
 8001e0a:	2306      	movs	r3, #6
 8001e0c:	e025      	b.n	8001e5a <HAL_GPIO_Init+0x26a>
 8001e0e:	2305      	movs	r3, #5
 8001e10:	e023      	b.n	8001e5a <HAL_GPIO_Init+0x26a>
 8001e12:	2304      	movs	r3, #4
 8001e14:	e021      	b.n	8001e5a <HAL_GPIO_Init+0x26a>
 8001e16:	2303      	movs	r3, #3
 8001e18:	e01f      	b.n	8001e5a <HAL_GPIO_Init+0x26a>
 8001e1a:	2302      	movs	r3, #2
 8001e1c:	e01d      	b.n	8001e5a <HAL_GPIO_Init+0x26a>
 8001e1e:	2301      	movs	r3, #1
 8001e20:	e01b      	b.n	8001e5a <HAL_GPIO_Init+0x26a>
 8001e22:	bf00      	nop
 8001e24:	58000080 	.word	0x58000080
 8001e28:	58024400 	.word	0x58024400
 8001e2c:	58000400 	.word	0x58000400
 8001e30:	58020000 	.word	0x58020000
 8001e34:	58020400 	.word	0x58020400
 8001e38:	58020800 	.word	0x58020800
 8001e3c:	58020c00 	.word	0x58020c00
 8001e40:	58021000 	.word	0x58021000
 8001e44:	58021400 	.word	0x58021400
 8001e48:	58021800 	.word	0x58021800
 8001e4c:	58021c00 	.word	0x58021c00
 8001e50:	58022000 	.word	0x58022000
 8001e54:	58022400 	.word	0x58022400
 8001e58:	2300      	movs	r3, #0
 8001e5a:	69fa      	ldr	r2, [r7, #28]
 8001e5c:	f002 0203 	and.w	r2, r2, #3
 8001e60:	0092      	lsls	r2, r2, #2
 8001e62:	4093      	lsls	r3, r2
 8001e64:	69ba      	ldr	r2, [r7, #24]
 8001e66:	4313      	orrs	r3, r2
 8001e68:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001e6a:	4938      	ldr	r1, [pc, #224]	@ (8001f4c <HAL_GPIO_Init+0x35c>)
 8001e6c:	69fb      	ldr	r3, [r7, #28]
 8001e6e:	089b      	lsrs	r3, r3, #2
 8001e70:	3302      	adds	r3, #2
 8001e72:	69ba      	ldr	r2, [r7, #24]
 8001e74:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001e78:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001e80:	693b      	ldr	r3, [r7, #16]
 8001e82:	43db      	mvns	r3, r3
 8001e84:	69ba      	ldr	r2, [r7, #24]
 8001e86:	4013      	ands	r3, r2
 8001e88:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001e8a:	683b      	ldr	r3, [r7, #0]
 8001e8c:	685b      	ldr	r3, [r3, #4]
 8001e8e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d003      	beq.n	8001e9e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8001e96:	69ba      	ldr	r2, [r7, #24]
 8001e98:	693b      	ldr	r3, [r7, #16]
 8001e9a:	4313      	orrs	r3, r2
 8001e9c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8001e9e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001ea2:	69bb      	ldr	r3, [r7, #24]
 8001ea4:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001ea6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001eaa:	685b      	ldr	r3, [r3, #4]
 8001eac:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001eae:	693b      	ldr	r3, [r7, #16]
 8001eb0:	43db      	mvns	r3, r3
 8001eb2:	69ba      	ldr	r2, [r7, #24]
 8001eb4:	4013      	ands	r3, r2
 8001eb6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001eb8:	683b      	ldr	r3, [r7, #0]
 8001eba:	685b      	ldr	r3, [r3, #4]
 8001ebc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d003      	beq.n	8001ecc <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001ec4:	69ba      	ldr	r2, [r7, #24]
 8001ec6:	693b      	ldr	r3, [r7, #16]
 8001ec8:	4313      	orrs	r3, r2
 8001eca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8001ecc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001ed0:	69bb      	ldr	r3, [r7, #24]
 8001ed2:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8001ed4:	697b      	ldr	r3, [r7, #20]
 8001ed6:	685b      	ldr	r3, [r3, #4]
 8001ed8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001eda:	693b      	ldr	r3, [r7, #16]
 8001edc:	43db      	mvns	r3, r3
 8001ede:	69ba      	ldr	r2, [r7, #24]
 8001ee0:	4013      	ands	r3, r2
 8001ee2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001ee4:	683b      	ldr	r3, [r7, #0]
 8001ee6:	685b      	ldr	r3, [r3, #4]
 8001ee8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d003      	beq.n	8001ef8 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8001ef0:	69ba      	ldr	r2, [r7, #24]
 8001ef2:	693b      	ldr	r3, [r7, #16]
 8001ef4:	4313      	orrs	r3, r2
 8001ef6:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8001ef8:	697b      	ldr	r3, [r7, #20]
 8001efa:	69ba      	ldr	r2, [r7, #24]
 8001efc:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8001efe:	697b      	ldr	r3, [r7, #20]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001f04:	693b      	ldr	r3, [r7, #16]
 8001f06:	43db      	mvns	r3, r3
 8001f08:	69ba      	ldr	r2, [r7, #24]
 8001f0a:	4013      	ands	r3, r2
 8001f0c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001f0e:	683b      	ldr	r3, [r7, #0]
 8001f10:	685b      	ldr	r3, [r3, #4]
 8001f12:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d003      	beq.n	8001f22 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8001f1a:	69ba      	ldr	r2, [r7, #24]
 8001f1c:	693b      	ldr	r3, [r7, #16]
 8001f1e:	4313      	orrs	r3, r2
 8001f20:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8001f22:	697b      	ldr	r3, [r7, #20]
 8001f24:	69ba      	ldr	r2, [r7, #24]
 8001f26:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001f28:	69fb      	ldr	r3, [r7, #28]
 8001f2a:	3301      	adds	r3, #1
 8001f2c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001f2e:	683b      	ldr	r3, [r7, #0]
 8001f30:	681a      	ldr	r2, [r3, #0]
 8001f32:	69fb      	ldr	r3, [r7, #28]
 8001f34:	fa22 f303 	lsr.w	r3, r2, r3
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	f47f ae63 	bne.w	8001c04 <HAL_GPIO_Init+0x14>
  }
}
 8001f3e:	bf00      	nop
 8001f40:	bf00      	nop
 8001f42:	3724      	adds	r7, #36	@ 0x24
 8001f44:	46bd      	mov	sp, r7
 8001f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f4a:	4770      	bx	lr
 8001f4c:	58000400 	.word	0x58000400

08001f50 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001f50:	b480      	push	{r7}
 8001f52:	b083      	sub	sp, #12
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	6078      	str	r0, [r7, #4]
 8001f58:	460b      	mov	r3, r1
 8001f5a:	807b      	strh	r3, [r7, #2]
 8001f5c:	4613      	mov	r3, r2
 8001f5e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001f60:	787b      	ldrb	r3, [r7, #1]
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d003      	beq.n	8001f6e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001f66:	887a      	ldrh	r2, [r7, #2]
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8001f6c:	e003      	b.n	8001f76 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8001f6e:	887b      	ldrh	r3, [r7, #2]
 8001f70:	041a      	lsls	r2, r3, #16
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	619a      	str	r2, [r3, #24]
}
 8001f76:	bf00      	nop
 8001f78:	370c      	adds	r7, #12
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f80:	4770      	bx	lr
	...

08001f84 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	b084      	sub	sp, #16
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8001f8c:	4b19      	ldr	r3, [pc, #100]	@ (8001ff4 <HAL_PWREx_ConfigSupply+0x70>)
 8001f8e:	68db      	ldr	r3, [r3, #12]
 8001f90:	f003 0304 	and.w	r3, r3, #4
 8001f94:	2b04      	cmp	r3, #4
 8001f96:	d00a      	beq.n	8001fae <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8001f98:	4b16      	ldr	r3, [pc, #88]	@ (8001ff4 <HAL_PWREx_ConfigSupply+0x70>)
 8001f9a:	68db      	ldr	r3, [r3, #12]
 8001f9c:	f003 0307 	and.w	r3, r3, #7
 8001fa0:	687a      	ldr	r2, [r7, #4]
 8001fa2:	429a      	cmp	r2, r3
 8001fa4:	d001      	beq.n	8001faa <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8001fa6:	2301      	movs	r3, #1
 8001fa8:	e01f      	b.n	8001fea <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8001faa:	2300      	movs	r3, #0
 8001fac:	e01d      	b.n	8001fea <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8001fae:	4b11      	ldr	r3, [pc, #68]	@ (8001ff4 <HAL_PWREx_ConfigSupply+0x70>)
 8001fb0:	68db      	ldr	r3, [r3, #12]
 8001fb2:	f023 0207 	bic.w	r2, r3, #7
 8001fb6:	490f      	ldr	r1, [pc, #60]	@ (8001ff4 <HAL_PWREx_ConfigSupply+0x70>)
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	4313      	orrs	r3, r2
 8001fbc:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8001fbe:	f7ff fc4f 	bl	8001860 <HAL_GetTick>
 8001fc2:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001fc4:	e009      	b.n	8001fda <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8001fc6:	f7ff fc4b 	bl	8001860 <HAL_GetTick>
 8001fca:	4602      	mov	r2, r0
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	1ad3      	subs	r3, r2, r3
 8001fd0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001fd4:	d901      	bls.n	8001fda <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8001fd6:	2301      	movs	r3, #1
 8001fd8:	e007      	b.n	8001fea <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001fda:	4b06      	ldr	r3, [pc, #24]	@ (8001ff4 <HAL_PWREx_ConfigSupply+0x70>)
 8001fdc:	685b      	ldr	r3, [r3, #4]
 8001fde:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001fe2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001fe6:	d1ee      	bne.n	8001fc6 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8001fe8:	2300      	movs	r3, #0
}
 8001fea:	4618      	mov	r0, r3
 8001fec:	3710      	adds	r7, #16
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	bd80      	pop	{r7, pc}
 8001ff2:	bf00      	nop
 8001ff4:	58024800 	.word	0x58024800

08001ff8 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b086      	sub	sp, #24
 8001ffc:	af02      	add	r7, sp, #8
 8001ffe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8002000:	f7ff fc2e 	bl	8001860 <HAL_GetTick>
 8002004:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	2b00      	cmp	r3, #0
 800200a:	d101      	bne.n	8002010 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 800200c:	2301      	movs	r3, #1
 800200e:	e05f      	b.n	80020d0 <HAL_QSPI_Init+0xd8>
  if (hqspi->Init.DualFlash != QSPI_DUALFLASH_ENABLE )
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002016:	b2db      	uxtb	r3, r3
 8002018:	2b00      	cmp	r3, #0
 800201a:	d107      	bne.n	800202c <HAL_QSPI_Init+0x34>

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 800201c:	6878      	ldr	r0, [r7, #4]
 800201e:	f7fe fc01 	bl	8000824 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 8002022:	f241 3188 	movw	r1, #5000	@ 0x1388
 8002026:	6878      	ldr	r0, [r7, #4]
 8002028:	f000 f9e7 	bl	80023fa <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f423 51f8 	bic.w	r1, r3, #7936	@ 0x1f00
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	689b      	ldr	r3, [r3, #8]
 800203a:	3b01      	subs	r3, #1
 800203c:	021a      	lsls	r2, r3, #8
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	430a      	orrs	r2, r1
 8002044:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800204a:	9300      	str	r3, [sp, #0]
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	2200      	movs	r2, #0
 8002050:	2120      	movs	r1, #32
 8002052:	6878      	ldr	r0, [r7, #4]
 8002054:	f000 f9df 	bl	8002416 <QSPI_WaitFlagStateUntilTimeout>
 8002058:	4603      	mov	r3, r0
 800205a:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 800205c:	7afb      	ldrb	r3, [r7, #11]
 800205e:	2b00      	cmp	r3, #0
 8002060:	d135      	bne.n	80020ce <HAL_QSPI_Init+0xd6>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	681a      	ldr	r2, [r3, #0]
 8002068:	4b1b      	ldr	r3, [pc, #108]	@ (80020d8 <HAL_QSPI_Init+0xe0>)
 800206a:	4013      	ands	r3, r2
 800206c:	687a      	ldr	r2, [r7, #4]
 800206e:	6852      	ldr	r2, [r2, #4]
 8002070:	0611      	lsls	r1, r2, #24
 8002072:	687a      	ldr	r2, [r7, #4]
 8002074:	68d2      	ldr	r2, [r2, #12]
 8002076:	4311      	orrs	r1, r2
 8002078:	687a      	ldr	r2, [r7, #4]
 800207a:	69d2      	ldr	r2, [r2, #28]
 800207c:	4311      	orrs	r1, r2
 800207e:	687a      	ldr	r2, [r7, #4]
 8002080:	6a12      	ldr	r2, [r2, #32]
 8002082:	4311      	orrs	r1, r2
 8002084:	687a      	ldr	r2, [r7, #4]
 8002086:	6812      	ldr	r2, [r2, #0]
 8002088:	430b      	orrs	r3, r1
 800208a:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	685a      	ldr	r2, [r3, #4]
 8002092:	4b12      	ldr	r3, [pc, #72]	@ (80020dc <HAL_QSPI_Init+0xe4>)
 8002094:	4013      	ands	r3, r2
 8002096:	687a      	ldr	r2, [r7, #4]
 8002098:	6912      	ldr	r2, [r2, #16]
 800209a:	0411      	lsls	r1, r2, #16
 800209c:	687a      	ldr	r2, [r7, #4]
 800209e:	6952      	ldr	r2, [r2, #20]
 80020a0:	4311      	orrs	r1, r2
 80020a2:	687a      	ldr	r2, [r7, #4]
 80020a4:	6992      	ldr	r2, [r2, #24]
 80020a6:	4311      	orrs	r1, r2
 80020a8:	687a      	ldr	r2, [r7, #4]
 80020aa:	6812      	ldr	r2, [r2, #0]
 80020ac:	430b      	orrs	r3, r1
 80020ae:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	681a      	ldr	r2, [r3, #0]
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	f042 0201 	orr.w	r2, r2, #1
 80020be:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	2200      	movs	r2, #0
 80020c4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	2201      	movs	r2, #1
 80020ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Return function status */
  return status;
 80020ce:	7afb      	ldrb	r3, [r7, #11]
}
 80020d0:	4618      	mov	r0, r3
 80020d2:	3710      	adds	r7, #16
 80020d4:	46bd      	mov	sp, r7
 80020d6:	bd80      	pop	{r7, pc}
 80020d8:	00ffff2f 	.word	0x00ffff2f
 80020dc:	ffe0f8fe 	.word	0xffe0f8fe

080020e0 <HAL_QSPI_Command>:
  * @param Timeout Timeout duration
  * @note   This function is used only in Indirect Read or Write Modes
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Command(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t Timeout)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b088      	sub	sp, #32
 80020e4:	af02      	add	r7, sp, #8
 80020e6:	60f8      	str	r0, [r7, #12]
 80020e8:	60b9      	str	r1, [r7, #8]
 80020ea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 80020ec:	f7ff fbb8 	bl	8001860 <HAL_GetTick>
 80020f0:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_DDR_MODE(cmd->DdrMode));
  assert_param(IS_QSPI_DDR_HHC(cmd->DdrHoldHalfCycle));
  assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode));

  /* Process locked */
  __HAL_LOCK(hqspi);
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80020f8:	b2db      	uxtb	r3, r3
 80020fa:	2b01      	cmp	r3, #1
 80020fc:	d101      	bne.n	8002102 <HAL_QSPI_Command+0x22>
 80020fe:	2302      	movs	r3, #2
 8002100:	e048      	b.n	8002194 <HAL_QSPI_Command+0xb4>
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	2201      	movs	r2, #1
 8002106:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002110:	b2db      	uxtb	r3, r3
 8002112:	2b01      	cmp	r3, #1
 8002114:	d137      	bne.n	8002186 <HAL_QSPI_Command+0xa6>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	2200      	movs	r2, #0
 800211a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Update QSPI state */
    hqspi->State = HAL_QSPI_STATE_BUSY;
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	2202      	movs	r2, #2
 8002120:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	9300      	str	r3, [sp, #0]
 8002128:	693b      	ldr	r3, [r7, #16]
 800212a:	2200      	movs	r2, #0
 800212c:	2120      	movs	r1, #32
 800212e:	68f8      	ldr	r0, [r7, #12]
 8002130:	f000 f971 	bl	8002416 <QSPI_WaitFlagStateUntilTimeout>
 8002134:	4603      	mov	r3, r0
 8002136:	75fb      	strb	r3, [r7, #23]

    if (status == HAL_OK)
 8002138:	7dfb      	ldrb	r3, [r7, #23]
 800213a:	2b00      	cmp	r3, #0
 800213c:	d125      	bne.n	800218a <HAL_QSPI_Command+0xaa>
    {
      /* Call the configuration function */
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 800213e:	2200      	movs	r2, #0
 8002140:	68b9      	ldr	r1, [r7, #8]
 8002142:	68f8      	ldr	r0, [r7, #12]
 8002144:	f000 f99e 	bl	8002484 <QSPI_Config>

      if (cmd->DataMode == QSPI_DATA_NONE)
 8002148:	68bb      	ldr	r3, [r7, #8]
 800214a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800214c:	2b00      	cmp	r3, #0
 800214e:	d115      	bne.n	800217c <HAL_QSPI_Command+0x9c>
      {
        /* When there is no data phase, the transfer start as soon as the configuration is done
        so wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	9300      	str	r3, [sp, #0]
 8002154:	693b      	ldr	r3, [r7, #16]
 8002156:	2201      	movs	r2, #1
 8002158:	2102      	movs	r1, #2
 800215a:	68f8      	ldr	r0, [r7, #12]
 800215c:	f000 f95b 	bl	8002416 <QSPI_WaitFlagStateUntilTimeout>
 8002160:	4603      	mov	r3, r0
 8002162:	75fb      	strb	r3, [r7, #23]

        if (status == HAL_OK)
 8002164:	7dfb      	ldrb	r3, [r7, #23]
 8002166:	2b00      	cmp	r3, #0
 8002168:	d10f      	bne.n	800218a <HAL_QSPI_Command+0xaa>
        {
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	2202      	movs	r2, #2
 8002170:	60da      	str	r2, [r3, #12]

          /* Update QSPI state */
          hqspi->State = HAL_QSPI_STATE_READY;
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	2201      	movs	r2, #1
 8002176:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800217a:	e006      	b.n	800218a <HAL_QSPI_Command+0xaa>
        }
      }
      else
      {
        /* Update QSPI state */
        hqspi->State = HAL_QSPI_STATE_READY;
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	2201      	movs	r2, #1
 8002180:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002184:	e001      	b.n	800218a <HAL_QSPI_Command+0xaa>
      }
    }
  }
  else
  {
    status = HAL_BUSY;
 8002186:	2302      	movs	r3, #2
 8002188:	75fb      	strb	r3, [r7, #23]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	2200      	movs	r2, #0
 800218e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Return function status */
  return status;
 8002192:	7dfb      	ldrb	r3, [r7, #23]
}
 8002194:	4618      	mov	r0, r3
 8002196:	3718      	adds	r7, #24
 8002198:	46bd      	mov	sp, r7
 800219a:	bd80      	pop	{r7, pc}

0800219c <HAL_QSPI_Transmit>:
  * @param Timeout Timeout duration
  * @note   This function is used only in Indirect Write Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Transmit(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	b08a      	sub	sp, #40	@ 0x28
 80021a0:	af02      	add	r7, sp, #8
 80021a2:	60f8      	str	r0, [r7, #12]
 80021a4:	60b9      	str	r1, [r7, #8]
 80021a6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80021a8:	2300      	movs	r3, #0
 80021aa:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart = HAL_GetTick();
 80021ac:	f7ff fb58 	bl	8001860 <HAL_GetTick>
 80021b0:	61b8      	str	r0, [r7, #24]
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	3320      	adds	r3, #32
 80021b8:	617b      	str	r3, [r7, #20]

  /* Process locked */
  __HAL_LOCK(hqspi);
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80021c0:	b2db      	uxtb	r3, r3
 80021c2:	2b01      	cmp	r3, #1
 80021c4:	d101      	bne.n	80021ca <HAL_QSPI_Transmit+0x2e>
 80021c6:	2302      	movs	r3, #2
 80021c8:	e076      	b.n	80022b8 <HAL_QSPI_Transmit+0x11c>
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	2201      	movs	r2, #1
 80021ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80021d8:	b2db      	uxtb	r3, r3
 80021da:	2b01      	cmp	r3, #1
 80021dc:	d165      	bne.n	80022aa <HAL_QSPI_Transmit+0x10e>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	2200      	movs	r2, #0
 80021e2:	645a      	str	r2, [r3, #68]	@ 0x44

    if(pData != NULL )
 80021e4:	68bb      	ldr	r3, [r7, #8]
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d056      	beq.n	8002298 <HAL_QSPI_Transmit+0xfc>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_TX;
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	2212      	movs	r2, #18
 80021ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Configure counters and size of the handle */
      hqspi->TxXferCount = READ_REG(hqspi->Instance->DLR) + 1U;
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	691b      	ldr	r3, [r3, #16]
 80021f8:	1c5a      	adds	r2, r3, #1
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	62da      	str	r2, [r3, #44]	@ 0x2c
      hqspi->TxXferSize = READ_REG(hqspi->Instance->DLR) + 1U;
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	691b      	ldr	r3, [r3, #16]
 8002204:	1c5a      	adds	r2, r3, #1
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	629a      	str	r2, [r3, #40]	@ 0x28
      hqspi->pTxBuffPtr = pData;
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	68ba      	ldr	r2, [r7, #8]
 800220e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Configure QSPI: CCR register with functional as indirect write */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	695a      	ldr	r2, [r3, #20]
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	f022 6240 	bic.w	r2, r2, #201326592	@ 0xc000000
 800221e:	615a      	str	r2, [r3, #20]

      while(hqspi->TxXferCount > 0U)
 8002220:	e01b      	b.n	800225a <HAL_QSPI_Transmit+0xbe>
      {
        /* Wait until FT flag is set to send data */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_FT, SET, tickstart, Timeout);
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	9300      	str	r3, [sp, #0]
 8002226:	69bb      	ldr	r3, [r7, #24]
 8002228:	2201      	movs	r2, #1
 800222a:	2104      	movs	r1, #4
 800222c:	68f8      	ldr	r0, [r7, #12]
 800222e:	f000 f8f2 	bl	8002416 <QSPI_WaitFlagStateUntilTimeout>
 8002232:	4603      	mov	r3, r0
 8002234:	77fb      	strb	r3, [r7, #31]

        if (status != HAL_OK)
 8002236:	7ffb      	ldrb	r3, [r7, #31]
 8002238:	2b00      	cmp	r3, #0
 800223a:	d113      	bne.n	8002264 <HAL_QSPI_Transmit+0xc8>
        {
          break;
        }

        *((__IO uint8_t *)data_reg) = *hqspi->pTxBuffPtr;
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002240:	781a      	ldrb	r2, [r3, #0]
 8002242:	697b      	ldr	r3, [r7, #20]
 8002244:	701a      	strb	r2, [r3, #0]
        hqspi->pTxBuffPtr++;
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800224a:	1c5a      	adds	r2, r3, #1
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	625a      	str	r2, [r3, #36]	@ 0x24
        hqspi->TxXferCount--;
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002254:	1e5a      	subs	r2, r3, #1
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	62da      	str	r2, [r3, #44]	@ 0x2c
      while(hqspi->TxXferCount > 0U)
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800225e:	2b00      	cmp	r3, #0
 8002260:	d1df      	bne.n	8002222 <HAL_QSPI_Transmit+0x86>
 8002262:	e000      	b.n	8002266 <HAL_QSPI_Transmit+0xca>
          break;
 8002264:	bf00      	nop
      }

      if (status == HAL_OK)
 8002266:	7ffb      	ldrb	r3, [r7, #31]
 8002268:	2b00      	cmp	r3, #0
 800226a:	d110      	bne.n	800228e <HAL_QSPI_Transmit+0xf2>
      {
        /* Wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	9300      	str	r3, [sp, #0]
 8002270:	69bb      	ldr	r3, [r7, #24]
 8002272:	2201      	movs	r2, #1
 8002274:	2102      	movs	r1, #2
 8002276:	68f8      	ldr	r0, [r7, #12]
 8002278:	f000 f8cd 	bl	8002416 <QSPI_WaitFlagStateUntilTimeout>
 800227c:	4603      	mov	r3, r0
 800227e:	77fb      	strb	r3, [r7, #31]

        if (status == HAL_OK)
 8002280:	7ffb      	ldrb	r3, [r7, #31]
 8002282:	2b00      	cmp	r3, #0
 8002284:	d103      	bne.n	800228e <HAL_QSPI_Transmit+0xf2>
        {
          /* Clear Transfer Complete bit */
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	2202      	movs	r2, #2
 800228c:	60da      	str	r2, [r3, #12]

        }
      }

      /* Update QSPI state */
      hqspi->State = HAL_QSPI_STATE_READY;
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	2201      	movs	r2, #1
 8002292:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002296:	e00a      	b.n	80022ae <HAL_QSPI_Transmit+0x112>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800229c:	f043 0208 	orr.w	r2, r3, #8
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	645a      	str	r2, [r3, #68]	@ 0x44
      status = HAL_ERROR;
 80022a4:	2301      	movs	r3, #1
 80022a6:	77fb      	strb	r3, [r7, #31]
 80022a8:	e001      	b.n	80022ae <HAL_QSPI_Transmit+0x112>
    }
  }
  else
  {
    status = HAL_BUSY;
 80022aa:	2302      	movs	r3, #2
 80022ac:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	2200      	movs	r2, #0
 80022b2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return status;
 80022b6:	7ffb      	ldrb	r3, [r7, #31]
}
 80022b8:	4618      	mov	r0, r3
 80022ba:	3720      	adds	r7, #32
 80022bc:	46bd      	mov	sp, r7
 80022be:	bd80      	pop	{r7, pc}

080022c0 <HAL_QSPI_Receive>:
  * @param Timeout Timeout duration
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Receive(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b08a      	sub	sp, #40	@ 0x28
 80022c4:	af02      	add	r7, sp, #8
 80022c6:	60f8      	str	r0, [r7, #12]
 80022c8:	60b9      	str	r1, [r7, #8]
 80022ca:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80022cc:	2300      	movs	r3, #0
 80022ce:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart = HAL_GetTick();
 80022d0:	f7ff fac6 	bl	8001860 <HAL_GetTick>
 80022d4:	61b8      	str	r0, [r7, #24]
  uint32_t addr_reg = READ_REG(hqspi->Instance->AR);
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	699b      	ldr	r3, [r3, #24]
 80022dc:	617b      	str	r3, [r7, #20]
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	3320      	adds	r3, #32
 80022e4:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hqspi);
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80022ec:	b2db      	uxtb	r3, r3
 80022ee:	2b01      	cmp	r3, #1
 80022f0:	d101      	bne.n	80022f6 <HAL_QSPI_Receive+0x36>
 80022f2:	2302      	movs	r3, #2
 80022f4:	e07d      	b.n	80023f2 <HAL_QSPI_Receive+0x132>
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	2201      	movs	r2, #1
 80022fa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002304:	b2db      	uxtb	r3, r3
 8002306:	2b01      	cmp	r3, #1
 8002308:	d16c      	bne.n	80023e4 <HAL_QSPI_Receive+0x124>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	2200      	movs	r2, #0
 800230e:	645a      	str	r2, [r3, #68]	@ 0x44

    if(pData != NULL )
 8002310:	68bb      	ldr	r3, [r7, #8]
 8002312:	2b00      	cmp	r3, #0
 8002314:	d05d      	beq.n	80023d2 <HAL_QSPI_Receive+0x112>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_RX;
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	2222      	movs	r2, #34	@ 0x22
 800231a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Configure counters and size of the handle */
      hqspi->RxXferCount = READ_REG(hqspi->Instance->DLR) + 1U;
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	691b      	ldr	r3, [r3, #16]
 8002324:	1c5a      	adds	r2, r3, #1
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	639a      	str	r2, [r3, #56]	@ 0x38
      hqspi->RxXferSize = READ_REG(hqspi->Instance->DLR) + 1U;
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	691b      	ldr	r3, [r3, #16]
 8002330:	1c5a      	adds	r2, r3, #1
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	635a      	str	r2, [r3, #52]	@ 0x34
      hqspi->pRxBuffPtr = pData;
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	68ba      	ldr	r2, [r7, #8]
 800233a:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Configure QSPI: CCR register with functional as indirect read */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_READ);
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	695b      	ldr	r3, [r3, #20]
 8002342:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 800234e:	615a      	str	r2, [r3, #20]

      /* Start the transfer by re-writing the address in AR register */
      WRITE_REG(hqspi->Instance->AR, addr_reg);
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	697a      	ldr	r2, [r7, #20]
 8002356:	619a      	str	r2, [r3, #24]

      while(hqspi->RxXferCount > 0U)
 8002358:	e01c      	b.n	8002394 <HAL_QSPI_Receive+0xd4>
      {
        /* Wait until FT or TC flag is set to read received data */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, (QSPI_FLAG_FT | QSPI_FLAG_TC), SET, tickstart, Timeout);
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	9300      	str	r3, [sp, #0]
 800235e:	69bb      	ldr	r3, [r7, #24]
 8002360:	2201      	movs	r2, #1
 8002362:	2106      	movs	r1, #6
 8002364:	68f8      	ldr	r0, [r7, #12]
 8002366:	f000 f856 	bl	8002416 <QSPI_WaitFlagStateUntilTimeout>
 800236a:	4603      	mov	r3, r0
 800236c:	77fb      	strb	r3, [r7, #31]

        if  (status != HAL_OK)
 800236e:	7ffb      	ldrb	r3, [r7, #31]
 8002370:	2b00      	cmp	r3, #0
 8002372:	d114      	bne.n	800239e <HAL_QSPI_Receive+0xde>
        {
          break;
        }

        *hqspi->pRxBuffPtr = *((__IO uint8_t *)data_reg);
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002378:	693a      	ldr	r2, [r7, #16]
 800237a:	7812      	ldrb	r2, [r2, #0]
 800237c:	b2d2      	uxtb	r2, r2
 800237e:	701a      	strb	r2, [r3, #0]
        hqspi->pRxBuffPtr++;
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002384:	1c5a      	adds	r2, r3, #1
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	631a      	str	r2, [r3, #48]	@ 0x30
        hqspi->RxXferCount--;
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800238e:	1e5a      	subs	r2, r3, #1
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	639a      	str	r2, [r3, #56]	@ 0x38
      while(hqspi->RxXferCount > 0U)
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002398:	2b00      	cmp	r3, #0
 800239a:	d1de      	bne.n	800235a <HAL_QSPI_Receive+0x9a>
 800239c:	e000      	b.n	80023a0 <HAL_QSPI_Receive+0xe0>
          break;
 800239e:	bf00      	nop
      }

      if (status == HAL_OK)
 80023a0:	7ffb      	ldrb	r3, [r7, #31]
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d110      	bne.n	80023c8 <HAL_QSPI_Receive+0x108>
      {
        /* Wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	9300      	str	r3, [sp, #0]
 80023aa:	69bb      	ldr	r3, [r7, #24]
 80023ac:	2201      	movs	r2, #1
 80023ae:	2102      	movs	r1, #2
 80023b0:	68f8      	ldr	r0, [r7, #12]
 80023b2:	f000 f830 	bl	8002416 <QSPI_WaitFlagStateUntilTimeout>
 80023b6:	4603      	mov	r3, r0
 80023b8:	77fb      	strb	r3, [r7, #31]

        if  (status == HAL_OK)
 80023ba:	7ffb      	ldrb	r3, [r7, #31]
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d103      	bne.n	80023c8 <HAL_QSPI_Receive+0x108>
        {
          /* Clear Transfer Complete bit */
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	2202      	movs	r2, #2
 80023c6:	60da      	str	r2, [r3, #12]

        }
      }

      /* Update QSPI state */
      hqspi->State = HAL_QSPI_STATE_READY;
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	2201      	movs	r2, #1
 80023cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80023d0:	e00a      	b.n	80023e8 <HAL_QSPI_Receive+0x128>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023d6:	f043 0208 	orr.w	r2, r3, #8
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	645a      	str	r2, [r3, #68]	@ 0x44
      status = HAL_ERROR;
 80023de:	2301      	movs	r3, #1
 80023e0:	77fb      	strb	r3, [r7, #31]
 80023e2:	e001      	b.n	80023e8 <HAL_QSPI_Receive+0x128>
    }
  }
  else
  {
    status = HAL_BUSY;
 80023e4:	2302      	movs	r3, #2
 80023e6:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	2200      	movs	r2, #0
 80023ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return status;
 80023f0:	7ffb      	ldrb	r3, [r7, #31]
}
 80023f2:	4618      	mov	r0, r3
 80023f4:	3720      	adds	r7, #32
 80023f6:	46bd      	mov	sp, r7
 80023f8:	bd80      	pop	{r7, pc}

080023fa <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 80023fa:	b480      	push	{r7}
 80023fc:	b083      	sub	sp, #12
 80023fe:	af00      	add	r7, sp, #0
 8002400:	6078      	str	r0, [r7, #4]
 8002402:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	683a      	ldr	r2, [r7, #0]
 8002408:	649a      	str	r2, [r3, #72]	@ 0x48
}
 800240a:	bf00      	nop
 800240c:	370c      	adds	r7, #12
 800240e:	46bd      	mov	sp, r7
 8002410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002414:	4770      	bx	lr

08002416 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8002416:	b580      	push	{r7, lr}
 8002418:	b084      	sub	sp, #16
 800241a:	af00      	add	r7, sp, #0
 800241c:	60f8      	str	r0, [r7, #12]
 800241e:	60b9      	str	r1, [r7, #8]
 8002420:	603b      	str	r3, [r7, #0]
 8002422:	4613      	mov	r3, r2
 8002424:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8002426:	e01a      	b.n	800245e <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002428:	69bb      	ldr	r3, [r7, #24]
 800242a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800242e:	d016      	beq.n	800245e <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002430:	f7ff fa16 	bl	8001860 <HAL_GetTick>
 8002434:	4602      	mov	r2, r0
 8002436:	683b      	ldr	r3, [r7, #0]
 8002438:	1ad3      	subs	r3, r2, r3
 800243a:	69ba      	ldr	r2, [r7, #24]
 800243c:	429a      	cmp	r2, r3
 800243e:	d302      	bcc.n	8002446 <QSPI_WaitFlagStateUntilTimeout+0x30>
 8002440:	69bb      	ldr	r3, [r7, #24]
 8002442:	2b00      	cmp	r3, #0
 8002444:	d10b      	bne.n	800245e <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	2204      	movs	r2, #4
 800244a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002452:	f043 0201 	orr.w	r2, r3, #1
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	645a      	str	r2, [r3, #68]	@ 0x44

        return HAL_ERROR;
 800245a:	2301      	movs	r3, #1
 800245c:	e00e      	b.n	800247c <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	689a      	ldr	r2, [r3, #8]
 8002464:	68bb      	ldr	r3, [r7, #8]
 8002466:	4013      	ands	r3, r2
 8002468:	2b00      	cmp	r3, #0
 800246a:	bf14      	ite	ne
 800246c:	2301      	movne	r3, #1
 800246e:	2300      	moveq	r3, #0
 8002470:	b2db      	uxtb	r3, r3
 8002472:	461a      	mov	r2, r3
 8002474:	79fb      	ldrb	r3, [r7, #7]
 8002476:	429a      	cmp	r2, r3
 8002478:	d1d6      	bne.n	8002428 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800247a:	2300      	movs	r3, #0
}
 800247c:	4618      	mov	r0, r3
 800247e:	3710      	adds	r7, #16
 8002480:	46bd      	mov	sp, r7
 8002482:	bd80      	pop	{r7, pc}

08002484 <QSPI_Config>:
  *            @arg QSPI_FUNCTIONAL_MODE_AUTO_POLLING: Automatic polling mode
  *            @arg QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED: Memory-mapped mode
  * @retval None
  */
static void QSPI_Config(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t FunctionalMode)
{
 8002484:	b480      	push	{r7}
 8002486:	b085      	sub	sp, #20
 8002488:	af00      	add	r7, sp, #0
 800248a:	60f8      	str	r0, [r7, #12]
 800248c:	60b9      	str	r1, [r7, #8]
 800248e:	607a      	str	r2, [r7, #4]
  assert_param(IS_QSPI_FUNCTIONAL_MODE(FunctionalMode));

  if ((cmd->DataMode != QSPI_DATA_NONE) && (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED))
 8002490:	68bb      	ldr	r3, [r7, #8]
 8002492:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002494:	2b00      	cmp	r3, #0
 8002496:	d009      	beq.n	80024ac <QSPI_Config+0x28>
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800249e:	d005      	beq.n	80024ac <QSPI_Config+0x28>
  {
    /* Configure QSPI: DLR register with the number of data to read or write */
    WRITE_REG(hqspi->Instance->DLR, (cmd->NbData - 1U));
 80024a0:	68bb      	ldr	r3, [r7, #8]
 80024a2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	3a01      	subs	r2, #1
 80024aa:	611a      	str	r2, [r3, #16]
  }

  if (cmd->InstructionMode != QSPI_INSTRUCTION_NONE)
 80024ac:	68bb      	ldr	r3, [r7, #8]
 80024ae:	699b      	ldr	r3, [r3, #24]
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	f000 80c1 	beq.w	8002638 <QSPI_Config+0x1b4>
  {
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 80024b6:	68bb      	ldr	r3, [r7, #8]
 80024b8:	6a1b      	ldr	r3, [r3, #32]
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d063      	beq.n	8002586 <QSPI_Config+0x102>
    {
      /* Configure QSPI: ABR register with alternate bytes value */
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	68ba      	ldr	r2, [r7, #8]
 80024c4:	6892      	ldr	r2, [r2, #8]
 80024c6:	61da      	str	r2, [r3, #28]

      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 80024c8:	68bb      	ldr	r3, [r7, #8]
 80024ca:	69db      	ldr	r3, [r3, #28]
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d031      	beq.n	8002534 <QSPI_Config+0xb0>
      {
        /*---- Command with instruction, address and alternate bytes ----*/
        /* Configure QSPI: CCR register with all communications parameters */
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 80024d0:	68bb      	ldr	r3, [r7, #8]
 80024d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80024d4:	68bb      	ldr	r3, [r7, #8]
 80024d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024d8:	431a      	orrs	r2, r3
 80024da:	68bb      	ldr	r3, [r7, #8]
 80024dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80024de:	431a      	orrs	r2, r3
 80024e0:	68bb      	ldr	r3, [r7, #8]
 80024e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024e4:	431a      	orrs	r2, r3
 80024e6:	68bb      	ldr	r3, [r7, #8]
 80024e8:	695b      	ldr	r3, [r3, #20]
 80024ea:	049b      	lsls	r3, r3, #18
 80024ec:	431a      	orrs	r2, r3
 80024ee:	68bb      	ldr	r3, [r7, #8]
 80024f0:	691b      	ldr	r3, [r3, #16]
 80024f2:	431a      	orrs	r2, r3
 80024f4:	68bb      	ldr	r3, [r7, #8]
 80024f6:	6a1b      	ldr	r3, [r3, #32]
 80024f8:	431a      	orrs	r2, r3
 80024fa:	68bb      	ldr	r3, [r7, #8]
 80024fc:	68db      	ldr	r3, [r3, #12]
 80024fe:	431a      	orrs	r2, r3
 8002500:	68bb      	ldr	r3, [r7, #8]
 8002502:	69db      	ldr	r3, [r3, #28]
 8002504:	431a      	orrs	r2, r3
 8002506:	68bb      	ldr	r3, [r7, #8]
 8002508:	699b      	ldr	r3, [r3, #24]
 800250a:	431a      	orrs	r2, r3
 800250c:	68bb      	ldr	r3, [r7, #8]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	ea42 0103 	orr.w	r1, r2, r3
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	687a      	ldr	r2, [r7, #4]
 800251a:	430a      	orrs	r2, r1
 800251c:	615a      	str	r2, [r3, #20]
                                         cmd->DataMode | (cmd->DummyCycles << QUADSPI_CCR_DCYC_Pos) |
                                         cmd->AlternateBytesSize | cmd->AlternateByteMode |
                                         cmd->AddressSize | cmd->AddressMode | cmd->InstructionMode |
                                         cmd->Instruction | FunctionalMode));

        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8002524:	f000 813f 	beq.w	80027a6 <QSPI_Config+0x322>
        {
          /* Configure QSPI: AR register with address value */
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	68ba      	ldr	r2, [r7, #8]
 800252e:	6852      	ldr	r2, [r2, #4]
 8002530:	619a      	str	r2, [r3, #24]
          CLEAR_REG(hqspi->Instance->AR);
        }
      }
    }
  }
}
 8002532:	e138      	b.n	80027a6 <QSPI_Config+0x322>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8002534:	68bb      	ldr	r3, [r7, #8]
 8002536:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002538:	68bb      	ldr	r3, [r7, #8]
 800253a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800253c:	431a      	orrs	r2, r3
 800253e:	68bb      	ldr	r3, [r7, #8]
 8002540:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002542:	431a      	orrs	r2, r3
 8002544:	68bb      	ldr	r3, [r7, #8]
 8002546:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002548:	431a      	orrs	r2, r3
 800254a:	68bb      	ldr	r3, [r7, #8]
 800254c:	695b      	ldr	r3, [r3, #20]
 800254e:	049b      	lsls	r3, r3, #18
 8002550:	431a      	orrs	r2, r3
 8002552:	68bb      	ldr	r3, [r7, #8]
 8002554:	691b      	ldr	r3, [r3, #16]
 8002556:	431a      	orrs	r2, r3
 8002558:	68bb      	ldr	r3, [r7, #8]
 800255a:	6a1b      	ldr	r3, [r3, #32]
 800255c:	431a      	orrs	r2, r3
 800255e:	68bb      	ldr	r3, [r7, #8]
 8002560:	69db      	ldr	r3, [r3, #28]
 8002562:	431a      	orrs	r2, r3
 8002564:	68bb      	ldr	r3, [r7, #8]
 8002566:	699b      	ldr	r3, [r3, #24]
 8002568:	431a      	orrs	r2, r3
 800256a:	68bb      	ldr	r3, [r7, #8]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	ea42 0103 	orr.w	r1, r2, r3
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	687a      	ldr	r2, [r7, #4]
 8002578:	430a      	orrs	r2, r1
 800257a:	615a      	str	r2, [r3, #20]
        CLEAR_REG(hqspi->Instance->AR);
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	2200      	movs	r2, #0
 8002582:	619a      	str	r2, [r3, #24]
}
 8002584:	e10f      	b.n	80027a6 <QSPI_Config+0x322>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 8002586:	68bb      	ldr	r3, [r7, #8]
 8002588:	69db      	ldr	r3, [r3, #28]
 800258a:	2b00      	cmp	r3, #0
 800258c:	d02e      	beq.n	80025ec <QSPI_Config+0x168>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 800258e:	68bb      	ldr	r3, [r7, #8]
 8002590:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002592:	68bb      	ldr	r3, [r7, #8]
 8002594:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002596:	431a      	orrs	r2, r3
 8002598:	68bb      	ldr	r3, [r7, #8]
 800259a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800259c:	431a      	orrs	r2, r3
 800259e:	68bb      	ldr	r3, [r7, #8]
 80025a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025a2:	431a      	orrs	r2, r3
 80025a4:	68bb      	ldr	r3, [r7, #8]
 80025a6:	695b      	ldr	r3, [r3, #20]
 80025a8:	049b      	lsls	r3, r3, #18
 80025aa:	431a      	orrs	r2, r3
 80025ac:	68bb      	ldr	r3, [r7, #8]
 80025ae:	6a1b      	ldr	r3, [r3, #32]
 80025b0:	431a      	orrs	r2, r3
 80025b2:	68bb      	ldr	r3, [r7, #8]
 80025b4:	68db      	ldr	r3, [r3, #12]
 80025b6:	431a      	orrs	r2, r3
 80025b8:	68bb      	ldr	r3, [r7, #8]
 80025ba:	69db      	ldr	r3, [r3, #28]
 80025bc:	431a      	orrs	r2, r3
 80025be:	68bb      	ldr	r3, [r7, #8]
 80025c0:	699b      	ldr	r3, [r3, #24]
 80025c2:	431a      	orrs	r2, r3
 80025c4:	68bb      	ldr	r3, [r7, #8]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	ea42 0103 	orr.w	r1, r2, r3
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	687a      	ldr	r2, [r7, #4]
 80025d2:	430a      	orrs	r2, r1
 80025d4:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80025dc:	f000 80e3 	beq.w	80027a6 <QSPI_Config+0x322>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	68ba      	ldr	r2, [r7, #8]
 80025e6:	6852      	ldr	r2, [r2, #4]
 80025e8:	619a      	str	r2, [r3, #24]
}
 80025ea:	e0dc      	b.n	80027a6 <QSPI_Config+0x322>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 80025ec:	68bb      	ldr	r3, [r7, #8]
 80025ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80025f0:	68bb      	ldr	r3, [r7, #8]
 80025f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025f4:	431a      	orrs	r2, r3
 80025f6:	68bb      	ldr	r3, [r7, #8]
 80025f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80025fa:	431a      	orrs	r2, r3
 80025fc:	68bb      	ldr	r3, [r7, #8]
 80025fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002600:	431a      	orrs	r2, r3
 8002602:	68bb      	ldr	r3, [r7, #8]
 8002604:	695b      	ldr	r3, [r3, #20]
 8002606:	049b      	lsls	r3, r3, #18
 8002608:	431a      	orrs	r2, r3
 800260a:	68bb      	ldr	r3, [r7, #8]
 800260c:	6a1b      	ldr	r3, [r3, #32]
 800260e:	431a      	orrs	r2, r3
 8002610:	68bb      	ldr	r3, [r7, #8]
 8002612:	69db      	ldr	r3, [r3, #28]
 8002614:	431a      	orrs	r2, r3
 8002616:	68bb      	ldr	r3, [r7, #8]
 8002618:	699b      	ldr	r3, [r3, #24]
 800261a:	431a      	orrs	r2, r3
 800261c:	68bb      	ldr	r3, [r7, #8]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	ea42 0103 	orr.w	r1, r2, r3
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	687a      	ldr	r2, [r7, #4]
 800262a:	430a      	orrs	r2, r1
 800262c:	615a      	str	r2, [r3, #20]
        CLEAR_REG(hqspi->Instance->AR);
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	2200      	movs	r2, #0
 8002634:	619a      	str	r2, [r3, #24]
}
 8002636:	e0b6      	b.n	80027a6 <QSPI_Config+0x322>
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 8002638:	68bb      	ldr	r3, [r7, #8]
 800263a:	6a1b      	ldr	r3, [r3, #32]
 800263c:	2b00      	cmp	r3, #0
 800263e:	d05d      	beq.n	80026fc <QSPI_Config+0x278>
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	68ba      	ldr	r2, [r7, #8]
 8002646:	6892      	ldr	r2, [r2, #8]
 8002648:	61da      	str	r2, [r3, #28]
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 800264a:	68bb      	ldr	r3, [r7, #8]
 800264c:	69db      	ldr	r3, [r3, #28]
 800264e:	2b00      	cmp	r3, #0
 8002650:	d02e      	beq.n	80026b0 <QSPI_Config+0x22c>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8002652:	68bb      	ldr	r3, [r7, #8]
 8002654:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002656:	68bb      	ldr	r3, [r7, #8]
 8002658:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800265a:	431a      	orrs	r2, r3
 800265c:	68bb      	ldr	r3, [r7, #8]
 800265e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002660:	431a      	orrs	r2, r3
 8002662:	68bb      	ldr	r3, [r7, #8]
 8002664:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002666:	431a      	orrs	r2, r3
 8002668:	68bb      	ldr	r3, [r7, #8]
 800266a:	695b      	ldr	r3, [r3, #20]
 800266c:	049b      	lsls	r3, r3, #18
 800266e:	431a      	orrs	r2, r3
 8002670:	68bb      	ldr	r3, [r7, #8]
 8002672:	691b      	ldr	r3, [r3, #16]
 8002674:	431a      	orrs	r2, r3
 8002676:	68bb      	ldr	r3, [r7, #8]
 8002678:	6a1b      	ldr	r3, [r3, #32]
 800267a:	431a      	orrs	r2, r3
 800267c:	68bb      	ldr	r3, [r7, #8]
 800267e:	68db      	ldr	r3, [r3, #12]
 8002680:	431a      	orrs	r2, r3
 8002682:	68bb      	ldr	r3, [r7, #8]
 8002684:	69db      	ldr	r3, [r3, #28]
 8002686:	431a      	orrs	r2, r3
 8002688:	68bb      	ldr	r3, [r7, #8]
 800268a:	699b      	ldr	r3, [r3, #24]
 800268c:	ea42 0103 	orr.w	r1, r2, r3
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	687a      	ldr	r2, [r7, #4]
 8002696:	430a      	orrs	r2, r1
 8002698:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80026a0:	f000 8081 	beq.w	80027a6 <QSPI_Config+0x322>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	68ba      	ldr	r2, [r7, #8]
 80026aa:	6852      	ldr	r2, [r2, #4]
 80026ac:	619a      	str	r2, [r3, #24]
}
 80026ae:	e07a      	b.n	80027a6 <QSPI_Config+0x322>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 80026b0:	68bb      	ldr	r3, [r7, #8]
 80026b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80026b4:	68bb      	ldr	r3, [r7, #8]
 80026b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026b8:	431a      	orrs	r2, r3
 80026ba:	68bb      	ldr	r3, [r7, #8]
 80026bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80026be:	431a      	orrs	r2, r3
 80026c0:	68bb      	ldr	r3, [r7, #8]
 80026c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026c4:	431a      	orrs	r2, r3
 80026c6:	68bb      	ldr	r3, [r7, #8]
 80026c8:	695b      	ldr	r3, [r3, #20]
 80026ca:	049b      	lsls	r3, r3, #18
 80026cc:	431a      	orrs	r2, r3
 80026ce:	68bb      	ldr	r3, [r7, #8]
 80026d0:	691b      	ldr	r3, [r3, #16]
 80026d2:	431a      	orrs	r2, r3
 80026d4:	68bb      	ldr	r3, [r7, #8]
 80026d6:	6a1b      	ldr	r3, [r3, #32]
 80026d8:	431a      	orrs	r2, r3
 80026da:	68bb      	ldr	r3, [r7, #8]
 80026dc:	69db      	ldr	r3, [r3, #28]
 80026de:	431a      	orrs	r2, r3
 80026e0:	68bb      	ldr	r3, [r7, #8]
 80026e2:	699b      	ldr	r3, [r3, #24]
 80026e4:	ea42 0103 	orr.w	r1, r2, r3
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	687a      	ldr	r2, [r7, #4]
 80026ee:	430a      	orrs	r2, r1
 80026f0:	615a      	str	r2, [r3, #20]
        CLEAR_REG(hqspi->Instance->AR);
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	2200      	movs	r2, #0
 80026f8:	619a      	str	r2, [r3, #24]
}
 80026fa:	e054      	b.n	80027a6 <QSPI_Config+0x322>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 80026fc:	68bb      	ldr	r3, [r7, #8]
 80026fe:	69db      	ldr	r3, [r3, #28]
 8002700:	2b00      	cmp	r3, #0
 8002702:	d02a      	beq.n	800275a <QSPI_Config+0x2d6>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8002704:	68bb      	ldr	r3, [r7, #8]
 8002706:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002708:	68bb      	ldr	r3, [r7, #8]
 800270a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800270c:	431a      	orrs	r2, r3
 800270e:	68bb      	ldr	r3, [r7, #8]
 8002710:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002712:	431a      	orrs	r2, r3
 8002714:	68bb      	ldr	r3, [r7, #8]
 8002716:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002718:	431a      	orrs	r2, r3
 800271a:	68bb      	ldr	r3, [r7, #8]
 800271c:	695b      	ldr	r3, [r3, #20]
 800271e:	049b      	lsls	r3, r3, #18
 8002720:	431a      	orrs	r2, r3
 8002722:	68bb      	ldr	r3, [r7, #8]
 8002724:	6a1b      	ldr	r3, [r3, #32]
 8002726:	431a      	orrs	r2, r3
 8002728:	68bb      	ldr	r3, [r7, #8]
 800272a:	68db      	ldr	r3, [r3, #12]
 800272c:	431a      	orrs	r2, r3
 800272e:	68bb      	ldr	r3, [r7, #8]
 8002730:	69db      	ldr	r3, [r3, #28]
 8002732:	431a      	orrs	r2, r3
 8002734:	68bb      	ldr	r3, [r7, #8]
 8002736:	699b      	ldr	r3, [r3, #24]
 8002738:	ea42 0103 	orr.w	r1, r2, r3
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	687a      	ldr	r2, [r7, #4]
 8002742:	430a      	orrs	r2, r1
 8002744:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800274c:	d02b      	beq.n	80027a6 <QSPI_Config+0x322>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	68ba      	ldr	r2, [r7, #8]
 8002754:	6852      	ldr	r2, [r2, #4]
 8002756:	619a      	str	r2, [r3, #24]
}
 8002758:	e025      	b.n	80027a6 <QSPI_Config+0x322>
        if (cmd->DataMode != QSPI_DATA_NONE)
 800275a:	68bb      	ldr	r3, [r7, #8]
 800275c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800275e:	2b00      	cmp	r3, #0
 8002760:	d021      	beq.n	80027a6 <QSPI_Config+0x322>
          WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8002762:	68bb      	ldr	r3, [r7, #8]
 8002764:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002766:	68bb      	ldr	r3, [r7, #8]
 8002768:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800276a:	431a      	orrs	r2, r3
 800276c:	68bb      	ldr	r3, [r7, #8]
 800276e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002770:	431a      	orrs	r2, r3
 8002772:	68bb      	ldr	r3, [r7, #8]
 8002774:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002776:	431a      	orrs	r2, r3
 8002778:	68bb      	ldr	r3, [r7, #8]
 800277a:	695b      	ldr	r3, [r3, #20]
 800277c:	049b      	lsls	r3, r3, #18
 800277e:	431a      	orrs	r2, r3
 8002780:	68bb      	ldr	r3, [r7, #8]
 8002782:	6a1b      	ldr	r3, [r3, #32]
 8002784:	431a      	orrs	r2, r3
 8002786:	68bb      	ldr	r3, [r7, #8]
 8002788:	69db      	ldr	r3, [r3, #28]
 800278a:	431a      	orrs	r2, r3
 800278c:	68bb      	ldr	r3, [r7, #8]
 800278e:	699b      	ldr	r3, [r3, #24]
 8002790:	ea42 0103 	orr.w	r1, r2, r3
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	687a      	ldr	r2, [r7, #4]
 800279a:	430a      	orrs	r2, r1
 800279c:	615a      	str	r2, [r3, #20]
          CLEAR_REG(hqspi->Instance->AR);
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	2200      	movs	r2, #0
 80027a4:	619a      	str	r2, [r3, #24]
}
 80027a6:	bf00      	nop
 80027a8:	3714      	adds	r7, #20
 80027aa:	46bd      	mov	sp, r7
 80027ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b0:	4770      	bx	lr
	...

080027b4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	b08c      	sub	sp, #48	@ 0x30
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d102      	bne.n	80027c8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80027c2:	2301      	movs	r3, #1
 80027c4:	f000 bc48 	b.w	8003058 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f003 0301 	and.w	r3, r3, #1
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	f000 8088 	beq.w	80028e6 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80027d6:	4b99      	ldr	r3, [pc, #612]	@ (8002a3c <HAL_RCC_OscConfig+0x288>)
 80027d8:	691b      	ldr	r3, [r3, #16]
 80027da:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80027de:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80027e0:	4b96      	ldr	r3, [pc, #600]	@ (8002a3c <HAL_RCC_OscConfig+0x288>)
 80027e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027e4:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80027e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80027e8:	2b10      	cmp	r3, #16
 80027ea:	d007      	beq.n	80027fc <HAL_RCC_OscConfig+0x48>
 80027ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80027ee:	2b18      	cmp	r3, #24
 80027f0:	d111      	bne.n	8002816 <HAL_RCC_OscConfig+0x62>
 80027f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027f4:	f003 0303 	and.w	r3, r3, #3
 80027f8:	2b02      	cmp	r3, #2
 80027fa:	d10c      	bne.n	8002816 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027fc:	4b8f      	ldr	r3, [pc, #572]	@ (8002a3c <HAL_RCC_OscConfig+0x288>)
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002804:	2b00      	cmp	r3, #0
 8002806:	d06d      	beq.n	80028e4 <HAL_RCC_OscConfig+0x130>
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	685b      	ldr	r3, [r3, #4]
 800280c:	2b00      	cmp	r3, #0
 800280e:	d169      	bne.n	80028e4 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002810:	2301      	movs	r3, #1
 8002812:	f000 bc21 	b.w	8003058 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	685b      	ldr	r3, [r3, #4]
 800281a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800281e:	d106      	bne.n	800282e <HAL_RCC_OscConfig+0x7a>
 8002820:	4b86      	ldr	r3, [pc, #536]	@ (8002a3c <HAL_RCC_OscConfig+0x288>)
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	4a85      	ldr	r2, [pc, #532]	@ (8002a3c <HAL_RCC_OscConfig+0x288>)
 8002826:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800282a:	6013      	str	r3, [r2, #0]
 800282c:	e02e      	b.n	800288c <HAL_RCC_OscConfig+0xd8>
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	685b      	ldr	r3, [r3, #4]
 8002832:	2b00      	cmp	r3, #0
 8002834:	d10c      	bne.n	8002850 <HAL_RCC_OscConfig+0x9c>
 8002836:	4b81      	ldr	r3, [pc, #516]	@ (8002a3c <HAL_RCC_OscConfig+0x288>)
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	4a80      	ldr	r2, [pc, #512]	@ (8002a3c <HAL_RCC_OscConfig+0x288>)
 800283c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002840:	6013      	str	r3, [r2, #0]
 8002842:	4b7e      	ldr	r3, [pc, #504]	@ (8002a3c <HAL_RCC_OscConfig+0x288>)
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	4a7d      	ldr	r2, [pc, #500]	@ (8002a3c <HAL_RCC_OscConfig+0x288>)
 8002848:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800284c:	6013      	str	r3, [r2, #0]
 800284e:	e01d      	b.n	800288c <HAL_RCC_OscConfig+0xd8>
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	685b      	ldr	r3, [r3, #4]
 8002854:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002858:	d10c      	bne.n	8002874 <HAL_RCC_OscConfig+0xc0>
 800285a:	4b78      	ldr	r3, [pc, #480]	@ (8002a3c <HAL_RCC_OscConfig+0x288>)
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	4a77      	ldr	r2, [pc, #476]	@ (8002a3c <HAL_RCC_OscConfig+0x288>)
 8002860:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002864:	6013      	str	r3, [r2, #0]
 8002866:	4b75      	ldr	r3, [pc, #468]	@ (8002a3c <HAL_RCC_OscConfig+0x288>)
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	4a74      	ldr	r2, [pc, #464]	@ (8002a3c <HAL_RCC_OscConfig+0x288>)
 800286c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002870:	6013      	str	r3, [r2, #0]
 8002872:	e00b      	b.n	800288c <HAL_RCC_OscConfig+0xd8>
 8002874:	4b71      	ldr	r3, [pc, #452]	@ (8002a3c <HAL_RCC_OscConfig+0x288>)
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	4a70      	ldr	r2, [pc, #448]	@ (8002a3c <HAL_RCC_OscConfig+0x288>)
 800287a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800287e:	6013      	str	r3, [r2, #0]
 8002880:	4b6e      	ldr	r3, [pc, #440]	@ (8002a3c <HAL_RCC_OscConfig+0x288>)
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	4a6d      	ldr	r2, [pc, #436]	@ (8002a3c <HAL_RCC_OscConfig+0x288>)
 8002886:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800288a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	685b      	ldr	r3, [r3, #4]
 8002890:	2b00      	cmp	r3, #0
 8002892:	d013      	beq.n	80028bc <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002894:	f7fe ffe4 	bl	8001860 <HAL_GetTick>
 8002898:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800289a:	e008      	b.n	80028ae <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800289c:	f7fe ffe0 	bl	8001860 <HAL_GetTick>
 80028a0:	4602      	mov	r2, r0
 80028a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028a4:	1ad3      	subs	r3, r2, r3
 80028a6:	2b64      	cmp	r3, #100	@ 0x64
 80028a8:	d901      	bls.n	80028ae <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80028aa:	2303      	movs	r3, #3
 80028ac:	e3d4      	b.n	8003058 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80028ae:	4b63      	ldr	r3, [pc, #396]	@ (8002a3c <HAL_RCC_OscConfig+0x288>)
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d0f0      	beq.n	800289c <HAL_RCC_OscConfig+0xe8>
 80028ba:	e014      	b.n	80028e6 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028bc:	f7fe ffd0 	bl	8001860 <HAL_GetTick>
 80028c0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80028c2:	e008      	b.n	80028d6 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80028c4:	f7fe ffcc 	bl	8001860 <HAL_GetTick>
 80028c8:	4602      	mov	r2, r0
 80028ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028cc:	1ad3      	subs	r3, r2, r3
 80028ce:	2b64      	cmp	r3, #100	@ 0x64
 80028d0:	d901      	bls.n	80028d6 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80028d2:	2303      	movs	r3, #3
 80028d4:	e3c0      	b.n	8003058 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80028d6:	4b59      	ldr	r3, [pc, #356]	@ (8002a3c <HAL_RCC_OscConfig+0x288>)
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d1f0      	bne.n	80028c4 <HAL_RCC_OscConfig+0x110>
 80028e2:	e000      	b.n	80028e6 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80028e4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f003 0302 	and.w	r3, r3, #2
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	f000 80ca 	beq.w	8002a88 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80028f4:	4b51      	ldr	r3, [pc, #324]	@ (8002a3c <HAL_RCC_OscConfig+0x288>)
 80028f6:	691b      	ldr	r3, [r3, #16]
 80028f8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80028fc:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80028fe:	4b4f      	ldr	r3, [pc, #316]	@ (8002a3c <HAL_RCC_OscConfig+0x288>)
 8002900:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002902:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8002904:	6a3b      	ldr	r3, [r7, #32]
 8002906:	2b00      	cmp	r3, #0
 8002908:	d007      	beq.n	800291a <HAL_RCC_OscConfig+0x166>
 800290a:	6a3b      	ldr	r3, [r7, #32]
 800290c:	2b18      	cmp	r3, #24
 800290e:	d156      	bne.n	80029be <HAL_RCC_OscConfig+0x20a>
 8002910:	69fb      	ldr	r3, [r7, #28]
 8002912:	f003 0303 	and.w	r3, r3, #3
 8002916:	2b00      	cmp	r3, #0
 8002918:	d151      	bne.n	80029be <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800291a:	4b48      	ldr	r3, [pc, #288]	@ (8002a3c <HAL_RCC_OscConfig+0x288>)
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	f003 0304 	and.w	r3, r3, #4
 8002922:	2b00      	cmp	r3, #0
 8002924:	d005      	beq.n	8002932 <HAL_RCC_OscConfig+0x17e>
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	68db      	ldr	r3, [r3, #12]
 800292a:	2b00      	cmp	r3, #0
 800292c:	d101      	bne.n	8002932 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800292e:	2301      	movs	r3, #1
 8002930:	e392      	b.n	8003058 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002932:	4b42      	ldr	r3, [pc, #264]	@ (8002a3c <HAL_RCC_OscConfig+0x288>)
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f023 0219 	bic.w	r2, r3, #25
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	68db      	ldr	r3, [r3, #12]
 800293e:	493f      	ldr	r1, [pc, #252]	@ (8002a3c <HAL_RCC_OscConfig+0x288>)
 8002940:	4313      	orrs	r3, r2
 8002942:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002944:	f7fe ff8c 	bl	8001860 <HAL_GetTick>
 8002948:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800294a:	e008      	b.n	800295e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800294c:	f7fe ff88 	bl	8001860 <HAL_GetTick>
 8002950:	4602      	mov	r2, r0
 8002952:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002954:	1ad3      	subs	r3, r2, r3
 8002956:	2b02      	cmp	r3, #2
 8002958:	d901      	bls.n	800295e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800295a:	2303      	movs	r3, #3
 800295c:	e37c      	b.n	8003058 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800295e:	4b37      	ldr	r3, [pc, #220]	@ (8002a3c <HAL_RCC_OscConfig+0x288>)
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f003 0304 	and.w	r3, r3, #4
 8002966:	2b00      	cmp	r3, #0
 8002968:	d0f0      	beq.n	800294c <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800296a:	f7fe ffa9 	bl	80018c0 <HAL_GetREVID>
 800296e:	4603      	mov	r3, r0
 8002970:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002974:	4293      	cmp	r3, r2
 8002976:	d817      	bhi.n	80029a8 <HAL_RCC_OscConfig+0x1f4>
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	691b      	ldr	r3, [r3, #16]
 800297c:	2b40      	cmp	r3, #64	@ 0x40
 800297e:	d108      	bne.n	8002992 <HAL_RCC_OscConfig+0x1de>
 8002980:	4b2e      	ldr	r3, [pc, #184]	@ (8002a3c <HAL_RCC_OscConfig+0x288>)
 8002982:	685b      	ldr	r3, [r3, #4]
 8002984:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002988:	4a2c      	ldr	r2, [pc, #176]	@ (8002a3c <HAL_RCC_OscConfig+0x288>)
 800298a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800298e:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002990:	e07a      	b.n	8002a88 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002992:	4b2a      	ldr	r3, [pc, #168]	@ (8002a3c <HAL_RCC_OscConfig+0x288>)
 8002994:	685b      	ldr	r3, [r3, #4]
 8002996:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	691b      	ldr	r3, [r3, #16]
 800299e:	031b      	lsls	r3, r3, #12
 80029a0:	4926      	ldr	r1, [pc, #152]	@ (8002a3c <HAL_RCC_OscConfig+0x288>)
 80029a2:	4313      	orrs	r3, r2
 80029a4:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80029a6:	e06f      	b.n	8002a88 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029a8:	4b24      	ldr	r3, [pc, #144]	@ (8002a3c <HAL_RCC_OscConfig+0x288>)
 80029aa:	685b      	ldr	r3, [r3, #4]
 80029ac:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	691b      	ldr	r3, [r3, #16]
 80029b4:	061b      	lsls	r3, r3, #24
 80029b6:	4921      	ldr	r1, [pc, #132]	@ (8002a3c <HAL_RCC_OscConfig+0x288>)
 80029b8:	4313      	orrs	r3, r2
 80029ba:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80029bc:	e064      	b.n	8002a88 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	68db      	ldr	r3, [r3, #12]
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d047      	beq.n	8002a56 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80029c6:	4b1d      	ldr	r3, [pc, #116]	@ (8002a3c <HAL_RCC_OscConfig+0x288>)
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	f023 0219 	bic.w	r2, r3, #25
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	68db      	ldr	r3, [r3, #12]
 80029d2:	491a      	ldr	r1, [pc, #104]	@ (8002a3c <HAL_RCC_OscConfig+0x288>)
 80029d4:	4313      	orrs	r3, r2
 80029d6:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029d8:	f7fe ff42 	bl	8001860 <HAL_GetTick>
 80029dc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80029de:	e008      	b.n	80029f2 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80029e0:	f7fe ff3e 	bl	8001860 <HAL_GetTick>
 80029e4:	4602      	mov	r2, r0
 80029e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029e8:	1ad3      	subs	r3, r2, r3
 80029ea:	2b02      	cmp	r3, #2
 80029ec:	d901      	bls.n	80029f2 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 80029ee:	2303      	movs	r3, #3
 80029f0:	e332      	b.n	8003058 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80029f2:	4b12      	ldr	r3, [pc, #72]	@ (8002a3c <HAL_RCC_OscConfig+0x288>)
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f003 0304 	and.w	r3, r3, #4
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d0f0      	beq.n	80029e0 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029fe:	f7fe ff5f 	bl	80018c0 <HAL_GetREVID>
 8002a02:	4603      	mov	r3, r0
 8002a04:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002a08:	4293      	cmp	r3, r2
 8002a0a:	d819      	bhi.n	8002a40 <HAL_RCC_OscConfig+0x28c>
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	691b      	ldr	r3, [r3, #16]
 8002a10:	2b40      	cmp	r3, #64	@ 0x40
 8002a12:	d108      	bne.n	8002a26 <HAL_RCC_OscConfig+0x272>
 8002a14:	4b09      	ldr	r3, [pc, #36]	@ (8002a3c <HAL_RCC_OscConfig+0x288>)
 8002a16:	685b      	ldr	r3, [r3, #4]
 8002a18:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002a1c:	4a07      	ldr	r2, [pc, #28]	@ (8002a3c <HAL_RCC_OscConfig+0x288>)
 8002a1e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002a22:	6053      	str	r3, [r2, #4]
 8002a24:	e030      	b.n	8002a88 <HAL_RCC_OscConfig+0x2d4>
 8002a26:	4b05      	ldr	r3, [pc, #20]	@ (8002a3c <HAL_RCC_OscConfig+0x288>)
 8002a28:	685b      	ldr	r3, [r3, #4]
 8002a2a:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	691b      	ldr	r3, [r3, #16]
 8002a32:	031b      	lsls	r3, r3, #12
 8002a34:	4901      	ldr	r1, [pc, #4]	@ (8002a3c <HAL_RCC_OscConfig+0x288>)
 8002a36:	4313      	orrs	r3, r2
 8002a38:	604b      	str	r3, [r1, #4]
 8002a3a:	e025      	b.n	8002a88 <HAL_RCC_OscConfig+0x2d4>
 8002a3c:	58024400 	.word	0x58024400
 8002a40:	4b9a      	ldr	r3, [pc, #616]	@ (8002cac <HAL_RCC_OscConfig+0x4f8>)
 8002a42:	685b      	ldr	r3, [r3, #4]
 8002a44:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	691b      	ldr	r3, [r3, #16]
 8002a4c:	061b      	lsls	r3, r3, #24
 8002a4e:	4997      	ldr	r1, [pc, #604]	@ (8002cac <HAL_RCC_OscConfig+0x4f8>)
 8002a50:	4313      	orrs	r3, r2
 8002a52:	604b      	str	r3, [r1, #4]
 8002a54:	e018      	b.n	8002a88 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002a56:	4b95      	ldr	r3, [pc, #596]	@ (8002cac <HAL_RCC_OscConfig+0x4f8>)
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	4a94      	ldr	r2, [pc, #592]	@ (8002cac <HAL_RCC_OscConfig+0x4f8>)
 8002a5c:	f023 0301 	bic.w	r3, r3, #1
 8002a60:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a62:	f7fe fefd 	bl	8001860 <HAL_GetTick>
 8002a66:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002a68:	e008      	b.n	8002a7c <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a6a:	f7fe fef9 	bl	8001860 <HAL_GetTick>
 8002a6e:	4602      	mov	r2, r0
 8002a70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a72:	1ad3      	subs	r3, r2, r3
 8002a74:	2b02      	cmp	r3, #2
 8002a76:	d901      	bls.n	8002a7c <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8002a78:	2303      	movs	r3, #3
 8002a7a:	e2ed      	b.n	8003058 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002a7c:	4b8b      	ldr	r3, [pc, #556]	@ (8002cac <HAL_RCC_OscConfig+0x4f8>)
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	f003 0304 	and.w	r3, r3, #4
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d1f0      	bne.n	8002a6a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	f003 0310 	and.w	r3, r3, #16
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	f000 80a9 	beq.w	8002be8 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002a96:	4b85      	ldr	r3, [pc, #532]	@ (8002cac <HAL_RCC_OscConfig+0x4f8>)
 8002a98:	691b      	ldr	r3, [r3, #16]
 8002a9a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002a9e:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002aa0:	4b82      	ldr	r3, [pc, #520]	@ (8002cac <HAL_RCC_OscConfig+0x4f8>)
 8002aa2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002aa4:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8002aa6:	69bb      	ldr	r3, [r7, #24]
 8002aa8:	2b08      	cmp	r3, #8
 8002aaa:	d007      	beq.n	8002abc <HAL_RCC_OscConfig+0x308>
 8002aac:	69bb      	ldr	r3, [r7, #24]
 8002aae:	2b18      	cmp	r3, #24
 8002ab0:	d13a      	bne.n	8002b28 <HAL_RCC_OscConfig+0x374>
 8002ab2:	697b      	ldr	r3, [r7, #20]
 8002ab4:	f003 0303 	and.w	r3, r3, #3
 8002ab8:	2b01      	cmp	r3, #1
 8002aba:	d135      	bne.n	8002b28 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002abc:	4b7b      	ldr	r3, [pc, #492]	@ (8002cac <HAL_RCC_OscConfig+0x4f8>)
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d005      	beq.n	8002ad4 <HAL_RCC_OscConfig+0x320>
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	69db      	ldr	r3, [r3, #28]
 8002acc:	2b80      	cmp	r3, #128	@ 0x80
 8002ace:	d001      	beq.n	8002ad4 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8002ad0:	2301      	movs	r3, #1
 8002ad2:	e2c1      	b.n	8003058 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002ad4:	f7fe fef4 	bl	80018c0 <HAL_GetREVID>
 8002ad8:	4603      	mov	r3, r0
 8002ada:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002ade:	4293      	cmp	r3, r2
 8002ae0:	d817      	bhi.n	8002b12 <HAL_RCC_OscConfig+0x35e>
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	6a1b      	ldr	r3, [r3, #32]
 8002ae6:	2b20      	cmp	r3, #32
 8002ae8:	d108      	bne.n	8002afc <HAL_RCC_OscConfig+0x348>
 8002aea:	4b70      	ldr	r3, [pc, #448]	@ (8002cac <HAL_RCC_OscConfig+0x4f8>)
 8002aec:	685b      	ldr	r3, [r3, #4]
 8002aee:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8002af2:	4a6e      	ldr	r2, [pc, #440]	@ (8002cac <HAL_RCC_OscConfig+0x4f8>)
 8002af4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002af8:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002afa:	e075      	b.n	8002be8 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002afc:	4b6b      	ldr	r3, [pc, #428]	@ (8002cac <HAL_RCC_OscConfig+0x4f8>)
 8002afe:	685b      	ldr	r3, [r3, #4]
 8002b00:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	6a1b      	ldr	r3, [r3, #32]
 8002b08:	069b      	lsls	r3, r3, #26
 8002b0a:	4968      	ldr	r1, [pc, #416]	@ (8002cac <HAL_RCC_OscConfig+0x4f8>)
 8002b0c:	4313      	orrs	r3, r2
 8002b0e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002b10:	e06a      	b.n	8002be8 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002b12:	4b66      	ldr	r3, [pc, #408]	@ (8002cac <HAL_RCC_OscConfig+0x4f8>)
 8002b14:	68db      	ldr	r3, [r3, #12]
 8002b16:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	6a1b      	ldr	r3, [r3, #32]
 8002b1e:	061b      	lsls	r3, r3, #24
 8002b20:	4962      	ldr	r1, [pc, #392]	@ (8002cac <HAL_RCC_OscConfig+0x4f8>)
 8002b22:	4313      	orrs	r3, r2
 8002b24:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002b26:	e05f      	b.n	8002be8 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	69db      	ldr	r3, [r3, #28]
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d042      	beq.n	8002bb6 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8002b30:	4b5e      	ldr	r3, [pc, #376]	@ (8002cac <HAL_RCC_OscConfig+0x4f8>)
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	4a5d      	ldr	r2, [pc, #372]	@ (8002cac <HAL_RCC_OscConfig+0x4f8>)
 8002b36:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002b3a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b3c:	f7fe fe90 	bl	8001860 <HAL_GetTick>
 8002b40:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002b42:	e008      	b.n	8002b56 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002b44:	f7fe fe8c 	bl	8001860 <HAL_GetTick>
 8002b48:	4602      	mov	r2, r0
 8002b4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b4c:	1ad3      	subs	r3, r2, r3
 8002b4e:	2b02      	cmp	r3, #2
 8002b50:	d901      	bls.n	8002b56 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8002b52:	2303      	movs	r3, #3
 8002b54:	e280      	b.n	8003058 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002b56:	4b55      	ldr	r3, [pc, #340]	@ (8002cac <HAL_RCC_OscConfig+0x4f8>)
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d0f0      	beq.n	8002b44 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002b62:	f7fe fead 	bl	80018c0 <HAL_GetREVID>
 8002b66:	4603      	mov	r3, r0
 8002b68:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002b6c:	4293      	cmp	r3, r2
 8002b6e:	d817      	bhi.n	8002ba0 <HAL_RCC_OscConfig+0x3ec>
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	6a1b      	ldr	r3, [r3, #32]
 8002b74:	2b20      	cmp	r3, #32
 8002b76:	d108      	bne.n	8002b8a <HAL_RCC_OscConfig+0x3d6>
 8002b78:	4b4c      	ldr	r3, [pc, #304]	@ (8002cac <HAL_RCC_OscConfig+0x4f8>)
 8002b7a:	685b      	ldr	r3, [r3, #4]
 8002b7c:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8002b80:	4a4a      	ldr	r2, [pc, #296]	@ (8002cac <HAL_RCC_OscConfig+0x4f8>)
 8002b82:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002b86:	6053      	str	r3, [r2, #4]
 8002b88:	e02e      	b.n	8002be8 <HAL_RCC_OscConfig+0x434>
 8002b8a:	4b48      	ldr	r3, [pc, #288]	@ (8002cac <HAL_RCC_OscConfig+0x4f8>)
 8002b8c:	685b      	ldr	r3, [r3, #4]
 8002b8e:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	6a1b      	ldr	r3, [r3, #32]
 8002b96:	069b      	lsls	r3, r3, #26
 8002b98:	4944      	ldr	r1, [pc, #272]	@ (8002cac <HAL_RCC_OscConfig+0x4f8>)
 8002b9a:	4313      	orrs	r3, r2
 8002b9c:	604b      	str	r3, [r1, #4]
 8002b9e:	e023      	b.n	8002be8 <HAL_RCC_OscConfig+0x434>
 8002ba0:	4b42      	ldr	r3, [pc, #264]	@ (8002cac <HAL_RCC_OscConfig+0x4f8>)
 8002ba2:	68db      	ldr	r3, [r3, #12]
 8002ba4:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	6a1b      	ldr	r3, [r3, #32]
 8002bac:	061b      	lsls	r3, r3, #24
 8002bae:	493f      	ldr	r1, [pc, #252]	@ (8002cac <HAL_RCC_OscConfig+0x4f8>)
 8002bb0:	4313      	orrs	r3, r2
 8002bb2:	60cb      	str	r3, [r1, #12]
 8002bb4:	e018      	b.n	8002be8 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8002bb6:	4b3d      	ldr	r3, [pc, #244]	@ (8002cac <HAL_RCC_OscConfig+0x4f8>)
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	4a3c      	ldr	r2, [pc, #240]	@ (8002cac <HAL_RCC_OscConfig+0x4f8>)
 8002bbc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002bc0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bc2:	f7fe fe4d 	bl	8001860 <HAL_GetTick>
 8002bc6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002bc8:	e008      	b.n	8002bdc <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002bca:	f7fe fe49 	bl	8001860 <HAL_GetTick>
 8002bce:	4602      	mov	r2, r0
 8002bd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bd2:	1ad3      	subs	r3, r2, r3
 8002bd4:	2b02      	cmp	r3, #2
 8002bd6:	d901      	bls.n	8002bdc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002bd8:	2303      	movs	r3, #3
 8002bda:	e23d      	b.n	8003058 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002bdc:	4b33      	ldr	r3, [pc, #204]	@ (8002cac <HAL_RCC_OscConfig+0x4f8>)
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d1f0      	bne.n	8002bca <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	f003 0308 	and.w	r3, r3, #8
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d036      	beq.n	8002c62 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	695b      	ldr	r3, [r3, #20]
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d019      	beq.n	8002c30 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002bfc:	4b2b      	ldr	r3, [pc, #172]	@ (8002cac <HAL_RCC_OscConfig+0x4f8>)
 8002bfe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002c00:	4a2a      	ldr	r2, [pc, #168]	@ (8002cac <HAL_RCC_OscConfig+0x4f8>)
 8002c02:	f043 0301 	orr.w	r3, r3, #1
 8002c06:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c08:	f7fe fe2a 	bl	8001860 <HAL_GetTick>
 8002c0c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002c0e:	e008      	b.n	8002c22 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c10:	f7fe fe26 	bl	8001860 <HAL_GetTick>
 8002c14:	4602      	mov	r2, r0
 8002c16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c18:	1ad3      	subs	r3, r2, r3
 8002c1a:	2b02      	cmp	r3, #2
 8002c1c:	d901      	bls.n	8002c22 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8002c1e:	2303      	movs	r3, #3
 8002c20:	e21a      	b.n	8003058 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002c22:	4b22      	ldr	r3, [pc, #136]	@ (8002cac <HAL_RCC_OscConfig+0x4f8>)
 8002c24:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002c26:	f003 0302 	and.w	r3, r3, #2
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d0f0      	beq.n	8002c10 <HAL_RCC_OscConfig+0x45c>
 8002c2e:	e018      	b.n	8002c62 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002c30:	4b1e      	ldr	r3, [pc, #120]	@ (8002cac <HAL_RCC_OscConfig+0x4f8>)
 8002c32:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002c34:	4a1d      	ldr	r2, [pc, #116]	@ (8002cac <HAL_RCC_OscConfig+0x4f8>)
 8002c36:	f023 0301 	bic.w	r3, r3, #1
 8002c3a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c3c:	f7fe fe10 	bl	8001860 <HAL_GetTick>
 8002c40:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002c42:	e008      	b.n	8002c56 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c44:	f7fe fe0c 	bl	8001860 <HAL_GetTick>
 8002c48:	4602      	mov	r2, r0
 8002c4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c4c:	1ad3      	subs	r3, r2, r3
 8002c4e:	2b02      	cmp	r3, #2
 8002c50:	d901      	bls.n	8002c56 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8002c52:	2303      	movs	r3, #3
 8002c54:	e200      	b.n	8003058 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002c56:	4b15      	ldr	r3, [pc, #84]	@ (8002cac <HAL_RCC_OscConfig+0x4f8>)
 8002c58:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002c5a:	f003 0302 	and.w	r3, r3, #2
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d1f0      	bne.n	8002c44 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f003 0320 	and.w	r3, r3, #32
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d039      	beq.n	8002ce2 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	699b      	ldr	r3, [r3, #24]
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d01c      	beq.n	8002cb0 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002c76:	4b0d      	ldr	r3, [pc, #52]	@ (8002cac <HAL_RCC_OscConfig+0x4f8>)
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	4a0c      	ldr	r2, [pc, #48]	@ (8002cac <HAL_RCC_OscConfig+0x4f8>)
 8002c7c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002c80:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002c82:	f7fe fded 	bl	8001860 <HAL_GetTick>
 8002c86:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002c88:	e008      	b.n	8002c9c <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002c8a:	f7fe fde9 	bl	8001860 <HAL_GetTick>
 8002c8e:	4602      	mov	r2, r0
 8002c90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c92:	1ad3      	subs	r3, r2, r3
 8002c94:	2b02      	cmp	r3, #2
 8002c96:	d901      	bls.n	8002c9c <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8002c98:	2303      	movs	r3, #3
 8002c9a:	e1dd      	b.n	8003058 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002c9c:	4b03      	ldr	r3, [pc, #12]	@ (8002cac <HAL_RCC_OscConfig+0x4f8>)
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d0f0      	beq.n	8002c8a <HAL_RCC_OscConfig+0x4d6>
 8002ca8:	e01b      	b.n	8002ce2 <HAL_RCC_OscConfig+0x52e>
 8002caa:	bf00      	nop
 8002cac:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002cb0:	4b9b      	ldr	r3, [pc, #620]	@ (8002f20 <HAL_RCC_OscConfig+0x76c>)
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	4a9a      	ldr	r2, [pc, #616]	@ (8002f20 <HAL_RCC_OscConfig+0x76c>)
 8002cb6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002cba:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002cbc:	f7fe fdd0 	bl	8001860 <HAL_GetTick>
 8002cc0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002cc2:	e008      	b.n	8002cd6 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002cc4:	f7fe fdcc 	bl	8001860 <HAL_GetTick>
 8002cc8:	4602      	mov	r2, r0
 8002cca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ccc:	1ad3      	subs	r3, r2, r3
 8002cce:	2b02      	cmp	r3, #2
 8002cd0:	d901      	bls.n	8002cd6 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8002cd2:	2303      	movs	r3, #3
 8002cd4:	e1c0      	b.n	8003058 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002cd6:	4b92      	ldr	r3, [pc, #584]	@ (8002f20 <HAL_RCC_OscConfig+0x76c>)
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d1f0      	bne.n	8002cc4 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	f003 0304 	and.w	r3, r3, #4
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	f000 8081 	beq.w	8002df2 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002cf0:	4b8c      	ldr	r3, [pc, #560]	@ (8002f24 <HAL_RCC_OscConfig+0x770>)
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	4a8b      	ldr	r2, [pc, #556]	@ (8002f24 <HAL_RCC_OscConfig+0x770>)
 8002cf6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002cfa:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002cfc:	f7fe fdb0 	bl	8001860 <HAL_GetTick>
 8002d00:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002d02:	e008      	b.n	8002d16 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d04:	f7fe fdac 	bl	8001860 <HAL_GetTick>
 8002d08:	4602      	mov	r2, r0
 8002d0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d0c:	1ad3      	subs	r3, r2, r3
 8002d0e:	2b64      	cmp	r3, #100	@ 0x64
 8002d10:	d901      	bls.n	8002d16 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8002d12:	2303      	movs	r3, #3
 8002d14:	e1a0      	b.n	8003058 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002d16:	4b83      	ldr	r3, [pc, #524]	@ (8002f24 <HAL_RCC_OscConfig+0x770>)
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d0f0      	beq.n	8002d04 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	689b      	ldr	r3, [r3, #8]
 8002d26:	2b01      	cmp	r3, #1
 8002d28:	d106      	bne.n	8002d38 <HAL_RCC_OscConfig+0x584>
 8002d2a:	4b7d      	ldr	r3, [pc, #500]	@ (8002f20 <HAL_RCC_OscConfig+0x76c>)
 8002d2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d2e:	4a7c      	ldr	r2, [pc, #496]	@ (8002f20 <HAL_RCC_OscConfig+0x76c>)
 8002d30:	f043 0301 	orr.w	r3, r3, #1
 8002d34:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d36:	e02d      	b.n	8002d94 <HAL_RCC_OscConfig+0x5e0>
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	689b      	ldr	r3, [r3, #8]
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d10c      	bne.n	8002d5a <HAL_RCC_OscConfig+0x5a6>
 8002d40:	4b77      	ldr	r3, [pc, #476]	@ (8002f20 <HAL_RCC_OscConfig+0x76c>)
 8002d42:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d44:	4a76      	ldr	r2, [pc, #472]	@ (8002f20 <HAL_RCC_OscConfig+0x76c>)
 8002d46:	f023 0301 	bic.w	r3, r3, #1
 8002d4a:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d4c:	4b74      	ldr	r3, [pc, #464]	@ (8002f20 <HAL_RCC_OscConfig+0x76c>)
 8002d4e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d50:	4a73      	ldr	r2, [pc, #460]	@ (8002f20 <HAL_RCC_OscConfig+0x76c>)
 8002d52:	f023 0304 	bic.w	r3, r3, #4
 8002d56:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d58:	e01c      	b.n	8002d94 <HAL_RCC_OscConfig+0x5e0>
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	689b      	ldr	r3, [r3, #8]
 8002d5e:	2b05      	cmp	r3, #5
 8002d60:	d10c      	bne.n	8002d7c <HAL_RCC_OscConfig+0x5c8>
 8002d62:	4b6f      	ldr	r3, [pc, #444]	@ (8002f20 <HAL_RCC_OscConfig+0x76c>)
 8002d64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d66:	4a6e      	ldr	r2, [pc, #440]	@ (8002f20 <HAL_RCC_OscConfig+0x76c>)
 8002d68:	f043 0304 	orr.w	r3, r3, #4
 8002d6c:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d6e:	4b6c      	ldr	r3, [pc, #432]	@ (8002f20 <HAL_RCC_OscConfig+0x76c>)
 8002d70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d72:	4a6b      	ldr	r2, [pc, #428]	@ (8002f20 <HAL_RCC_OscConfig+0x76c>)
 8002d74:	f043 0301 	orr.w	r3, r3, #1
 8002d78:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d7a:	e00b      	b.n	8002d94 <HAL_RCC_OscConfig+0x5e0>
 8002d7c:	4b68      	ldr	r3, [pc, #416]	@ (8002f20 <HAL_RCC_OscConfig+0x76c>)
 8002d7e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d80:	4a67      	ldr	r2, [pc, #412]	@ (8002f20 <HAL_RCC_OscConfig+0x76c>)
 8002d82:	f023 0301 	bic.w	r3, r3, #1
 8002d86:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d88:	4b65      	ldr	r3, [pc, #404]	@ (8002f20 <HAL_RCC_OscConfig+0x76c>)
 8002d8a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d8c:	4a64      	ldr	r2, [pc, #400]	@ (8002f20 <HAL_RCC_OscConfig+0x76c>)
 8002d8e:	f023 0304 	bic.w	r3, r3, #4
 8002d92:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	689b      	ldr	r3, [r3, #8]
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d015      	beq.n	8002dc8 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d9c:	f7fe fd60 	bl	8001860 <HAL_GetTick>
 8002da0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002da2:	e00a      	b.n	8002dba <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002da4:	f7fe fd5c 	bl	8001860 <HAL_GetTick>
 8002da8:	4602      	mov	r2, r0
 8002daa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dac:	1ad3      	subs	r3, r2, r3
 8002dae:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002db2:	4293      	cmp	r3, r2
 8002db4:	d901      	bls.n	8002dba <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8002db6:	2303      	movs	r3, #3
 8002db8:	e14e      	b.n	8003058 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002dba:	4b59      	ldr	r3, [pc, #356]	@ (8002f20 <HAL_RCC_OscConfig+0x76c>)
 8002dbc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002dbe:	f003 0302 	and.w	r3, r3, #2
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d0ee      	beq.n	8002da4 <HAL_RCC_OscConfig+0x5f0>
 8002dc6:	e014      	b.n	8002df2 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002dc8:	f7fe fd4a 	bl	8001860 <HAL_GetTick>
 8002dcc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002dce:	e00a      	b.n	8002de6 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002dd0:	f7fe fd46 	bl	8001860 <HAL_GetTick>
 8002dd4:	4602      	mov	r2, r0
 8002dd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dd8:	1ad3      	subs	r3, r2, r3
 8002dda:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002dde:	4293      	cmp	r3, r2
 8002de0:	d901      	bls.n	8002de6 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8002de2:	2303      	movs	r3, #3
 8002de4:	e138      	b.n	8003058 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002de6:	4b4e      	ldr	r3, [pc, #312]	@ (8002f20 <HAL_RCC_OscConfig+0x76c>)
 8002de8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002dea:	f003 0302 	and.w	r3, r3, #2
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d1ee      	bne.n	8002dd0 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	f000 812d 	beq.w	8003056 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8002dfc:	4b48      	ldr	r3, [pc, #288]	@ (8002f20 <HAL_RCC_OscConfig+0x76c>)
 8002dfe:	691b      	ldr	r3, [r3, #16]
 8002e00:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002e04:	2b18      	cmp	r3, #24
 8002e06:	f000 80bd 	beq.w	8002f84 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e0e:	2b02      	cmp	r3, #2
 8002e10:	f040 809e 	bne.w	8002f50 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e14:	4b42      	ldr	r3, [pc, #264]	@ (8002f20 <HAL_RCC_OscConfig+0x76c>)
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	4a41      	ldr	r2, [pc, #260]	@ (8002f20 <HAL_RCC_OscConfig+0x76c>)
 8002e1a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002e1e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e20:	f7fe fd1e 	bl	8001860 <HAL_GetTick>
 8002e24:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002e26:	e008      	b.n	8002e3a <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e28:	f7fe fd1a 	bl	8001860 <HAL_GetTick>
 8002e2c:	4602      	mov	r2, r0
 8002e2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e30:	1ad3      	subs	r3, r2, r3
 8002e32:	2b02      	cmp	r3, #2
 8002e34:	d901      	bls.n	8002e3a <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8002e36:	2303      	movs	r3, #3
 8002e38:	e10e      	b.n	8003058 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002e3a:	4b39      	ldr	r3, [pc, #228]	@ (8002f20 <HAL_RCC_OscConfig+0x76c>)
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d1f0      	bne.n	8002e28 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002e46:	4b36      	ldr	r3, [pc, #216]	@ (8002f20 <HAL_RCC_OscConfig+0x76c>)
 8002e48:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002e4a:	4b37      	ldr	r3, [pc, #220]	@ (8002f28 <HAL_RCC_OscConfig+0x774>)
 8002e4c:	4013      	ands	r3, r2
 8002e4e:	687a      	ldr	r2, [r7, #4]
 8002e50:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8002e52:	687a      	ldr	r2, [r7, #4]
 8002e54:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002e56:	0112      	lsls	r2, r2, #4
 8002e58:	430a      	orrs	r2, r1
 8002e5a:	4931      	ldr	r1, [pc, #196]	@ (8002f20 <HAL_RCC_OscConfig+0x76c>)
 8002e5c:	4313      	orrs	r3, r2
 8002e5e:	628b      	str	r3, [r1, #40]	@ 0x28
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e64:	3b01      	subs	r3, #1
 8002e66:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e6e:	3b01      	subs	r3, #1
 8002e70:	025b      	lsls	r3, r3, #9
 8002e72:	b29b      	uxth	r3, r3
 8002e74:	431a      	orrs	r2, r3
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e7a:	3b01      	subs	r3, #1
 8002e7c:	041b      	lsls	r3, r3, #16
 8002e7e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8002e82:	431a      	orrs	r2, r3
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e88:	3b01      	subs	r3, #1
 8002e8a:	061b      	lsls	r3, r3, #24
 8002e8c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8002e90:	4923      	ldr	r1, [pc, #140]	@ (8002f20 <HAL_RCC_OscConfig+0x76c>)
 8002e92:	4313      	orrs	r3, r2
 8002e94:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8002e96:	4b22      	ldr	r3, [pc, #136]	@ (8002f20 <HAL_RCC_OscConfig+0x76c>)
 8002e98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e9a:	4a21      	ldr	r2, [pc, #132]	@ (8002f20 <HAL_RCC_OscConfig+0x76c>)
 8002e9c:	f023 0301 	bic.w	r3, r3, #1
 8002ea0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002ea2:	4b1f      	ldr	r3, [pc, #124]	@ (8002f20 <HAL_RCC_OscConfig+0x76c>)
 8002ea4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002ea6:	4b21      	ldr	r3, [pc, #132]	@ (8002f2c <HAL_RCC_OscConfig+0x778>)
 8002ea8:	4013      	ands	r3, r2
 8002eaa:	687a      	ldr	r2, [r7, #4]
 8002eac:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002eae:	00d2      	lsls	r2, r2, #3
 8002eb0:	491b      	ldr	r1, [pc, #108]	@ (8002f20 <HAL_RCC_OscConfig+0x76c>)
 8002eb2:	4313      	orrs	r3, r2
 8002eb4:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8002eb6:	4b1a      	ldr	r3, [pc, #104]	@ (8002f20 <HAL_RCC_OscConfig+0x76c>)
 8002eb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002eba:	f023 020c 	bic.w	r2, r3, #12
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ec2:	4917      	ldr	r1, [pc, #92]	@ (8002f20 <HAL_RCC_OscConfig+0x76c>)
 8002ec4:	4313      	orrs	r3, r2
 8002ec6:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8002ec8:	4b15      	ldr	r3, [pc, #84]	@ (8002f20 <HAL_RCC_OscConfig+0x76c>)
 8002eca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ecc:	f023 0202 	bic.w	r2, r3, #2
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ed4:	4912      	ldr	r1, [pc, #72]	@ (8002f20 <HAL_RCC_OscConfig+0x76c>)
 8002ed6:	4313      	orrs	r3, r2
 8002ed8:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002eda:	4b11      	ldr	r3, [pc, #68]	@ (8002f20 <HAL_RCC_OscConfig+0x76c>)
 8002edc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ede:	4a10      	ldr	r2, [pc, #64]	@ (8002f20 <HAL_RCC_OscConfig+0x76c>)
 8002ee0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ee4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002ee6:	4b0e      	ldr	r3, [pc, #56]	@ (8002f20 <HAL_RCC_OscConfig+0x76c>)
 8002ee8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002eea:	4a0d      	ldr	r2, [pc, #52]	@ (8002f20 <HAL_RCC_OscConfig+0x76c>)
 8002eec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002ef0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8002ef2:	4b0b      	ldr	r3, [pc, #44]	@ (8002f20 <HAL_RCC_OscConfig+0x76c>)
 8002ef4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ef6:	4a0a      	ldr	r2, [pc, #40]	@ (8002f20 <HAL_RCC_OscConfig+0x76c>)
 8002ef8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002efc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8002efe:	4b08      	ldr	r3, [pc, #32]	@ (8002f20 <HAL_RCC_OscConfig+0x76c>)
 8002f00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f02:	4a07      	ldr	r2, [pc, #28]	@ (8002f20 <HAL_RCC_OscConfig+0x76c>)
 8002f04:	f043 0301 	orr.w	r3, r3, #1
 8002f08:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002f0a:	4b05      	ldr	r3, [pc, #20]	@ (8002f20 <HAL_RCC_OscConfig+0x76c>)
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	4a04      	ldr	r2, [pc, #16]	@ (8002f20 <HAL_RCC_OscConfig+0x76c>)
 8002f10:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002f14:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f16:	f7fe fca3 	bl	8001860 <HAL_GetTick>
 8002f1a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002f1c:	e011      	b.n	8002f42 <HAL_RCC_OscConfig+0x78e>
 8002f1e:	bf00      	nop
 8002f20:	58024400 	.word	0x58024400
 8002f24:	58024800 	.word	0x58024800
 8002f28:	fffffc0c 	.word	0xfffffc0c
 8002f2c:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f30:	f7fe fc96 	bl	8001860 <HAL_GetTick>
 8002f34:	4602      	mov	r2, r0
 8002f36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f38:	1ad3      	subs	r3, r2, r3
 8002f3a:	2b02      	cmp	r3, #2
 8002f3c:	d901      	bls.n	8002f42 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8002f3e:	2303      	movs	r3, #3
 8002f40:	e08a      	b.n	8003058 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002f42:	4b47      	ldr	r3, [pc, #284]	@ (8003060 <HAL_RCC_OscConfig+0x8ac>)
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d0f0      	beq.n	8002f30 <HAL_RCC_OscConfig+0x77c>
 8002f4e:	e082      	b.n	8003056 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f50:	4b43      	ldr	r3, [pc, #268]	@ (8003060 <HAL_RCC_OscConfig+0x8ac>)
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	4a42      	ldr	r2, [pc, #264]	@ (8003060 <HAL_RCC_OscConfig+0x8ac>)
 8002f56:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002f5a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f5c:	f7fe fc80 	bl	8001860 <HAL_GetTick>
 8002f60:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002f62:	e008      	b.n	8002f76 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f64:	f7fe fc7c 	bl	8001860 <HAL_GetTick>
 8002f68:	4602      	mov	r2, r0
 8002f6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f6c:	1ad3      	subs	r3, r2, r3
 8002f6e:	2b02      	cmp	r3, #2
 8002f70:	d901      	bls.n	8002f76 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8002f72:	2303      	movs	r3, #3
 8002f74:	e070      	b.n	8003058 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002f76:	4b3a      	ldr	r3, [pc, #232]	@ (8003060 <HAL_RCC_OscConfig+0x8ac>)
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d1f0      	bne.n	8002f64 <HAL_RCC_OscConfig+0x7b0>
 8002f82:	e068      	b.n	8003056 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8002f84:	4b36      	ldr	r3, [pc, #216]	@ (8003060 <HAL_RCC_OscConfig+0x8ac>)
 8002f86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f88:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002f8a:	4b35      	ldr	r3, [pc, #212]	@ (8003060 <HAL_RCC_OscConfig+0x8ac>)
 8002f8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f8e:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f94:	2b01      	cmp	r3, #1
 8002f96:	d031      	beq.n	8002ffc <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f98:	693b      	ldr	r3, [r7, #16]
 8002f9a:	f003 0203 	and.w	r2, r3, #3
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002fa2:	429a      	cmp	r2, r3
 8002fa4:	d12a      	bne.n	8002ffc <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002fa6:	693b      	ldr	r3, [r7, #16]
 8002fa8:	091b      	lsrs	r3, r3, #4
 8002faa:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002fb2:	429a      	cmp	r2, r3
 8002fb4:	d122      	bne.n	8002ffc <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fc0:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002fc2:	429a      	cmp	r2, r3
 8002fc4:	d11a      	bne.n	8002ffc <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	0a5b      	lsrs	r3, r3, #9
 8002fca:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002fd2:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002fd4:	429a      	cmp	r2, r3
 8002fd6:	d111      	bne.n	8002ffc <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	0c1b      	lsrs	r3, r3, #16
 8002fdc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002fe4:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002fe6:	429a      	cmp	r2, r3
 8002fe8:	d108      	bne.n	8002ffc <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	0e1b      	lsrs	r3, r3, #24
 8002fee:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ff6:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002ff8:	429a      	cmp	r2, r3
 8002ffa:	d001      	beq.n	8003000 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8002ffc:	2301      	movs	r3, #1
 8002ffe:	e02b      	b.n	8003058 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8003000:	4b17      	ldr	r3, [pc, #92]	@ (8003060 <HAL_RCC_OscConfig+0x8ac>)
 8003002:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003004:	08db      	lsrs	r3, r3, #3
 8003006:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800300a:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003010:	693a      	ldr	r2, [r7, #16]
 8003012:	429a      	cmp	r2, r3
 8003014:	d01f      	beq.n	8003056 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8003016:	4b12      	ldr	r3, [pc, #72]	@ (8003060 <HAL_RCC_OscConfig+0x8ac>)
 8003018:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800301a:	4a11      	ldr	r2, [pc, #68]	@ (8003060 <HAL_RCC_OscConfig+0x8ac>)
 800301c:	f023 0301 	bic.w	r3, r3, #1
 8003020:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003022:	f7fe fc1d 	bl	8001860 <HAL_GetTick>
 8003026:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8003028:	bf00      	nop
 800302a:	f7fe fc19 	bl	8001860 <HAL_GetTick>
 800302e:	4602      	mov	r2, r0
 8003030:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003032:	4293      	cmp	r3, r2
 8003034:	d0f9      	beq.n	800302a <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003036:	4b0a      	ldr	r3, [pc, #40]	@ (8003060 <HAL_RCC_OscConfig+0x8ac>)
 8003038:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800303a:	4b0a      	ldr	r3, [pc, #40]	@ (8003064 <HAL_RCC_OscConfig+0x8b0>)
 800303c:	4013      	ands	r3, r2
 800303e:	687a      	ldr	r2, [r7, #4]
 8003040:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003042:	00d2      	lsls	r2, r2, #3
 8003044:	4906      	ldr	r1, [pc, #24]	@ (8003060 <HAL_RCC_OscConfig+0x8ac>)
 8003046:	4313      	orrs	r3, r2
 8003048:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800304a:	4b05      	ldr	r3, [pc, #20]	@ (8003060 <HAL_RCC_OscConfig+0x8ac>)
 800304c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800304e:	4a04      	ldr	r2, [pc, #16]	@ (8003060 <HAL_RCC_OscConfig+0x8ac>)
 8003050:	f043 0301 	orr.w	r3, r3, #1
 8003054:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8003056:	2300      	movs	r3, #0
}
 8003058:	4618      	mov	r0, r3
 800305a:	3730      	adds	r7, #48	@ 0x30
 800305c:	46bd      	mov	sp, r7
 800305e:	bd80      	pop	{r7, pc}
 8003060:	58024400 	.word	0x58024400
 8003064:	ffff0007 	.word	0xffff0007

08003068 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003068:	b580      	push	{r7, lr}
 800306a:	b086      	sub	sp, #24
 800306c:	af00      	add	r7, sp, #0
 800306e:	6078      	str	r0, [r7, #4]
 8003070:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	2b00      	cmp	r3, #0
 8003076:	d101      	bne.n	800307c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003078:	2301      	movs	r3, #1
 800307a:	e19c      	b.n	80033b6 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800307c:	4b8a      	ldr	r3, [pc, #552]	@ (80032a8 <HAL_RCC_ClockConfig+0x240>)
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f003 030f 	and.w	r3, r3, #15
 8003084:	683a      	ldr	r2, [r7, #0]
 8003086:	429a      	cmp	r2, r3
 8003088:	d910      	bls.n	80030ac <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800308a:	4b87      	ldr	r3, [pc, #540]	@ (80032a8 <HAL_RCC_ClockConfig+0x240>)
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	f023 020f 	bic.w	r2, r3, #15
 8003092:	4985      	ldr	r1, [pc, #532]	@ (80032a8 <HAL_RCC_ClockConfig+0x240>)
 8003094:	683b      	ldr	r3, [r7, #0]
 8003096:	4313      	orrs	r3, r2
 8003098:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800309a:	4b83      	ldr	r3, [pc, #524]	@ (80032a8 <HAL_RCC_ClockConfig+0x240>)
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f003 030f 	and.w	r3, r3, #15
 80030a2:	683a      	ldr	r2, [r7, #0]
 80030a4:	429a      	cmp	r2, r3
 80030a6:	d001      	beq.n	80030ac <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80030a8:	2301      	movs	r3, #1
 80030aa:	e184      	b.n	80033b6 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f003 0304 	and.w	r3, r3, #4
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d010      	beq.n	80030da <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	691a      	ldr	r2, [r3, #16]
 80030bc:	4b7b      	ldr	r3, [pc, #492]	@ (80032ac <HAL_RCC_ClockConfig+0x244>)
 80030be:	699b      	ldr	r3, [r3, #24]
 80030c0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80030c4:	429a      	cmp	r2, r3
 80030c6:	d908      	bls.n	80030da <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80030c8:	4b78      	ldr	r3, [pc, #480]	@ (80032ac <HAL_RCC_ClockConfig+0x244>)
 80030ca:	699b      	ldr	r3, [r3, #24]
 80030cc:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	691b      	ldr	r3, [r3, #16]
 80030d4:	4975      	ldr	r1, [pc, #468]	@ (80032ac <HAL_RCC_ClockConfig+0x244>)
 80030d6:	4313      	orrs	r3, r2
 80030d8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f003 0308 	and.w	r3, r3, #8
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d010      	beq.n	8003108 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	695a      	ldr	r2, [r3, #20]
 80030ea:	4b70      	ldr	r3, [pc, #448]	@ (80032ac <HAL_RCC_ClockConfig+0x244>)
 80030ec:	69db      	ldr	r3, [r3, #28]
 80030ee:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80030f2:	429a      	cmp	r2, r3
 80030f4:	d908      	bls.n	8003108 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80030f6:	4b6d      	ldr	r3, [pc, #436]	@ (80032ac <HAL_RCC_ClockConfig+0x244>)
 80030f8:	69db      	ldr	r3, [r3, #28]
 80030fa:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	695b      	ldr	r3, [r3, #20]
 8003102:	496a      	ldr	r1, [pc, #424]	@ (80032ac <HAL_RCC_ClockConfig+0x244>)
 8003104:	4313      	orrs	r3, r2
 8003106:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	f003 0310 	and.w	r3, r3, #16
 8003110:	2b00      	cmp	r3, #0
 8003112:	d010      	beq.n	8003136 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	699a      	ldr	r2, [r3, #24]
 8003118:	4b64      	ldr	r3, [pc, #400]	@ (80032ac <HAL_RCC_ClockConfig+0x244>)
 800311a:	69db      	ldr	r3, [r3, #28]
 800311c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003120:	429a      	cmp	r2, r3
 8003122:	d908      	bls.n	8003136 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003124:	4b61      	ldr	r3, [pc, #388]	@ (80032ac <HAL_RCC_ClockConfig+0x244>)
 8003126:	69db      	ldr	r3, [r3, #28]
 8003128:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	699b      	ldr	r3, [r3, #24]
 8003130:	495e      	ldr	r1, [pc, #376]	@ (80032ac <HAL_RCC_ClockConfig+0x244>)
 8003132:	4313      	orrs	r3, r2
 8003134:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f003 0320 	and.w	r3, r3, #32
 800313e:	2b00      	cmp	r3, #0
 8003140:	d010      	beq.n	8003164 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	69da      	ldr	r2, [r3, #28]
 8003146:	4b59      	ldr	r3, [pc, #356]	@ (80032ac <HAL_RCC_ClockConfig+0x244>)
 8003148:	6a1b      	ldr	r3, [r3, #32]
 800314a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800314e:	429a      	cmp	r2, r3
 8003150:	d908      	bls.n	8003164 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003152:	4b56      	ldr	r3, [pc, #344]	@ (80032ac <HAL_RCC_ClockConfig+0x244>)
 8003154:	6a1b      	ldr	r3, [r3, #32]
 8003156:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	69db      	ldr	r3, [r3, #28]
 800315e:	4953      	ldr	r1, [pc, #332]	@ (80032ac <HAL_RCC_ClockConfig+0x244>)
 8003160:	4313      	orrs	r3, r2
 8003162:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	f003 0302 	and.w	r3, r3, #2
 800316c:	2b00      	cmp	r3, #0
 800316e:	d010      	beq.n	8003192 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	68da      	ldr	r2, [r3, #12]
 8003174:	4b4d      	ldr	r3, [pc, #308]	@ (80032ac <HAL_RCC_ClockConfig+0x244>)
 8003176:	699b      	ldr	r3, [r3, #24]
 8003178:	f003 030f 	and.w	r3, r3, #15
 800317c:	429a      	cmp	r2, r3
 800317e:	d908      	bls.n	8003192 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003180:	4b4a      	ldr	r3, [pc, #296]	@ (80032ac <HAL_RCC_ClockConfig+0x244>)
 8003182:	699b      	ldr	r3, [r3, #24]
 8003184:	f023 020f 	bic.w	r2, r3, #15
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	68db      	ldr	r3, [r3, #12]
 800318c:	4947      	ldr	r1, [pc, #284]	@ (80032ac <HAL_RCC_ClockConfig+0x244>)
 800318e:	4313      	orrs	r3, r2
 8003190:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	f003 0301 	and.w	r3, r3, #1
 800319a:	2b00      	cmp	r3, #0
 800319c:	d055      	beq.n	800324a <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800319e:	4b43      	ldr	r3, [pc, #268]	@ (80032ac <HAL_RCC_ClockConfig+0x244>)
 80031a0:	699b      	ldr	r3, [r3, #24]
 80031a2:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	689b      	ldr	r3, [r3, #8]
 80031aa:	4940      	ldr	r1, [pc, #256]	@ (80032ac <HAL_RCC_ClockConfig+0x244>)
 80031ac:	4313      	orrs	r3, r2
 80031ae:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	685b      	ldr	r3, [r3, #4]
 80031b4:	2b02      	cmp	r3, #2
 80031b6:	d107      	bne.n	80031c8 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80031b8:	4b3c      	ldr	r3, [pc, #240]	@ (80032ac <HAL_RCC_ClockConfig+0x244>)
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d121      	bne.n	8003208 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80031c4:	2301      	movs	r3, #1
 80031c6:	e0f6      	b.n	80033b6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	685b      	ldr	r3, [r3, #4]
 80031cc:	2b03      	cmp	r3, #3
 80031ce:	d107      	bne.n	80031e0 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80031d0:	4b36      	ldr	r3, [pc, #216]	@ (80032ac <HAL_RCC_ClockConfig+0x244>)
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d115      	bne.n	8003208 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80031dc:	2301      	movs	r3, #1
 80031de:	e0ea      	b.n	80033b6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	685b      	ldr	r3, [r3, #4]
 80031e4:	2b01      	cmp	r3, #1
 80031e6:	d107      	bne.n	80031f8 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80031e8:	4b30      	ldr	r3, [pc, #192]	@ (80032ac <HAL_RCC_ClockConfig+0x244>)
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d109      	bne.n	8003208 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80031f4:	2301      	movs	r3, #1
 80031f6:	e0de      	b.n	80033b6 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80031f8:	4b2c      	ldr	r3, [pc, #176]	@ (80032ac <HAL_RCC_ClockConfig+0x244>)
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	f003 0304 	and.w	r3, r3, #4
 8003200:	2b00      	cmp	r3, #0
 8003202:	d101      	bne.n	8003208 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003204:	2301      	movs	r3, #1
 8003206:	e0d6      	b.n	80033b6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003208:	4b28      	ldr	r3, [pc, #160]	@ (80032ac <HAL_RCC_ClockConfig+0x244>)
 800320a:	691b      	ldr	r3, [r3, #16]
 800320c:	f023 0207 	bic.w	r2, r3, #7
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	685b      	ldr	r3, [r3, #4]
 8003214:	4925      	ldr	r1, [pc, #148]	@ (80032ac <HAL_RCC_ClockConfig+0x244>)
 8003216:	4313      	orrs	r3, r2
 8003218:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800321a:	f7fe fb21 	bl	8001860 <HAL_GetTick>
 800321e:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003220:	e00a      	b.n	8003238 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003222:	f7fe fb1d 	bl	8001860 <HAL_GetTick>
 8003226:	4602      	mov	r2, r0
 8003228:	697b      	ldr	r3, [r7, #20]
 800322a:	1ad3      	subs	r3, r2, r3
 800322c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003230:	4293      	cmp	r3, r2
 8003232:	d901      	bls.n	8003238 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8003234:	2303      	movs	r3, #3
 8003236:	e0be      	b.n	80033b6 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003238:	4b1c      	ldr	r3, [pc, #112]	@ (80032ac <HAL_RCC_ClockConfig+0x244>)
 800323a:	691b      	ldr	r3, [r3, #16]
 800323c:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	685b      	ldr	r3, [r3, #4]
 8003244:	00db      	lsls	r3, r3, #3
 8003246:	429a      	cmp	r2, r3
 8003248:	d1eb      	bne.n	8003222 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f003 0302 	and.w	r3, r3, #2
 8003252:	2b00      	cmp	r3, #0
 8003254:	d010      	beq.n	8003278 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	68da      	ldr	r2, [r3, #12]
 800325a:	4b14      	ldr	r3, [pc, #80]	@ (80032ac <HAL_RCC_ClockConfig+0x244>)
 800325c:	699b      	ldr	r3, [r3, #24]
 800325e:	f003 030f 	and.w	r3, r3, #15
 8003262:	429a      	cmp	r2, r3
 8003264:	d208      	bcs.n	8003278 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003266:	4b11      	ldr	r3, [pc, #68]	@ (80032ac <HAL_RCC_ClockConfig+0x244>)
 8003268:	699b      	ldr	r3, [r3, #24]
 800326a:	f023 020f 	bic.w	r2, r3, #15
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	68db      	ldr	r3, [r3, #12]
 8003272:	490e      	ldr	r1, [pc, #56]	@ (80032ac <HAL_RCC_ClockConfig+0x244>)
 8003274:	4313      	orrs	r3, r2
 8003276:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003278:	4b0b      	ldr	r3, [pc, #44]	@ (80032a8 <HAL_RCC_ClockConfig+0x240>)
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	f003 030f 	and.w	r3, r3, #15
 8003280:	683a      	ldr	r2, [r7, #0]
 8003282:	429a      	cmp	r2, r3
 8003284:	d214      	bcs.n	80032b0 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003286:	4b08      	ldr	r3, [pc, #32]	@ (80032a8 <HAL_RCC_ClockConfig+0x240>)
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	f023 020f 	bic.w	r2, r3, #15
 800328e:	4906      	ldr	r1, [pc, #24]	@ (80032a8 <HAL_RCC_ClockConfig+0x240>)
 8003290:	683b      	ldr	r3, [r7, #0]
 8003292:	4313      	orrs	r3, r2
 8003294:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003296:	4b04      	ldr	r3, [pc, #16]	@ (80032a8 <HAL_RCC_ClockConfig+0x240>)
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	f003 030f 	and.w	r3, r3, #15
 800329e:	683a      	ldr	r2, [r7, #0]
 80032a0:	429a      	cmp	r2, r3
 80032a2:	d005      	beq.n	80032b0 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80032a4:	2301      	movs	r3, #1
 80032a6:	e086      	b.n	80033b6 <HAL_RCC_ClockConfig+0x34e>
 80032a8:	52002000 	.word	0x52002000
 80032ac:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	f003 0304 	and.w	r3, r3, #4
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d010      	beq.n	80032de <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	691a      	ldr	r2, [r3, #16]
 80032c0:	4b3f      	ldr	r3, [pc, #252]	@ (80033c0 <HAL_RCC_ClockConfig+0x358>)
 80032c2:	699b      	ldr	r3, [r3, #24]
 80032c4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80032c8:	429a      	cmp	r2, r3
 80032ca:	d208      	bcs.n	80032de <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80032cc:	4b3c      	ldr	r3, [pc, #240]	@ (80033c0 <HAL_RCC_ClockConfig+0x358>)
 80032ce:	699b      	ldr	r3, [r3, #24]
 80032d0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	691b      	ldr	r3, [r3, #16]
 80032d8:	4939      	ldr	r1, [pc, #228]	@ (80033c0 <HAL_RCC_ClockConfig+0x358>)
 80032da:	4313      	orrs	r3, r2
 80032dc:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f003 0308 	and.w	r3, r3, #8
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d010      	beq.n	800330c <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	695a      	ldr	r2, [r3, #20]
 80032ee:	4b34      	ldr	r3, [pc, #208]	@ (80033c0 <HAL_RCC_ClockConfig+0x358>)
 80032f0:	69db      	ldr	r3, [r3, #28]
 80032f2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80032f6:	429a      	cmp	r2, r3
 80032f8:	d208      	bcs.n	800330c <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80032fa:	4b31      	ldr	r3, [pc, #196]	@ (80033c0 <HAL_RCC_ClockConfig+0x358>)
 80032fc:	69db      	ldr	r3, [r3, #28]
 80032fe:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	695b      	ldr	r3, [r3, #20]
 8003306:	492e      	ldr	r1, [pc, #184]	@ (80033c0 <HAL_RCC_ClockConfig+0x358>)
 8003308:	4313      	orrs	r3, r2
 800330a:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f003 0310 	and.w	r3, r3, #16
 8003314:	2b00      	cmp	r3, #0
 8003316:	d010      	beq.n	800333a <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	699a      	ldr	r2, [r3, #24]
 800331c:	4b28      	ldr	r3, [pc, #160]	@ (80033c0 <HAL_RCC_ClockConfig+0x358>)
 800331e:	69db      	ldr	r3, [r3, #28]
 8003320:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003324:	429a      	cmp	r2, r3
 8003326:	d208      	bcs.n	800333a <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003328:	4b25      	ldr	r3, [pc, #148]	@ (80033c0 <HAL_RCC_ClockConfig+0x358>)
 800332a:	69db      	ldr	r3, [r3, #28]
 800332c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	699b      	ldr	r3, [r3, #24]
 8003334:	4922      	ldr	r1, [pc, #136]	@ (80033c0 <HAL_RCC_ClockConfig+0x358>)
 8003336:	4313      	orrs	r3, r2
 8003338:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	f003 0320 	and.w	r3, r3, #32
 8003342:	2b00      	cmp	r3, #0
 8003344:	d010      	beq.n	8003368 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	69da      	ldr	r2, [r3, #28]
 800334a:	4b1d      	ldr	r3, [pc, #116]	@ (80033c0 <HAL_RCC_ClockConfig+0x358>)
 800334c:	6a1b      	ldr	r3, [r3, #32]
 800334e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003352:	429a      	cmp	r2, r3
 8003354:	d208      	bcs.n	8003368 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003356:	4b1a      	ldr	r3, [pc, #104]	@ (80033c0 <HAL_RCC_ClockConfig+0x358>)
 8003358:	6a1b      	ldr	r3, [r3, #32]
 800335a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	69db      	ldr	r3, [r3, #28]
 8003362:	4917      	ldr	r1, [pc, #92]	@ (80033c0 <HAL_RCC_ClockConfig+0x358>)
 8003364:	4313      	orrs	r3, r2
 8003366:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003368:	f000 f844 	bl	80033f4 <HAL_RCC_GetSysClockFreq>
 800336c:	4602      	mov	r2, r0
 800336e:	4b14      	ldr	r3, [pc, #80]	@ (80033c0 <HAL_RCC_ClockConfig+0x358>)
 8003370:	699b      	ldr	r3, [r3, #24]
 8003372:	0a1b      	lsrs	r3, r3, #8
 8003374:	f003 030f 	and.w	r3, r3, #15
 8003378:	4912      	ldr	r1, [pc, #72]	@ (80033c4 <HAL_RCC_ClockConfig+0x35c>)
 800337a:	5ccb      	ldrb	r3, [r1, r3]
 800337c:	f003 031f 	and.w	r3, r3, #31
 8003380:	fa22 f303 	lsr.w	r3, r2, r3
 8003384:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003386:	4b0e      	ldr	r3, [pc, #56]	@ (80033c0 <HAL_RCC_ClockConfig+0x358>)
 8003388:	699b      	ldr	r3, [r3, #24]
 800338a:	f003 030f 	and.w	r3, r3, #15
 800338e:	4a0d      	ldr	r2, [pc, #52]	@ (80033c4 <HAL_RCC_ClockConfig+0x35c>)
 8003390:	5cd3      	ldrb	r3, [r2, r3]
 8003392:	f003 031f 	and.w	r3, r3, #31
 8003396:	693a      	ldr	r2, [r7, #16]
 8003398:	fa22 f303 	lsr.w	r3, r2, r3
 800339c:	4a0a      	ldr	r2, [pc, #40]	@ (80033c8 <HAL_RCC_ClockConfig+0x360>)
 800339e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80033a0:	4a0a      	ldr	r2, [pc, #40]	@ (80033cc <HAL_RCC_ClockConfig+0x364>)
 80033a2:	693b      	ldr	r3, [r7, #16]
 80033a4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80033a6:	4b0a      	ldr	r3, [pc, #40]	@ (80033d0 <HAL_RCC_ClockConfig+0x368>)
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	4618      	mov	r0, r3
 80033ac:	f7fe fa0e 	bl	80017cc <HAL_InitTick>
 80033b0:	4603      	mov	r3, r0
 80033b2:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80033b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80033b6:	4618      	mov	r0, r3
 80033b8:	3718      	adds	r7, #24
 80033ba:	46bd      	mov	sp, r7
 80033bc:	bd80      	pop	{r7, pc}
 80033be:	bf00      	nop
 80033c0:	58024400 	.word	0x58024400
 80033c4:	08004ea4 	.word	0x08004ea4
 80033c8:	24000004 	.word	0x24000004
 80033cc:	24000000 	.word	0x24000000
 80033d0:	24000014 	.word	0x24000014

080033d4 <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to
  *         the Cortex-M NMI (Non-Mask-able Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 80033d4:	b480      	push	{r7}
 80033d6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_CSSHSEON) ;
 80033d8:	4b05      	ldr	r3, [pc, #20]	@ (80033f0 <HAL_RCC_EnableCSS+0x1c>)
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	4a04      	ldr	r2, [pc, #16]	@ (80033f0 <HAL_RCC_EnableCSS+0x1c>)
 80033de:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80033e2:	6013      	str	r3, [r2, #0]
}
 80033e4:	bf00      	nop
 80033e6:	46bd      	mov	sp, r7
 80033e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ec:	4770      	bx	lr
 80033ee:	bf00      	nop
 80033f0:	58024400 	.word	0x58024400

080033f4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80033f4:	b480      	push	{r7}
 80033f6:	b089      	sub	sp, #36	@ 0x24
 80033f8:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80033fa:	4bb3      	ldr	r3, [pc, #716]	@ (80036c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80033fc:	691b      	ldr	r3, [r3, #16]
 80033fe:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003402:	2b18      	cmp	r3, #24
 8003404:	f200 8155 	bhi.w	80036b2 <HAL_RCC_GetSysClockFreq+0x2be>
 8003408:	a201      	add	r2, pc, #4	@ (adr r2, 8003410 <HAL_RCC_GetSysClockFreq+0x1c>)
 800340a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800340e:	bf00      	nop
 8003410:	08003475 	.word	0x08003475
 8003414:	080036b3 	.word	0x080036b3
 8003418:	080036b3 	.word	0x080036b3
 800341c:	080036b3 	.word	0x080036b3
 8003420:	080036b3 	.word	0x080036b3
 8003424:	080036b3 	.word	0x080036b3
 8003428:	080036b3 	.word	0x080036b3
 800342c:	080036b3 	.word	0x080036b3
 8003430:	0800349b 	.word	0x0800349b
 8003434:	080036b3 	.word	0x080036b3
 8003438:	080036b3 	.word	0x080036b3
 800343c:	080036b3 	.word	0x080036b3
 8003440:	080036b3 	.word	0x080036b3
 8003444:	080036b3 	.word	0x080036b3
 8003448:	080036b3 	.word	0x080036b3
 800344c:	080036b3 	.word	0x080036b3
 8003450:	080034a1 	.word	0x080034a1
 8003454:	080036b3 	.word	0x080036b3
 8003458:	080036b3 	.word	0x080036b3
 800345c:	080036b3 	.word	0x080036b3
 8003460:	080036b3 	.word	0x080036b3
 8003464:	080036b3 	.word	0x080036b3
 8003468:	080036b3 	.word	0x080036b3
 800346c:	080036b3 	.word	0x080036b3
 8003470:	080034a7 	.word	0x080034a7
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003474:	4b94      	ldr	r3, [pc, #592]	@ (80036c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	f003 0320 	and.w	r3, r3, #32
 800347c:	2b00      	cmp	r3, #0
 800347e:	d009      	beq.n	8003494 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003480:	4b91      	ldr	r3, [pc, #580]	@ (80036c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	08db      	lsrs	r3, r3, #3
 8003486:	f003 0303 	and.w	r3, r3, #3
 800348a:	4a90      	ldr	r2, [pc, #576]	@ (80036cc <HAL_RCC_GetSysClockFreq+0x2d8>)
 800348c:	fa22 f303 	lsr.w	r3, r2, r3
 8003490:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8003492:	e111      	b.n	80036b8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8003494:	4b8d      	ldr	r3, [pc, #564]	@ (80036cc <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003496:	61bb      	str	r3, [r7, #24]
      break;
 8003498:	e10e      	b.n	80036b8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800349a:	4b8d      	ldr	r3, [pc, #564]	@ (80036d0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800349c:	61bb      	str	r3, [r7, #24]
      break;
 800349e:	e10b      	b.n	80036b8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 80034a0:	4b8c      	ldr	r3, [pc, #560]	@ (80036d4 <HAL_RCC_GetSysClockFreq+0x2e0>)
 80034a2:	61bb      	str	r3, [r7, #24]
      break;
 80034a4:	e108      	b.n	80036b8 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80034a6:	4b88      	ldr	r3, [pc, #544]	@ (80036c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80034a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034aa:	f003 0303 	and.w	r3, r3, #3
 80034ae:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80034b0:	4b85      	ldr	r3, [pc, #532]	@ (80036c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80034b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034b4:	091b      	lsrs	r3, r3, #4
 80034b6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80034ba:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80034bc:	4b82      	ldr	r3, [pc, #520]	@ (80036c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80034be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034c0:	f003 0301 	and.w	r3, r3, #1
 80034c4:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80034c6:	4b80      	ldr	r3, [pc, #512]	@ (80036c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80034c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80034ca:	08db      	lsrs	r3, r3, #3
 80034cc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80034d0:	68fa      	ldr	r2, [r7, #12]
 80034d2:	fb02 f303 	mul.w	r3, r2, r3
 80034d6:	ee07 3a90 	vmov	s15, r3
 80034da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80034de:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 80034e2:	693b      	ldr	r3, [r7, #16]
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	f000 80e1 	beq.w	80036ac <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 80034ea:	697b      	ldr	r3, [r7, #20]
 80034ec:	2b02      	cmp	r3, #2
 80034ee:	f000 8083 	beq.w	80035f8 <HAL_RCC_GetSysClockFreq+0x204>
 80034f2:	697b      	ldr	r3, [r7, #20]
 80034f4:	2b02      	cmp	r3, #2
 80034f6:	f200 80a1 	bhi.w	800363c <HAL_RCC_GetSysClockFreq+0x248>
 80034fa:	697b      	ldr	r3, [r7, #20]
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d003      	beq.n	8003508 <HAL_RCC_GetSysClockFreq+0x114>
 8003500:	697b      	ldr	r3, [r7, #20]
 8003502:	2b01      	cmp	r3, #1
 8003504:	d056      	beq.n	80035b4 <HAL_RCC_GetSysClockFreq+0x1c0>
 8003506:	e099      	b.n	800363c <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003508:	4b6f      	ldr	r3, [pc, #444]	@ (80036c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f003 0320 	and.w	r3, r3, #32
 8003510:	2b00      	cmp	r3, #0
 8003512:	d02d      	beq.n	8003570 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003514:	4b6c      	ldr	r3, [pc, #432]	@ (80036c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	08db      	lsrs	r3, r3, #3
 800351a:	f003 0303 	and.w	r3, r3, #3
 800351e:	4a6b      	ldr	r2, [pc, #428]	@ (80036cc <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003520:	fa22 f303 	lsr.w	r3, r2, r3
 8003524:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	ee07 3a90 	vmov	s15, r3
 800352c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003530:	693b      	ldr	r3, [r7, #16]
 8003532:	ee07 3a90 	vmov	s15, r3
 8003536:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800353a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800353e:	4b62      	ldr	r3, [pc, #392]	@ (80036c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003540:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003542:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003546:	ee07 3a90 	vmov	s15, r3
 800354a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800354e:	ed97 6a02 	vldr	s12, [r7, #8]
 8003552:	eddf 5a61 	vldr	s11, [pc, #388]	@ 80036d8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003556:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800355a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800355e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003562:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003566:	ee67 7a27 	vmul.f32	s15, s14, s15
 800356a:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800356e:	e087      	b.n	8003680 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003570:	693b      	ldr	r3, [r7, #16]
 8003572:	ee07 3a90 	vmov	s15, r3
 8003576:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800357a:	eddf 6a58 	vldr	s13, [pc, #352]	@ 80036dc <HAL_RCC_GetSysClockFreq+0x2e8>
 800357e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003582:	4b51      	ldr	r3, [pc, #324]	@ (80036c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003584:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003586:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800358a:	ee07 3a90 	vmov	s15, r3
 800358e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003592:	ed97 6a02 	vldr	s12, [r7, #8]
 8003596:	eddf 5a50 	vldr	s11, [pc, #320]	@ 80036d8 <HAL_RCC_GetSysClockFreq+0x2e4>
 800359a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800359e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80035a2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80035a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80035aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80035ae:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80035b2:	e065      	b.n	8003680 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80035b4:	693b      	ldr	r3, [r7, #16]
 80035b6:	ee07 3a90 	vmov	s15, r3
 80035ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80035be:	eddf 6a48 	vldr	s13, [pc, #288]	@ 80036e0 <HAL_RCC_GetSysClockFreq+0x2ec>
 80035c2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80035c6:	4b40      	ldr	r3, [pc, #256]	@ (80036c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80035c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80035ce:	ee07 3a90 	vmov	s15, r3
 80035d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80035d6:	ed97 6a02 	vldr	s12, [r7, #8]
 80035da:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80036d8 <HAL_RCC_GetSysClockFreq+0x2e4>
 80035de:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80035e2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80035e6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80035ea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80035ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80035f2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80035f6:	e043      	b.n	8003680 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80035f8:	693b      	ldr	r3, [r7, #16]
 80035fa:	ee07 3a90 	vmov	s15, r3
 80035fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003602:	eddf 6a38 	vldr	s13, [pc, #224]	@ 80036e4 <HAL_RCC_GetSysClockFreq+0x2f0>
 8003606:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800360a:	4b2f      	ldr	r3, [pc, #188]	@ (80036c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800360c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800360e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003612:	ee07 3a90 	vmov	s15, r3
 8003616:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800361a:	ed97 6a02 	vldr	s12, [r7, #8]
 800361e:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 80036d8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003622:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003626:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800362a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800362e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003632:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003636:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800363a:	e021      	b.n	8003680 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800363c:	693b      	ldr	r3, [r7, #16]
 800363e:	ee07 3a90 	vmov	s15, r3
 8003642:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003646:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80036e0 <HAL_RCC_GetSysClockFreq+0x2ec>
 800364a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800364e:	4b1e      	ldr	r3, [pc, #120]	@ (80036c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003650:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003652:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003656:	ee07 3a90 	vmov	s15, r3
 800365a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800365e:	ed97 6a02 	vldr	s12, [r7, #8]
 8003662:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 80036d8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003666:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800366a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800366e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003672:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003676:	ee67 7a27 	vmul.f32	s15, s14, s15
 800367a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800367e:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8003680:	4b11      	ldr	r3, [pc, #68]	@ (80036c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003682:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003684:	0a5b      	lsrs	r3, r3, #9
 8003686:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800368a:	3301      	adds	r3, #1
 800368c:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800368e:	683b      	ldr	r3, [r7, #0]
 8003690:	ee07 3a90 	vmov	s15, r3
 8003694:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003698:	edd7 6a07 	vldr	s13, [r7, #28]
 800369c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80036a0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80036a4:	ee17 3a90 	vmov	r3, s15
 80036a8:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 80036aa:	e005      	b.n	80036b8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 80036ac:	2300      	movs	r3, #0
 80036ae:	61bb      	str	r3, [r7, #24]
      break;
 80036b0:	e002      	b.n	80036b8 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 80036b2:	4b07      	ldr	r3, [pc, #28]	@ (80036d0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80036b4:	61bb      	str	r3, [r7, #24]
      break;
 80036b6:	bf00      	nop
  }

  return sysclockfreq;
 80036b8:	69bb      	ldr	r3, [r7, #24]
}
 80036ba:	4618      	mov	r0, r3
 80036bc:	3724      	adds	r7, #36	@ 0x24
 80036be:	46bd      	mov	sp, r7
 80036c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c4:	4770      	bx	lr
 80036c6:	bf00      	nop
 80036c8:	58024400 	.word	0x58024400
 80036cc:	03d09000 	.word	0x03d09000
 80036d0:	003d0900 	.word	0x003d0900
 80036d4:	017d7840 	.word	0x017d7840
 80036d8:	46000000 	.word	0x46000000
 80036dc:	4c742400 	.word	0x4c742400
 80036e0:	4a742400 	.word	0x4a742400
 80036e4:	4bbebc20 	.word	0x4bbebc20

080036e8 <HAL_RCC_NMI_IRQHandler>:
  * @brief This function handles the RCC CSS interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 80036e8:	b580      	push	{r7, lr}
 80036ea:	af00      	add	r7, sp, #0
  /* Check RCC CSSF flag  */
  if (__HAL_RCC_GET_IT(RCC_IT_CSS))
 80036ec:	4b07      	ldr	r3, [pc, #28]	@ (800370c <HAL_RCC_NMI_IRQHandler+0x24>)
 80036ee:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80036f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80036f4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80036f8:	d105      	bne.n	8003706 <HAL_RCC_NMI_IRQHandler+0x1e>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 80036fa:	f000 f809 	bl	8003710 <HAL_RCC_CSSCallback>

    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 80036fe:	4b03      	ldr	r3, [pc, #12]	@ (800370c <HAL_RCC_NMI_IRQHandler+0x24>)
 8003700:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003704:	669a      	str	r2, [r3, #104]	@ 0x68
  }
}
 8003706:	bf00      	nop
 8003708:	bd80      	pop	{r7, pc}
 800370a:	bf00      	nop
 800370c:	58024400 	.word	0x58024400

08003710 <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback
  * @retval none
  */
__weak void HAL_RCC_CSSCallback(void)
{
 8003710:	b480      	push	{r7}
 8003712:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RCC_CSSCallback could be implemented in the user file
   */
}
 8003714:	bf00      	nop
 8003716:	46bd      	mov	sp, r7
 8003718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800371c:	4770      	bx	lr
	...

08003720 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003720:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003724:	b0ca      	sub	sp, #296	@ 0x128
 8003726:	af00      	add	r7, sp, #0
 8003728:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800372c:	2300      	movs	r3, #0
 800372e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003732:	2300      	movs	r3, #0
 8003734:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003738:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800373c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003740:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8003744:	2500      	movs	r5, #0
 8003746:	ea54 0305 	orrs.w	r3, r4, r5
 800374a:	d049      	beq.n	80037e0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800374c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003750:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003752:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003756:	d02f      	beq.n	80037b8 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8003758:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800375c:	d828      	bhi.n	80037b0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800375e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003762:	d01a      	beq.n	800379a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003764:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003768:	d822      	bhi.n	80037b0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800376a:	2b00      	cmp	r3, #0
 800376c:	d003      	beq.n	8003776 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800376e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003772:	d007      	beq.n	8003784 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003774:	e01c      	b.n	80037b0 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003776:	4bb8      	ldr	r3, [pc, #736]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003778:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800377a:	4ab7      	ldr	r2, [pc, #732]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800377c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003780:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003782:	e01a      	b.n	80037ba <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003784:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003788:	3308      	adds	r3, #8
 800378a:	2102      	movs	r1, #2
 800378c:	4618      	mov	r0, r3
 800378e:	f001 f9d1 	bl	8004b34 <RCCEx_PLL2_Config>
 8003792:	4603      	mov	r3, r0
 8003794:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003798:	e00f      	b.n	80037ba <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800379a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800379e:	3328      	adds	r3, #40	@ 0x28
 80037a0:	2102      	movs	r1, #2
 80037a2:	4618      	mov	r0, r3
 80037a4:	f001 fa78 	bl	8004c98 <RCCEx_PLL3_Config>
 80037a8:	4603      	mov	r3, r0
 80037aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80037ae:	e004      	b.n	80037ba <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80037b0:	2301      	movs	r3, #1
 80037b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80037b6:	e000      	b.n	80037ba <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80037b8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80037ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d10a      	bne.n	80037d8 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80037c2:	4ba5      	ldr	r3, [pc, #660]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80037c4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80037c6:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80037ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037ce:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80037d0:	4aa1      	ldr	r2, [pc, #644]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80037d2:	430b      	orrs	r3, r1
 80037d4:	6513      	str	r3, [r2, #80]	@ 0x50
 80037d6:	e003      	b.n	80037e0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037d8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80037dc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80037e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037e8:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 80037ec:	f04f 0900 	mov.w	r9, #0
 80037f0:	ea58 0309 	orrs.w	r3, r8, r9
 80037f4:	d047      	beq.n	8003886 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 80037f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037fc:	2b04      	cmp	r3, #4
 80037fe:	d82a      	bhi.n	8003856 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8003800:	a201      	add	r2, pc, #4	@ (adr r2, 8003808 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8003802:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003806:	bf00      	nop
 8003808:	0800381d 	.word	0x0800381d
 800380c:	0800382b 	.word	0x0800382b
 8003810:	08003841 	.word	0x08003841
 8003814:	0800385f 	.word	0x0800385f
 8003818:	0800385f 	.word	0x0800385f
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800381c:	4b8e      	ldr	r3, [pc, #568]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800381e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003820:	4a8d      	ldr	r2, [pc, #564]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003822:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003826:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003828:	e01a      	b.n	8003860 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800382a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800382e:	3308      	adds	r3, #8
 8003830:	2100      	movs	r1, #0
 8003832:	4618      	mov	r0, r3
 8003834:	f001 f97e 	bl	8004b34 <RCCEx_PLL2_Config>
 8003838:	4603      	mov	r3, r0
 800383a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800383e:	e00f      	b.n	8003860 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003840:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003844:	3328      	adds	r3, #40	@ 0x28
 8003846:	2100      	movs	r1, #0
 8003848:	4618      	mov	r0, r3
 800384a:	f001 fa25 	bl	8004c98 <RCCEx_PLL3_Config>
 800384e:	4603      	mov	r3, r0
 8003850:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003854:	e004      	b.n	8003860 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003856:	2301      	movs	r3, #1
 8003858:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800385c:	e000      	b.n	8003860 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800385e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003860:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003864:	2b00      	cmp	r3, #0
 8003866:	d10a      	bne.n	800387e <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003868:	4b7b      	ldr	r3, [pc, #492]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800386a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800386c:	f023 0107 	bic.w	r1, r3, #7
 8003870:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003874:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003876:	4a78      	ldr	r2, [pc, #480]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003878:	430b      	orrs	r3, r1
 800387a:	6513      	str	r3, [r2, #80]	@ 0x50
 800387c:	e003      	b.n	8003886 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800387e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003882:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8003886:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800388a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800388e:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8003892:	f04f 0b00 	mov.w	fp, #0
 8003896:	ea5a 030b 	orrs.w	r3, sl, fp
 800389a:	d04c      	beq.n	8003936 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 800389c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038a2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80038a6:	d030      	beq.n	800390a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 80038a8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80038ac:	d829      	bhi.n	8003902 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80038ae:	2bc0      	cmp	r3, #192	@ 0xc0
 80038b0:	d02d      	beq.n	800390e <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80038b2:	2bc0      	cmp	r3, #192	@ 0xc0
 80038b4:	d825      	bhi.n	8003902 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80038b6:	2b80      	cmp	r3, #128	@ 0x80
 80038b8:	d018      	beq.n	80038ec <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80038ba:	2b80      	cmp	r3, #128	@ 0x80
 80038bc:	d821      	bhi.n	8003902 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d002      	beq.n	80038c8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 80038c2:	2b40      	cmp	r3, #64	@ 0x40
 80038c4:	d007      	beq.n	80038d6 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 80038c6:	e01c      	b.n	8003902 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80038c8:	4b63      	ldr	r3, [pc, #396]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80038ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038cc:	4a62      	ldr	r2, [pc, #392]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80038ce:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80038d2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80038d4:	e01c      	b.n	8003910 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80038d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038da:	3308      	adds	r3, #8
 80038dc:	2100      	movs	r1, #0
 80038de:	4618      	mov	r0, r3
 80038e0:	f001 f928 	bl	8004b34 <RCCEx_PLL2_Config>
 80038e4:	4603      	mov	r3, r0
 80038e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80038ea:	e011      	b.n	8003910 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80038ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038f0:	3328      	adds	r3, #40	@ 0x28
 80038f2:	2100      	movs	r1, #0
 80038f4:	4618      	mov	r0, r3
 80038f6:	f001 f9cf 	bl	8004c98 <RCCEx_PLL3_Config>
 80038fa:	4603      	mov	r3, r0
 80038fc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003900:	e006      	b.n	8003910 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003902:	2301      	movs	r3, #1
 8003904:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003908:	e002      	b.n	8003910 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800390a:	bf00      	nop
 800390c:	e000      	b.n	8003910 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800390e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003910:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003914:	2b00      	cmp	r3, #0
 8003916:	d10a      	bne.n	800392e <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8003918:	4b4f      	ldr	r3, [pc, #316]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800391a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800391c:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8003920:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003924:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003926:	4a4c      	ldr	r2, [pc, #304]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003928:	430b      	orrs	r3, r1
 800392a:	6513      	str	r3, [r2, #80]	@ 0x50
 800392c:	e003      	b.n	8003936 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800392e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003932:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8003936:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800393a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800393e:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8003942:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8003946:	2300      	movs	r3, #0
 8003948:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 800394c:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8003950:	460b      	mov	r3, r1
 8003952:	4313      	orrs	r3, r2
 8003954:	d053      	beq.n	80039fe <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8003956:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800395a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800395e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003962:	d035      	beq.n	80039d0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8003964:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003968:	d82e      	bhi.n	80039c8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800396a:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800396e:	d031      	beq.n	80039d4 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8003970:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8003974:	d828      	bhi.n	80039c8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8003976:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800397a:	d01a      	beq.n	80039b2 <HAL_RCCEx_PeriphCLKConfig+0x292>
 800397c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003980:	d822      	bhi.n	80039c8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8003982:	2b00      	cmp	r3, #0
 8003984:	d003      	beq.n	800398e <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8003986:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800398a:	d007      	beq.n	800399c <HAL_RCCEx_PeriphCLKConfig+0x27c>
 800398c:	e01c      	b.n	80039c8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800398e:	4b32      	ldr	r3, [pc, #200]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003990:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003992:	4a31      	ldr	r2, [pc, #196]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003994:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003998:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800399a:	e01c      	b.n	80039d6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800399c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039a0:	3308      	adds	r3, #8
 80039a2:	2100      	movs	r1, #0
 80039a4:	4618      	mov	r0, r3
 80039a6:	f001 f8c5 	bl	8004b34 <RCCEx_PLL2_Config>
 80039aa:	4603      	mov	r3, r0
 80039ac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80039b0:	e011      	b.n	80039d6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80039b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039b6:	3328      	adds	r3, #40	@ 0x28
 80039b8:	2100      	movs	r1, #0
 80039ba:	4618      	mov	r0, r3
 80039bc:	f001 f96c 	bl	8004c98 <RCCEx_PLL3_Config>
 80039c0:	4603      	mov	r3, r0
 80039c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80039c6:	e006      	b.n	80039d6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80039c8:	2301      	movs	r3, #1
 80039ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80039ce:	e002      	b.n	80039d6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80039d0:	bf00      	nop
 80039d2:	e000      	b.n	80039d6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80039d4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80039d6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d10b      	bne.n	80039f6 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80039de:	4b1e      	ldr	r3, [pc, #120]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80039e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039e2:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 80039e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039ea:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80039ee:	4a1a      	ldr	r2, [pc, #104]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80039f0:	430b      	orrs	r3, r1
 80039f2:	6593      	str	r3, [r2, #88]	@ 0x58
 80039f4:	e003      	b.n	80039fe <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80039f6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80039fa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80039fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a06:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8003a0a:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8003a0e:	2300      	movs	r3, #0
 8003a10:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8003a14:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8003a18:	460b      	mov	r3, r1
 8003a1a:	4313      	orrs	r3, r2
 8003a1c:	d056      	beq.n	8003acc <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8003a1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a22:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003a26:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003a2a:	d038      	beq.n	8003a9e <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8003a2c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003a30:	d831      	bhi.n	8003a96 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003a32:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003a36:	d034      	beq.n	8003aa2 <HAL_RCCEx_PeriphCLKConfig+0x382>
 8003a38:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003a3c:	d82b      	bhi.n	8003a96 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003a3e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003a42:	d01d      	beq.n	8003a80 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8003a44:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003a48:	d825      	bhi.n	8003a96 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d006      	beq.n	8003a5c <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8003a4e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003a52:	d00a      	beq.n	8003a6a <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8003a54:	e01f      	b.n	8003a96 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003a56:	bf00      	nop
 8003a58:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003a5c:	4ba2      	ldr	r3, [pc, #648]	@ (8003ce8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003a5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a60:	4aa1      	ldr	r2, [pc, #644]	@ (8003ce8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003a62:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003a66:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003a68:	e01c      	b.n	8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003a6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a6e:	3308      	adds	r3, #8
 8003a70:	2100      	movs	r1, #0
 8003a72:	4618      	mov	r0, r3
 8003a74:	f001 f85e 	bl	8004b34 <RCCEx_PLL2_Config>
 8003a78:	4603      	mov	r3, r0
 8003a7a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8003a7e:	e011      	b.n	8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003a80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a84:	3328      	adds	r3, #40	@ 0x28
 8003a86:	2100      	movs	r1, #0
 8003a88:	4618      	mov	r0, r3
 8003a8a:	f001 f905 	bl	8004c98 <RCCEx_PLL3_Config>
 8003a8e:	4603      	mov	r3, r0
 8003a90:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003a94:	e006      	b.n	8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8003a96:	2301      	movs	r3, #1
 8003a98:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003a9c:	e002      	b.n	8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8003a9e:	bf00      	nop
 8003aa0:	e000      	b.n	8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8003aa2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003aa4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d10b      	bne.n	8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8003aac:	4b8e      	ldr	r3, [pc, #568]	@ (8003ce8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003aae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ab0:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8003ab4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ab8:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003abc:	4a8a      	ldr	r2, [pc, #552]	@ (8003ce8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003abe:	430b      	orrs	r3, r1
 8003ac0:	6593      	str	r3, [r2, #88]	@ 0x58
 8003ac2:	e003      	b.n	8003acc <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ac4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ac8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8003acc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ad0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ad4:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8003ad8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8003adc:	2300      	movs	r3, #0
 8003ade:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8003ae2:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8003ae6:	460b      	mov	r3, r1
 8003ae8:	4313      	orrs	r3, r2
 8003aea:	d03a      	beq.n	8003b62 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8003aec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003af0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003af2:	2b30      	cmp	r3, #48	@ 0x30
 8003af4:	d01f      	beq.n	8003b36 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8003af6:	2b30      	cmp	r3, #48	@ 0x30
 8003af8:	d819      	bhi.n	8003b2e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8003afa:	2b20      	cmp	r3, #32
 8003afc:	d00c      	beq.n	8003b18 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8003afe:	2b20      	cmp	r3, #32
 8003b00:	d815      	bhi.n	8003b2e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d019      	beq.n	8003b3a <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8003b06:	2b10      	cmp	r3, #16
 8003b08:	d111      	bne.n	8003b2e <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003b0a:	4b77      	ldr	r3, [pc, #476]	@ (8003ce8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003b0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b0e:	4a76      	ldr	r2, [pc, #472]	@ (8003ce8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003b10:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003b14:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8003b16:	e011      	b.n	8003b3c <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003b18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b1c:	3308      	adds	r3, #8
 8003b1e:	2102      	movs	r1, #2
 8003b20:	4618      	mov	r0, r3
 8003b22:	f001 f807 	bl	8004b34 <RCCEx_PLL2_Config>
 8003b26:	4603      	mov	r3, r0
 8003b28:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8003b2c:	e006      	b.n	8003b3c <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003b2e:	2301      	movs	r3, #1
 8003b30:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003b34:	e002      	b.n	8003b3c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8003b36:	bf00      	nop
 8003b38:	e000      	b.n	8003b3c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8003b3a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003b3c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d10a      	bne.n	8003b5a <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8003b44:	4b68      	ldr	r3, [pc, #416]	@ (8003ce8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003b46:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b48:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8003b4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b52:	4a65      	ldr	r2, [pc, #404]	@ (8003ce8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003b54:	430b      	orrs	r3, r1
 8003b56:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003b58:	e003      	b.n	8003b62 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b5a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b5e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8003b62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b6a:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8003b6e:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8003b72:	2300      	movs	r3, #0
 8003b74:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8003b78:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8003b7c:	460b      	mov	r3, r1
 8003b7e:	4313      	orrs	r3, r2
 8003b80:	d051      	beq.n	8003c26 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8003b82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b86:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b88:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003b8c:	d035      	beq.n	8003bfa <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8003b8e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003b92:	d82e      	bhi.n	8003bf2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003b94:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003b98:	d031      	beq.n	8003bfe <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8003b9a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003b9e:	d828      	bhi.n	8003bf2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003ba0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003ba4:	d01a      	beq.n	8003bdc <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8003ba6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003baa:	d822      	bhi.n	8003bf2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d003      	beq.n	8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8003bb0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003bb4:	d007      	beq.n	8003bc6 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8003bb6:	e01c      	b.n	8003bf2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003bb8:	4b4b      	ldr	r3, [pc, #300]	@ (8003ce8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003bba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bbc:	4a4a      	ldr	r2, [pc, #296]	@ (8003ce8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003bbe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003bc2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003bc4:	e01c      	b.n	8003c00 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003bc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bca:	3308      	adds	r3, #8
 8003bcc:	2100      	movs	r1, #0
 8003bce:	4618      	mov	r0, r3
 8003bd0:	f000 ffb0 	bl	8004b34 <RCCEx_PLL2_Config>
 8003bd4:	4603      	mov	r3, r0
 8003bd6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003bda:	e011      	b.n	8003c00 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003bdc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003be0:	3328      	adds	r3, #40	@ 0x28
 8003be2:	2100      	movs	r1, #0
 8003be4:	4618      	mov	r0, r3
 8003be6:	f001 f857 	bl	8004c98 <RCCEx_PLL3_Config>
 8003bea:	4603      	mov	r3, r0
 8003bec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003bf0:	e006      	b.n	8003c00 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003bf2:	2301      	movs	r3, #1
 8003bf4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003bf8:	e002      	b.n	8003c00 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8003bfa:	bf00      	nop
 8003bfc:	e000      	b.n	8003c00 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8003bfe:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003c00:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d10a      	bne.n	8003c1e <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8003c08:	4b37      	ldr	r3, [pc, #220]	@ (8003ce8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003c0a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003c0c:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8003c10:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c14:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c16:	4a34      	ldr	r2, [pc, #208]	@ (8003ce8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003c18:	430b      	orrs	r3, r1
 8003c1a:	6513      	str	r3, [r2, #80]	@ 0x50
 8003c1c:	e003      	b.n	8003c26 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c1e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c22:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8003c26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c2e:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8003c32:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003c36:	2300      	movs	r3, #0
 8003c38:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8003c3c:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8003c40:	460b      	mov	r3, r1
 8003c42:	4313      	orrs	r3, r2
 8003c44:	d056      	beq.n	8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8003c46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c4a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003c4c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003c50:	d033      	beq.n	8003cba <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8003c52:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003c56:	d82c      	bhi.n	8003cb2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003c58:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003c5c:	d02f      	beq.n	8003cbe <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8003c5e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003c62:	d826      	bhi.n	8003cb2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003c64:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003c68:	d02b      	beq.n	8003cc2 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8003c6a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003c6e:	d820      	bhi.n	8003cb2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003c70:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003c74:	d012      	beq.n	8003c9c <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8003c76:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003c7a:	d81a      	bhi.n	8003cb2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d022      	beq.n	8003cc6 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8003c80:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003c84:	d115      	bne.n	8003cb2 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003c86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c8a:	3308      	adds	r3, #8
 8003c8c:	2101      	movs	r1, #1
 8003c8e:	4618      	mov	r0, r3
 8003c90:	f000 ff50 	bl	8004b34 <RCCEx_PLL2_Config>
 8003c94:	4603      	mov	r3, r0
 8003c96:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8003c9a:	e015      	b.n	8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003c9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ca0:	3328      	adds	r3, #40	@ 0x28
 8003ca2:	2101      	movs	r1, #1
 8003ca4:	4618      	mov	r0, r3
 8003ca6:	f000 fff7 	bl	8004c98 <RCCEx_PLL3_Config>
 8003caa:	4603      	mov	r3, r0
 8003cac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8003cb0:	e00a      	b.n	8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003cb2:	2301      	movs	r3, #1
 8003cb4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003cb8:	e006      	b.n	8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003cba:	bf00      	nop
 8003cbc:	e004      	b.n	8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003cbe:	bf00      	nop
 8003cc0:	e002      	b.n	8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003cc2:	bf00      	nop
 8003cc4:	e000      	b.n	8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003cc6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003cc8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d10d      	bne.n	8003cec <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8003cd0:	4b05      	ldr	r3, [pc, #20]	@ (8003ce8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003cd2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003cd4:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8003cd8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cdc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003cde:	4a02      	ldr	r2, [pc, #8]	@ (8003ce8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003ce0:	430b      	orrs	r3, r1
 8003ce2:	6513      	str	r3, [r2, #80]	@ 0x50
 8003ce4:	e006      	b.n	8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8003ce6:	bf00      	nop
 8003ce8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003cec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003cf0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8003cf4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cfc:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8003d00:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003d04:	2300      	movs	r3, #0
 8003d06:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003d0a:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8003d0e:	460b      	mov	r3, r1
 8003d10:	4313      	orrs	r3, r2
 8003d12:	d055      	beq.n	8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8003d14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d18:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003d1c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003d20:	d033      	beq.n	8003d8a <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8003d22:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003d26:	d82c      	bhi.n	8003d82 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003d28:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d2c:	d02f      	beq.n	8003d8e <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8003d2e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d32:	d826      	bhi.n	8003d82 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003d34:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003d38:	d02b      	beq.n	8003d92 <HAL_RCCEx_PeriphCLKConfig+0x672>
 8003d3a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003d3e:	d820      	bhi.n	8003d82 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003d40:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003d44:	d012      	beq.n	8003d6c <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8003d46:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003d4a:	d81a      	bhi.n	8003d82 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d022      	beq.n	8003d96 <HAL_RCCEx_PeriphCLKConfig+0x676>
 8003d50:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003d54:	d115      	bne.n	8003d82 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003d56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d5a:	3308      	adds	r3, #8
 8003d5c:	2101      	movs	r1, #1
 8003d5e:	4618      	mov	r0, r3
 8003d60:	f000 fee8 	bl	8004b34 <RCCEx_PLL2_Config>
 8003d64:	4603      	mov	r3, r0
 8003d66:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8003d6a:	e015      	b.n	8003d98 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003d6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d70:	3328      	adds	r3, #40	@ 0x28
 8003d72:	2101      	movs	r1, #1
 8003d74:	4618      	mov	r0, r3
 8003d76:	f000 ff8f 	bl	8004c98 <RCCEx_PLL3_Config>
 8003d7a:	4603      	mov	r3, r0
 8003d7c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8003d80:	e00a      	b.n	8003d98 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8003d82:	2301      	movs	r3, #1
 8003d84:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003d88:	e006      	b.n	8003d98 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003d8a:	bf00      	nop
 8003d8c:	e004      	b.n	8003d98 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003d8e:	bf00      	nop
 8003d90:	e002      	b.n	8003d98 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003d92:	bf00      	nop
 8003d94:	e000      	b.n	8003d98 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003d96:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003d98:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d10b      	bne.n	8003db8 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8003da0:	4ba3      	ldr	r3, [pc, #652]	@ (8004030 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003da2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003da4:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8003da8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003dac:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003db0:	4a9f      	ldr	r2, [pc, #636]	@ (8004030 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003db2:	430b      	orrs	r3, r1
 8003db4:	6593      	str	r3, [r2, #88]	@ 0x58
 8003db6:	e003      	b.n	8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003db8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003dbc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003dc0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003dc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003dc8:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8003dcc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003dd0:	2300      	movs	r3, #0
 8003dd2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8003dd6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003dda:	460b      	mov	r3, r1
 8003ddc:	4313      	orrs	r3, r2
 8003dde:	d037      	beq.n	8003e50 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8003de0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003de4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003de6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003dea:	d00e      	beq.n	8003e0a <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8003dec:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003df0:	d816      	bhi.n	8003e20 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d018      	beq.n	8003e28 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8003df6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003dfa:	d111      	bne.n	8003e20 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003dfc:	4b8c      	ldr	r3, [pc, #560]	@ (8004030 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003dfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e00:	4a8b      	ldr	r2, [pc, #556]	@ (8004030 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003e02:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003e06:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003e08:	e00f      	b.n	8003e2a <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003e0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e0e:	3308      	adds	r3, #8
 8003e10:	2101      	movs	r1, #1
 8003e12:	4618      	mov	r0, r3
 8003e14:	f000 fe8e 	bl	8004b34 <RCCEx_PLL2_Config>
 8003e18:	4603      	mov	r3, r0
 8003e1a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003e1e:	e004      	b.n	8003e2a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003e20:	2301      	movs	r3, #1
 8003e22:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003e26:	e000      	b.n	8003e2a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8003e28:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003e2a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d10a      	bne.n	8003e48 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003e32:	4b7f      	ldr	r3, [pc, #508]	@ (8004030 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003e34:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003e36:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8003e3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e3e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e40:	4a7b      	ldr	r2, [pc, #492]	@ (8004030 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003e42:	430b      	orrs	r3, r1
 8003e44:	6513      	str	r3, [r2, #80]	@ 0x50
 8003e46:	e003      	b.n	8003e50 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e48:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e4c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8003e50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e58:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8003e5c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003e60:	2300      	movs	r3, #0
 8003e62:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8003e66:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8003e6a:	460b      	mov	r3, r1
 8003e6c:	4313      	orrs	r3, r2
 8003e6e:	d039      	beq.n	8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8003e70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e74:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e76:	2b03      	cmp	r3, #3
 8003e78:	d81c      	bhi.n	8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8003e7a:	a201      	add	r2, pc, #4	@ (adr r2, 8003e80 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8003e7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e80:	08003ebd 	.word	0x08003ebd
 8003e84:	08003e91 	.word	0x08003e91
 8003e88:	08003e9f 	.word	0x08003e9f
 8003e8c:	08003ebd 	.word	0x08003ebd
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003e90:	4b67      	ldr	r3, [pc, #412]	@ (8004030 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003e92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e94:	4a66      	ldr	r2, [pc, #408]	@ (8004030 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003e96:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003e9a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003e9c:	e00f      	b.n	8003ebe <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003e9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ea2:	3308      	adds	r3, #8
 8003ea4:	2102      	movs	r1, #2
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	f000 fe44 	bl	8004b34 <RCCEx_PLL2_Config>
 8003eac:	4603      	mov	r3, r0
 8003eae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003eb2:	e004      	b.n	8003ebe <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003eb4:	2301      	movs	r3, #1
 8003eb6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003eba:	e000      	b.n	8003ebe <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8003ebc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003ebe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d10a      	bne.n	8003edc <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8003ec6:	4b5a      	ldr	r3, [pc, #360]	@ (8004030 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003ec8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003eca:	f023 0103 	bic.w	r1, r3, #3
 8003ece:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ed2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ed4:	4a56      	ldr	r2, [pc, #344]	@ (8004030 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003ed6:	430b      	orrs	r3, r1
 8003ed8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003eda:	e003      	b.n	8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003edc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ee0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003ee4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ee8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003eec:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8003ef0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003ef4:	2300      	movs	r3, #0
 8003ef6:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003efa:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8003efe:	460b      	mov	r3, r1
 8003f00:	4313      	orrs	r3, r2
 8003f02:	f000 809f 	beq.w	8004044 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003f06:	4b4b      	ldr	r3, [pc, #300]	@ (8004034 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	4a4a      	ldr	r2, [pc, #296]	@ (8004034 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003f0c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f10:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003f12:	f7fd fca5 	bl	8001860 <HAL_GetTick>
 8003f16:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003f1a:	e00b      	b.n	8003f34 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f1c:	f7fd fca0 	bl	8001860 <HAL_GetTick>
 8003f20:	4602      	mov	r2, r0
 8003f22:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003f26:	1ad3      	subs	r3, r2, r3
 8003f28:	2b64      	cmp	r3, #100	@ 0x64
 8003f2a:	d903      	bls.n	8003f34 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8003f2c:	2303      	movs	r3, #3
 8003f2e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003f32:	e005      	b.n	8003f40 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003f34:	4b3f      	ldr	r3, [pc, #252]	@ (8004034 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d0ed      	beq.n	8003f1c <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8003f40:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d179      	bne.n	800403c <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8003f48:	4b39      	ldr	r3, [pc, #228]	@ (8004030 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003f4a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003f4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f50:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003f54:	4053      	eors	r3, r2
 8003f56:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d015      	beq.n	8003f8a <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003f5e:	4b34      	ldr	r3, [pc, #208]	@ (8004030 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003f60:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f62:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003f66:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003f6a:	4b31      	ldr	r3, [pc, #196]	@ (8004030 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003f6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f6e:	4a30      	ldr	r2, [pc, #192]	@ (8004030 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003f70:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f74:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003f76:	4b2e      	ldr	r3, [pc, #184]	@ (8004030 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003f78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f7a:	4a2d      	ldr	r2, [pc, #180]	@ (8004030 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003f7c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003f80:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8003f82:	4a2b      	ldr	r2, [pc, #172]	@ (8004030 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003f84:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003f88:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8003f8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f8e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003f92:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003f96:	d118      	bne.n	8003fca <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f98:	f7fd fc62 	bl	8001860 <HAL_GetTick>
 8003f9c:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003fa0:	e00d      	b.n	8003fbe <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003fa2:	f7fd fc5d 	bl	8001860 <HAL_GetTick>
 8003fa6:	4602      	mov	r2, r0
 8003fa8:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003fac:	1ad2      	subs	r2, r2, r3
 8003fae:	f241 3388 	movw	r3, #5000	@ 0x1388
 8003fb2:	429a      	cmp	r2, r3
 8003fb4:	d903      	bls.n	8003fbe <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8003fb6:	2303      	movs	r3, #3
 8003fb8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8003fbc:	e005      	b.n	8003fca <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003fbe:	4b1c      	ldr	r3, [pc, #112]	@ (8004030 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003fc0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fc2:	f003 0302 	and.w	r3, r3, #2
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d0eb      	beq.n	8003fa2 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8003fca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d129      	bne.n	8004026 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003fd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fd6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003fda:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003fde:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003fe2:	d10e      	bne.n	8004002 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8003fe4:	4b12      	ldr	r3, [pc, #72]	@ (8004030 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003fe6:	691b      	ldr	r3, [r3, #16]
 8003fe8:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8003fec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ff0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003ff4:	091a      	lsrs	r2, r3, #4
 8003ff6:	4b10      	ldr	r3, [pc, #64]	@ (8004038 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8003ff8:	4013      	ands	r3, r2
 8003ffa:	4a0d      	ldr	r2, [pc, #52]	@ (8004030 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003ffc:	430b      	orrs	r3, r1
 8003ffe:	6113      	str	r3, [r2, #16]
 8004000:	e005      	b.n	800400e <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8004002:	4b0b      	ldr	r3, [pc, #44]	@ (8004030 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004004:	691b      	ldr	r3, [r3, #16]
 8004006:	4a0a      	ldr	r2, [pc, #40]	@ (8004030 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004008:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800400c:	6113      	str	r3, [r2, #16]
 800400e:	4b08      	ldr	r3, [pc, #32]	@ (8004030 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004010:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8004012:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004016:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800401a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800401e:	4a04      	ldr	r2, [pc, #16]	@ (8004030 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004020:	430b      	orrs	r3, r1
 8004022:	6713      	str	r3, [r2, #112]	@ 0x70
 8004024:	e00e      	b.n	8004044 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004026:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800402a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 800402e:	e009      	b.n	8004044 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8004030:	58024400 	.word	0x58024400
 8004034:	58024800 	.word	0x58024800
 8004038:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800403c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004040:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8004044:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004048:	e9d3 2300 	ldrd	r2, r3, [r3]
 800404c:	f002 0301 	and.w	r3, r2, #1
 8004050:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004054:	2300      	movs	r3, #0
 8004056:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800405a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800405e:	460b      	mov	r3, r1
 8004060:	4313      	orrs	r3, r2
 8004062:	f000 8089 	beq.w	8004178 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8004066:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800406a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800406c:	2b28      	cmp	r3, #40	@ 0x28
 800406e:	d86b      	bhi.n	8004148 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8004070:	a201      	add	r2, pc, #4	@ (adr r2, 8004078 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8004072:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004076:	bf00      	nop
 8004078:	08004151 	.word	0x08004151
 800407c:	08004149 	.word	0x08004149
 8004080:	08004149 	.word	0x08004149
 8004084:	08004149 	.word	0x08004149
 8004088:	08004149 	.word	0x08004149
 800408c:	08004149 	.word	0x08004149
 8004090:	08004149 	.word	0x08004149
 8004094:	08004149 	.word	0x08004149
 8004098:	0800411d 	.word	0x0800411d
 800409c:	08004149 	.word	0x08004149
 80040a0:	08004149 	.word	0x08004149
 80040a4:	08004149 	.word	0x08004149
 80040a8:	08004149 	.word	0x08004149
 80040ac:	08004149 	.word	0x08004149
 80040b0:	08004149 	.word	0x08004149
 80040b4:	08004149 	.word	0x08004149
 80040b8:	08004133 	.word	0x08004133
 80040bc:	08004149 	.word	0x08004149
 80040c0:	08004149 	.word	0x08004149
 80040c4:	08004149 	.word	0x08004149
 80040c8:	08004149 	.word	0x08004149
 80040cc:	08004149 	.word	0x08004149
 80040d0:	08004149 	.word	0x08004149
 80040d4:	08004149 	.word	0x08004149
 80040d8:	08004151 	.word	0x08004151
 80040dc:	08004149 	.word	0x08004149
 80040e0:	08004149 	.word	0x08004149
 80040e4:	08004149 	.word	0x08004149
 80040e8:	08004149 	.word	0x08004149
 80040ec:	08004149 	.word	0x08004149
 80040f0:	08004149 	.word	0x08004149
 80040f4:	08004149 	.word	0x08004149
 80040f8:	08004151 	.word	0x08004151
 80040fc:	08004149 	.word	0x08004149
 8004100:	08004149 	.word	0x08004149
 8004104:	08004149 	.word	0x08004149
 8004108:	08004149 	.word	0x08004149
 800410c:	08004149 	.word	0x08004149
 8004110:	08004149 	.word	0x08004149
 8004114:	08004149 	.word	0x08004149
 8004118:	08004151 	.word	0x08004151
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800411c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004120:	3308      	adds	r3, #8
 8004122:	2101      	movs	r1, #1
 8004124:	4618      	mov	r0, r3
 8004126:	f000 fd05 	bl	8004b34 <RCCEx_PLL2_Config>
 800412a:	4603      	mov	r3, r0
 800412c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004130:	e00f      	b.n	8004152 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004132:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004136:	3328      	adds	r3, #40	@ 0x28
 8004138:	2101      	movs	r1, #1
 800413a:	4618      	mov	r0, r3
 800413c:	f000 fdac 	bl	8004c98 <RCCEx_PLL3_Config>
 8004140:	4603      	mov	r3, r0
 8004142:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004146:	e004      	b.n	8004152 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004148:	2301      	movs	r3, #1
 800414a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800414e:	e000      	b.n	8004152 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8004150:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004152:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004156:	2b00      	cmp	r3, #0
 8004158:	d10a      	bne.n	8004170 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800415a:	4bbf      	ldr	r3, [pc, #764]	@ (8004458 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800415c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800415e:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8004162:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004166:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004168:	4abb      	ldr	r2, [pc, #748]	@ (8004458 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800416a:	430b      	orrs	r3, r1
 800416c:	6553      	str	r3, [r2, #84]	@ 0x54
 800416e:	e003      	b.n	8004178 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004170:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004174:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8004178:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800417c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004180:	f002 0302 	and.w	r3, r2, #2
 8004184:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004188:	2300      	movs	r3, #0
 800418a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800418e:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8004192:	460b      	mov	r3, r1
 8004194:	4313      	orrs	r3, r2
 8004196:	d041      	beq.n	800421c <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8004198:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800419c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800419e:	2b05      	cmp	r3, #5
 80041a0:	d824      	bhi.n	80041ec <HAL_RCCEx_PeriphCLKConfig+0xacc>
 80041a2:	a201      	add	r2, pc, #4	@ (adr r2, 80041a8 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 80041a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041a8:	080041f5 	.word	0x080041f5
 80041ac:	080041c1 	.word	0x080041c1
 80041b0:	080041d7 	.word	0x080041d7
 80041b4:	080041f5 	.word	0x080041f5
 80041b8:	080041f5 	.word	0x080041f5
 80041bc:	080041f5 	.word	0x080041f5
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80041c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041c4:	3308      	adds	r3, #8
 80041c6:	2101      	movs	r1, #1
 80041c8:	4618      	mov	r0, r3
 80041ca:	f000 fcb3 	bl	8004b34 <RCCEx_PLL2_Config>
 80041ce:	4603      	mov	r3, r0
 80041d0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80041d4:	e00f      	b.n	80041f6 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80041d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041da:	3328      	adds	r3, #40	@ 0x28
 80041dc:	2101      	movs	r1, #1
 80041de:	4618      	mov	r0, r3
 80041e0:	f000 fd5a 	bl	8004c98 <RCCEx_PLL3_Config>
 80041e4:	4603      	mov	r3, r0
 80041e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80041ea:	e004      	b.n	80041f6 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80041ec:	2301      	movs	r3, #1
 80041ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80041f2:	e000      	b.n	80041f6 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 80041f4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80041f6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d10a      	bne.n	8004214 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80041fe:	4b96      	ldr	r3, [pc, #600]	@ (8004458 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004200:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004202:	f023 0107 	bic.w	r1, r3, #7
 8004206:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800420a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800420c:	4a92      	ldr	r2, [pc, #584]	@ (8004458 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800420e:	430b      	orrs	r3, r1
 8004210:	6553      	str	r3, [r2, #84]	@ 0x54
 8004212:	e003      	b.n	800421c <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004214:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004218:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800421c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004220:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004224:	f002 0304 	and.w	r3, r2, #4
 8004228:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800422c:	2300      	movs	r3, #0
 800422e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004232:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8004236:	460b      	mov	r3, r1
 8004238:	4313      	orrs	r3, r2
 800423a:	d044      	beq.n	80042c6 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800423c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004240:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004244:	2b05      	cmp	r3, #5
 8004246:	d825      	bhi.n	8004294 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8004248:	a201      	add	r2, pc, #4	@ (adr r2, 8004250 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800424a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800424e:	bf00      	nop
 8004250:	0800429d 	.word	0x0800429d
 8004254:	08004269 	.word	0x08004269
 8004258:	0800427f 	.word	0x0800427f
 800425c:	0800429d 	.word	0x0800429d
 8004260:	0800429d 	.word	0x0800429d
 8004264:	0800429d 	.word	0x0800429d
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004268:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800426c:	3308      	adds	r3, #8
 800426e:	2101      	movs	r1, #1
 8004270:	4618      	mov	r0, r3
 8004272:	f000 fc5f 	bl	8004b34 <RCCEx_PLL2_Config>
 8004276:	4603      	mov	r3, r0
 8004278:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800427c:	e00f      	b.n	800429e <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800427e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004282:	3328      	adds	r3, #40	@ 0x28
 8004284:	2101      	movs	r1, #1
 8004286:	4618      	mov	r0, r3
 8004288:	f000 fd06 	bl	8004c98 <RCCEx_PLL3_Config>
 800428c:	4603      	mov	r3, r0
 800428e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8004292:	e004      	b.n	800429e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004294:	2301      	movs	r3, #1
 8004296:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800429a:	e000      	b.n	800429e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 800429c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800429e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d10b      	bne.n	80042be <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80042a6:	4b6c      	ldr	r3, [pc, #432]	@ (8004458 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80042a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042aa:	f023 0107 	bic.w	r1, r3, #7
 80042ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042b2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80042b6:	4a68      	ldr	r2, [pc, #416]	@ (8004458 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80042b8:	430b      	orrs	r3, r1
 80042ba:	6593      	str	r3, [r2, #88]	@ 0x58
 80042bc:	e003      	b.n	80042c6 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80042be:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80042c2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80042c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042ce:	f002 0320 	and.w	r3, r2, #32
 80042d2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80042d6:	2300      	movs	r3, #0
 80042d8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80042dc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80042e0:	460b      	mov	r3, r1
 80042e2:	4313      	orrs	r3, r2
 80042e4:	d055      	beq.n	8004392 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 80042e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042ee:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80042f2:	d033      	beq.n	800435c <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 80042f4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80042f8:	d82c      	bhi.n	8004354 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80042fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80042fe:	d02f      	beq.n	8004360 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8004300:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004304:	d826      	bhi.n	8004354 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004306:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800430a:	d02b      	beq.n	8004364 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 800430c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004310:	d820      	bhi.n	8004354 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004312:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004316:	d012      	beq.n	800433e <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8004318:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800431c:	d81a      	bhi.n	8004354 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800431e:	2b00      	cmp	r3, #0
 8004320:	d022      	beq.n	8004368 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8004322:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004326:	d115      	bne.n	8004354 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004328:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800432c:	3308      	adds	r3, #8
 800432e:	2100      	movs	r1, #0
 8004330:	4618      	mov	r0, r3
 8004332:	f000 fbff 	bl	8004b34 <RCCEx_PLL2_Config>
 8004336:	4603      	mov	r3, r0
 8004338:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800433c:	e015      	b.n	800436a <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800433e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004342:	3328      	adds	r3, #40	@ 0x28
 8004344:	2102      	movs	r1, #2
 8004346:	4618      	mov	r0, r3
 8004348:	f000 fca6 	bl	8004c98 <RCCEx_PLL3_Config>
 800434c:	4603      	mov	r3, r0
 800434e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004352:	e00a      	b.n	800436a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004354:	2301      	movs	r3, #1
 8004356:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800435a:	e006      	b.n	800436a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800435c:	bf00      	nop
 800435e:	e004      	b.n	800436a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004360:	bf00      	nop
 8004362:	e002      	b.n	800436a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004364:	bf00      	nop
 8004366:	e000      	b.n	800436a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004368:	bf00      	nop
    }

    if (ret == HAL_OK)
 800436a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800436e:	2b00      	cmp	r3, #0
 8004370:	d10b      	bne.n	800438a <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004372:	4b39      	ldr	r3, [pc, #228]	@ (8004458 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004374:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004376:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800437a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800437e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004382:	4a35      	ldr	r2, [pc, #212]	@ (8004458 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004384:	430b      	orrs	r3, r1
 8004386:	6553      	str	r3, [r2, #84]	@ 0x54
 8004388:	e003      	b.n	8004392 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800438a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800438e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8004392:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004396:	e9d3 2300 	ldrd	r2, r3, [r3]
 800439a:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800439e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80043a2:	2300      	movs	r3, #0
 80043a4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80043a8:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80043ac:	460b      	mov	r3, r1
 80043ae:	4313      	orrs	r3, r2
 80043b0:	d058      	beq.n	8004464 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 80043b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043b6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80043ba:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80043be:	d033      	beq.n	8004428 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 80043c0:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80043c4:	d82c      	bhi.n	8004420 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80043c6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80043ca:	d02f      	beq.n	800442c <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 80043cc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80043d0:	d826      	bhi.n	8004420 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80043d2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80043d6:	d02b      	beq.n	8004430 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 80043d8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80043dc:	d820      	bhi.n	8004420 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80043de:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80043e2:	d012      	beq.n	800440a <HAL_RCCEx_PeriphCLKConfig+0xcea>
 80043e4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80043e8:	d81a      	bhi.n	8004420 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d022      	beq.n	8004434 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 80043ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80043f2:	d115      	bne.n	8004420 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80043f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043f8:	3308      	adds	r3, #8
 80043fa:	2100      	movs	r1, #0
 80043fc:	4618      	mov	r0, r3
 80043fe:	f000 fb99 	bl	8004b34 <RCCEx_PLL2_Config>
 8004402:	4603      	mov	r3, r0
 8004404:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004408:	e015      	b.n	8004436 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800440a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800440e:	3328      	adds	r3, #40	@ 0x28
 8004410:	2102      	movs	r1, #2
 8004412:	4618      	mov	r0, r3
 8004414:	f000 fc40 	bl	8004c98 <RCCEx_PLL3_Config>
 8004418:	4603      	mov	r3, r0
 800441a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800441e:	e00a      	b.n	8004436 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004420:	2301      	movs	r3, #1
 8004422:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004426:	e006      	b.n	8004436 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004428:	bf00      	nop
 800442a:	e004      	b.n	8004436 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800442c:	bf00      	nop
 800442e:	e002      	b.n	8004436 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004430:	bf00      	nop
 8004432:	e000      	b.n	8004436 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004434:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004436:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800443a:	2b00      	cmp	r3, #0
 800443c:	d10e      	bne.n	800445c <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800443e:	4b06      	ldr	r3, [pc, #24]	@ (8004458 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004440:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004442:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8004446:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800444a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800444e:	4a02      	ldr	r2, [pc, #8]	@ (8004458 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004450:	430b      	orrs	r3, r1
 8004452:	6593      	str	r3, [r2, #88]	@ 0x58
 8004454:	e006      	b.n	8004464 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8004456:	bf00      	nop
 8004458:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800445c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004460:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8004464:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004468:	e9d3 2300 	ldrd	r2, r3, [r3]
 800446c:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8004470:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004474:	2300      	movs	r3, #0
 8004476:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800447a:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800447e:	460b      	mov	r3, r1
 8004480:	4313      	orrs	r3, r2
 8004482:	d055      	beq.n	8004530 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8004484:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004488:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800448c:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8004490:	d033      	beq.n	80044fa <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8004492:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8004496:	d82c      	bhi.n	80044f2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004498:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800449c:	d02f      	beq.n	80044fe <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800449e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80044a2:	d826      	bhi.n	80044f2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80044a4:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80044a8:	d02b      	beq.n	8004502 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 80044aa:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80044ae:	d820      	bhi.n	80044f2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80044b0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80044b4:	d012      	beq.n	80044dc <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 80044b6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80044ba:	d81a      	bhi.n	80044f2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d022      	beq.n	8004506 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 80044c0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80044c4:	d115      	bne.n	80044f2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80044c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044ca:	3308      	adds	r3, #8
 80044cc:	2100      	movs	r1, #0
 80044ce:	4618      	mov	r0, r3
 80044d0:	f000 fb30 	bl	8004b34 <RCCEx_PLL2_Config>
 80044d4:	4603      	mov	r3, r0
 80044d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80044da:	e015      	b.n	8004508 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80044dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044e0:	3328      	adds	r3, #40	@ 0x28
 80044e2:	2102      	movs	r1, #2
 80044e4:	4618      	mov	r0, r3
 80044e6:	f000 fbd7 	bl	8004c98 <RCCEx_PLL3_Config>
 80044ea:	4603      	mov	r3, r0
 80044ec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80044f0:	e00a      	b.n	8004508 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80044f2:	2301      	movs	r3, #1
 80044f4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80044f8:	e006      	b.n	8004508 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80044fa:	bf00      	nop
 80044fc:	e004      	b.n	8004508 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80044fe:	bf00      	nop
 8004500:	e002      	b.n	8004508 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004502:	bf00      	nop
 8004504:	e000      	b.n	8004508 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004506:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004508:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800450c:	2b00      	cmp	r3, #0
 800450e:	d10b      	bne.n	8004528 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8004510:	4ba1      	ldr	r3, [pc, #644]	@ (8004798 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004512:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004514:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8004518:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800451c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004520:	4a9d      	ldr	r2, [pc, #628]	@ (8004798 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004522:	430b      	orrs	r3, r1
 8004524:	6593      	str	r3, [r2, #88]	@ 0x58
 8004526:	e003      	b.n	8004530 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004528:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800452c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8004530:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004534:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004538:	f002 0308 	and.w	r3, r2, #8
 800453c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004540:	2300      	movs	r3, #0
 8004542:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004546:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800454a:	460b      	mov	r3, r1
 800454c:	4313      	orrs	r3, r2
 800454e:	d01e      	beq.n	800458e <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8004550:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004554:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004558:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800455c:	d10c      	bne.n	8004578 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800455e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004562:	3328      	adds	r3, #40	@ 0x28
 8004564:	2102      	movs	r1, #2
 8004566:	4618      	mov	r0, r3
 8004568:	f000 fb96 	bl	8004c98 <RCCEx_PLL3_Config>
 800456c:	4603      	mov	r3, r0
 800456e:	2b00      	cmp	r3, #0
 8004570:	d002      	beq.n	8004578 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8004572:	2301      	movs	r3, #1
 8004574:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8004578:	4b87      	ldr	r3, [pc, #540]	@ (8004798 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800457a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800457c:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004580:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004584:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004588:	4a83      	ldr	r2, [pc, #524]	@ (8004798 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800458a:	430b      	orrs	r3, r1
 800458c:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800458e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004592:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004596:	f002 0310 	and.w	r3, r2, #16
 800459a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800459e:	2300      	movs	r3, #0
 80045a0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80045a4:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80045a8:	460b      	mov	r3, r1
 80045aa:	4313      	orrs	r3, r2
 80045ac:	d01e      	beq.n	80045ec <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80045ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045b2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80045b6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80045ba:	d10c      	bne.n	80045d6 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80045bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045c0:	3328      	adds	r3, #40	@ 0x28
 80045c2:	2102      	movs	r1, #2
 80045c4:	4618      	mov	r0, r3
 80045c6:	f000 fb67 	bl	8004c98 <RCCEx_PLL3_Config>
 80045ca:	4603      	mov	r3, r0
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d002      	beq.n	80045d6 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 80045d0:	2301      	movs	r3, #1
 80045d2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80045d6:	4b70      	ldr	r3, [pc, #448]	@ (8004798 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80045d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045da:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80045de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045e2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80045e6:	4a6c      	ldr	r2, [pc, #432]	@ (8004798 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80045e8:	430b      	orrs	r3, r1
 80045ea:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80045ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045f4:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 80045f8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80045fc:	2300      	movs	r3, #0
 80045fe:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004602:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8004606:	460b      	mov	r3, r1
 8004608:	4313      	orrs	r3, r2
 800460a:	d03e      	beq.n	800468a <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800460c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004610:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004614:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004618:	d022      	beq.n	8004660 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800461a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800461e:	d81b      	bhi.n	8004658 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8004620:	2b00      	cmp	r3, #0
 8004622:	d003      	beq.n	800462c <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8004624:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004628:	d00b      	beq.n	8004642 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800462a:	e015      	b.n	8004658 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800462c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004630:	3308      	adds	r3, #8
 8004632:	2100      	movs	r1, #0
 8004634:	4618      	mov	r0, r3
 8004636:	f000 fa7d 	bl	8004b34 <RCCEx_PLL2_Config>
 800463a:	4603      	mov	r3, r0
 800463c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004640:	e00f      	b.n	8004662 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004642:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004646:	3328      	adds	r3, #40	@ 0x28
 8004648:	2102      	movs	r1, #2
 800464a:	4618      	mov	r0, r3
 800464c:	f000 fb24 	bl	8004c98 <RCCEx_PLL3_Config>
 8004650:	4603      	mov	r3, r0
 8004652:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004656:	e004      	b.n	8004662 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004658:	2301      	movs	r3, #1
 800465a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800465e:	e000      	b.n	8004662 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8004660:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004662:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004666:	2b00      	cmp	r3, #0
 8004668:	d10b      	bne.n	8004682 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800466a:	4b4b      	ldr	r3, [pc, #300]	@ (8004798 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800466c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800466e:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8004672:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004676:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800467a:	4a47      	ldr	r2, [pc, #284]	@ (8004798 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800467c:	430b      	orrs	r3, r1
 800467e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004680:	e003      	b.n	800468a <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004682:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004686:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800468a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800468e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004692:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8004696:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004698:	2300      	movs	r3, #0
 800469a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800469c:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80046a0:	460b      	mov	r3, r1
 80046a2:	4313      	orrs	r3, r2
 80046a4:	d03b      	beq.n	800471e <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80046a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046ae:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80046b2:	d01f      	beq.n	80046f4 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 80046b4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80046b8:	d818      	bhi.n	80046ec <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 80046ba:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80046be:	d003      	beq.n	80046c8 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 80046c0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80046c4:	d007      	beq.n	80046d6 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 80046c6:	e011      	b.n	80046ec <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80046c8:	4b33      	ldr	r3, [pc, #204]	@ (8004798 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80046ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046cc:	4a32      	ldr	r2, [pc, #200]	@ (8004798 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80046ce:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80046d2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 80046d4:	e00f      	b.n	80046f6 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80046d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046da:	3328      	adds	r3, #40	@ 0x28
 80046dc:	2101      	movs	r1, #1
 80046de:	4618      	mov	r0, r3
 80046e0:	f000 fada 	bl	8004c98 <RCCEx_PLL3_Config>
 80046e4:	4603      	mov	r3, r0
 80046e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 80046ea:	e004      	b.n	80046f6 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80046ec:	2301      	movs	r3, #1
 80046ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80046f2:	e000      	b.n	80046f6 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 80046f4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80046f6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d10b      	bne.n	8004716 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80046fe:	4b26      	ldr	r3, [pc, #152]	@ (8004798 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004700:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004702:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004706:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800470a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800470e:	4a22      	ldr	r2, [pc, #136]	@ (8004798 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004710:	430b      	orrs	r3, r1
 8004712:	6553      	str	r3, [r2, #84]	@ 0x54
 8004714:	e003      	b.n	800471e <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004716:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800471a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800471e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004722:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004726:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800472a:	673b      	str	r3, [r7, #112]	@ 0x70
 800472c:	2300      	movs	r3, #0
 800472e:	677b      	str	r3, [r7, #116]	@ 0x74
 8004730:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8004734:	460b      	mov	r3, r1
 8004736:	4313      	orrs	r3, r2
 8004738:	d034      	beq.n	80047a4 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800473a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800473e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004740:	2b00      	cmp	r3, #0
 8004742:	d003      	beq.n	800474c <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8004744:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004748:	d007      	beq.n	800475a <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800474a:	e011      	b.n	8004770 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800474c:	4b12      	ldr	r3, [pc, #72]	@ (8004798 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800474e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004750:	4a11      	ldr	r2, [pc, #68]	@ (8004798 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004752:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004756:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004758:	e00e      	b.n	8004778 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800475a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800475e:	3308      	adds	r3, #8
 8004760:	2102      	movs	r1, #2
 8004762:	4618      	mov	r0, r3
 8004764:	f000 f9e6 	bl	8004b34 <RCCEx_PLL2_Config>
 8004768:	4603      	mov	r3, r0
 800476a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800476e:	e003      	b.n	8004778 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8004770:	2301      	movs	r3, #1
 8004772:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004776:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004778:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800477c:	2b00      	cmp	r3, #0
 800477e:	d10d      	bne.n	800479c <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8004780:	4b05      	ldr	r3, [pc, #20]	@ (8004798 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004782:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004784:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004788:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800478c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800478e:	4a02      	ldr	r2, [pc, #8]	@ (8004798 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004790:	430b      	orrs	r3, r1
 8004792:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004794:	e006      	b.n	80047a4 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8004796:	bf00      	nop
 8004798:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800479c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80047a0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80047a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047ac:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80047b0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80047b2:	2300      	movs	r3, #0
 80047b4:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80047b6:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80047ba:	460b      	mov	r3, r1
 80047bc:	4313      	orrs	r3, r2
 80047be:	d00c      	beq.n	80047da <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80047c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047c4:	3328      	adds	r3, #40	@ 0x28
 80047c6:	2102      	movs	r1, #2
 80047c8:	4618      	mov	r0, r3
 80047ca:	f000 fa65 	bl	8004c98 <RCCEx_PLL3_Config>
 80047ce:	4603      	mov	r3, r0
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d002      	beq.n	80047da <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 80047d4:	2301      	movs	r3, #1
 80047d6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80047da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047e2:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80047e6:	663b      	str	r3, [r7, #96]	@ 0x60
 80047e8:	2300      	movs	r3, #0
 80047ea:	667b      	str	r3, [r7, #100]	@ 0x64
 80047ec:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80047f0:	460b      	mov	r3, r1
 80047f2:	4313      	orrs	r3, r2
 80047f4:	d038      	beq.n	8004868 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 80047f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80047fe:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004802:	d018      	beq.n	8004836 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8004804:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004808:	d811      	bhi.n	800482e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800480a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800480e:	d014      	beq.n	800483a <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8004810:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004814:	d80b      	bhi.n	800482e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8004816:	2b00      	cmp	r3, #0
 8004818:	d011      	beq.n	800483e <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800481a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800481e:	d106      	bne.n	800482e <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004820:	4bc3      	ldr	r3, [pc, #780]	@ (8004b30 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004822:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004824:	4ac2      	ldr	r2, [pc, #776]	@ (8004b30 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004826:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800482a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800482c:	e008      	b.n	8004840 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800482e:	2301      	movs	r3, #1
 8004830:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004834:	e004      	b.n	8004840 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004836:	bf00      	nop
 8004838:	e002      	b.n	8004840 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800483a:	bf00      	nop
 800483c:	e000      	b.n	8004840 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800483e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004840:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004844:	2b00      	cmp	r3, #0
 8004846:	d10b      	bne.n	8004860 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004848:	4bb9      	ldr	r3, [pc, #740]	@ (8004b30 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800484a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800484c:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004850:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004854:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004858:	4ab5      	ldr	r2, [pc, #724]	@ (8004b30 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800485a:	430b      	orrs	r3, r1
 800485c:	6553      	str	r3, [r2, #84]	@ 0x54
 800485e:	e003      	b.n	8004868 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004860:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004864:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004868:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800486c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004870:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8004874:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004876:	2300      	movs	r3, #0
 8004878:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800487a:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800487e:	460b      	mov	r3, r1
 8004880:	4313      	orrs	r3, r2
 8004882:	d009      	beq.n	8004898 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004884:	4baa      	ldr	r3, [pc, #680]	@ (8004b30 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004886:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004888:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800488c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004890:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004892:	4aa7      	ldr	r2, [pc, #668]	@ (8004b30 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004894:	430b      	orrs	r3, r1
 8004896:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8004898:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800489c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048a0:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 80048a4:	653b      	str	r3, [r7, #80]	@ 0x50
 80048a6:	2300      	movs	r3, #0
 80048a8:	657b      	str	r3, [r7, #84]	@ 0x54
 80048aa:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80048ae:	460b      	mov	r3, r1
 80048b0:	4313      	orrs	r3, r2
 80048b2:	d00a      	beq.n	80048ca <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80048b4:	4b9e      	ldr	r3, [pc, #632]	@ (8004b30 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80048b6:	691b      	ldr	r3, [r3, #16]
 80048b8:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 80048bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048c0:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80048c4:	4a9a      	ldr	r2, [pc, #616]	@ (8004b30 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80048c6:	430b      	orrs	r3, r1
 80048c8:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80048ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048d2:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80048d6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80048d8:	2300      	movs	r3, #0
 80048da:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80048dc:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80048e0:	460b      	mov	r3, r1
 80048e2:	4313      	orrs	r3, r2
 80048e4:	d009      	beq.n	80048fa <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80048e6:	4b92      	ldr	r3, [pc, #584]	@ (8004b30 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80048e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80048ea:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 80048ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048f2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80048f4:	4a8e      	ldr	r2, [pc, #568]	@ (8004b30 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80048f6:	430b      	orrs	r3, r1
 80048f8:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80048fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004902:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8004906:	643b      	str	r3, [r7, #64]	@ 0x40
 8004908:	2300      	movs	r3, #0
 800490a:	647b      	str	r3, [r7, #68]	@ 0x44
 800490c:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8004910:	460b      	mov	r3, r1
 8004912:	4313      	orrs	r3, r2
 8004914:	d00e      	beq.n	8004934 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004916:	4b86      	ldr	r3, [pc, #536]	@ (8004b30 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004918:	691b      	ldr	r3, [r3, #16]
 800491a:	4a85      	ldr	r2, [pc, #532]	@ (8004b30 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800491c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004920:	6113      	str	r3, [r2, #16]
 8004922:	4b83      	ldr	r3, [pc, #524]	@ (8004b30 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004924:	6919      	ldr	r1, [r3, #16]
 8004926:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800492a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800492e:	4a80      	ldr	r2, [pc, #512]	@ (8004b30 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004930:	430b      	orrs	r3, r1
 8004932:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8004934:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004938:	e9d3 2300 	ldrd	r2, r3, [r3]
 800493c:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8004940:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004942:	2300      	movs	r3, #0
 8004944:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004946:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800494a:	460b      	mov	r3, r1
 800494c:	4313      	orrs	r3, r2
 800494e:	d009      	beq.n	8004964 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8004950:	4b77      	ldr	r3, [pc, #476]	@ (8004b30 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004952:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004954:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8004958:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800495c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800495e:	4a74      	ldr	r2, [pc, #464]	@ (8004b30 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004960:	430b      	orrs	r3, r1
 8004962:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004964:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004968:	e9d3 2300 	ldrd	r2, r3, [r3]
 800496c:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8004970:	633b      	str	r3, [r7, #48]	@ 0x30
 8004972:	2300      	movs	r3, #0
 8004974:	637b      	str	r3, [r7, #52]	@ 0x34
 8004976:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800497a:	460b      	mov	r3, r1
 800497c:	4313      	orrs	r3, r2
 800497e:	d00a      	beq.n	8004996 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004980:	4b6b      	ldr	r3, [pc, #428]	@ (8004b30 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004982:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004984:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8004988:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800498c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004990:	4a67      	ldr	r2, [pc, #412]	@ (8004b30 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004992:	430b      	orrs	r3, r1
 8004994:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8004996:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800499a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800499e:	2100      	movs	r1, #0
 80049a0:	62b9      	str	r1, [r7, #40]	@ 0x28
 80049a2:	f003 0301 	and.w	r3, r3, #1
 80049a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80049a8:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80049ac:	460b      	mov	r3, r1
 80049ae:	4313      	orrs	r3, r2
 80049b0:	d011      	beq.n	80049d6 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80049b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049b6:	3308      	adds	r3, #8
 80049b8:	2100      	movs	r1, #0
 80049ba:	4618      	mov	r0, r3
 80049bc:	f000 f8ba 	bl	8004b34 <RCCEx_PLL2_Config>
 80049c0:	4603      	mov	r3, r0
 80049c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80049c6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d003      	beq.n	80049d6 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80049ce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80049d2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80049d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049de:	2100      	movs	r1, #0
 80049e0:	6239      	str	r1, [r7, #32]
 80049e2:	f003 0302 	and.w	r3, r3, #2
 80049e6:	627b      	str	r3, [r7, #36]	@ 0x24
 80049e8:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80049ec:	460b      	mov	r3, r1
 80049ee:	4313      	orrs	r3, r2
 80049f0:	d011      	beq.n	8004a16 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80049f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049f6:	3308      	adds	r3, #8
 80049f8:	2101      	movs	r1, #1
 80049fa:	4618      	mov	r0, r3
 80049fc:	f000 f89a 	bl	8004b34 <RCCEx_PLL2_Config>
 8004a00:	4603      	mov	r3, r0
 8004a02:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004a06:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d003      	beq.n	8004a16 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a0e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a12:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8004a16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a1e:	2100      	movs	r1, #0
 8004a20:	61b9      	str	r1, [r7, #24]
 8004a22:	f003 0304 	and.w	r3, r3, #4
 8004a26:	61fb      	str	r3, [r7, #28]
 8004a28:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8004a2c:	460b      	mov	r3, r1
 8004a2e:	4313      	orrs	r3, r2
 8004a30:	d011      	beq.n	8004a56 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004a32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a36:	3308      	adds	r3, #8
 8004a38:	2102      	movs	r1, #2
 8004a3a:	4618      	mov	r0, r3
 8004a3c:	f000 f87a 	bl	8004b34 <RCCEx_PLL2_Config>
 8004a40:	4603      	mov	r3, r0
 8004a42:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004a46:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d003      	beq.n	8004a56 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a4e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a52:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8004a56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a5e:	2100      	movs	r1, #0
 8004a60:	6139      	str	r1, [r7, #16]
 8004a62:	f003 0308 	and.w	r3, r3, #8
 8004a66:	617b      	str	r3, [r7, #20]
 8004a68:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8004a6c:	460b      	mov	r3, r1
 8004a6e:	4313      	orrs	r3, r2
 8004a70:	d011      	beq.n	8004a96 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004a72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a76:	3328      	adds	r3, #40	@ 0x28
 8004a78:	2100      	movs	r1, #0
 8004a7a:	4618      	mov	r0, r3
 8004a7c:	f000 f90c 	bl	8004c98 <RCCEx_PLL3_Config>
 8004a80:	4603      	mov	r3, r0
 8004a82:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8004a86:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d003      	beq.n	8004a96 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a8e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a92:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8004a96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a9e:	2100      	movs	r1, #0
 8004aa0:	60b9      	str	r1, [r7, #8]
 8004aa2:	f003 0310 	and.w	r3, r3, #16
 8004aa6:	60fb      	str	r3, [r7, #12]
 8004aa8:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8004aac:	460b      	mov	r3, r1
 8004aae:	4313      	orrs	r3, r2
 8004ab0:	d011      	beq.n	8004ad6 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004ab2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ab6:	3328      	adds	r3, #40	@ 0x28
 8004ab8:	2101      	movs	r1, #1
 8004aba:	4618      	mov	r0, r3
 8004abc:	f000 f8ec 	bl	8004c98 <RCCEx_PLL3_Config>
 8004ac0:	4603      	mov	r3, r0
 8004ac2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004ac6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d003      	beq.n	8004ad6 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ace:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ad2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8004ad6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ada:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ade:	2100      	movs	r1, #0
 8004ae0:	6039      	str	r1, [r7, #0]
 8004ae2:	f003 0320 	and.w	r3, r3, #32
 8004ae6:	607b      	str	r3, [r7, #4]
 8004ae8:	e9d7 1200 	ldrd	r1, r2, [r7]
 8004aec:	460b      	mov	r3, r1
 8004aee:	4313      	orrs	r3, r2
 8004af0:	d011      	beq.n	8004b16 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004af2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004af6:	3328      	adds	r3, #40	@ 0x28
 8004af8:	2102      	movs	r1, #2
 8004afa:	4618      	mov	r0, r3
 8004afc:	f000 f8cc 	bl	8004c98 <RCCEx_PLL3_Config>
 8004b00:	4603      	mov	r3, r0
 8004b02:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004b06:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d003      	beq.n	8004b16 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b0e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b12:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8004b16:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d101      	bne.n	8004b22 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8004b1e:	2300      	movs	r3, #0
 8004b20:	e000      	b.n	8004b24 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8004b22:	2301      	movs	r3, #1
}
 8004b24:	4618      	mov	r0, r3
 8004b26:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8004b2a:	46bd      	mov	sp, r7
 8004b2c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004b30:	58024400 	.word	0x58024400

08004b34 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8004b34:	b580      	push	{r7, lr}
 8004b36:	b084      	sub	sp, #16
 8004b38:	af00      	add	r7, sp, #0
 8004b3a:	6078      	str	r0, [r7, #4]
 8004b3c:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004b3e:	2300      	movs	r3, #0
 8004b40:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004b42:	4b53      	ldr	r3, [pc, #332]	@ (8004c90 <RCCEx_PLL2_Config+0x15c>)
 8004b44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b46:	f003 0303 	and.w	r3, r3, #3
 8004b4a:	2b03      	cmp	r3, #3
 8004b4c:	d101      	bne.n	8004b52 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8004b4e:	2301      	movs	r3, #1
 8004b50:	e099      	b.n	8004c86 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8004b52:	4b4f      	ldr	r3, [pc, #316]	@ (8004c90 <RCCEx_PLL2_Config+0x15c>)
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	4a4e      	ldr	r2, [pc, #312]	@ (8004c90 <RCCEx_PLL2_Config+0x15c>)
 8004b58:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004b5c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004b5e:	f7fc fe7f 	bl	8001860 <HAL_GetTick>
 8004b62:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004b64:	e008      	b.n	8004b78 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004b66:	f7fc fe7b 	bl	8001860 <HAL_GetTick>
 8004b6a:	4602      	mov	r2, r0
 8004b6c:	68bb      	ldr	r3, [r7, #8]
 8004b6e:	1ad3      	subs	r3, r2, r3
 8004b70:	2b02      	cmp	r3, #2
 8004b72:	d901      	bls.n	8004b78 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004b74:	2303      	movs	r3, #3
 8004b76:	e086      	b.n	8004c86 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004b78:	4b45      	ldr	r3, [pc, #276]	@ (8004c90 <RCCEx_PLL2_Config+0x15c>)
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d1f0      	bne.n	8004b66 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8004b84:	4b42      	ldr	r3, [pc, #264]	@ (8004c90 <RCCEx_PLL2_Config+0x15c>)
 8004b86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b88:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	031b      	lsls	r3, r3, #12
 8004b92:	493f      	ldr	r1, [pc, #252]	@ (8004c90 <RCCEx_PLL2_Config+0x15c>)
 8004b94:	4313      	orrs	r3, r2
 8004b96:	628b      	str	r3, [r1, #40]	@ 0x28
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	685b      	ldr	r3, [r3, #4]
 8004b9c:	3b01      	subs	r3, #1
 8004b9e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	689b      	ldr	r3, [r3, #8]
 8004ba6:	3b01      	subs	r3, #1
 8004ba8:	025b      	lsls	r3, r3, #9
 8004baa:	b29b      	uxth	r3, r3
 8004bac:	431a      	orrs	r2, r3
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	68db      	ldr	r3, [r3, #12]
 8004bb2:	3b01      	subs	r3, #1
 8004bb4:	041b      	lsls	r3, r3, #16
 8004bb6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004bba:	431a      	orrs	r2, r3
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	691b      	ldr	r3, [r3, #16]
 8004bc0:	3b01      	subs	r3, #1
 8004bc2:	061b      	lsls	r3, r3, #24
 8004bc4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004bc8:	4931      	ldr	r1, [pc, #196]	@ (8004c90 <RCCEx_PLL2_Config+0x15c>)
 8004bca:	4313      	orrs	r3, r2
 8004bcc:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8004bce:	4b30      	ldr	r3, [pc, #192]	@ (8004c90 <RCCEx_PLL2_Config+0x15c>)
 8004bd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bd2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	695b      	ldr	r3, [r3, #20]
 8004bda:	492d      	ldr	r1, [pc, #180]	@ (8004c90 <RCCEx_PLL2_Config+0x15c>)
 8004bdc:	4313      	orrs	r3, r2
 8004bde:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8004be0:	4b2b      	ldr	r3, [pc, #172]	@ (8004c90 <RCCEx_PLL2_Config+0x15c>)
 8004be2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004be4:	f023 0220 	bic.w	r2, r3, #32
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	699b      	ldr	r3, [r3, #24]
 8004bec:	4928      	ldr	r1, [pc, #160]	@ (8004c90 <RCCEx_PLL2_Config+0x15c>)
 8004bee:	4313      	orrs	r3, r2
 8004bf0:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8004bf2:	4b27      	ldr	r3, [pc, #156]	@ (8004c90 <RCCEx_PLL2_Config+0x15c>)
 8004bf4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bf6:	4a26      	ldr	r2, [pc, #152]	@ (8004c90 <RCCEx_PLL2_Config+0x15c>)
 8004bf8:	f023 0310 	bic.w	r3, r3, #16
 8004bfc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8004bfe:	4b24      	ldr	r3, [pc, #144]	@ (8004c90 <RCCEx_PLL2_Config+0x15c>)
 8004c00:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004c02:	4b24      	ldr	r3, [pc, #144]	@ (8004c94 <RCCEx_PLL2_Config+0x160>)
 8004c04:	4013      	ands	r3, r2
 8004c06:	687a      	ldr	r2, [r7, #4]
 8004c08:	69d2      	ldr	r2, [r2, #28]
 8004c0a:	00d2      	lsls	r2, r2, #3
 8004c0c:	4920      	ldr	r1, [pc, #128]	@ (8004c90 <RCCEx_PLL2_Config+0x15c>)
 8004c0e:	4313      	orrs	r3, r2
 8004c10:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8004c12:	4b1f      	ldr	r3, [pc, #124]	@ (8004c90 <RCCEx_PLL2_Config+0x15c>)
 8004c14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c16:	4a1e      	ldr	r2, [pc, #120]	@ (8004c90 <RCCEx_PLL2_Config+0x15c>)
 8004c18:	f043 0310 	orr.w	r3, r3, #16
 8004c1c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8004c1e:	683b      	ldr	r3, [r7, #0]
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d106      	bne.n	8004c32 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8004c24:	4b1a      	ldr	r3, [pc, #104]	@ (8004c90 <RCCEx_PLL2_Config+0x15c>)
 8004c26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c28:	4a19      	ldr	r2, [pc, #100]	@ (8004c90 <RCCEx_PLL2_Config+0x15c>)
 8004c2a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004c2e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004c30:	e00f      	b.n	8004c52 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004c32:	683b      	ldr	r3, [r7, #0]
 8004c34:	2b01      	cmp	r3, #1
 8004c36:	d106      	bne.n	8004c46 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8004c38:	4b15      	ldr	r3, [pc, #84]	@ (8004c90 <RCCEx_PLL2_Config+0x15c>)
 8004c3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c3c:	4a14      	ldr	r2, [pc, #80]	@ (8004c90 <RCCEx_PLL2_Config+0x15c>)
 8004c3e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004c42:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004c44:	e005      	b.n	8004c52 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8004c46:	4b12      	ldr	r3, [pc, #72]	@ (8004c90 <RCCEx_PLL2_Config+0x15c>)
 8004c48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c4a:	4a11      	ldr	r2, [pc, #68]	@ (8004c90 <RCCEx_PLL2_Config+0x15c>)
 8004c4c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004c50:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8004c52:	4b0f      	ldr	r3, [pc, #60]	@ (8004c90 <RCCEx_PLL2_Config+0x15c>)
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	4a0e      	ldr	r2, [pc, #56]	@ (8004c90 <RCCEx_PLL2_Config+0x15c>)
 8004c58:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004c5c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004c5e:	f7fc fdff 	bl	8001860 <HAL_GetTick>
 8004c62:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004c64:	e008      	b.n	8004c78 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004c66:	f7fc fdfb 	bl	8001860 <HAL_GetTick>
 8004c6a:	4602      	mov	r2, r0
 8004c6c:	68bb      	ldr	r3, [r7, #8]
 8004c6e:	1ad3      	subs	r3, r2, r3
 8004c70:	2b02      	cmp	r3, #2
 8004c72:	d901      	bls.n	8004c78 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004c74:	2303      	movs	r3, #3
 8004c76:	e006      	b.n	8004c86 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004c78:	4b05      	ldr	r3, [pc, #20]	@ (8004c90 <RCCEx_PLL2_Config+0x15c>)
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d0f0      	beq.n	8004c66 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8004c84:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c86:	4618      	mov	r0, r3
 8004c88:	3710      	adds	r7, #16
 8004c8a:	46bd      	mov	sp, r7
 8004c8c:	bd80      	pop	{r7, pc}
 8004c8e:	bf00      	nop
 8004c90:	58024400 	.word	0x58024400
 8004c94:	ffff0007 	.word	0xffff0007

08004c98 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8004c98:	b580      	push	{r7, lr}
 8004c9a:	b084      	sub	sp, #16
 8004c9c:	af00      	add	r7, sp, #0
 8004c9e:	6078      	str	r0, [r7, #4]
 8004ca0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004ca2:	2300      	movs	r3, #0
 8004ca4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004ca6:	4b53      	ldr	r3, [pc, #332]	@ (8004df4 <RCCEx_PLL3_Config+0x15c>)
 8004ca8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004caa:	f003 0303 	and.w	r3, r3, #3
 8004cae:	2b03      	cmp	r3, #3
 8004cb0:	d101      	bne.n	8004cb6 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8004cb2:	2301      	movs	r3, #1
 8004cb4:	e099      	b.n	8004dea <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8004cb6:	4b4f      	ldr	r3, [pc, #316]	@ (8004df4 <RCCEx_PLL3_Config+0x15c>)
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	4a4e      	ldr	r2, [pc, #312]	@ (8004df4 <RCCEx_PLL3_Config+0x15c>)
 8004cbc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004cc0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004cc2:	f7fc fdcd 	bl	8001860 <HAL_GetTick>
 8004cc6:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004cc8:	e008      	b.n	8004cdc <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004cca:	f7fc fdc9 	bl	8001860 <HAL_GetTick>
 8004cce:	4602      	mov	r2, r0
 8004cd0:	68bb      	ldr	r3, [r7, #8]
 8004cd2:	1ad3      	subs	r3, r2, r3
 8004cd4:	2b02      	cmp	r3, #2
 8004cd6:	d901      	bls.n	8004cdc <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004cd8:	2303      	movs	r3, #3
 8004cda:	e086      	b.n	8004dea <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004cdc:	4b45      	ldr	r3, [pc, #276]	@ (8004df4 <RCCEx_PLL3_Config+0x15c>)
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d1f0      	bne.n	8004cca <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8004ce8:	4b42      	ldr	r3, [pc, #264]	@ (8004df4 <RCCEx_PLL3_Config+0x15c>)
 8004cea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cec:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	051b      	lsls	r3, r3, #20
 8004cf6:	493f      	ldr	r1, [pc, #252]	@ (8004df4 <RCCEx_PLL3_Config+0x15c>)
 8004cf8:	4313      	orrs	r3, r2
 8004cfa:	628b      	str	r3, [r1, #40]	@ 0x28
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	685b      	ldr	r3, [r3, #4]
 8004d00:	3b01      	subs	r3, #1
 8004d02:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	689b      	ldr	r3, [r3, #8]
 8004d0a:	3b01      	subs	r3, #1
 8004d0c:	025b      	lsls	r3, r3, #9
 8004d0e:	b29b      	uxth	r3, r3
 8004d10:	431a      	orrs	r2, r3
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	68db      	ldr	r3, [r3, #12]
 8004d16:	3b01      	subs	r3, #1
 8004d18:	041b      	lsls	r3, r3, #16
 8004d1a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004d1e:	431a      	orrs	r2, r3
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	691b      	ldr	r3, [r3, #16]
 8004d24:	3b01      	subs	r3, #1
 8004d26:	061b      	lsls	r3, r3, #24
 8004d28:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004d2c:	4931      	ldr	r1, [pc, #196]	@ (8004df4 <RCCEx_PLL3_Config+0x15c>)
 8004d2e:	4313      	orrs	r3, r2
 8004d30:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8004d32:	4b30      	ldr	r3, [pc, #192]	@ (8004df4 <RCCEx_PLL3_Config+0x15c>)
 8004d34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d36:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	695b      	ldr	r3, [r3, #20]
 8004d3e:	492d      	ldr	r1, [pc, #180]	@ (8004df4 <RCCEx_PLL3_Config+0x15c>)
 8004d40:	4313      	orrs	r3, r2
 8004d42:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8004d44:	4b2b      	ldr	r3, [pc, #172]	@ (8004df4 <RCCEx_PLL3_Config+0x15c>)
 8004d46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d48:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	699b      	ldr	r3, [r3, #24]
 8004d50:	4928      	ldr	r1, [pc, #160]	@ (8004df4 <RCCEx_PLL3_Config+0x15c>)
 8004d52:	4313      	orrs	r3, r2
 8004d54:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8004d56:	4b27      	ldr	r3, [pc, #156]	@ (8004df4 <RCCEx_PLL3_Config+0x15c>)
 8004d58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d5a:	4a26      	ldr	r2, [pc, #152]	@ (8004df4 <RCCEx_PLL3_Config+0x15c>)
 8004d5c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004d60:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8004d62:	4b24      	ldr	r3, [pc, #144]	@ (8004df4 <RCCEx_PLL3_Config+0x15c>)
 8004d64:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004d66:	4b24      	ldr	r3, [pc, #144]	@ (8004df8 <RCCEx_PLL3_Config+0x160>)
 8004d68:	4013      	ands	r3, r2
 8004d6a:	687a      	ldr	r2, [r7, #4]
 8004d6c:	69d2      	ldr	r2, [r2, #28]
 8004d6e:	00d2      	lsls	r2, r2, #3
 8004d70:	4920      	ldr	r1, [pc, #128]	@ (8004df4 <RCCEx_PLL3_Config+0x15c>)
 8004d72:	4313      	orrs	r3, r2
 8004d74:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8004d76:	4b1f      	ldr	r3, [pc, #124]	@ (8004df4 <RCCEx_PLL3_Config+0x15c>)
 8004d78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d7a:	4a1e      	ldr	r2, [pc, #120]	@ (8004df4 <RCCEx_PLL3_Config+0x15c>)
 8004d7c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004d80:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8004d82:	683b      	ldr	r3, [r7, #0]
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d106      	bne.n	8004d96 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8004d88:	4b1a      	ldr	r3, [pc, #104]	@ (8004df4 <RCCEx_PLL3_Config+0x15c>)
 8004d8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d8c:	4a19      	ldr	r2, [pc, #100]	@ (8004df4 <RCCEx_PLL3_Config+0x15c>)
 8004d8e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004d92:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004d94:	e00f      	b.n	8004db6 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004d96:	683b      	ldr	r3, [r7, #0]
 8004d98:	2b01      	cmp	r3, #1
 8004d9a:	d106      	bne.n	8004daa <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8004d9c:	4b15      	ldr	r3, [pc, #84]	@ (8004df4 <RCCEx_PLL3_Config+0x15c>)
 8004d9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004da0:	4a14      	ldr	r2, [pc, #80]	@ (8004df4 <RCCEx_PLL3_Config+0x15c>)
 8004da2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004da6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004da8:	e005      	b.n	8004db6 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8004daa:	4b12      	ldr	r3, [pc, #72]	@ (8004df4 <RCCEx_PLL3_Config+0x15c>)
 8004dac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dae:	4a11      	ldr	r2, [pc, #68]	@ (8004df4 <RCCEx_PLL3_Config+0x15c>)
 8004db0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004db4:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8004db6:	4b0f      	ldr	r3, [pc, #60]	@ (8004df4 <RCCEx_PLL3_Config+0x15c>)
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	4a0e      	ldr	r2, [pc, #56]	@ (8004df4 <RCCEx_PLL3_Config+0x15c>)
 8004dbc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004dc0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004dc2:	f7fc fd4d 	bl	8001860 <HAL_GetTick>
 8004dc6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004dc8:	e008      	b.n	8004ddc <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004dca:	f7fc fd49 	bl	8001860 <HAL_GetTick>
 8004dce:	4602      	mov	r2, r0
 8004dd0:	68bb      	ldr	r3, [r7, #8]
 8004dd2:	1ad3      	subs	r3, r2, r3
 8004dd4:	2b02      	cmp	r3, #2
 8004dd6:	d901      	bls.n	8004ddc <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004dd8:	2303      	movs	r3, #3
 8004dda:	e006      	b.n	8004dea <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004ddc:	4b05      	ldr	r3, [pc, #20]	@ (8004df4 <RCCEx_PLL3_Config+0x15c>)
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d0f0      	beq.n	8004dca <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8004de8:	7bfb      	ldrb	r3, [r7, #15]
}
 8004dea:	4618      	mov	r0, r3
 8004dec:	3710      	adds	r7, #16
 8004dee:	46bd      	mov	sp, r7
 8004df0:	bd80      	pop	{r7, pc}
 8004df2:	bf00      	nop
 8004df4:	58024400 	.word	0x58024400
 8004df8:	ffff0007 	.word	0xffff0007

08004dfc <memcmp>:
 8004dfc:	b510      	push	{r4, lr}
 8004dfe:	3901      	subs	r1, #1
 8004e00:	4402      	add	r2, r0
 8004e02:	4290      	cmp	r0, r2
 8004e04:	d101      	bne.n	8004e0a <memcmp+0xe>
 8004e06:	2000      	movs	r0, #0
 8004e08:	e005      	b.n	8004e16 <memcmp+0x1a>
 8004e0a:	7803      	ldrb	r3, [r0, #0]
 8004e0c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8004e10:	42a3      	cmp	r3, r4
 8004e12:	d001      	beq.n	8004e18 <memcmp+0x1c>
 8004e14:	1b18      	subs	r0, r3, r4
 8004e16:	bd10      	pop	{r4, pc}
 8004e18:	3001      	adds	r0, #1
 8004e1a:	e7f2      	b.n	8004e02 <memcmp+0x6>

08004e1c <memset>:
 8004e1c:	4402      	add	r2, r0
 8004e1e:	4603      	mov	r3, r0
 8004e20:	4293      	cmp	r3, r2
 8004e22:	d100      	bne.n	8004e26 <memset+0xa>
 8004e24:	4770      	bx	lr
 8004e26:	f803 1b01 	strb.w	r1, [r3], #1
 8004e2a:	e7f9      	b.n	8004e20 <memset+0x4>

08004e2c <__libc_init_array>:
 8004e2c:	b570      	push	{r4, r5, r6, lr}
 8004e2e:	4d0d      	ldr	r5, [pc, #52]	@ (8004e64 <__libc_init_array+0x38>)
 8004e30:	4c0d      	ldr	r4, [pc, #52]	@ (8004e68 <__libc_init_array+0x3c>)
 8004e32:	1b64      	subs	r4, r4, r5
 8004e34:	10a4      	asrs	r4, r4, #2
 8004e36:	2600      	movs	r6, #0
 8004e38:	42a6      	cmp	r6, r4
 8004e3a:	d109      	bne.n	8004e50 <__libc_init_array+0x24>
 8004e3c:	4d0b      	ldr	r5, [pc, #44]	@ (8004e6c <__libc_init_array+0x40>)
 8004e3e:	4c0c      	ldr	r4, [pc, #48]	@ (8004e70 <__libc_init_array+0x44>)
 8004e40:	f000 f818 	bl	8004e74 <_init>
 8004e44:	1b64      	subs	r4, r4, r5
 8004e46:	10a4      	asrs	r4, r4, #2
 8004e48:	2600      	movs	r6, #0
 8004e4a:	42a6      	cmp	r6, r4
 8004e4c:	d105      	bne.n	8004e5a <__libc_init_array+0x2e>
 8004e4e:	bd70      	pop	{r4, r5, r6, pc}
 8004e50:	f855 3b04 	ldr.w	r3, [r5], #4
 8004e54:	4798      	blx	r3
 8004e56:	3601      	adds	r6, #1
 8004e58:	e7ee      	b.n	8004e38 <__libc_init_array+0xc>
 8004e5a:	f855 3b04 	ldr.w	r3, [r5], #4
 8004e5e:	4798      	blx	r3
 8004e60:	3601      	adds	r6, #1
 8004e62:	e7f2      	b.n	8004e4a <__libc_init_array+0x1e>
 8004e64:	08004ec4 	.word	0x08004ec4
 8004e68:	08004ec4 	.word	0x08004ec4
 8004e6c:	08004ec4 	.word	0x08004ec4
 8004e70:	08004ec8 	.word	0x08004ec8

08004e74 <_init>:
 8004e74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e76:	bf00      	nop
 8004e78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004e7a:	bc08      	pop	{r3}
 8004e7c:	469e      	mov	lr, r3
 8004e7e:	4770      	bx	lr

08004e80 <_fini>:
 8004e80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e82:	bf00      	nop
 8004e84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004e86:	bc08      	pop	{r3}
 8004e88:	469e      	mov	lr, r3
 8004e8a:	4770      	bx	lr
