// Seed: 53982996
module module_0 (
    output tri  id_0,
    input  wire id_1
);
  wire id_3;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_17 = 32'd43,
    parameter id_8  = 32'd39
) (
    output wire id_0,
    input wand id_1,
    input supply1 id_2,
    input supply1 id_3,
    input tri0 id_4,
    output supply1 id_5,
    input tri1 id_6
    , id_24,
    output tri0 id_7,
    input supply0 _id_8,
    input tri1 id_9,
    output tri0 id_10,
    input tri id_11,
    input tri0 id_12,
    output wand id_13,
    output tri1 id_14,
    input wand id_15,
    input wire id_16,
    input uwire _id_17,
    output uwire id_18,
    input tri0 id_19,
    input wor id_20,
    input tri1 id_21,
    output uwire id_22
);
  logic [-1 : {  -1  {  -1  }  }] id_25;
  localparam id_26 = 1;
  logic [7:0] id_27;
  ;
  assign id_24 = -1;
  assign id_7 = id_4;
  assign id_27[id_17 :-1] = id_21;
  logic [id_8 : id_17] id_28;
  ;
  module_0 modCall_1 (
      id_14,
      id_20
  );
  wire id_29;
endmodule
