GAS LISTING /tmp/ccoGxXXH.s 			page 1


   1              		.file	"gd32vf103_usart.c"
   2              		.option nopic
   3              		.attribute arch, "rv32i2p0_m2p0_a2p0_c2p0"
   4              		.attribute unaligned_access, 0
   5              		.attribute stack_align, 16
   6              		.text
   7              	.Ltext0:
   8              		.cfi_sections	.debug_frame
   9              		.section	.text.usart_deinit,"ax",@progbits
  10              		.align	1
  11              		.globl	usart_deinit
  13              	usart_deinit:
  14              	.LFB2:
  15              		.file 1 "../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c"
   1:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** /*!
   2:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \file    gd32vf103_usart.c
   3:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \brief   USART driver
   4:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
   5:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \version 2019-06-05, V1.0.0, firmware for GD32VF103
   6:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \version 2019-09-18, V1.0.1, firmware for GD32VF103
   7:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \version 2020-08-04, V1.1.0, firmware for GD32VF103
   8:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** */
   9:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
  10:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** /*
  11:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     Copyright (c) 2020, GigaDevice Semiconductor Inc.
  12:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
  13:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     Redistribution and use in source and binary forms, with or without modification,
  14:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** are permitted provided that the following conditions are met:
  15:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
  16:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     1. Redistributions of source code must retain the above copyright notice, this
  17:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****        list of conditions and the following disclaimer.
  18:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     2. Redistributions in binary form must reproduce the above copyright notice,
  19:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****        this list of conditions and the following disclaimer in the documentation
  20:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****        and/or other materials provided with the distribution.
  21:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     3. Neither the name of the copyright holder nor the names of its contributors
  22:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****        may be used to endorse or promote products derived from this software without
  23:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****        specific prior written permission.
  24:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
  25:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  26:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  27:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
  28:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
  29:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
  30:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
  31:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
  32:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  33:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  34:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** OF SUCH DAMAGE.
  35:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** */
  36:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
  37:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** #include "gd32vf103_usart.h"
  38:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
  39:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** /*!
  40:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \brief      reset USART/UART 
  41:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
  42:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[out] none
  43:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \retval     none
GAS LISTING /tmp/ccoGxXXH.s 			page 2


  44:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** */
  45:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** void usart_deinit(uint32_t usart_periph)
  46:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** {
  16              		.loc 1 46 1
  17              		.cfi_startproc
  18              	.LVL0:
  47:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     switch(usart_periph){
  19              		.loc 1 47 5
  46:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     switch(usart_periph){
  20              		.loc 1 46 1 is_stmt 0
  21 0000 4111     		addi	sp,sp,-16
  22              	.LCFI0:
  23              		.cfi_def_cfa_offset 16
  24              		.loc 1 47 5
  25 0002 B7570040 		li	a5,1073762304
  46:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     switch(usart_periph){
  26              		.loc 1 46 1
  27 0006 06C6     		sw	ra,12(sp)
  28              		.cfi_offset 1, -4
  29              		.loc 1 47 5
  30 0008 138707C0 		addi	a4,a5,-1024
  31 000c 6302E506 		beq	a0,a4,.L2
  32 0010 6378A702 		bleu	a0,a4,.L10
  33 0014 630CF506 		beq	a0,a5,.L7
  34 0018 B7470140 		li	a5,1073823744
  35 001c 93870780 		addi	a5,a5,-2048
  36 0020 6314F508 		bne	a0,a5,.L1
  48:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     case USART0:
  49:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****         /* reset USART0 */
  50:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****         rcu_periph_reset_enable(RCU_USART0RST);
  37              		.loc 1 50 9 is_stmt 1
  38 0024 1305E030 		li	a0,782
  39              	.LVL1:
  40 0028 97000000 		call	rcu_periph_reset_enable
  40      E7800000 
  41              	.LVL2:
  51:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****         rcu_periph_reset_disable(RCU_USART0RST);
  42              		.loc 1 51 9
  52:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****         break;
  53:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     case USART1:
  54:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****         /* reset USART1 */
  55:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****         rcu_periph_reset_enable(RCU_USART1RST);
  56:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****         rcu_periph_reset_disable(RCU_USART1RST);
  57:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****         break;
  58:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     case USART2:
  59:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****         /* reset USART2 */
  60:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****         rcu_periph_reset_enable(RCU_USART2RST);
  61:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****         rcu_periph_reset_disable(RCU_USART2RST);
  62:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****         break;
  63:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     case UART3:
  64:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****         /* reset UART3 */
  65:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****         rcu_periph_reset_enable(RCU_UART3RST);
  66:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****         rcu_periph_reset_disable(RCU_UART3RST);
  67:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****         break;
  68:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     case UART4:
  69:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****         /* reset UART4 */
  70:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****         rcu_periph_reset_enable(RCU_UART4RST);
GAS LISTING /tmp/ccoGxXXH.s 			page 3


  71:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****         rcu_periph_reset_disable(RCU_UART4RST);
  72:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****         break;
  73:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     default:
  74:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****         break;
  75:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     }
  76:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** }
  43              		.loc 1 76 1 is_stmt 0
  44 0030 B240     		lw	ra,12(sp)
  45              		.cfi_remember_state
  46              		.cfi_restore 1
  51:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****         rcu_periph_reset_disable(RCU_USART0RST);
  47              		.loc 1 51 9
  48 0032 1305E030 		li	a0,782
  49              		.loc 1 76 1
  50 0036 4101     		addi	sp,sp,16
  51              	.LCFI1:
  52              		.cfi_def_cfa_offset 0
  51:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****         rcu_periph_reset_disable(RCU_USART0RST);
  53              		.loc 1 51 9
  54 0038 17030000 		tail	rcu_periph_reset_disable
  54      67000300 
  55              	.LVL3:
  56              	.L10:
  57              	.LCFI2:
  58              		.cfi_restore_state
  47:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     case USART0:
  59              		.loc 1 47 5
  60 0040 37470040 		li	a4,1073758208
  61 0044 13070740 		addi	a4,a4,1024
  62 0048 6303E506 		beq	a0,a4,.L4
  63 004c 93870780 		addi	a5,a5,-2048
  64 0050 631CF504 		bne	a0,a5,.L1
  60:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****         rcu_periph_reset_disable(RCU_USART2RST);
  65              		.loc 1 60 9 is_stmt 1
  66 0054 13052041 		li	a0,1042
  67              	.LVL4:
  68 0058 97000000 		call	rcu_periph_reset_enable
  68      E7800000 
  69              	.LVL5:
  61:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****         break;
  70              		.loc 1 61 9
  71              		.loc 1 76 1 is_stmt 0
  72 0060 B240     		lw	ra,12(sp)
  73              		.cfi_remember_state
  74              		.cfi_restore 1
  61:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****         break;
  75              		.loc 1 61 9
  76 0062 13052041 		li	a0,1042
  77              		.loc 1 76 1
  78 0066 4101     		addi	sp,sp,16
  79              	.LCFI3:
  80              		.cfi_def_cfa_offset 0
  61:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****         break;
  81              		.loc 1 61 9
  82 0068 17030000 		tail	rcu_periph_reset_disable
  82      67000300 
  83              	.LVL6:
GAS LISTING /tmp/ccoGxXXH.s 			page 4


  84              	.L2:
  85              	.LCFI4:
  86              		.cfi_restore_state
  65:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****         rcu_periph_reset_disable(RCU_UART3RST);
  87              		.loc 1 65 9 is_stmt 1
  88 0070 13053041 		li	a0,1043
  89              	.LVL7:
  90 0074 97000000 		call	rcu_periph_reset_enable
  90      E7800000 
  91              	.LVL8:
  66:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****         break;
  92              		.loc 1 66 9
  93              		.loc 1 76 1 is_stmt 0
  94 007c B240     		lw	ra,12(sp)
  95              		.cfi_remember_state
  96              		.cfi_restore 1
  66:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****         break;
  97              		.loc 1 66 9
  98 007e 13053041 		li	a0,1043
  99              		.loc 1 76 1
 100 0082 4101     		addi	sp,sp,16
 101              	.LCFI5:
 102              		.cfi_def_cfa_offset 0
  66:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****         break;
 103              		.loc 1 66 9
 104 0084 17030000 		tail	rcu_periph_reset_disable
 104      67000300 
 105              	.LVL9:
 106              	.L7:
 107              	.LCFI6:
 108              		.cfi_restore_state
  70:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****         rcu_periph_reset_disable(RCU_UART4RST);
 109              		.loc 1 70 9 is_stmt 1
 110 008c 13054041 		li	a0,1044
 111              	.LVL10:
 112 0090 97000000 		call	rcu_periph_reset_enable
 112      E7800000 
 113              	.LVL11:
  71:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****         break;
 114              		.loc 1 71 9
 115              		.loc 1 76 1 is_stmt 0
 116 0098 B240     		lw	ra,12(sp)
 117              		.cfi_remember_state
 118              		.cfi_restore 1
  71:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****         break;
 119              		.loc 1 71 9
 120 009a 13054041 		li	a0,1044
 121              		.loc 1 76 1
 122 009e 4101     		addi	sp,sp,16
 123              	.LCFI7:
 124              		.cfi_def_cfa_offset 0
  71:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****         break;
 125              		.loc 1 71 9
 126 00a0 17030000 		tail	rcu_periph_reset_disable
 126      67000300 
 127              	.LVL12:
 128              	.L1:
GAS LISTING /tmp/ccoGxXXH.s 			page 5


 129              	.LCFI8:
 130              		.cfi_restore_state
 131              		.loc 1 76 1
 132 00a8 B240     		lw	ra,12(sp)
 133              		.cfi_remember_state
 134              		.cfi_restore 1
 135 00aa 4101     		addi	sp,sp,16
 136              	.LCFI9:
 137              		.cfi_def_cfa_offset 0
 138 00ac 8280     		jr	ra
 139              	.L4:
 140              	.LCFI10:
 141              		.cfi_restore_state
  55:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****         rcu_periph_reset_disable(RCU_USART1RST);
 142              		.loc 1 55 9 is_stmt 1
 143 00ae 13051041 		li	a0,1041
 144              	.LVL13:
 145 00b2 97000000 		call	rcu_periph_reset_enable
 145      E7800000 
 146              	.LVL14:
  56:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****         break;
 147              		.loc 1 56 9
 148              		.loc 1 76 1 is_stmt 0
 149 00ba B240     		lw	ra,12(sp)
 150              		.cfi_restore 1
  56:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****         break;
 151              		.loc 1 56 9
 152 00bc 13051041 		li	a0,1041
 153              		.loc 1 76 1
 154 00c0 4101     		addi	sp,sp,16
 155              	.LCFI11:
 156              		.cfi_def_cfa_offset 0
  56:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****         break;
 157              		.loc 1 56 9
 158 00c2 17030000 		tail	rcu_periph_reset_disable
 158      67000300 
 159              	.LVL15:
 160              		.cfi_endproc
 161              	.LFE2:
 163              		.section	.text.usart_baudrate_set,"ax",@progbits
 164              		.align	1
 165              		.globl	usart_baudrate_set
 167              	usart_baudrate_set:
 168              	.LFB3:
  77:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
  78:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** /*!
  79:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \brief      configure USART baud rate value
  80:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
  81:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  baudval: baud rate value
  82:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[out] none
  83:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \retval     none
  84:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** */ 
  85:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** void usart_baudrate_set(uint32_t usart_periph, uint32_t baudval)
  86:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** {
 169              		.loc 1 86 1 is_stmt 1
 170              		.cfi_startproc
 171              	.LVL16:
GAS LISTING /tmp/ccoGxXXH.s 			page 6


  87:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     uint32_t uclk=0U, intdiv=0U, fradiv=0U, udiv=0U;
 172              		.loc 1 87 5
  88:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     switch(usart_periph){
 173              		.loc 1 88 5
  86:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     uint32_t uclk=0U, intdiv=0U, fradiv=0U, udiv=0U;
 174              		.loc 1 86 1 is_stmt 0
 175 0000 4111     		addi	sp,sp,-16
 176              	.LCFI12:
 177              		.cfi_def_cfa_offset 16
 178              		.loc 1 88 5
 179 0002 37570040 		li	a4,1073762304
  86:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     uint32_t uclk=0U, intdiv=0U, fradiv=0U, udiv=0U;
 180              		.loc 1 86 1
 181 0006 22C4     		sw	s0,8(sp)
 182 0008 26C2     		sw	s1,4(sp)
 183 000a 06C6     		sw	ra,12(sp)
 184              		.cfi_offset 8, -8
 185              		.cfi_offset 9, -12
 186              		.cfi_offset 1, -4
 187              		.loc 1 88 5
 188 000c 930707C0 		addi	a5,a4,-1024
  86:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     uint32_t uclk=0U, intdiv=0U, fradiv=0U, udiv=0U;
 189              		.loc 1 86 1
 190 0010 2A84     		mv	s0,a0
 191 0012 AE84     		mv	s1,a1
 192              		.loc 1 88 5
 193 0014 630AF504 		beq	a0,a5,.L12
 194 0018 63FDA702 		bleu	a0,a5,.L17
 195 001c 6306E504 		beq	a0,a4,.L12
 196 0020 37470140 		li	a4,1073823744
 197 0024 13070780 		addi	a4,a4,-2048
  87:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     uint32_t uclk=0U, intdiv=0U, fradiv=0U, udiv=0U;
 198              		.loc 1 87 14
 199 0028 0145     		li	a0,0
 200              	.LVL17:
 201              		.loc 1 88 5
 202 002a 6317E400 		bne	s0,a4,.L14
  89:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****          /* get clock frequency */
  90:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     case USART0:
  91:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****          /* get USART0 clock */
  92:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****          uclk=rcu_clock_freq_get(CK_APB2);
 203              		.loc 1 92 10 is_stmt 1
 204              		.loc 1 92 15 is_stmt 0
 205 002e 0D45     		li	a0,3
 206 0030 97000000 		call	rcu_clock_freq_get
 206      E7800000 
 207              	.LVL18:
  93:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****          break;
 208              		.loc 1 93 10 is_stmt 1
 209              	.L14:
  94:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     case USART1:
  95:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****          /* get USART1 clock */
  96:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****          uclk=rcu_clock_freq_get(CK_APB1);
  97:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****          break;
  98:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     case USART2:
  99:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****          /* get USART2 clock */
 100:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****          uclk=rcu_clock_freq_get(CK_APB1);
GAS LISTING /tmp/ccoGxXXH.s 			page 7


 101:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****          break;
 102:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     case UART3:
 103:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****          /* get UART3 clock */
 104:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****          uclk=rcu_clock_freq_get(CK_APB1);
 105:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****          break;
 106:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     case UART4:
 107:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****          /* get UART4 clock */
 108:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****          uclk=rcu_clock_freq_get(CK_APB1);
 109:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****          break;  
 110:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     default:
 111:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****          break;
 112:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     }
 113:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     /* oversampling by 16, configure the value of USART_BAUD */
 114:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     udiv = (uclk+baudval/2U)/baudval;
 210              		.loc 1 114 5
 115:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     intdiv = udiv & (0x0000fff0U);
 211              		.loc 1 115 5
 116:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     fradiv = udiv & (0x0000000fU);
 212              		.loc 1 116 5
 117:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_BAUD(usart_periph) = ((USART_BAUD_FRADIV | USART_BAUD_INTDIV) & (intdiv | fradiv));
 213              		.loc 1 117 5
 114:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     intdiv = udiv & (0x0000fff0U);
 214              		.loc 1 114 25 is_stmt 0
 215 0038 93D71400 		srli	a5,s1,1
 114:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     intdiv = udiv & (0x0000fff0U);
 216              		.loc 1 114 17
 217 003c AA97     		add	a5,a5,a0
 114:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     intdiv = udiv & (0x0000fff0U);
 218              		.loc 1 114 10
 219 003e B3D79702 		divu	a5,a5,s1
 220              	.LVL19:
 118:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** }
 221              		.loc 1 118 1
 222 0042 B240     		lw	ra,12(sp)
 223              		.cfi_remember_state
 224              		.cfi_restore 1
 225 0044 9244     		lw	s1,4(sp)
 226              		.cfi_restore 9
 227              	.LVL20:
 117:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_BAUD(usart_periph) = ((USART_BAUD_FRADIV | USART_BAUD_INTDIV) & (intdiv | fradiv));
 228              		.loc 1 117 83
 229 0046 C207     		slli	a5,a5,16
 230              	.LVL21:
 231 0048 C183     		srli	a5,a5,16
 117:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_BAUD(usart_periph) = ((USART_BAUD_FRADIV | USART_BAUD_INTDIV) & (intdiv | fradiv));
 232              		.loc 1 117 30
 233 004a 1CC4     		sw	a5,8(s0)
 234              		.loc 1 118 1
 235 004c 2244     		lw	s0,8(sp)
 236              		.cfi_restore 8
 237              	.LVL22:
 238 004e 4101     		addi	sp,sp,16
 239              	.LCFI13:
 240              		.cfi_def_cfa_offset 0
 241 0050 8280     		jr	ra
 242              	.LVL23:
 243              	.L17:
GAS LISTING /tmp/ccoGxXXH.s 			page 8


 244              	.LCFI14:
 245              		.cfi_restore_state
  88:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****          /* get clock frequency */
 246              		.loc 1 88 5
 247 0052 B7460040 		li	a3,1073758208
 248 0056 93860640 		addi	a3,a3,1024
 249 005a 6307D500 		beq	a0,a3,.L12
 250 005e 13070780 		addi	a4,a4,-2048
  87:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     switch(usart_periph){
 251              		.loc 1 87 14
 252 0062 0145     		li	a0,0
  88:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****          /* get clock frequency */
 253              		.loc 1 88 5
 254 0064 E31AE4FC 		bne	s0,a4,.L14
 255              	.L12:
  96:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****          break;
 256              		.loc 1 96 10 is_stmt 1
  96:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****          break;
 257              		.loc 1 96 15 is_stmt 0
 258 0068 0945     		li	a0,2
 259 006a 97000000 		call	rcu_clock_freq_get
 259      E7800000 
 260              	.LVL24:
  97:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     case USART2:
 261              		.loc 1 97 10 is_stmt 1
 262 0072 D9B7     		j	.L14
 263              		.cfi_endproc
 264              	.LFE3:
 266              		.section	.text.usart_parity_config,"ax",@progbits
 267              		.align	1
 268              		.globl	usart_parity_config
 270              	usart_parity_config:
 271              	.LFB4:
 119:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
 120:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** /*!
 121:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \brief     configure USART parity
 122:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in] usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 123:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in] paritycfg: configure USART parity
 124:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****                only one parameter can be selected which is shown as below:
 125:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg       USART_PM_NONE: no parity
 126:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg       USART_PM_ODD:  odd parity
 127:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg       USART_PM_EVEN: even parity 
 128:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[out] none
 129:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \retval     none
 130:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** */
 131:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** void usart_parity_config(uint32_t usart_periph, uint32_t paritycfg)
 132:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** {
 272              		.loc 1 132 1
 273              		.cfi_startproc
 274              	.LVL25:
 133:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     /* clear USART_CTL0 PM,PCEN bits */
 134:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_CTL0(usart_periph) &= ~(USART_CTL0_PM | USART_CTL0_PCEN);
 275              		.loc 1 134 5
 276              		.loc 1 134 30 is_stmt 0
 277 0000 5C45     		lw	a5,12(a0)
 278 0002 93F7F79F 		andi	a5,a5,-1537
 279 0006 5CC5     		sw	a5,12(a0)
GAS LISTING /tmp/ccoGxXXH.s 			page 9


 135:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     /* configure USART parity mode */
 136:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_CTL0(usart_periph) |= paritycfg ;
 280              		.loc 1 136 5 is_stmt 1
 281              		.loc 1 136 30 is_stmt 0
 282 0008 5C45     		lw	a5,12(a0)
 283 000a DD8D     		or	a1,a5,a1
 284              	.LVL26:
 285 000c 4CC5     		sw	a1,12(a0)
 137:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** }
 286              		.loc 1 137 1
 287 000e 8280     		ret
 288              		.cfi_endproc
 289              	.LFE4:
 291              		.section	.text.usart_word_length_set,"ax",@progbits
 292              		.align	1
 293              		.globl	usart_word_length_set
 295              	usart_word_length_set:
 296              	.LFB5:
 138:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
 139:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** /*!
 140:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \brief     configure USART word length
 141:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in] usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 142:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in] wlen: USART word length configure
 143:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****                only one parameter can be selected which is shown as below:
 144:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg       USART_WL_8BIT: 8 bits
 145:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg       USART_WL_9BIT: 9 bits
 146:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[out] none
 147:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \retval     none
 148:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** */
 149:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** void usart_word_length_set(uint32_t usart_periph, uint32_t wlen)
 150:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** {
 297              		.loc 1 150 1 is_stmt 1
 298              		.cfi_startproc
 299              	.LVL27:
 151:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     /* clear USART_CTL0 WL bit */
 152:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_CTL0(usart_periph) &= ~USART_CTL0_WL;
 300              		.loc 1 152 5
 301              		.loc 1 152 30 is_stmt 0
 302 0000 5C45     		lw	a5,12(a0)
 303 0002 7D77     		li	a4,-4096
 304 0004 7D17     		addi	a4,a4,-1
 305 0006 F98F     		and	a5,a5,a4
 306 0008 5CC5     		sw	a5,12(a0)
 153:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     /* configure USART word length */
 154:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_CTL0(usart_periph) |= wlen;
 307              		.loc 1 154 5 is_stmt 1
 308              		.loc 1 154 30 is_stmt 0
 309 000a 5C45     		lw	a5,12(a0)
 310 000c DD8D     		or	a1,a5,a1
 311              	.LVL28:
 312 000e 4CC5     		sw	a1,12(a0)
 155:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** }
 313              		.loc 1 155 1
 314 0010 8280     		ret
 315              		.cfi_endproc
 316              	.LFE5:
 318              		.section	.text.usart_stop_bit_set,"ax",@progbits
GAS LISTING /tmp/ccoGxXXH.s 			page 10


 319              		.align	1
 320              		.globl	usart_stop_bit_set
 322              	usart_stop_bit_set:
 323              	.LFB6:
 156:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
 157:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** /*!
 158:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \brief     configure USART stop bit length
 159:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in] usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 160:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in] stblen: USART stop bit configure
 161:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****                only one parameter can be selected which is shown as below:
 162:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg       USART_STB_1BIT:   1 bit
 163:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg       USART_STB_0_5BIT: 0.5 bit, not available for UARTx(x=3,4)
 164:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg       USART_STB_2BIT:   2 bits
 165:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg       USART_STB_1_5BIT: 1.5 bits, not available for UARTx(x=3,4)
 166:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[out] none
 167:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \retval     none
 168:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** */
 169:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** void usart_stop_bit_set(uint32_t usart_periph, uint32_t stblen)
 170:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** {
 324              		.loc 1 170 1 is_stmt 1
 325              		.cfi_startproc
 326              	.LVL29:
 171:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     /* clear USART_CTL1 STB bits */
 172:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_CTL1(usart_periph) &= ~USART_CTL1_STB; 
 327              		.loc 1 172 5
 328              		.loc 1 172 30 is_stmt 0
 329 0000 1C49     		lw	a5,16(a0)
 330 0002 7577     		li	a4,-12288
 331 0004 7D17     		addi	a4,a4,-1
 332 0006 F98F     		and	a5,a5,a4
 333 0008 1CC9     		sw	a5,16(a0)
 173:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     /* configure USART stop bits */
 174:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_CTL1(usart_periph) |= stblen;
 334              		.loc 1 174 5 is_stmt 1
 335              		.loc 1 174 30 is_stmt 0
 336 000a 1C49     		lw	a5,16(a0)
 337 000c DD8D     		or	a1,a5,a1
 338              	.LVL30:
 339 000e 0CC9     		sw	a1,16(a0)
 175:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** }
 340              		.loc 1 175 1
 341 0010 8280     		ret
 342              		.cfi_endproc
 343              	.LFE6:
 345              		.section	.text.usart_enable,"ax",@progbits
 346              		.align	1
 347              		.globl	usart_enable
 349              	usart_enable:
 350              	.LFB7:
 176:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
 177:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** /*!
 178:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \brief      enable USART
 179:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 180:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[out] none
 181:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \retval     none
 182:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** */
 183:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** void usart_enable(uint32_t usart_periph)
GAS LISTING /tmp/ccoGxXXH.s 			page 11


 184:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** {
 351              		.loc 1 184 1 is_stmt 1
 352              		.cfi_startproc
 353              	.LVL31:
 185:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_CTL0(usart_periph) |= USART_CTL0_UEN;
 354              		.loc 1 185 5
 355              		.loc 1 185 30 is_stmt 0
 356 0000 5C45     		lw	a5,12(a0)
 357 0002 0967     		li	a4,8192
 358 0004 D98F     		or	a5,a5,a4
 359 0006 5CC5     		sw	a5,12(a0)
 186:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** }
 360              		.loc 1 186 1
 361 0008 8280     		ret
 362              		.cfi_endproc
 363              	.LFE7:
 365              		.section	.text.usart_disable,"ax",@progbits
 366              		.align	1
 367              		.globl	usart_disable
 369              	usart_disable:
 370              	.LFB8:
 187:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
 188:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** /*!
 189:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \brief     disable USART
 190:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in] usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 191:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[out] none
 192:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \retval     none
 193:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** */
 194:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** void usart_disable(uint32_t usart_periph)
 195:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** {
 371              		.loc 1 195 1 is_stmt 1
 372              		.cfi_startproc
 373              	.LVL32:
 196:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_CTL0(usart_periph) &= ~(USART_CTL0_UEN);
 374              		.loc 1 196 5
 375              		.loc 1 196 30 is_stmt 0
 376 0000 5C45     		lw	a5,12(a0)
 377 0002 7977     		li	a4,-8192
 378 0004 7D17     		addi	a4,a4,-1
 379 0006 F98F     		and	a5,a5,a4
 380 0008 5CC5     		sw	a5,12(a0)
 197:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** }
 381              		.loc 1 197 1
 382 000a 8280     		ret
 383              		.cfi_endproc
 384              	.LFE8:
 386              		.section	.text.usart_transmit_config,"ax",@progbits
 387              		.align	1
 388              		.globl	usart_transmit_config
 390              	usart_transmit_config:
 391              	.LFB9:
 198:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
 199:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** /*!
 200:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \brief      configure USART transmitter
 201:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 202:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  txconfig: enable or disable USART transmitter
 203:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****                 only one parameter can be selected which is shown as below:
GAS LISTING /tmp/ccoGxXXH.s 			page 12


 204:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_TRANSMIT_ENABLE: enable USART transmission
 205:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_TRANSMIT_DISABLE: disable USART transmission
 206:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[out] none
 207:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \retval     none
 208:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** */
 209:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** void usart_transmit_config(uint32_t usart_periph, uint32_t txconfig)
 210:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** {
 392              		.loc 1 210 1 is_stmt 1
 393              		.cfi_startproc
 394              	.LVL33:
 211:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     uint32_t ctl = 0U;
 395              		.loc 1 211 5
 212:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     
 213:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     ctl = USART_CTL0(usart_periph);
 396              		.loc 1 213 5
 397              		.loc 1 213 9 is_stmt 0
 398 0000 5C45     		lw	a5,12(a0)
 399              	.LVL34:
 214:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     ctl &= ~USART_CTL0_TEN;
 400              		.loc 1 214 5 is_stmt 1
 401              		.loc 1 214 9 is_stmt 0
 402 0002 DD9B     		andi	a5,a5,-9
 403              	.LVL35:
 215:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     ctl |= txconfig;
 404              		.loc 1 215 5 is_stmt 1
 405              		.loc 1 215 9 is_stmt 0
 406 0004 DD8D     		or	a1,a5,a1
 407              	.LVL36:
 216:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     /* configure transfer mode */
 217:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_CTL0(usart_periph) = ctl;
 408              		.loc 1 217 5 is_stmt 1
 409              		.loc 1 217 30 is_stmt 0
 410 0006 4CC5     		sw	a1,12(a0)
 218:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** }
 411              		.loc 1 218 1
 412 0008 8280     		ret
 413              		.cfi_endproc
 414              	.LFE9:
 416              		.section	.text.usart_receive_config,"ax",@progbits
 417              		.align	1
 418              		.globl	usart_receive_config
 420              	usart_receive_config:
 421              	.LFB10:
 219:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
 220:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** /*!
 221:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \brief      configure USART receiver
 222:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 223:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  rxconfig: enable or disable USART receiver
 224:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****                 only one parameter can be selected which is shown as below:
 225:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_RECEIVE_ENABLE: enable USART reception
 226:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_RECEIVE_DISABLE: disable USART reception
 227:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[out] none
 228:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \retval     none
 229:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** */
 230:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** void usart_receive_config(uint32_t usart_periph, uint32_t rxconfig)
 231:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** {
 422              		.loc 1 231 1 is_stmt 1
GAS LISTING /tmp/ccoGxXXH.s 			page 13


 423              		.cfi_startproc
 424              	.LVL37:
 232:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     uint32_t ctl = 0U;
 425              		.loc 1 232 5
 233:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     
 234:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     ctl = USART_CTL0(usart_periph);
 426              		.loc 1 234 5
 427              		.loc 1 234 9 is_stmt 0
 428 0000 5C45     		lw	a5,12(a0)
 429              	.LVL38:
 235:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     ctl &= ~USART_CTL0_REN;
 430              		.loc 1 235 5 is_stmt 1
 431              		.loc 1 235 9 is_stmt 0
 432 0002 ED9B     		andi	a5,a5,-5
 433              	.LVL39:
 236:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     ctl |= rxconfig;
 434              		.loc 1 236 5 is_stmt 1
 435              		.loc 1 236 9 is_stmt 0
 436 0004 DD8D     		or	a1,a5,a1
 437              	.LVL40:
 237:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     /* configure receiver mode */
 238:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_CTL0(usart_periph) = ctl;
 438              		.loc 1 238 5 is_stmt 1
 439              		.loc 1 238 30 is_stmt 0
 440 0006 4CC5     		sw	a1,12(a0)
 239:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** }
 441              		.loc 1 239 1
 442 0008 8280     		ret
 443              		.cfi_endproc
 444              	.LFE10:
 446              		.section	.text.usart_data_transmit,"ax",@progbits
 447              		.align	1
 448              		.globl	usart_data_transmit
 450              	usart_data_transmit:
 451              	.LFB11:
 240:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
 241:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** /*!
 242:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \brief      USART transmit data function
 243:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 244:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  data: data of transmission 
 245:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[out] none
 246:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \retval     none
 247:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** */
 248:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** void usart_data_transmit(uint32_t usart_periph, uint32_t data)
 249:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** {
 452              		.loc 1 249 1 is_stmt 1
 453              		.cfi_startproc
 454              	.LVL41:
 250:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_DATA(usart_periph) = USART_DATA_DATA & data;
 455              		.loc 1 250 5
 456              		.loc 1 250 48 is_stmt 0
 457 0000 93F5F51F 		andi	a1,a1,511
 458              	.LVL42:
 459              		.loc 1 250 30
 460 0004 4CC1     		sw	a1,4(a0)
 251:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** }
 461              		.loc 1 251 1
GAS LISTING /tmp/ccoGxXXH.s 			page 14


 462 0006 8280     		ret
 463              		.cfi_endproc
 464              	.LFE11:
 466              		.section	.text.usart_data_receive,"ax",@progbits
 467              		.align	1
 468              		.globl	usart_data_receive
 470              	usart_data_receive:
 471              	.LFB12:
 252:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
 253:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** /*!
 254:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \brief      USART receive data function
 255:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 256:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[out] none
 257:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \retval     data of received
 258:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** */
 259:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** uint16_t usart_data_receive(uint32_t usart_periph)
 260:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** {
 472              		.loc 1 260 1 is_stmt 1
 473              		.cfi_startproc
 474              	.LVL43:
 261:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     return (uint16_t)(GET_BITS(USART_DATA(usart_periph), 0U, 8U));
 475              		.loc 1 261 5
 476              		.loc 1 261 23 is_stmt 0
 477 0000 4841     		lw	a0,4(a0)
 478              	.LVL44:
 262:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** }
 479              		.loc 1 262 1
 480 0002 1375F51F 		andi	a0,a0,511
 481 0006 8280     		ret
 482              		.cfi_endproc
 483              	.LFE12:
 485              		.section	.text.usart_address_config,"ax",@progbits
 486              		.align	1
 487              		.globl	usart_address_config
 489              	usart_address_config:
 490              	.LFB13:
 263:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
 264:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** /*!
 265:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \brief      configure the address of the USART in wake up by address match mode
 266:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 267:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  addr: address of USART/UART
 268:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[out] none
 269:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \retval     none
 270:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** */
 271:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** void usart_address_config(uint32_t usart_periph, uint8_t addr)
 272:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** {
 491              		.loc 1 272 1 is_stmt 1
 492              		.cfi_startproc
 493              	.LVL45:
 273:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_CTL1(usart_periph) &= ~(USART_CTL1_ADDR);
 494              		.loc 1 273 5
 495              		.loc 1 273 30 is_stmt 0
 496 0000 1C49     		lw	a5,16(a0)
 274:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_CTL1(usart_periph) |= (USART_CTL1_ADDR & addr);
 497              		.loc 1 274 50
 498 0002 BD89     		andi	a1,a1,15
 499              	.LVL46:
GAS LISTING /tmp/ccoGxXXH.s 			page 15


 273:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_CTL1(usart_periph) &= ~(USART_CTL1_ADDR);
 500              		.loc 1 273 30
 501 0004 C19B     		andi	a5,a5,-16
 502 0006 1CC9     		sw	a5,16(a0)
 503              		.loc 1 274 5 is_stmt 1
 504              		.loc 1 274 30 is_stmt 0
 505 0008 1C49     		lw	a5,16(a0)
 506 000a DD8D     		or	a1,a1,a5
 507 000c 0CC9     		sw	a1,16(a0)
 275:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** }
 508              		.loc 1 275 1
 509 000e 8280     		ret
 510              		.cfi_endproc
 511              	.LFE13:
 513              		.section	.text.usart_mute_mode_enable,"ax",@progbits
 514              		.align	1
 515              		.globl	usart_mute_mode_enable
 517              	usart_mute_mode_enable:
 518              	.LFB14:
 276:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
 277:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** /*!
 278:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \brief      receiver in mute mode
 279:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 280:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[out] none
 281:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \retval     none
 282:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** */
 283:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** void usart_mute_mode_enable(uint32_t usart_periph)
 284:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** {
 519              		.loc 1 284 1 is_stmt 1
 520              		.cfi_startproc
 521              	.LVL47:
 285:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_CTL0(usart_periph) |= USART_CTL0_RWU;
 522              		.loc 1 285 5
 523              		.loc 1 285 30 is_stmt 0
 524 0000 5C45     		lw	a5,12(a0)
 525 0002 93E72700 		ori	a5,a5,2
 526 0006 5CC5     		sw	a5,12(a0)
 286:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** }
 527              		.loc 1 286 1
 528 0008 8280     		ret
 529              		.cfi_endproc
 530              	.LFE14:
 532              		.section	.text.usart_mute_mode_disable,"ax",@progbits
 533              		.align	1
 534              		.globl	usart_mute_mode_disable
 536              	usart_mute_mode_disable:
 537              	.LFB15:
 287:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
 288:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** /*!
 289:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \brief      receiver in active mode
 290:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 291:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[out] none
 292:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \retval     none
 293:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** */
 294:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** void usart_mute_mode_disable(uint32_t usart_periph)
 295:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** {
 538              		.loc 1 295 1 is_stmt 1
GAS LISTING /tmp/ccoGxXXH.s 			page 16


 539              		.cfi_startproc
 540              	.LVL48:
 296:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_CTL0(usart_periph) &= ~(USART_CTL0_RWU);
 541              		.loc 1 296 5
 542              		.loc 1 296 30 is_stmt 0
 543 0000 5C45     		lw	a5,12(a0)
 544 0002 F59B     		andi	a5,a5,-3
 545 0004 5CC5     		sw	a5,12(a0)
 297:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** }
 546              		.loc 1 297 1
 547 0006 8280     		ret
 548              		.cfi_endproc
 549              	.LFE15:
 551              		.section	.text.usart_mute_mode_wakeup_config,"ax",@progbits
 552              		.align	1
 553              		.globl	usart_mute_mode_wakeup_config
 555              	usart_mute_mode_wakeup_config:
 556              	.LFB16:
 298:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
 299:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** /*!
 300:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \brief      configure wakeup method in mute mode
 301:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 302:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  wmethod: two methods be used to enter or exit the mute mode
 303:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****                 only one parameter can be selected which is shown as below:
 304:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_WM_IDLE: idle line
 305:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_WM_ADDR: address mask
 306:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[out] none
 307:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \retval     none
 308:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** */
 309:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** void usart_mute_mode_wakeup_config(uint32_t usart_periph, uint32_t wmethod)
 310:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** {
 557              		.loc 1 310 1 is_stmt 1
 558              		.cfi_startproc
 559              	.LVL49:
 311:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_CTL0(usart_periph) &= ~(USART_CTL0_WM);
 560              		.loc 1 311 5
 561              		.loc 1 311 30 is_stmt 0
 562 0000 5C45     		lw	a5,12(a0)
 563 0002 7D77     		li	a4,-4096
 564 0004 1307F77F 		addi	a4,a4,2047
 565 0008 F98F     		and	a5,a5,a4
 566 000a 5CC5     		sw	a5,12(a0)
 312:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_CTL0(usart_periph) |= wmethod;
 567              		.loc 1 312 5 is_stmt 1
 568              		.loc 1 312 30 is_stmt 0
 569 000c 5C45     		lw	a5,12(a0)
 570 000e DD8D     		or	a1,a5,a1
 571              	.LVL50:
 572 0010 4CC5     		sw	a1,12(a0)
 313:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** }
 573              		.loc 1 313 1
 574 0012 8280     		ret
 575              		.cfi_endproc
 576              	.LFE16:
 578              		.section	.text.usart_lin_mode_enable,"ax",@progbits
 579              		.align	1
 580              		.globl	usart_lin_mode_enable
GAS LISTING /tmp/ccoGxXXH.s 			page 17


 582              	usart_lin_mode_enable:
 583              	.LFB17:
 314:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
 315:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** /*!
 316:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \brief      enable LIN mode
 317:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 318:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[out] none
 319:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \retval     none
 320:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** */
 321:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** void usart_lin_mode_enable(uint32_t usart_periph)
 322:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** {   
 584              		.loc 1 322 1 is_stmt 1
 585              		.cfi_startproc
 586              	.LVL51:
 323:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_CTL1(usart_periph) |= USART_CTL1_LMEN;
 587              		.loc 1 323 5
 588              		.loc 1 323 30 is_stmt 0
 589 0000 1C49     		lw	a5,16(a0)
 590 0002 1167     		li	a4,16384
 591 0004 D98F     		or	a5,a5,a4
 592 0006 1CC9     		sw	a5,16(a0)
 324:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** }
 593              		.loc 1 324 1
 594 0008 8280     		ret
 595              		.cfi_endproc
 596              	.LFE17:
 598              		.section	.text.usart_lin_mode_disable,"ax",@progbits
 599              		.align	1
 600              		.globl	usart_lin_mode_disable
 602              	usart_lin_mode_disable:
 603              	.LFB18:
 325:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
 326:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** /*!
 327:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \brief      disable LIN mode
 328:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 329:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[out] none
 330:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \retval     none
 331:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** */
 332:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** void usart_lin_mode_disable(uint32_t usart_periph)
 333:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** {   
 604              		.loc 1 333 1 is_stmt 1
 605              		.cfi_startproc
 606              	.LVL52:
 334:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_CTL1(usart_periph) &= ~(USART_CTL1_LMEN);
 607              		.loc 1 334 5
 608              		.loc 1 334 30 is_stmt 0
 609 0000 1C49     		lw	a5,16(a0)
 610 0002 7177     		li	a4,-16384
 611 0004 7D17     		addi	a4,a4,-1
 612 0006 F98F     		and	a5,a5,a4
 613 0008 1CC9     		sw	a5,16(a0)
 335:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** }
 614              		.loc 1 335 1
 615 000a 8280     		ret
 616              		.cfi_endproc
 617              	.LFE18:
 619              		.section	.text.usart_lin_break_detection_length_config,"ax",@progbits
GAS LISTING /tmp/ccoGxXXH.s 			page 18


 620              		.align	1
 621              		.globl	usart_lin_break_detection_length_config
 623              	usart_lin_break_detection_length_config:
 624              	.LFB19:
 336:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
 337:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** /*!
 338:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \brief      configure lin break frame length
 339:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 340:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  lblen: lin break frame length
 341:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****                 only one parameter can be selected which is shown as below:
 342:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_LBLEN_10B: 10 bits
 343:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_LBLEN_11B: 11 bits
 344:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[out] none
 345:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \retval     none
 346:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** */
 347:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** void usart_lin_break_detection_length_config(uint32_t usart_periph, uint32_t lblen)
 348:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** {
 625              		.loc 1 348 1 is_stmt 1
 626              		.cfi_startproc
 627              	.LVL53:
 349:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_CTL1(usart_periph) &= ~(USART_CTL1_LBLEN);
 628              		.loc 1 349 5
 629              		.loc 1 349 30 is_stmt 0
 630 0000 1C49     		lw	a5,16(a0)
 350:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_CTL1(usart_periph) |= (USART_CTL1_LBLEN & lblen);
 631              		.loc 1 350 51
 632 0002 93F50502 		andi	a1,a1,32
 633              	.LVL54:
 349:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_CTL1(usart_periph) &= ~(USART_CTL1_LBLEN);
 634              		.loc 1 349 30
 635 0006 93F7F7FD 		andi	a5,a5,-33
 636 000a 1CC9     		sw	a5,16(a0)
 637              		.loc 1 350 5 is_stmt 1
 638              		.loc 1 350 30 is_stmt 0
 639 000c 1C49     		lw	a5,16(a0)
 640 000e DD8D     		or	a1,a1,a5
 641 0010 0CC9     		sw	a1,16(a0)
 351:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** }
 642              		.loc 1 351 1
 643 0012 8280     		ret
 644              		.cfi_endproc
 645              	.LFE19:
 647              		.section	.text.usart_send_break,"ax",@progbits
 648              		.align	1
 649              		.globl	usart_send_break
 651              	usart_send_break:
 652              	.LFB20:
 352:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
 353:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** /*!
 354:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \brief      send break frame
 355:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 356:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[out] none
 357:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \retval     none
 358:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** */
 359:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** void usart_send_break(uint32_t usart_periph)
 360:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** {
 653              		.loc 1 360 1 is_stmt 1
GAS LISTING /tmp/ccoGxXXH.s 			page 19


 654              		.cfi_startproc
 655              	.LVL55:
 361:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_CTL0(usart_periph) |= USART_CTL0_SBKCMD;
 656              		.loc 1 361 5
 657              		.loc 1 361 30 is_stmt 0
 658 0000 5C45     		lw	a5,12(a0)
 659 0002 93E71700 		ori	a5,a5,1
 660 0006 5CC5     		sw	a5,12(a0)
 362:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** }
 661              		.loc 1 362 1
 662 0008 8280     		ret
 663              		.cfi_endproc
 664              	.LFE20:
 666              		.section	.text.usart_halfduplex_enable,"ax",@progbits
 667              		.align	1
 668              		.globl	usart_halfduplex_enable
 670              	usart_halfduplex_enable:
 671              	.LFB21:
 363:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
 364:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** /*!
 365:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \brief      enable half duplex mode
 366:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 367:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[out] none
 368:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \retval     none
 369:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** */
 370:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** void usart_halfduplex_enable(uint32_t usart_periph)
 371:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** {   
 672              		.loc 1 371 1 is_stmt 1
 673              		.cfi_startproc
 674              	.LVL56:
 372:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_CTL2(usart_periph) |= USART_CTL2_HDEN;
 675              		.loc 1 372 5
 676              		.loc 1 372 30 is_stmt 0
 677 0000 5C49     		lw	a5,20(a0)
 678 0002 93E78700 		ori	a5,a5,8
 679 0006 5CC9     		sw	a5,20(a0)
 373:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** }
 680              		.loc 1 373 1
 681 0008 8280     		ret
 682              		.cfi_endproc
 683              	.LFE21:
 685              		.section	.text.usart_halfduplex_disable,"ax",@progbits
 686              		.align	1
 687              		.globl	usart_halfduplex_disable
 689              	usart_halfduplex_disable:
 690              	.LFB22:
 374:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
 375:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** /*!
 376:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \brief      disable half duplex mode
 377:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 378:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[out] none
 379:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \retval     none
 380:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** */
 381:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** void usart_halfduplex_disable(uint32_t usart_periph)
 382:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** {  
 691              		.loc 1 382 1 is_stmt 1
 692              		.cfi_startproc
GAS LISTING /tmp/ccoGxXXH.s 			page 20


 693              	.LVL57:
 383:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_CTL2(usart_periph) &= ~(USART_CTL2_HDEN);
 694              		.loc 1 383 5
 695              		.loc 1 383 30 is_stmt 0
 696 0000 5C49     		lw	a5,20(a0)
 697 0002 DD9B     		andi	a5,a5,-9
 698 0004 5CC9     		sw	a5,20(a0)
 384:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** }
 699              		.loc 1 384 1
 700 0006 8280     		ret
 701              		.cfi_endproc
 702              	.LFE22:
 704              		.section	.text.usart_synchronous_clock_enable,"ax",@progbits
 705              		.align	1
 706              		.globl	usart_synchronous_clock_enable
 708              	usart_synchronous_clock_enable:
 709              	.LFB23:
 385:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
 386:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** /*!
 387:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \brief      enable CK pin in synchronous mode
 388:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)
 389:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[out] none
 390:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \retval     none
 391:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** */
 392:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** void usart_synchronous_clock_enable(uint32_t usart_periph)
 393:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** {
 710              		.loc 1 393 1 is_stmt 1
 711              		.cfi_startproc
 712              	.LVL58:
 394:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_CTL1(usart_periph) |= USART_CTL1_CKEN;
 713              		.loc 1 394 5
 714              		.loc 1 394 30 is_stmt 0
 715 0000 1C49     		lw	a5,16(a0)
 716 0002 0567     		li	a4,4096
 717 0004 13070780 		addi	a4,a4,-2048
 718 0008 D98F     		or	a5,a5,a4
 719 000a 1CC9     		sw	a5,16(a0)
 395:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** }
 720              		.loc 1 395 1
 721 000c 8280     		ret
 722              		.cfi_endproc
 723              	.LFE23:
 725              		.section	.text.usart_synchronous_clock_disable,"ax",@progbits
 726              		.align	1
 727              		.globl	usart_synchronous_clock_disable
 729              	usart_synchronous_clock_disable:
 730              	.LFB24:
 396:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
 397:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** /*!
 398:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \brief      disable CK pin in synchronous mode
 399:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)
 400:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[out] none
 401:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \retval     none
 402:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** */
 403:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** void usart_synchronous_clock_disable(uint32_t usart_periph)
 404:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** {
 731              		.loc 1 404 1 is_stmt 1
GAS LISTING /tmp/ccoGxXXH.s 			page 21


 732              		.cfi_startproc
 733              	.LVL59:
 405:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_CTL1(usart_periph) &= ~(USART_CTL1_CKEN);
 734              		.loc 1 405 5
 735              		.loc 1 405 30 is_stmt 0
 736 0000 1C49     		lw	a5,16(a0)
 737 0002 7D77     		li	a4,-4096
 738 0004 1307F77F 		addi	a4,a4,2047
 739 0008 F98F     		and	a5,a5,a4
 740 000a 1CC9     		sw	a5,16(a0)
 406:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** }
 741              		.loc 1 406 1
 742 000c 8280     		ret
 743              		.cfi_endproc
 744              	.LFE24:
 746              		.section	.text.usart_synchronous_clock_config,"ax",@progbits
 747              		.align	1
 748              		.globl	usart_synchronous_clock_config
 750              	usart_synchronous_clock_config:
 751              	.LFB25:
 407:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
 408:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** /*!
 409:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \brief      configure USART synchronous mode parameters
 410:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)
 411:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  clen: CK length
 412:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****                 only one parameter can be selected which is shown as below:
 413:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_CLEN_NONE: there are 7 CK pulses for an 8 bit frame and 8 CK pulses for a 9
 414:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_CLEN_EN:   there are 8 CK pulses for an 8 bit frame and 9 CK pulses for a 9
 415:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  cph: clock phase
 416:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****                 only one parameter can be selected which is shown as below:
 417:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_CPH_1CK: first clock transition is the first data capture edge 
 418:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_CPH_2CK: second clock transition is the first data capture edge
 419:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  cpl: clock polarity
 420:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****                 only one parameter can be selected which is shown as below:
 421:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_CPL_LOW:  steady low value on CK pin 
 422:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_CPL_HIGH: steady high value on CK pin
 423:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[out] none
 424:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \retval     none
 425:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** */
 426:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** void usart_synchronous_clock_config(uint32_t usart_periph, uint32_t clen, uint32_t cph, uint32_t cp
 427:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** {
 752              		.loc 1 427 1 is_stmt 1
 753              		.cfi_startproc
 754              	.LVL60:
 428:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     uint32_t ctl = 0U;
 755              		.loc 1 428 5
 429:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     
 430:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     /* read USART_CTL1 register */
 431:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     ctl = USART_CTL1(usart_periph);
 756              		.loc 1 431 5
 757              		.loc 1 431 9 is_stmt 0
 758 0000 1C49     		lw	a5,16(a0)
 759              	.LVL61:
 432:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     ctl &= ~(USART_CTL1_CLEN | USART_CTL1_CPH | USART_CTL1_CPL);
 760              		.loc 1 432 5 is_stmt 1
 433:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     /* set CK length, CK phase, CK polarity */
 434:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     ctl |= (USART_CTL1_CLEN & clen) | (USART_CTL1_CPH & cph) | (USART_CTL1_CPL & cpl);
GAS LISTING /tmp/ccoGxXXH.s 			page 22


 761              		.loc 1 434 55 is_stmt 0
 762 0002 13760620 		andi	a2,a2,512
 763              	.LVL62:
 764              		.loc 1 434 80
 765 0006 93F60640 		andi	a3,a3,1024
 766              	.LVL63:
 767              		.loc 1 434 62
 768 000a 558E     		or	a2,a2,a3
 769              		.loc 1 434 29
 770 000c 93F50510 		andi	a1,a1,256
 771              	.LVL64:
 432:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     ctl &= ~(USART_CTL1_CLEN | USART_CTL1_CPH | USART_CTL1_CPL);
 772              		.loc 1 432 9
 773 0010 93F7F78F 		andi	a5,a5,-1793
 774              	.LVL65:
 775              		.loc 1 434 5 is_stmt 1
 776              		.loc 1 434 62 is_stmt 0
 777 0014 4D8E     		or	a2,a2,a1
 778              		.loc 1 434 9
 779 0016 5D8E     		or	a2,a2,a5
 780              	.LVL66:
 435:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
 436:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_CTL1(usart_periph) = ctl;
 781              		.loc 1 436 5 is_stmt 1
 782              		.loc 1 436 30 is_stmt 0
 783 0018 10C9     		sw	a2,16(a0)
 437:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** }
 784              		.loc 1 437 1
 785 001a 8280     		ret
 786              		.cfi_endproc
 787              	.LFE25:
 789              		.section	.text.usart_guard_time_config,"ax",@progbits
 790              		.align	1
 791              		.globl	usart_guard_time_config
 793              	usart_guard_time_config:
 794              	.LFB26:
 438:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
 439:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** /*!
 440:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \brief      configure guard time value in smartcard mode
 441:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)
 442:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  gaut: guard time value
 443:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[out] none
 444:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \retval     none
 445:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** */
 446:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** void usart_guard_time_config(uint32_t usart_periph,uint32_t gaut)
 447:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** {
 795              		.loc 1 447 1 is_stmt 1
 796              		.cfi_startproc
 797              	.LVL67:
 448:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_GP(usart_periph) &= ~(USART_GP_GUAT);
 798              		.loc 1 448 5
 799              		.loc 1 448 28 is_stmt 0
 800 0000 1C4D     		lw	a5,24(a0)
 801 0002 4177     		li	a4,-65536
 802 0004 1307F70F 		addi	a4,a4,255
 803 0008 F98F     		and	a5,a5,a4
 804 000a 1CCD     		sw	a5,24(a0)
GAS LISTING /tmp/ccoGxXXH.s 			page 23


 449:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_GP(usart_periph) |= (USART_GP_GUAT & ((gaut)<<8));
 805              		.loc 1 449 5 is_stmt 1
 806              		.loc 1 449 28 is_stmt 0
 807 000c 184D     		lw	a4,24(a0)
 808              		.loc 1 449 46
 809 000e C167     		li	a5,65536
 810              		.loc 1 449 55
 811 0010 A205     		slli	a1,a1,8
 812              	.LVL68:
 813              		.loc 1 449 46
 814 0012 FD17     		addi	a5,a5,-1
 815 0014 FD8D     		and	a1,a1,a5
 816              		.loc 1 449 28
 817 0016 D98D     		or	a1,a1,a4
 818 0018 0CCD     		sw	a1,24(a0)
 450:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** }
 819              		.loc 1 450 1
 820 001a 8280     		ret
 821              		.cfi_endproc
 822              	.LFE26:
 824              		.section	.text.usart_smartcard_mode_enable,"ax",@progbits
 825              		.align	1
 826              		.globl	usart_smartcard_mode_enable
 828              	usart_smartcard_mode_enable:
 829              	.LFB27:
 451:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
 452:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** /*!
 453:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \brief      enable smartcard mode
 454:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)
 455:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[out] none
 456:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \retval     none
 457:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** */
 458:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** void usart_smartcard_mode_enable(uint32_t usart_periph)
 459:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** {
 830              		.loc 1 459 1 is_stmt 1
 831              		.cfi_startproc
 832              	.LVL69:
 460:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_CTL2(usart_periph) |= USART_CTL2_SCEN;
 833              		.loc 1 460 5
 834              		.loc 1 460 30 is_stmt 0
 835 0000 5C49     		lw	a5,20(a0)
 836 0002 93E70702 		ori	a5,a5,32
 837 0006 5CC9     		sw	a5,20(a0)
 461:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** }
 838              		.loc 1 461 1
 839 0008 8280     		ret
 840              		.cfi_endproc
 841              	.LFE27:
 843              		.section	.text.usart_smartcard_mode_disable,"ax",@progbits
 844              		.align	1
 845              		.globl	usart_smartcard_mode_disable
 847              	usart_smartcard_mode_disable:
 848              	.LFB28:
 462:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
 463:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** /*!
 464:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \brief      disable smartcard mode
 465:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)
GAS LISTING /tmp/ccoGxXXH.s 			page 24


 466:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[out] none
 467:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \retval     none
 468:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** */
 469:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** void usart_smartcard_mode_disable(uint32_t usart_periph)
 470:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** {
 849              		.loc 1 470 1 is_stmt 1
 850              		.cfi_startproc
 851              	.LVL70:
 471:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_CTL2(usart_periph) &= ~(USART_CTL2_SCEN);
 852              		.loc 1 471 5
 853              		.loc 1 471 30 is_stmt 0
 854 0000 5C49     		lw	a5,20(a0)
 855 0002 93F7F7FD 		andi	a5,a5,-33
 856 0006 5CC9     		sw	a5,20(a0)
 472:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** }
 857              		.loc 1 472 1
 858 0008 8280     		ret
 859              		.cfi_endproc
 860              	.LFE28:
 862              		.section	.text.usart_smartcard_mode_nack_enable,"ax",@progbits
 863              		.align	1
 864              		.globl	usart_smartcard_mode_nack_enable
 866              	usart_smartcard_mode_nack_enable:
 867              	.LFB29:
 473:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
 474:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** /*!
 475:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \brief      enable NACK in smartcard mode
 476:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)
 477:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[out] none
 478:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \retval     none
 479:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** */
 480:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** void usart_smartcard_mode_nack_enable(uint32_t usart_periph)
 481:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** {
 868              		.loc 1 481 1 is_stmt 1
 869              		.cfi_startproc
 870              	.LVL71:
 482:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_CTL2(usart_periph) |= USART_CTL2_NKEN;
 871              		.loc 1 482 5
 872              		.loc 1 482 30 is_stmt 0
 873 0000 5C49     		lw	a5,20(a0)
 874 0002 93E70701 		ori	a5,a5,16
 875 0006 5CC9     		sw	a5,20(a0)
 483:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** }
 876              		.loc 1 483 1
 877 0008 8280     		ret
 878              		.cfi_endproc
 879              	.LFE29:
 881              		.section	.text.usart_smartcard_mode_nack_disable,"ax",@progbits
 882              		.align	1
 883              		.globl	usart_smartcard_mode_nack_disable
 885              	usart_smartcard_mode_nack_disable:
 886              	.LFB30:
 484:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
 485:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** /*!
 486:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \brief      disable NACK in smartcard mode
 487:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)
 488:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[out] none
GAS LISTING /tmp/ccoGxXXH.s 			page 25


 489:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \retval     none
 490:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** */
 491:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** void usart_smartcard_mode_nack_disable(uint32_t usart_periph)
 492:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** {
 887              		.loc 1 492 1 is_stmt 1
 888              		.cfi_startproc
 889              	.LVL72:
 493:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_CTL2(usart_periph) &= ~(USART_CTL2_NKEN);
 890              		.loc 1 493 5
 891              		.loc 1 493 30 is_stmt 0
 892 0000 5C49     		lw	a5,20(a0)
 893 0002 BD9B     		andi	a5,a5,-17
 894 0004 5CC9     		sw	a5,20(a0)
 494:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** }
 895              		.loc 1 494 1
 896 0006 8280     		ret
 897              		.cfi_endproc
 898              	.LFE30:
 900              		.section	.text.usart_irda_mode_enable,"ax",@progbits
 901              		.align	1
 902              		.globl	usart_irda_mode_enable
 904              	usart_irda_mode_enable:
 905              	.LFB31:
 495:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
 496:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** /*!
 497:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \brief      enable IrDA mode
 498:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 499:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[out] none
 500:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \retval     none
 501:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** */
 502:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** void usart_irda_mode_enable(uint32_t usart_periph)
 503:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** {
 906              		.loc 1 503 1 is_stmt 1
 907              		.cfi_startproc
 908              	.LVL73:
 504:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_CTL2(usart_periph) |= USART_CTL2_IREN;
 909              		.loc 1 504 5
 910              		.loc 1 504 30 is_stmt 0
 911 0000 5C49     		lw	a5,20(a0)
 912 0002 93E72700 		ori	a5,a5,2
 913 0006 5CC9     		sw	a5,20(a0)
 505:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** }
 914              		.loc 1 505 1
 915 0008 8280     		ret
 916              		.cfi_endproc
 917              	.LFE31:
 919              		.section	.text.usart_irda_mode_disable,"ax",@progbits
 920              		.align	1
 921              		.globl	usart_irda_mode_disable
 923              	usart_irda_mode_disable:
 924              	.LFB32:
 506:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
 507:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** /*!
 508:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \brief      disable IrDA mode
 509:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 510:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[out] none
 511:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \retval     none
GAS LISTING /tmp/ccoGxXXH.s 			page 26


 512:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** */
 513:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** void usart_irda_mode_disable(uint32_t usart_periph)
 514:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** {
 925              		.loc 1 514 1 is_stmt 1
 926              		.cfi_startproc
 927              	.LVL74:
 515:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_CTL2(usart_periph) &= ~(USART_CTL2_IREN);
 928              		.loc 1 515 5
 929              		.loc 1 515 30 is_stmt 0
 930 0000 5C49     		lw	a5,20(a0)
 931 0002 F59B     		andi	a5,a5,-3
 932 0004 5CC9     		sw	a5,20(a0)
 516:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** }
 933              		.loc 1 516 1
 934 0006 8280     		ret
 935              		.cfi_endproc
 936              	.LFE32:
 938              		.section	.text.usart_prescaler_config,"ax",@progbits
 939              		.align	1
 940              		.globl	usart_prescaler_config
 942              	usart_prescaler_config:
 943              	.LFB33:
 517:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
 518:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** /*!
 519:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \brief      configure the peripheral clock prescaler in USART IrDA low-power mode
 520:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 521:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  psc: 0x00-0xFF
 522:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[out] none
 523:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \retval     none
 524:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** */
 525:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** void usart_prescaler_config(uint32_t usart_periph, uint8_t psc)
 526:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** {
 944              		.loc 1 526 1 is_stmt 1
 945              		.cfi_startproc
 946              	.LVL75:
 527:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_GP(usart_periph) &= ~(USART_GP_PSC);
 947              		.loc 1 527 5
 948              		.loc 1 527 28 is_stmt 0
 949 0000 1C4D     		lw	a5,24(a0)
 950 0002 93F707F0 		andi	a5,a5,-256
 951 0006 1CCD     		sw	a5,24(a0)
 528:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_GP(usart_periph) |= psc;
 952              		.loc 1 528 5 is_stmt 1
 953              		.loc 1 528 28 is_stmt 0
 954 0008 1C4D     		lw	a5,24(a0)
 955 000a DD8D     		or	a1,a1,a5
 956              	.LVL76:
 957 000c 0CCD     		sw	a1,24(a0)
 529:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** }
 958              		.loc 1 529 1
 959 000e 8280     		ret
 960              		.cfi_endproc
 961              	.LFE33:
 963              		.section	.text.usart_irda_lowpower_config,"ax",@progbits
 964              		.align	1
 965              		.globl	usart_irda_lowpower_config
 967              	usart_irda_lowpower_config:
GAS LISTING /tmp/ccoGxXXH.s 			page 27


 968              	.LFB34:
 530:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
 531:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** /*!
 532:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \brief      configure IrDA low-power
 533:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 534:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  irlp: IrDA low-power or normal
 535:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****                 only one parameter can be selected which is shown as below:
 536:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_IRLP_LOW: low-power
 537:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_IRLP_NORMAL: normal
 538:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[out] none
 539:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \retval     none
 540:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** */
 541:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** void usart_irda_lowpower_config(uint32_t usart_periph, uint32_t irlp)
 542:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** {
 969              		.loc 1 542 1 is_stmt 1
 970              		.cfi_startproc
 971              	.LVL77:
 543:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_CTL2(usart_periph) &= ~(USART_CTL2_IRLP);
 972              		.loc 1 543 5
 973              		.loc 1 543 30 is_stmt 0
 974 0000 5C49     		lw	a5,20(a0)
 544:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_CTL2(usart_periph) |= (USART_CTL2_IRLP & irlp);
 975              		.loc 1 544 50
 976 0002 9189     		andi	a1,a1,4
 977              	.LVL78:
 543:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_CTL2(usart_periph) &= ~(USART_CTL2_IRLP);
 978              		.loc 1 543 30
 979 0004 ED9B     		andi	a5,a5,-5
 980 0006 5CC9     		sw	a5,20(a0)
 981              		.loc 1 544 5 is_stmt 1
 982              		.loc 1 544 30 is_stmt 0
 983 0008 5C49     		lw	a5,20(a0)
 984 000a DD8D     		or	a1,a1,a5
 985 000c 4CC9     		sw	a1,20(a0)
 545:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** }
 986              		.loc 1 545 1
 987 000e 8280     		ret
 988              		.cfi_endproc
 989              	.LFE34:
 991              		.section	.text.usart_hardware_flow_rts_config,"ax",@progbits
 992              		.align	1
 993              		.globl	usart_hardware_flow_rts_config
 995              	usart_hardware_flow_rts_config:
 996              	.LFB35:
 546:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
 547:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** /*!
 548:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \brief      configure hardware flow control RTS
 549:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)
 550:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  rtsconfig: enable or disable RTS
 551:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****                 only one parameter can be selected which is shown as below:
 552:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_RTS_ENABLE:  enable RTS
 553:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_RTS_DISABLE: disable RTS
 554:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[out] none
 555:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \retval     none
 556:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** */
 557:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** void usart_hardware_flow_rts_config(uint32_t usart_periph, uint32_t rtsconfig)
 558:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** {
GAS LISTING /tmp/ccoGxXXH.s 			page 28


 997              		.loc 1 558 1 is_stmt 1
 998              		.cfi_startproc
 999              	.LVL79:
 559:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     uint32_t ctl = 0U;
 1000              		.loc 1 559 5
 560:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     
 561:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     ctl = USART_CTL2(usart_periph);
 1001              		.loc 1 561 5
 1002              		.loc 1 561 9 is_stmt 0
 1003 0000 5C49     		lw	a5,20(a0)
 1004              	.LVL80:
 562:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     ctl &= ~USART_CTL2_RTSEN;
 1005              		.loc 1 562 5 is_stmt 1
 1006              		.loc 1 562 9 is_stmt 0
 1007 0002 93F7F7EF 		andi	a5,a5,-257
 1008              	.LVL81:
 563:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     ctl |= rtsconfig;
 1009              		.loc 1 563 5 is_stmt 1
 1010              		.loc 1 563 9 is_stmt 0
 1011 0006 DD8D     		or	a1,a5,a1
 1012              	.LVL82:
 564:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     /* configure RTS */
 565:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_CTL2(usart_periph) = ctl;
 1013              		.loc 1 565 5 is_stmt 1
 1014              		.loc 1 565 30 is_stmt 0
 1015 0008 4CC9     		sw	a1,20(a0)
 566:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** }
 1016              		.loc 1 566 1
 1017 000a 8280     		ret
 1018              		.cfi_endproc
 1019              	.LFE35:
 1021              		.section	.text.usart_hardware_flow_cts_config,"ax",@progbits
 1022              		.align	1
 1023              		.globl	usart_hardware_flow_cts_config
 1025              	usart_hardware_flow_cts_config:
 1026              	.LFB36:
 567:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
 568:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** /*!
 569:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \brief      configure hardware flow control CTS
 570:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)
 571:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  ctsconfig: enable or disable CTS
 572:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****                 only one parameter can be selected which is shown as below:
 573:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_CTS_ENABLE:  enable CTS
 574:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_CTS_DISABLE: disable CTS
 575:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[out] none
 576:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \retval     none
 577:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** */
 578:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** void usart_hardware_flow_cts_config(uint32_t usart_periph, uint32_t ctsconfig)
 579:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** {
 1027              		.loc 1 579 1 is_stmt 1
 1028              		.cfi_startproc
 1029              	.LVL83:
 580:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     uint32_t ctl = 0U;
 1030              		.loc 1 580 5
 581:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     
 582:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     ctl = USART_CTL2(usart_periph);
 1031              		.loc 1 582 5
GAS LISTING /tmp/ccoGxXXH.s 			page 29


 1032              		.loc 1 582 9 is_stmt 0
 1033 0000 5C49     		lw	a5,20(a0)
 1034              	.LVL84:
 583:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     ctl &= ~USART_CTL2_CTSEN;
 1035              		.loc 1 583 5 is_stmt 1
 1036              		.loc 1 583 9 is_stmt 0
 1037 0002 93F7F7DF 		andi	a5,a5,-513
 1038              	.LVL85:
 584:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     ctl |= ctsconfig;
 1039              		.loc 1 584 5 is_stmt 1
 1040              		.loc 1 584 9 is_stmt 0
 1041 0006 DD8D     		or	a1,a5,a1
 1042              	.LVL86:
 585:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     /* configure CTS */
 586:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_CTL2(usart_periph) = ctl;
 1043              		.loc 1 586 5 is_stmt 1
 1044              		.loc 1 586 30 is_stmt 0
 1045 0008 4CC9     		sw	a1,20(a0)
 587:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** }
 1046              		.loc 1 587 1
 1047 000a 8280     		ret
 1048              		.cfi_endproc
 1049              	.LFE36:
 1051              		.section	.text.usart_dma_receive_config,"ax",@progbits
 1052              		.align	1
 1053              		.globl	usart_dma_receive_config
 1055              	usart_dma_receive_config:
 1056              	.LFB37:
 588:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
 589:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** /*!
 590:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \brief      configure USART DMA reception
 591:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3)
 592:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  dmacmd: enable or disable DMA for reception
 593:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****                 only one parameter can be selected which is shown as below:
 594:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_DENR_ENABLE:  DMA enable for reception
 595:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_DENR_DISABLE: DMA disable for reception
 596:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[out] none
 597:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \retval     none
 598:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** */
 599:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** void usart_dma_receive_config(uint32_t usart_periph, uint32_t dmacmd)
 600:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** {
 1057              		.loc 1 600 1 is_stmt 1
 1058              		.cfi_startproc
 1059              	.LVL87:
 601:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     uint32_t ctl = 0U;
 1060              		.loc 1 601 5
 602:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     
 603:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     ctl = USART_CTL2(usart_periph);
 1061              		.loc 1 603 5
 1062              		.loc 1 603 9 is_stmt 0
 1063 0000 5C49     		lw	a5,20(a0)
 1064              	.LVL88:
 604:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     ctl &= ~USART_CTL2_DENR;
 1065              		.loc 1 604 5 is_stmt 1
 1066              		.loc 1 604 9 is_stmt 0
 1067 0002 93F7F7FB 		andi	a5,a5,-65
 1068              	.LVL89:
GAS LISTING /tmp/ccoGxXXH.s 			page 30


 605:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     ctl |= dmacmd;
 1069              		.loc 1 605 5 is_stmt 1
 1070              		.loc 1 605 9 is_stmt 0
 1071 0006 DD8D     		or	a1,a5,a1
 1072              	.LVL90:
 606:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     /* configure DMA reception */
 607:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_CTL2(usart_periph) = ctl;
 1073              		.loc 1 607 5 is_stmt 1
 1074              		.loc 1 607 30 is_stmt 0
 1075 0008 4CC9     		sw	a1,20(a0)
 608:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** }
 1076              		.loc 1 608 1
 1077 000a 8280     		ret
 1078              		.cfi_endproc
 1079              	.LFE37:
 1081              		.section	.text.usart_dma_transmit_config,"ax",@progbits
 1082              		.align	1
 1083              		.globl	usart_dma_transmit_config
 1085              	usart_dma_transmit_config:
 1086              	.LFB38:
 609:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
 610:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** /*!
 611:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \brief      configure USART DMA transmission
 612:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3)
 613:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  dmacmd: enable or disable DMA for transmission
 614:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****                 only one parameter can be selected which is shown as below:
 615:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_DENT_ENABLE:  DMA enable for transmission
 616:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_DENT_DISABLE: DMA disable for transmission
 617:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[out] none
 618:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \retval     none
 619:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** */
 620:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** void usart_dma_transmit_config(uint32_t usart_periph, uint32_t dmacmd)
 621:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** {
 1087              		.loc 1 621 1 is_stmt 1
 1088              		.cfi_startproc
 1089              	.LVL91:
 622:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     uint32_t ctl = 0U;
 1090              		.loc 1 622 5
 623:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     
 624:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     ctl = USART_CTL2(usart_periph);
 1091              		.loc 1 624 5
 1092              		.loc 1 624 9 is_stmt 0
 1093 0000 5C49     		lw	a5,20(a0)
 1094              	.LVL92:
 625:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     ctl &= ~USART_CTL2_DENT;
 1095              		.loc 1 625 5 is_stmt 1
 1096              		.loc 1 625 9 is_stmt 0
 1097 0002 93F7F7F7 		andi	a5,a5,-129
 1098              	.LVL93:
 626:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     ctl |= dmacmd;
 1099              		.loc 1 626 5 is_stmt 1
 1100              		.loc 1 626 9 is_stmt 0
 1101 0006 DD8D     		or	a1,a5,a1
 1102              	.LVL94:
 627:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     /* configure DMA transmission */
 628:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_CTL2(usart_periph) = ctl;
 1103              		.loc 1 628 5 is_stmt 1
GAS LISTING /tmp/ccoGxXXH.s 			page 31


 1104              		.loc 1 628 30 is_stmt 0
 1105 0008 4CC9     		sw	a1,20(a0)
 629:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** }
 1106              		.loc 1 629 1
 1107 000a 8280     		ret
 1108              		.cfi_endproc
 1109              	.LFE38:
 1111              		.section	.text.usart_flag_get,"ax",@progbits
 1112              		.align	1
 1113              		.globl	usart_flag_get
 1115              	usart_flag_get:
 1116              	.LFB39:
 630:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
 631:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** /*!
 632:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \brief      get flag in STAT register
 633:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 634:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  flag: USART flags, refer to usart_flag_enum
 635:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****                 only one parameter can be selected which is shown as below:
 636:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_FLAG_CTS: CTS change flag
 637:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_FLAG_LBD: LIN break detected flag 
 638:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_FLAG_TBE: transmit data buffer empty 
 639:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_FLAG_TC: transmission complete 
 640:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_FLAG_RBNE: read data buffer not empty 
 641:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_FLAG_IDLE: IDLE frame detected flag 
 642:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_FLAG_ORERR: overrun error 
 643:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_FLAG_NERR: noise error flag 
 644:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_FLAG_FERR: frame error flag 
 645:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_FLAG_PERR: parity error flag 
 646:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[out] none
 647:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \retval     FlagStatus: SET or RESET
 648:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** */
 649:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** FlagStatus usart_flag_get(uint32_t usart_periph, usart_flag_enum flag)
 650:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** {
 1117              		.loc 1 650 1 is_stmt 1
 1118              		.cfi_startproc
 1119              	.LVL95:
 651:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     if(RESET != (USART_REG_VAL(usart_periph, flag) & BIT(USART_BIT_POS(flag)))){
 1120              		.loc 1 651 5
 1121              		.loc 1 651 18 is_stmt 0
 1122 0000 93D76500 		srli	a5,a1,6
 1123 0004 93F7F73F 		andi	a5,a5,1023
 1124 0008 3E95     		add	a0,a5,a0
 1125              	.LVL96:
 1126 000a 0841     		lw	a0,0(a0)
 1127              		.loc 1 651 14
 1128 000c 3355B500 		srl	a0,a0,a1
 652:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****         return SET;
 653:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     }else{
 654:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****         return RESET;
 655:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     }
 656:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** }
 1129              		.loc 1 656 1
 1130 0010 0589     		andi	a0,a0,1
 1131 0012 8280     		ret
 1132              		.cfi_endproc
 1133              	.LFE39:
 1135              		.section	.text.usart_flag_clear,"ax",@progbits
GAS LISTING /tmp/ccoGxXXH.s 			page 32


 1136              		.align	1
 1137              		.globl	usart_flag_clear
 1139              	usart_flag_clear:
 1140              	.LFB40:
 657:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
 658:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** /*!
 659:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \brief      clear flag in STAT register
 660:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 661:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  flag: USART flags, refer to usart_flag_enum
 662:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****                 only one parameter can be selected which is shown as below:
 663:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_FLAG_CTS: CTS change flag
 664:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_FLAG_LBD: LIN break detected flag
 665:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_FLAG_TC: transmission complete
 666:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_FLAG_RBNE: read data buffer not empty
 667:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[out] none
 668:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \retval     none
 669:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** */
 670:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** void usart_flag_clear(uint32_t usart_periph, usart_flag_enum flag)
 671:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** {
 1141              		.loc 1 671 1 is_stmt 1
 1142              		.cfi_startproc
 1143              	.LVL97:
 672:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_REG_VAL(usart_periph, flag) &= ~BIT(USART_BIT_POS(flag));
 1144              		.loc 1 672 5
 1145              		.loc 1 672 39 is_stmt 0
 1146 0000 13D76500 		srli	a4,a1,6
 1147 0004 1377F73F 		andi	a4,a4,1023
 1148 0008 3A95     		add	a0,a4,a0
 1149              	.LVL98:
 1150 000a 1841     		lw	a4,0(a0)
 1151              		.loc 1 672 43
 1152 000c 8547     		li	a5,1
 1153 000e B397B700 		sll	a5,a5,a1
 1154              		.loc 1 672 42
 1155 0012 93C7F7FF 		not	a5,a5
 1156              		.loc 1 672 39
 1157 0016 F98F     		and	a5,a5,a4
 1158 0018 1CC1     		sw	a5,0(a0)
 673:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** }
 1159              		.loc 1 673 1
 1160 001a 8280     		ret
 1161              		.cfi_endproc
 1162              	.LFE40:
 1164              		.section	.text.usart_interrupt_enable,"ax",@progbits
 1165              		.align	1
 1166              		.globl	usart_interrupt_enable
 1168              	usart_interrupt_enable:
 1169              	.LFB41:
 674:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
 675:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** /*!
 676:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \brief      enable USART interrupt
 677:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****      \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 678:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  interrupt
 679:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****                 only one parameter can be selected which is shown as below:
 680:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_INT_PERR: parity error interrupt
 681:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_INT_TBE: transmitter buffer empty interrupt
 682:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_INT_TC: transmission complete interrupt
GAS LISTING /tmp/ccoGxXXH.s 			page 33


 683:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_INT_RBNE: read data buffer not empty interrupt and overrun error interrupt
 684:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_INT_IDLE: IDLE line detected interrupt
 685:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_INT_LBD: LIN break detected interrupt
 686:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_INT_ERR: error interrupt
 687:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_INT_CTS: CTS interrupt
 688:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[out] none
 689:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \retval     none
 690:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** */
 691:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** void usart_interrupt_enable(uint32_t usart_periph, uint32_t interrupt)
 692:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** {
 1170              		.loc 1 692 1 is_stmt 1
 1171              		.cfi_startproc
 1172              	.LVL99:
 693:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_REG_VAL(usart_periph, interrupt) |= BIT(USART_BIT_POS(interrupt));
 1173              		.loc 1 693 5
 1174              		.loc 1 693 44 is_stmt 0
 1175 0000 93D76500 		srli	a5,a1,6
 1176 0004 93F7F73F 		andi	a5,a5,1023
 1177 0008 3E95     		add	a0,a5,a0
 1178              	.LVL100:
 1179 000a 1841     		lw	a4,0(a0)
 1180              		.loc 1 693 47
 1181 000c 8547     		li	a5,1
 1182 000e B397B700 		sll	a5,a5,a1
 1183              		.loc 1 693 44
 1184 0012 D98F     		or	a5,a5,a4
 1185 0014 1CC1     		sw	a5,0(a0)
 694:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** }
 1186              		.loc 1 694 1
 1187 0016 8280     		ret
 1188              		.cfi_endproc
 1189              	.LFE41:
 1191              		.section	.text.usart_interrupt_disable,"ax",@progbits
 1192              		.align	1
 1193              		.globl	usart_interrupt_disable
 1195              	usart_interrupt_disable:
 1196              	.LFB42:
 695:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
 696:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** /*!
 697:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \brief      disable USART interrupt
 698:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****      \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 699:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  interrupt
 700:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****                 only one parameter can be selected which is shown as below:
 701:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_INT_PERR: parity error interrupt
 702:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_INT_TBE: transmitter buffer empty interrupt
 703:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_INT_TC: transmission complete interrupt
 704:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_INT_RBNE: read data buffer not empty interrupt and overrun error interrupt
 705:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_INT_IDLE: IDLE line detected interrupt
 706:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_INT_LBD: LIN break detected interrupt
 707:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_INT_ERR: error interrupt
 708:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_INT_CTS: CTS interrupt
 709:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[out] none
 710:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \retval     none
 711:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** */
 712:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** void usart_interrupt_disable(uint32_t usart_periph, uint32_t interrupt)
 713:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** {
 1197              		.loc 1 713 1 is_stmt 1
GAS LISTING /tmp/ccoGxXXH.s 			page 34


 1198              		.cfi_startproc
 1199              	.LVL101:
 714:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_REG_VAL(usart_periph, interrupt) &= ~BIT(USART_BIT_POS(interrupt));
 1200              		.loc 1 714 5
 1201              		.loc 1 714 44 is_stmt 0
 1202 0000 13D76500 		srli	a4,a1,6
 1203 0004 1377F73F 		andi	a4,a4,1023
 1204 0008 3A95     		add	a0,a4,a0
 1205              	.LVL102:
 1206 000a 1841     		lw	a4,0(a0)
 1207              		.loc 1 714 48
 1208 000c 8547     		li	a5,1
 1209 000e B397B700 		sll	a5,a5,a1
 1210              		.loc 1 714 47
 1211 0012 93C7F7FF 		not	a5,a5
 1212              		.loc 1 714 44
 1213 0016 F98F     		and	a5,a5,a4
 1214 0018 1CC1     		sw	a5,0(a0)
 715:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** }
 1215              		.loc 1 715 1
 1216 001a 8280     		ret
 1217              		.cfi_endproc
 1218              	.LFE42:
 1220              		.section	.text.usart_interrupt_flag_get,"ax",@progbits
 1221              		.align	1
 1222              		.globl	usart_interrupt_flag_get
 1224              	usart_interrupt_flag_get:
 1225              	.LFB43:
 716:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
 717:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** /*!
 718:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \brief      get USART interrupt and flag status
 719:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****      \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 720:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  int_flag
 721:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****                 only one parameter can be selected which is shown as below:
 722:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_INT_FLAG_PERR: parity error interrupt and flag
 723:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_INT_FLAG_TBE: transmitter buffer empty interrupt and flag
 724:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_INT_FLAG_TC: transmission complete interrupt and flag
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_INT_FLAG_RBNE: read data buffer not empty interrupt and flag
 726:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_INT_FLAG_RBNE_ORERR: read data buffer not empty interrupt and overrun error
 727:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_INT_FLAG_IDLE: IDLE line detected interrupt and flag
 728:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_INT_FLAG_LBD: LIN break detected interrupt and flag
 729:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_INT_FLAG_CTS: CTS interrupt and flag
 730:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_INT_FLAG_ERR_ORERR: error interrupt and overrun error
 731:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_INT_FLAG_ERR_NERR: error interrupt and noise error flag
 732:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_INT_FLAG_ERR_FERR: error interrupt and frame error flag
 733:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[out] none
 734:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \retval     FlagStatus: SET or RESET
 735:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** */
 736:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** FlagStatus usart_interrupt_flag_get(uint32_t usart_periph, uint32_t int_flag)
 737:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** {
 1226              		.loc 1 737 1 is_stmt 1
 1227              		.cfi_startproc
 1228              	.LVL103:
 738:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     uint32_t intenable = 0U, flagstatus = 0U;
 1229              		.loc 1 738 5
 739:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     /* get the interrupt enable bit status */
 740:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     intenable = (USART_REG_VAL(usart_periph, int_flag) & BIT(USART_BIT_POS(int_flag)));
GAS LISTING /tmp/ccoGxXXH.s 			page 35


 1230              		.loc 1 740 5
 1231              		.loc 1 740 18 is_stmt 0
 1232 0000 93D76500 		srli	a5,a1,6
 1233 0004 93F7F73F 		andi	a5,a5,1023
 741:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     /* get the corresponding flag bit status */
 742:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     flagstatus = (USART_REG_VAL2(usart_periph, int_flag) & BIT(USART_BIT_POS2(int_flag)));
 1234              		.loc 1 742 19
 1235 0008 13D76501 		srli	a4,a1,22
 740:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     /* get the corresponding flag bit status */
 1236              		.loc 1 740 18
 1237 000c AA97     		add	a5,a5,a0
 1238              		.loc 1 742 19
 1239 000e 2A97     		add	a4,a4,a0
 740:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     /* get the corresponding flag bit status */
 1240              		.loc 1 740 18
 1241 0010 9443     		lw	a3,0(a5)
 1242              	.LVL104:
 1243              		.loc 1 742 5 is_stmt 1
 1244              		.loc 1 742 19 is_stmt 0
 1245 0012 1843     		lw	a4,0(a4)
 1246              		.loc 1 742 60
 1247 0014 13D50501 		srli	a0,a1,16
 1248              	.LVL105:
 1249 0018 8547     		li	a5,1
 1250 001a 3395A700 		sll	a0,a5,a0
 1251              		.loc 1 742 16
 1252 001e 798D     		and	a0,a0,a4
 1253              	.LVL106:
 743:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
 744:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     if(flagstatus && intenable){
 1254              		.loc 1 744 5 is_stmt 1
 1255              		.loc 1 744 7 is_stmt 0
 1256 0020 11C5     		beq	a0,zero,.L57
 740:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     /* get the corresponding flag bit status */
 1257              		.loc 1 740 58 discriminator 1
 1258 0022 3395B700 		sll	a0,a5,a1
 1259              	.LVL107:
 740:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     /* get the corresponding flag bit status */
 1260              		.loc 1 740 15 discriminator 1
 1261 0026 758D     		and	a0,a0,a3
 1262              		.loc 1 744 19 discriminator 1
 1263 0028 3335A000 		snez	a0,a0
 1264              	.L57:
 745:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****         return SET;
 746:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     }else{
 747:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****         return RESET; 
 748:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     }
 749:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** }
 1265              		.loc 1 749 1
 1266 002c 8280     		ret
 1267              		.cfi_endproc
 1268              	.LFE43:
 1270              		.section	.text.usart_interrupt_flag_clear,"ax",@progbits
 1271              		.align	1
 1272              		.globl	usart_interrupt_flag_clear
 1274              	usart_interrupt_flag_clear:
 1275              	.LFB44:
GAS LISTING /tmp/ccoGxXXH.s 			page 36


 750:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** 
 751:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** /*!
 752:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \brief      clear USART interrupt flag in STAT register
 753:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  usart_periph: USARTx(x=0,1,2)/UARTx(x=3,4)
 754:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[in]  int_flag: USART interrupt flag
 755:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****                 only one parameter can be selected which is shown as below:
 756:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_INT_FLAG_CTS: CTS change flag
 757:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_INT_FLAG_LBD: LIN break detected flag
 758:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_INT_FLAG_TC: transmission complete
 759:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****       \arg        USART_INT_FLAG_RBNE: read data buffer not empty
 760:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \param[out] none
 761:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     \retval     none
 762:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** */
 763:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** void usart_interrupt_flag_clear(uint32_t usart_periph, uint32_t int_flag)
 764:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** {
 1276              		.loc 1 764 1 is_stmt 1
 1277              		.cfi_startproc
 1278              	.LVL108:
 765:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c ****     USART_REG_VAL2(usart_periph, int_flag) &= ~BIT(USART_BIT_POS2(int_flag));
 1279              		.loc 1 765 5
 1280              		.loc 1 765 44 is_stmt 0
 1281 0000 13D76501 		srli	a4,a1,22
 1282 0004 3A95     		add	a0,a4,a0
 1283              	.LVL109:
 1284 0006 1841     		lw	a4,0(a0)
 1285              		.loc 1 765 48
 1286 0008 C181     		srli	a1,a1,16
 1287              	.LVL110:
 1288 000a 8547     		li	a5,1
 1289 000c B397B700 		sll	a5,a5,a1
 1290              		.loc 1 765 47
 1291 0010 93C7F7FF 		not	a5,a5
 1292              		.loc 1 765 44
 1293 0014 F98F     		and	a5,a5,a4
 1294 0016 1CC1     		sw	a5,0(a0)
 766:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_usart.c **** }
 1295              		.loc 1 766 1
 1296 0018 8280     		ret
 1297              		.cfi_endproc
 1298              	.LFE44:
 1300              		.text
 1301              	.Letext0:
 1302              		.file 2 "/home/remahl/toolchain-gd32v/toolchain-gd32v-linux/compiler/riscv64-unknown-elf/include/m
 1303              		.file 3 "/home/remahl/toolchain-gd32v/toolchain-gd32v-linux/compiler/riscv64-unknown-elf/include/s
 1304              		.file 4 "../../firmware/GD32VF103_standard_peripheral/gd32vf103.h"
 1305              		.file 5 "../../firmware/GD32VF103_standard_peripheral/Include/gd32vf103_rcu.h"
 1306              		.file 6 "../../firmware/GD32VF103_standard_peripheral/Include/gd32vf103_usart.h"
 1307              		.file 7 "../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.h"
GAS LISTING /tmp/ccoGxXXH.s 			page 37


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gd32vf103_usart.c
     /tmp/ccoGxXXH.s:13     .text.usart_deinit:0000000000000000 usart_deinit
     /tmp/ccoGxXXH.s:17     .text.usart_deinit:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:19     .text.usart_deinit:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:20     .text.usart_deinit:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:21     .text.usart_deinit:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:23     .text.usart_deinit:0000000000000002 .L0 
     /tmp/ccoGxXXH.s:25     .text.usart_deinit:0000000000000002 .L0 
     /tmp/ccoGxXXH.s:27     .text.usart_deinit:0000000000000006 .L0 
     /tmp/ccoGxXXH.s:28     .text.usart_deinit:0000000000000008 .L0 
     /tmp/ccoGxXXH.s:30     .text.usart_deinit:0000000000000008 .L0 
     /tmp/ccoGxXXH.s:38     .text.usart_deinit:0000000000000024 .L0 
     /tmp/ccoGxXXH.s:43     .text.usart_deinit:0000000000000030 .L0 
     /tmp/ccoGxXXH.s:44     .text.usart_deinit:0000000000000030 .L0 
     /tmp/ccoGxXXH.s:45     .text.usart_deinit:0000000000000032 .L0 
     /tmp/ccoGxXXH.s:46     .text.usart_deinit:0000000000000032 .L0 
     /tmp/ccoGxXXH.s:48     .text.usart_deinit:0000000000000032 .L0 
     /tmp/ccoGxXXH.s:50     .text.usart_deinit:0000000000000036 .L0 
     /tmp/ccoGxXXH.s:52     .text.usart_deinit:0000000000000038 .L0 
     /tmp/ccoGxXXH.s:54     .text.usart_deinit:0000000000000038 .L0 
     /tmp/ccoGxXXH.s:58     .text.usart_deinit:0000000000000040 .L0 
     /tmp/ccoGxXXH.s:60     .text.usart_deinit:0000000000000040 .L0 
     /tmp/ccoGxXXH.s:66     .text.usart_deinit:0000000000000054 .L0 
     /tmp/ccoGxXXH.s:71     .text.usart_deinit:0000000000000060 .L0 
     /tmp/ccoGxXXH.s:72     .text.usart_deinit:0000000000000060 .L0 
     /tmp/ccoGxXXH.s:73     .text.usart_deinit:0000000000000062 .L0 
     /tmp/ccoGxXXH.s:74     .text.usart_deinit:0000000000000062 .L0 
     /tmp/ccoGxXXH.s:76     .text.usart_deinit:0000000000000062 .L0 
     /tmp/ccoGxXXH.s:78     .text.usart_deinit:0000000000000066 .L0 
     /tmp/ccoGxXXH.s:80     .text.usart_deinit:0000000000000068 .L0 
     /tmp/ccoGxXXH.s:82     .text.usart_deinit:0000000000000068 .L0 
     /tmp/ccoGxXXH.s:86     .text.usart_deinit:0000000000000070 .L0 
     /tmp/ccoGxXXH.s:88     .text.usart_deinit:0000000000000070 .L0 
     /tmp/ccoGxXXH.s:93     .text.usart_deinit:000000000000007c .L0 
     /tmp/ccoGxXXH.s:94     .text.usart_deinit:000000000000007c .L0 
     /tmp/ccoGxXXH.s:95     .text.usart_deinit:000000000000007e .L0 
     /tmp/ccoGxXXH.s:96     .text.usart_deinit:000000000000007e .L0 
     /tmp/ccoGxXXH.s:98     .text.usart_deinit:000000000000007e .L0 
     /tmp/ccoGxXXH.s:100    .text.usart_deinit:0000000000000082 .L0 
     /tmp/ccoGxXXH.s:102    .text.usart_deinit:0000000000000084 .L0 
     /tmp/ccoGxXXH.s:104    .text.usart_deinit:0000000000000084 .L0 
     /tmp/ccoGxXXH.s:108    .text.usart_deinit:000000000000008c .L0 
     /tmp/ccoGxXXH.s:110    .text.usart_deinit:000000000000008c .L0 
     /tmp/ccoGxXXH.s:115    .text.usart_deinit:0000000000000098 .L0 
     /tmp/ccoGxXXH.s:116    .text.usart_deinit:0000000000000098 .L0 
     /tmp/ccoGxXXH.s:117    .text.usart_deinit:000000000000009a .L0 
     /tmp/ccoGxXXH.s:118    .text.usart_deinit:000000000000009a .L0 
     /tmp/ccoGxXXH.s:120    .text.usart_deinit:000000000000009a .L0 
     /tmp/ccoGxXXH.s:122    .text.usart_deinit:000000000000009e .L0 
     /tmp/ccoGxXXH.s:124    .text.usart_deinit:00000000000000a0 .L0 
     /tmp/ccoGxXXH.s:126    .text.usart_deinit:00000000000000a0 .L0 
     /tmp/ccoGxXXH.s:130    .text.usart_deinit:00000000000000a8 .L0 
     /tmp/ccoGxXXH.s:132    .text.usart_deinit:00000000000000a8 .L0 
     /tmp/ccoGxXXH.s:133    .text.usart_deinit:00000000000000aa .L0 
     /tmp/ccoGxXXH.s:134    .text.usart_deinit:00000000000000aa .L0 
     /tmp/ccoGxXXH.s:137    .text.usart_deinit:00000000000000ac .L0 
GAS LISTING /tmp/ccoGxXXH.s 			page 38


     /tmp/ccoGxXXH.s:141    .text.usart_deinit:00000000000000ae .L0 
     /tmp/ccoGxXXH.s:143    .text.usart_deinit:00000000000000ae .L0 
     /tmp/ccoGxXXH.s:148    .text.usart_deinit:00000000000000ba .L0 
     /tmp/ccoGxXXH.s:149    .text.usart_deinit:00000000000000ba .L0 
     /tmp/ccoGxXXH.s:150    .text.usart_deinit:00000000000000bc .L0 
     /tmp/ccoGxXXH.s:152    .text.usart_deinit:00000000000000bc .L0 
     /tmp/ccoGxXXH.s:154    .text.usart_deinit:00000000000000c0 .L0 
     /tmp/ccoGxXXH.s:156    .text.usart_deinit:00000000000000c2 .L0 
     /tmp/ccoGxXXH.s:158    .text.usart_deinit:00000000000000c2 .L0 
     /tmp/ccoGxXXH.s:160    .text.usart_deinit:00000000000000ca .L0 
     /tmp/ccoGxXXH.s:167    .text.usart_baudrate_set:0000000000000000 usart_baudrate_set
     /tmp/ccoGxXXH.s:170    .text.usart_baudrate_set:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:172    .text.usart_baudrate_set:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:173    .text.usart_baudrate_set:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:174    .text.usart_baudrate_set:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:175    .text.usart_baudrate_set:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:177    .text.usart_baudrate_set:0000000000000002 .L0 
     /tmp/ccoGxXXH.s:179    .text.usart_baudrate_set:0000000000000002 .L0 
     /tmp/ccoGxXXH.s:181    .text.usart_baudrate_set:0000000000000006 .L0 
     /tmp/ccoGxXXH.s:184    .text.usart_baudrate_set:000000000000000c .L0 
     /tmp/ccoGxXXH.s:185    .text.usart_baudrate_set:000000000000000c .L0 
     /tmp/ccoGxXXH.s:186    .text.usart_baudrate_set:000000000000000c .L0 
     /tmp/ccoGxXXH.s:188    .text.usart_baudrate_set:000000000000000c .L0 
     /tmp/ccoGxXXH.s:190    .text.usart_baudrate_set:0000000000000010 .L0 
     /tmp/ccoGxXXH.s:193    .text.usart_baudrate_set:0000000000000014 .L0 
     /tmp/ccoGxXXH.s:199    .text.usart_baudrate_set:0000000000000028 .L0 
     /tmp/ccoGxXXH.s:202    .text.usart_baudrate_set:000000000000002a .L0 
     /tmp/ccoGxXXH.s:204    .text.usart_baudrate_set:000000000000002e .L0 
     /tmp/ccoGxXXH.s:205    .text.usart_baudrate_set:000000000000002e .L0 
     /tmp/ccoGxXXH.s:210    .text.usart_baudrate_set:0000000000000038 .L0 
     /tmp/ccoGxXXH.s:211    .text.usart_baudrate_set:0000000000000038 .L0 
     /tmp/ccoGxXXH.s:212    .text.usart_baudrate_set:0000000000000038 .L0 
     /tmp/ccoGxXXH.s:213    .text.usart_baudrate_set:0000000000000038 .L0 
     /tmp/ccoGxXXH.s:214    .text.usart_baudrate_set:0000000000000038 .L0 
     /tmp/ccoGxXXH.s:215    .text.usart_baudrate_set:0000000000000038 .L0 
     /tmp/ccoGxXXH.s:217    .text.usart_baudrate_set:000000000000003c .L0 
     /tmp/ccoGxXXH.s:219    .text.usart_baudrate_set:000000000000003e .L0 
     /tmp/ccoGxXXH.s:222    .text.usart_baudrate_set:0000000000000042 .L0 
     /tmp/ccoGxXXH.s:223    .text.usart_baudrate_set:0000000000000044 .L0 
     /tmp/ccoGxXXH.s:224    .text.usart_baudrate_set:0000000000000044 .L0 
     /tmp/ccoGxXXH.s:226    .text.usart_baudrate_set:0000000000000046 .L0 
     /tmp/ccoGxXXH.s:229    .text.usart_baudrate_set:0000000000000046 .L0 
     /tmp/ccoGxXXH.s:233    .text.usart_baudrate_set:000000000000004a .L0 
     /tmp/ccoGxXXH.s:235    .text.usart_baudrate_set:000000000000004c .L0 
     /tmp/ccoGxXXH.s:236    .text.usart_baudrate_set:000000000000004e .L0 
     /tmp/ccoGxXXH.s:240    .text.usart_baudrate_set:0000000000000050 .L0 
     /tmp/ccoGxXXH.s:245    .text.usart_baudrate_set:0000000000000052 .L0 
     /tmp/ccoGxXXH.s:247    .text.usart_baudrate_set:0000000000000052 .L0 
     /tmp/ccoGxXXH.s:252    .text.usart_baudrate_set:0000000000000062 .L0 
     /tmp/ccoGxXXH.s:254    .text.usart_baudrate_set:0000000000000064 .L0 
     /tmp/ccoGxXXH.s:257    .text.usart_baudrate_set:0000000000000068 .L0 
     /tmp/ccoGxXXH.s:258    .text.usart_baudrate_set:0000000000000068 .L0 
     /tmp/ccoGxXXH.s:262    .text.usart_baudrate_set:0000000000000072 .L0 
     /tmp/ccoGxXXH.s:263    .text.usart_baudrate_set:0000000000000074 .L0 
     /tmp/ccoGxXXH.s:270    .text.usart_parity_config:0000000000000000 usart_parity_config
     /tmp/ccoGxXXH.s:273    .text.usart_parity_config:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:275    .text.usart_parity_config:0000000000000000 .L0 
GAS LISTING /tmp/ccoGxXXH.s 			page 39


     /tmp/ccoGxXXH.s:276    .text.usart_parity_config:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:277    .text.usart_parity_config:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:281    .text.usart_parity_config:0000000000000008 .L0 
     /tmp/ccoGxXXH.s:282    .text.usart_parity_config:0000000000000008 .L0 
     /tmp/ccoGxXXH.s:287    .text.usart_parity_config:000000000000000e .L0 
     /tmp/ccoGxXXH.s:288    .text.usart_parity_config:0000000000000010 .L0 
     /tmp/ccoGxXXH.s:295    .text.usart_word_length_set:0000000000000000 usart_word_length_set
     /tmp/ccoGxXXH.s:298    .text.usart_word_length_set:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:300    .text.usart_word_length_set:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:301    .text.usart_word_length_set:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:302    .text.usart_word_length_set:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:308    .text.usart_word_length_set:000000000000000a .L0 
     /tmp/ccoGxXXH.s:309    .text.usart_word_length_set:000000000000000a .L0 
     /tmp/ccoGxXXH.s:314    .text.usart_word_length_set:0000000000000010 .L0 
     /tmp/ccoGxXXH.s:315    .text.usart_word_length_set:0000000000000012 .L0 
     /tmp/ccoGxXXH.s:322    .text.usart_stop_bit_set:0000000000000000 usart_stop_bit_set
     /tmp/ccoGxXXH.s:325    .text.usart_stop_bit_set:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:327    .text.usart_stop_bit_set:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:328    .text.usart_stop_bit_set:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:329    .text.usart_stop_bit_set:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:335    .text.usart_stop_bit_set:000000000000000a .L0 
     /tmp/ccoGxXXH.s:336    .text.usart_stop_bit_set:000000000000000a .L0 
     /tmp/ccoGxXXH.s:341    .text.usart_stop_bit_set:0000000000000010 .L0 
     /tmp/ccoGxXXH.s:342    .text.usart_stop_bit_set:0000000000000012 .L0 
     /tmp/ccoGxXXH.s:349    .text.usart_enable:0000000000000000 usart_enable
     /tmp/ccoGxXXH.s:352    .text.usart_enable:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:354    .text.usart_enable:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:355    .text.usart_enable:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:356    .text.usart_enable:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:361    .text.usart_enable:0000000000000008 .L0 
     /tmp/ccoGxXXH.s:362    .text.usart_enable:000000000000000a .L0 
     /tmp/ccoGxXXH.s:369    .text.usart_disable:0000000000000000 usart_disable
     /tmp/ccoGxXXH.s:372    .text.usart_disable:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:374    .text.usart_disable:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:375    .text.usart_disable:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:376    .text.usart_disable:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:382    .text.usart_disable:000000000000000a .L0 
     /tmp/ccoGxXXH.s:383    .text.usart_disable:000000000000000c .L0 
     /tmp/ccoGxXXH.s:390    .text.usart_transmit_config:0000000000000000 usart_transmit_config
     /tmp/ccoGxXXH.s:393    .text.usart_transmit_config:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:395    .text.usart_transmit_config:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:396    .text.usart_transmit_config:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:397    .text.usart_transmit_config:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:398    .text.usart_transmit_config:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:401    .text.usart_transmit_config:0000000000000002 .L0 
     /tmp/ccoGxXXH.s:402    .text.usart_transmit_config:0000000000000002 .L0 
     /tmp/ccoGxXXH.s:405    .text.usart_transmit_config:0000000000000004 .L0 
     /tmp/ccoGxXXH.s:406    .text.usart_transmit_config:0000000000000004 .L0 
     /tmp/ccoGxXXH.s:409    .text.usart_transmit_config:0000000000000006 .L0 
     /tmp/ccoGxXXH.s:410    .text.usart_transmit_config:0000000000000006 .L0 
     /tmp/ccoGxXXH.s:412    .text.usart_transmit_config:0000000000000008 .L0 
     /tmp/ccoGxXXH.s:413    .text.usart_transmit_config:000000000000000a .L0 
     /tmp/ccoGxXXH.s:420    .text.usart_receive_config:0000000000000000 usart_receive_config
     /tmp/ccoGxXXH.s:423    .text.usart_receive_config:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:425    .text.usart_receive_config:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:426    .text.usart_receive_config:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:427    .text.usart_receive_config:0000000000000000 .L0 
GAS LISTING /tmp/ccoGxXXH.s 			page 40


     /tmp/ccoGxXXH.s:428    .text.usart_receive_config:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:431    .text.usart_receive_config:0000000000000002 .L0 
     /tmp/ccoGxXXH.s:432    .text.usart_receive_config:0000000000000002 .L0 
     /tmp/ccoGxXXH.s:435    .text.usart_receive_config:0000000000000004 .L0 
     /tmp/ccoGxXXH.s:436    .text.usart_receive_config:0000000000000004 .L0 
     /tmp/ccoGxXXH.s:439    .text.usart_receive_config:0000000000000006 .L0 
     /tmp/ccoGxXXH.s:440    .text.usart_receive_config:0000000000000006 .L0 
     /tmp/ccoGxXXH.s:442    .text.usart_receive_config:0000000000000008 .L0 
     /tmp/ccoGxXXH.s:443    .text.usart_receive_config:000000000000000a .L0 
     /tmp/ccoGxXXH.s:450    .text.usart_data_transmit:0000000000000000 usart_data_transmit
     /tmp/ccoGxXXH.s:453    .text.usart_data_transmit:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:455    .text.usart_data_transmit:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:456    .text.usart_data_transmit:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:457    .text.usart_data_transmit:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:460    .text.usart_data_transmit:0000000000000004 .L0 
     /tmp/ccoGxXXH.s:462    .text.usart_data_transmit:0000000000000006 .L0 
     /tmp/ccoGxXXH.s:463    .text.usart_data_transmit:0000000000000008 .L0 
     /tmp/ccoGxXXH.s:470    .text.usart_data_receive:0000000000000000 usart_data_receive
     /tmp/ccoGxXXH.s:473    .text.usart_data_receive:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:475    .text.usart_data_receive:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:476    .text.usart_data_receive:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:477    .text.usart_data_receive:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:480    .text.usart_data_receive:0000000000000002 .L0 
     /tmp/ccoGxXXH.s:482    .text.usart_data_receive:0000000000000008 .L0 
     /tmp/ccoGxXXH.s:489    .text.usart_address_config:0000000000000000 usart_address_config
     /tmp/ccoGxXXH.s:492    .text.usart_address_config:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:494    .text.usart_address_config:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:495    .text.usart_address_config:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:496    .text.usart_address_config:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:498    .text.usart_address_config:0000000000000002 .L0 
     /tmp/ccoGxXXH.s:501    .text.usart_address_config:0000000000000004 .L0 
     /tmp/ccoGxXXH.s:504    .text.usart_address_config:0000000000000008 .L0 
     /tmp/ccoGxXXH.s:505    .text.usart_address_config:0000000000000008 .L0 
     /tmp/ccoGxXXH.s:509    .text.usart_address_config:000000000000000e .L0 
     /tmp/ccoGxXXH.s:510    .text.usart_address_config:0000000000000010 .L0 
     /tmp/ccoGxXXH.s:517    .text.usart_mute_mode_enable:0000000000000000 usart_mute_mode_enable
     /tmp/ccoGxXXH.s:520    .text.usart_mute_mode_enable:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:522    .text.usart_mute_mode_enable:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:523    .text.usart_mute_mode_enable:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:524    .text.usart_mute_mode_enable:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:528    .text.usart_mute_mode_enable:0000000000000008 .L0 
     /tmp/ccoGxXXH.s:529    .text.usart_mute_mode_enable:000000000000000a .L0 
     /tmp/ccoGxXXH.s:536    .text.usart_mute_mode_disable:0000000000000000 usart_mute_mode_disable
     /tmp/ccoGxXXH.s:539    .text.usart_mute_mode_disable:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:541    .text.usart_mute_mode_disable:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:542    .text.usart_mute_mode_disable:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:543    .text.usart_mute_mode_disable:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:547    .text.usart_mute_mode_disable:0000000000000006 .L0 
     /tmp/ccoGxXXH.s:548    .text.usart_mute_mode_disable:0000000000000008 .L0 
     /tmp/ccoGxXXH.s:555    .text.usart_mute_mode_wakeup_config:0000000000000000 usart_mute_mode_wakeup_config
     /tmp/ccoGxXXH.s:558    .text.usart_mute_mode_wakeup_config:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:560    .text.usart_mute_mode_wakeup_config:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:561    .text.usart_mute_mode_wakeup_config:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:562    .text.usart_mute_mode_wakeup_config:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:568    .text.usart_mute_mode_wakeup_config:000000000000000c .L0 
     /tmp/ccoGxXXH.s:569    .text.usart_mute_mode_wakeup_config:000000000000000c .L0 
     /tmp/ccoGxXXH.s:574    .text.usart_mute_mode_wakeup_config:0000000000000012 .L0 
GAS LISTING /tmp/ccoGxXXH.s 			page 41


     /tmp/ccoGxXXH.s:575    .text.usart_mute_mode_wakeup_config:0000000000000014 .L0 
     /tmp/ccoGxXXH.s:582    .text.usart_lin_mode_enable:0000000000000000 usart_lin_mode_enable
     /tmp/ccoGxXXH.s:585    .text.usart_lin_mode_enable:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:587    .text.usart_lin_mode_enable:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:588    .text.usart_lin_mode_enable:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:589    .text.usart_lin_mode_enable:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:594    .text.usart_lin_mode_enable:0000000000000008 .L0 
     /tmp/ccoGxXXH.s:595    .text.usart_lin_mode_enable:000000000000000a .L0 
     /tmp/ccoGxXXH.s:602    .text.usart_lin_mode_disable:0000000000000000 usart_lin_mode_disable
     /tmp/ccoGxXXH.s:605    .text.usart_lin_mode_disable:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:607    .text.usart_lin_mode_disable:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:608    .text.usart_lin_mode_disable:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:609    .text.usart_lin_mode_disable:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:615    .text.usart_lin_mode_disable:000000000000000a .L0 
     /tmp/ccoGxXXH.s:616    .text.usart_lin_mode_disable:000000000000000c .L0 
     /tmp/ccoGxXXH.s:623    .text.usart_lin_break_detection_length_config:0000000000000000 usart_lin_break_detection_length_config
     /tmp/ccoGxXXH.s:626    .text.usart_lin_break_detection_length_config:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:628    .text.usart_lin_break_detection_length_config:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:629    .text.usart_lin_break_detection_length_config:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:630    .text.usart_lin_break_detection_length_config:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:632    .text.usart_lin_break_detection_length_config:0000000000000002 .L0 
     /tmp/ccoGxXXH.s:635    .text.usart_lin_break_detection_length_config:0000000000000006 .L0 
     /tmp/ccoGxXXH.s:638    .text.usart_lin_break_detection_length_config:000000000000000c .L0 
     /tmp/ccoGxXXH.s:639    .text.usart_lin_break_detection_length_config:000000000000000c .L0 
     /tmp/ccoGxXXH.s:643    .text.usart_lin_break_detection_length_config:0000000000000012 .L0 
     /tmp/ccoGxXXH.s:644    .text.usart_lin_break_detection_length_config:0000000000000014 .L0 
     /tmp/ccoGxXXH.s:651    .text.usart_send_break:0000000000000000 usart_send_break
     /tmp/ccoGxXXH.s:654    .text.usart_send_break:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:656    .text.usart_send_break:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:657    .text.usart_send_break:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:658    .text.usart_send_break:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:662    .text.usart_send_break:0000000000000008 .L0 
     /tmp/ccoGxXXH.s:663    .text.usart_send_break:000000000000000a .L0 
     /tmp/ccoGxXXH.s:670    .text.usart_halfduplex_enable:0000000000000000 usart_halfduplex_enable
     /tmp/ccoGxXXH.s:673    .text.usart_halfduplex_enable:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:675    .text.usart_halfduplex_enable:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:676    .text.usart_halfduplex_enable:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:677    .text.usart_halfduplex_enable:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:681    .text.usart_halfduplex_enable:0000000000000008 .L0 
     /tmp/ccoGxXXH.s:682    .text.usart_halfduplex_enable:000000000000000a .L0 
     /tmp/ccoGxXXH.s:689    .text.usart_halfduplex_disable:0000000000000000 usart_halfduplex_disable
     /tmp/ccoGxXXH.s:692    .text.usart_halfduplex_disable:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:694    .text.usart_halfduplex_disable:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:695    .text.usart_halfduplex_disable:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:696    .text.usart_halfduplex_disable:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:700    .text.usart_halfduplex_disable:0000000000000006 .L0 
     /tmp/ccoGxXXH.s:701    .text.usart_halfduplex_disable:0000000000000008 .L0 
     /tmp/ccoGxXXH.s:708    .text.usart_synchronous_clock_enable:0000000000000000 usart_synchronous_clock_enable
     /tmp/ccoGxXXH.s:711    .text.usart_synchronous_clock_enable:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:713    .text.usart_synchronous_clock_enable:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:714    .text.usart_synchronous_clock_enable:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:715    .text.usart_synchronous_clock_enable:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:721    .text.usart_synchronous_clock_enable:000000000000000c .L0 
     /tmp/ccoGxXXH.s:722    .text.usart_synchronous_clock_enable:000000000000000e .L0 
     /tmp/ccoGxXXH.s:729    .text.usart_synchronous_clock_disable:0000000000000000 usart_synchronous_clock_disable
     /tmp/ccoGxXXH.s:732    .text.usart_synchronous_clock_disable:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:734    .text.usart_synchronous_clock_disable:0000000000000000 .L0 
GAS LISTING /tmp/ccoGxXXH.s 			page 42


     /tmp/ccoGxXXH.s:735    .text.usart_synchronous_clock_disable:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:736    .text.usart_synchronous_clock_disable:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:742    .text.usart_synchronous_clock_disable:000000000000000c .L0 
     /tmp/ccoGxXXH.s:743    .text.usart_synchronous_clock_disable:000000000000000e .L0 
     /tmp/ccoGxXXH.s:750    .text.usart_synchronous_clock_config:0000000000000000 usart_synchronous_clock_config
     /tmp/ccoGxXXH.s:753    .text.usart_synchronous_clock_config:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:755    .text.usart_synchronous_clock_config:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:756    .text.usart_synchronous_clock_config:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:757    .text.usart_synchronous_clock_config:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:758    .text.usart_synchronous_clock_config:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:761    .text.usart_synchronous_clock_config:0000000000000002 .L0 
     /tmp/ccoGxXXH.s:762    .text.usart_synchronous_clock_config:0000000000000002 .L0 
     /tmp/ccoGxXXH.s:765    .text.usart_synchronous_clock_config:0000000000000006 .L0 
     /tmp/ccoGxXXH.s:768    .text.usart_synchronous_clock_config:000000000000000a .L0 
     /tmp/ccoGxXXH.s:770    .text.usart_synchronous_clock_config:000000000000000c .L0 
     /tmp/ccoGxXXH.s:773    .text.usart_synchronous_clock_config:0000000000000010 .L0 
     /tmp/ccoGxXXH.s:776    .text.usart_synchronous_clock_config:0000000000000014 .L0 
     /tmp/ccoGxXXH.s:777    .text.usart_synchronous_clock_config:0000000000000014 .L0 
     /tmp/ccoGxXXH.s:779    .text.usart_synchronous_clock_config:0000000000000016 .L0 
     /tmp/ccoGxXXH.s:782    .text.usart_synchronous_clock_config:0000000000000018 .L0 
     /tmp/ccoGxXXH.s:783    .text.usart_synchronous_clock_config:0000000000000018 .L0 
     /tmp/ccoGxXXH.s:785    .text.usart_synchronous_clock_config:000000000000001a .L0 
     /tmp/ccoGxXXH.s:786    .text.usart_synchronous_clock_config:000000000000001c .L0 
     /tmp/ccoGxXXH.s:793    .text.usart_guard_time_config:0000000000000000 usart_guard_time_config
     /tmp/ccoGxXXH.s:796    .text.usart_guard_time_config:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:798    .text.usart_guard_time_config:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:799    .text.usart_guard_time_config:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:800    .text.usart_guard_time_config:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:806    .text.usart_guard_time_config:000000000000000c .L0 
     /tmp/ccoGxXXH.s:807    .text.usart_guard_time_config:000000000000000c .L0 
     /tmp/ccoGxXXH.s:809    .text.usart_guard_time_config:000000000000000e .L0 
     /tmp/ccoGxXXH.s:811    .text.usart_guard_time_config:0000000000000010 .L0 
     /tmp/ccoGxXXH.s:814    .text.usart_guard_time_config:0000000000000012 .L0 
     /tmp/ccoGxXXH.s:817    .text.usart_guard_time_config:0000000000000016 .L0 
     /tmp/ccoGxXXH.s:820    .text.usart_guard_time_config:000000000000001a .L0 
     /tmp/ccoGxXXH.s:821    .text.usart_guard_time_config:000000000000001c .L0 
     /tmp/ccoGxXXH.s:828    .text.usart_smartcard_mode_enable:0000000000000000 usart_smartcard_mode_enable
     /tmp/ccoGxXXH.s:831    .text.usart_smartcard_mode_enable:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:833    .text.usart_smartcard_mode_enable:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:834    .text.usart_smartcard_mode_enable:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:835    .text.usart_smartcard_mode_enable:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:839    .text.usart_smartcard_mode_enable:0000000000000008 .L0 
     /tmp/ccoGxXXH.s:840    .text.usart_smartcard_mode_enable:000000000000000a .L0 
     /tmp/ccoGxXXH.s:847    .text.usart_smartcard_mode_disable:0000000000000000 usart_smartcard_mode_disable
     /tmp/ccoGxXXH.s:850    .text.usart_smartcard_mode_disable:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:852    .text.usart_smartcard_mode_disable:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:853    .text.usart_smartcard_mode_disable:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:854    .text.usart_smartcard_mode_disable:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:858    .text.usart_smartcard_mode_disable:0000000000000008 .L0 
     /tmp/ccoGxXXH.s:859    .text.usart_smartcard_mode_disable:000000000000000a .L0 
     /tmp/ccoGxXXH.s:866    .text.usart_smartcard_mode_nack_enable:0000000000000000 usart_smartcard_mode_nack_enable
     /tmp/ccoGxXXH.s:869    .text.usart_smartcard_mode_nack_enable:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:871    .text.usart_smartcard_mode_nack_enable:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:872    .text.usart_smartcard_mode_nack_enable:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:873    .text.usart_smartcard_mode_nack_enable:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:877    .text.usart_smartcard_mode_nack_enable:0000000000000008 .L0 
     /tmp/ccoGxXXH.s:878    .text.usart_smartcard_mode_nack_enable:000000000000000a .L0 
GAS LISTING /tmp/ccoGxXXH.s 			page 43


     /tmp/ccoGxXXH.s:885    .text.usart_smartcard_mode_nack_disable:0000000000000000 usart_smartcard_mode_nack_disable
     /tmp/ccoGxXXH.s:888    .text.usart_smartcard_mode_nack_disable:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:890    .text.usart_smartcard_mode_nack_disable:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:891    .text.usart_smartcard_mode_nack_disable:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:892    .text.usart_smartcard_mode_nack_disable:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:896    .text.usart_smartcard_mode_nack_disable:0000000000000006 .L0 
     /tmp/ccoGxXXH.s:897    .text.usart_smartcard_mode_nack_disable:0000000000000008 .L0 
     /tmp/ccoGxXXH.s:904    .text.usart_irda_mode_enable:0000000000000000 usart_irda_mode_enable
     /tmp/ccoGxXXH.s:907    .text.usart_irda_mode_enable:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:909    .text.usart_irda_mode_enable:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:910    .text.usart_irda_mode_enable:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:911    .text.usart_irda_mode_enable:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:915    .text.usart_irda_mode_enable:0000000000000008 .L0 
     /tmp/ccoGxXXH.s:916    .text.usart_irda_mode_enable:000000000000000a .L0 
     /tmp/ccoGxXXH.s:923    .text.usart_irda_mode_disable:0000000000000000 usart_irda_mode_disable
     /tmp/ccoGxXXH.s:926    .text.usart_irda_mode_disable:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:928    .text.usart_irda_mode_disable:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:929    .text.usart_irda_mode_disable:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:930    .text.usart_irda_mode_disable:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:934    .text.usart_irda_mode_disable:0000000000000006 .L0 
     /tmp/ccoGxXXH.s:935    .text.usart_irda_mode_disable:0000000000000008 .L0 
     /tmp/ccoGxXXH.s:942    .text.usart_prescaler_config:0000000000000000 usart_prescaler_config
     /tmp/ccoGxXXH.s:945    .text.usart_prescaler_config:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:947    .text.usart_prescaler_config:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:948    .text.usart_prescaler_config:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:949    .text.usart_prescaler_config:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:953    .text.usart_prescaler_config:0000000000000008 .L0 
     /tmp/ccoGxXXH.s:954    .text.usart_prescaler_config:0000000000000008 .L0 
     /tmp/ccoGxXXH.s:959    .text.usart_prescaler_config:000000000000000e .L0 
     /tmp/ccoGxXXH.s:960    .text.usart_prescaler_config:0000000000000010 .L0 
     /tmp/ccoGxXXH.s:967    .text.usart_irda_lowpower_config:0000000000000000 usart_irda_lowpower_config
     /tmp/ccoGxXXH.s:970    .text.usart_irda_lowpower_config:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:972    .text.usart_irda_lowpower_config:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:973    .text.usart_irda_lowpower_config:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:974    .text.usart_irda_lowpower_config:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:976    .text.usart_irda_lowpower_config:0000000000000002 .L0 
     /tmp/ccoGxXXH.s:979    .text.usart_irda_lowpower_config:0000000000000004 .L0 
     /tmp/ccoGxXXH.s:982    .text.usart_irda_lowpower_config:0000000000000008 .L0 
     /tmp/ccoGxXXH.s:983    .text.usart_irda_lowpower_config:0000000000000008 .L0 
     /tmp/ccoGxXXH.s:987    .text.usart_irda_lowpower_config:000000000000000e .L0 
     /tmp/ccoGxXXH.s:988    .text.usart_irda_lowpower_config:0000000000000010 .L0 
     /tmp/ccoGxXXH.s:995    .text.usart_hardware_flow_rts_config:0000000000000000 usart_hardware_flow_rts_config
     /tmp/ccoGxXXH.s:998    .text.usart_hardware_flow_rts_config:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:1000   .text.usart_hardware_flow_rts_config:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:1001   .text.usart_hardware_flow_rts_config:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:1002   .text.usart_hardware_flow_rts_config:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:1003   .text.usart_hardware_flow_rts_config:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:1006   .text.usart_hardware_flow_rts_config:0000000000000002 .L0 
     /tmp/ccoGxXXH.s:1007   .text.usart_hardware_flow_rts_config:0000000000000002 .L0 
     /tmp/ccoGxXXH.s:1010   .text.usart_hardware_flow_rts_config:0000000000000006 .L0 
     /tmp/ccoGxXXH.s:1011   .text.usart_hardware_flow_rts_config:0000000000000006 .L0 
     /tmp/ccoGxXXH.s:1014   .text.usart_hardware_flow_rts_config:0000000000000008 .L0 
     /tmp/ccoGxXXH.s:1015   .text.usart_hardware_flow_rts_config:0000000000000008 .L0 
     /tmp/ccoGxXXH.s:1017   .text.usart_hardware_flow_rts_config:000000000000000a .L0 
     /tmp/ccoGxXXH.s:1018   .text.usart_hardware_flow_rts_config:000000000000000c .L0 
     /tmp/ccoGxXXH.s:1025   .text.usart_hardware_flow_cts_config:0000000000000000 usart_hardware_flow_cts_config
     /tmp/ccoGxXXH.s:1028   .text.usart_hardware_flow_cts_config:0000000000000000 .L0 
GAS LISTING /tmp/ccoGxXXH.s 			page 44


     /tmp/ccoGxXXH.s:1030   .text.usart_hardware_flow_cts_config:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:1031   .text.usart_hardware_flow_cts_config:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:1032   .text.usart_hardware_flow_cts_config:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:1033   .text.usart_hardware_flow_cts_config:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:1036   .text.usart_hardware_flow_cts_config:0000000000000002 .L0 
     /tmp/ccoGxXXH.s:1037   .text.usart_hardware_flow_cts_config:0000000000000002 .L0 
     /tmp/ccoGxXXH.s:1040   .text.usart_hardware_flow_cts_config:0000000000000006 .L0 
     /tmp/ccoGxXXH.s:1041   .text.usart_hardware_flow_cts_config:0000000000000006 .L0 
     /tmp/ccoGxXXH.s:1044   .text.usart_hardware_flow_cts_config:0000000000000008 .L0 
     /tmp/ccoGxXXH.s:1045   .text.usart_hardware_flow_cts_config:0000000000000008 .L0 
     /tmp/ccoGxXXH.s:1047   .text.usart_hardware_flow_cts_config:000000000000000a .L0 
     /tmp/ccoGxXXH.s:1048   .text.usart_hardware_flow_cts_config:000000000000000c .L0 
     /tmp/ccoGxXXH.s:1055   .text.usart_dma_receive_config:0000000000000000 usart_dma_receive_config
     /tmp/ccoGxXXH.s:1058   .text.usart_dma_receive_config:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:1060   .text.usart_dma_receive_config:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:1061   .text.usart_dma_receive_config:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:1062   .text.usart_dma_receive_config:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:1063   .text.usart_dma_receive_config:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:1066   .text.usart_dma_receive_config:0000000000000002 .L0 
     /tmp/ccoGxXXH.s:1067   .text.usart_dma_receive_config:0000000000000002 .L0 
     /tmp/ccoGxXXH.s:1070   .text.usart_dma_receive_config:0000000000000006 .L0 
     /tmp/ccoGxXXH.s:1071   .text.usart_dma_receive_config:0000000000000006 .L0 
     /tmp/ccoGxXXH.s:1074   .text.usart_dma_receive_config:0000000000000008 .L0 
     /tmp/ccoGxXXH.s:1075   .text.usart_dma_receive_config:0000000000000008 .L0 
     /tmp/ccoGxXXH.s:1077   .text.usart_dma_receive_config:000000000000000a .L0 
     /tmp/ccoGxXXH.s:1078   .text.usart_dma_receive_config:000000000000000c .L0 
     /tmp/ccoGxXXH.s:1085   .text.usart_dma_transmit_config:0000000000000000 usart_dma_transmit_config
     /tmp/ccoGxXXH.s:1088   .text.usart_dma_transmit_config:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:1090   .text.usart_dma_transmit_config:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:1091   .text.usart_dma_transmit_config:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:1092   .text.usart_dma_transmit_config:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:1093   .text.usart_dma_transmit_config:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:1096   .text.usart_dma_transmit_config:0000000000000002 .L0 
     /tmp/ccoGxXXH.s:1097   .text.usart_dma_transmit_config:0000000000000002 .L0 
     /tmp/ccoGxXXH.s:1100   .text.usart_dma_transmit_config:0000000000000006 .L0 
     /tmp/ccoGxXXH.s:1101   .text.usart_dma_transmit_config:0000000000000006 .L0 
     /tmp/ccoGxXXH.s:1104   .text.usart_dma_transmit_config:0000000000000008 .L0 
     /tmp/ccoGxXXH.s:1105   .text.usart_dma_transmit_config:0000000000000008 .L0 
     /tmp/ccoGxXXH.s:1107   .text.usart_dma_transmit_config:000000000000000a .L0 
     /tmp/ccoGxXXH.s:1108   .text.usart_dma_transmit_config:000000000000000c .L0 
     /tmp/ccoGxXXH.s:1115   .text.usart_flag_get:0000000000000000 usart_flag_get
     /tmp/ccoGxXXH.s:1118   .text.usart_flag_get:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:1120   .text.usart_flag_get:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:1121   .text.usart_flag_get:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:1122   .text.usart_flag_get:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:1128   .text.usart_flag_get:000000000000000c .L0 
     /tmp/ccoGxXXH.s:1130   .text.usart_flag_get:0000000000000010 .L0 
     /tmp/ccoGxXXH.s:1132   .text.usart_flag_get:0000000000000014 .L0 
     /tmp/ccoGxXXH.s:1139   .text.usart_flag_clear:0000000000000000 usart_flag_clear
     /tmp/ccoGxXXH.s:1142   .text.usart_flag_clear:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:1144   .text.usart_flag_clear:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:1145   .text.usart_flag_clear:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:1146   .text.usart_flag_clear:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:1152   .text.usart_flag_clear:000000000000000c .L0 
     /tmp/ccoGxXXH.s:1155   .text.usart_flag_clear:0000000000000012 .L0 
     /tmp/ccoGxXXH.s:1157   .text.usart_flag_clear:0000000000000016 .L0 
     /tmp/ccoGxXXH.s:1160   .text.usart_flag_clear:000000000000001a .L0 
GAS LISTING /tmp/ccoGxXXH.s 			page 45


     /tmp/ccoGxXXH.s:1161   .text.usart_flag_clear:000000000000001c .L0 
     /tmp/ccoGxXXH.s:1168   .text.usart_interrupt_enable:0000000000000000 usart_interrupt_enable
     /tmp/ccoGxXXH.s:1171   .text.usart_interrupt_enable:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:1173   .text.usart_interrupt_enable:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:1174   .text.usart_interrupt_enable:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:1175   .text.usart_interrupt_enable:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:1181   .text.usart_interrupt_enable:000000000000000c .L0 
     /tmp/ccoGxXXH.s:1184   .text.usart_interrupt_enable:0000000000000012 .L0 
     /tmp/ccoGxXXH.s:1187   .text.usart_interrupt_enable:0000000000000016 .L0 
     /tmp/ccoGxXXH.s:1188   .text.usart_interrupt_enable:0000000000000018 .L0 
     /tmp/ccoGxXXH.s:1195   .text.usart_interrupt_disable:0000000000000000 usart_interrupt_disable
     /tmp/ccoGxXXH.s:1198   .text.usart_interrupt_disable:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:1200   .text.usart_interrupt_disable:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:1201   .text.usart_interrupt_disable:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:1202   .text.usart_interrupt_disable:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:1208   .text.usart_interrupt_disable:000000000000000c .L0 
     /tmp/ccoGxXXH.s:1211   .text.usart_interrupt_disable:0000000000000012 .L0 
     /tmp/ccoGxXXH.s:1213   .text.usart_interrupt_disable:0000000000000016 .L0 
     /tmp/ccoGxXXH.s:1216   .text.usart_interrupt_disable:000000000000001a .L0 
     /tmp/ccoGxXXH.s:1217   .text.usart_interrupt_disable:000000000000001c .L0 
     /tmp/ccoGxXXH.s:1224   .text.usart_interrupt_flag_get:0000000000000000 usart_interrupt_flag_get
     /tmp/ccoGxXXH.s:1227   .text.usart_interrupt_flag_get:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:1229   .text.usart_interrupt_flag_get:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:1230   .text.usart_interrupt_flag_get:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:1231   .text.usart_interrupt_flag_get:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:1232   .text.usart_interrupt_flag_get:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:1235   .text.usart_interrupt_flag_get:0000000000000008 .L0 
     /tmp/ccoGxXXH.s:1237   .text.usart_interrupt_flag_get:000000000000000c .L0 
     /tmp/ccoGxXXH.s:1239   .text.usart_interrupt_flag_get:000000000000000e .L0 
     /tmp/ccoGxXXH.s:1241   .text.usart_interrupt_flag_get:0000000000000010 .L0 
     /tmp/ccoGxXXH.s:1244   .text.usart_interrupt_flag_get:0000000000000012 .L0 
     /tmp/ccoGxXXH.s:1245   .text.usart_interrupt_flag_get:0000000000000012 .L0 
     /tmp/ccoGxXXH.s:1247   .text.usart_interrupt_flag_get:0000000000000014 .L0 
     /tmp/ccoGxXXH.s:1252   .text.usart_interrupt_flag_get:000000000000001e .L0 
     /tmp/ccoGxXXH.s:1255   .text.usart_interrupt_flag_get:0000000000000020 .L0 
     /tmp/ccoGxXXH.s:1256   .text.usart_interrupt_flag_get:0000000000000020 .L0 
     /tmp/ccoGxXXH.s:1258   .text.usart_interrupt_flag_get:0000000000000022 .L0 
     /tmp/ccoGxXXH.s:1261   .text.usart_interrupt_flag_get:0000000000000026 .L0 
     /tmp/ccoGxXXH.s:1263   .text.usart_interrupt_flag_get:0000000000000028 .L0 
     /tmp/ccoGxXXH.s:1266   .text.usart_interrupt_flag_get:000000000000002c .L0 
     /tmp/ccoGxXXH.s:1267   .text.usart_interrupt_flag_get:000000000000002e .L0 
     /tmp/ccoGxXXH.s:1274   .text.usart_interrupt_flag_clear:0000000000000000 usart_interrupt_flag_clear
     /tmp/ccoGxXXH.s:1277   .text.usart_interrupt_flag_clear:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:1279   .text.usart_interrupt_flag_clear:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:1280   .text.usart_interrupt_flag_clear:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:1281   .text.usart_interrupt_flag_clear:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:1286   .text.usart_interrupt_flag_clear:0000000000000008 .L0 
     /tmp/ccoGxXXH.s:1291   .text.usart_interrupt_flag_clear:0000000000000010 .L0 
     /tmp/ccoGxXXH.s:1293   .text.usart_interrupt_flag_clear:0000000000000014 .L0 
     /tmp/ccoGxXXH.s:1296   .text.usart_interrupt_flag_clear:0000000000000018 .L0 
     /tmp/ccoGxXXH.s:1297   .text.usart_interrupt_flag_clear:000000000000001a .L0 
     /tmp/ccoGxXXH.s:163    .text.usart_deinit:00000000000000ca .L0 
     /tmp/ccoGxXXH.s:266    .text.usart_baudrate_set:0000000000000074 .L0 
     /tmp/ccoGxXXH.s:291    .text.usart_parity_config:0000000000000010 .L0 
     /tmp/ccoGxXXH.s:318    .text.usart_word_length_set:0000000000000012 .L0 
     /tmp/ccoGxXXH.s:345    .text.usart_stop_bit_set:0000000000000012 .L0 
     /tmp/ccoGxXXH.s:365    .text.usart_enable:000000000000000a .L0 
GAS LISTING /tmp/ccoGxXXH.s 			page 46


     /tmp/ccoGxXXH.s:386    .text.usart_disable:000000000000000c .L0 
     /tmp/ccoGxXXH.s:416    .text.usart_transmit_config:000000000000000a .L0 
     /tmp/ccoGxXXH.s:446    .text.usart_receive_config:000000000000000a .L0 
     /tmp/ccoGxXXH.s:466    .text.usart_data_transmit:0000000000000008 .L0 
     /tmp/ccoGxXXH.s:485    .text.usart_data_receive:0000000000000008 .L0 
     /tmp/ccoGxXXH.s:513    .text.usart_address_config:0000000000000010 .L0 
     /tmp/ccoGxXXH.s:532    .text.usart_mute_mode_enable:000000000000000a .L0 
     /tmp/ccoGxXXH.s:551    .text.usart_mute_mode_disable:0000000000000008 .L0 
     /tmp/ccoGxXXH.s:578    .text.usart_mute_mode_wakeup_config:0000000000000014 .L0 
     /tmp/ccoGxXXH.s:598    .text.usart_lin_mode_enable:000000000000000a .L0 
     /tmp/ccoGxXXH.s:619    .text.usart_lin_mode_disable:000000000000000c .L0 
     /tmp/ccoGxXXH.s:647    .text.usart_lin_break_detection_length_config:0000000000000014 .L0 
     /tmp/ccoGxXXH.s:666    .text.usart_send_break:000000000000000a .L0 
     /tmp/ccoGxXXH.s:685    .text.usart_halfduplex_enable:000000000000000a .L0 
     /tmp/ccoGxXXH.s:704    .text.usart_halfduplex_disable:0000000000000008 .L0 
     /tmp/ccoGxXXH.s:725    .text.usart_synchronous_clock_enable:000000000000000e .L0 
     /tmp/ccoGxXXH.s:746    .text.usart_synchronous_clock_disable:000000000000000e .L0 
     /tmp/ccoGxXXH.s:789    .text.usart_synchronous_clock_config:000000000000001c .L0 
     /tmp/ccoGxXXH.s:824    .text.usart_guard_time_config:000000000000001c .L0 
     /tmp/ccoGxXXH.s:843    .text.usart_smartcard_mode_enable:000000000000000a .L0 
     /tmp/ccoGxXXH.s:862    .text.usart_smartcard_mode_disable:000000000000000a .L0 
     /tmp/ccoGxXXH.s:881    .text.usart_smartcard_mode_nack_enable:000000000000000a .L0 
     /tmp/ccoGxXXH.s:900    .text.usart_smartcard_mode_nack_disable:0000000000000008 .L0 
     /tmp/ccoGxXXH.s:919    .text.usart_irda_mode_enable:000000000000000a .L0 
     /tmp/ccoGxXXH.s:938    .text.usart_irda_mode_disable:0000000000000008 .L0 
     /tmp/ccoGxXXH.s:963    .text.usart_prescaler_config:0000000000000010 .L0 
     /tmp/ccoGxXXH.s:991    .text.usart_irda_lowpower_config:0000000000000010 .L0 
     /tmp/ccoGxXXH.s:1021   .text.usart_hardware_flow_rts_config:000000000000000c .L0 
     /tmp/ccoGxXXH.s:1051   .text.usart_hardware_flow_cts_config:000000000000000c .L0 
     /tmp/ccoGxXXH.s:1081   .text.usart_dma_receive_config:000000000000000c .L0 
     /tmp/ccoGxXXH.s:1111   .text.usart_dma_transmit_config:000000000000000c .L0 
     /tmp/ccoGxXXH.s:1135   .text.usart_flag_get:0000000000000014 .L0 
     /tmp/ccoGxXXH.s:1164   .text.usart_flag_clear:000000000000001c .L0 
     /tmp/ccoGxXXH.s:1191   .text.usart_interrupt_enable:0000000000000018 .L0 
     /tmp/ccoGxXXH.s:1220   .text.usart_interrupt_disable:000000000000001c .L0 
     /tmp/ccoGxXXH.s:1270   .text.usart_interrupt_flag_get:000000000000002e .L0 
     /tmp/ccoGxXXH.s:1300   .text.usart_interrupt_flag_clear:000000000000001a .L0 
                     .debug_frame:0000000000000000 .L0 
     /tmp/ccoGxXXH.s:84     .text.usart_deinit:0000000000000070 .L2
     /tmp/ccoGxXXH.s:56     .text.usart_deinit:0000000000000040 .L10
     /tmp/ccoGxXXH.s:106    .text.usart_deinit:000000000000008c .L7
     /tmp/ccoGxXXH.s:128    .text.usart_deinit:00000000000000a8 .L1
     /tmp/ccoGxXXH.s:139    .text.usart_deinit:00000000000000ae .L4
     /tmp/ccoGxXXH.s:255    .text.usart_baudrate_set:0000000000000068 .L12
     /tmp/ccoGxXXH.s:243    .text.usart_baudrate_set:0000000000000052 .L17
     /tmp/ccoGxXXH.s:209    .text.usart_baudrate_set:0000000000000038 .L14
     /tmp/ccoGxXXH.s:1264   .text.usart_interrupt_flag_get:000000000000002c .L57
     /tmp/ccoGxXXH.s:3019   .debug_abbrev:0000000000000000 .Ldebug_abbrev0
     /tmp/ccoGxXXH.s:4766   .debug_str:0000000000000492 .LASF137
     /tmp/ccoGxXXH.s:4806   .debug_str:0000000000000617 .LASF138
     /tmp/ccoGxXXH.s:4892   .debug_str:00000000000008dd .LASF139
     /tmp/ccoGxXXH.s:4530   .debug_ranges:0000000000000000 .Ldebug_ranges0
     /tmp/ccoGxXXH.s:4620   .debug_line:0000000000000000 .Ldebug_line0
     /tmp/ccoGxXXH.s:4642   .debug_str:00000000000000b1 .LASF0
     /tmp/ccoGxXXH.s:4882   .debug_str:0000000000000880 .LASF1
     /tmp/ccoGxXXH.s:4826   .debug_str:00000000000006b4 .LASF4
     /tmp/ccoGxXXH.s:4856   .debug_str:00000000000007bb .LASF2
GAS LISTING /tmp/ccoGxXXH.s 			page 47


     /tmp/ccoGxXXH.s:4802   .debug_str:0000000000000603 .LASF3
     /tmp/ccoGxXXH.s:4694   .debug_str:0000000000000260 .LASF5
     /tmp/ccoGxXXH.s:4884   .debug_str:000000000000088c .LASF6
     /tmp/ccoGxXXH.s:4808   .debug_str:000000000000065d .LASF7
     /tmp/ccoGxXXH.s:4858   .debug_str:00000000000007c9 .LASF8
     /tmp/ccoGxXXH.s:4842   .debug_str:0000000000000729 .LASF9
     /tmp/ccoGxXXH.s:4756   .debug_str:000000000000043f .LASF10
     /tmp/ccoGxXXH.s:4686   .debug_str:0000000000000220 .LASF11
     /tmp/ccoGxXXH.s:4742   .debug_str:00000000000003da .LASF12
     /tmp/ccoGxXXH.s:4788   .debug_str:000000000000057d .LASF13
     /tmp/ccoGxXXH.s:4668   .debug_str:0000000000000182 .LASF14
     /tmp/ccoGxXXH.s:4628   .debug_str:0000000000000054 .LASF140
     /tmp/ccoGxXXH.s:4818   .debug_str:0000000000000699 .LASF15
     /tmp/ccoGxXXH.s:4652   .debug_str:0000000000000108 .LASF16
     /tmp/ccoGxXXH.s:4746   .debug_str:00000000000003f7 .LASF17
     /tmp/ccoGxXXH.s:4708   .debug_str:00000000000002c0 .LASF18
     /tmp/ccoGxXXH.s:4880   .debug_str:0000000000000872 .LASF19
     /tmp/ccoGxXXH.s:4754   .debug_str:0000000000000431 .LASF20
     /tmp/ccoGxXXH.s:4636   .debug_str:000000000000008b .LASF21
     /tmp/ccoGxXXH.s:4796   .debug_str:00000000000005c1 .LASF22
     /tmp/ccoGxXXH.s:4676   .debug_str:00000000000001c7 .LASF23
     /tmp/ccoGxXXH.s:4866   .debug_str:000000000000080d .LASF24
     /tmp/ccoGxXXH.s:4646   .debug_str:00000000000000d9 .LASF25
     /tmp/ccoGxXXH.s:4800   .debug_str:00000000000005f7 .LASF26
     /tmp/ccoGxXXH.s:4836   .debug_str:00000000000006f4 .LASF27
     /tmp/ccoGxXXH.s:4716   .debug_str:0000000000000310 .LASF28
     /tmp/ccoGxXXH.s:4830   .debug_str:00000000000006cc .LASF29
     /tmp/ccoGxXXH.s:4714   .debug_str:0000000000000303 .LASF30
     /tmp/ccoGxXXH.s:4864   .debug_str:0000000000000801 .LASF31
     /tmp/ccoGxXXH.s:4732   .debug_str:0000000000000389 .LASF32
     /tmp/ccoGxXXH.s:4814   .debug_str:000000000000067a .LASF33
     /tmp/ccoGxXXH.s:4696   .debug_str:000000000000026b .LASF34
     /tmp/ccoGxXXH.s:4886   .debug_str:000000000000089f .LASF35
     /tmp/ccoGxXXH.s:4758   .debug_str:000000000000044d .LASF36
     /tmp/ccoGxXXH.s:4640   .debug_str:00000000000000a6 .LASF37
     /tmp/ccoGxXXH.s:4804   .debug_str:000000000000060d .LASF38
     /tmp/ccoGxXXH.s:4750   .debug_str:0000000000000409 .LASF39
     /tmp/ccoGxXXH.s:4632   .debug_str:000000000000006e .LASF40
     /tmp/ccoGxXXH.s:4782   .debug_str:000000000000055b .LASF41
     /tmp/ccoGxXXH.s:4666   .debug_str:0000000000000175 .LASF42
     /tmp/ccoGxXXH.s:4834   .debug_str:00000000000006e7 .LASF43
     /tmp/ccoGxXXH.s:4706   .debug_str:00000000000002b4 .LASF44
     /tmp/ccoGxXXH.s:4876   .debug_str:0000000000000850 .LASF45
     /tmp/ccoGxXXH.s:4828   .debug_str:00000000000006be .LASF46
     /tmp/ccoGxXXH.s:4760   .debug_str:0000000000000458 .LASF47
     /tmp/ccoGxXXH.s:4672   .debug_str:000000000000019b .LASF48
     /tmp/ccoGxXXH.s:4776   .debug_str:000000000000052f .LASF49
     /tmp/ccoGxXXH.s:4702   .debug_str:00000000000002a6 .LASF50
     /tmp/ccoGxXXH.s:4822   .debug_str:00000000000006a4 .LASF51
     /tmp/ccoGxXXH.s:4824   .debug_str:00000000000006ac .LASF52
     /tmp/ccoGxXXH.s:4784   .debug_str:0000000000000568 .LASF53
     /tmp/ccoGxXXH.s:4656   .debug_str:000000000000011b .LASF54
     /tmp/ccoGxXXH.s:4764   .debug_str:0000000000000483 .LASF55
     /tmp/ccoGxXXH.s:4812   .debug_str:000000000000066b .LASF56
     /tmp/ccoGxXXH.s:4896   .debug_str:0000000000000939 .LASF57
     /tmp/ccoGxXXH.s:4874   .debug_str:0000000000000840 .LASF58
     /tmp/ccoGxXXH.s:4718   .debug_str:000000000000031e .LASF59
GAS LISTING /tmp/ccoGxXXH.s 			page 48


     /tmp/ccoGxXXH.s:4720   .debug_str:000000000000032e .LASF60
     /tmp/ccoGxXXH.s:4634   .debug_str:000000000000007b .LASF61
     /tmp/ccoGxXXH.s:4730   .debug_str:0000000000000379 .LASF62
     /tmp/ccoGxXXH.s:4670   .debug_str:000000000000018b .LASF63
     /tmp/ccoGxXXH.s:4890   .debug_str:00000000000008cd .LASF64
     /tmp/ccoGxXXH.s:4752   .debug_str:0000000000000416 .LASF69
     /tmp/ccoGxXXH.s:1275   .text.usart_interrupt_flag_clear:0000000000000000 .LFB44
     /tmp/ccoGxXXH.s:1298   .text.usart_interrupt_flag_clear:000000000000001a .LFE44
     /tmp/ccoGxXXH.s:4768   .debug_str:000000000000050c .LASF65
     /tmp/ccoGxXXH.s:3500   .debug_loc:0000000000000000 .LLST43
     /tmp/ccoGxXXH.s:4678   .debug_str:00000000000001d5 .LASF66
     /tmp/ccoGxXXH.s:3514   .debug_loc:0000000000000021 .LLST44
     /tmp/ccoGxXXH.s:4852   .debug_str:000000000000078b .LASF75
     /tmp/ccoGxXXH.s:1225   .text.usart_interrupt_flag_get:0000000000000000 .LFB43
     /tmp/ccoGxXXH.s:1268   .text.usart_interrupt_flag_get:000000000000002e .LFE43
     /tmp/ccoGxXXH.s:3528   .debug_loc:0000000000000042 .LLST40
     /tmp/ccoGxXXH.s:4770   .debug_str:0000000000000519 .LASF67
     /tmp/ccoGxXXH.s:3542   .debug_loc:0000000000000063 .LLST41
     /tmp/ccoGxXXH.s:4900   .debug_str:0000000000000951 .LASF68
     /tmp/ccoGxXXH.s:3563   .debug_loc:000000000000008b .LLST42
     /tmp/ccoGxXXH.s:4872   .debug_str:0000000000000828 .LASF70
     /tmp/ccoGxXXH.s:1196   .text.usart_interrupt_disable:0000000000000000 .LFB42
     /tmp/ccoGxXXH.s:1218   .text.usart_interrupt_disable:000000000000001c .LFE42
     /tmp/ccoGxXXH.s:3592   .debug_loc:00000000000000c2 .LLST39
     /tmp/ccoGxXXH.s:4840   .debug_str:000000000000071f .LASF71
     /tmp/ccoGxXXH.s:4850   .debug_str:0000000000000774 .LASF72
     /tmp/ccoGxXXH.s:1169   .text.usart_interrupt_enable:0000000000000000 .LFB41
     /tmp/ccoGxXXH.s:1189   .text.usart_interrupt_enable:0000000000000018 .LFE41
     /tmp/ccoGxXXH.s:3606   .debug_loc:00000000000000e3 .LLST38
     /tmp/ccoGxXXH.s:4680   .debug_str:00000000000001de .LASF73
     /tmp/ccoGxXXH.s:1140   .text.usart_flag_clear:0000000000000000 .LFB40
     /tmp/ccoGxXXH.s:1162   .text.usart_flag_clear:000000000000001c .LFE40
     /tmp/ccoGxXXH.s:3620   .debug_loc:0000000000000104 .LLST37
     /tmp/ccoGxXXH.s:4820   .debug_str:000000000000069f .LASF74
     /tmp/ccoGxXXH.s:4790   .debug_str:0000000000000586 .LASF76
     /tmp/ccoGxXXH.s:1116   .text.usart_flag_get:0000000000000000 .LFB39
     /tmp/ccoGxXXH.s:1133   .text.usart_flag_get:0000000000000014 .LFE39
     /tmp/ccoGxXXH.s:3634   .debug_loc:0000000000000125 .LLST36
     /tmp/ccoGxXXH.s:4740   .debug_str:00000000000003c0 .LASF77
     /tmp/ccoGxXXH.s:1086   .text.usart_dma_transmit_config:0000000000000000 .LFB38
     /tmp/ccoGxXXH.s:1109   .text.usart_dma_transmit_config:000000000000000c .LFE38
     /tmp/ccoGxXXH.s:4774   .debug_str:0000000000000528 .LASF78
     /tmp/ccoGxXXH.s:3648   .debug_loc:0000000000000146 .LLST34
     /tmp/ccoGxXXH.s:3662   .debug_loc:0000000000000167 .LLST35
     /tmp/ccoGxXXH.s:4650   .debug_str:00000000000000ef .LASF79
     /tmp/ccoGxXXH.s:1056   .text.usart_dma_receive_config:0000000000000000 .LFB37
     /tmp/ccoGxXXH.s:1079   .text.usart_dma_receive_config:000000000000000c .LFE37
     /tmp/ccoGxXXH.s:3678   .debug_loc:0000000000000191 .LLST32
     /tmp/ccoGxXXH.s:3692   .debug_loc:00000000000001b2 .LLST33
     /tmp/ccoGxXXH.s:4622   .debug_str:0000000000000000 .LASF80
     /tmp/ccoGxXXH.s:1026   .text.usart_hardware_flow_cts_config:0000000000000000 .LFB36
     /tmp/ccoGxXXH.s:1049   .text.usart_hardware_flow_cts_config:000000000000000c .LFE36
     /tmp/ccoGxXXH.s:4630   .debug_str:0000000000000064 .LASF81
     /tmp/ccoGxXXH.s:3708   .debug_loc:00000000000001dc .LLST30
     /tmp/ccoGxXXH.s:3722   .debug_loc:00000000000001fd .LLST31
     /tmp/ccoGxXXH.s:4762   .debug_str:0000000000000464 .LASF82
     /tmp/ccoGxXXH.s:996    .text.usart_hardware_flow_rts_config:0000000000000000 .LFB35
GAS LISTING /tmp/ccoGxXXH.s 			page 49


     /tmp/ccoGxXXH.s:1019   .text.usart_hardware_flow_rts_config:000000000000000c .LFE35
     /tmp/ccoGxXXH.s:4648   .debug_str:00000000000000e5 .LASF83
     /tmp/ccoGxXXH.s:3738   .debug_loc:0000000000000227 .LLST28
     /tmp/ccoGxXXH.s:3752   .debug_loc:0000000000000248 .LLST29
     /tmp/ccoGxXXH.s:4644   .debug_str:00000000000000be .LASF84
     /tmp/ccoGxXXH.s:968    .text.usart_irda_lowpower_config:0000000000000000 .LFB34
     /tmp/ccoGxXXH.s:989    .text.usart_irda_lowpower_config:0000000000000010 .LFE34
     /tmp/ccoGxXXH.s:4772   .debug_str:0000000000000523 .LASF85
     /tmp/ccoGxXXH.s:3768   .debug_loc:0000000000000272 .LLST27
     /tmp/ccoGxXXH.s:4854   .debug_str:00000000000007a4 .LASF86
     /tmp/ccoGxXXH.s:943    .text.usart_prescaler_config:0000000000000000 .LFB33
     /tmp/ccoGxXXH.s:961    .text.usart_prescaler_config:0000000000000010 .LFE33
     /tmp/ccoGxXXH.s:3782   .debug_loc:0000000000000293 .LLST26
     /tmp/ccoGxXXH.s:4660   .debug_str:0000000000000131 .LASF87
     /tmp/ccoGxXXH.s:924    .text.usart_irda_mode_disable:0000000000000000 .LFB32
     /tmp/ccoGxXXH.s:936    .text.usart_irda_mode_disable:0000000000000008 .LFE32
     /tmp/ccoGxXXH.s:4860   .debug_str:00000000000007d4 .LASF88
     /tmp/ccoGxXXH.s:905    .text.usart_irda_mode_enable:0000000000000000 .LFB31
     /tmp/ccoGxXXH.s:917    .text.usart_irda_mode_enable:000000000000000a .LFE31
     /tmp/ccoGxXXH.s:4888   .debug_str:00000000000008ab .LASF89
     /tmp/ccoGxXXH.s:886    .text.usart_smartcard_mode_nack_disable:0000000000000000 .LFB30
     /tmp/ccoGxXXH.s:898    .text.usart_smartcard_mode_nack_disable:0000000000000008 .LFE30
     /tmp/ccoGxXXH.s:4624   .debug_str:000000000000001f .LASF90
     /tmp/ccoGxXXH.s:867    .text.usart_smartcard_mode_nack_enable:0000000000000000 .LFB29
     /tmp/ccoGxXXH.s:879    .text.usart_smartcard_mode_nack_enable:000000000000000a .LFE29
     /tmp/ccoGxXXH.s:4838   .debug_str:0000000000000702 .LASF91
     /tmp/ccoGxXXH.s:848    .text.usart_smartcard_mode_disable:0000000000000000 .LFB28
     /tmp/ccoGxXXH.s:860    .text.usart_smartcard_mode_disable:000000000000000a .LFE28
     /tmp/ccoGxXXH.s:4844   .debug_str:000000000000073b .LASF92
     /tmp/ccoGxXXH.s:829    .text.usart_smartcard_mode_enable:0000000000000000 .LFB27
     /tmp/ccoGxXXH.s:841    .text.usart_smartcard_mode_enable:000000000000000a .LFE27
     /tmp/ccoGxXXH.s:4894   .debug_str:0000000000000921 .LASF93
     /tmp/ccoGxXXH.s:794    .text.usart_guard_time_config:0000000000000000 .LFB26
     /tmp/ccoGxXXH.s:822    .text.usart_guard_time_config:000000000000001c .LFE26
     /tmp/ccoGxXXH.s:4688   .debug_str:0000000000000237 .LASF94
     /tmp/ccoGxXXH.s:3796   .debug_loc:00000000000002b4 .LLST25
     /tmp/ccoGxXXH.s:4792   .debug_str:0000000000000595 .LASF95
     /tmp/ccoGxXXH.s:751    .text.usart_synchronous_clock_config:0000000000000000 .LFB25
     /tmp/ccoGxXXH.s:787    .text.usart_synchronous_clock_config:000000000000001c .LFE25
     /tmp/ccoGxXXH.s:4690   .debug_str:000000000000023c .LASF96
     /tmp/ccoGxXXH.s:3810   .debug_loc:00000000000002d5 .LLST21
     /tmp/ccoGxXXH.s:3824   .debug_loc:00000000000002f6 .LLST22
     /tmp/ccoGxXXH.s:3838   .debug_loc:0000000000000317 .LLST23
     /tmp/ccoGxXXH.s:3852   .debug_loc:0000000000000338 .LLST24
     /tmp/ccoGxXXH.s:4712   .debug_str:00000000000002e3 .LASF97
     /tmp/ccoGxXXH.s:730    .text.usart_synchronous_clock_disable:0000000000000000 .LFB24
     /tmp/ccoGxXXH.s:744    .text.usart_synchronous_clock_disable:000000000000000e .LFE24
     /tmp/ccoGxXXH.s:4692   .debug_str:0000000000000241 .LASF98
     /tmp/ccoGxXXH.s:709    .text.usart_synchronous_clock_enable:0000000000000000 .LFB23
     /tmp/ccoGxXXH.s:723    .text.usart_synchronous_clock_enable:000000000000000e .LFE23
     /tmp/ccoGxXXH.s:4682   .debug_str:00000000000001ef .LASF99
     /tmp/ccoGxXXH.s:690    .text.usart_halfduplex_disable:0000000000000000 .LFB22
     /tmp/ccoGxXXH.s:702    .text.usart_halfduplex_disable:0000000000000008 .LFE22
     /tmp/ccoGxXXH.s:4684   .debug_str:0000000000000208 .LASF100
     /tmp/ccoGxXXH.s:671    .text.usart_halfduplex_enable:0000000000000000 .LFB21
     /tmp/ccoGxXXH.s:683    .text.usart_halfduplex_enable:000000000000000a .LFE21
     /tmp/ccoGxXXH.s:4778   .debug_str:0000000000000536 .LASF101
GAS LISTING /tmp/ccoGxXXH.s 			page 50


     /tmp/ccoGxXXH.s:652    .text.usart_send_break:0000000000000000 .LFB20
     /tmp/ccoGxXXH.s:664    .text.usart_send_break:000000000000000a .LFE20
     /tmp/ccoGxXXH.s:4798   .debug_str:00000000000005cf .LASF102
     /tmp/ccoGxXXH.s:624    .text.usart_lin_break_detection_length_config:0000000000000000 .LFB19
     /tmp/ccoGxXXH.s:645    .text.usart_lin_break_detection_length_config:0000000000000014 .LFE19
     /tmp/ccoGxXXH.s:4728   .debug_str:0000000000000373 .LASF103
     /tmp/ccoGxXXH.s:3868   .debug_loc:0000000000000362 .LLST20
     /tmp/ccoGxXXH.s:4724   .debug_str:0000000000000357 .LASF104
     /tmp/ccoGxXXH.s:603    .text.usart_lin_mode_disable:0000000000000000 .LFB18
     /tmp/ccoGxXXH.s:617    .text.usart_lin_mode_disable:000000000000000c .LFE18
     /tmp/ccoGxXXH.s:4862   .debug_str:00000000000007eb .LASF105
     /tmp/ccoGxXXH.s:583    .text.usart_lin_mode_enable:0000000000000000 .LFB17
     /tmp/ccoGxXXH.s:596    .text.usart_lin_mode_enable:000000000000000a .LFE17
     /tmp/ccoGxXXH.s:4674   .debug_str:00000000000001a9 .LASF106
     /tmp/ccoGxXXH.s:556    .text.usart_mute_mode_wakeup_config:0000000000000000 .LFB16
     /tmp/ccoGxXXH.s:576    .text.usart_mute_mode_wakeup_config:0000000000000014 .LFE16
     /tmp/ccoGxXXH.s:4654   .debug_str:0000000000000113 .LASF107
     /tmp/ccoGxXXH.s:3882   .debug_loc:0000000000000383 .LLST19
     /tmp/ccoGxXXH.s:4722   .debug_str:000000000000033f .LASF108
     /tmp/ccoGxXXH.s:537    .text.usart_mute_mode_disable:0000000000000000 .LFB15
     /tmp/ccoGxXXH.s:549    .text.usart_mute_mode_disable:0000000000000008 .LFE15
     /tmp/ccoGxXXH.s:4698   .debug_str:0000000000000277 .LASF109
     /tmp/ccoGxXXH.s:518    .text.usart_mute_mode_enable:0000000000000000 .LFB14
     /tmp/ccoGxXXH.s:530    .text.usart_mute_mode_enable:000000000000000a .LFE14
     /tmp/ccoGxXXH.s:4744   .debug_str:00000000000003e2 .LASF110
     /tmp/ccoGxXXH.s:490    .text.usart_address_config:0000000000000000 .LFB13
     /tmp/ccoGxXXH.s:511    .text.usart_address_config:0000000000000010 .LFE13
     /tmp/ccoGxXXH.s:4868   .debug_str:000000000000081a .LASF111
     /tmp/ccoGxXXH.s:3896   .debug_loc:00000000000003a4 .LLST18
     /tmp/ccoGxXXH.s:4664   .debug_str:0000000000000162 .LASF112
     /tmp/ccoGxXXH.s:471    .text.usart_data_receive:0000000000000000 .LFB12
     /tmp/ccoGxXXH.s:483    .text.usart_data_receive:0000000000000008 .LFE12
     /tmp/ccoGxXXH.s:3910   .debug_loc:00000000000003c5 .LLST17
     /tmp/ccoGxXXH.s:4626   .debug_str:0000000000000040 .LASF113
     /tmp/ccoGxXXH.s:451    .text.usart_data_transmit:0000000000000000 .LFB11
     /tmp/ccoGxXXH.s:464    .text.usart_data_transmit:0000000000000008 .LFE11
     /tmp/ccoGxXXH.s:4734   .debug_str:0000000000000395 .LASF114
     /tmp/ccoGxXXH.s:3924   .debug_loc:00000000000003e6 .LLST16
     /tmp/ccoGxXXH.s:4710   .debug_str:00000000000002ce .LASF115
     /tmp/ccoGxXXH.s:421    .text.usart_receive_config:0000000000000000 .LFB10
     /tmp/ccoGxXXH.s:444    .text.usart_receive_config:000000000000000a .LFE10
     /tmp/ccoGxXXH.s:4870   .debug_str:000000000000081f .LASF116
     /tmp/ccoGxXXH.s:3938   .debug_loc:0000000000000407 .LLST14
     /tmp/ccoGxXXH.s:3952   .debug_loc:0000000000000428 .LLST15
     /tmp/ccoGxXXH.s:4848   .debug_str:000000000000075e .LASF117
     /tmp/ccoGxXXH.s:391    .text.usart_transmit_config:0000000000000000 .LFB9
     /tmp/ccoGxXXH.s:414    .text.usart_transmit_config:000000000000000a .LFE9
     /tmp/ccoGxXXH.s:4786   .debug_str:0000000000000574 .LASF118
     /tmp/ccoGxXXH.s:3968   .debug_loc:0000000000000452 .LLST12
     /tmp/ccoGxXXH.s:3982   .debug_loc:0000000000000473 .LLST13
     /tmp/ccoGxXXH.s:4832   .debug_str:00000000000006d9 .LASF119
     /tmp/ccoGxXXH.s:370    .text.usart_disable:0000000000000000 .LFB8
     /tmp/ccoGxXXH.s:384    .text.usart_disable:000000000000000c .LFE8
     /tmp/ccoGxXXH.s:4638   .debug_str:0000000000000099 .LASF120
     /tmp/ccoGxXXH.s:350    .text.usart_enable:0000000000000000 .LFB7
     /tmp/ccoGxXXH.s:363    .text.usart_enable:000000000000000a .LFE7
     /tmp/ccoGxXXH.s:4738   .debug_str:00000000000003ad .LASF121
GAS LISTING /tmp/ccoGxXXH.s 			page 51


     /tmp/ccoGxXXH.s:323    .text.usart_stop_bit_set:0000000000000000 .LFB6
     /tmp/ccoGxXXH.s:343    .text.usart_stop_bit_set:0000000000000012 .LFE6
     /tmp/ccoGxXXH.s:4846   .debug_str:0000000000000757 .LASF122
     /tmp/ccoGxXXH.s:3998   .debug_loc:000000000000049d .LLST11
     /tmp/ccoGxXXH.s:4878   .debug_str:000000000000085c .LASF123
     /tmp/ccoGxXXH.s:296    .text.usart_word_length_set:0000000000000000 .LFB5
     /tmp/ccoGxXXH.s:316    .text.usart_word_length_set:0000000000000012 .LFE5
     /tmp/ccoGxXXH.s:4810   .debug_str:0000000000000666 .LASF124
     /tmp/ccoGxXXH.s:4012   .debug_loc:00000000000004be .LLST10
     /tmp/ccoGxXXH.s:4780   .debug_str:0000000000000547 .LASF125
     /tmp/ccoGxXXH.s:271    .text.usart_parity_config:0000000000000000 .LFB4
     /tmp/ccoGxXXH.s:289    .text.usart_parity_config:0000000000000010 .LFE4
     /tmp/ccoGxXXH.s:4898   .debug_str:0000000000000947 .LASF126
     /tmp/ccoGxXXH.s:4026   .debug_loc:00000000000004df .LLST9
     /tmp/ccoGxXXH.s:4816   .debug_str:0000000000000686 .LASF127
     /tmp/ccoGxXXH.s:168    .text.usart_baudrate_set:0000000000000000 .LFB3
     /tmp/ccoGxXXH.s:264    .text.usart_baudrate_set:0000000000000074 .LFE3
     /tmp/ccoGxXXH.s:4040   .debug_loc:0000000000000500 .LLST2
     /tmp/ccoGxXXH.s:4063   .debug_loc:0000000000000538 .LLST3
     /tmp/ccoGxXXH.s:4902   .debug_str:000000000000095c .LASF128
     /tmp/ccoGxXXH.s:4085   .debug_loc:000000000000056f .LLST4
     /tmp/ccoGxXXH.s:4726   .debug_str:000000000000036e .LASF129
     /tmp/ccoGxXXH.s:4107   .debug_loc:00000000000005a6 .LLST5
     /tmp/ccoGxXXH.s:4704   .debug_str:00000000000002ad .LASF130
     /tmp/ccoGxXXH.s:4128   .debug_loc:00000000000005dc .LLST6
     /tmp/ccoGxXXH.s:4658   .debug_str:000000000000012a .LASF131
     /tmp/ccoGxXXH.s:4189   .debug_loc:000000000000063c .LLST7
     /tmp/ccoGxXXH.s:4748   .debug_str:0000000000000404 .LASF132
     /tmp/ccoGxXXH.s:4248   .debug_loc:0000000000000698 .LLST8
     /tmp/ccoGxXXH.s:207    .text.usart_baudrate_set:0000000000000038 .LVL18
     /tmp/ccoGxXXH.s:260    .text.usart_baudrate_set:0000000000000072 .LVL24
     /tmp/ccoGxXXH.s:4794   .debug_str:00000000000005b4 .LASF133
     /tmp/ccoGxXXH.s:14     .text.usart_deinit:0000000000000000 .LFB2
     /tmp/ccoGxXXH.s:161    .text.usart_deinit:00000000000000ca .LFE2
     /tmp/ccoGxXXH.s:4307   .debug_loc:00000000000006fb .LLST0
     /tmp/ccoGxXXH.s:4375   .debug_loc:000000000000079f .LLST1
     /tmp/ccoGxXXH.s:41     .text.usart_deinit:0000000000000030 .LVL2
     /tmp/ccoGxXXH.s:55     .text.usart_deinit:0000000000000040 .LVL3
     /tmp/ccoGxXXH.s:69     .text.usart_deinit:0000000000000060 .LVL5
     /tmp/ccoGxXXH.s:83     .text.usart_deinit:0000000000000070 .LVL6
     /tmp/ccoGxXXH.s:91     .text.usart_deinit:000000000000007c .LVL8
     /tmp/ccoGxXXH.s:105    .text.usart_deinit:000000000000008c .LVL9
     /tmp/ccoGxXXH.s:113    .text.usart_deinit:0000000000000098 .LVL11
     /tmp/ccoGxXXH.s:127    .text.usart_deinit:00000000000000a8 .LVL12
     /tmp/ccoGxXXH.s:146    .text.usart_deinit:00000000000000ba .LVL14
     /tmp/ccoGxXXH.s:159    .text.usart_deinit:00000000000000ca .LVL15
     /tmp/ccoGxXXH.s:4736   .debug_str:000000000000039a .LASF134
     /tmp/ccoGxXXH.s:4700   .debug_str:000000000000028e .LASF135
     /tmp/ccoGxXXH.s:4662   .debug_str:0000000000000149 .LASF136
     /tmp/ccoGxXXH.s:1278   .text.usart_interrupt_flag_clear:0000000000000000 .LVL108
     /tmp/ccoGxXXH.s:1283   .text.usart_interrupt_flag_clear:0000000000000006 .LVL109
     /tmp/ccoGxXXH.s:1287   .text.usart_interrupt_flag_clear:000000000000000a .LVL110
     /tmp/ccoGxXXH.s:1228   .text.usart_interrupt_flag_get:0000000000000000 .LVL103
     /tmp/ccoGxXXH.s:1248   .text.usart_interrupt_flag_get:0000000000000018 .LVL105
     /tmp/ccoGxXXH.s:1242   .text.usart_interrupt_flag_get:0000000000000012 .LVL104
     /tmp/ccoGxXXH.s:1253   .text.usart_interrupt_flag_get:0000000000000020 .LVL106
     /tmp/ccoGxXXH.s:1259   .text.usart_interrupt_flag_get:0000000000000026 .LVL107
GAS LISTING /tmp/ccoGxXXH.s 			page 52


     /tmp/ccoGxXXH.s:1199   .text.usart_interrupt_disable:0000000000000000 .LVL101
     /tmp/ccoGxXXH.s:1205   .text.usart_interrupt_disable:000000000000000a .LVL102
     /tmp/ccoGxXXH.s:1172   .text.usart_interrupt_enable:0000000000000000 .LVL99
     /tmp/ccoGxXXH.s:1178   .text.usart_interrupt_enable:000000000000000a .LVL100
     /tmp/ccoGxXXH.s:1143   .text.usart_flag_clear:0000000000000000 .LVL97
     /tmp/ccoGxXXH.s:1149   .text.usart_flag_clear:000000000000000a .LVL98
     /tmp/ccoGxXXH.s:1119   .text.usart_flag_get:0000000000000000 .LVL95
     /tmp/ccoGxXXH.s:1125   .text.usart_flag_get:000000000000000a .LVL96
     /tmp/ccoGxXXH.s:1089   .text.usart_dma_transmit_config:0000000000000000 .LVL91
     /tmp/ccoGxXXH.s:1102   .text.usart_dma_transmit_config:0000000000000008 .LVL94
     /tmp/ccoGxXXH.s:1094   .text.usart_dma_transmit_config:0000000000000002 .LVL92
     /tmp/ccoGxXXH.s:1059   .text.usart_dma_receive_config:0000000000000000 .LVL87
     /tmp/ccoGxXXH.s:1072   .text.usart_dma_receive_config:0000000000000008 .LVL90
     /tmp/ccoGxXXH.s:1064   .text.usart_dma_receive_config:0000000000000002 .LVL88
     /tmp/ccoGxXXH.s:1029   .text.usart_hardware_flow_cts_config:0000000000000000 .LVL83
     /tmp/ccoGxXXH.s:1042   .text.usart_hardware_flow_cts_config:0000000000000008 .LVL86
     /tmp/ccoGxXXH.s:1034   .text.usart_hardware_flow_cts_config:0000000000000002 .LVL84
     /tmp/ccoGxXXH.s:999    .text.usart_hardware_flow_rts_config:0000000000000000 .LVL79
     /tmp/ccoGxXXH.s:1012   .text.usart_hardware_flow_rts_config:0000000000000008 .LVL82
     /tmp/ccoGxXXH.s:1004   .text.usart_hardware_flow_rts_config:0000000000000002 .LVL80
     /tmp/ccoGxXXH.s:971    .text.usart_irda_lowpower_config:0000000000000000 .LVL77
     /tmp/ccoGxXXH.s:977    .text.usart_irda_lowpower_config:0000000000000004 .LVL78
     /tmp/ccoGxXXH.s:946    .text.usart_prescaler_config:0000000000000000 .LVL75
     /tmp/ccoGxXXH.s:956    .text.usart_prescaler_config:000000000000000c .LVL76
     /tmp/ccoGxXXH.s:797    .text.usart_guard_time_config:0000000000000000 .LVL67
     /tmp/ccoGxXXH.s:812    .text.usart_guard_time_config:0000000000000012 .LVL68
     /tmp/ccoGxXXH.s:754    .text.usart_synchronous_clock_config:0000000000000000 .LVL60
     /tmp/ccoGxXXH.s:771    .text.usart_synchronous_clock_config:0000000000000010 .LVL64
     /tmp/ccoGxXXH.s:763    .text.usart_synchronous_clock_config:0000000000000006 .LVL62
     /tmp/ccoGxXXH.s:766    .text.usart_synchronous_clock_config:000000000000000a .LVL63
     /tmp/ccoGxXXH.s:759    .text.usart_synchronous_clock_config:0000000000000002 .LVL61
     /tmp/ccoGxXXH.s:780    .text.usart_synchronous_clock_config:0000000000000018 .LVL66
     /tmp/ccoGxXXH.s:627    .text.usart_lin_break_detection_length_config:0000000000000000 .LVL53
     /tmp/ccoGxXXH.s:633    .text.usart_lin_break_detection_length_config:0000000000000006 .LVL54
     /tmp/ccoGxXXH.s:559    .text.usart_mute_mode_wakeup_config:0000000000000000 .LVL49
     /tmp/ccoGxXXH.s:571    .text.usart_mute_mode_wakeup_config:0000000000000010 .LVL50
     /tmp/ccoGxXXH.s:493    .text.usart_address_config:0000000000000000 .LVL45
     /tmp/ccoGxXXH.s:499    .text.usart_address_config:0000000000000004 .LVL46
     /tmp/ccoGxXXH.s:474    .text.usart_data_receive:0000000000000000 .LVL43
     /tmp/ccoGxXXH.s:478    .text.usart_data_receive:0000000000000002 .LVL44
     /tmp/ccoGxXXH.s:454    .text.usart_data_transmit:0000000000000000 .LVL41
     /tmp/ccoGxXXH.s:458    .text.usart_data_transmit:0000000000000004 .LVL42
     /tmp/ccoGxXXH.s:424    .text.usart_receive_config:0000000000000000 .LVL37
     /tmp/ccoGxXXH.s:437    .text.usart_receive_config:0000000000000006 .LVL40
     /tmp/ccoGxXXH.s:429    .text.usart_receive_config:0000000000000002 .LVL38
     /tmp/ccoGxXXH.s:394    .text.usart_transmit_config:0000000000000000 .LVL33
     /tmp/ccoGxXXH.s:407    .text.usart_transmit_config:0000000000000006 .LVL36
     /tmp/ccoGxXXH.s:399    .text.usart_transmit_config:0000000000000002 .LVL34
     /tmp/ccoGxXXH.s:326    .text.usart_stop_bit_set:0000000000000000 .LVL29
     /tmp/ccoGxXXH.s:338    .text.usart_stop_bit_set:000000000000000e .LVL30
     /tmp/ccoGxXXH.s:299    .text.usart_word_length_set:0000000000000000 .LVL27
     /tmp/ccoGxXXH.s:311    .text.usart_word_length_set:000000000000000e .LVL28
     /tmp/ccoGxXXH.s:274    .text.usart_parity_config:0000000000000000 .LVL25
     /tmp/ccoGxXXH.s:284    .text.usart_parity_config:000000000000000c .LVL26
     /tmp/ccoGxXXH.s:176    .text.usart_baudrate_set:0000000000000002 .LCFI12
     /tmp/ccoGxXXH.s:239    .text.usart_baudrate_set:0000000000000050 .LCFI13
     /tmp/ccoGxXXH.s:244    .text.usart_baudrate_set:0000000000000052 .LCFI14
GAS LISTING /tmp/ccoGxXXH.s 			page 53


     /tmp/ccoGxXXH.s:171    .text.usart_baudrate_set:0000000000000000 .LVL16
     /tmp/ccoGxXXH.s:200    .text.usart_baudrate_set:000000000000002a .LVL17
     /tmp/ccoGxXXH.s:237    .text.usart_baudrate_set:000000000000004e .LVL22
     /tmp/ccoGxXXH.s:242    .text.usart_baudrate_set:0000000000000052 .LVL23
     /tmp/ccoGxXXH.s:227    .text.usart_baudrate_set:0000000000000046 .LVL20
     /tmp/ccoGxXXH.s:220    .text.usart_baudrate_set:0000000000000042 .LVL19
     /tmp/ccoGxXXH.s:230    .text.usart_baudrate_set:0000000000000048 .LVL21
     /tmp/ccoGxXXH.s:22     .text.usart_deinit:0000000000000002 .LCFI0
     /tmp/ccoGxXXH.s:51     .text.usart_deinit:0000000000000038 .LCFI1
     /tmp/ccoGxXXH.s:57     .text.usart_deinit:0000000000000040 .LCFI2
     /tmp/ccoGxXXH.s:79     .text.usart_deinit:0000000000000068 .LCFI3
     /tmp/ccoGxXXH.s:85     .text.usart_deinit:0000000000000070 .LCFI4
     /tmp/ccoGxXXH.s:101    .text.usart_deinit:0000000000000084 .LCFI5
     /tmp/ccoGxXXH.s:107    .text.usart_deinit:000000000000008c .LCFI6
     /tmp/ccoGxXXH.s:123    .text.usart_deinit:00000000000000a0 .LCFI7
     /tmp/ccoGxXXH.s:129    .text.usart_deinit:00000000000000a8 .LCFI8
     /tmp/ccoGxXXH.s:136    .text.usart_deinit:00000000000000ac .LCFI9
     /tmp/ccoGxXXH.s:140    .text.usart_deinit:00000000000000ae .LCFI10
     /tmp/ccoGxXXH.s:155    .text.usart_deinit:00000000000000c2 .LCFI11
     /tmp/ccoGxXXH.s:18     .text.usart_deinit:0000000000000000 .LVL0
     /tmp/ccoGxXXH.s:39     .text.usart_deinit:0000000000000028 .LVL1
     /tmp/ccoGxXXH.s:67     .text.usart_deinit:0000000000000058 .LVL4
     /tmp/ccoGxXXH.s:89     .text.usart_deinit:0000000000000074 .LVL7
     /tmp/ccoGxXXH.s:111    .text.usart_deinit:0000000000000090 .LVL10
     /tmp/ccoGxXXH.s:144    .text.usart_deinit:00000000000000b2 .LVL13
     /tmp/ccoGxXXH.s:1309   .debug_info:0000000000000000 .Ldebug_info0

UNDEFINED SYMBOLS
rcu_periph_reset_enable
rcu_periph_reset_disable
rcu_clock_freq_get
