<root><simulation><result_generated_time />2023-05-12 16:23:05<layer><layer_spec />{'B': 1, 'K': 512, 'C': 128, 'OY': 28, 'OX': 28, 'IY': 28, 'IX': 28, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />51380224<total_data_size_element />{'W': 65536, 'I': 100352, 'O': 401408}<total_data_reuse />{'W': 784, 'I': 512.0, 'O': 128}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />45/59</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [64, 1, 1], 'I': [64, 1, 1], 'O': [256, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OX', 4), ('OY', 4)]], [[('C', 2), ('K', 16)], [('C', 2)]], [], []]<I />[[[('K', 16)], []], [[('C', 2)], [('OX', 4), ('OY', 4), ('C', 2)]], [], []]<O />[[[('C', 2)], [('C', 2)]], [[('K', 16)], [('OX', 4), ('OY', 4)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 4)], [('C', 2), ('C', 16), ('K', 2), ('K', 4), ('OX', 7), ('OY', 7)], []]<I />[[('K', 4), ('C', 2), ('C', 16), ('K', 2), ('K', 4)], [('OX', 7), ('OY', 7)], []]<O />[[('K', 4), ('C', 2), ('C', 16)], [('K', 2), ('K', 4), ('OX', 7), ('OY', 7)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [16.0, 1, 49, 1], 'I': [16.0, 32.0, 1.0, 1.0], 'O': [4.0, 32, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [32, 524288, 524288], 'I': [256, 802816, 802816], 'O': [32, 3211264, 3211264], 'O_partial': [32, 0, 0], 'O_final': [0, 3211264, 3211264]}<actual_mem_utilization_individual />{'W': [0.06, 0.02, 0.0], 'I': [0.5, 0.02, 0.0], 'O': [0.06, 0.1, 0.0]}<actual_mem_utilization_shared />{'W': [0.06, 0.14, 0.0], 'I': [0.5, 0.14, 0.0], 'O': [0.06, 0.14, 0.0]}<effective_mem_size_bit />{'W': [8, 524288, 524288], 'I': [256, 802816, 802816], 'O': [32, 1605632, 3211264], 'O_partial': [32, 0, 0], 'O_final': [0, 1605632, 3211264]}<total_unit_count />{'W': [1024, 64, 1, 1], 'I': [1024, 64, 1, 1], 'O': [1024, 256, 1, 1]}<unique_unit_count />{'W': [64, 64, 1, 1], 'I': [64, 64, 1, 1], 'O': [256, 256, 1, 1]}<duplicate_unit_count />{'W': [16.0, 1.0, 1.0, 1.0], 'I': [16.0, 1.0, 1.0, 1.0], 'O': [4.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[3211264, 3211264], [3211264, 65536], [65536, 0]]<I />[[802816, 100352], [100352, 100352], [100352, 0]]<O />[[(12443648, 12845056), (401408, 0)], [(0, 401408), (401408, 0)], [(0, 401408), (0, 0)]]<O_partial />[[(12443648, 12845056), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (401408, 0)], [(0, 401408), (401408, 0)], [(0, 401408), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[401408, 401408], [50176, 1024], [256, 0]]<I />[[100352, 12544], [1568, 1568], [392, 0]]<O />[[(1555456, 1605632), (50176, 0)], [(0, 6272), (6272, 0)], [(0, 1568), (0, 0)]]<O_partial />[([1555456, 1605632], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [50176, 0]), ([0, 6272], [6272, 0]), ([0, 1568], [0, 0])]</mem_access_count_word><mac_count><active />51380224<idle />0</mac_count></basic_info><energy><total_energy />112328496.8<mem_energy_breakdown><W />[281.2, 5377.6, 341.0]<I />[38.3, 310.8, 522.1]<O />[1124.9, 1243.0, 2088.3]</mem_energy_breakdown><MAC_energy><active_MAC />112317169.7<idle_MAC />0.0<total />112317169.7</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.924<utilization_without_data_loading />0.9704<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.924<mac_utilize_temporal_without_data_loading />0.9704</mac_array_utilization><latency><latency_cycle_with_data_loading />54304<latency_cycle_without_data_loading />51708<ideal_computing_cycle />50176<data_loading><load_cycle_total />2596<load_cycle_individual />{'W': [4, 1024, 0], 'I': [32, 1568, 0]}<load_cycle_combined />{'W': 1024, 'I': 1568}</data_loading><mem_stalling><mem_stall_cycle_total />1532<mem_stall_cycle_individual />{'W': [[-50175], [-50172, 0], [-50176, -50176]], 'I': [[-50175], [-48960, -47616], [-50176, -50176]], 'O': [[-50176], [-50176, -43904], [-43904, -48608]]}<mem_stall_cycle_shared />{'W': [[-50175], [-50172, 1532], [0, 0]], 'I': [[-50175], [-48960, 1532], [0, 0]], 'O': [[-50176], [-50176, -43904], [-43904, -48608]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [32, 524288, 524288], 'I': [256, 802816, 802816], 'O': [32, 3211264, 3211264], 'O_partial': [32, 0, 0], 'O_final': [0, 3211264, 3211264]}<data_size_each_level_total />{'W': [2048, 524288, 524288], 'I': [16384, 802816, 802816], 'O': [8192, 3211264, 3211264]}<loop_cycles_each_level />{'W': [4, 50176, 50176], 'I': [1024, 50176, 50176], 'O': [128, 50176, 50176]}<top_ir_loop_size />{'W': [1, 49, 1], 'I': [8, 1, 1], 'O': [32, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [512.0, 10.4], [10.4, 10.4]], 'I': [[8.0, 0.2], [16.0, 16.0], [16.0, 16.0]], 'O': [[8.0, 0.2], [64.0, 64.0], [64.0, 64.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [512.0, 512.0], [512.0, 10.4]], 'I': [[8.0, 2.0], [128.0, 16.0], [16.0, 16.0]], 'O': [[8.0, 8.0], [2048.0, 64.0], [64.0, 64.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [512.0, 10.4], [10.4, 0]], 'I': [[8.0, 0.2], [16.0, 16.0], [16.0, 0]], 'O': [[8.0, 0.2], [64.0, 64.0], [64.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [592.0, 90.4], [26.4, 64.0]], 'I': [[8.0, 0.2], [592.0, 90.4], [26.4, 64.0]], 'O': [[8.0, 0.2], [592.0, 90.4], [26.4, 64.0]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 50176], [4, 4, 12544], [50176, 50176, 1]], 'I': [[1, 1, 50176], [1024, 1024, 49], [50176, 50176, 1]], 'O': [[1, 1, 50176], [128, 128, 392], [50176, 50176, 1]]}<trans_time_real />{'W': [[0, 1, 50176], [[0, 4, 12544], [4, 4, 12544]], [[1024, 50176, 1], [256, 50176, 1]]], 'I': [[0, 1, 50176], [[4, 1024, 49], [32, 1024, 49]], [[1568, 50176, 1], [392, 50176, 1]]], 'O': [[0, 1, 50176], [[0, 128, 392], [16, 128, 392]], [[6272, 50176, 1], [1568, 50176, 1]]]}<single_stall_cycle />{'W': [[-1], [-4, 0], [-49152, -49920]], 'I': [[-1], [-1020, -992], [-48608, -49784]], 'O': [[-1], [-128, -112], [-43904, -48608]]}<single_stall_count />{'W': [50175, 12543, 0], 'I': [50175, 48, 0], 'O': [50176, 392, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [50172, 0], 'I': [1536, 0], 'O': [6272, 6272]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [6272, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[1532, -50176], [-43904, -43904]], 1: [[-50176, -50176], [-43904, -50176]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.6<mem_area />120.6<mem_area_percentage />100.0 %</area></results><elapsed_time_second />1</simulation></root>