#Build: Synplify Pro (R) Q-2020.03L-SP1, Build 182R, Oct 29 2020
#install: C:\lscc\diamond\3.12\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-GVTSPVCV

# Fri Feb 11 18:06:35 2022

#Implementation: xo3l_verilog


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: LAPTOP-GVTSPVCV

Implementation : xo3l_verilog
Synopsys HDL Compiler, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: LAPTOP-GVTSPVCV

Implementation : xo3l_verilog
Synopsys Verilog Compiler, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @

@N|Running in 64-bit mode
@I::"C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v" (library work)
@I::"C:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v" (library work)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\compiler_directives.v" (library work)
@I::"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\colorbar_gen.v" (library work)
@I::"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\top.v" (library work)
@I:"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\top.v":"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\../../source/verilog\compiler_directives.v" (library work)
@W: CG1249 :"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\top.v":253:11:253:15|Redeclaration of implicit signal w_LP0
@I::"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\xo3l\oddrx4.v" (library work)
@W: CG1337 :"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\xo3l\oddrx4.v":99:11:99:14|Net clk0 is not declared.
@W: CG1337 :"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\xo3l\oddrx4.v":100:11:100:14|Net clk2 is not declared.
@W: CG1337 :"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\xo3l\oddrx4.v":101:11:101:14|Net clk4 is not declared.
@W: CG1337 :"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\xo3l\oddrx4.v":102:11:102:14|Net clk6 is not declared.
@I::"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\xo3l\ipexpress\pll_pix2byte_RGB888_2lane.v" (library work)
@I::"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\lp_hs_dly_ctrl.v" (library work)
@I::"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\io_controller_tx.v" (library work)
@I::"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\dphy_tx_inst.v" (library work)
@W: CG1337 :"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\dphy_tx_inst.v":126:18:126:24|Net bit_clk is not declared.
@W: CG1337 :"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\dphy_tx_inst.v":127:15:127:24|Net bit_clk_90 is not declared.
@I::"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\dcs_rom.v" (library work)
@I::"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\dcs_encoder.v" (library work)
@W: CG1337 :"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\dcs_encoder.v":68:12:68:21|Net start_data is not declared.
@W: CG1337 :"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\dcs_encoder.v":69:12:69:23|Net start_escape is not declared.
@W: CG1337 :"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\dcs_encoder.v":70:12:70:20|Net stop_data is not declared.
@I::"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\byte_packetizer.v" (library work)
@I::"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\crc16_2lane_bb.v" (library work)
@I::"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\parallel2byte_bb.v" (library work)
@I::"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\packetheader_bb.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\parallel2byte_bb.v":49:7:49:19|Synthesizing module parallel2byte in library work.

	word_width=32'b00000000000000000000000000011000
	lane_width=32'b00000000000000000000000000000010
	dt=6'b111110
   Generated name = parallel2byte_24s_2s_62
@W: CG146 :"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\parallel2byte_bb.v":49:7:49:19|Creating black box for empty module parallel2byte_24s_2s_62

@N: CG364 :"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\packetheader_bb.v":49:7:49:18|Synthesizing module packetheader in library work.

	lane_width=32'b00000000000000000000000000000010
   Generated name = packetheader_2s
@W: CG146 :"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\packetheader_bb.v":49:7:49:18|Creating black box for empty module packetheader_2s

@N: CG364 :"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\byte_packetizer.v":49:7:49:21|Synthesizing module BYTE_PACKETIZER in library work.

	word_width=32'b00000000000000000000000000011000
	lane_width=32'b00000000000000000000000000000010
	dt=6'b111110
	crc16=32'b00000000000000000000000000000001
	version=32'b00000000000000000000000000000001
   Generated name = BYTE_PACKETIZER_24s_2s_62_1s_1s
@N: CG179 :"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\byte_packetizer.v":117:53:117:56|Removing redundant assignment.
@N: CG179 :"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\byte_packetizer.v":118:53:118:56|Removing redundant assignment.
@N: CG364 :"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\crc16_2lane_bb.v":49:7:49:17|Synthesizing module crc16_2lane in library work.
@W: CG146 :"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\crc16_2lane_bb.v":49:7:49:17|Creating black box for empty module crc16_2lane

@W: CS263 :"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\byte_packetizer.v":158:27:158:35|Port-width mismatch for port data. The port definition is 16 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
Running optimization stage 1 on BYTE_PACKETIZER_24s_2s_62_1s_1s .......
@N: CG364 :"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\lp_hs_dly_ctrl.v":48:7:48:23|Synthesizing module LP_HS_DELAY_CNTRL in library work.
@N: CG179 :"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\lp_hs_dly_ctrl.v":153:78:153:86|Removing redundant assignment.
@N: CG179 :"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\lp_hs_dly_ctrl.v":156:78:156:88|Removing redundant assignment.
@N: CG179 :"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\lp_hs_dly_ctrl.v":159:78:159:87|Removing redundant assignment.
@N: CG179 :"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\lp_hs_dly_ctrl.v":163:78:163:83|Removing redundant assignment.
@N: CG179 :"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\lp_hs_dly_ctrl.v":167:78:167:84|Removing redundant assignment.
Running optimization stage 1 on LP_HS_DELAY_CNTRL .......
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v":1051:7:1051:14|Synthesizing module ROM16X1A in library work.
Running optimization stage 1 on ROM16X1A .......
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v":176:7:176:13|Synthesizing module FD1P3BX in library work.
Running optimization stage 1 on FD1P3BX .......
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v":187:7:187:13|Synthesizing module FD1P3DX in library work.
Running optimization stage 1 on FD1P3DX .......
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v":1120:7:1120:9|Synthesizing module VHI in library work.
Running optimization stage 1 on VHI .......
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v":1608:7:1608:13|Synthesizing module ODDRX4B in library work.
Running optimization stage 1 on ODDRX4B .......
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v":1525:7:1525:15|Synthesizing module ECLKSYNCA in library work.
Running optimization stage 1 on ECLKSYNCA .......
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v":1124:7:1124:9|Synthesizing module VLO in library work.
Running optimization stage 1 on VLO .......
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v":1512:7:1512:13|Synthesizing module CLKDIVC in library work.
Running optimization stage 1 on CLKDIVC .......
@N: CG364 :"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\xo3l\oddrx4.v":8:7:8:12|Synthesizing module oDDRx4 in library work.
Running optimization stage 1 on oDDRx4 .......
@N: CG364 :"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\io_controller_tx.v":49:7:49:22|Synthesizing module IO_Controller_TX in library work.
Running optimization stage 1 on IO_Controller_TX .......
@N: CG364 :"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\dphy_tx_inst.v":51:7:51:18|Synthesizing module DPHY_TX_INST in library work.
@W: CS263 :"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\dphy_tx_inst.v":131:162:131:196|Port-width mismatch for port dataout. The port definition is 32 bits, but the actual port connection bit width is 18. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\dphy_tx_inst.v":163:20:163:26|Port-width mismatch for port lp2_out. The port definition is 2 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\dphy_tx_inst.v":164:20:164:26|Port-width mismatch for port lp3_out. The port definition is 2 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\dphy_tx_inst.v":168:19:168:24|Port-width mismatch for port lp2_in. The port definition is 2 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\dphy_tx_inst.v":169:19:169:24|Port-width mismatch for port lp3_in. The port definition is 2 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.
Running optimization stage 1 on DPHY_TX_INST .......
@N: CG364 :"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\dcs_rom.v":48:7:48:13|Synthesizing module DCS_ROM in library work.
Running optimization stage 1 on DCS_ROM .......
@N: CG364 :"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\dcs_encoder.v":48:7:48:17|Synthesizing module DCS_Encoder in library work.
@N: CG179 :"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\dcs_encoder.v":107:53:107:63|Removing redundant assignment.
@N: CG179 :"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\dcs_encoder.v":115:41:115:46|Removing redundant assignment.
@W: CG1340 :"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\dcs_encoder.v":113:53:113:64|Index into variable q_oneh_data could be out of range ; a simulation mismatch is possible.
@W: CG1340 :"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\dcs_encoder.v":116:53:116:64|Index into variable q_oneh_data could be out of range ; a simulation mismatch is possible.
Running optimization stage 1 on DCS_Encoder .......
@W: CL190 :"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\dcs_encoder.v":89:5:89:10|Optimizing register bit q_oneh_data[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\dcs_encoder.v":89:5:89:10|Optimizing register bit q_oneh_data[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\dcs_encoder.v":89:5:89:10|Optimizing register bit q_oneh_data[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\dcs_encoder.v":89:5:89:10|Optimizing register bit q_oneh_data[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\dcs_encoder.v":89:5:89:10|Pruning register bits 5 to 4 of q_oneh_data[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\dcs_encoder.v":89:5:89:10|Pruning register bits 1 to 0 of q_oneh_data[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\top.v":51:7:51:9|Synthesizing module top in library work.
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v":1696:7:1696:13|Synthesizing module EHXPLLJ in library work.
Running optimization stage 1 on EHXPLLJ .......
@N: CG364 :"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\xo3l\ipexpress\pll_pix2byte_RGB888_2lane.v":8:7:8:31|Synthesizing module pll_pix2byte_RGB888_2lane in library work.
Running optimization stage 1 on pll_pix2byte_RGB888_2lane .......
@N: CG364 :"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\colorbar_gen.v":52:7:52:18|Synthesizing module colorbar_gen in library work.

	h_active=32'b00000000000000000000000111100000
	h_total=32'b00000000000000000000001001101100
	v_active=32'b00000000000000000000001100100000
	v_total=32'b00000000000000000000001100111110
	H_FRONT_PORCH=32'b00000000000000000000000000101000
	H_SYNCH=32'b00000000000000000000000000101100
	H_BACK_PORCH=32'b00000000000000000000000010010100
	V_FRONT_PORCH=32'b00000000000000000000000000000101
	V_SYNCH=32'b00000000000000000000000000000101
	mode=32'b00000000000000000000000000000001
   Generated name = colorbar_gen_480_620_800_830_40_44_148_5_5_1s
Running optimization stage 1 on colorbar_gen_480_620_800_830_40_44_148_5_5_1s .......
@W: CS263 :"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\top.v":146:28:146:29|Port-width mismatch for port VC. The port definition is 2 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\top.v":156:28:156:31|Port-width mismatch for port EoTp. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
Running optimization stage 1 on top .......
Running optimization stage 2 on colorbar_gen_480_620_800_830_40_44_148_5_5_1s .......
@W: CL190 :"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\colorbar_gen.v":78:4:78:9|Optimizing register bit pixcnt[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\colorbar_gen.v":78:4:78:9|Optimizing register bit pixcnt[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\colorbar_gen.v":78:4:78:9|Optimizing register bit linecnt[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\colorbar_gen.v":78:4:78:9|Optimizing register bit linecnt[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\colorbar_gen.v":78:4:78:9|Pruning register bits 11 to 10 of linecnt[11:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\colorbar_gen.v":78:4:78:9|Pruning register bits 11 to 10 of pixcnt[11:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Running optimization stage 2 on pll_pix2byte_RGB888_2lane .......
Running optimization stage 2 on EHXPLLJ .......
Running optimization stage 2 on top .......
@N: CL159 :"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\top.v":100:28:100:32|Input VSYNC is unused.
@N: CL159 :"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\top.v":101:28:101:32|Input HSYNC is unused.
@N: CL159 :"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\top.v":102:28:102:29|Input DE is unused.
@N: CL159 :"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\top.v":103:28:103:34|Input PIXDATA is unused.
Running optimization stage 2 on DCS_Encoder .......
@W: CL190 :"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\dcs_encoder.v":89:5:89:10|Optimizing register bit bitcntr[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\dcs_encoder.v":89:5:89:10|Pruning register bit 5 of bitcntr[5:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\dcs_encoder.v":89:5:89:10|Pruning register bits 29 to 28 of q_oneh_data[31:6]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\dcs_encoder.v":89:5:89:10|Pruning register bits 25 to 24 of q_oneh_data[31:6]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\dcs_encoder.v":89:5:89:10|Pruning register bits 21 to 20 of q_oneh_data[31:6]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\dcs_encoder.v":89:5:89:10|Pruning register bits 17 to 16 of q_oneh_data[31:6]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\dcs_encoder.v":89:5:89:10|Pruning register bits 13 to 12 of q_oneh_data[31:6]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\dcs_encoder.v":89:5:89:10|Pruning register bit 9 of q_oneh_data[31:6]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Running optimization stage 2 on DCS_ROM .......
@W: CL190 :"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\dcs_rom.v":67:3:67:8|Optimizing register bit wait_cnt[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\dcs_rom.v":67:3:67:8|Pruning register bit 15 of wait_cnt[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\dcs_rom.v":67:3:67:8|Optimizing register bit wait_cnt[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\dcs_rom.v":67:3:67:8|Pruning register bit 14 of wait_cnt[14:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\dcs_rom.v":67:3:67:8|Optimizing register bit wait_cnt[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\dcs_rom.v":67:3:67:8|Pruning register bit 13 of wait_cnt[13:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\dcs_rom.v":67:3:67:8|Optimizing register bit wait_cnt[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\dcs_rom.v":67:3:67:8|Pruning register bit 12 of wait_cnt[12:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Running optimization stage 2 on DPHY_TX_INST .......
@W: CL156 :"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\dphy_tx_inst.v":131:162:131:196|*Input un1_byte_D0[31:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\dphy_tx_inst.v":158:20:158:26|*Input lp2_dir to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\dphy_tx_inst.v":159:20:159:26|*Input lp3_dir to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\dphy_tx_inst.v":163:20:163:26|*Input un1_lp2_out[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\dphy_tx_inst.v":164:20:164:26|*Input un1_lp3_out[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
Running optimization stage 2 on IO_Controller_TX .......
@N: CL159 :"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\io_controller_tx.v":50:11:50:17|Input reset_n is unused.
Running optimization stage 2 on oDDRx4 .......
Running optimization stage 2 on CLKDIVC .......
Running optimization stage 2 on VLO .......
Running optimization stage 2 on ECLKSYNCA .......
Running optimization stage 2 on ODDRX4B .......
Running optimization stage 2 on VHI .......
Running optimization stage 2 on FD1P3DX .......
Running optimization stage 2 on FD1P3BX .......
Running optimization stage 2 on ROM16X1A .......
Running optimization stage 2 on LP_HS_DELAY_CNTRL .......
@N: CL135 :"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\lp_hs_dly_ctrl.v":108:16:108:21|Found sequential shift data_dly[54].hold_data with address depth of 54 words and data bit width of 32.
@W: CL190 :"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\lp_hs_dly_ctrl.v":119:4:119:9|Optimizing register bit hs_extended[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\lp_hs_dly_ctrl.v":119:4:119:9|Optimizing register bit hs_extended[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\lp_hs_dly_ctrl.v":119:4:119:9|Optimizing register bit hs_extended[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\lp_hs_dly_ctrl.v":119:4:119:9|Optimizing register bit hs_extended[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\lp_hs_dly_ctrl.v":119:4:119:9|Optimizing register bit hs_extended[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\lp_hs_dly_ctrl.v":119:4:119:9|Optimizing register bit hs_extended[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\lp_hs_dly_ctrl.v":119:4:119:9|Optimizing register bit hs_extended[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\lp_hs_dly_ctrl.v":119:4:119:9|Optimizing register bit hs_extended[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\lp_hs_dly_ctrl.v":119:4:119:9|Optimizing register bit hs_extended[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\lp_hs_dly_ctrl.v":119:4:119:9|Optimizing register bit hs_extended[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\source\verilog\lp_hs_dly_ctrl.v":119:4:119:9|Pruning register bits 15 to 6 of hs_extended[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Running optimization stage 2 on BYTE_PACKETIZER_24s_2s_62_1s_1s .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\project\xo3l\verilog\xo3l_verilog\synwork\layer0.rt.csv


At c_ver Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 97MB peak: 97MB)

Process took 0h:00m:05s realtime, 0h:00m:05s cputime

Process completed successfully.
# Fri Feb 11 18:06:40 2022

###########################################################]
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: LAPTOP-GVTSPVCV

Implementation : xo3l_verilog
Synopsys Synopsys Netlist Linker, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 91MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 11 18:06:41 2022

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\project\xo3l\verilog\xo3l_verilog\synwork\xo3l_verilog_xo3l_verilog_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 23MB peak: 23MB)

Process took 0h:00m:05s realtime, 0h:00m:05s cputime

Process completed successfully.
# Fri Feb 11 18:06:41 2022

###########################################################]
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: LAPTOP-GVTSPVCV

Implementation : xo3l_verilog
Synopsys Synopsys Netlist Linker, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 11 18:06:42 2022

###########################################################]
Premap Report

# Fri Feb 11 18:06:42 2022


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: LAPTOP-GVTSPVCV

Implementation : xo3l_verilog
Synopsys Lattice Technology Pre-mapping, Version map202003lat, Build 172R, Built Nov  2 2020 09:31:45, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\project\xo3l\verilog\xo3l_verilog\xo3l_verilog_xo3l_verilog_scck.rpt 
See clock summary report "C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\project\xo3l\verilog\xo3l_verilog\xo3l_verilog_xo3l_verilog_scck.rpt"
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 127MB peak: 128MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 127MB peak: 128MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 140MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)

@N: BN362 :"c:\users\migue\downloads\dsitxreferencedesign(2)\rd1184\source\verilog\lp_hs_dly_ctrl.v":142:4:142:9|Removing sequential instance hs_clk_en (in view: work.LP_HS_DELAY_CNTRL(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\migue\downloads\dsitxreferencedesign(2)\rd1184\source\verilog\lp_hs_dly_ctrl.v":142:4:142:9|Removing sequential instance hs_data_en (in view: work.LP_HS_DELAY_CNTRL(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\migue\downloads\dsitxreferencedesign(2)\rd1184\source\verilog\colorbar_gen.v":78:4:78:9|Removing sequential instance fv (in view: work.colorbar_gen_480_620_800_830_40_44_148_5_5_1s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.

Starting clock optimization phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 172MB peak: 172MB)


Finished clock optimization phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 172MB peak: 172MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 172MB peak: 172MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 172MB peak: 172MB)

@N: FX1184 |Applying syn_allowed_resources blockrams=92 on top level netlist top 

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 172MB peak: 173MB)



Clock Summary
******************

          Start                                               Requested     Requested     Clock        Clock                   Clock
Level     Clock                                               Frequency     Period        Type         Group                   Load 
------------------------------------------------------------------------------------------------------------------------------------
0 -       System                                              200.0 MHz     5.000         system       system_clkgroup         0    
                                                                                                                                    
0 -       pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     200.0 MHz     5.000         inferred     Inferred_clkgroup_2     177  
                                                                                                                                    
0 -       top|PIXCLK                                          200.0 MHz     5.000         inferred     Inferred_clkgroup_1     35   
                                                                                                                                    
0 -       oDDRx4|sclk_inferred_clock                          200.0 MHz     5.000         inferred     Inferred_clkgroup_0     4    
====================================================================================================================================



Clock Load Summary
***********************

                                                    Clock     Source                                                             Clock Pin                           Non-clock Pin     Non-clock Pin
Clock                                               Load      Pin                                                                Seq Example                         Seq Example       Comb Example 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                              0         -                                                                  -                                   -                 -            
                                                                                                                                                                                                    
pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     177       genblk2\.u_pll_pix2byte_RGB888_2lane.PLLInst_0.CLKOS2(EHXPLLJ)     u_DCS_Encoder.q_enable.C            -                 -            
                                                                                                                                                                                                    
top|PIXCLK                                          35        PIXCLK(port)                                                       genblk4\.u_colorbar_gen.hsync.C     -                 -            
                                                                                                                                                                                                    
oDDRx4|sclk_inferred_clock                          4         u_DPHY_TX_INST.u_oDDRx4.Inst3_CLKDIVC.CDIVX(CLKDIVC)               u_DPHY_TX_INST.u_oDDRx4.FF_0.CK     -                 -            
====================================================================================================================================================================================================

@W: MT529 :"c:\users\migue\downloads\dsitxreferencedesign(2)\rd1184\source\verilog\xo3l\oddrx4.v":81:12:81:15|Found inferred clock oDDRx4|sclk_inferred_clock which controls 4 sequential elements including u_DPHY_TX_INST.u_oDDRx4.FF_3. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\migue\downloads\dsitxreferencedesign(2)\rd1184\source\verilog\colorbar_gen.v":78:4:78:9|Found inferred clock top|PIXCLK which controls 35 sequential elements including genblk4\.u_colorbar_gen.linecnt[9:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\migue\downloads\dsitxreferencedesign(2)\rd1184\source\verilog\byte_packetizer.v":109:5:109:10|Found inferred clock pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock which controls 177 sequential elements including u_BYTE_PACKETIZER.q_WC[15:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

3 non-gated/non-generated clock tree(s) driving 201 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

========================================================= Non-Gated/Non-Generated Clocks =========================================================
Clock Tree ID     Driving Element                                           Drive Element Type     Fanout     Sample Instance                     
--------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_0       u_DPHY_TX_INST.u_oDDRx4.Inst3_CLKDIVC.CDIVX               CLKDIVC                4          u_DPHY_TX_INST.u_oDDRx4.FF_3        
@KP:ckid0_1       PIXCLK                                                    port                   35         genblk4\.u_colorbar_gen.linecnt[9:0]
@KP:ckid0_2       genblk2\.u_pll_pix2byte_RGB888_2lane.PLLInst_0.CLKOS2     EHXPLLJ                162        u_DCS_Encoder.LP[1:0]               
==================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 173MB peak: 173MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 173MB peak: 173MB)


Finished constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 173MB peak: 173MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 93MB peak: 175MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Fri Feb 11 18:06:45 2022

###########################################################]
Map & Optimize Report

# Fri Feb 11 18:06:45 2022


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: LAPTOP-GVTSPVCV

Implementation : xo3l_verilog
Synopsys Lattice Technology Mapper, Version map202003lat, Build 172R, Built Nov  2 2020 09:31:45, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 128MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 128MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 168MB peak: 168MB)

@W: BN114 :"c:\users\migue\downloads\dsitxreferencedesign(2)\rd1184\source\verilog\xo3l\oddrx4.v":112:12:112:25|Removing instance u_oDDRx4.Inst5_ODDRX4B2 (in view: work.DPHY_TX_INST(verilog)) of black box view:work.ODDRX4B(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\migue\downloads\dsitxreferencedesign(2)\rd1184\source\verilog\xo3l\oddrx4.v":108:12:108:25|Removing instance u_oDDRx4.Inst5_ODDRX4B3 (in view: work.DPHY_TX_INST(verilog)) of black box view:work.ODDRX4B(verilog) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 173MB peak: 173MB)

@W: BN132 :"c:\users\migue\downloads\dsitxreferencedesign(2)\rd1184\source\verilog\byte_packetizer.v":109:5:109:10|Removing instance u_BYTE_PACKETIZER.q_WC[8] because it is equivalent to instance u_BYTE_PACKETIZER.q_WC[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\migue\downloads\dsitxreferencedesign(2)\rd1184\source\verilog\byte_packetizer.v":109:5:109:10|Removing instance u_BYTE_PACKETIZER.q_WC[7] because it is equivalent to instance u_BYTE_PACKETIZER.q_WC[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\migue\downloads\dsitxreferencedesign(2)\rd1184\source\verilog\byte_packetizer.v":109:5:109:10|Removing instance u_BYTE_PACKETIZER.q_WC[5] because it is equivalent to instance u_BYTE_PACKETIZER.q_WC[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\migue\downloads\dsitxreferencedesign(2)\rd1184\source\verilog\byte_packetizer.v":109:5:109:10|Removing instance u_BYTE_PACKETIZER.q_WC[15] because it is equivalent to instance u_BYTE_PACKETIZER.q_WC[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\migue\downloads\dsitxreferencedesign(2)\rd1184\source\verilog\byte_packetizer.v":109:5:109:10|Removing instance u_BYTE_PACKETIZER.q_WC[14] because it is equivalent to instance u_BYTE_PACKETIZER.q_WC[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\migue\downloads\dsitxreferencedesign(2)\rd1184\source\verilog\byte_packetizer.v":109:5:109:10|Removing instance u_BYTE_PACKETIZER.q_WC[13] because it is equivalent to instance u_BYTE_PACKETIZER.q_WC[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\migue\downloads\dsitxreferencedesign(2)\rd1184\source\verilog\byte_packetizer.v":109:5:109:10|Removing instance u_BYTE_PACKETIZER.q_WC[12] because it is equivalent to instance u_BYTE_PACKETIZER.q_WC[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\migue\downloads\dsitxreferencedesign(2)\rd1184\source\verilog\byte_packetizer.v":109:5:109:10|Removing instance u_BYTE_PACKETIZER.q_WC[9] because it is equivalent to instance u_BYTE_PACKETIZER.q_WC[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\migue\downloads\dsitxreferencedesign(2)\rd1184\source\verilog\byte_packetizer.v":109:5:109:10|Removing instance u_BYTE_PACKETIZER.q_WC[6] because it is equivalent to instance u_BYTE_PACKETIZER.q_WC[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\migue\downloads\dsitxreferencedesign(2)\rd1184\source\verilog\byte_packetizer.v":109:5:109:10|Removing instance u_BYTE_PACKETIZER.q_WC[4] because it is equivalent to instance u_BYTE_PACKETIZER.q_WC[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\migue\downloads\dsitxreferencedesign(2)\rd1184\source\verilog\byte_packetizer.v":109:5:109:10|Removing instance u_BYTE_PACKETIZER.q_WC[3] because it is equivalent to instance u_BYTE_PACKETIZER.q_WC[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\migue\downloads\dsitxreferencedesign(2)\rd1184\source\verilog\byte_packetizer.v":109:5:109:10|Removing instance u_BYTE_PACKETIZER.q_WC[2] because it is equivalent to instance u_BYTE_PACKETIZER.q_WC[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\migue\downloads\dsitxreferencedesign(2)\rd1184\source\verilog\byte_packetizer.v":109:5:109:10|Removing instance u_BYTE_PACKETIZER.q_WC[1] because it is equivalent to instance u_BYTE_PACKETIZER.q_WC[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\migue\downloads\dsitxreferencedesign(2)\rd1184\source\verilog\byte_packetizer.v":109:5:109:10|Removing instance u_BYTE_PACKETIZER.q_WC[11] because it is equivalent to instance u_BYTE_PACKETIZER.q_WC[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\users\migue\downloads\dsitxreferencedesign(2)\rd1184\source\verilog\byte_packetizer.v":109:5:109:10|Removing sequential instance u_BYTE_PACKETIZER.q_WC[0] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\migue\downloads\dsitxreferencedesign(2)\rd1184\source\verilog\byte_packetizer.v":109:5:109:10|Boundary register u_BYTE_PACKETIZER.q_WC[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\migue\downloads\dsitxreferencedesign(2)\rd1184\source\verilog\lp_hs_dly_ctrl.v":113:4:113:9|Removing sequential instance hold_data\[0\][31] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\migue\downloads\dsitxreferencedesign(2)\rd1184\source\verilog\lp_hs_dly_ctrl.v":113:4:113:9|Removing sequential instance hold_data\[0\][30] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\migue\downloads\dsitxreferencedesign(2)\rd1184\source\verilog\lp_hs_dly_ctrl.v":113:4:113:9|Removing sequential instance hold_data\[0\][29] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\migue\downloads\dsitxreferencedesign(2)\rd1184\source\verilog\lp_hs_dly_ctrl.v":113:4:113:9|Removing sequential instance hold_data\[0\][28] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\migue\downloads\dsitxreferencedesign(2)\rd1184\source\verilog\lp_hs_dly_ctrl.v":113:4:113:9|Removing sequential instance hold_data\[0\][27] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\migue\downloads\dsitxreferencedesign(2)\rd1184\source\verilog\lp_hs_dly_ctrl.v":113:4:113:9|Removing sequential instance hold_data\[0\][26] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\migue\downloads\dsitxreferencedesign(2)\rd1184\source\verilog\lp_hs_dly_ctrl.v":113:4:113:9|Removing sequential instance hold_data\[0\][25] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\migue\downloads\dsitxreferencedesign(2)\rd1184\source\verilog\lp_hs_dly_ctrl.v":113:4:113:9|Removing sequential instance hold_data\[0\][24] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\migue\downloads\dsitxreferencedesign(2)\rd1184\source\verilog\lp_hs_dly_ctrl.v":113:4:113:9|Removing sequential instance hold_data\[0\][23] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\migue\downloads\dsitxreferencedesign(2)\rd1184\source\verilog\lp_hs_dly_ctrl.v":113:4:113:9|Removing sequential instance hold_data\[0\][22] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\migue\downloads\dsitxreferencedesign(2)\rd1184\source\verilog\lp_hs_dly_ctrl.v":113:4:113:9|Removing sequential instance hold_data\[0\][21] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\migue\downloads\dsitxreferencedesign(2)\rd1184\source\verilog\lp_hs_dly_ctrl.v":113:4:113:9|Removing sequential instance hold_data\[0\][20] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\migue\downloads\dsitxreferencedesign(2)\rd1184\source\verilog\lp_hs_dly_ctrl.v":113:4:113:9|Removing sequential instance hold_data\[0\][19] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\migue\downloads\dsitxreferencedesign(2)\rd1184\source\verilog\lp_hs_dly_ctrl.v":113:4:113:9|Removing sequential instance hold_data\[0\][18] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\migue\downloads\dsitxreferencedesign(2)\rd1184\source\verilog\lp_hs_dly_ctrl.v":113:4:113:9|Removing sequential instance hold_data\[0\][17] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\migue\downloads\dsitxreferencedesign(2)\rd1184\source\verilog\lp_hs_dly_ctrl.v":113:4:113:9|Removing sequential instance hold_data\[0\][16] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N: MO231 :"c:\users\migue\downloads\dsitxreferencedesign(2)\rd1184\source\verilog\lp_hs_dly_ctrl.v":108:16:108:21|Found counter in view:work.LP_HS_DELAY_CNTRL(verilog) instance data_dly\[54\]\.hold_data_CF5[5:0] 
@N: MO231 :"c:\users\migue\downloads\dsitxreferencedesign(2)\rd1184\source\verilog\lp_hs_dly_ctrl.v":119:4:119:9|Found counter in view:work.LP_HS_DELAY_CNTRL(verilog) instance hs_en_low_cnt[15:0] 
@N: MO231 :"c:\users\migue\downloads\dsitxreferencedesign(2)\rd1184\source\verilog\lp_hs_dly_ctrl.v":119:4:119:9|Found counter in view:work.LP_HS_DELAY_CNTRL(verilog) instance hs_en_high_cnt[15:0] 
@N: MO231 :"c:\users\migue\downloads\dsitxreferencedesign(2)\rd1184\source\verilog\lp_hs_dly_ctrl.v":119:4:119:9|Found counter in view:work.LP_HS_DELAY_CNTRL(verilog) instance hs_extended[5:0] 
@N: MO231 :"c:\users\migue\downloads\dsitxreferencedesign(2)\rd1184\source\verilog\dcs_rom.v":67:3:67:8|Found counter in view:work.DCS_ROM(verilog) instance wait_cnt[11:0] 
@N: MO231 :"c:\users\migue\downloads\dsitxreferencedesign(2)\rd1184\source\verilog\colorbar_gen.v":104:1:104:6|Found counter in view:work.colorbar_gen_480_620_800_830_40_44_148_5_5_1s(verilog) instance color_cntr[11:0] 

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 174MB peak: 174MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 175MB peak: 175MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 176MB peak: 176MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 177MB peak: 177MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 177MB peak: 177MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 177MB peak: 177MB)

@N: FO126 :"c:\users\migue\downloads\dsitxreferencedesign(2)\rd1184\source\verilog\lp_hs_dly_ctrl.v":108:16:108:21|Generating RAM u_LP_HS_DELAY_CNTRL.data_dly\[54\]\.hold_data_CR31[15:0]
@N: FX214 :"c:\users\migue\downloads\dsitxreferencedesign(2)\rd1184\source\verilog\dcs_rom.v":79:29:79:47|Generating ROM u_DCS_ROM.current_data_2[7:0] (in view: work.top(verilog)).

Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 177MB peak: 177MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 181MB peak: 181MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -3.76ns		 264 /       165
   2		0h:00m:02s		    -3.76ns		 254 /       165
   3		0h:00m:02s		    -3.20ns		 254 /       165

   4		0h:00m:03s		    -3.20ns		 261 /       165
   5		0h:00m:03s		    -2.08ns		 263 /       165
@N: FX271 :"c:\users\migue\downloads\dsitxreferencedesign(2)\rd1184\source\verilog\colorbar_gen.v":78:4:78:9|Replicating instance genblk4\.u_colorbar_gen.linecnt[0] (in view: work.top(verilog)) with 5 loads 1 time to improve timing.
@N: FX271 :"c:\users\migue\downloads\dsitxreferencedesign(2)\rd1184\source\verilog\colorbar_gen.v":78:4:78:9|Replicating instance genblk4\.u_colorbar_gen.pixcnt[4] (in view: work.top(verilog)) with 6 loads 1 time to improve timing.
@N: FX271 :"c:\users\migue\downloads\dsitxreferencedesign(2)\rd1184\source\verilog\colorbar_gen.v":78:4:78:9|Replicating instance genblk4\.u_colorbar_gen.pixcnt[6] (in view: work.top(verilog)) with 5 loads 1 time to improve timing.
@N: FX271 :"c:\users\migue\downloads\dsitxreferencedesign(2)\rd1184\source\verilog\colorbar_gen.v":78:4:78:9|Replicating instance genblk4\.u_colorbar_gen.pixcnt[5] (in view: work.top(verilog)) with 5 loads 1 time to improve timing.
@N: FX271 :"c:\users\migue\downloads\dsitxreferencedesign(2)\rd1184\source\verilog\colorbar_gen.v":78:4:78:9|Replicating instance genblk4\.u_colorbar_gen.pixcnt[2] (in view: work.top(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"c:\users\migue\downloads\dsitxreferencedesign(2)\rd1184\source\verilog\colorbar_gen.v":78:4:78:9|Replicating instance genblk4\.u_colorbar_gen.pixcnt[0] (in view: work.top(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"c:\users\migue\downloads\dsitxreferencedesign(2)\rd1184\source\verilog\colorbar_gen.v":78:4:78:9|Replicating instance genblk4\.u_colorbar_gen.pixcnt[3] (in view: work.top(verilog)) with 4 loads 1 time to improve timing.
Added 7 Registers via timing driven replication
Added 6 LUTs via timing driven replication


   6		0h:00m:03s		    -2.08ns		 269 /       172

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 182MB peak: 182MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Warning: Forcing use of GSR for flip-flops and
latches that do not specify sets or resets
   u_LP_HS_DELAY_CNTRL.data_dly\[54\]\.hold_data_CF5[5] (in view: work.top(verilog))
   u_LP_HS_DELAY_CNTRL.data_dly\[54\]\.hold_data_CF5[4] (in view: work.top(verilog))
   u_LP_HS_DELAY_CNTRL.data_dly\[54\]\.hold_data_CF5[3] (in view: work.top(verilog))
   u_LP_HS_DELAY_CNTRL.data_dly\[54\]\.hold_data_CF5[2] (in view: work.top(verilog))
   u_LP_HS_DELAY_CNTRL.data_dly\[54\]\.hold_data_CF5[1] (in view: work.top(verilog))
   u_LP_HS_DELAY_CNTRL.data_dly\[54\]\.hold_data_CF5[0] (in view: work.top(verilog))
   u_LP_HS_DELAY_CNTRL.hold_data\[0\][15] (in view: work.top(verilog))
   u_LP_HS_DELAY_CNTRL.hold_data\[0\][14] (in view: work.top(verilog))
   u_LP_HS_DELAY_CNTRL.hold_data\[0\][13] (in view: work.top(verilog))
   u_LP_HS_DELAY_CNTRL.hold_data\[0\][12] (in view: work.top(verilog))
   u_LP_HS_DELAY_CNTRL.hold_data\[0\][11] (in view: work.top(verilog))
   u_LP_HS_DELAY_CNTRL.hold_data\[0\][10] (in view: work.top(verilog))
   u_LP_HS_DELAY_CNTRL.hold_data\[0\][9] (in view: work.top(verilog))
   u_LP_HS_DELAY_CNTRL.hold_data\[0\][8] (in view: work.top(verilog))
   u_LP_HS_DELAY_CNTRL.hold_data\[0\][7] (in view: work.top(verilog))
   u_LP_HS_DELAY_CNTRL.hold_data\[0\][6] (in view: work.top(verilog))
   u_LP_HS_DELAY_CNTRL.hold_data\[0\][5] (in view: work.top(verilog))
   u_LP_HS_DELAY_CNTRL.hold_data\[0\][4] (in view: work.top(verilog))
   u_LP_HS_DELAY_CNTRL.hold_data\[0\][3] (in view: work.top(verilog))
   u_LP_HS_DELAY_CNTRL.hold_data\[0\][2] (in view: work.top(verilog))
   u_LP_HS_DELAY_CNTRL.hold_data\[0\][1] (in view: work.top(verilog))
   u_LP_HS_DELAY_CNTRL.hold_data\[0\][0] (in view: work.top(verilog))


Finished restoring hierarchy (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 182MB peak: 182MB)


Start Writing Netlists (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 147MB peak: 183MB)

Writing Analyst data base C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\project\xo3l\verilog\xo3l_verilog\synwork\xo3l_verilog_xo3l_verilog_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 182MB peak: 183MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: C:\Users\migue\Downloads\DSITXReferenceDesign(2)\rd1184\project\xo3l\verilog\xo3l_verilog\xo3l_verilog_xo3l_verilog.edi
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 188MB peak: 188MB)


Start final timing analysis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 186MB peak: 188MB)

@W: MT246 :"c:\users\migue\downloads\dsitxreferencedesign(2)\rd1184\source\verilog\xo3l\oddrx4.v":132:14:132:28|Blackbox ECLKSYNCA is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\users\migue\downloads\dsitxreferencedesign(2)\rd1184\source\verilog\xo3l\oddrx4.v":129:12:129:24|Blackbox CLKDIVC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\users\migue\downloads\dsitxreferencedesign(2)\rd1184\source\verilog\xo3l\oddrx4.v":120:12:120:25|Blackbox ODDRX4B is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\users\migue\downloads\dsitxreferencedesign(2)\rd1184\source\verilog\byte_packetizer.v":154:26:154:32|Blackbox crc16_2lane is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\users\migue\downloads\dsitxreferencedesign(2)\rd1184\source\verilog\byte_packetizer.v":123:8:123:21|Blackbox packetheader_2s is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\users\migue\downloads\dsitxreferencedesign(2)\rd1184\source\verilog\byte_packetizer.v":89:8:89:22|Blackbox parallel2byte_24s_2s_62 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\users\migue\downloads\dsitxreferencedesign(2)\rd1184\source\verilog\xo3l\ipexpress\pll_pix2byte_rgb888_2lane.v":69:12:69:20|Blackbox EHXPLLJ is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock oDDRx4|sclk_inferred_clock with period 5.00ns. Please declare a user-defined clock on net u_DPHY_TX_INST.u_oDDRx4.sclk.
@W: MT420 |Found inferred clock top|PIXCLK with period 5.00ns. Please declare a user-defined clock on port PIXCLK.
@W: MT420 |Found inferred clock pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock with period 5.00ns. Please declare a user-defined clock on net genblk2\.u_pll_pix2byte_RGB888_2lane.byte_clk.


##### START OF TIMING REPORT #####[
# Timing report written on Fri Feb 11 18:06:51 2022
#


Top view:               top
Requested Frequency:    200.0 MHz
Wire load mode:         top
Paths requested:        3
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -3.447

                                                    Requested     Estimated     Requested     Estimated                Clock        Clock              
Starting Clock                                      Frequency     Frequency     Period        Period        Slack      Type         Group              
-------------------------------------------------------------------------------------------------------------------------------------------------------
oDDRx4|sclk_inferred_clock                          200.0 MHz     360.7 MHz     5.000         2.772         2.228      inferred     Inferred_clkgroup_0
pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     200.0 MHz     122.5 MHz     5.000         8.165         -3.164     inferred     Inferred_clkgroup_2
top|PIXCLK                                          200.0 MHz     118.4 MHz     5.000         8.447         -3.447     inferred     Inferred_clkgroup_1
System                                              200.0 MHz     918.4 MHz     5.000         1.089         3.911      system       system_clkgroup    
=======================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                                            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                         Ending                                           |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                           System                                           |  5.000       3.911   |  No paths    -      |  No paths    -      |  No paths    -    
System                                           pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock  |  5.000       0.267   |  No paths    -      |  No paths    -      |  No paths    -    
oDDRx4|sclk_inferred_clock                       System                                           |  5.000       2.875   |  No paths    -      |  No paths    -      |  No paths    -    
oDDRx4|sclk_inferred_clock                       oDDRx4|sclk_inferred_clock                       |  5.000       2.228   |  No paths    -      |  No paths    -      |  No paths    -    
top|PIXCLK                                       System                                           |  5.000       2.711   |  No paths    -      |  No paths    -      |  No paths    -    
top|PIXCLK                                       top|PIXCLK                                       |  5.000       -3.447  |  No paths    -      |  No paths    -      |  No paths    -    
top|PIXCLK                                       pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock  System                                           |  5.000       1.117   |  No paths    -      |  No paths    -      |  No paths    -    
pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock  pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock  |  5.000       -3.165  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: oDDRx4|sclk_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                                          Arrival          
Instance                         Reference                      Type        Pin     Net            Time        Slack
                                 Clock                                                                              
--------------------------------------------------------------------------------------------------------------------
u_DPHY_TX_INST.u_oDDRx4.FF_3     oDDRx4|sclk_inferred_clock     FD1P3BX     Q       opensync_0     1.108       2.228
u_DPHY_TX_INST.u_oDDRx4.FF_0     oDDRx4|sclk_inferred_clock     FD1P3DX     Q       FF_0_Q         1.044       2.292
u_DPHY_TX_INST.u_oDDRx4.FF_2     oDDRx4|sclk_inferred_clock     FD1P3DX     Q       opensync_1     1.044       2.939
u_DPHY_TX_INST.u_oDDRx4.FF_1     oDDRx4|sclk_inferred_clock     FD1P3DX     Q       opensync_2     0.972       3.923
====================================================================================================================


Ending Points with Worst Slack
******************************

                                            Starting                                                                Required          
Instance                                    Reference                      Type          Pin      Net               Time         Slack
                                            Clock                                                                                     
--------------------------------------------------------------------------------------------------------------------------------------
u_DPHY_TX_INST.u_oDDRx4.FF_0                oDDRx4|sclk_inferred_clock     FD1P3DX       SP       opensync_cken     4.528        2.228
u_DPHY_TX_INST.u_oDDRx4.FF_1                oDDRx4|sclk_inferred_clock     FD1P3DX       SP       opensync_cken     4.528        2.228
u_DPHY_TX_INST.u_oDDRx4.FF_2                oDDRx4|sclk_inferred_clock     FD1P3DX       SP       opensync_cken     4.528        2.228
u_DPHY_TX_INST.u_oDDRx4.FF_3                oDDRx4|sclk_inferred_clock     FD1P3BX       SP       opensync_cken     4.528        2.228
u_DPHY_TX_INST.u_oDDRx4.Inst4_ECLKSYNCA     oDDRx4|sclk_inferred_clock     ECLKSYNCA     STOP     xstop             5.000        2.875
u_DPHY_TX_INST.u_oDDRx4.FF_2                oDDRx4|sclk_inferred_clock     FD1P3DX       D        opensync_0        4.894        3.787
u_DPHY_TX_INST.u_oDDRx4.FF_1                oDDRx4|sclk_inferred_clock     FD1P3DX       D        opensync_1        4.894        3.851
u_DPHY_TX_INST.u_oDDRx4.FF_3                oDDRx4|sclk_inferred_clock     FD1P3BX       D        FF_0_Q            4.894        3.851
u_DPHY_TX_INST.u_oDDRx4.FF_0                oDDRx4|sclk_inferred_clock     FD1P3DX       D        opensync_2        4.894        3.923
======================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.472
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.528

    - Propagation time:                      2.301
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.228

    Number of logic level(s):                1
    Starting point:                          u_DPHY_TX_INST.u_oDDRx4.FF_3 / Q
    Ending point:                            u_DPHY_TX_INST.u_oDDRx4.FF_0 / SP
    The start point is clocked by            oDDRx4|sclk_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            oDDRx4|sclk_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                               Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
u_DPHY_TX_INST.u_oDDRx4.FF_3       FD1P3BX      Q        Out     1.108     1.108 r     -         
opensync_0                         Net          -        -       -         -           3         
u_DPHY_TX_INST.u_oDDRx4.LUT4_1     ROM16X1A     AD3      In      0.000     1.108 r     -         
u_DPHY_TX_INST.u_oDDRx4.LUT4_1     ROM16X1A     DO0      Out     1.193     2.301 r     -         
opensync_cken                      Net          -        -       -         -           4         
u_DPHY_TX_INST.u_oDDRx4.FF_0       FD1P3DX      SP       In      0.000     2.301 r     -         
=================================================================================================


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.472
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.528

    - Propagation time:                      2.301
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.228

    Number of logic level(s):                1
    Starting point:                          u_DPHY_TX_INST.u_oDDRx4.FF_3 / Q
    Ending point:                            u_DPHY_TX_INST.u_oDDRx4.FF_1 / SP
    The start point is clocked by            oDDRx4|sclk_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            oDDRx4|sclk_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                               Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
u_DPHY_TX_INST.u_oDDRx4.FF_3       FD1P3BX      Q        Out     1.108     1.108 r     -         
opensync_0                         Net          -        -       -         -           3         
u_DPHY_TX_INST.u_oDDRx4.LUT4_1     ROM16X1A     AD3      In      0.000     1.108 r     -         
u_DPHY_TX_INST.u_oDDRx4.LUT4_1     ROM16X1A     DO0      Out     1.193     2.301 r     -         
opensync_cken                      Net          -        -       -         -           4         
u_DPHY_TX_INST.u_oDDRx4.FF_1       FD1P3DX      SP       In      0.000     2.301 r     -         
=================================================================================================


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.472
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.528

    - Propagation time:                      2.301
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.228

    Number of logic level(s):                1
    Starting point:                          u_DPHY_TX_INST.u_oDDRx4.FF_3 / Q
    Ending point:                            u_DPHY_TX_INST.u_oDDRx4.FF_2 / SP
    The start point is clocked by            oDDRx4|sclk_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            oDDRx4|sclk_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                               Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
u_DPHY_TX_INST.u_oDDRx4.FF_3       FD1P3BX      Q        Out     1.108     1.108 r     -         
opensync_0                         Net          -        -       -         -           3         
u_DPHY_TX_INST.u_oDDRx4.LUT4_1     ROM16X1A     AD3      In      0.000     1.108 r     -         
u_DPHY_TX_INST.u_oDDRx4.LUT4_1     ROM16X1A     DO0      Out     1.193     2.301 r     -         
opensync_cken                      Net          -        -       -         -           4         
u_DPHY_TX_INST.u_oDDRx4.FF_2       FD1P3DX      SP       In      0.000     2.301 r     -         
=================================================================================================




====================================
Detailed Report for Clock: pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                             Starting                                                                                  Arrival           
Instance                     Reference                                           Type        Pin     Net               Time        Slack 
                             Clock                                                                                                       
-----------------------------------------------------------------------------------------------------------------------------------------
u_DCS_ROM.escape_en          pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     FD1S3IX     Q       dcs_escape_en     1.272       -3.164
u_DCS_Encoder.bitcntr[0]     pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     FD1S3AX     Q       bitcntr[0]        1.228       -3.120
u_DCS_Encoder.bitcntr[4]     pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     FD1S3AX     Q       bitcntr[4]        1.220       -3.112
u_DCS_Encoder.bitcntr[1]     pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     FD1S3AX     Q       bitcntr[1]        1.188       -3.080
u_DCS_Encoder.bitcntr[2]     pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     FD1S3AX     Q       bitcntr[2]        1.180       -3.072
u_DCS_Encoder.bitcntr[3]     pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     FD1S3AX     Q       bitcntr[3]        1.148       -3.041
u_DCS_ROM.wait_cnt[0]        pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     FD1S3AX     Q       wait_cnt[0]       1.148       -3.041
u_DCS_ROM.data_en            pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     FD1S3AX     Q       dcs_data_en       1.108       -3.001
u_DCS_ROM.wait_cnt[1]        pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     FD1S3AX     Q       wait_cnt[1]       1.148       -2.096
u_DCS_ROM.wait_cnt[2]        pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     FD1S3AX     Q       wait_cnt[2]       1.044       -2.096
=========================================================================================================================================


Ending Points with Worst Slack
******************************

                           Starting                                                                                            Required           
Instance                   Reference                                           Type        Pin     Net                         Time         Slack 
                           Clock                                                                                                                  
--------------------------------------------------------------------------------------------------------------------------------------------------
u_DCS_ROM.byte_cnt[9]      pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     FD1S3AX     D       un1_byte_cnt_cry_9_0_S0     4.894        -3.164
u_DCS_ROM.byte_cnt[10]     pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     FD1S3AX     D       un1_byte_cnt_cry_9_0_S1     4.894        -3.164
u_DCS_ROM.byte_cnt[7]      pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     FD1S3AX     D       un1_byte_cnt_cry_7_0_S0     4.894        -3.022
u_DCS_ROM.byte_cnt[8]      pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     FD1S3AX     D       un1_byte_cnt_cry_7_0_S1     4.894        -3.022
u_DCS_ROM.byte_cnt[5]      pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     FD1S3AX     D       un1_byte_cnt_cry_5_0_S0     4.894        -2.879
u_DCS_ROM.byte_cnt[6]      pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     FD1S3AX     D       un1_byte_cnt_cry_5_0_S1     4.894        -2.879
u_DCS_ROM.byte_cnt[3]      pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     FD1S3AX     D       un1_byte_cnt_cry_3_0_S0     4.894        -2.736
u_DCS_ROM.byte_cnt[4]      pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     FD1S3AX     D       un1_byte_cnt_cry_3_0_S1     4.894        -2.736
u_DCS_ROM.byte_cnt[1]      pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     FD1S3AX     D       un1_byte_cnt_cry_1_0_S0     4.894        -2.593
u_DCS_ROM.byte_cnt[2]      pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     FD1S3AX     D       un1_byte_cnt_cry_1_0_S1     4.894        -2.593
==================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.894

    - Propagation time:                      8.059
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.164

    Number of logic level(s):                9
    Starting point:                          u_DCS_ROM.escape_en / Q
    Ending point:                            u_DCS_ROM.byte_cnt[10] / D
    The start point is clocked by            pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                               Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
u_DCS_ROM.escape_en                FD1S3IX      Q        Out     1.272     1.272 r     -         
dcs_escape_en                      Net          -        -       -         -           18        
u_DCS_ROM.un22_byte_cnt_0_a2_3     ORCALUT4     B        In      0.000     1.272 r     -         
u_DCS_ROM.un22_byte_cnt_0_a2_3     ORCALUT4     Z        Out     1.017     2.289 f     -         
un22_byte_cnt_0_a2_3               Net          -        -       -         -           1         
u_DCS_ROM.un22_byte_cnt_0_a2_1     ORCALUT4     A        In      0.000     2.289 f     -         
u_DCS_ROM.un22_byte_cnt_0_a2_1     ORCALUT4     Z        Out     1.017     3.305 f     -         
un22_byte_cnt_0_a2_1               Net          -        -       -         -           1         
u_DCS_ROM.un22_byte_cnt_0_a2       ORCALUT4     D        In      0.000     3.305 f     -         
u_DCS_ROM.un22_byte_cnt_0_a2       ORCALUT4     Z        Out     1.089     4.394 f     -         
un22_byte_cnt_0_a2                 Net          -        -       -         -           2         
u_DCS_ROM.un1_byte_cnt_cry_0_0     CCU2D        B0       In      0.000     4.394 f     -         
u_DCS_ROM.un1_byte_cnt_cry_0_0     CCU2D        COUT     Out     1.544     5.939 r     -         
un1_byte_cnt_cry_0                 Net          -        -       -         -           1         
u_DCS_ROM.un1_byte_cnt_cry_1_0     CCU2D        CIN      In      0.000     5.939 r     -         
u_DCS_ROM.un1_byte_cnt_cry_1_0     CCU2D        COUT     Out     0.143     6.082 r     -         
un1_byte_cnt_cry_2                 Net          -        -       -         -           1         
u_DCS_ROM.un1_byte_cnt_cry_3_0     CCU2D        CIN      In      0.000     6.082 r     -         
u_DCS_ROM.un1_byte_cnt_cry_3_0     CCU2D        COUT     Out     0.143     6.224 r     -         
un1_byte_cnt_cry_4                 Net          -        -       -         -           1         
u_DCS_ROM.un1_byte_cnt_cry_5_0     CCU2D        CIN      In      0.000     6.224 r     -         
u_DCS_ROM.un1_byte_cnt_cry_5_0     CCU2D        COUT     Out     0.143     6.367 r     -         
un1_byte_cnt_cry_6                 Net          -        -       -         -           1         
u_DCS_ROM.un1_byte_cnt_cry_7_0     CCU2D        CIN      In      0.000     6.367 r     -         
u_DCS_ROM.un1_byte_cnt_cry_7_0     CCU2D        COUT     Out     0.143     6.510 r     -         
un1_byte_cnt_cry_8                 Net          -        -       -         -           1         
u_DCS_ROM.un1_byte_cnt_cry_9_0     CCU2D        CIN      In      0.000     6.510 r     -         
u_DCS_ROM.un1_byte_cnt_cry_9_0     CCU2D        S1       Out     1.549     8.059 r     -         
un1_byte_cnt_cry_9_0_S1            Net          -        -       -         -           1         
u_DCS_ROM.byte_cnt[10]             FD1S3AX      D        In      0.000     8.059 r     -         
=================================================================================================


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.894

    - Propagation time:                      8.059
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.164

    Number of logic level(s):                9
    Starting point:                          u_DCS_ROM.escape_en / Q
    Ending point:                            u_DCS_ROM.byte_cnt[9] / D
    The start point is clocked by            pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                               Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
u_DCS_ROM.escape_en                FD1S3IX      Q        Out     1.272     1.272 r     -         
dcs_escape_en                      Net          -        -       -         -           18        
u_DCS_ROM.un22_byte_cnt_0_a2_3     ORCALUT4     B        In      0.000     1.272 r     -         
u_DCS_ROM.un22_byte_cnt_0_a2_3     ORCALUT4     Z        Out     1.017     2.289 f     -         
un22_byte_cnt_0_a2_3               Net          -        -       -         -           1         
u_DCS_ROM.un22_byte_cnt_0_a2_1     ORCALUT4     A        In      0.000     2.289 f     -         
u_DCS_ROM.un22_byte_cnt_0_a2_1     ORCALUT4     Z        Out     1.017     3.305 f     -         
un22_byte_cnt_0_a2_1               Net          -        -       -         -           1         
u_DCS_ROM.un22_byte_cnt_0_a2       ORCALUT4     D        In      0.000     3.305 f     -         
u_DCS_ROM.un22_byte_cnt_0_a2       ORCALUT4     Z        Out     1.089     4.394 f     -         
un22_byte_cnt_0_a2                 Net          -        -       -         -           2         
u_DCS_ROM.un1_byte_cnt_cry_0_0     CCU2D        B0       In      0.000     4.394 f     -         
u_DCS_ROM.un1_byte_cnt_cry_0_0     CCU2D        COUT     Out     1.544     5.939 r     -         
un1_byte_cnt_cry_0                 Net          -        -       -         -           1         
u_DCS_ROM.un1_byte_cnt_cry_1_0     CCU2D        CIN      In      0.000     5.939 r     -         
u_DCS_ROM.un1_byte_cnt_cry_1_0     CCU2D        COUT     Out     0.143     6.082 r     -         
un1_byte_cnt_cry_2                 Net          -        -       -         -           1         
u_DCS_ROM.un1_byte_cnt_cry_3_0     CCU2D        CIN      In      0.000     6.082 r     -         
u_DCS_ROM.un1_byte_cnt_cry_3_0     CCU2D        COUT     Out     0.143     6.224 r     -         
un1_byte_cnt_cry_4                 Net          -        -       -         -           1         
u_DCS_ROM.un1_byte_cnt_cry_5_0     CCU2D        CIN      In      0.000     6.224 r     -         
u_DCS_ROM.un1_byte_cnt_cry_5_0     CCU2D        COUT     Out     0.143     6.367 r     -         
un1_byte_cnt_cry_6                 Net          -        -       -         -           1         
u_DCS_ROM.un1_byte_cnt_cry_7_0     CCU2D        CIN      In      0.000     6.367 r     -         
u_DCS_ROM.un1_byte_cnt_cry_7_0     CCU2D        COUT     Out     0.143     6.510 r     -         
un1_byte_cnt_cry_8                 Net          -        -       -         -           1         
u_DCS_ROM.un1_byte_cnt_cry_9_0     CCU2D        CIN      In      0.000     6.510 r     -         
u_DCS_ROM.un1_byte_cnt_cry_9_0     CCU2D        S0       Out     1.549     8.059 r     -         
un1_byte_cnt_cry_9_0_S0            Net          -        -       -         -           1         
u_DCS_ROM.byte_cnt[9]              FD1S3AX      D        In      0.000     8.059 r     -         
=================================================================================================


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.894

    - Propagation time:                      8.015
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.121

    Number of logic level(s):                9
    Starting point:                          u_DCS_Encoder.bitcntr[0] / Q
    Ending point:                            u_DCS_ROM.byte_cnt[10] / D
    The start point is clocked by            pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                               Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
u_DCS_Encoder.bitcntr[0]           FD1S3AX      Q        Out     1.228     1.228 r     -         
bitcntr[0]                         Net          -        -       -         -           9         
u_DCS_ROM.un22_byte_cnt_0_a2_4     ORCALUT4     A        In      0.000     1.228 r     -         
u_DCS_ROM.un22_byte_cnt_0_a2_4     ORCALUT4     Z        Out     1.017     2.245 f     -         
un22_byte_cnt_0_a2_4               Net          -        -       -         -           1         
u_DCS_ROM.un22_byte_cnt_0_a2_1     ORCALUT4     B        In      0.000     2.245 f     -         
u_DCS_ROM.un22_byte_cnt_0_a2_1     ORCALUT4     Z        Out     1.017     3.261 f     -         
un22_byte_cnt_0_a2_1               Net          -        -       -         -           1         
u_DCS_ROM.un22_byte_cnt_0_a2       ORCALUT4     D        In      0.000     3.261 f     -         
u_DCS_ROM.un22_byte_cnt_0_a2       ORCALUT4     Z        Out     1.089     4.350 f     -         
un22_byte_cnt_0_a2                 Net          -        -       -         -           2         
u_DCS_ROM.un1_byte_cnt_cry_0_0     CCU2D        B0       In      0.000     4.350 f     -         
u_DCS_ROM.un1_byte_cnt_cry_0_0     CCU2D        COUT     Out     1.544     5.895 r     -         
un1_byte_cnt_cry_0                 Net          -        -       -         -           1         
u_DCS_ROM.un1_byte_cnt_cry_1_0     CCU2D        CIN      In      0.000     5.895 r     -         
u_DCS_ROM.un1_byte_cnt_cry_1_0     CCU2D        COUT     Out     0.143     6.037 r     -         
un1_byte_cnt_cry_2                 Net          -        -       -         -           1         
u_DCS_ROM.un1_byte_cnt_cry_3_0     CCU2D        CIN      In      0.000     6.037 r     -         
u_DCS_ROM.un1_byte_cnt_cry_3_0     CCU2D        COUT     Out     0.143     6.180 r     -         
un1_byte_cnt_cry_4                 Net          -        -       -         -           1         
u_DCS_ROM.un1_byte_cnt_cry_5_0     CCU2D        CIN      In      0.000     6.180 r     -         
u_DCS_ROM.un1_byte_cnt_cry_5_0     CCU2D        COUT     Out     0.143     6.323 r     -         
un1_byte_cnt_cry_6                 Net          -        -       -         -           1         
u_DCS_ROM.un1_byte_cnt_cry_7_0     CCU2D        CIN      In      0.000     6.323 r     -         
u_DCS_ROM.un1_byte_cnt_cry_7_0     CCU2D        COUT     Out     0.143     6.466 r     -         
un1_byte_cnt_cry_8                 Net          -        -       -         -           1         
u_DCS_ROM.un1_byte_cnt_cry_9_0     CCU2D        CIN      In      0.000     6.466 r     -         
u_DCS_ROM.un1_byte_cnt_cry_9_0     CCU2D        S1       Out     1.549     8.015 r     -         
un1_byte_cnt_cry_9_0_S1            Net          -        -       -         -           1         
u_DCS_ROM.byte_cnt[10]             FD1S3AX      D        In      0.000     8.015 r     -         
=================================================================================================




====================================
Detailed Report for Clock: top|PIXCLK
====================================



Starting Points with Worst Slack
********************************

                                            Starting                                               Arrival           
Instance                                    Reference      Type        Pin     Net                 Time        Slack 
                                            Clock                                                                    
---------------------------------------------------------------------------------------------------------------------
genblk4\.u_colorbar_gen.linecnt[2]          top|PIXCLK     FD1S3AX     Q       linecnt[2]          1.204       -3.447
genblk4\.u_colorbar_gen.linecnt[1]          top|PIXCLK     FD1S3AX     Q       linecnt[1]          1.188       -3.431
genblk4\.u_colorbar_gen.linecnt[5]          top|PIXCLK     FD1S3AX     Q       linecnt[5]          1.188       -3.431
genblk4\.u_colorbar_gen.linecnt[6]          top|PIXCLK     FD1S3AX     Q       linecnt[6]          1.188       -3.431
genblk4\.u_colorbar_gen.linecnt[7]          top|PIXCLK     FD1S3AX     Q       linecnt[7]          1.188       -3.431
genblk4\.u_colorbar_gen.linecnt[8]          top|PIXCLK     FD1S3AX     Q       linecnt[8]          1.188       -3.431
genblk4\.u_colorbar_gen.linecnt[9]          top|PIXCLK     FD1S3AX     Q       linecnt[9]          1.188       -3.431
genblk4\.u_colorbar_gen.linecnt[3]          top|PIXCLK     FD1S3AX     Q       linecnt[3]          1.180       -3.423
genblk4\.u_colorbar_gen.linecnt[4]          top|PIXCLK     FD1S3AX     Q       linecnt[4]          1.180       -3.423
genblk4\.u_colorbar_gen.linecnt_fast[0]     top|PIXCLK     FD1S3AX     Q       linecnt_fast[0]     0.972       -3.215
=====================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                               Required           
Instance                               Reference      Type        Pin     Net                 Time         Slack 
                                       Clock                                                                     
-----------------------------------------------------------------------------------------------------------------
genblk4\.u_colorbar_gen.linecnt[9]     top|PIXCLK     FD1S3AX     D       linecnt_RNO[9]      5.089        -3.447
genblk4\.u_colorbar_gen.linecnt[8]     top|PIXCLK     FD1S3AX     D       un65_linecnt[8]     5.089        -3.304
genblk4\.u_colorbar_gen.linecnt[5]     top|PIXCLK     FD1S3AX     D       un65_linecnt[5]     5.089        -3.161
genblk4\.u_colorbar_gen.linecnt[3]     top|PIXCLK     FD1S3AX     D       un65_linecnt[3]     5.089        -3.018
genblk4\.u_colorbar_gen.linecnt[4]     top|PIXCLK     FD1S3AX     D       un65_linecnt[4]     5.089        -3.018
genblk4\.u_colorbar_gen.linecnt[7]     top|PIXCLK     FD1S3AX     D       un2_linecnt[7]      4.894        -2.882
genblk4\.u_colorbar_gen.linecnt[2]     top|PIXCLK     FD1S3AX     D       un65_linecnt[2]     5.089        -2.876
genblk4\.u_colorbar_gen.linecnt[6]     top|PIXCLK     FD1S3AX     D       un2_linecnt[6]      4.894        -2.739
genblk4\.u_colorbar_gen.linecnt[1]     top|PIXCLK     FD1S3AX     D       un2_linecnt[1]      4.894        -2.453
genblk4\.u_colorbar_gen.linecnt[0]     top|PIXCLK     FD1S3AX     D       un65_linecnt[0]     5.089        -1.064
=================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.089

    - Propagation time:                      8.536
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.447

    Number of logic level(s):                10
    Starting point:                          genblk4\.u_colorbar_gen.linecnt[2] / Q
    Ending point:                            genblk4\.u_colorbar_gen.linecnt[9] / D
    The start point is clocked by            top|PIXCLK [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            top|PIXCLK [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                     Pin      Pin               Arrival     No. of    
Name                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
genblk4\.u_colorbar_gen.linecnt[2]                    FD1S3AX      Q        Out     1.204     1.204 r     -         
linecnt[2]                                            Net          -        -       -         -           7         
genblk4\.u_colorbar_gen.un2_linecnt_cry_0_0_RNO_2     ORCALUT4     A        In      0.000     1.204 r     -         
genblk4\.u_colorbar_gen.un2_linecnt_cry_0_0_RNO_2     ORCALUT4     Z        Out     1.017     2.221 r     -         
G_15_i_a4_0_3                                         Net          -        -       -         -           1         
genblk4\.u_colorbar_gen.un2_linecnt_cry_0_0_RNO_0     ORCALUT4     B        In      0.000     2.221 r     -         
genblk4\.u_colorbar_gen.un2_linecnt_cry_0_0_RNO_0     ORCALUT4     Z        Out     1.017     3.237 f     -         
N_4_i_1                                               Net          -        -       -         -           1         
genblk4\.u_colorbar_gen.un2_linecnt_cry_0_0_RNO       ORCALUT4     A        In      0.000     3.237 f     -         
genblk4\.u_colorbar_gen.un2_linecnt_cry_0_0_RNO       ORCALUT4     Z        Out     1.017     4.254 f     -         
N_32_i                                                Net          -        -       -         -           1         
genblk4\.u_colorbar_gen.un2_linecnt_cry_0_0           CCU2D        B0       In      0.000     4.254 f     -         
genblk4\.u_colorbar_gen.un2_linecnt_cry_0_0           CCU2D        COUT     Out     1.544     5.799 r     -         
un2_linecnt_cry_0                                     Net          -        -       -         -           1         
genblk4\.u_colorbar_gen.un2_linecnt_cry_1_0           CCU2D        CIN      In      0.000     5.799 r     -         
genblk4\.u_colorbar_gen.un2_linecnt_cry_1_0           CCU2D        COUT     Out     0.143     5.941 r     -         
un2_linecnt_cry_2                                     Net          -        -       -         -           1         
genblk4\.u_colorbar_gen.un2_linecnt_cry_3_0           CCU2D        CIN      In      0.000     5.941 r     -         
genblk4\.u_colorbar_gen.un2_linecnt_cry_3_0           CCU2D        COUT     Out     0.143     6.084 r     -         
un2_linecnt_cry_4                                     Net          -        -       -         -           1         
genblk4\.u_colorbar_gen.un2_linecnt_cry_5_0           CCU2D        CIN      In      0.000     6.084 r     -         
genblk4\.u_colorbar_gen.un2_linecnt_cry_5_0           CCU2D        COUT     Out     0.143     6.227 r     -         
un2_linecnt_cry_6                                     Net          -        -       -         -           1         
genblk4\.u_colorbar_gen.un2_linecnt_cry_7_0           CCU2D        CIN      In      0.000     6.227 r     -         
genblk4\.u_colorbar_gen.un2_linecnt_cry_7_0           CCU2D        COUT     Out     0.143     6.370 r     -         
un2_linecnt_cry_8                                     Net          -        -       -         -           1         
genblk4\.u_colorbar_gen.un2_linecnt_s_9_0             CCU2D        CIN      In      0.000     6.370 r     -         
genblk4\.u_colorbar_gen.un2_linecnt_s_9_0             CCU2D        S0       Out     1.549     7.919 r     -         
un2_linecnt_s_9_0_S0                                  Net          -        -       -         -           1         
genblk4\.u_colorbar_gen.linecnt_RNO[9]                ORCALUT4     A        In      0.000     7.919 r     -         
genblk4\.u_colorbar_gen.linecnt_RNO[9]                ORCALUT4     Z        Out     0.617     8.536 r     -         
linecnt_RNO[9]                                        Net          -        -       -         -           1         
genblk4\.u_colorbar_gen.linecnt[9]                    FD1S3AX      D        In      0.000     8.536 r     -         
====================================================================================================================


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.089

    - Propagation time:                      8.520
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.431

    Number of logic level(s):                10
    Starting point:                          genblk4\.u_colorbar_gen.linecnt[1] / Q
    Ending point:                            genblk4\.u_colorbar_gen.linecnt[9] / D
    The start point is clocked by            top|PIXCLK [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            top|PIXCLK [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                     Pin      Pin               Arrival     No. of    
Name                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
genblk4\.u_colorbar_gen.linecnt[1]                    FD1S3AX      Q        Out     1.188     1.188 r     -         
linecnt[1]                                            Net          -        -       -         -           6         
genblk4\.u_colorbar_gen.un2_linecnt_cry_0_0_RNO_1     ORCALUT4     A        In      0.000     1.188 r     -         
genblk4\.u_colorbar_gen.un2_linecnt_cry_0_0_RNO_1     ORCALUT4     Z        Out     1.017     2.205 r     -         
G_15_i_a4_0_2                                         Net          -        -       -         -           1         
genblk4\.u_colorbar_gen.un2_linecnt_cry_0_0_RNO_0     ORCALUT4     A        In      0.000     2.205 r     -         
genblk4\.u_colorbar_gen.un2_linecnt_cry_0_0_RNO_0     ORCALUT4     Z        Out     1.017     3.221 f     -         
N_4_i_1                                               Net          -        -       -         -           1         
genblk4\.u_colorbar_gen.un2_linecnt_cry_0_0_RNO       ORCALUT4     A        In      0.000     3.221 f     -         
genblk4\.u_colorbar_gen.un2_linecnt_cry_0_0_RNO       ORCALUT4     Z        Out     1.017     4.238 f     -         
N_32_i                                                Net          -        -       -         -           1         
genblk4\.u_colorbar_gen.un2_linecnt_cry_0_0           CCU2D        B0       In      0.000     4.238 f     -         
genblk4\.u_colorbar_gen.un2_linecnt_cry_0_0           CCU2D        COUT     Out     1.544     5.783 r     -         
un2_linecnt_cry_0                                     Net          -        -       -         -           1         
genblk4\.u_colorbar_gen.un2_linecnt_cry_1_0           CCU2D        CIN      In      0.000     5.783 r     -         
genblk4\.u_colorbar_gen.un2_linecnt_cry_1_0           CCU2D        COUT     Out     0.143     5.926 r     -         
un2_linecnt_cry_2                                     Net          -        -       -         -           1         
genblk4\.u_colorbar_gen.un2_linecnt_cry_3_0           CCU2D        CIN      In      0.000     5.926 r     -         
genblk4\.u_colorbar_gen.un2_linecnt_cry_3_0           CCU2D        COUT     Out     0.143     6.068 r     -         
un2_linecnt_cry_4                                     Net          -        -       -         -           1         
genblk4\.u_colorbar_gen.un2_linecnt_cry_5_0           CCU2D        CIN      In      0.000     6.068 r     -         
genblk4\.u_colorbar_gen.un2_linecnt_cry_5_0           CCU2D        COUT     Out     0.143     6.211 r     -         
un2_linecnt_cry_6                                     Net          -        -       -         -           1         
genblk4\.u_colorbar_gen.un2_linecnt_cry_7_0           CCU2D        CIN      In      0.000     6.211 r     -         
genblk4\.u_colorbar_gen.un2_linecnt_cry_7_0           CCU2D        COUT     Out     0.143     6.354 r     -         
un2_linecnt_cry_8                                     Net          -        -       -         -           1         
genblk4\.u_colorbar_gen.un2_linecnt_s_9_0             CCU2D        CIN      In      0.000     6.354 r     -         
genblk4\.u_colorbar_gen.un2_linecnt_s_9_0             CCU2D        S0       Out     1.549     7.903 r     -         
un2_linecnt_s_9_0_S0                                  Net          -        -       -         -           1         
genblk4\.u_colorbar_gen.linecnt_RNO[9]                ORCALUT4     A        In      0.000     7.903 r     -         
genblk4\.u_colorbar_gen.linecnt_RNO[9]                ORCALUT4     Z        Out     0.617     8.520 r     -         
linecnt_RNO[9]                                        Net          -        -       -         -           1         
genblk4\.u_colorbar_gen.linecnt[9]                    FD1S3AX      D        In      0.000     8.520 r     -         
====================================================================================================================


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.089

    - Propagation time:                      8.520
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.431

    Number of logic level(s):                10
    Starting point:                          genblk4\.u_colorbar_gen.linecnt[5] / Q
    Ending point:                            genblk4\.u_colorbar_gen.linecnt[9] / D
    The start point is clocked by            top|PIXCLK [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            top|PIXCLK [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                     Pin      Pin               Arrival     No. of    
Name                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
genblk4\.u_colorbar_gen.linecnt[5]                    FD1S3AX      Q        Out     1.188     1.188 r     -         
linecnt[5]                                            Net          -        -       -         -           6         
genblk4\.u_colorbar_gen.un2_linecnt_cry_0_0_RNO_2     ORCALUT4     B        In      0.000     1.188 r     -         
genblk4\.u_colorbar_gen.un2_linecnt_cry_0_0_RNO_2     ORCALUT4     Z        Out     1.017     2.205 r     -         
G_15_i_a4_0_3                                         Net          -        -       -         -           1         
genblk4\.u_colorbar_gen.un2_linecnt_cry_0_0_RNO_0     ORCALUT4     B        In      0.000     2.205 r     -         
genblk4\.u_colorbar_gen.un2_linecnt_cry_0_0_RNO_0     ORCALUT4     Z        Out     1.017     3.221 f     -         
N_4_i_1                                               Net          -        -       -         -           1         
genblk4\.u_colorbar_gen.un2_linecnt_cry_0_0_RNO       ORCALUT4     A        In      0.000     3.221 f     -         
genblk4\.u_colorbar_gen.un2_linecnt_cry_0_0_RNO       ORCALUT4     Z        Out     1.017     4.238 f     -         
N_32_i                                                Net          -        -       -         -           1         
genblk4\.u_colorbar_gen.un2_linecnt_cry_0_0           CCU2D        B0       In      0.000     4.238 f     -         
genblk4\.u_colorbar_gen.un2_linecnt_cry_0_0           CCU2D        COUT     Out     1.544     5.783 r     -         
un2_linecnt_cry_0                                     Net          -        -       -         -           1         
genblk4\.u_colorbar_gen.un2_linecnt_cry_1_0           CCU2D        CIN      In      0.000     5.783 r     -         
genblk4\.u_colorbar_gen.un2_linecnt_cry_1_0           CCU2D        COUT     Out     0.143     5.926 r     -         
un2_linecnt_cry_2                                     Net          -        -       -         -           1         
genblk4\.u_colorbar_gen.un2_linecnt_cry_3_0           CCU2D        CIN      In      0.000     5.926 r     -         
genblk4\.u_colorbar_gen.un2_linecnt_cry_3_0           CCU2D        COUT     Out     0.143     6.068 r     -         
un2_linecnt_cry_4                                     Net          -        -       -         -           1         
genblk4\.u_colorbar_gen.un2_linecnt_cry_5_0           CCU2D        CIN      In      0.000     6.068 r     -         
genblk4\.u_colorbar_gen.un2_linecnt_cry_5_0           CCU2D        COUT     Out     0.143     6.211 r     -         
un2_linecnt_cry_6                                     Net          -        -       -         -           1         
genblk4\.u_colorbar_gen.un2_linecnt_cry_7_0           CCU2D        CIN      In      0.000     6.211 r     -         
genblk4\.u_colorbar_gen.un2_linecnt_cry_7_0           CCU2D        COUT     Out     0.143     6.354 r     -         
un2_linecnt_cry_8                                     Net          -        -       -         -           1         
genblk4\.u_colorbar_gen.un2_linecnt_s_9_0             CCU2D        CIN      In      0.000     6.354 r     -         
genblk4\.u_colorbar_gen.un2_linecnt_s_9_0             CCU2D        S0       Out     1.549     7.903 r     -         
un2_linecnt_s_9_0_S0                                  Net          -        -       -         -           1         
genblk4\.u_colorbar_gen.linecnt_RNO[9]                ORCALUT4     A        In      0.000     7.903 r     -         
genblk4\.u_colorbar_gen.linecnt_RNO[9]                ORCALUT4     Z        Out     0.617     8.520 r     -         
linecnt_RNO[9]                                        Net          -        -       -         -           1         
genblk4\.u_colorbar_gen.linecnt[9]                    FD1S3AX      D        In      0.000     8.520 r     -         
====================================================================================================================




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                      Starting                                                                  Arrival          
Instance                              Reference     Type                        Pin             Net             Time        Slack
                                      Clock                                                                                      
---------------------------------------------------------------------------------------------------------------------------------
u_BYTE_PACKETIZER.u_packetheader      System        packetheader_2s             bytepkt_en      hs_en           0.000       0.267
u_BYTE_PACKETIZER.u_parallel2byte     System        parallel2byte_24s_2s_62     HSYNC_end       HSYNC_end       0.000       2.823
u_BYTE_PACKETIZER.u_parallel2byte     System        parallel2byte_24s_2s_62     HSYNC_start     HSYNC_start     0.000       2.823
u_BYTE_PACKETIZER.u_parallel2byte     System        parallel2byte_24s_2s_62     VSYNC_end       VSYNC_end       0.000       2.823
u_BYTE_PACKETIZER.u_parallel2byte     System        parallel2byte_24s_2s_62     VSYNC_start     VSYNC_start     0.000       2.823
u_BYTE_PACKETIZER.u_packetheader      System        packetheader_2s             bytepkt[0]      byte_D0[0]      0.000       4.894
u_BYTE_PACKETIZER.u_packetheader      System        packetheader_2s             bytepkt[1]      byte_D0[1]      0.000       4.894
u_BYTE_PACKETIZER.u_packetheader      System        packetheader_2s             bytepkt[2]      byte_D0[2]      0.000       4.894
u_BYTE_PACKETIZER.u_packetheader      System        packetheader_2s             bytepkt[3]      byte_D0[3]      0.000       4.894
u_BYTE_PACKETIZER.u_packetheader      System        packetheader_2s             bytepkt[4]      byte_D0[4]      0.000       4.894
=================================================================================================================================


Ending Points with Worst Slack
******************************

                                          Starting                                               Required          
Instance                                  Reference     Type        Pin     Net                  Time         Slack
                                          Clock                                                                    
-------------------------------------------------------------------------------------------------------------------
u_LP_HS_DELAY_CNTRL.hs_extended[5]        System        FD1P3AX     D       hs_extended_s[5]     4.894        0.267
u_LP_HS_DELAY_CNTRL.hs_extended[3]        System        FD1P3AX     D       hs_extended_s[3]     4.894        0.409
u_LP_HS_DELAY_CNTRL.hs_extended[4]        System        FD1P3AX     D       hs_extended_s[4]     4.894        0.409
u_LP_HS_DELAY_CNTRL.hs_extended[1]        System        FD1P3AX     D       hs_extended_s[1]     4.894        0.552
u_LP_HS_DELAY_CNTRL.hs_extended[2]        System        FD1P3AX     D       hs_extended_s[2]     4.894        0.552
u_LP_HS_DELAY_CNTRL.hs_en_high_cnt[0]     System        FD1P3AX     SP      N_114_i              4.528        1.847
u_LP_HS_DELAY_CNTRL.hs_en_high_cnt[1]     System        FD1P3AX     SP      N_114_i              4.528        1.847
u_LP_HS_DELAY_CNTRL.hs_en_high_cnt[2]     System        FD1P3AX     SP      N_114_i              4.528        1.847
u_LP_HS_DELAY_CNTRL.hs_en_high_cnt[3]     System        FD1P3AX     SP      N_114_i              4.528        1.847
u_LP_HS_DELAY_CNTRL.hs_en_high_cnt[4]     System        FD1P3AX     SP      N_114_i              4.528        1.847
===================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.894

    - Propagation time:                      4.628
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.266

    Number of logic level(s):                5
    Starting point:                          u_BYTE_PACKETIZER.u_packetheader / bytepkt_en
    Ending point:                            u_LP_HS_DELAY_CNTRL.hs_extended[5] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                   Pin            Pin               Arrival     No. of    
Name                                         Type                Name           Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
u_BYTE_PACKETIZER.u_packetheader             packetheader_2s     bytepkt_en     Out     0.000     0.000 r     -         
hs_en                                        Net                 -              -       -         -           5         
u_LP_HS_DELAY_CNTRL.q_hs_en_RNI1Q6E          ORCALUT4            A              In      0.000     0.000 r     -         
u_LP_HS_DELAY_CNTRL.q_hs_en_RNI1Q6E          ORCALUT4            Z              Out     1.249     1.249 f     -         
hs_extended                                  Net                 -              -       -         -           7         
u_LP_HS_DELAY_CNTRL.hs_extended_cry_0[0]     CCU2D               A1             In      0.000     1.249 f     -         
u_LP_HS_DELAY_CNTRL.hs_extended_cry_0[0]     CCU2D               COUT           Out     1.544     2.793 r     -         
hs_extended_cry[0]                           Net                 -              -       -         -           1         
u_LP_HS_DELAY_CNTRL.hs_extended_cry_0[1]     CCU2D               CIN            In      0.000     2.793 r     -         
u_LP_HS_DELAY_CNTRL.hs_extended_cry_0[1]     CCU2D               COUT           Out     0.143     2.936 r     -         
hs_extended_cry[2]                           Net                 -              -       -         -           1         
u_LP_HS_DELAY_CNTRL.hs_extended_cry_0[3]     CCU2D               CIN            In      0.000     2.936 r     -         
u_LP_HS_DELAY_CNTRL.hs_extended_cry_0[3]     CCU2D               COUT           Out     0.143     3.079 r     -         
hs_extended_cry[4]                           Net                 -              -       -         -           1         
u_LP_HS_DELAY_CNTRL.hs_extended_s_0[5]       CCU2D               CIN            In      0.000     3.079 r     -         
u_LP_HS_DELAY_CNTRL.hs_extended_s_0[5]       CCU2D               S0             Out     1.549     4.628 r     -         
hs_extended_s[5]                             Net                 -              -       -         -           1         
u_LP_HS_DELAY_CNTRL.hs_extended[5]           FD1P3AX             D              In      0.000     4.628 r     -         
========================================================================================================================


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.894

    - Propagation time:                      4.628
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.266

    Number of logic level(s):                5
    Starting point:                          u_BYTE_PACKETIZER.u_packetheader / bytepkt_en
    Ending point:                            u_LP_HS_DELAY_CNTRL.hs_extended[5] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                   Pin            Pin               Arrival     No. of    
Name                                         Type                Name           Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
u_BYTE_PACKETIZER.u_packetheader             packetheader_2s     bytepkt_en     Out     0.000     0.000 r     -         
hs_en                                        Net                 -              -       -         -           5         
u_LP_HS_DELAY_CNTRL.q_hs_en_RNI1Q6E          ORCALUT4            A              In      0.000     0.000 r     -         
u_LP_HS_DELAY_CNTRL.q_hs_en_RNI1Q6E          ORCALUT4            Z              Out     1.249     1.249 f     -         
hs_extended                                  Net                 -              -       -         -           7         
u_LP_HS_DELAY_CNTRL.hs_extended_cry_0[0]     CCU2D               B0             In      0.000     1.249 f     -         
u_LP_HS_DELAY_CNTRL.hs_extended_cry_0[0]     CCU2D               COUT           Out     1.544     2.793 r     -         
hs_extended_cry[0]                           Net                 -              -       -         -           1         
u_LP_HS_DELAY_CNTRL.hs_extended_cry_0[1]     CCU2D               CIN            In      0.000     2.793 r     -         
u_LP_HS_DELAY_CNTRL.hs_extended_cry_0[1]     CCU2D               COUT           Out     0.143     2.936 r     -         
hs_extended_cry[2]                           Net                 -              -       -         -           1         
u_LP_HS_DELAY_CNTRL.hs_extended_cry_0[3]     CCU2D               CIN            In      0.000     2.936 r     -         
u_LP_HS_DELAY_CNTRL.hs_extended_cry_0[3]     CCU2D               COUT           Out     0.143     3.079 r     -         
hs_extended_cry[4]                           Net                 -              -       -         -           1         
u_LP_HS_DELAY_CNTRL.hs_extended_s_0[5]       CCU2D               CIN            In      0.000     3.079 r     -         
u_LP_HS_DELAY_CNTRL.hs_extended_s_0[5]       CCU2D               S0             Out     1.549     4.628 r     -         
hs_extended_s[5]                             Net                 -              -       -         -           1         
u_LP_HS_DELAY_CNTRL.hs_extended[5]           FD1P3AX             D              In      0.000     4.628 r     -         
========================================================================================================================


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.894

    - Propagation time:                      4.485
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.409

    Number of logic level(s):                4
    Starting point:                          u_BYTE_PACKETIZER.u_packetheader / bytepkt_en
    Ending point:                            u_LP_HS_DELAY_CNTRL.hs_extended[5] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                   Pin            Pin               Arrival     No. of    
Name                                         Type                Name           Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
u_BYTE_PACKETIZER.u_packetheader             packetheader_2s     bytepkt_en     Out     0.000     0.000 r     -         
hs_en                                        Net                 -              -       -         -           5         
u_LP_HS_DELAY_CNTRL.q_hs_en_RNI1Q6E          ORCALUT4            A              In      0.000     0.000 r     -         
u_LP_HS_DELAY_CNTRL.q_hs_en_RNI1Q6E          ORCALUT4            Z              Out     1.249     1.249 f     -         
hs_extended                                  Net                 -              -       -         -           7         
u_LP_HS_DELAY_CNTRL.hs_extended_cry_0[1]     CCU2D               A1             In      0.000     1.249 f     -         
u_LP_HS_DELAY_CNTRL.hs_extended_cry_0[1]     CCU2D               COUT           Out     1.544     2.793 r     -         
hs_extended_cry[2]                           Net                 -              -       -         -           1         
u_LP_HS_DELAY_CNTRL.hs_extended_cry_0[3]     CCU2D               CIN            In      0.000     2.793 r     -         
u_LP_HS_DELAY_CNTRL.hs_extended_cry_0[3]     CCU2D               COUT           Out     0.143     2.936 r     -         
hs_extended_cry[4]                           Net                 -              -       -         -           1         
u_LP_HS_DELAY_CNTRL.hs_extended_s_0[5]       CCU2D               CIN            In      0.000     2.936 r     -         
u_LP_HS_DELAY_CNTRL.hs_extended_s_0[5]       CCU2D               S0             Out     1.549     4.485 r     -         
hs_extended_s[5]                             Net                 -              -       -         -           1         
u_LP_HS_DELAY_CNTRL.hs_extended[5]           FD1P3AX             D              In      0.000     4.485 r     -         
========================================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 186MB peak: 188MB)


Finished timing report (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 186MB peak: 188MB)

---------------------------------------
Resource Usage Report
Part: lcmxo3l_4300c-6

Register bits: 176 of 34560 (1%)
PIC Latch:       0
I/O cells:       11


Details:
CCU2D:          58
CLKDIVC:        1
DPR16X4C:       16
ECLKSYNCA:      2
EHXPLLJ:        1
FD1P3AX:        41
FD1P3AY:        20
FD1P3BX:        1
FD1P3DX:        3
FD1S3AX:        91
FD1S3AY:        2
FD1S3IX:        18
GSR:            1
IB:             2
INV:            5
L6MUX21:        2
OB:             6
OBZ:            3
ODDRX4B:        3
ORCALUT4:       264
PFUMX:          20
PUR:            1
ROM128X1A:      8
ROM16X1A:       9
ROM32X1A:       8
VHI:            5
VLO:            8
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 67MB peak: 188MB)

Process took 0h:00m:06s realtime, 0h:00m:06s cputime
# Fri Feb 11 18:06:51 2022

###########################################################]
