Warning: Design 'cv32e40p_core' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : qor
Design : cv32e40p_core
Version: O-2018.06-SP5-5
Date   : Sat Feb 15 14:40:44 2025
****************************************


  Timing Path Group 'clk_i'
  -----------------------------------
  Levels of Logic:              20.00
  Critical Path Length:          1.46
  Critical Path Slack:           0.04
  Critical Path Clk Period:      5.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         71
  Hierarchical Port Count:      10953
  Leaf Cell Count:              26551
  Buf/Inv Cell Count:            3322
  Buf Cell Count:                 453
  Inv Cell Count:                2869
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     24172
  Sequential Cell Count:         2379
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    31094.070187
  Noncombinational Area: 11051.502432
  Buf/Inv Area:           1887.802005
  Total Buffer Area:           361.49
  Total Inverter Area:        1526.31
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:             42145.572619
  Design Area:           42145.572619


  Design Rules
  -----------------------------------
  Total Number of Nets:         30459
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: vnu-compute-3

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   26.40
  Logic Optimization:                 20.72
  Mapping Optimization:               43.46
  -----------------------------------------
  Overall Compile Time:              102.33
  Overall Compile Wall Clock Time:   103.00

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
