/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [4:0] _00_;
  wire [12:0] _01_;
  reg [3:0] _02_;
  wire celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [6:0] celloutsig_0_13z;
  wire [11:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [12:0] celloutsig_0_16z;
  wire [6:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [15:0] celloutsig_0_21z;
  wire [13:0] celloutsig_0_22z;
  wire [8:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [3:0] celloutsig_0_25z;
  wire [2:0] celloutsig_0_26z;
  wire [18:0] celloutsig_0_27z;
  wire [4:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_30z;
  wire [11:0] celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire [6:0] celloutsig_0_35z;
  wire [4:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [29:0] celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [28:0] celloutsig_0_7z;
  wire [11:0] celloutsig_0_8z;
  wire [23:0] celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire [9:0] celloutsig_1_13z;
  wire [20:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire [12:0] celloutsig_1_3z;
  wire [17:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_20z = celloutsig_0_7z[1] ^ celloutsig_0_3z;
  assign celloutsig_0_2z = celloutsig_0_0z ^ in_data[11];
  assign celloutsig_0_16z = { celloutsig_0_1z[2:1], celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_1z, _00_[4], _01_[1:0] } + { celloutsig_0_14z[8:0], celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_0_17z = celloutsig_0_7z[9:3] + { celloutsig_0_10z[6:1], celloutsig_0_3z };
  reg [4:0] _07_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _07_ <= 5'h00;
    else _07_ <= celloutsig_0_35z[4:0];
  assign out_data[36:32] = _07_;
  reg [2:0] _08_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _08_ <= 3'h0;
    else _08_ <= celloutsig_0_8z[10:8];
  assign { _00_[4], _01_[1:0] } = _08_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _02_ <= 4'h0;
    else _02_ <= celloutsig_0_28z[4:1];
  assign celloutsig_0_35z = { in_data[7:6], celloutsig_0_24z, celloutsig_0_25z } & { celloutsig_0_13z[2:0], celloutsig_0_26z, celloutsig_0_4z };
  assign celloutsig_1_8z = celloutsig_1_4z[9:4] & { celloutsig_1_0z[3:2], celloutsig_1_2z };
  assign celloutsig_0_10z = { celloutsig_0_1z[2], _00_[4], _01_[1:0], celloutsig_0_1z } & { celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_0_14z = { celloutsig_0_10z[5:2], celloutsig_0_13z, celloutsig_0_3z } & { celloutsig_0_8z[5:3], celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_27z = { celloutsig_0_22z[11:8], celloutsig_0_22z[13:3], celloutsig_0_22z[5:3], celloutsig_0_24z } & { celloutsig_0_17z, celloutsig_0_14z };
  assign celloutsig_1_1z = in_data[166:159] / { 1'h1, celloutsig_1_0z[19:13] };
  assign celloutsig_1_3z = { celloutsig_1_0z[8:0], celloutsig_1_2z } / { 1'h1, celloutsig_1_0z[12:1] };
  assign celloutsig_0_7z = { in_data[43:29], celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_5z } / { 1'h1, in_data[80:53] };
  assign celloutsig_0_28z = celloutsig_0_21z[7:3] / { 1'h1, celloutsig_0_23z[6:3] };
  assign celloutsig_0_6z = { celloutsig_0_1z[2], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_5z } || { in_data[6:2], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_11z = celloutsig_0_8z[8:4] || { celloutsig_0_1z[2:1], celloutsig_0_1z };
  assign celloutsig_1_19z = celloutsig_1_3z[11] & ~(celloutsig_1_0z[5]);
  assign celloutsig_0_46z = { celloutsig_0_22z[13:3], celloutsig_0_22z[5:4], _02_, celloutsig_0_11z, celloutsig_0_32z } % { 1'h1, celloutsig_0_19z[2:0], celloutsig_0_1z, celloutsig_0_17z, celloutsig_0_2z, celloutsig_0_28z, celloutsig_0_4z, celloutsig_0_39z, celloutsig_0_20z, celloutsig_0_1z };
  assign celloutsig_1_14z = { in_data[156:145], celloutsig_1_1z, celloutsig_1_7z } % { 1'h1, celloutsig_1_13z[1], celloutsig_1_5z, celloutsig_1_12z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_6z };
  assign celloutsig_0_1z = { in_data[10:9], celloutsig_0_0z } % { 1'h1, celloutsig_0_0z, in_data[0] };
  assign celloutsig_0_19z = { celloutsig_0_16z[2:1], celloutsig_0_3z, celloutsig_0_5z } % { 1'h1, celloutsig_0_14z[8:7], celloutsig_0_12z };
  assign celloutsig_0_32z = { celloutsig_0_27z[10:6], _00_[4], _01_[1:0], celloutsig_0_2z, _00_[4], _01_[1:0] } % { 1'h1, celloutsig_0_8z[7:3], celloutsig_0_8z[8], celloutsig_0_8z[1], _02_ };
  assign celloutsig_0_25z = in_data[73:70] % { 1'h1, celloutsig_0_16z[10:8] };
  assign celloutsig_0_4z = { celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_1z } !== { in_data[53], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_5z = { celloutsig_1_0z[12:4], celloutsig_1_2z } !== celloutsig_1_4z[12:0];
  assign celloutsig_1_18z = celloutsig_1_0z[22:15] !== celloutsig_1_14z[20:13];
  assign celloutsig_1_0z = ~ in_data[136:113];
  assign celloutsig_0_23z = ~ in_data[30:22];
  assign celloutsig_1_7z = & { celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_0z[19:9] };
  assign celloutsig_0_0z = | in_data[13:0];
  assign celloutsig_1_12z = | celloutsig_1_3z[4:1];
  assign celloutsig_0_12z = | { celloutsig_0_7z[28:7], celloutsig_0_4z };
  assign celloutsig_1_6z = celloutsig_1_4z[16] & celloutsig_1_5z;
  assign celloutsig_0_24z = celloutsig_0_12z & celloutsig_0_8z[11];
  assign celloutsig_0_34z = celloutsig_0_12z & _02_[3];
  assign celloutsig_0_5z = ^ { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_15z = ^ { celloutsig_0_8z[1], celloutsig_0_13z };
  assign celloutsig_0_18z = ^ celloutsig_0_7z[28:10];
  assign celloutsig_0_3z = ^ in_data[63:42];
  assign celloutsig_0_26z = { celloutsig_0_17z[5:4], celloutsig_0_4z } << celloutsig_0_25z[2:0];
  assign celloutsig_1_13z = { celloutsig_1_4z[7:4], celloutsig_1_8z } <<< in_data[144:135];
  assign celloutsig_0_30z = { celloutsig_0_1z[1:0], celloutsig_0_11z } <<< celloutsig_0_25z[2:0];
  assign celloutsig_0_39z = { celloutsig_0_30z[2:1], celloutsig_0_30z } - { celloutsig_0_27z[10:8], celloutsig_0_34z, celloutsig_0_5z };
  assign celloutsig_1_2z = celloutsig_1_1z[5:2] ~^ celloutsig_1_0z[9:6];
  assign celloutsig_1_4z = { in_data[184:171], celloutsig_1_2z } ~^ in_data[141:124];
  assign celloutsig_0_13z = celloutsig_0_7z[9:3] ~^ celloutsig_0_7z[8:2];
  assign celloutsig_0_21z = { celloutsig_0_20z, celloutsig_0_15z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_20z, celloutsig_0_18z, _00_[4], _01_[1:0], celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_4z } ~^ { celloutsig_0_7z[7], celloutsig_0_12z, celloutsig_0_17z, celloutsig_0_19z, _00_[4], _01_[1:0] };
  assign { celloutsig_0_8z[1], celloutsig_0_8z[7], celloutsig_0_8z[9], celloutsig_0_8z[3], celloutsig_0_8z[11], celloutsig_0_8z[0], celloutsig_0_8z[6:4], celloutsig_0_8z[8], celloutsig_0_8z[10] } = { celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z } ~^ { celloutsig_0_3z, celloutsig_0_1z[2], celloutsig_0_0z, celloutsig_0_2z, in_data[19], celloutsig_0_5z, celloutsig_0_1z[1:0], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_2z };
  assign { celloutsig_0_22z[6:3], celloutsig_0_22z[13:7] } = ~ { celloutsig_0_18z, _00_[4], _01_[1:0], celloutsig_0_8z[5:3], celloutsig_0_8z[8], celloutsig_0_8z[1:0], celloutsig_0_6z };
  assign { _00_[3:2], _00_[0] } = { celloutsig_0_4z, celloutsig_0_18z, celloutsig_0_0z };
  assign _01_[12:2] = { celloutsig_0_1z[2:1], celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_1z, _00_[4] };
  assign celloutsig_0_22z[2:0] = celloutsig_0_22z[5:3];
  assign celloutsig_0_8z[2] = celloutsig_0_8z[8];
  assign { out_data[128], out_data[96], out_data[29:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_46z };
endmodule
