

Implementation tool: Xilinx Vivado v.2020.2.2
Project:             proj_axi_lite
Solution:            solution1
Device target:       xc7a35ti-csg324-1L
Report date:         Sun Feb 06 02:29:35 +0100 2022

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:            130
FF:             148
DSP:              0
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    NA
No Sequential Path
