
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2021.1-SP7.3 <build 94852>)
| Date         : Tue Nov  8 23:55:51 2022
| Design       : top
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk                  20.000       {0 10}         Declared              1258           6  {sys_clk}
 top|pclk_mod_in          1000.000     {0 500}        Declared               866           0  {pclk_mod_in}
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                          13.461       {0 6.73}       Generated (sys_clk)    228           0  {video_pll_m0/u_pll_e1/goppll/CLKOUT1}
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                          2.692        {0 1.346}      Generated (sys_clk)     49           0  {video_pll_m0/u_pll_e1/goppll/CLKOUT0}
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                          10.000       {0 5}          Generated (sys_clk)    360           0  {u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3}
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                          20.000       {0 10}         Generated (sys_clk)    160           0  {u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1}
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                          2.500        {0 1.25}       Generated (sys_clk)     21           3  {u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0}
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                          5.000        {0 2.5}        Generated (sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred)
                                                                               1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV}
 DebugCore_JCLK           50.000       {0 25}         Declared               166           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER}
 DebugCore_CAPTURE        100.000      {25 75}        Declared                11           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               top|pclk_mod_in                         
 DebugCoreClockGroup           asynchronous               DebugCore_JCLK  DebugCore_CAPTURE       
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                     50.000 MHz      96.600 MHz         20.000         10.352          9.648
 top|pclk_mod_in              1.000 MHz     129.232 MHz       1000.000          7.738        992.262
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                             74.289 MHz     159.134 MHz         13.461          6.284          7.177
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                            371.471 MHz     436.681 MHz          2.692          2.290          0.402
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                            100.000 MHz     142.106 MHz         10.000          7.037          2.963
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                             50.000 MHz     142.735 MHz         20.000          7.006         12.994
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                            400.000 MHz    1356.852 MHz          2.500          0.737          1.763
 DebugCore_JCLK              20.000 MHz     140.509 MHz         50.000          7.117         42.883
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      9.648       0.000              0           2619
 top|pclk_mod_in        top|pclk_mod_in            992.262       0.000              0           5364
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     7.177       0.000              0            753
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                    -2.590     -34.158             15             15
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.402       0.000              0             93
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.260       0.000              0             30
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     2.963       0.000              0           1977
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                    -2.500     -26.220             12             12
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                    12.994       0.000              0            520
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     2.411       0.000              0             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     1.763       0.000              0             48
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     1.625       0.000              0              9
 DebugCore_JCLK         DebugCore_JCLK              23.639       0.000              0            584
 DebugCore_CAPTURE      DebugCore_JCLK              19.689       0.000              0            118
 DebugCore_JCLK         DebugCore_CAPTURE           47.083       0.000              0             16
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.114       0.000              0           2619
 top|pclk_mod_in        top|pclk_mod_in              0.220       0.000              0           5364
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     0.167       0.000              0            753
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     0.189       0.000              0             15
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.363       0.000              0             93
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.107       0.000              0             30
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.086       0.000              0           1977
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.207       0.000              0             12
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.123       0.000              0            520
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.055       0.000              0             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.405       0.000              0             48
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.871       0.000              0              9
 DebugCore_JCLK         DebugCore_JCLK               0.261       0.000              0            584
 DebugCore_CAPTURE      DebugCore_JCLK              24.836       0.000              0            118
 DebugCore_JCLK         DebugCore_CAPTURE            0.296       0.000              0             16
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     17.500       0.000              0            298
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                    -2.320     -80.186             40             40
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     7.998       0.000              0             93
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                    17.028       0.000              0            129
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.425       0.000              0            298
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     0.058       0.000              0             40
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.561       0.000              0             93
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.401       0.000              0            129
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.102       0.000              0           1258
 top|pclk_mod_in                                   499.102       0.000              0            866
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     5.832       0.000              0            228
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -0.171      -1.368              8             49
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     1.750       0.000              0            360
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     5.750       0.000              0            160
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.397       0.000              0             21
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.820       0.000              0              1
 DebugCore_JCLK                                     24.102       0.000              0            166
 DebugCore_CAPTURE                                  49.580       0.000              0             11
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     12.039       0.000              0           2619
 top|pclk_mod_in        top|pclk_mod_in            993.829       0.000              0           5364
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     8.627       0.000              0            753
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                    -1.896     -25.657             15             15
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.916       0.000              0             93
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.925       0.000              0             30
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     3.385       0.000              0           1977
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                    -1.926     -19.891             12             12
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                    14.882       0.000              0            520
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     2.893       0.000              0             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     1.870       0.000              0             48
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     2.317       0.000              0              9
 DebugCore_JCLK         DebugCore_JCLK              23.982       0.000              0            584
 DebugCore_CAPTURE      DebugCore_JCLK              21.043       0.000              0            118
 DebugCore_JCLK         DebugCore_CAPTURE           47.528       0.000              0             16
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.153       0.000              0           2619
 top|pclk_mod_in        top|pclk_mod_in              0.256       0.000              0           5364
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     0.189       0.000              0            753
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     0.230       0.000              0             15
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.318       0.000              0             93
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.139       0.000              0             30
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.144       0.000              0           1977
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.240       0.000              0             12
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.172       0.000              0            520
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.283       0.000              0             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.343       0.000              0             48
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.756       0.000              0              9
 DebugCore_JCLK         DebugCore_JCLK               0.273       0.000              0            584
 DebugCore_CAPTURE      DebugCore_JCLK              25.017       0.000              0            118
 DebugCore_JCLK         DebugCore_CAPTURE            0.453       0.000              0             16
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     18.040       0.000              0            298
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                    -1.758     -60.606             40             40
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     8.403       0.000              0             93
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                    17.647       0.000              0            129
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.401       0.000              0            298
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     0.142       0.000              0             40
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.485       0.000              0             93
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.369       0.000              0            129
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.447       0.000              0           1258
 top|pclk_mod_in                                   499.447       0.000              0            866
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     6.177       0.000              0            228
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -0.171      -1.368              8             49
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     1.840       0.000              0            360
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     6.000       0.000              0            160
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.397       0.000              0             21
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.844       0.000              0              1
 DebugCore_JCLK                                     24.447       0.000              0            166
 DebugCore_CAPTURE                                  49.700       0.000              0             11
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : fifo_led/u_WS2812/i[5]/opit_0_inv_A2Q21/CLK
Endpoint    : fifo_led/u_WS2812/RZ3/opit_0_inv/D
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.297  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.687
  Launch Clock Delay      :  4.400
  Clock Pessimism Removal :  0.416
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.836       4.400         sys_clk_g        
 CLMA_70_216/CLK                                                           r       fifo_led/u_WS2812/i[5]/opit_0_inv_A2Q21/CLK

 CLMA_70_216/Q0                    tco                   0.261       4.661 r       fifo_led/u_WS2812/i[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.429       5.090         fifo_led/u_WS2812/i [4]
                                                         0.334       5.424 r       fifo_led/u_WS2812/N207.fsub_5/gateop_A2/Cout
                                                         0.000       5.424         fifo_led/u_WS2812/fifo_led/u_WS2812/N207.co [6]
 CLMS_66_217/Y2                    td                    0.198       5.622 r       fifo_led/u_WS2812/N207.fsub_7/gateop_A2/Y0
                                   net (fanout=1)        0.419       6.041         fifo_led/u_WS2812/N207 [6]
 CLMS_66_213/Y1                    td                    0.169       6.210 r       fifo_led/u_WS2812/N209_or_2/gateop_perm/Z
                                   net (fanout=1)        0.427       6.637         fifo_led/u_WS2812/_N12208
 CLMS_66_221/Y3                    td                    0.209       6.846 r       fifo_led/u_WS2812/N209_or_6/gateop_perm/Z
                                   net (fanout=4)        0.977       7.823         fifo_led/u_WS2812/_N2294
 CLMS_66_189/Y1                    td                    0.169       7.992 r       fifo_led/u_WS2812/N209_mux_28/gateop_perm/Z
                                   net (fanout=9)        0.842       8.834         fifo_led/u_WS2812/_N6976
 CLMA_66_168/Y2                    td                    0.165       8.999 r       fifo_led/u_WS2812/N211_24_4/gateop_perm/Z
                                   net (fanout=1)        0.262       9.261         fifo_led/u_WS2812/_N9575
 CLMA_66_168/Y3                    td                    0.169       9.430 r       fifo_led/u_WS2812/N211_24_7/gateop_perm/Z
                                   net (fanout=2)        0.840      10.270         fifo_led/u_WS2812/_N6185
 CLMA_50_157/Y0                    td                    0.282      10.552 r       fifo_led/u_WS2812/N211_23/gateop/F
                                   net (fanout=1)        0.968      11.520         fifo_led/u_WS2812/_N6184
 CLMA_70_173/Y2                    td                    0.216      11.736 r       fifo_led/u_WS2812/N211_1_54/gateop_perm/Z
                                   net (fanout=1)        0.850      12.586         fifo_led/u_WS2812/_N12038
 CLMA_70_197/Y2                    td                    0.216      12.802 r       fifo_led/u_WS2812/RGB_RZ/opit_0_inv_MUX4TO1Q/F
                                   net (fanout=19)       1.536      14.338         fifo_led/u_WS2812/N6758
 CLMA_86_224/M2                                                            r       fifo_led/u_WS2812/RZ3/opit_0_inv/D

 Data arrival time                                                  14.338         Logic Levels: 9  
                                                                                   Logic: 2.388ns(24.029%), Route: 7.550ns(75.971%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.539      23.687         sys_clk_g        
 CLMA_86_224/CLK                                                           r       fifo_led/u_WS2812/RZ3/opit_0_inv/CLK
 clock pessimism                                         0.416      24.103                          
 clock uncertainty                                      -0.050      24.053                          

 Setup time                                             -0.067      23.986                          

 Data required time                                                 23.986                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.986                          
 Data arrival time                                                  14.338                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.648                          
====================================================================================================

====================================================================================================

Startpoint  : fifo_led/u_WS2812/i[5]/opit_0_inv_A2Q21/CLK
Endpoint    : fifo_led/u_WS2812/RZ13/opit_0_inv/D
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.286  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.698
  Launch Clock Delay      :  4.400
  Clock Pessimism Removal :  0.416
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.836       4.400         sys_clk_g        
 CLMA_70_216/CLK                                                           r       fifo_led/u_WS2812/i[5]/opit_0_inv_A2Q21/CLK

 CLMA_70_216/Q0                    tco                   0.261       4.661 r       fifo_led/u_WS2812/i[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.429       5.090         fifo_led/u_WS2812/i [4]
                                                         0.334       5.424 r       fifo_led/u_WS2812/N207.fsub_5/gateop_A2/Cout
                                                         0.000       5.424         fifo_led/u_WS2812/fifo_led/u_WS2812/N207.co [6]
 CLMS_66_217/Y2                    td                    0.198       5.622 r       fifo_led/u_WS2812/N207.fsub_7/gateop_A2/Y0
                                   net (fanout=1)        0.419       6.041         fifo_led/u_WS2812/N207 [6]
 CLMS_66_213/Y1                    td                    0.169       6.210 r       fifo_led/u_WS2812/N209_or_2/gateop_perm/Z
                                   net (fanout=1)        0.427       6.637         fifo_led/u_WS2812/_N12208
 CLMS_66_221/Y3                    td                    0.209       6.846 r       fifo_led/u_WS2812/N209_or_6/gateop_perm/Z
                                   net (fanout=4)        0.977       7.823         fifo_led/u_WS2812/_N2294
 CLMS_66_189/Y1                    td                    0.169       7.992 r       fifo_led/u_WS2812/N209_mux_28/gateop_perm/Z
                                   net (fanout=9)        0.842       8.834         fifo_led/u_WS2812/_N6976
 CLMA_66_168/Y2                    td                    0.165       8.999 r       fifo_led/u_WS2812/N211_24_4/gateop_perm/Z
                                   net (fanout=1)        0.262       9.261         fifo_led/u_WS2812/_N9575
 CLMA_66_168/Y3                    td                    0.169       9.430 r       fifo_led/u_WS2812/N211_24_7/gateop_perm/Z
                                   net (fanout=2)        0.840      10.270         fifo_led/u_WS2812/_N6185
 CLMA_50_157/Y0                    td                    0.282      10.552 r       fifo_led/u_WS2812/N211_23/gateop/F
                                   net (fanout=1)        0.968      11.520         fifo_led/u_WS2812/_N6184
 CLMA_70_173/Y2                    td                    0.216      11.736 r       fifo_led/u_WS2812/N211_1_54/gateop_perm/Z
                                   net (fanout=1)        0.850      12.586         fifo_led/u_WS2812/_N12038
 CLMA_70_197/Y2                    td                    0.216      12.802 r       fifo_led/u_WS2812/RGB_RZ/opit_0_inv_MUX4TO1Q/F
                                   net (fanout=19)       1.415      14.217         fifo_led/u_WS2812/N6758
 CLMA_98_240/M0                                                            r       fifo_led/u_WS2812/RZ13/opit_0_inv/D

 Data arrival time                                                  14.217         Logic Levels: 9  
                                                                                   Logic: 2.388ns(24.325%), Route: 7.429ns(75.675%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.550      23.698         sys_clk_g        
 CLMA_98_240/CLK                                                           r       fifo_led/u_WS2812/RZ13/opit_0_inv/CLK
 clock pessimism                                         0.416      24.114                          
 clock uncertainty                                      -0.050      24.064                          

 Setup time                                             -0.067      23.997                          

 Data required time                                                 23.997                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.997                          
 Data arrival time                                                  14.217                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.780                          
====================================================================================================

====================================================================================================

Startpoint  : fifo_led/u_WS2812/i[5]/opit_0_inv_A2Q21/CLK
Endpoint    : fifo_led/u_WS2812/RZ9/opit_0_inv/D
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.309  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.675
  Launch Clock Delay      :  4.400
  Clock Pessimism Removal :  0.416
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.836       4.400         sys_clk_g        
 CLMA_70_216/CLK                                                           r       fifo_led/u_WS2812/i[5]/opit_0_inv_A2Q21/CLK

 CLMA_70_216/Q0                    tco                   0.261       4.661 r       fifo_led/u_WS2812/i[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.429       5.090         fifo_led/u_WS2812/i [4]
                                                         0.334       5.424 r       fifo_led/u_WS2812/N207.fsub_5/gateop_A2/Cout
                                                         0.000       5.424         fifo_led/u_WS2812/fifo_led/u_WS2812/N207.co [6]
 CLMS_66_217/Y2                    td                    0.198       5.622 r       fifo_led/u_WS2812/N207.fsub_7/gateop_A2/Y0
                                   net (fanout=1)        0.419       6.041         fifo_led/u_WS2812/N207 [6]
 CLMS_66_213/Y1                    td                    0.169       6.210 r       fifo_led/u_WS2812/N209_or_2/gateop_perm/Z
                                   net (fanout=1)        0.427       6.637         fifo_led/u_WS2812/_N12208
 CLMS_66_221/Y3                    td                    0.209       6.846 r       fifo_led/u_WS2812/N209_or_6/gateop_perm/Z
                                   net (fanout=4)        0.977       7.823         fifo_led/u_WS2812/_N2294
 CLMS_66_189/Y1                    td                    0.169       7.992 r       fifo_led/u_WS2812/N209_mux_28/gateop_perm/Z
                                   net (fanout=9)        0.842       8.834         fifo_led/u_WS2812/_N6976
 CLMA_66_168/Y2                    td                    0.165       8.999 r       fifo_led/u_WS2812/N211_24_4/gateop_perm/Z
                                   net (fanout=1)        0.262       9.261         fifo_led/u_WS2812/_N9575
 CLMA_66_168/Y3                    td                    0.169       9.430 r       fifo_led/u_WS2812/N211_24_7/gateop_perm/Z
                                   net (fanout=2)        0.840      10.270         fifo_led/u_WS2812/_N6185
 CLMA_50_157/Y0                    td                    0.282      10.552 r       fifo_led/u_WS2812/N211_23/gateop/F
                                   net (fanout=1)        0.968      11.520         fifo_led/u_WS2812/_N6184
 CLMA_70_173/Y2                    td                    0.216      11.736 r       fifo_led/u_WS2812/N211_1_54/gateop_perm/Z
                                   net (fanout=1)        0.850      12.586         fifo_led/u_WS2812/_N12038
 CLMA_70_197/Y2                    td                    0.216      12.802 r       fifo_led/u_WS2812/RGB_RZ/opit_0_inv_MUX4TO1Q/F
                                   net (fanout=19)       1.387      14.189         fifo_led/u_WS2812/N6758
 CLMS_102_225/M2                                                           r       fifo_led/u_WS2812/RZ9/opit_0_inv/D

 Data arrival time                                                  14.189         Logic Levels: 9  
                                                                                   Logic: 2.388ns(24.395%), Route: 7.401ns(75.605%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.527      23.675         sys_clk_g        
 CLMS_102_225/CLK                                                          r       fifo_led/u_WS2812/RZ9/opit_0_inv/CLK
 clock pessimism                                         0.416      24.091                          
 clock uncertainty                                      -0.050      24.041                          

 Setup time                                             -0.067      23.974                          

 Data required time                                                 23.974                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.974                          
 Data arrival time                                                  14.189                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.785                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/TRIG0_ff[0][21]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[1][21]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.326  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.451
  Launch Clock Delay      :  3.709
  Clock Pessimism Removal :  -0.416
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.561       3.709         sys_clk_g        
 CLMA_70_245/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[0][21]/opit_0_inv/CLK

 CLMA_70_245/Q2                    tco                   0.218       3.927 f       u_CORES/u_debug_core_0/TRIG0_ff[0][21]/opit_0_inv/Q
                                   net (fanout=1)        0.255       4.182         u_CORES/u_debug_core_0/TRIG0_ff[0] [21]
 CLMA_66_248/AD                                                            f       u_CORES/u_debug_core_0/TRIG0_ff[1][21]/opit_0_inv/D

 Data arrival time                                                   4.182         Logic Levels: 0  
                                                                                   Logic: 0.218ns(46.089%), Route: 0.255ns(53.911%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.887       4.451         sys_clk_g        
 CLMA_66_248/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[1][21]/opit_0_inv/CLK
 clock pessimism                                        -0.416       4.035                          
 clock uncertainty                                       0.000       4.035                          

 Hold time                                               0.033       4.068                          

 Data required time                                                  4.068                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.068                          
 Data arrival time                                                   4.182                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.114                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/DATA_ff[0][2]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/DA0[3]
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.323  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.433
  Launch Clock Delay      :  3.694
  Clock Pessimism Removal :  -0.416
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.546       3.694         sys_clk_g        
 CLMA_50_244/CLK                                                           r       u_CORES/u_debug_core_0/DATA_ff[0][2]/opit_0/CLK

 CLMA_50_244/Q1                    tco                   0.218       3.912 f       u_CORES/u_debug_core_0/DATA_ff[0][2]/opit_0/Q
                                   net (fanout=1)        0.370       4.282         u_CORES/u_debug_core_0/DATA_ff[0] [2]
 DRM_62_248/DA0[3]                                                         f       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/DA0[3]

 Data arrival time                                                   4.282         Logic Levels: 0  
                                                                                   Logic: 0.218ns(37.075%), Route: 0.370ns(62.925%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.869       4.433         sys_clk_g        
 DRM_62_248/CLKA[0]                                                        r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 clock pessimism                                        -0.416       4.017                          
 clock uncertainty                                       0.000       4.017                          

 Hold time                                               0.137       4.154                          

 Data required time                                                  4.154                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.154                          
 Data arrival time                                                   4.282                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.128                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/trig0_d2[21]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][21]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.329  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.457
  Launch Clock Delay      :  3.712
  Clock Pessimism Removal :  -0.416
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.564       3.712         sys_clk_g        
 CLMS_86_245/CLK                                                           r       u_CORES/u_debug_core_0/trig0_d2[21]/opit_0/CLK

 CLMS_86_245/Q2                    tco                   0.218       3.930 f       u_CORES/u_debug_core_0/trig0_d2[21]/opit_0/Q
                                   net (fanout=1)        0.180       4.110         u_CORES/u_debug_core_0/trig0_d2 [21]
 CLMA_86_248/C4                                                            f       u_CORES/u_debug_core_0/data_pipe[0][21]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.110         Logic Levels: 0  
                                                                                   Logic: 0.218ns(54.774%), Route: 0.180ns(45.226%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.893       4.457         sys_clk_g        
 CLMA_86_248/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[0][21]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.416       4.041                          
 clock uncertainty                                       0.000       4.041                          

 Hold time                                              -0.082       3.959                          

 Data required time                                                  3.959                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.959                          
 Data arrival time                                                   4.110                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.151                          
====================================================================================================

====================================================================================================

Startpoint  : block_mean_cal/u_rgb_to_gray/hs_d[2]/opit_0_inv/CLK
Endpoint    : block_mean_cal/u_block_mean/h_reg[27][13]/opit_0_inv_AQ_perm/Cin
Path Group  : top|pclk_mod_in
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.345  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.284
  Launch Clock Delay      :  3.978
  Clock Pessimism Removal :  0.349
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    1.100       1.159 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.159         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.067       1.226 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.132         _N17             
 USCM_74_105/CLK_USCM              td                    0.000       2.132 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=866)      1.846       3.978         pclk_mod_in_g    
 CLMS_126_9/CLK                                                            r       block_mean_cal/u_rgb_to_gray/hs_d[2]/opit_0_inv/CLK

 CLMS_126_9/Q1                     tco                   0.261       4.239 r       block_mean_cal/u_rgb_to_gray/hs_d[2]/opit_0_inv/Q
                                   net (fanout=286)      3.242       7.481         block_mean_cal/g_hs_o
 CLMA_58_144/Y0                    td                    0.164       7.645 r       block_mean_cal/u_block_mean/N3/gateop_perm/Z
                                   net (fanout=320)      2.653      10.298         block_mean_cal/u_block_mean/hs_rise
                                                         0.382      10.680 r       block_mean_cal/u_block_mean/h_reg[27][0]/opit_0_inv_A2Q1/Cout
                                                         0.000      10.680         block_mean_cal/u_block_mean/_N1210
 CLMA_118_200/COUT                 td                    0.097      10.777 r       block_mean_cal/u_block_mean/h_reg[27][2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.777         block_mean_cal/u_block_mean/_N1212
                                                         0.060      10.837 r       block_mean_cal/u_block_mean/h_reg[27][4]/opit_0_inv_A2Q21/Cout
                                                         0.000      10.837         block_mean_cal/u_block_mean/_N1214
 CLMA_118_204/COUT                 td                    0.097      10.934 r       block_mean_cal/u_block_mean/h_reg[27][6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.934         block_mean_cal/u_block_mean/_N1216
                                                         0.060      10.994 r       block_mean_cal/u_block_mean/h_reg[27][8]/opit_0_inv_A2Q21/Cout
                                                         0.000      10.994         block_mean_cal/u_block_mean/_N1218
 CLMA_118_208/COUT                 td                    0.097      11.091 r       block_mean_cal/u_block_mean/h_reg[27][10]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.091         block_mean_cal/u_block_mean/_N1220
                                                         0.059      11.150 f       block_mean_cal/u_block_mean/h_reg[27][12]/opit_0_inv_A2Q21/Cout
                                                         0.000      11.150         block_mean_cal/u_block_mean/_N1222
                                                                           f       block_mean_cal/u_block_mean/h_reg[27][13]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                  11.150         Logic Levels: 4  
                                                                                   Logic: 1.277ns(17.805%), Route: 5.895ns(82.195%)
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                      1000.000    1000.000 r                        
 T18                                                     0.000    1000.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059    1000.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.916    1000.975 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.975         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.054    1001.029 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.754    1001.783         _N17             
 USCM_74_105/CLK_USCM              td                    0.000    1001.783 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=866)      1.501    1003.284         pclk_mod_in_g    
 CLMA_118_212/CLK                                                          r       block_mean_cal/u_block_mean/h_reg[27][13]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.349    1003.633                          
 clock uncertainty                                      -0.050    1003.583                          

 Setup time                                             -0.171    1003.412                          

 Data required time                                               1003.412                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.412                          
 Data arrival time                                                  11.150                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.262                          
====================================================================================================

====================================================================================================

Startpoint  : block_mean_cal/u_rgb_to_gray/hs_d[2]/opit_0_inv/CLK
Endpoint    : block_mean_cal/u_block_mean/h_reg[27][12]/opit_0_inv_A2Q21/Cin
Path Group  : top|pclk_mod_in
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.345  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.284
  Launch Clock Delay      :  3.978
  Clock Pessimism Removal :  0.349
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    1.100       1.159 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.159         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.067       1.226 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.132         _N17             
 USCM_74_105/CLK_USCM              td                    0.000       2.132 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=866)      1.846       3.978         pclk_mod_in_g    
 CLMS_126_9/CLK                                                            r       block_mean_cal/u_rgb_to_gray/hs_d[2]/opit_0_inv/CLK

 CLMS_126_9/Q1                     tco                   0.261       4.239 r       block_mean_cal/u_rgb_to_gray/hs_d[2]/opit_0_inv/Q
                                   net (fanout=286)      3.242       7.481         block_mean_cal/g_hs_o
 CLMA_58_144/Y0                    td                    0.164       7.645 r       block_mean_cal/u_block_mean/N3/gateop_perm/Z
                                   net (fanout=320)      2.653      10.298         block_mean_cal/u_block_mean/hs_rise
                                                         0.382      10.680 r       block_mean_cal/u_block_mean/h_reg[27][0]/opit_0_inv_A2Q1/Cout
                                                         0.000      10.680         block_mean_cal/u_block_mean/_N1210
 CLMA_118_200/COUT                 td                    0.097      10.777 r       block_mean_cal/u_block_mean/h_reg[27][2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.777         block_mean_cal/u_block_mean/_N1212
                                                         0.060      10.837 r       block_mean_cal/u_block_mean/h_reg[27][4]/opit_0_inv_A2Q21/Cout
                                                         0.000      10.837         block_mean_cal/u_block_mean/_N1214
 CLMA_118_204/COUT                 td                    0.097      10.934 r       block_mean_cal/u_block_mean/h_reg[27][6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.934         block_mean_cal/u_block_mean/_N1216
                                                         0.060      10.994 r       block_mean_cal/u_block_mean/h_reg[27][8]/opit_0_inv_A2Q21/Cout
                                                         0.000      10.994         block_mean_cal/u_block_mean/_N1218
 CLMA_118_208/COUT                 td                    0.095      11.089 f       block_mean_cal/u_block_mean/h_reg[27][10]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.089         block_mean_cal/u_block_mean/_N1220
 CLMA_118_212/CIN                                                          f       block_mean_cal/u_block_mean/h_reg[27][12]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  11.089         Logic Levels: 4  
                                                                                   Logic: 1.216ns(17.100%), Route: 5.895ns(82.900%)
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                      1000.000    1000.000 r                        
 T18                                                     0.000    1000.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059    1000.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.916    1000.975 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.975         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.054    1001.029 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.754    1001.783         _N17             
 USCM_74_105/CLK_USCM              td                    0.000    1001.783 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=866)      1.501    1003.284         pclk_mod_in_g    
 CLMA_118_212/CLK                                                          r       block_mean_cal/u_block_mean/h_reg[27][12]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.349    1003.633                          
 clock uncertainty                                      -0.050    1003.583                          

 Setup time                                             -0.171    1003.412                          

 Data required time                                               1003.412                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.412                          
 Data arrival time                                                  11.089                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.323                          
====================================================================================================

====================================================================================================

Startpoint  : block_mean_cal/u_rgb_to_gray/hs_d[2]/opit_0_inv/CLK
Endpoint    : block_mean_cal/u_block_mean/h_reg[27][10]/opit_0_inv_A2Q21/Cin
Path Group  : top|pclk_mod_in
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.350  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.279
  Launch Clock Delay      :  3.978
  Clock Pessimism Removal :  0.349
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    1.100       1.159 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.159         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.067       1.226 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.132         _N17             
 USCM_74_105/CLK_USCM              td                    0.000       2.132 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=866)      1.846       3.978         pclk_mod_in_g    
 CLMS_126_9/CLK                                                            r       block_mean_cal/u_rgb_to_gray/hs_d[2]/opit_0_inv/CLK

 CLMS_126_9/Q1                     tco                   0.261       4.239 r       block_mean_cal/u_rgb_to_gray/hs_d[2]/opit_0_inv/Q
                                   net (fanout=286)      3.242       7.481         block_mean_cal/g_hs_o
 CLMA_58_144/Y0                    td                    0.164       7.645 r       block_mean_cal/u_block_mean/N3/gateop_perm/Z
                                   net (fanout=320)      2.653      10.298         block_mean_cal/u_block_mean/hs_rise
                                                         0.382      10.680 r       block_mean_cal/u_block_mean/h_reg[27][0]/opit_0_inv_A2Q1/Cout
                                                         0.000      10.680         block_mean_cal/u_block_mean/_N1210
 CLMA_118_200/COUT                 td                    0.097      10.777 r       block_mean_cal/u_block_mean/h_reg[27][2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.777         block_mean_cal/u_block_mean/_N1212
                                                         0.060      10.837 r       block_mean_cal/u_block_mean/h_reg[27][4]/opit_0_inv_A2Q21/Cout
                                                         0.000      10.837         block_mean_cal/u_block_mean/_N1214
 CLMA_118_204/COUT                 td                    0.097      10.934 r       block_mean_cal/u_block_mean/h_reg[27][6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.934         block_mean_cal/u_block_mean/_N1216
                                                         0.059      10.993 f       block_mean_cal/u_block_mean/h_reg[27][8]/opit_0_inv_A2Q21/Cout
                                                         0.000      10.993         block_mean_cal/u_block_mean/_N1218
                                                                           f       block_mean_cal/u_block_mean/h_reg[27][10]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  10.993         Logic Levels: 3  
                                                                                   Logic: 1.120ns(15.966%), Route: 5.895ns(84.034%)
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                      1000.000    1000.000 r                        
 T18                                                     0.000    1000.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059    1000.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.916    1000.975 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.975         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.054    1001.029 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.754    1001.783         _N17             
 USCM_74_105/CLK_USCM              td                    0.000    1001.783 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=866)      1.496    1003.279         pclk_mod_in_g    
 CLMA_118_208/CLK                                                          r       block_mean_cal/u_block_mean/h_reg[27][10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.349    1003.628                          
 clock uncertainty                                      -0.050    1003.578                          

 Setup time                                             -0.171    1003.407                          

 Data required time                                               1003.407                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.407                          
 Data arrival time                                                  10.993                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.414                          
====================================================================================================

====================================================================================================

Startpoint  : fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/CLK
Endpoint    : fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRA[10]
Path Group  : top|pclk_mod_in
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.061  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.962
  Launch Clock Delay      :  3.301
  Clock Pessimism Removal :  -0.600
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.916       0.975 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.975         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.054       1.029 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.754       1.783         _N17             
 USCM_74_105/CLK_USCM              td                    0.000       1.783 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=866)      1.518       3.301         pclk_mod_in_g    
 CLMA_58_217/CLK                                                           r       fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/CLK

 CLMA_58_217/Q3                    tco                   0.218       3.519 f       fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Q1
                                   net (fanout=5)        0.248       3.767         fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/wr_addr [7]
 DRM_62_208/ADA1[10]                                                       f       fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRA[10]

 Data arrival time                                                   3.767         Logic Levels: 0  
                                                                                   Logic: 0.218ns(46.781%), Route: 0.248ns(53.219%)
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    1.100       1.159 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.159         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.067       1.226 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.132         _N17             
 USCM_74_105/CLK_USCM              td                    0.000       2.132 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=866)      1.830       3.962         pclk_mod_in_g    
 DRM_62_208/CLKA[1]                                                        r       fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.600       3.362                          
 clock uncertainty                                       0.000       3.362                          

 Hold time                                               0.185       3.547                          

 Data required time                                                  3.547                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.547                          
 Data arrival time                                                   3.767                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.220                          
====================================================================================================

====================================================================================================

Startpoint  : fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK
Endpoint    : fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRA[4]
Path Group  : top|pclk_mod_in
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.066  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.962
  Launch Clock Delay      :  3.296
  Clock Pessimism Removal :  -0.600
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.916       0.975 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.975         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.054       1.029 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.754       1.783         _N17             
 USCM_74_105/CLK_USCM              td                    0.000       1.783 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=866)      1.513       3.296         pclk_mod_in_g    
 CLMA_58_213/CLK                                                           r       fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK

 CLMA_58_213/Q1                    tco                   0.218       3.514 f       fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=5)        0.256       3.770         fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/wr_addr [1]
 DRM_62_208/ADA1[4]                                                        f       fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRA[4]

 Data arrival time                                                   3.770         Logic Levels: 0  
                                                                                   Logic: 0.218ns(45.992%), Route: 0.256ns(54.008%)
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    1.100       1.159 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.159         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.067       1.226 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.132         _N17             
 USCM_74_105/CLK_USCM              td                    0.000       2.132 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=866)      1.830       3.962         pclk_mod_in_g    
 DRM_62_208/CLKA[1]                                                        r       fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.600       3.362                          
 clock uncertainty                                       0.000       3.362                          

 Hold time                                               0.185       3.547                          

 Data required time                                                  3.547                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.547                          
 Data arrival time                                                   3.770                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.223                          
====================================================================================================

====================================================================================================

Startpoint  : fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK
Endpoint    : fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRA[5]
Path Group  : top|pclk_mod_in
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.066  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.962
  Launch Clock Delay      :  3.296
  Clock Pessimism Removal :  -0.600
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.916       0.975 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.975         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.054       1.029 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.754       1.783         _N17             
 USCM_74_105/CLK_USCM              td                    0.000       1.783 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=866)      1.513       3.296         pclk_mod_in_g    
 CLMA_58_213/CLK                                                           r       fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK

 CLMA_58_213/Q2                    tco                   0.218       3.514 f       fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.259       3.773         fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/wr_addr [2]
 DRM_62_208/ADA1[5]                                                        f       fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRA[5]

 Data arrival time                                                   3.773         Logic Levels: 0  
                                                                                   Logic: 0.218ns(45.702%), Route: 0.259ns(54.298%)
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    1.100       1.159 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.159         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.067       1.226 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.132         _N17             
 USCM_74_105/CLK_USCM              td                    0.000       2.132 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=866)      1.830       3.962         pclk_mod_in_g    
 DRM_62_208/CLKA[1]                                                        r       fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.600       3.362                          
 clock uncertainty                                       0.000       3.362                          

 Hold time                                               0.185       3.547                          

 Data required time                                                  3.547                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.547                          
 Data arrival time                                                   3.773                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.226                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encr/n0q_m[2]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/encr/cnt[4]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.104  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.145
  Launch Clock Delay      :  7.438
  Clock Pessimism Removal :  1.189
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523       5.093 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       5.570 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.868       7.438         video_clk        
 CLMA_106_257/CLK                                                          r       dvi_encoder_m0/encr/n0q_m[2]/opit_0_L5Q_perm/CLK

 CLMA_106_257/Q3                   tco                   0.261       7.699 r       dvi_encoder_m0/encr/n0q_m[2]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.849       8.548         dvi_encoder_m0/encr/n0q_m [2]
 CLMA_118_272/Y1                   td                    0.363       8.911 r       dvi_encoder_m0/encr/N94.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.419       9.330         _N8              
 CLMS_114_277/Y0                   td                    0.164       9.494 r       dvi_encoder_m0/encr/N95/gateop_perm/Z
                                   net (fanout=12)       0.497       9.991         dvi_encoder_m0/encr/decision2
 CLMA_106_285/Y0                   td                    0.164      10.155 r       dvi_encoder_m0/encr/N243_7[2]/gateop_perm/Z
                                   net (fanout=1)        0.813      10.968         dvi_encoder_m0/encr/nb9 [2]
 CLMA_114_280/Y3                   td                    0.463      11.431 r       dvi_encoder_m0/encr/N243_8_3/gateop_A2/Y1
                                   net (fanout=2)        0.622      12.053         dvi_encoder_m0/encr/nb6 [3]
 CLMA_106_289/COUT                 td                    0.431      12.484 r       dvi_encoder_m0/encr/N243_5.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.484         dvi_encoder_m0/encr/dvi_encoder_m0/encr/N243_5.co [4]
 CLMA_106_293/Y0                   td                    0.198      12.682 r       dvi_encoder_m0/encr/N243_5.fsub_5/gateop/Y
                                   net (fanout=1)        0.653      13.335         dvi_encoder_m0/encr/nb5 [4]
 CLMA_114_288/B4                                                           r       dvi_encoder_m0/encr/cnt[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  13.335         Logic Levels: 6  
                                                                                   Logic: 2.044ns(34.662%), Route: 3.853ns(65.338%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        13.461      13.461 r                        
 B5                                                      0.000      13.461 r       sys_clk (port)   
                                   net (fanout=1)        0.093      13.554         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      14.470 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.470         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      14.524 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      15.609         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      15.609 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656      17.265         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.435      17.700 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396      18.096         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      18.096 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.510      19.606         video_clk        
 CLMA_114_288/CLK                                                          r       dvi_encoder_m0/encr/cnt[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.189      20.795                          
 clock uncertainty                                      -0.150      20.645                          

 Setup time                                             -0.133      20.512                          

 Data required time                                                 20.512                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.512                          
 Data arrival time                                                  13.335                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.177                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encr/n0q_m[2]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/encr/cnt[3]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.104  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.145
  Launch Clock Delay      :  7.438
  Clock Pessimism Removal :  1.189
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523       5.093 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       5.570 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.868       7.438         video_clk        
 CLMA_106_257/CLK                                                          r       dvi_encoder_m0/encr/n0q_m[2]/opit_0_L5Q_perm/CLK

 CLMA_106_257/Q3                   tco                   0.261       7.699 r       dvi_encoder_m0/encr/n0q_m[2]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.849       8.548         dvi_encoder_m0/encr/n0q_m [2]
 CLMA_118_272/Y1                   td                    0.363       8.911 r       dvi_encoder_m0/encr/N94.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.419       9.330         _N8              
 CLMS_114_277/Y0                   td                    0.164       9.494 r       dvi_encoder_m0/encr/N95/gateop_perm/Z
                                   net (fanout=12)       0.497       9.991         dvi_encoder_m0/encr/decision2
 CLMA_106_285/Y0                   td                    0.164      10.155 r       dvi_encoder_m0/encr/N243_7[2]/gateop_perm/Z
                                   net (fanout=1)        0.813      10.968         dvi_encoder_m0/encr/nb9 [2]
 CLMA_114_280/Y2                   td                    0.284      11.252 r       dvi_encoder_m0/encr/N243_8_3/gateop_A2/Y0
                                   net (fanout=2)        0.639      11.891         dvi_encoder_m0/encr/nb6 [2]
 CLMA_106_289/Y3                   td                    0.571      12.462 r       dvi_encoder_m0/encr/N243_5.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.659      13.121         dvi_encoder_m0/encr/nb5 [3]
 CLMA_114_288/A4                                                           r       dvi_encoder_m0/encr/cnt[3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  13.121         Logic Levels: 5  
                                                                                   Logic: 1.807ns(31.797%), Route: 3.876ns(68.203%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        13.461      13.461 r                        
 B5                                                      0.000      13.461 r       sys_clk (port)   
                                   net (fanout=1)        0.093      13.554         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      14.470 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.470         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      14.524 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      15.609         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      15.609 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656      17.265         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.435      17.700 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396      18.096         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      18.096 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.510      19.606         video_clk        
 CLMA_114_288/CLK                                                          r       dvi_encoder_m0/encr/cnt[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.189      20.795                          
 clock uncertainty                                      -0.150      20.645                          

 Setup time                                             -0.130      20.515                          

 Data required time                                                 20.515                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.515                          
 Data arrival time                                                  13.121                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.394                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/n0q_m[2]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/encb/cnt[4]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.078  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.169
  Launch Clock Delay      :  7.436
  Clock Pessimism Removal :  1.189
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523       5.093 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       5.570 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.866       7.436         video_clk        
 CLMS_134_261/CLK                                                          r       dvi_encoder_m0/encb/n0q_m[2]/opit_0_L5Q_perm/CLK

 CLMS_134_261/Q0                   tco                   0.261       7.697 r       dvi_encoder_m0/encb/n0q_m[2]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.928       8.625         dvi_encoder_m0/encb/n0q_m [2]
 CLMA_138_265/Y1                   td                    0.363       8.988 r       dvi_encoder_m0/encb/N94.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.719       9.707         _N2              
 CLMA_138_277/Y0                   td                    0.164       9.871 r       dvi_encoder_m0/encb/N95/gateop_perm/Z
                                   net (fanout=20)       0.440      10.311         dvi_encoder_m0/encb/decision2
 CLMA_134_272/Y1                   td                    0.169      10.480 r       dvi_encoder_m0/encb/N243_7[1]/gateop_perm/Z
                                   net (fanout=1)        0.419      10.899         dvi_encoder_m0/encb/nb9 [1]
                                                         0.387      11.286 r       dvi_encoder_m0/encb/N243_8_1/gateop_A2/Cout
                                                         0.000      11.286         dvi_encoder_m0/encb/_N3027
 CLMA_138_276/Y3                   td                    0.380      11.666 r       dvi_encoder_m0/encb/N243_8_3/gateop_A2/Y1
                                   net (fanout=2)        0.288      11.954         dvi_encoder_m0/encb/nb6 [3]
 CLMS_134_277/COUT                 td                    0.431      12.385 r       dvi_encoder_m0/encb/N243_5.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.385         dvi_encoder_m0/encb/dvi_encoder_m0/encb/N243_5.co [4]
 CLMS_134_281/Y0                   td                    0.198      12.583 r       dvi_encoder_m0/encb/N243_5.fsub_5/gateop/Y
                                   net (fanout=1)        0.439      13.022         dvi_encoder_m0/encb/nb5 [4]
 CLMA_142_280/B4                                                           r       dvi_encoder_m0/encb/cnt[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  13.022         Logic Levels: 6  
                                                                                   Logic: 2.353ns(42.123%), Route: 3.233ns(57.877%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        13.461      13.461 r                        
 B5                                                      0.000      13.461 r       sys_clk (port)   
                                   net (fanout=1)        0.093      13.554         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      14.470 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.470         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      14.524 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      15.609         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      15.609 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656      17.265         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.435      17.700 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396      18.096         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      18.096 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.534      19.630         video_clk        
 CLMA_142_280/CLK                                                          r       dvi_encoder_m0/encb/cnt[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.189      20.819                          
 clock uncertainty                                      -0.150      20.669                          

 Setup time                                             -0.133      20.536                          

 Data required time                                                 20.536                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.536                          
 Data arrival time                                                  13.022                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.514                          
====================================================================================================

====================================================================================================

Startpoint  : video_timing_data_m0/vout_data_r[16]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/encg/din_q[0]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.326  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.460
  Launch Clock Delay      :  6.199
  Clock Pessimism Removal :  -0.935
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656       3.804         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.435       4.239 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       4.635         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.635 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.564       6.199         video_clk        
 CLMA_86_244/CLK                                                           r       video_timing_data_m0/vout_data_r[16]/opit_0_inv_L5Q_perm/CLK

 CLMA_86_244/Q0                    tco                   0.218       6.417 f       video_timing_data_m0/vout_data_r[16]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.259       6.676         vout_data[16]    
 CLMA_90_249/M2                                                            f       dvi_encoder_m0/encg/din_q[0]/opit_0/D

 Data arrival time                                                   6.676         Logic Levels: 0  
                                                                                   Logic: 0.218ns(45.702%), Route: 0.259ns(54.298%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523       5.093 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       5.570 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.890       7.460         video_clk        
 CLMA_90_249/CLK                                                           r       dvi_encoder_m0/encg/din_q[0]/opit_0/CLK
 clock pessimism                                        -0.935       6.525                          
 clock uncertainty                                       0.000       6.525                          

 Hold time                                              -0.016       6.509                          

 Data required time                                                  6.509                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.509                          
 Data arrival time                                                   6.676                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.167                          
====================================================================================================

====================================================================================================

Startpoint  : video_timing_data_m0/vout_data_r[22]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/encg/n1d[0]/opit_0_L5Q_perm/L0
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.339  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.457
  Launch Clock Delay      :  6.183
  Clock Pessimism Removal :  -0.935
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656       3.804         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.435       4.239 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       4.635         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.635 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.548       6.183         video_clk        
 CLMA_94_236/CLK                                                           r       video_timing_data_m0/vout_data_r[22]/opit_0_inv_L5Q_perm/CLK

 CLMA_94_236/Q1                    tco                   0.218       6.401 f       video_timing_data_m0/vout_data_r[22]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.219       6.620         vout_data[22]    
 CLMA_94_248/B0                                                            f       dvi_encoder_m0/encg/n1d[0]/opit_0_L5Q_perm/L0

 Data arrival time                                                   6.620         Logic Levels: 0  
                                                                                   Logic: 0.218ns(49.886%), Route: 0.219ns(50.114%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523       5.093 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       5.570 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.887       7.457         video_clk        
 CLMA_94_248/CLK                                                           r       dvi_encoder_m0/encg/n1d[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.935       6.522                          
 clock uncertainty                                       0.000       6.522                          

 Hold time                                              -0.127       6.395                          

 Data required time                                                  6.395                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.395                          
 Data arrival time                                                   6.620                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.225                          
====================================================================================================

====================================================================================================

Startpoint  : video_timing_data_m0/vout_data_r[20]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/encg/din_q[4]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.334  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.452
  Launch Clock Delay      :  6.183
  Clock Pessimism Removal :  -0.935
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656       3.804         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.435       4.239 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       4.635         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.635 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.548       6.183         video_clk        
 CLMA_94_236/CLK                                                           r       video_timing_data_m0/vout_data_r[20]/opit_0_inv_L5Q_perm/CLK

 CLMA_94_236/Q3                    tco                   0.218       6.401 f       video_timing_data_m0/vout_data_r[20]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.354       6.755         vout_data[20]    
 CLMA_94_252/M0                                                            f       dvi_encoder_m0/encg/din_q[4]/opit_0/D

 Data arrival time                                                   6.755         Logic Levels: 0  
                                                                                   Logic: 0.218ns(38.112%), Route: 0.354ns(61.888%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523       5.093 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       5.570 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.882       7.452         video_clk        
 CLMA_94_252/CLK                                                           r       dvi_encoder_m0/encg/din_q[4]/opit_0/CLK
 clock pessimism                                        -0.935       6.517                          
 clock uncertainty                                       0.000       6.517                          

 Hold time                                              -0.016       6.501                          

 Data required time                                                  6.501                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.501                          
 Data arrival time                                                   6.755                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.254                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/read_req_ack/opit_0_inv_L5Q_perm/CLK
Endpoint    : video_timing_data_m0/read_req/opit_0_inv_L5Q_perm/L2
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.581  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.173
  Launch Clock Delay      :  7.421
  Clock Pessimism Removal :  0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9140.000    9140.000 r                        
 B5                                                      0.000    9140.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100    9141.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9141.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067    9141.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304    9142.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9142.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006    9144.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526    9145.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477    9145.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9145.573 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.848    9147.421         ntclkbufg_3      
 CLMS_46_129/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/read_req_ack/opit_0_inv_L5Q_perm/CLK

 CLMS_46_129/Q1                    tco                   0.261    9147.682 r       frame_read_write_m0/frame_fifo_read_m0/read_req_ack/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.264    9148.946         read_req_ack     
 CLMA_46_128/A2                                                            r       video_timing_data_m0/read_req/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                9148.946         Logic Levels: 0  
                                                                                   Logic: 0.261ns(17.115%), Route: 1.264ns(82.885%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9140.019    9140.019 r                        
 B5                                                      0.000    9140.019 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.112         sys_clk          
 IOBD_0_298/DIN                    td                    0.916    9141.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9141.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054    9141.082 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085    9142.167         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9142.167 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656    9143.823         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.435    9144.258 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396    9144.654         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9144.654 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.538    9146.192         video_clk        
 CLMA_46_128/CLK                                                           r       video_timing_data_m0/read_req/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.667    9146.859                          
 clock uncertainty                                      -0.150    9146.709                          

 Setup time                                             -0.353    9146.356                          

 Data required time                                               9146.356                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9146.356                          
 Data arrival time                                                9148.946                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.590                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.580  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.126
  Launch Clock Delay      :  7.373
  Clock Pessimism Removal :  0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9140.000    9140.000 r                        
 B5                                                      0.000    9140.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100    9141.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9141.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067    9141.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304    9142.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9142.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006    9144.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526    9145.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477    9145.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9145.573 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.800    9147.373         ntclkbufg_3      
 CLMA_42_205/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK

 CLMA_42_205/Q1                    tco                   0.261    9147.634 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.465    9149.099         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [3]
 CLMA_42_204/M1                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/D

 Data arrival time                                                9149.099         Logic Levels: 0  
                                                                                   Logic: 0.261ns(15.122%), Route: 1.465ns(84.878%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9140.019    9140.019 r                        
 B5                                                      0.000    9140.019 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.112         sys_clk          
 IOBD_0_298/DIN                    td                    0.916    9141.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9141.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054    9141.082 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085    9142.167         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9142.167 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656    9143.823         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.435    9144.258 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396    9144.654         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9144.654 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.491    9146.145         video_clk        
 CLMA_42_204/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/CLK
 clock pessimism                                         0.667    9146.812                          
 clock uncertainty                                      -0.150    9146.662                          

 Setup time                                             -0.067    9146.595                          

 Data required time                                               9146.595                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9146.595                          
 Data arrival time                                                9149.099                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.504                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.580  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.129
  Launch Clock Delay      :  7.376
  Clock Pessimism Removal :  0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9140.000    9140.000 r                        
 B5                                                      0.000    9140.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100    9141.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9141.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067    9141.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304    9142.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9142.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006    9144.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526    9145.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477    9145.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9145.573 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.803    9147.376         ntclkbufg_3      
 CLMS_38_205/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK

 CLMS_38_205/Q0                    tco                   0.261    9147.637 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.430    9149.067         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [6]
 CLMA_38_204/M1                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D

 Data arrival time                                                9149.067         Logic Levels: 0  
                                                                                   Logic: 0.261ns(15.435%), Route: 1.430ns(84.565%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9140.019    9140.019 r                        
 B5                                                      0.000    9140.019 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.112         sys_clk          
 IOBD_0_298/DIN                    td                    0.916    9141.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9141.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054    9141.082 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085    9142.167         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9142.167 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656    9143.823         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.435    9144.258 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396    9144.654         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9144.654 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.494    9146.148         video_clk        
 CLMA_38_204/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/CLK
 clock pessimism                                         0.667    9146.815                          
 clock uncertainty                                      -0.150    9146.665                          

 Setup time                                             -0.067    9146.598                          

 Data required time                                               9146.598                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9146.598                          
 Data arrival time                                                9149.067                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.469                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.576  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.391
  Launch Clock Delay      :  6.148
  Clock Pessimism Removal :  -0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9490.000    9490.000 r                        
 B5                                                      0.000    9490.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916    9491.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9491.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054    9491.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085    9492.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9492.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656    9493.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438    9494.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396    9494.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9494.638 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.510    9496.148         ntclkbufg_3      
 CLMA_30_213/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_30_213/Q1                    tco                   0.218    9496.366 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=42)       0.724    9497.090         frame_read_write_m0/read_fifo_aclr
 DRM_34_208/RSTB[0]                                                        f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                9497.090         Logic Levels: 0  
                                                                                   Logic: 0.218ns(23.142%), Route: 0.724ns(76.858%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9490.005    9490.005 r                        
 B5                                                      0.000    9490.005 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.098         sys_clk          
 IOBD_0_298/DIN                    td                    1.100    9491.198 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9491.198         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067    9491.265 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304    9492.569         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9492.569 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006    9494.575         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523    9495.098 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477    9495.575         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9495.575 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.821    9497.396         video_clk        
 DRM_34_208/CLKB[0]                                                        r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.667    9496.729                          
 clock uncertainty                                       0.150    9496.879                          

 Hold time                                               0.022    9496.901                          

 Data required time                                               9496.901                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9496.901                          
 Data arrival time                                                9497.090                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.189                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.574  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.379
  Launch Clock Delay      :  6.138
  Clock Pessimism Removal :  -0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9490.000    9490.000 r                        
 B5                                                      0.000    9490.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916    9491.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9491.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054    9491.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085    9492.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9492.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656    9493.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438    9494.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396    9494.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9494.638 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.500    9496.138         ntclkbufg_3      
 CLMA_30_204/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q/CLK

 CLMA_30_204/Q1                    tco                   0.218    9496.356 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q/Q
                                   net (fanout=1)        0.689    9497.045         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [10]
 CLMA_30_205/M0                                                            f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/D

 Data arrival time                                                9497.045         Logic Levels: 0  
                                                                                   Logic: 0.218ns(24.035%), Route: 0.689ns(75.965%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9490.005    9490.005 r                        
 B5                                                      0.000    9490.005 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.098         sys_clk          
 IOBD_0_298/DIN                    td                    1.100    9491.198 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9491.198         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067    9491.265 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304    9492.569         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9492.569 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006    9494.575         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523    9495.098 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477    9495.575         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9495.575 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.809    9497.384         video_clk        
 CLMA_30_205/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/CLK
 clock pessimism                                        -0.667    9496.717                          
 clock uncertainty                                       0.150    9496.867                          

 Hold time                                              -0.016    9496.851                          

 Data required time                                               9496.851                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9496.851                          
 Data arrival time                                                9497.045                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.194                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.574  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.378
  Launch Clock Delay      :  6.137
  Clock Pessimism Removal :  -0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9490.000    9490.000 r                        
 B5                                                      0.000    9490.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916    9491.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9491.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054    9491.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085    9492.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9492.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656    9493.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438    9494.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396    9494.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9494.638 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.499    9496.137         ntclkbufg_3      
 CLMS_38_209/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/CLK

 CLMS_38_209/Q0                    tco                   0.218    9496.355 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.711    9497.066         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [2]
 CLMA_38_208/M0                                                            f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/D

 Data arrival time                                                9497.066         Logic Levels: 0  
                                                                                   Logic: 0.218ns(23.466%), Route: 0.711ns(76.534%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9490.005    9490.005 r                        
 B5                                                      0.000    9490.005 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.098         sys_clk          
 IOBD_0_298/DIN                    td                    1.100    9491.198 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9491.198         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067    9491.265 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304    9492.569         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9492.569 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006    9494.575         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523    9495.098 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477    9495.575         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9495.575 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.808    9497.383         video_clk        
 CLMA_38_208/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/CLK
 clock pessimism                                        -0.667    9496.716                          
 clock uncertainty                                       0.150    9496.866                          

 Hold time                                              -0.016    9496.850                          

 Data required time                                               9496.850                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9496.850                          
 Data arrival time                                                9497.066                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.216                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/D[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.040  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.173
  Launch Clock Delay      :  7.402
  Clock Pessimism Removal :  1.189
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       5.568 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.834       7.402         video_clk5x      
 CLMA_118_276/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[0]/opit_0_L5Q_perm/CLK

 CLMA_118_276/Q0                   tco                   0.261       7.663 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.263       7.926         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h [0]
 CLMA_118_276/Y1                   td                    0.169       8.095 r       dvi_encoder_m0/serdes_4b_10to1_m0/N78/gateop_perm/Z
                                   net (fanout=1)        1.251       9.346         dvi_encoder_m0/serdes_4b_10to1_m0/N78
 IOL_151_337/TX_DATA[0]                                                    r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/D[0]

 Data arrival time                                                   9.346         Logic Levels: 1  
                                                                                   Logic: 0.430ns(22.119%), Route: 1.514ns(77.881%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.692       2.692 r                        
 B5                                                      0.000       2.692 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.785         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       3.701 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.701         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       3.755 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       4.840         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       4.840 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656       6.496         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.433       6.929 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.396       7.325         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       7.325 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.540       8.865         video_clk5x      
 IOL_151_337/CLK_SYS                                                       r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/SYSCLK
 clock pessimism                                         1.189      10.054                          
 clock uncertainty                                      -0.150       9.904                          

 Setup time                                             -0.156       9.748                          

 Data required time                                                  9.748                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.748                          
 Data arrival time                                                   9.346                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.402                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[1]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.100  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.148
  Launch Clock Delay      :  7.437
  Clock Pessimism Removal :  1.189
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       5.568 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.869       7.437         video_clk5x      
 CLMA_98_261/CLK                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[1]/opit_0_L5Q_perm/CLK

 CLMA_98_261/Q2                    tco                   0.261       7.698 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.542       9.240         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l [1]
 CLMA_114_332/A4                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   9.240         Logic Levels: 0  
                                                                                   Logic: 0.261ns(14.476%), Route: 1.542ns(85.524%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.692       2.692 r                        
 B5                                                      0.000       2.692 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.785         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       3.701 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.701         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       3.755 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       4.840         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       4.840 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656       6.496         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.433       6.929 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.396       7.325         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       7.325 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.515       8.840         video_clk5x      
 CLMA_114_332/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.189      10.029                          
 clock uncertainty                                      -0.150       9.879                          

 Setup time                                             -0.130       9.749                          

 Data required time                                                  9.749                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.749                          
 Data arrival time                                                   9.240                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.509                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft2/opit_1_IOL/D[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.040  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.173
  Launch Clock Delay      :  7.402
  Clock Pessimism Removal :  1.189
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       5.568 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.834       7.402         video_clk5x      
 CLMA_118_276/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[0]/opit_0_L5Q_perm/CLK

 CLMA_118_276/Q0                   tco                   0.261       7.663 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        1.389       9.052         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h [0]
 IOL_151_338/TX_DATA[0]                                                    r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft2/opit_1_IOL/D[0]

 Data arrival time                                                   9.052         Logic Levels: 0  
                                                                                   Logic: 0.261ns(15.818%), Route: 1.389ns(84.182%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.692       2.692 r                        
 B5                                                      0.000       2.692 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.785         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       3.701 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.701         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       3.755 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       4.840         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       4.840 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656       6.496         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.433       6.929 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.396       7.325         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       7.325 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.540       8.865         video_clk5x      
 IOL_151_338/CLK_SYS                                                       r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft2/opit_1_IOL/SYSCLK
 clock pessimism                                         1.189      10.054                          
 clock uncertainty                                      -0.150       9.904                          

 Setup time                                             -0.156       9.748                          

 Data required time                                                  9.748                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.748                          
 Data arrival time                                                   9.052                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.696                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[2]/opit_0/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[1]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.061  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.401
  Launch Clock Delay      :  6.151
  Clock Pessimism Removal :  -1.189
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656       3.804         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.433       4.237 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.396       4.633         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       4.633 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.518       6.151         video_clk5x      
 CLMA_126_284/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[2]/opit_0/CLK

 CLMA_126_284/Q0                   tco                   0.218       6.369 f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[2]/opit_0/Q
                                   net (fanout=1)        0.239       6.608         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h [2]
 CLMA_130_284/AD                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[1]/opit_0/D

 Data arrival time                                                   6.608         Logic Levels: 0  
                                                                                   Logic: 0.218ns(47.702%), Route: 0.239ns(52.298%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       5.568 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.833       7.401         video_clk5x      
 CLMA_130_284/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[1]/opit_0/CLK
 clock pessimism                                        -1.189       6.212                          
 clock uncertainty                                       0.000       6.212                          

 Hold time                                               0.033       6.245                          

 Data required time                                                  6.245                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.245                          
 Data arrival time                                                   6.608                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.363                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[4]/opit_0/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[3]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.401
  Launch Clock Delay      :  6.153
  Clock Pessimism Removal :  -1.247
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656       3.804         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.433       4.237 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.396       4.633         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       4.633 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.520       6.153         video_clk5x      
 CLMA_130_284/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[4]/opit_0/CLK

 CLMA_130_284/Q1                   tco                   0.219       6.372 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[4]/opit_0/Q
                                   net (fanout=1)        0.135       6.507         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h [4]
 CLMA_130_284/M0                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[3]/opit_0/D

 Data arrival time                                                   6.507         Logic Levels: 0  
                                                                                   Logic: 0.219ns(61.864%), Route: 0.135ns(38.136%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       5.568 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.833       7.401         video_clk5x      
 CLMA_130_284/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[3]/opit_0/CLK
 clock pessimism                                        -1.247       6.154                          
 clock uncertainty                                       0.000       6.154                          

 Hold time                                              -0.012       6.142                          

 Data required time                                                  6.142                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.142                          
 Data arrival time                                                   6.507                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.365                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[3]/opit_0/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[2]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.398
  Launch Clock Delay      :  6.153
  Clock Pessimism Removal :  -1.189
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656       3.804         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.433       4.237 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.396       4.633         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       4.633 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.520       6.153         video_clk5x      
 CLMA_130_284/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[3]/opit_0/CLK

 CLMA_130_284/Q0                   tco                   0.218       6.371 f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[3]/opit_0/Q
                                   net (fanout=2)        0.248       6.619         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h [3]
 CLMA_126_284/AD                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[2]/opit_0/D

 Data arrival time                                                   6.619         Logic Levels: 0  
                                                                                   Logic: 0.218ns(46.781%), Route: 0.248ns(53.219%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       5.568 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.830       7.398         video_clk5x      
 CLMA_126_284/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[2]/opit_0/CLK
 clock pessimism                                        -1.189       6.209                          
 clock uncertainty                                       0.000       6.209                          

 Hold time                                               0.033       6.242                          

 Data required time                                                  6.242                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.242                          
 Data arrival time                                                   6.619                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.377                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encr/dout[9]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[4]/opit_0_L5Q_perm/L2
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.487  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.154
  Launch Clock Delay      :  7.407
  Clock Pessimism Removal :  0.766
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        26.922      26.922 r                        
 B5                                                      0.000      26.922 r       sys_clk (port)   
                                   net (fanout=1)        0.093      27.015         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      28.115 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      28.115         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      28.182 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      29.486         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      29.486 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006      31.492         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523      32.015 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      32.492         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      32.492 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.837      34.329         video_clk        
 CLMS_114_277/CLK                                                          r       dvi_encoder_m0/encr/dout[9]/opit_0_inv_L5Q_perm/CLK

 CLMS_114_277/Q2                   tco                   0.261      34.590 r       dvi_encoder_m0/encr/dout[9]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        1.176      35.766         dvi_encoder_m0/green [9]
 CLMA_118_277/C2                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[4]/opit_0_L5Q_perm/L2

 Data arrival time                                                  35.766         Logic Levels: 0  
                                                                                   Logic: 0.261ns(18.163%), Route: 1.176ns(81.837%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        29.612      29.612 r                        
 B5                                                      0.000      29.612 r       sys_clk (port)   
                                   net (fanout=1)        0.093      29.705         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      30.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.621         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      30.675 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      31.760         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      31.760 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656      33.416         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.433      33.849 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.396      34.245         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000      34.245 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.521      35.766         video_clk5x      
 CLMA_118_277/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.766      36.532                          
 clock uncertainty                                      -0.150      36.382                          

 Setup time                                             -0.356      36.026                          

 Data required time                                                 36.026                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 36.026                          
 Data arrival time                                                  35.766                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.260                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/dout[6]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[3]/opit_0_L5Q_perm/L3
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.476  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.158
  Launch Clock Delay      :  7.400
  Clock Pessimism Removal :  0.766
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        26.922      26.922 r                        
 B5                                                      0.000      26.922 r       sys_clk (port)   
                                   net (fanout=1)        0.093      27.015         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      28.115 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      28.115         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      28.182 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      29.486         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      29.486 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006      31.492         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523      32.015 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      32.492         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      32.492 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.830      34.322         video_clk        
 CLMS_126_285/CLK                                                          r       dvi_encoder_m0/encb/dout[6]/opit_0_inv_MUX4TO1Q/CLK

 CLMS_126_285/Q2                   tco                   0.261      34.583 r       dvi_encoder_m0/encb/dout[6]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        1.171      35.754         dvi_encoder_m0/blue [6]
 CLMA_130_280/C3                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[3]/opit_0_L5Q_perm/L3

 Data arrival time                                                  35.754         Logic Levels: 0  
                                                                                   Logic: 0.261ns(18.226%), Route: 1.171ns(81.774%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        29.612      29.612 r                        
 B5                                                      0.000      29.612 r       sys_clk (port)   
                                   net (fanout=1)        0.093      29.705         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      30.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.621         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      30.675 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      31.760         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      31.760 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656      33.416         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.433      33.849 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.396      34.245         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000      34.245 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.525      35.770         video_clk5x      
 CLMA_130_280/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.766      36.536                          
 clock uncertainty                                      -0.150      36.386                          

 Setup time                                             -0.351      36.035                          

 Data required time                                                 36.035                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 36.035                          
 Data arrival time                                                  35.754                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.281                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encr/dout[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[3]/opit_0_L5Q_perm/L3
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.484  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.164
  Launch Clock Delay      :  7.414
  Clock Pessimism Removal :  0.766
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        26.922      26.922 r                        
 B5                                                      0.000      26.922 r       sys_clk (port)   
                                   net (fanout=1)        0.093      27.015         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      28.115 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      28.115         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      28.182 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      29.486         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      29.486 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006      31.492         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523      32.015 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      32.492         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      32.492 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.844      34.336         video_clk        
 CLMA_118_269/CLK                                                          r       dvi_encoder_m0/encr/dout[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_269/Q3                   tco                   0.261      34.597 r       dvi_encoder_m0/encr/dout[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        1.115      35.712         dvi_encoder_m0/green [6]
 CLMA_118_268/A3                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[3]/opit_0_L5Q_perm/L3

 Data arrival time                                                  35.712         Logic Levels: 0  
                                                                                   Logic: 0.261ns(18.968%), Route: 1.115ns(81.032%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        29.612      29.612 r                        
 B5                                                      0.000      29.612 r       sys_clk (port)   
                                   net (fanout=1)        0.093      29.705         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      30.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.621         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      30.675 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      31.760         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      31.760 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656      33.416         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.433      33.849 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.396      34.245         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000      34.245 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.531      35.776         video_clk5x      
 CLMA_118_268/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.766      36.542                          
 clock uncertainty                                      -0.150      36.392                          

 Setup time                                             -0.349      36.043                          

 Data required time                                                 36.043                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 36.043                          
 Data arrival time                                                  35.712                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.331                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encr/dout[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[3]/opit_0_L5Q_perm/L0
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.475  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.408
  Launch Clock Delay      :  6.167
  Clock Pessimism Removal :  -0.766
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656       3.804         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.435       4.239 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       4.635         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.635 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.532       6.167         video_clk        
 CLMS_126_273/CLK                                                          r       dvi_encoder_m0/encr/dout[7]/opit_0_inv_L5Q_perm/CLK

 CLMS_126_273/Q0                   tco                   0.218       6.385 f       dvi_encoder_m0/encr/dout[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.389       6.774         dvi_encoder_m0/green [7]
 CLMA_126_276/A0                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[3]/opit_0_L5Q_perm/L0

 Data arrival time                                                   6.774         Logic Levels: 0  
                                                                                   Logic: 0.218ns(35.914%), Route: 0.389ns(64.086%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       5.568 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.840       7.408         video_clk5x      
 CLMA_126_276/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.766       6.642                          
 clock uncertainty                                       0.150       6.792                          

 Hold time                                              -0.125       6.667                          

 Data required time                                                  6.667                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.667                          
 Data arrival time                                                   6.774                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.107                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encg/dout[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[3]/opit_0_L5Q_perm/L3
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.477  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.408
  Launch Clock Delay      :  6.165
  Clock Pessimism Removal :  -0.766
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656       3.804         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.435       4.239 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       4.635         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.635 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.530       6.165         video_clk        
 CLMA_130_277/CLK                                                          r       dvi_encoder_m0/encg/dout[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_277/Q1                   tco                   0.218       6.383 f       dvi_encoder_m0/encg/dout[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.326       6.709         dvi_encoder_m0/red [7]
 CLMS_126_277/B3                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[3]/opit_0_L5Q_perm/L3

 Data arrival time                                                   6.709         Logic Levels: 0  
                                                                                   Logic: 0.218ns(40.074%), Route: 0.326ns(59.926%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       5.568 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.840       7.408         video_clk5x      
 CLMS_126_277/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.766       6.642                          
 clock uncertainty                                       0.150       6.792                          

 Hold time                                              -0.235       6.557                          

 Data required time                                                  6.557                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.557                          
 Data arrival time                                                   6.709                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.152                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encg/dout[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[2]/opit_0_L5Q_perm/L1
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.477  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.403
  Launch Clock Delay      :  6.160
  Clock Pessimism Removal :  -0.766
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656       3.804         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.435       4.239 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       4.635         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.635 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.525       6.160         video_clk        
 CLMA_130_281/CLK                                                          r       dvi_encoder_m0/encg/dout[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_281/Q0                   tco                   0.218       6.378 f       dvi_encoder_m0/encg/dout[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.439       6.817         dvi_encoder_m0/red [4]
 CLMS_126_281/A1                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[2]/opit_0_L5Q_perm/L1

 Data arrival time                                                   6.817         Logic Levels: 0  
                                                                                   Logic: 0.218ns(33.181%), Route: 0.439ns(66.819%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       5.568 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.835       7.403         video_clk5x      
 CLMS_126_281/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.766       6.637                          
 clock uncertainty                                       0.150       6.787                          

 Hold time                                              -0.166       6.621                          

 Data required time                                                  6.621                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.621                          
 Data arrival time                                                   6.817                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.196                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/Cin
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.365  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.133
  Launch Clock Delay      :  7.433
  Clock Pessimism Removal :  0.935
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       5.573 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.860       7.433         ntclkbufg_3      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_IOL44_RX_DATA[2]   tco                   0.968       8.401 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/WREADY_1
                                   net (fanout=6)        1.735      10.136         s00_axi_wready   
 CLMA_70_85/Y0                     td                    0.164      10.300 r       u_aq_axi_master/N5_5/gateop_perm/Z
                                   net (fanout=34)       0.846      11.146         u_aq_axi_master/N5
                                                         0.238      11.384 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000      11.384         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2824
 CLMA_86_72/Y2                     td                    0.198      11.582 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/Y0
                                   net (fanout=3)        0.804      12.386         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N89 [2]
 CLMA_78_56/Y0                     td                    0.164      12.550 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N90[2]/gateop_perm/Z
                                   net (fanout=2)        0.648      13.198         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [2]
 CLMS_86_53/COUT                   td                    0.431      13.629 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N335_7.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.629         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N335_7.co [3]
                                                         0.060      13.689 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N335_7.fsub_4/gateop_A2/Cout
                                                         0.000      13.689         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N335_7.co [5]
 CLMS_86_57/COUT                   td                    0.095      13.784 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[6]/opit_0_A2Q1/Cout
                                   net (fanout=1)        0.000      13.784         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N335_7.co [7]
 CLMS_86_65/CIN                                                            f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/Cin

 Data arrival time                                                  13.784         Logic Levels: 5  
                                                                                   Logic: 2.318ns(36.498%), Route: 4.033ns(63.502%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      11.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      11.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      12.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      12.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656      13.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438      14.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396      14.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000      14.638 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.495      16.133         ntclkbufg_3      
 CLMS_86_65/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/CLK
 clock pessimism                                         0.935      17.068                          
 clock uncertainty                                      -0.150      16.918                          

 Setup time                                             -0.171      16.747                          

 Data required time                                                 16.747                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.747                          
 Data arrival time                                                  13.784                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.963                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_AQ_perm/Cin
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.365  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.133
  Launch Clock Delay      :  7.433
  Clock Pessimism Removal :  0.935
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       5.573 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.860       7.433         ntclkbufg_3      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_IOL44_RX_DATA[2]   tco                   0.968       8.401 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/WREADY_1
                                   net (fanout=6)        1.735      10.136         s00_axi_wready   
 CLMA_70_85/Y0                     td                    0.164      10.300 r       u_aq_axi_master/N5_5/gateop_perm/Z
                                   net (fanout=34)       0.846      11.146         u_aq_axi_master/N5
                                                         0.238      11.384 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000      11.384         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2824
 CLMA_86_72/COUT                   td                    0.097      11.481 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.481         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2826
 CLMA_86_76/Y1                     td                    0.381      11.862 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.430      12.292         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N89 [5]
 CLMS_86_73/Y1                     td                    0.169      12.461 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N90[5]/gateop_perm/Z
                                   net (fanout=2)        0.768      13.229         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [5]
 CLMA_86_56/COUT                   td                    0.429      13.658 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N185.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.658         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N185.co [6]
                                                         0.059      13.717 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N185.eq_4/gateop_A2/Cout
                                                         0.000      13.717         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N185.co [10]
                                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_AQ_perm/Cin

 Data arrival time                                                  13.717         Logic Levels: 5  
                                                                                   Logic: 2.505ns(39.863%), Route: 3.779ns(60.137%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      11.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      11.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      12.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      12.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656      13.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438      14.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396      14.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000      14.638 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.495      16.133         ntclkbufg_3      
 CLMA_86_64/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_AQ_perm/CLK
 clock pessimism                                         0.935      17.068                          
 clock uncertainty                                      -0.150      16.918                          

 Setup time                                             -0.171      16.747                          

 Data required time                                                 16.747                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.747                          
 Data arrival time                                                  13.717                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.030                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[6]/opit_0_A2Q1/Cin
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.365  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.133
  Launch Clock Delay      :  7.433
  Clock Pessimism Removal :  0.935
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       5.573 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.860       7.433         ntclkbufg_3      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_IOL44_RX_DATA[2]   tco                   0.968       8.401 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/WREADY_1
                                   net (fanout=6)        1.735      10.136         s00_axi_wready   
 CLMA_70_85/Y0                     td                    0.164      10.300 r       u_aq_axi_master/N5_5/gateop_perm/Z
                                   net (fanout=34)       0.846      11.146         u_aq_axi_master/N5
                                                         0.238      11.384 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000      11.384         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2824
 CLMA_86_72/Y2                     td                    0.198      11.582 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/Y0
                                   net (fanout=3)        0.804      12.386         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N89 [2]
 CLMA_78_56/Y0                     td                    0.164      12.550 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N90[2]/gateop_perm/Z
                                   net (fanout=2)        0.648      13.198         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [2]
 CLMS_86_53/COUT                   td                    0.431      13.629 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N335_7.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.629         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N335_7.co [3]
                                                         0.059      13.688 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N335_7.fsub_4/gateop_A2/Cout
                                                         0.000      13.688         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N335_7.co [5]
                                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[6]/opit_0_A2Q1/Cin

 Data arrival time                                                  13.688         Logic Levels: 4  
                                                                                   Logic: 2.222ns(35.524%), Route: 4.033ns(64.476%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      11.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      11.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      12.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      12.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656      13.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438      14.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396      14.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000      14.638 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.495      16.133         ntclkbufg_3      
 CLMS_86_57/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[6]/opit_0_A2Q1/CLK
 clock pessimism                                         0.935      17.068                          
 clock uncertainty                                      -0.150      16.918                          

 Setup time                                             -0.171      16.747                          

 Data required time                                                 16.747                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.747                          
 Data arrival time                                                  13.688                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.059                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_rd_adrs[21]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[21]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.336  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.433
  Launch Clock Delay      :  6.162
  Clock Pessimism Removal :  -0.935
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656       3.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438       4.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396       4.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.638 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.524       6.162         ntclkbufg_3      
 CLMA_30_101/CLK                                                           r       u_aq_axi_master/reg_rd_adrs[21]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_101/Q1                    tco                   0.218       6.380 f       u_aq_axi_master/reg_rd_adrs[21]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.332       6.712         s00_axi_araddr[21]
 HMEMC_16_1/SRB_IOL36_TS_CTRL[3]                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[21]

 Data arrival time                                                   6.712         Logic Levels: 0  
                                                                                   Logic: 0.218ns(39.636%), Route: 0.332ns(60.364%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       5.573 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.860       7.433         ntclkbufg_3      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                        -0.935       6.498                          
 clock uncertainty                                       0.000       6.498                          

 Hold time                                               0.128       6.626                          

 Data required time                                                  6.626                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.626                          
 Data arrival time                                                   6.712                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.086                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_rd_adrs[29]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[29]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.336  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.433
  Launch Clock Delay      :  6.162
  Clock Pessimism Removal :  -0.935
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656       3.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438       4.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396       4.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.638 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.524       6.162         ntclkbufg_3      
 CLMA_30_101/CLK                                                           r       u_aq_axi_master/reg_rd_adrs[29]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_101/Q0                    tco                   0.218       6.380 f       u_aq_axi_master/reg_rd_adrs[29]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.361       6.741         s00_axi_araddr[29]
 HMEMC_16_1/SRB_IOL35_TX_DATA[2]                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[29]

 Data arrival time                                                   6.741         Logic Levels: 0  
                                                                                   Logic: 0.218ns(37.651%), Route: 0.361ns(62.349%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       5.573 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.860       7.433         ntclkbufg_3      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                        -0.935       6.498                          
 clock uncertainty                                       0.000       6.498                          

 Hold time                                               0.128       6.626                          

 Data required time                                                  6.626                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.626                          
 Data arrival time                                                   6.741                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.115                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_rd_adrs[23]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[23]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.336  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.433
  Launch Clock Delay      :  6.162
  Clock Pessimism Removal :  -0.935
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656       3.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438       4.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396       4.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.638 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.524       6.162         ntclkbufg_3      
 CLMA_30_101/CLK                                                           r       u_aq_axi_master/reg_rd_adrs[23]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_101/Q3                    tco                   0.218       6.380 f       u_aq_axi_master/reg_rd_adrs[23]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.400       6.780         s00_axi_araddr[23]
 HMEMC_16_1/SRB_IOL36_CLK_SYS                                              f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[23]

 Data arrival time                                                   6.780         Logic Levels: 0  
                                                                                   Logic: 0.218ns(35.275%), Route: 0.400ns(64.725%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       5.573 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.860       7.433         ntclkbufg_3      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                        -0.935       6.498                          
 clock uncertainty                                       0.000       6.498                          

 Hold time                                               0.139       6.637                          

 Data required time                                                  6.637                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.637                          
 Data arrival time                                                   6.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.143                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.575  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.163
  Launch Clock Delay      :  7.405
  Clock Pessimism Removal :  0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                       349.986     349.986 r                        
 B5                                                      0.000     349.986 r       sys_clk (port)   
                                   net (fanout=1)        0.093     350.079         sys_clk          
 IOBD_0_298/DIN                    td                    1.100     351.179 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     351.179         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067     351.246 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304     352.550         _N18             
 USCM_74_104/CLK_USCM              td                    0.000     352.550 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006     354.556         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523     355.079 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477     355.556         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000     355.556 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.835     357.391         video_clk        
 CLMA_22_220/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK

 CLMA_22_220/Q2                    tco                   0.261     357.652 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.461     359.113         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [10]
 CLMA_22_221/M2                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/D

 Data arrival time                                                 359.113         Logic Levels: 0  
                                                                                   Logic: 0.261ns(15.157%), Route: 1.461ns(84.843%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       350.000     350.000 r                        
 B5                                                      0.000     350.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     350.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916     351.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     351.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054     351.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085     352.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000     352.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656     353.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438     354.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396     354.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000     354.638 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.525     356.163         ntclkbufg_3      
 CLMA_22_221/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/CLK
 clock pessimism                                         0.667     356.830                          
 clock uncertainty                                      -0.150     356.680                          

 Setup time                                             -0.067     356.613                          

 Data required time                                                356.613                          
----------------------------------------------------------------------------------------------------
 Data required time                                                356.613                          
 Data arrival time                                                 359.113                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.500                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.574  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.146
  Launch Clock Delay      :  7.387
  Clock Pessimism Removal :  0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                       349.986     349.986 r                        
 B5                                                      0.000     349.986 r       sys_clk (port)   
                                   net (fanout=1)        0.093     350.079         sys_clk          
 IOBD_0_298/DIN                    td                    1.100     351.179 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     351.179         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067     351.246 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304     352.550         _N18             
 USCM_74_104/CLK_USCM              td                    0.000     352.550 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006     354.556         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523     355.079 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477     355.556         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000     355.556 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.817     357.373         video_clk        
 CLMA_26_208/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK

 CLMA_26_208/Q1                    tco                   0.261     357.634 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.355     358.989         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [7]
 CLMS_26_209/M1                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D

 Data arrival time                                                 358.989         Logic Levels: 0  
                                                                                   Logic: 0.261ns(16.151%), Route: 1.355ns(83.849%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       350.000     350.000 r                        
 B5                                                      0.000     350.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     350.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916     351.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     351.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054     351.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085     352.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000     352.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656     353.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438     354.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396     354.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000     354.638 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.508     356.146         ntclkbufg_3      
 CLMS_26_209/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/CLK
 clock pessimism                                         0.667     356.813                          
 clock uncertainty                                      -0.150     356.663                          

 Setup time                                             -0.067     356.596                          

 Data required time                                                356.596                          
----------------------------------------------------------------------------------------------------
 Data required time                                                356.596                          
 Data arrival time                                                 358.989                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.393                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.574  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.143
  Launch Clock Delay      :  7.384
  Clock Pessimism Removal :  0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                       349.986     349.986 r                        
 B5                                                      0.000     349.986 r       sys_clk (port)   
                                   net (fanout=1)        0.093     350.079         sys_clk          
 IOBD_0_298/DIN                    td                    1.100     351.179 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     351.179         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067     351.246 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304     352.550         _N18             
 USCM_74_104/CLK_USCM              td                    0.000     352.550 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006     354.556         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523     355.079 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477     355.556         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000     355.556 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.814     357.370         video_clk        
 CLMA_30_208/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK

 CLMA_30_208/Q1                    tco                   0.261     357.631 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.292     358.923         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [5]
 CLMA_30_209/M0                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D

 Data arrival time                                                 358.923         Logic Levels: 0  
                                                                                   Logic: 0.261ns(16.806%), Route: 1.292ns(83.194%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       350.000     350.000 r                        
 B5                                                      0.000     350.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     350.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916     351.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     351.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054     351.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085     352.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000     352.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656     353.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438     354.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396     354.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000     354.638 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.505     356.143         ntclkbufg_3      
 CLMA_30_209/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/CLK
 clock pessimism                                         0.667     356.810                          
 clock uncertainty                                      -0.150     356.660                          

 Setup time                                             -0.067     356.593                          

 Data required time                                                356.593                          
----------------------------------------------------------------------------------------------------
 Data required time                                                356.593                          
 Data arrival time                                                 358.923                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.330                          
====================================================================================================

====================================================================================================

Startpoint  : video_timing_data_m0/read_req/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/frame_fifo_read_m0/read_req_d0/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.581  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.421
  Launch Clock Delay      :  6.173
  Clock Pessimism Removal :  -0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656       3.804         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.435       4.239 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       4.635         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.635 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.538       6.173         video_clk        
 CLMA_46_128/CLK                                                           r       video_timing_data_m0/read_req/opit_0_inv_L5Q_perm/CLK

 CLMA_46_128/Q0                    tco                   0.218       6.391 f       video_timing_data_m0/read_req/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.704       7.095         read_req         
 CLMS_46_129/M0                                                            f       frame_read_write_m0/frame_fifo_read_m0/read_req_d0/opit_0_inv/D

 Data arrival time                                                   7.095         Logic Levels: 0  
                                                                                   Logic: 0.218ns(23.644%), Route: 0.704ns(76.356%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       5.573 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.848       7.421         ntclkbufg_3      
 CLMS_46_129/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/read_req_d0/opit_0_inv/CLK
 clock pessimism                                        -0.667       6.754                          
 clock uncertainty                                       0.150       6.904                          

 Hold time                                              -0.016       6.888                          

 Data required time                                                  6.888                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.888                          
 Data arrival time                                                   7.095                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.207                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.578  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.408
  Launch Clock Delay      :  6.163
  Clock Pessimism Removal :  -0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656       3.804         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.435       4.239 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       4.635         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.635 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.528       6.163         video_clk        
 CLMS_18_221/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK

 CLMS_18_221/Q0                    tco                   0.218       6.381 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.703       7.084         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [9]
 CLMA_22_221/M0                                                            f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D

 Data arrival time                                                   7.084         Logic Levels: 0  
                                                                                   Logic: 0.218ns(23.670%), Route: 0.703ns(76.330%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       5.573 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.835       7.408         ntclkbufg_3      
 CLMA_22_221/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/CLK
 clock pessimism                                        -0.667       6.741                          
 clock uncertainty                                       0.150       6.891                          

 Hold time                                              -0.016       6.875                          

 Data required time                                                  6.875                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.875                          
 Data arrival time                                                   7.084                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.209                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.581  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.413
  Launch Clock Delay      :  6.165
  Clock Pessimism Removal :  -0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656       3.804         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.435       4.239 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       4.635         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.635 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.530       6.165         video_clk        
 CLMA_22_224/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK

 CLMA_22_224/Q1                    tco                   0.218       6.383 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.721       7.104         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [3]
 CLMA_22_225/M0                                                            f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D

 Data arrival time                                                   7.104         Logic Levels: 0  
                                                                                   Logic: 0.218ns(23.216%), Route: 0.721ns(76.784%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       5.573 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.840       7.413         ntclkbufg_3      
 CLMA_22_225/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/CLK
 clock pessimism                                        -0.667       6.746                          
 clock uncertainty                                       0.150       6.896                          

 Hold time                                              -0.016       6.880                          

 Data required time                                                  6.880                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.880                          
 Data arrival time                                                   7.104                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.224                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[0]/opit_0_inv_A2Q20/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PWRITE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.008  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.175
  Launch Clock Delay      :  7.369
  Clock Pessimism Removal :  1.186
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       5.570 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.799       7.369         ntclkbufg_2      
 CLMA_30_72/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[0]/opit_0_inv_A2Q20/CLK

 CLMA_30_72/Q0                     tco                   0.261       7.630 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[0]/opit_0_inv_A2Q20/Q0
                                   net (fanout=146)      0.630       8.260         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0]
 CLMA_38_76/Y1                     td                    0.276       8.536 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_12/gateop_perm/Z
                                   net (fanout=1)        0.260       8.796         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/_N12113
 CLMA_38_76/Y2                     td                    0.216       9.012 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_13/gateop_perm/Z
                                   net (fanout=9)        0.660       9.672         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287
 CLMA_26_84/Y2                     td                    0.165       9.837 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N69/gateop_perm/Z
                                   net (fanout=1)        1.162      10.999         u_ipsl_hmic_h_top/ddrc_pwrite
 HMEMC_16_1/SRB_IOL2_TX_DATA[0]                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PWRITE

 Data arrival time                                                  10.999         Logic Levels: 3  
                                                                                   Logic: 0.918ns(25.289%), Route: 2.712ns(74.711%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656      23.804         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.435      24.239 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396      24.635         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      24.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.540      26.175         ntclkbufg_2      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         1.186      27.361                          
 clock uncertainty                                      -0.150      27.211                          

 Setup time                                             -3.218      23.993                          

 Data required time                                                 23.993                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.993                          
 Data arrival time                                                  10.999                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.994                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[0]/opit_0_inv_A2Q20/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[10]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.008  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.175
  Launch Clock Delay      :  7.369
  Clock Pessimism Removal :  1.186
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       5.570 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.799       7.369         ntclkbufg_2      
 CLMA_30_72/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[0]/opit_0_inv_A2Q20/CLK

 CLMA_30_72/Q0                     tco                   0.261       7.630 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[0]/opit_0_inv_A2Q20/Q0
                                   net (fanout=146)      0.630       8.260         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0]
 CLMA_38_76/Y1                     td                    0.276       8.536 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_12/gateop_perm/Z
                                   net (fanout=1)        0.260       8.796         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/_N12113
 CLMA_38_76/Y2                     td                    0.216       9.012 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_13/gateop_perm/Z
                                   net (fanout=9)        0.633       9.645         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287
 CLMS_26_81/Y0                     td                    0.164       9.809 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65_7[30]_3/gateop_perm/Z
                                   net (fanout=40)       1.208      11.017         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N6899
 CLMS_38_49/Y0                     td                    0.164      11.181 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_11[8]/gateop_perm/Z
                                   net (fanout=1)        0.876      12.057         u_ipsl_hmic_h_top/ddrc_paddr [10]
 HMEMC_16_1/SRB_IOL4_IODLY_CTRL[1]                                         r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[10]

 Data arrival time                                                  12.057         Logic Levels: 4  
                                                                                   Logic: 1.081ns(23.059%), Route: 3.607ns(76.941%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656      23.804         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.435      24.239 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396      24.635         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      24.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.540      26.175         ntclkbufg_2      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         1.186      27.361                          
 clock uncertainty                                      -0.150      27.211                          

 Setup time                                             -2.004      25.207                          

 Data required time                                                 25.207                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.207                          
 Data arrival time                                                  12.057                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.150                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[0]/opit_0_inv_A2Q20/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[6]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.008  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.175
  Launch Clock Delay      :  7.369
  Clock Pessimism Removal :  1.186
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       5.570 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.799       7.369         ntclkbufg_2      
 CLMA_30_72/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[0]/opit_0_inv_A2Q20/CLK

 CLMA_30_72/Q0                     tco                   0.261       7.630 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[0]/opit_0_inv_A2Q20/Q0
                                   net (fanout=146)      0.630       8.260         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0]
 CLMA_38_76/Y1                     td                    0.276       8.536 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_12/gateop_perm/Z
                                   net (fanout=1)        0.260       8.796         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/_N12113
 CLMA_38_76/Y2                     td                    0.216       9.012 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_13/gateop_perm/Z
                                   net (fanout=9)        0.633       9.645         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287
 CLMS_26_81/Y0                     td                    0.164       9.809 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65_7[30]_3/gateop_perm/Z
                                   net (fanout=40)       0.859      10.668         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N6899
 CLMA_42_64/Y2                     td                    0.284      10.952 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_11[4]/gateop_perm/Z
                                   net (fanout=1)        1.217      12.169         u_ipsl_hmic_h_top/ddrc_paddr [6]
 HMEMC_16_1/SRB_IOL4_TX_DATA[3]                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[6]

 Data arrival time                                                  12.169         Logic Levels: 4  
                                                                                   Logic: 1.201ns(25.021%), Route: 3.599ns(74.979%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656      23.804         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.435      24.239 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396      24.635         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      24.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.540      26.175         ntclkbufg_2      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         1.186      27.361                          
 clock uncertainty                                      -0.150      27.211                          

 Setup time                                             -1.792      25.419                          

 Data required time                                                 25.419                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.419                          
 Data arrival time                                                  12.169                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.250                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_lock_d[0]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_lock_d[1]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.311  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.424
  Launch Clock Delay      :  6.178
  Clock Pessimism Removal :  -0.935
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656       3.804         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.435       4.239 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       4.635         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.543       6.178         ntclkbufg_2      
 CLMA_38_120/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_lock_d[0]/opit_0_inv/CLK

 CLMA_38_120/Q0                    tco                   0.218       6.396 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_lock_d[0]/opit_0_inv/Q
                                   net (fanout=1)        0.249       6.645         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_lock_d [0]
 CLMA_30_129/AD                                                            f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_lock_d[1]/opit_0_inv/D

 Data arrival time                                                   6.645         Logic Levels: 0  
                                                                                   Logic: 0.218ns(46.681%), Route: 0.249ns(53.319%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       5.570 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.854       7.424         ntclkbufg_2      
 CLMA_30_129/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_lock_d[1]/opit_0_inv/CLK
 clock pessimism                                        -0.935       6.489                          
 clock uncertainty                                       0.000       6.489                          

 Hold time                                               0.033       6.522                          

 Data required time                                                  6.522                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.522                          
 Data arrival time                                                   6.645                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.123                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_req_rst_ctrl/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_req_rst_ctrl_d[0]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.424
  Launch Clock Delay      :  6.179
  Clock Pessimism Removal :  -1.244
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656       3.804         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.435       4.239 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       4.635         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.544       6.179         ntclkbufg_2      
 CLMA_30_128/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_req_rst_ctrl/opit_0_inv/CLK

 CLMA_30_128/Q0                    tco                   0.218       6.397 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_req_rst_ctrl/opit_0_inv/Q
                                   net (fanout=1)        0.141       6.538         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req_rst_ctrl
 CLMA_30_128/AD                                                            f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_req_rst_ctrl_d[0]/opit_0_inv/D

 Data arrival time                                                   6.538         Logic Levels: 0  
                                                                                   Logic: 0.218ns(60.724%), Route: 0.141ns(39.276%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       5.570 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.854       7.424         ntclkbufg_2      
 CLMA_30_128/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_req_rst_ctrl_d[0]/opit_0_inv/CLK
 clock pessimism                                        -1.244       6.180                          
 clock uncertainty                                       0.000       6.180                          

 Hold time                                               0.033       6.213                          

 Data required time                                                  6.213                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.213                          
 Data arrival time                                                   6.538                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.325                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_update_d[0]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.285  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.407
  Launch Clock Delay      :  6.187
  Clock Pessimism Removal :  -0.935
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656       3.804         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.435       4.239 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       4.635         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.552       6.187         ntclkbufg_2      
 CLMA_26_120/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_n/opit_0_inv_L5Q_perm/CLK

 CLMA_26_120/Q0                    tco                   0.218       6.405 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.376       6.781         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_n
 CLMA_26_144/M0                                                            f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_update_d[0]/opit_0_inv/D

 Data arrival time                                                   6.781         Logic Levels: 0  
                                                                                   Logic: 0.218ns(36.700%), Route: 0.376ns(63.300%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       5.570 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.837       7.407         ntclkbufg_2      
 CLMA_26_144/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_update_d[0]/opit_0_inv/CLK
 clock pessimism                                        -0.935       6.472                          
 clock uncertainty                                       0.000       6.472                          

 Hold time                                              -0.016       6.456                          

 Data required time                                                  6.456                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.456                          
 Data arrival time                                                   6.781                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.325                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d1/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.153
  Launch Clock Delay      :  5.904
  Clock Pessimism Removal :  0.766
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      16.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      16.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      17.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      17.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006      19.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541      20.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487      20.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      20.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      20.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[4]   tco                   1.404      22.308 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_REQ
                                   net (fanout=1)        2.018      24.326         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_rst_req
 CLMA_26_92/CD                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d1/opit_0_inv/D

 Data arrival time                                                  24.326         Logic Levels: 0  
                                                                                   Logic: 1.404ns(41.029%), Route: 2.018ns(58.971%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656      23.804         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.435      24.239 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396      24.635         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      24.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.518      26.153         ntclkbufg_2      
 CLMA_26_92/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d1/opit_0_inv/CLK
 clock pessimism                                         0.766      26.919                          
 clock uncertainty                                      -0.150      26.769                          

 Setup time                                             -0.032      26.737                          

 Data required time                                                 26.737                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.737                          
 Data arrival time                                                  24.326                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.411                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.010  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.148
  Launch Clock Delay      :  5.904
  Clock Pessimism Removal :  0.766
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      16.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      16.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      17.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      17.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006      19.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541      20.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487      20.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      20.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      20.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.404      22.308 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.590      23.898         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMS_26_89/B4                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  23.898         Logic Levels: 0  
                                                                                   Logic: 1.404ns(46.894%), Route: 1.590ns(53.106%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656      23.804         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.435      24.239 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396      24.635         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      24.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.513      26.148         ntclkbufg_2      
 CLMS_26_89/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.766      26.914                          
 clock uncertainty                                      -0.150      26.764                          

 Setup time                                             -0.133      26.631                          

 Data required time                                                 26.631                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.631                          
 Data arrival time                                                  23.898                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.733                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.010  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.148
  Launch Clock Delay      :  5.904
  Clock Pessimism Removal :  0.766
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      16.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      16.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      17.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      17.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006      19.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541      20.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487      20.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      20.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      20.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.404      22.308 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.590      23.898         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_88/D4                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  23.898         Logic Levels: 0  
                                                                                   Logic: 1.404ns(46.894%), Route: 1.590ns(53.106%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656      23.804         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.435      24.239 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396      24.635         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      24.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.513      26.148         ntclkbufg_2      
 CLMA_26_88/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.766      26.914                          
 clock uncertainty                                      -0.150      26.764                          

 Setup time                                             -0.132      26.632                          

 Data required time                                                 26.632                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.632                          
 Data arrival time                                                  23.898                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.734                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.714  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.392
  Launch Clock Delay      :  4.912
  Clock Pessimism Removal :  -0.766
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656      23.804         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.449      24.253 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.405      24.658         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.254      24.912 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      24.912         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      24.912 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      24.912         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.053      25.965 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.357      26.322         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_88/Y2                     td                    0.137      26.459 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N99_4/gateop_perm/Z
                                   net (fanout=4)        0.149      26.608         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N99
 CLMS_26_89/CE                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  26.608         Logic Levels: 1  
                                                                                   Logic: 1.190ns(70.165%), Route: 0.506ns(29.835%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      21.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      21.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      22.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      22.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006      24.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523      25.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      25.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      25.570 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.822      27.392         ntclkbufg_2      
 CLMS_26_89/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.766      26.626                          
 clock uncertainty                                       0.150      26.776                          

 Hold time                                              -0.223      26.553                          

 Data required time                                                 26.553                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.553                          
 Data arrival time                                                  26.608                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.055                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.714  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.392
  Launch Clock Delay      :  4.912
  Clock Pessimism Removal :  -0.766
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656      23.804         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.449      24.253 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.405      24.658         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.254      24.912 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      24.912         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      24.912 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      24.912         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.053      25.965 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.357      26.322         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_88/Y2                     td                    0.137      26.459 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N99_4/gateop_perm/Z
                                   net (fanout=4)        0.149      26.608         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N99
 CLMA_26_88/CE                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  26.608         Logic Levels: 1  
                                                                                   Logic: 1.190ns(70.165%), Route: 0.506ns(29.835%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      21.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      21.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      22.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      22.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006      24.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523      25.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      25.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      25.570 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.822      27.392         ntclkbufg_2      
 CLMA_26_88/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.766      26.626                          
 clock uncertainty                                       0.150      26.776                          

 Hold time                                              -0.223      26.553                          

 Data required time                                                 26.553                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.553                          
 Data arrival time                                                  26.608                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.055                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_2/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.714  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.392
  Launch Clock Delay      :  4.912
  Clock Pessimism Removal :  -0.766
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656      23.804         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.449      24.253 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.405      24.658         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.254      24.912 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      24.912         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      24.912 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      24.912         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.053      25.965 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.357      26.322         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_88/Y2                     td                    0.137      26.459 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N99_4/gateop_perm/Z
                                   net (fanout=4)        0.149      26.608         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N99
 CLMA_26_88/CE                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_2/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  26.608         Logic Levels: 1  
                                                                                   Logic: 1.190ns(70.165%), Route: 0.506ns(29.835%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      21.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      21.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      22.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      22.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006      24.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523      25.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      25.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      25.570 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.822      27.392         ntclkbufg_2      
 CLMA_26_88/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_2/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.766      26.626                          
 clock uncertainty                                       0.150      26.776                          

 Hold time                                              -0.223      26.553                          

 Data required time                                                 26.553                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.553                          
 Data arrival time                                                  26.608                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.055                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.974
  Launch Clock Delay      :  5.969
  Clock Pessimism Removal :  0.992
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       5.969         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.464       6.433 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       6.433         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   6.433         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       3.509 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.509         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       3.563 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       4.648         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       4.648 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656       6.304         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.449       6.753 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.405       7.158         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.254       7.412 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.062       7.474         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.992       8.466                          
 clock uncertainty                                      -0.150       8.316                          

 Setup time                                             -0.120       8.196                          

 Data required time                                                  8.196                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.196                          
 Data arrival time                                                   6.433                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.763                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.974
  Launch Clock Delay      :  5.969
  Clock Pessimism Removal :  0.992
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       5.969         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.464       6.433 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       6.433         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   6.433         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       3.509 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.509         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       3.563 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       4.648         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       4.648 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656       6.304         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.449       6.753 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.405       7.158         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.254       7.412 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.062       7.474         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.992       8.466                          
 clock uncertainty                                      -0.150       8.316                          

 Setup time                                             -0.120       8.196                          

 Data required time                                                  8.196                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.196                          
 Data arrival time                                                   6.433                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.763                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.974
  Launch Clock Delay      :  5.969
  Clock Pessimism Removal :  0.992
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       5.969         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.464       6.433 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       6.433         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   6.433         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       3.509 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.509         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       3.563 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       4.648         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       4.648 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656       6.304         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.449       6.753 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.405       7.158         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.254       7.412 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.062       7.474         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.992       8.466                          
 clock uncertainty                                      -0.150       8.316                          

 Setup time                                             -0.120       8.196                          

 Data required time                                                  8.196                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.196                          
 Data arrival time                                                   6.433                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.763                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.992
  Launch Clock Delay      :  4.963
  Clock Pessimism Removal :  -0.992
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656       3.804         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.449       4.253 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.405       4.658         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.254       4.912 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.051       4.963         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.368       5.331 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       5.331         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   5.331         Logic Levels: 0  
                                                                                   Logic: 0.368ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       5.992         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.992       5.000                          
 clock uncertainty                                       0.000       5.000                          

 Hold time                                              -0.074       4.926                          

 Data required time                                                  4.926                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.926                          
 Data arrival time                                                   5.331                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.405                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.992
  Launch Clock Delay      :  4.963
  Clock Pessimism Removal :  -0.992
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656       3.804         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.449       4.253 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.405       4.658         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.254       4.912 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.051       4.963         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.368       5.331 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       5.331         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   5.331         Logic Levels: 0  
                                                                                   Logic: 0.368ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       5.992         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.992       5.000                          
 clock uncertainty                                       0.000       5.000                          

 Hold time                                              -0.074       4.926                          

 Data required time                                                  4.926                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.926                          
 Data arrival time                                                   5.331                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.405                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.992
  Launch Clock Delay      :  4.963
  Clock Pessimism Removal :  -0.992
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656       3.804         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.449       4.253 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.405       4.658         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.254       4.912 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.051       4.963         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.368       5.331 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       5.331         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   5.331         Logic Levels: 0  
                                                                                   Logic: 0.368ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       5.992         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.992       5.000                          
 clock uncertainty                                       0.000       5.000                          

 Hold time                                              -0.074       4.926                          

 Data required time                                                  4.926                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.926                          
 Data arrival time                                                   5.331                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.405                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training_d/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.724  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.912
  Launch Clock Delay      :  7.402
  Clock Pessimism Removal :  0.766
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       5.570 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.832       7.402         ntclkbufg_2      
 CLMA_26_96/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training_d/opit_0_inv/CLK

 CLMA_26_96/Y2                     tco                   0.325       7.727 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training_d/opit_0_inv/Q
                                   net (fanout=1)        0.424       8.151         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training_d
 CLMA_26_92/Y1                     td                    0.169       8.320 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/N20/gateop_perm/Z
                                   net (fanout=1)        0.614       8.934         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_rst_ack
 HMEMC_16_1/SRB_IOL22_TX_DATA[0]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK

 Data arrival time                                                   8.934         Logic Levels: 1  
                                                                                   Logic: 0.494ns(32.245%), Route: 1.038ns(67.755%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       6.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       6.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       7.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       7.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656       8.804         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.449       9.253 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.405       9.658         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.254       9.912 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.912         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.912 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.912         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.766      10.678                          
 clock uncertainty                                      -0.150      10.528                          

 Setup time                                              0.031      10.559                          

 Data required time                                                 10.559                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.559                          
 Data arrival time                                                   8.934                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.625                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.729  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.912
  Launch Clock Delay      :  7.407
  Clock Pessimism Removal :  0.766
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       5.570 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.837       7.407         ntclkbufg_2      
 CLMS_26_101/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_101/Q0                    tco                   0.261       7.668 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.625       8.293         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [1]
 HMEMC_16_1/SRB_IOL22_TX_DATA[6]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]

 Data arrival time                                                   8.293         Logic Levels: 0  
                                                                                   Logic: 0.261ns(29.458%), Route: 0.625ns(70.542%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       6.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       6.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       7.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       7.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656       8.804         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.449       9.253 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.405       9.658         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.254       9.912 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.912         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.912 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.912         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.766      10.678                          
 clock uncertainty                                      -0.150      10.528                          

 Setup time                                             -0.564       9.964                          

 Data required time                                                  9.964                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.964                          
 Data arrival time                                                   8.293                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.671                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.729  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.912
  Launch Clock Delay      :  7.407
  Clock Pessimism Removal :  0.766
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       5.570 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.837       7.407         ntclkbufg_2      
 CLMS_26_101/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/CLK

 CLMS_26_101/Q1                    tco                   0.261       7.668 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/Q
                                   net (fanout=1)        0.613       8.281         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0]
 HMEMC_16_1/SRB_IOL22_TX_DATA[7]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]

 Data arrival time                                                   8.281         Logic Levels: 0  
                                                                                   Logic: 0.261ns(29.863%), Route: 0.613ns(70.137%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       6.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       6.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       7.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       7.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656       8.804         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.449       9.253 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.405       9.658         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.254       9.912 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.912         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.912 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.912         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.766      10.678                          
 clock uncertainty                                      -0.150      10.528                          

 Setup time                                             -0.568       9.960                          

 Data required time                                                  9.960                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.960                          
 Data arrival time                                                   8.281                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.679                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_H[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.904
  Launch Clock Delay      :  6.157
  Clock Pessimism Removal :  -0.766
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656       3.804         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.435       4.239 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       4.635         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.522       6.157         ntclkbufg_2      
 CLMS_26_97/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_97/Q0                     tco                   0.218       6.375 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.467       6.842         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_h [0]
 HMEMC_16_1/SRB_IOL23_IODLY_CTRL[0]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_H[0]

 Data arrival time                                                   6.842         Logic Levels: 0  
                                                                                   Logic: 0.218ns(31.825%), Route: 0.467ns(68.175%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       5.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       5.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.766       5.138                          
 clock uncertainty                                       0.150       5.288                          

 Hold time                                               0.683       5.971                          

 Data required time                                                  5.971                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.971                          
 Data arrival time                                                   6.842                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.871                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.904
  Launch Clock Delay      :  6.153
  Clock Pessimism Removal :  -0.766
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656       3.804         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.435       4.239 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       4.635         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.518       6.153         ntclkbufg_2      
 CLMS_26_93/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q/CLK

 CLMS_26_93/Q0                     tco                   0.218       6.371 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q/Q
                                   net (fanout=3)        0.481       6.852         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_start
 HMEMC_16_1/SRB_IOL22_MIPI_SW_DYN_I
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE

 Data arrival time                                                   6.852         Logic Levels: 0  
                                                                                   Logic: 0.218ns(31.187%), Route: 0.481ns(68.813%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       5.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       5.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.766       5.138                          
 clock uncertainty                                       0.150       5.288                          

 Hold time                                               0.681       5.969                          

 Data required time                                                  5.969                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.969                          
 Data arrival time                                                   6.852                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.883                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_H
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.904
  Launch Clock Delay      :  6.157
  Clock Pessimism Removal :  -0.766
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656       3.804         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.435       4.239 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       4.635         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.522       6.157         ntclkbufg_2      
 CLMS_26_97/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/CLK

 CLMS_26_97/Q1                     tco                   0.218       6.375 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.483       6.858         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_dir_h
 HMEMC_16_1/SRB_IOL23_LRS                                                  f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_H

 Data arrival time                                                   6.858         Logic Levels: 0  
                                                                                   Logic: 0.218ns(31.098%), Route: 0.483ns(68.902%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       5.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       5.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.766       5.138                          
 clock uncertainty                                       0.150       5.288                          

 Hold time                                               0.681       5.969                          

 Data required time                                                  5.969                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.969                          
 Data arrival time                                                   6.858                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.889                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.064  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.098
  Launch Clock Delay      :  3.893
  Clock Pessimism Removal :  0.731
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.086       2.086         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000       2.086 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.807       3.893         ntclkbufg_1      
 CLMS_38_301/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_38_301/Q0                    tco                   0.261       4.154 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.749       4.903         u_CORES/u_jtag_hub/data_ctrl
 CLMA_42_281/C1                                                            r       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   4.903         Logic Levels: 0  
                                                                                   Logic: 0.261ns(25.842%), Route: 0.749ns(74.158%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.589      26.589         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000      26.589 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.509      28.098         ntclkbufg_1      
 CLMA_42_281/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.731      28.829                          
 clock uncertainty                                      -0.050      28.779                          

 Setup time                                             -0.237      28.542                          

 Data required time                                                 28.542                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.542                          
 Data arrival time                                                   4.903                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.639                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.058  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.104
  Launch Clock Delay      :  3.893
  Clock Pessimism Removal :  0.731
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.086       2.086         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000       2.086 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.807       3.893         ntclkbufg_1      
 CLMS_38_301/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_38_301/Q0                    tco                   0.261       4.154 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.754       4.908         u_CORES/u_jtag_hub/data_ctrl
 CLMA_50_280/C1                                                            r       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   4.908         Logic Levels: 0  
                                                                                   Logic: 0.261ns(25.714%), Route: 0.754ns(74.286%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.589      26.589         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000      26.589 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.515      28.104         ntclkbufg_1      
 CLMA_50_280/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.731      28.835                          
 clock uncertainty                                      -0.050      28.785                          

 Setup time                                             -0.237      28.548                          

 Data required time                                                 28.548                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.548                          
 Data arrival time                                                   4.908                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.640                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.058  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.104
  Launch Clock Delay      :  3.893
  Clock Pessimism Removal :  0.731
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.086       2.086         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000       2.086 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.807       3.893         ntclkbufg_1      
 CLMS_38_301/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_38_301/Q0                    tco                   0.261       4.154 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.754       4.908         u_CORES/u_jtag_hub/data_ctrl
 CLMA_50_280/B1                                                            r       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   4.908         Logic Levels: 0  
                                                                                   Logic: 0.261ns(25.714%), Route: 0.754ns(74.286%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.589      26.589         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000      26.589 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.515      28.104         ntclkbufg_1      
 CLMA_50_280/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.731      28.835                          
 clock uncertainty                                      -0.050      28.785                          

 Setup time                                             -0.227      28.558                          

 Data required time                                                 28.558                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.558                          
 Data arrival time                                                   4.908                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.650                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[22]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[21]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.298  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.957
  Launch Clock Delay      :  3.268
  Clock Pessimism Removal :  -0.391
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.695       1.695         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000       1.695 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.573       3.268         ntclkbufg_1      
 CLMS_66_249/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[22]/opit_0_inv_L5Q_perm/CLK

 CLMS_66_249/Q3                    tco                   0.218       3.486 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[22]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.259       3.745         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [22]
 CLMA_70_244/C4                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[21]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.745         Logic Levels: 0  
                                                                                   Logic: 0.218ns(45.702%), Route: 0.259ns(54.298%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.086       2.086         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000       2.086 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.871       3.957         ntclkbufg_1      
 CLMA_70_244/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[21]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.391       3.566                          
 clock uncertainty                                       0.000       3.566                          

 Hold time                                              -0.082       3.484                          

 Data required time                                                  3.484                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.484                          
 Data arrival time                                                   3.745                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.261                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[14]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[13]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.324  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.977
  Launch Clock Delay      :  3.262
  Clock Pessimism Removal :  -0.391
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.695       1.695         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000       1.695 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.567       3.262         ntclkbufg_1      
 CLMA_82_244/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[14]/opit_0_inv_L5Q_perm/CLK

 CLMA_82_244/Q1                    tco                   0.218       3.480 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[14]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.261       3.741         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [14]
 CLMA_82_253/A1                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[13]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   3.741         Logic Levels: 0  
                                                                                   Logic: 0.218ns(45.511%), Route: 0.261ns(54.489%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.086       2.086         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000       2.086 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.891       3.977         ntclkbufg_1      
 CLMA_82_253/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[13]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.391       3.586                          
 clock uncertainty                                       0.000       3.586                          

 Hold time                                              -0.166       3.420                          

 Data required time                                                  3.420                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.420                          
 Data arrival time                                                   3.741                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.321                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[55]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[54]/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.302  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.948
  Launch Clock Delay      :  3.255
  Clock Pessimism Removal :  -0.391
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.695       1.695         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000       1.695 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.560       3.255         ntclkbufg_1      
 CLMA_54_252/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[55]/opit_0_inv_L5Q_perm/CLK

 CLMA_54_252/Q3                    tco                   0.218       3.473 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[55]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.290       3.763         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [55]
 CLMA_58_245/D0                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[54]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   3.763         Logic Levels: 0  
                                                                                   Logic: 0.218ns(42.913%), Route: 0.290ns(57.087%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.086       2.086         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000       2.086 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.862       3.948         ntclkbufg_1      
 CLMA_58_245/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[54]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.391       3.557                          
 clock uncertainty                                       0.000       3.557                          

 Hold time                                              -0.125       3.432                          

 Data required time                                                  3.432                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.432                          
 Data arrival time                                                   3.763                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.331                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[11]/opit_0_inv_A2Q21/Cin
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.745  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.264
  Launch Clock Delay      :  4.009
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.169      27.169         u_CORES/capt_o   
 USCM_74_111/CLK_USCM              td                    0.000      27.169 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.840      29.009         ntclkbufg_0      
 CLMA_50_277/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_50_277/Q1                    tco                   0.261      29.270 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=6)        0.591      29.861         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMS_54_273/Y0                    td                    0.164      30.025 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115_1_1_0/gateop_perm[22:20]/Z
                                   net (fanout=4)        0.580      30.605         u_CORES/u_debug_core_0/_N1554
 CLMS_54_281/Y3                    td                    0.169      30.774 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115_1_2_1_0_0_0/gateop_perm[22:20]/Z
                                   net (fanout=6)        0.687      31.461         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_70_272/Y0                    td                    0.164      31.625 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N50_8/gateop_perm/Z
                                   net (fanout=12)       1.029      32.654         u_CORES/u_debug_core_0/u_rd_addr_gen/N50
                                                         0.387      33.041 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[1]/opit_0_inv_A2Q21/Cout
                                                         0.000      33.041         u_CORES/u_debug_core_0/u_rd_addr_gen/_N32
 CLMS_86_249/COUT                  td                    0.097      33.138 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      33.138         u_CORES/u_debug_core_0/u_rd_addr_gen/_N34
                                                         0.060      33.198 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[5]/opit_0_inv_A2Q21/Cout
                                                         0.000      33.198         u_CORES/u_debug_core_0/u_rd_addr_gen/_N36
 CLMS_86_253/COUT                  td                    0.097      33.295 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      33.295         u_CORES/u_debug_core_0/u_rd_addr_gen/_N38
                                                         0.059      33.354 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[9]/opit_0_inv_A2Q21/Cout
                                                         0.000      33.354         u_CORES/u_debug_core_0/u_rd_addr_gen/_N40
                                                                           f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[11]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  33.354         Logic Levels: 5  
                                                                                   Logic: 1.458ns(33.556%), Route: 2.887ns(66.444%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.695      51.695         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000      51.695 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.569      53.264         ntclkbufg_1      
 CLMS_86_257/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[11]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000      53.264                          
 clock uncertainty                                      -0.050      53.214                          

 Setup time                                             -0.171      53.043                          

 Data required time                                                 53.043                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.043                          
 Data arrival time                                                  33.354                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.689                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[9]/opit_0_inv_A2Q21/Cin
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.745  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.264
  Launch Clock Delay      :  4.009
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.169      27.169         u_CORES/capt_o   
 USCM_74_111/CLK_USCM              td                    0.000      27.169 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.840      29.009         ntclkbufg_0      
 CLMA_50_277/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_50_277/Q1                    tco                   0.261      29.270 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=6)        0.591      29.861         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMS_54_273/Y0                    td                    0.164      30.025 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115_1_1_0/gateop_perm[22:20]/Z
                                   net (fanout=4)        0.580      30.605         u_CORES/u_debug_core_0/_N1554
 CLMS_54_281/Y3                    td                    0.169      30.774 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115_1_2_1_0_0_0/gateop_perm[22:20]/Z
                                   net (fanout=6)        0.687      31.461         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_70_272/Y0                    td                    0.164      31.625 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N50_8/gateop_perm/Z
                                   net (fanout=12)       1.029      32.654         u_CORES/u_debug_core_0/u_rd_addr_gen/N50
                                                         0.387      33.041 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[1]/opit_0_inv_A2Q21/Cout
                                                         0.000      33.041         u_CORES/u_debug_core_0/u_rd_addr_gen/_N32
 CLMS_86_249/COUT                  td                    0.097      33.138 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      33.138         u_CORES/u_debug_core_0/u_rd_addr_gen/_N34
                                                         0.060      33.198 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[5]/opit_0_inv_A2Q21/Cout
                                                         0.000      33.198         u_CORES/u_debug_core_0/u_rd_addr_gen/_N36
 CLMS_86_253/COUT                  td                    0.095      33.293 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      33.293         u_CORES/u_debug_core_0/u_rd_addr_gen/_N38
 CLMS_86_257/CIN                                                           f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[9]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  33.293         Logic Levels: 5  
                                                                                   Logic: 1.397ns(32.610%), Route: 2.887ns(67.390%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.695      51.695         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000      51.695 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.569      53.264         ntclkbufg_1      
 CLMS_86_257/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[9]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000      53.264                          
 clock uncertainty                                      -0.050      53.214                          

 Setup time                                             -0.171      53.043                          

 Data required time                                                 53.043                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.043                          
 Data arrival time                                                  33.293                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.750                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[7]/opit_0_inv_A2Q21/Cin
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.740  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.269
  Launch Clock Delay      :  4.009
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.169      27.169         u_CORES/capt_o   
 USCM_74_111/CLK_USCM              td                    0.000      27.169 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.840      29.009         ntclkbufg_0      
 CLMA_50_277/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_50_277/Q1                    tco                   0.261      29.270 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=6)        0.591      29.861         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMS_54_273/Y0                    td                    0.164      30.025 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115_1_1_0/gateop_perm[22:20]/Z
                                   net (fanout=4)        0.580      30.605         u_CORES/u_debug_core_0/_N1554
 CLMS_54_281/Y3                    td                    0.169      30.774 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115_1_2_1_0_0_0/gateop_perm[22:20]/Z
                                   net (fanout=6)        0.687      31.461         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_70_272/Y0                    td                    0.164      31.625 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N50_8/gateop_perm/Z
                                   net (fanout=12)       1.029      32.654         u_CORES/u_debug_core_0/u_rd_addr_gen/N50
                                                         0.387      33.041 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[1]/opit_0_inv_A2Q21/Cout
                                                         0.000      33.041         u_CORES/u_debug_core_0/u_rd_addr_gen/_N32
 CLMS_86_249/COUT                  td                    0.097      33.138 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      33.138         u_CORES/u_debug_core_0/u_rd_addr_gen/_N34
                                                         0.059      33.197 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[5]/opit_0_inv_A2Q21/Cout
                                                         0.000      33.197         u_CORES/u_debug_core_0/u_rd_addr_gen/_N36
                                                                           f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[7]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  33.197         Logic Levels: 4  
                                                                                   Logic: 1.301ns(31.065%), Route: 2.887ns(68.935%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.695      51.695         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000      51.695 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.574      53.269         ntclkbufg_1      
 CLMS_86_253/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000      53.269                          
 clock uncertainty                                      -0.050      53.219                          

 Setup time                                             -0.171      53.048                          

 Data required time                                                 53.048                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.048                          
 Data arrival time                                                  33.197                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.851                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.611  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.929
  Launch Clock Delay      :  3.318
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.783      26.783         u_CORES/capt_o   
 USCM_74_111/CLK_USCM              td                    0.000      26.783 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.535      28.318         ntclkbufg_0      
 CLMA_54_272/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK

 CLMA_54_272/Q1                    tco                   0.218      28.536 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=11)       0.263      28.799         u_CORES/u_debug_core_0/conf_sel_o
 CLMA_54_276/M1                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1/opit_0_inv/D

 Data arrival time                                                  28.799         Logic Levels: 0  
                                                                                   Logic: 0.218ns(45.322%), Route: 0.263ns(54.678%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.086       2.086         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000       2.086 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.843       3.929         ntclkbufg_1      
 CLMA_54_276/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1/opit_0_inv/CLK
 clock pessimism                                         0.000       3.929                          
 clock uncertainty                                       0.050       3.979                          

 Hold time                                              -0.016       3.963                          

 Data required time                                                  3.963                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.963                          
 Data arrival time                                                  28.799                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.836                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.629  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.939
  Launch Clock Delay      :  3.310
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.783      26.783         u_CORES/capt_o   
 USCM_74_111/CLK_USCM              td                    0.000      26.783 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.527      28.310         ntclkbufg_0      
 CLMA_50_277/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMA_50_277/Q0                    tco                   0.218      28.528 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=6)        0.363      28.891         u_CORES/u_debug_core_0/conf_id_o [3]
 CLMA_54_268/CD                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/D

 Data arrival time                                                  28.891         Logic Levels: 0  
                                                                                   Logic: 0.218ns(37.522%), Route: 0.363ns(62.478%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.086       2.086         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000       2.086 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.853       3.939         ntclkbufg_1      
 CLMA_54_268/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/CLK
 clock pessimism                                         0.000       3.939                          
 clock uncertainty                                       0.050       3.989                          

 Hold time                                               0.033       4.022                          

 Data required time                                                  4.022                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.022                          
 Data arrival time                                                  28.891                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.869                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.626  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.936
  Launch Clock Delay      :  3.310
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.783      26.783         u_CORES/capt_o   
 USCM_74_111/CLK_USCM              td                    0.000      26.783 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.527      28.310         ntclkbufg_0      
 CLMA_50_277/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_50_277/Q2                    tco                   0.218      28.528 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=12)       0.341      28.869         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMA_50_269/M0                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/D

 Data arrival time                                                  28.869         Logic Levels: 0  
                                                                                   Logic: 0.218ns(38.998%), Route: 0.341ns(61.002%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.086       2.086         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000       2.086 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.850       3.936         ntclkbufg_1      
 CLMA_50_269/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/CLK
 clock pessimism                                         0.000       3.936                          
 clock uncertainty                                       0.050       3.986                          

 Hold time                                              -0.016       3.970                          

 Data required time                                                  3.970                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.970                          
 Data arrival time                                                  28.869                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.899                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.397  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.310
  Launch Clock Delay      :  3.707
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.905      76.905         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000      76.905 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.802      78.707         ntclkbufg_1      
 CLMA_50_280/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_280/Q1                    tco                   0.241      78.948 r       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        2.197      81.145         u_CORES/id_o [2] 
 CLMA_50_277/CD                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D

 Data arrival time                                                  81.145         Logic Levels: 0  
                                                                                   Logic: 0.241ns(9.885%), Route: 2.197ns(90.115%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.783     126.783         u_CORES/capt_o   
 USCM_74_111/CLK_USCM              td                    0.000     126.783 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.527     128.310         ntclkbufg_0      
 CLMA_50_277/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.310                          
 clock uncertainty                                      -0.050     128.260                          

 Setup time                                             -0.032     128.228                          

 Data required time                                                128.228                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.228                          
 Data arrival time                                                  81.145                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.083                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.391  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.310
  Launch Clock Delay      :  3.701
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.905      76.905         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000      76.905 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.796      78.701         ntclkbufg_1      
 CLMA_42_281/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_42_281/Q0                    tco                   0.241      78.942 r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        1.895      80.837         u_CORES/conf_sel [0]
 CLMA_50_277/CE                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  80.837         Logic Levels: 0  
                                                                                   Logic: 0.241ns(11.283%), Route: 1.895ns(88.717%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.783     126.783         u_CORES/capt_o   
 USCM_74_111/CLK_USCM              td                    0.000     126.783 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.527     128.310         ntclkbufg_0      
 CLMA_50_277/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.310                          
 clock uncertainty                                      -0.050     128.260                          

 Setup time                                             -0.277     127.983                          

 Data required time                                                127.983                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.983                          
 Data arrival time                                                  80.837                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.146                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.391  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.310
  Launch Clock Delay      :  3.701
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.905      76.905         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000      76.905 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.796      78.701         ntclkbufg_1      
 CLMA_42_281/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_42_281/Q0                    tco                   0.241      78.942 r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        1.895      80.837         u_CORES/conf_sel [0]
 CLMA_50_277/CE                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  80.837         Logic Levels: 0  
                                                                                   Logic: 0.241ns(11.283%), Route: 1.895ns(88.717%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.783     126.783         u_CORES/capt_o   
 USCM_74_111/CLK_USCM              td                    0.000     126.783 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.527     128.310         ntclkbufg_0      
 CLMA_50_277/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.310                          
 clock uncertainty                                      -0.050     128.260                          

 Setup time                                             -0.277     127.983                          

 Data required time                                                127.983                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.983                          
 Data arrival time                                                  80.837                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.146                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.911  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.009
  Launch Clock Delay      :  3.098
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.589     126.589         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000     126.589 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.509     128.098         ntclkbufg_1      
 CLMA_42_281/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_42_281/Q3                    tco                   0.204     128.302 r       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.041     129.343         u_CORES/id_o [0] 
 CLMA_50_277/M1                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D

 Data arrival time                                                 129.343         Logic Levels: 0  
                                                                                   Logic: 0.204ns(16.386%), Route: 1.041ns(83.614%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.169     127.169         u_CORES/capt_o   
 USCM_74_111/CLK_USCM              td                    0.000     127.169 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.840     129.009         ntclkbufg_0      
 CLMA_50_277/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     129.009                          
 clock uncertainty                                       0.050     129.059                          

 Hold time                                              -0.012     129.047                          

 Data required time                                                129.047                          
----------------------------------------------------------------------------------------------------
 Data required time                                                129.047                          
 Data arrival time                                                 129.343                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.296                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.913  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.017
  Launch Clock Delay      :  3.104
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.589     126.589         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000     126.589 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.515     128.104         ntclkbufg_1      
 CLMA_50_280/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_280/Q0                    tco                   0.203     128.307 f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.074     129.381         u_CORES/id_o [3] 
 CLMA_54_272/M3                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/D

 Data arrival time                                                 129.381         Logic Levels: 0  
                                                                                   Logic: 0.203ns(15.897%), Route: 1.074ns(84.103%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.169     127.169         u_CORES/capt_o   
 USCM_74_111/CLK_USCM              td                    0.000     127.169 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.848     129.017         ntclkbufg_0      
 CLMA_54_272/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     129.017                          
 clock uncertainty                                       0.050     129.067                          

 Hold time                                              -0.016     129.051                          

 Data required time                                                129.051                          
----------------------------------------------------------------------------------------------------
 Data required time                                                129.051                          
 Data arrival time                                                 129.381                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.330                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.913  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.017
  Launch Clock Delay      :  3.104
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.589     126.589         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000     126.589 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.515     128.104         ntclkbufg_1      
 CLMA_50_280/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_280/Q2                    tco                   0.204     128.308 r       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.193     129.501         u_CORES/id_o [1] 
 CLMA_54_272/M1                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[1]/opit_0_inv/D

 Data arrival time                                                 129.501         Logic Levels: 0  
                                                                                   Logic: 0.204ns(14.603%), Route: 1.193ns(85.397%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.169     127.169         u_CORES/capt_o   
 USCM_74_111/CLK_USCM              td                    0.000     127.169 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.848     129.017         ntclkbufg_0      
 CLMA_54_272/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     129.017                          
 clock uncertainty                                       0.050     129.067                          

 Hold time                                              -0.012     129.055                          

 Data required time                                                129.055                          
----------------------------------------------------------------------------------------------------
 Data required time                                                129.055                          
 Data arrival time                                                 129.501                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.446                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][13]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.359  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.672
  Launch Clock Delay      :  4.447
  Clock Pessimism Removal :  0.416
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.883       4.447         sys_clk_g        
 CLMA_86_256/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_86_256/Q0                    tco                   0.261       4.708 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=267)      1.553       6.261         u_CORES/u_debug_core_0/resetn
 CLMS_54_225/RS                                                            r       u_CORES/u_debug_core_0/data_pipe[1][13]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.261         Logic Levels: 0  
                                                                                   Logic: 0.261ns(14.388%), Route: 1.553ns(85.612%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.524      23.672         sys_clk_g        
 CLMS_54_225/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[1][13]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.416      24.088                          
 clock uncertainty                                      -0.050      24.038                          

 Recovery time                                          -0.277      23.761                          

 Data required time                                                 23.761                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.761                          
 Data arrival time                                                   6.261                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.500                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][14]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.359  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.672
  Launch Clock Delay      :  4.447
  Clock Pessimism Removal :  0.416
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.883       4.447         sys_clk_g        
 CLMA_86_256/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_86_256/Q0                    tco                   0.261       4.708 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=267)      1.553       6.261         u_CORES/u_debug_core_0/resetn
 CLMS_54_225/RS                                                            r       u_CORES/u_debug_core_0/data_pipe[1][14]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.261         Logic Levels: 0  
                                                                                   Logic: 0.261ns(14.388%), Route: 1.553ns(85.612%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.524      23.672         sys_clk_g        
 CLMS_54_225/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[1][14]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.416      24.088                          
 clock uncertainty                                      -0.050      24.038                          

 Recovery time                                          -0.277      23.761                          

 Data required time                                                 23.761                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.761                          
 Data arrival time                                                   6.261                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.500                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[3][14]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.359  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.672
  Launch Clock Delay      :  4.447
  Clock Pessimism Removal :  0.416
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.883       4.447         sys_clk_g        
 CLMA_86_256/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_86_256/Q0                    tco                   0.261       4.708 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=267)      1.553       6.261         u_CORES/u_debug_core_0/resetn
 CLMS_54_225/RS                                                            r       u_CORES/u_debug_core_0/data_pipe[3][14]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.261         Logic Levels: 0  
                                                                                   Logic: 0.261ns(14.388%), Route: 1.553ns(85.612%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.524      23.672         sys_clk_g        
 CLMS_54_225/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[3][14]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.416      24.088                          
 clock uncertainty                                      -0.050      24.038                          

 Recovery time                                          -0.277      23.761                          

 Data required time                                                 23.761                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.761                          
 Data arrival time                                                   6.261                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.500                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][19]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.322  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.455
  Launch Clock Delay      :  3.717
  Clock Pessimism Removal :  -0.416
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.569       3.717         sys_clk_g        
 CLMA_86_256/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_86_256/Q0                    tco                   0.218       3.935 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=267)      0.318       4.253         u_CORES/u_debug_core_0/resetn
 CLMA_82_252/RS                                                            f       u_CORES/u_debug_core_0/TRIG0_ff[0][19]/opit_0_inv/RS

 Data arrival time                                                   4.253         Logic Levels: 0  
                                                                                   Logic: 0.218ns(40.672%), Route: 0.318ns(59.328%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.891       4.455         sys_clk_g        
 CLMA_82_252/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[0][19]/opit_0_inv/CLK
 clock pessimism                                        -0.416       4.039                          
 clock uncertainty                                       0.000       4.039                          

 Removal time                                           -0.211       3.828                          

 Data required time                                                  3.828                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.828                          
 Data arrival time                                                   4.253                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.425                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[1][18]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.322  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.455
  Launch Clock Delay      :  3.717
  Clock Pessimism Removal :  -0.416
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.569       3.717         sys_clk_g        
 CLMA_86_256/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_86_256/Q0                    tco                   0.218       3.935 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=267)      0.318       4.253         u_CORES/u_debug_core_0/resetn
 CLMA_82_252/RS                                                            f       u_CORES/u_debug_core_0/TRIG0_ff[1][18]/opit_0_inv/RS

 Data arrival time                                                   4.253         Logic Levels: 0  
                                                                                   Logic: 0.218ns(40.672%), Route: 0.318ns(59.328%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.891       4.455         sys_clk_g        
 CLMA_82_252/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[1][18]/opit_0_inv/CLK
 clock pessimism                                        -0.416       4.039                          
 clock uncertainty                                       0.000       4.039                          

 Removal time                                           -0.211       3.828                          

 Data required time                                                  3.828                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.828                          
 Data arrival time                                                   4.253                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.425                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][22]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.322  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.455
  Launch Clock Delay      :  3.717
  Clock Pessimism Removal :  -0.416
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.569       3.717         sys_clk_g        
 CLMA_86_256/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_86_256/Q0                    tco                   0.218       3.935 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=267)      0.318       4.253         u_CORES/u_debug_core_0/resetn
 CLMA_82_252/RS                                                            f       u_CORES/u_debug_core_0/data_pipe[1][22]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.253         Logic Levels: 0  
                                                                                   Logic: 0.218ns(40.672%), Route: 0.318ns(59.328%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.891       4.455         sys_clk_g        
 CLMA_82_252/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[1][22]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.416       4.039                          
 clock uncertainty                                       0.000       4.039                          

 Removal time                                           -0.211       3.828                          

 Data required time                                                  3.828                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.828                          
 Data arrival time                                                   4.253                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.425                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.565  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.160
  Launch Clock Delay      :  7.392
  Clock Pessimism Removal :  0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9140.000    9140.000 r                        
 B5                                                      0.000    9140.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100    9141.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9141.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067    9141.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304    9142.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9142.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006    9144.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526    9145.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477    9145.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9145.573 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.819    9147.392         ntclkbufg_3      
 CLMA_30_213/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_30_213/Q1                    tco                   0.261    9147.653 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=42)       1.086    9148.739         frame_read_write_m0/read_fifo_aclr
 CLMA_22_220/RS                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/RS

 Data arrival time                                                9148.739         Logic Levels: 0  
                                                                                   Logic: 0.261ns(19.376%), Route: 1.086ns(80.624%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9140.019    9140.019 r                        
 B5                                                      0.000    9140.019 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.112         sys_clk          
 IOBD_0_298/DIN                    td                    0.916    9141.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9141.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054    9141.082 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085    9142.167         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9142.167 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656    9143.823         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.435    9144.258 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396    9144.654         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9144.654 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.525    9146.179         video_clk        
 CLMA_22_220/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.667    9146.846                          
 clock uncertainty                                      -0.150    9146.696                          

 Recovery time                                          -0.277    9146.419                          

 Data required time                                               9146.419                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9146.419                          
 Data arrival time                                                9148.739                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.320                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.565  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.160
  Launch Clock Delay      :  7.392
  Clock Pessimism Removal :  0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9140.000    9140.000 r                        
 B5                                                      0.000    9140.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100    9141.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9141.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067    9141.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304    9142.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9142.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006    9144.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526    9145.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477    9145.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9145.573 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.819    9147.392         ntclkbufg_3      
 CLMA_30_213/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_30_213/Q1                    tco                   0.261    9147.653 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=42)       1.086    9148.739         frame_read_write_m0/read_fifo_aclr
 CLMA_22_220/RS                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/RS

 Data arrival time                                                9148.739         Logic Levels: 0  
                                                                                   Logic: 0.261ns(19.376%), Route: 1.086ns(80.624%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9140.019    9140.019 r                        
 B5                                                      0.000    9140.019 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.112         sys_clk          
 IOBD_0_298/DIN                    td                    0.916    9141.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9141.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054    9141.082 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085    9142.167         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9142.167 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656    9143.823         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.435    9144.258 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396    9144.654         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9144.654 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.525    9146.179         video_clk        
 CLMA_22_220/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.667    9146.846                          
 clock uncertainty                                      -0.150    9146.696                          

 Recovery time                                          -0.277    9146.419                          

 Data required time                                               9146.419                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9146.419                          
 Data arrival time                                                9148.739                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.320                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.565  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.160
  Launch Clock Delay      :  7.392
  Clock Pessimism Removal :  0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9140.000    9140.000 r                        
 B5                                                      0.000    9140.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100    9141.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9141.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067    9141.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304    9142.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9142.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006    9144.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526    9145.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477    9145.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9145.573 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.819    9147.392         ntclkbufg_3      
 CLMA_30_213/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_30_213/Q1                    tco                   0.261    9147.653 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=42)       1.086    9148.739         frame_read_write_m0/read_fifo_aclr
 CLMA_22_220/RS                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/RS

 Data arrival time                                                9148.739         Logic Levels: 0  
                                                                                   Logic: 0.261ns(19.376%), Route: 1.086ns(80.624%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9140.019    9140.019 r                        
 B5                                                      0.000    9140.019 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.112         sys_clk          
 IOBD_0_298/DIN                    td                    0.916    9141.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9141.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054    9141.082 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085    9142.167         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9142.167 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656    9143.823         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.435    9144.258 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396    9144.654         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9144.654 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.525    9146.179         video_clk        
 CLMA_22_220/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.667    9146.846                          
 clock uncertainty                                      -0.150    9146.696                          

 Recovery time                                          -0.277    9146.419                          

 Data required time                                               9146.419                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9146.419                          
 Data arrival time                                                9148.739                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.320                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.569  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.384
  Launch Clock Delay      :  6.148
  Clock Pessimism Removal :  -0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9490.000    9490.000 r                        
 B5                                                      0.000    9490.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916    9491.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9491.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054    9491.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085    9492.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9492.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656    9493.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438    9494.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396    9494.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9494.638 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.510    9496.148         ntclkbufg_3      
 CLMA_30_213/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_30_213/Q1                    tco                   0.218    9496.366 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=42)       0.378    9496.744         frame_read_write_m0/read_fifo_aclr
 CLMA_30_200/RSCO                  td                    0.110    9496.854 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/RSOUT
                                   net (fanout=3)        0.000    9496.854         ntR22            
 CLMA_30_204/RSCO                  td                    0.076    9496.930 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q/RSOUT
                                   net (fanout=3)        0.000    9496.930         ntR21            
 CLMA_30_208/RSCI                                                          f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/RS

 Data arrival time                                                9496.930         Logic Levels: 2  
                                                                                   Logic: 0.404ns(51.662%), Route: 0.378ns(48.338%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9490.005    9490.005 r                        
 B5                                                      0.000    9490.005 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.098         sys_clk          
 IOBD_0_298/DIN                    td                    1.100    9491.198 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9491.198         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067    9491.265 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304    9492.569         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9492.569 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006    9494.575         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523    9495.098 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477    9495.575         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9495.575 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.814    9497.389         video_clk        
 CLMA_30_208/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.667    9496.722                          
 clock uncertainty                                       0.150    9496.872                          

 Removal time                                            0.000    9496.872                          

 Data required time                                               9496.872                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9496.872                          
 Data arrival time                                                9496.930                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.058                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.569  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.384
  Launch Clock Delay      :  6.148
  Clock Pessimism Removal :  -0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9490.000    9490.000 r                        
 B5                                                      0.000    9490.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916    9491.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9491.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054    9491.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085    9492.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9492.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656    9493.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438    9494.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396    9494.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9494.638 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.510    9496.148         ntclkbufg_3      
 CLMA_30_213/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_30_213/Q1                    tco                   0.218    9496.366 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=42)       0.378    9496.744         frame_read_write_m0/read_fifo_aclr
 CLMA_30_200/RSCO                  td                    0.110    9496.854 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/RSOUT
                                   net (fanout=3)        0.000    9496.854         ntR22            
 CLMA_30_204/RSCO                  td                    0.076    9496.930 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q/RSOUT
                                   net (fanout=3)        0.000    9496.930         ntR21            
 CLMA_30_208/RSCI                                                          f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/RS

 Data arrival time                                                9496.930         Logic Levels: 2  
                                                                                   Logic: 0.404ns(51.662%), Route: 0.378ns(48.338%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9490.005    9490.005 r                        
 B5                                                      0.000    9490.005 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.098         sys_clk          
 IOBD_0_298/DIN                    td                    1.100    9491.198 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9491.198         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067    9491.265 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304    9492.569         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9492.569 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006    9494.575         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523    9495.098 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477    9495.575         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9495.575 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.814    9497.389         video_clk        
 CLMA_30_208/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.667    9496.722                          
 clock uncertainty                                       0.150    9496.872                          

 Removal time                                            0.000    9496.872                          

 Data required time                                               9496.872                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9496.872                          
 Data arrival time                                                9496.930                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.058                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[3]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.569  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.384
  Launch Clock Delay      :  6.148
  Clock Pessimism Removal :  -0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9490.000    9490.000 r                        
 B5                                                      0.000    9490.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916    9491.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9491.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054    9491.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085    9492.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9492.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656    9493.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438    9494.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396    9494.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9494.638 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.510    9496.148         ntclkbufg_3      
 CLMA_30_213/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_30_213/Q1                    tco                   0.218    9496.366 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=42)       0.378    9496.744         frame_read_write_m0/read_fifo_aclr
 CLMA_30_200/RSCO                  td                    0.110    9496.854 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/RSOUT
                                   net (fanout=3)        0.000    9496.854         ntR22            
 CLMA_30_204/RSCO                  td                    0.076    9496.930 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q/RSOUT
                                   net (fanout=3)        0.000    9496.930         ntR21            
 CLMA_30_208/RSCI                                                          f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[3]/opit_0/RS

 Data arrival time                                                9496.930         Logic Levels: 2  
                                                                                   Logic: 0.404ns(51.662%), Route: 0.378ns(48.338%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9490.005    9490.005 r                        
 B5                                                      0.000    9490.005 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.098         sys_clk          
 IOBD_0_298/DIN                    td                    1.100    9491.198 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9491.198         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067    9491.265 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304    9492.569         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9492.569 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006    9494.575         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523    9495.098 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477    9495.575         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9495.575 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.814    9497.389         video_clk        
 CLMA_30_208/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[3]/opit_0/CLK
 clock pessimism                                        -0.667    9496.722                          
 clock uncertainty                                       0.150    9496.872                          

 Removal time                                            0.000    9496.872                          

 Data required time                                               9496.872                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9496.872                          
 Data arrival time                                                9496.930                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.058                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.322  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.127
  Launch Clock Delay      :  7.384
  Clock Pessimism Removal :  0.935
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       5.573 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.811       7.384         ntclkbufg_3      
 CLMA_70_73/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_70_73/Q1                     tco                   0.261       7.645 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=92)       0.992       8.637         frame_read_write_m0/write_fifo_aclr
 CLMA_94_56/RS                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/RS

 Data arrival time                                                   8.637         Logic Levels: 0  
                                                                                   Logic: 0.261ns(20.830%), Route: 0.992ns(79.170%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      11.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      11.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      12.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      12.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656      13.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438      14.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396      14.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000      14.638 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.489      16.127         ntclkbufg_3      
 CLMA_94_56/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/CLK
 clock pessimism                                         0.935      17.062                          
 clock uncertainty                                      -0.150      16.912                          

 Recovery time                                          -0.277      16.635                          

 Data required time                                                 16.635                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.635                          
 Data arrival time                                                   8.637                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.998                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[11]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.322  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.127
  Launch Clock Delay      :  7.384
  Clock Pessimism Removal :  0.935
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       5.573 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.811       7.384         ntclkbufg_3      
 CLMA_70_73/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_70_73/Q1                     tco                   0.261       7.645 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=92)       0.992       8.637         frame_read_write_m0/write_fifo_aclr
 CLMA_94_56/RS                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[11]/opit_0/RS

 Data arrival time                                                   8.637         Logic Levels: 0  
                                                                                   Logic: 0.261ns(20.830%), Route: 0.992ns(79.170%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      11.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      11.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      12.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      12.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656      13.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438      14.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396      14.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000      14.638 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.489      16.127         ntclkbufg_3      
 CLMA_94_56/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[11]/opit_0/CLK
 clock pessimism                                         0.935      17.062                          
 clock uncertainty                                      -0.150      16.912                          

 Recovery time                                          -0.277      16.635                          

 Data required time                                                 16.635                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.635                          
 Data arrival time                                                   8.637                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.998                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[12]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.322  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.127
  Launch Clock Delay      :  7.384
  Clock Pessimism Removal :  0.935
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       5.573 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.811       7.384         ntclkbufg_3      
 CLMA_70_73/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_70_73/Q1                     tco                   0.261       7.645 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=92)       0.992       8.637         frame_read_write_m0/write_fifo_aclr
 CLMA_94_56/RS                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[12]/opit_0/RS

 Data arrival time                                                   8.637         Logic Levels: 0  
                                                                                   Logic: 0.261ns(20.830%), Route: 0.992ns(79.170%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      11.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      11.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      12.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      12.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656      13.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438      14.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396      14.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000      14.638 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.489      16.127         ntclkbufg_3      
 CLMA_94_56/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[12]/opit_0/CLK
 clock pessimism                                         0.935      17.062                          
 clock uncertainty                                      -0.150      16.912                          

 Recovery time                                          -0.277      16.635                          

 Data required time                                                 16.635                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.635                          
 Data arrival time                                                   8.637                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.998                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[4]/opit_0_A2Q21/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.402
  Launch Clock Delay      :  6.148
  Clock Pessimism Removal :  -1.208
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656       3.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438       4.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396       4.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.638 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.510       6.148         ntclkbufg_3      
 CLMA_30_213/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_30_213/Q1                    tco                   0.218       6.366 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=42)       0.279       6.645         frame_read_write_m0/read_fifo_aclr
 CLMA_30_217/RSCO                  td                    0.110       6.755 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[2]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.755         ntR16            
 CLMA_30_221/RSCI                                                          f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[4]/opit_0_A2Q21/RS

 Data arrival time                                                   6.755         Logic Levels: 1  
                                                                                   Logic: 0.328ns(54.036%), Route: 0.279ns(45.964%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       5.573 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.829       7.402         ntclkbufg_3      
 CLMA_30_221/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[4]/opit_0_A2Q21/CLK
 clock pessimism                                        -1.208       6.194                          
 clock uncertainty                                       0.000       6.194                          

 Removal time                                            0.000       6.194                          

 Data required time                                                  6.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.194                          
 Data arrival time                                                   6.755                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.561                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[6]/opit_0_A2Q21/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.402
  Launch Clock Delay      :  6.148
  Clock Pessimism Removal :  -1.208
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656       3.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438       4.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396       4.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.638 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.510       6.148         ntclkbufg_3      
 CLMA_30_213/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_30_213/Q1                    tco                   0.218       6.366 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=42)       0.279       6.645         frame_read_write_m0/read_fifo_aclr
 CLMA_30_217/RSCO                  td                    0.110       6.755 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[2]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.755         ntR16            
 CLMA_30_221/RSCI                                                          f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[6]/opit_0_A2Q21/RS

 Data arrival time                                                   6.755         Logic Levels: 1  
                                                                                   Logic: 0.328ns(54.036%), Route: 0.279ns(45.964%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       5.573 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.829       7.402         ntclkbufg_3      
 CLMA_30_221/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[6]/opit_0_A2Q21/CLK
 clock pessimism                                        -1.208       6.194                          
 clock uncertainty                                       0.000       6.194                          

 Removal time                                            0.000       6.194                          

 Data required time                                                  6.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.194                          
 Data arrival time                                                   6.755                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.561                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.302  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.377
  Launch Clock Delay      :  6.140
  Clock Pessimism Removal :  -0.935
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656       3.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438       4.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396       4.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.638 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.502       6.140         ntclkbufg_3      
 CLMA_70_73/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_70_73/Q1                     tco                   0.218       6.358 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=92)       0.553       6.911         frame_read_write_m0/write_fifo_aclr
 CLMS_86_57/RSCO                   td                    0.110       7.021 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/RSOUT
                                   net (fanout=1)        0.000       7.021         ntR50            
 CLMS_86_65/RSCI                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/RS

 Data arrival time                                                   7.021         Logic Levels: 1  
                                                                                   Logic: 0.328ns(37.230%), Route: 0.553ns(62.770%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       5.573 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.804       7.377         ntclkbufg_3      
 CLMS_86_65/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.935       6.442                          
 clock uncertainty                                       0.000       6.442                          

 Removal time                                            0.000       6.442                          

 Data required time                                                  6.442                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.442                          
 Data arrival time                                                   7.021                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.579                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt[5]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.305  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.182
  Launch Clock Delay      :  7.422
  Clock Pessimism Removal :  0.935
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       5.570 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.852       7.422         ntclkbufg_2      
 CLMS_26_133/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_26_133/Q2                    tco                   0.261       7.683 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=56)       1.533       9.216         u_ipsl_hmic_h_top/global_reset_n
 CLMS_26_85/RSCO                   td                    0.128       9.344 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/update_from_training/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       9.344         ntR620           
 CLMS_26_89/RSCO                   td                    0.085       9.429 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.429         ntR619           
 CLMS_26_93/RSCO                   td                    0.085       9.514 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q/RSOUT
                                   net (fanout=2)        0.000       9.514         ntR618           
 CLMS_26_97/RSCO                   td                    0.085       9.599 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.599         ntR617           
 CLMS_26_101/RSCO                  td                    0.085       9.684 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.684         ntR616           
 CLMS_26_105/RSCO                  td                    0.085       9.769 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_now[1]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       9.769         ntR615           
 CLMS_26_109/RSCO                  td                    0.085       9.854 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_req/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.854         ntR614           
 CLMS_26_113/RSCO                  td                    0.085       9.939 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.939         ntR613           
 CLMS_26_117/RSCI                                                          f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   9.939         Logic Levels: 8  
                                                                                   Logic: 0.984ns(39.094%), Route: 1.533ns(60.906%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656      23.804         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.435      24.239 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396      24.635         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      24.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.547      26.182         ntclkbufg_2      
 CLMS_26_117/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.935      27.117                          
 clock uncertainty                                      -0.150      26.967                          

 Recovery time                                           0.000      26.967                          

 Data required time                                                 26.967                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.967                          
 Data arrival time                                                   9.939                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.028                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt[7]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.305  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.182
  Launch Clock Delay      :  7.422
  Clock Pessimism Removal :  0.935
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       5.570 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.852       7.422         ntclkbufg_2      
 CLMS_26_133/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_26_133/Q2                    tco                   0.261       7.683 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=56)       1.533       9.216         u_ipsl_hmic_h_top/global_reset_n
 CLMS_26_85/RSCO                   td                    0.128       9.344 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/update_from_training/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       9.344         ntR620           
 CLMS_26_89/RSCO                   td                    0.085       9.429 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.429         ntR619           
 CLMS_26_93/RSCO                   td                    0.085       9.514 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q/RSOUT
                                   net (fanout=2)        0.000       9.514         ntR618           
 CLMS_26_97/RSCO                   td                    0.085       9.599 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.599         ntR617           
 CLMS_26_101/RSCO                  td                    0.085       9.684 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.684         ntR616           
 CLMS_26_105/RSCO                  td                    0.085       9.769 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_now[1]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       9.769         ntR615           
 CLMS_26_109/RSCO                  td                    0.085       9.854 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_req/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.854         ntR614           
 CLMS_26_113/RSCO                  td                    0.085       9.939 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.939         ntR613           
 CLMS_26_117/RSCI                                                          f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt[7]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   9.939         Logic Levels: 8  
                                                                                   Logic: 0.984ns(39.094%), Route: 1.533ns(60.906%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656      23.804         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.435      24.239 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396      24.635         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      24.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.547      26.182         ntclkbufg_2      
 CLMS_26_117/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.935      27.117                          
 clock uncertainty                                      -0.150      26.967                          

 Recovery time                                           0.000      26.967                          

 Data required time                                                 26.967                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.967                          
 Data arrival time                                                   9.939                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.028                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt[1]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.310  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.177
  Launch Clock Delay      :  7.422
  Clock Pessimism Removal :  0.935
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       5.570 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.852       7.422         ntclkbufg_2      
 CLMS_26_133/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_26_133/Q2                    tco                   0.261       7.683 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=56)       1.533       9.216         u_ipsl_hmic_h_top/global_reset_n
 CLMS_26_85/RSCO                   td                    0.128       9.344 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/update_from_training/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       9.344         ntR620           
 CLMS_26_89/RSCO                   td                    0.085       9.429 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.429         ntR619           
 CLMS_26_93/RSCO                   td                    0.085       9.514 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q/RSOUT
                                   net (fanout=2)        0.000       9.514         ntR618           
 CLMS_26_97/RSCO                   td                    0.085       9.599 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.599         ntR617           
 CLMS_26_101/RSCO                  td                    0.085       9.684 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.684         ntR616           
 CLMS_26_105/RSCO                  td                    0.085       9.769 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_now[1]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       9.769         ntR615           
 CLMS_26_109/RSCO                  td                    0.085       9.854 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_req/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.854         ntR614           
 CLMS_26_113/RSCI                                                          f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt[1]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   9.854         Logic Levels: 7  
                                                                                   Logic: 0.899ns(36.965%), Route: 1.533ns(63.035%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656      23.804         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.435      24.239 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396      24.635         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      24.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.542      26.177         ntclkbufg_2      
 CLMS_26_113/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.935      27.112                          
 clock uncertainty                                      -0.150      26.962                          

 Recovery time                                           0.000      26.962                          

 Data required time                                                 26.962                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.962                          
 Data arrival time                                                   9.854                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.108                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_ack_training/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.320  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.432
  Launch Clock Delay      :  6.177
  Clock Pessimism Removal :  -0.935
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656       3.804         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.435       4.239 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       4.635         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.542       6.177         ntclkbufg_2      
 CLMS_26_133/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_26_133/Q2                    tco                   0.218       6.395 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=56)       0.292       6.687         u_ipsl_hmic_h_top/global_reset_n
 CLMA_26_120/RS                                                            f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_ack_training/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.687         Logic Levels: 0  
                                                                                   Logic: 0.218ns(42.745%), Route: 0.292ns(57.255%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       5.570 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.862       7.432         ntclkbufg_2      
 CLMA_26_120/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_ack_training/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.935       6.497                          
 clock uncertainty                                       0.000       6.497                          

 Removal time                                           -0.211       6.286                          

 Data required time                                                  6.286                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.286                          
 Data arrival time                                                   6.687                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.401                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_n/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.320  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.432
  Launch Clock Delay      :  6.177
  Clock Pessimism Removal :  -0.935
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656       3.804         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.435       4.239 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       4.635         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.542       6.177         ntclkbufg_2      
 CLMS_26_133/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_26_133/Q2                    tco                   0.218       6.395 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=56)       0.292       6.687         u_ipsl_hmic_h_top/global_reset_n
 CLMA_26_120/RS                                                            f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_n/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.687         Logic Levels: 0  
                                                                                   Logic: 0.218ns(42.745%), Route: 0.292ns(57.255%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       5.570 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.862       7.432         ntclkbufg_2      
 CLMA_26_120/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_n/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.935       6.497                          
 clock uncertainty                                       0.000       6.497                          

 Removal time                                           -0.211       6.286                          

 Data required time                                                  6.286                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.286                          
 Data arrival time                                                   6.687                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.401                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_req_rst_ctrl_d[1]/opit_0_inv/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.320  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.432
  Launch Clock Delay      :  6.177
  Clock Pessimism Removal :  -0.935
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656       3.804         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.435       4.239 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       4.635         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.542       6.177         ntclkbufg_2      
 CLMS_26_133/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_26_133/Q2                    tco                   0.218       6.395 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=56)       0.292       6.687         u_ipsl_hmic_h_top/global_reset_n
 CLMA_26_120/RS                                                            f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_req_rst_ctrl_d[1]/opit_0_inv/RS

 Data arrival time                                                   6.687         Logic Levels: 0  
                                                                                   Logic: 0.218ns(42.745%), Route: 0.292ns(57.255%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       5.570 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.862       7.432         ntclkbufg_2      
 CLMA_26_120/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_req_rst_ctrl_d[1]/opit_0_inv/CLK
 clock pessimism                                        -0.935       6.497                          
 clock uncertainty                                       0.000       6.497                          

 Removal time                                           -0.211       6.286                          

 Data required time                                                  6.286                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.286                          
 Data arrival time                                                   6.687                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.401                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : ddrphy_rst_done (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       5.570 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.859       7.429         ntclkbufg_2      
 CLMA_30_124/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/CLK

 CLMA_30_124/Q0                    tco                   0.261       7.690 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        2.373      10.063         nt_ddrphy_rst_done
 IOL_151_142/DO                    td                    0.128      10.191 r       ddrphy_rst_done_obuf/opit_1/O
                                   net (fanout=1)        0.000      10.191         ddrphy_rst_done_obuf/ntO
 IOBD_152_142/PAD                  td                    2.141      12.332 r       ddrphy_rst_done_obuf/opit_0/O
                                   net (fanout=1)        0.071      12.403         ddrphy_rst_done  
 M18                                                                       r       ddrphy_rst_done (port)

 Data arrival time                                                  12.403         Logic Levels: 2  
                                                                                   Logic: 2.530ns(50.864%), Route: 2.444ns(49.136%)
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : ddr_init_done (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       5.570 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.819       7.389         ntclkbufg_2      
 CLMA_30_88/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_30_88/Q0                     tco                   0.261       7.650 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=5)        2.339       9.989         nt_ddr_init_done 
 IOL_151_110/DO                    td                    0.128      10.117 r       ddr_init_done_obuf/opit_1/O
                                   net (fanout=1)        0.000      10.117         ddr_init_done_obuf/ntO
 IOBD_152_110/PAD                  td                    2.141      12.258 r       ddr_init_done_obuf/opit_0/O
                                   net (fanout=1)        0.144      12.402         ddr_init_done    
 U13                                                                       r       ddr_init_done (port)

 Data arrival time                                                  12.402         Logic Levels: 2  
                                                                                   Logic: 2.530ns(50.469%), Route: 2.483ns(49.531%)
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/SYSCLK
Endpoint    : tmds_data_n[2] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 B5                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.200       1.293 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.293         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.066       1.359 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.310       2.669         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.669 f       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.021       4.690         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.211 f       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.485       5.696         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       5.696 f       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.835       7.531         video_clk5x      
 IOL_151_349/CLK_SYS                                                       f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/SYSCLK

 IOL_151_349/DO                    tco                   0.480       8.011 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/PADO
                                   net (fanout=1)        0.000       8.011         dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/ntO
 IOBS_152_349/PAD                  td                    2.020      10.031 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_0/O
                                   net (fanout=1)        0.096      10.127         nt_tmds_data_n[2]
 A10                                                                       f       tmds_data_n[2] (port)

 Data arrival time                                                  10.127         Logic Levels: 1  
                                                                                   Logic: 2.500ns(96.302%), Route: 0.096ns(3.698%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : block_mean_cal/u_block_mean/h_reg[8][0]/opit_0_inv_A2Q1/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst_n (port)     
                                   net (fanout=1)        0.145       0.145         rst_n            
 IOBD_152_106/DIN                  td                    0.916       1.061 r       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.061         rst_n_ibuf/ntD   
 IOL_151_106/RX_DATA_DD            td                    0.092       1.153 r       rst_n_ibuf/opit_1/OUT
                                   net (fanout=608)      0.397       1.550         nt_rst_n         
 CLMA_130_109/RS                                                           r       block_mean_cal/u_block_mean/h_reg[8][0]/opit_0_inv_A2Q1/RS

 Data arrival time                                                   1.550         Logic Levels: 2  
                                                                                   Logic: 1.008ns(65.032%), Route: 0.542ns(34.968%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : block_mean_cal/u_block_mean/h_reg[8][2]/opit_0_inv_A2Q21/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst_n (port)     
                                   net (fanout=1)        0.145       0.145         rst_n            
 IOBD_152_106/DIN                  td                    0.916       1.061 r       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.061         rst_n_ibuf/ntD   
 IOL_151_106/RX_DATA_DD            td                    0.092       1.153 r       rst_n_ibuf/opit_1/OUT
                                   net (fanout=608)      0.397       1.550         nt_rst_n         
 CLMA_130_109/RS                                                           r       block_mean_cal/u_block_mean/h_reg[8][2]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   1.550         Logic Levels: 2  
                                                                                   Logic: 1.008ns(65.032%), Route: 0.542ns(34.968%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : block_mean_cal/u_block_mean/v_reg[6][0]/opit_0_inv_A2Q1/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst_n (port)     
                                   net (fanout=1)        0.145       0.145         rst_n            
 IOBD_152_106/DIN                  td                    0.916       1.061 r       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.061         rst_n_ibuf/ntD   
 IOL_151_106/RX_DATA_DD            td                    0.092       1.153 r       rst_n_ibuf/opit_1/OUT
                                   net (fanout=608)      0.400       1.553         nt_rst_n         
 CLMS_126_105/RS                                                           r       block_mean_cal/u_block_mean/v_reg[6][0]/opit_0_inv_A2Q1/RS

 Data arrival time                                                   1.553         Logic Levels: 2  
                                                                                   Logic: 1.008ns(64.907%), Route: 0.545ns(35.093%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.102       10.000          0.898           Low Pulse Width   DRM_62_208/CLKB[1]      fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
 9.102       10.000          0.898           High Pulse Width  DRM_62_208/CLKB[1]      fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
 9.102       10.000          0.898           Low Pulse Width   DRM_62_248/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
====================================================================================================

{top|pclk_mod_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.102     500.000         0.898           Low Pulse Width   DRM_62_208/CLKA[0]      block_mean_cal/gamma_fix_2_2_rom/gamma_fix_2_2_rom/U_ipml_rom_gamma_fix_2_2/U_ipml_spram_gamma_fix_2_2/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 499.102     500.000         0.898           High Pulse Width  DRM_62_208/CLKA[0]      block_mean_cal/gamma_fix_2_2_rom/gamma_fix_2_2_rom/U_ipml_rom_gamma_fix_2_2/U_ipml_spram_gamma_fix_2_2/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 499.102     500.000         0.898           High Pulse Width  DRM_62_208/CLKB[0]      block_mean_cal/gamma_fix_2_2_rom/gamma_fix_2_2_rom/U_ipml_rom_gamma_fix_2_2/U_ipml_spram_gamma_fix_2_2/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
====================================================================================================

{sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.832       6.730           0.898           High Pulse Width  DRM_34_228/CLKB[0]      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 5.832       6.730           0.898           High Pulse Width  DRM_34_208/CLKB[0]      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 5.832       6.730           0.898           High Pulse Width  DRM_34_188/CLKB[0]      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]
====================================================================================================

{sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 -0.171      1.346           1.517           High Pulse Width  IOL_151_298/CLK_SYS     dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft0/opit_1_IOL/SYSCLK
 -0.171      1.346           1.517           Low Pulse Width   IOL_151_298/CLK_SYS     dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft0/opit_1_IOL/SYSCLK
 -0.171      1.346           1.517           High Pulse Width  IOL_151_350/CLK_SYS     dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft1/opit_1_IOL/SYSCLK
====================================================================================================

{sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.750       5.000           3.250           Low Pulse Width   HMEMC_16_1/SRB_IOL40_CLK_SYS
                                                                                       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 1.750       5.000           3.250           High Pulse Width  HMEMC_16_1/SRB_IOL40_CLK_SYS
                                                                                       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 4.102       5.000           0.898           Low Pulse Width   DRM_34_228/CLKA[0]      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
====================================================================================================

{sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.750       10.000          4.250           Low Pulse Width   HMEMC_16_1/SRB_IOL4_CLK_SYS
                                                                                       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 5.750       10.000          4.250           High Pulse Width  HMEMC_16_1/SRB_IOL4_CLK_SYS
                                                                                       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 9.380       10.000          0.620           Low Pulse Width   CLMS_26_81/CLK          u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/psel/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_24/CLK_IO        u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_24/CLK_IO        u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_52/CLK_IO        u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/opit_0/IOCLK
====================================================================================================

{sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.820       2.500           1.680           High Pulse Width  HMEMC_16_1/CLK_PLL      u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 0.820       2.500           1.680           Low Pulse Width   HMEMC_16_1/CLK_PLL      u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.102      25.000          0.898           High Pulse Width  DRM_62_248/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.102      25.000          0.898           Low Pulse Width   DRM_62_248/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.102      25.000          0.898           Low Pulse Width   DRM_62_288/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1/iGopDrm/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.580      50.000          0.420           High Pulse Width  CLMA_50_277/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.580      50.000          0.420           Low Pulse Width   CLMA_50_277/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.580      50.000          0.420           High Pulse Width  CLMA_50_277/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : fifo_led/u_WS2812/i[5]/opit_0_inv_A2Q21/CLK
Endpoint    : fifo_led/u_WS2812/RZ3/opit_0_inv/D
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.198  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.935
  Launch Clock Delay      :  3.409
  Clock Pessimism Removal :  0.276
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.428       3.409         sys_clk_g        
 CLMA_70_216/CLK                                                           r       fifo_led/u_WS2812/i[5]/opit_0_inv_A2Q21/CLK

 CLMA_70_216/Q0                    tco                   0.200       3.609 r       fifo_led/u_WS2812/i[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.346       3.955         fifo_led/u_WS2812/i [4]
                                                         0.256       4.211 r       fifo_led/u_WS2812/N207.fsub_5/gateop_A2/Cout
                                                         0.000       4.211         fifo_led/u_WS2812/fifo_led/u_WS2812/N207.co [6]
 CLMS_66_217/Y2                    td                    0.151       4.362 r       fifo_led/u_WS2812/N207.fsub_7/gateop_A2/Y0
                                   net (fanout=1)        0.338       4.700         fifo_led/u_WS2812/N207 [6]
 CLMS_66_213/Y1                    td                    0.129       4.829 r       fifo_led/u_WS2812/N209_or_2/gateop_perm/Z
                                   net (fanout=1)        0.347       5.176         fifo_led/u_WS2812/_N12208
 CLMS_66_221/Y3                    td                    0.177       5.353 f       fifo_led/u_WS2812/N209_or_6/gateop_perm/Z
                                   net (fanout=4)        0.727       6.080         fifo_led/u_WS2812/_N2294
 CLMS_66_189/Y1                    td                    0.129       6.209 r       fifo_led/u_WS2812/N209_mux_28/gateop_perm/Z
                                   net (fanout=9)        0.644       6.853         fifo_led/u_WS2812/_N6976
 CLMA_66_168/Y2                    td                    0.126       6.979 r       fifo_led/u_WS2812/N211_24_4/gateop_perm/Z
                                   net (fanout=1)        0.231       7.210         fifo_led/u_WS2812/_N9575
 CLMA_66_168/Y3                    td                    0.129       7.339 r       fifo_led/u_WS2812/N211_24_7/gateop_perm/Z
                                   net (fanout=2)        0.638       7.977         fifo_led/u_WS2812/_N6185
 CLMA_50_157/Y0                    td                    0.215       8.192 f       fifo_led/u_WS2812/N211_23/gateop/F
                                   net (fanout=1)        0.697       8.889         fifo_led/u_WS2812/_N6184
 CLMA_70_173/Y2                    td                    0.184       9.073 f       fifo_led/u_WS2812/N211_1_54/gateop_perm/Z
                                   net (fanout=1)        0.600       9.673         fifo_led/u_WS2812/_N12038
 CLMA_70_197/Y2                    td                    0.184       9.857 f       fifo_led/u_WS2812/RGB_RZ/opit_0_inv_MUX4TO1Q/F
                                   net (fanout=19)       1.231      11.088         fifo_led/u_WS2812/N6758
 CLMA_86_224/M2                                                            f       fifo_led/u_WS2812/RZ3/opit_0_inv/D

 Data arrival time                                                  11.088         Logic Levels: 9  
                                                                                   Logic: 1.880ns(24.482%), Route: 5.799ns(75.518%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.230      22.935         sys_clk_g        
 CLMA_86_224/CLK                                                           r       fifo_led/u_WS2812/RZ3/opit_0_inv/CLK
 clock pessimism                                         0.276      23.211                          
 clock uncertainty                                      -0.050      23.161                          

 Setup time                                             -0.034      23.127                          

 Data required time                                                 23.127                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.127                          
 Data arrival time                                                  11.088                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.039                          
====================================================================================================

====================================================================================================

Startpoint  : fifo_led/u_WS2812/i[5]/opit_0_inv_A2Q21/CLK
Endpoint    : fifo_led/u_WS2812/RZ13/opit_0_inv/D
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.191  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.942
  Launch Clock Delay      :  3.409
  Clock Pessimism Removal :  0.276
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.428       3.409         sys_clk_g        
 CLMA_70_216/CLK                                                           r       fifo_led/u_WS2812/i[5]/opit_0_inv_A2Q21/CLK

 CLMA_70_216/Q0                    tco                   0.200       3.609 r       fifo_led/u_WS2812/i[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.346       3.955         fifo_led/u_WS2812/i [4]
                                                         0.256       4.211 r       fifo_led/u_WS2812/N207.fsub_5/gateop_A2/Cout
                                                         0.000       4.211         fifo_led/u_WS2812/fifo_led/u_WS2812/N207.co [6]
 CLMS_66_217/Y2                    td                    0.151       4.362 r       fifo_led/u_WS2812/N207.fsub_7/gateop_A2/Y0
                                   net (fanout=1)        0.338       4.700         fifo_led/u_WS2812/N207 [6]
 CLMS_66_213/Y1                    td                    0.129       4.829 r       fifo_led/u_WS2812/N209_or_2/gateop_perm/Z
                                   net (fanout=1)        0.347       5.176         fifo_led/u_WS2812/_N12208
 CLMS_66_221/Y3                    td                    0.177       5.353 f       fifo_led/u_WS2812/N209_or_6/gateop_perm/Z
                                   net (fanout=4)        0.727       6.080         fifo_led/u_WS2812/_N2294
 CLMS_66_189/Y1                    td                    0.129       6.209 r       fifo_led/u_WS2812/N209_mux_28/gateop_perm/Z
                                   net (fanout=9)        0.644       6.853         fifo_led/u_WS2812/_N6976
 CLMA_66_168/Y2                    td                    0.126       6.979 r       fifo_led/u_WS2812/N211_24_4/gateop_perm/Z
                                   net (fanout=1)        0.231       7.210         fifo_led/u_WS2812/_N9575
 CLMA_66_168/Y3                    td                    0.129       7.339 r       fifo_led/u_WS2812/N211_24_7/gateop_perm/Z
                                   net (fanout=2)        0.638       7.977         fifo_led/u_WS2812/_N6185
 CLMA_50_157/Y0                    td                    0.215       8.192 f       fifo_led/u_WS2812/N211_23/gateop/F
                                   net (fanout=1)        0.697       8.889         fifo_led/u_WS2812/_N6184
 CLMA_70_173/Y2                    td                    0.184       9.073 f       fifo_led/u_WS2812/N211_1_54/gateop_perm/Z
                                   net (fanout=1)        0.600       9.673         fifo_led/u_WS2812/_N12038
 CLMA_70_197/Y2                    td                    0.184       9.857 f       fifo_led/u_WS2812/RGB_RZ/opit_0_inv_MUX4TO1Q/F
                                   net (fanout=19)       1.152      11.009         fifo_led/u_WS2812/N6758
 CLMA_98_240/M0                                                            f       fifo_led/u_WS2812/RZ13/opit_0_inv/D

 Data arrival time                                                  11.009         Logic Levels: 9  
                                                                                   Logic: 1.880ns(24.737%), Route: 5.720ns(75.263%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.237      22.942         sys_clk_g        
 CLMA_98_240/CLK                                                           r       fifo_led/u_WS2812/RZ13/opit_0_inv/CLK
 clock pessimism                                         0.276      23.218                          
 clock uncertainty                                      -0.050      23.168                          

 Setup time                                             -0.034      23.134                          

 Data required time                                                 23.134                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.134                          
 Data arrival time                                                  11.009                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.125                          
====================================================================================================

====================================================================================================

Startpoint  : fifo_led/u_WS2812/i[5]/opit_0_inv_A2Q21/CLK
Endpoint    : fifo_led/u_WS2812/RZ9/opit_0_inv/D
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.211  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.922
  Launch Clock Delay      :  3.409
  Clock Pessimism Removal :  0.276
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.428       3.409         sys_clk_g        
 CLMA_70_216/CLK                                                           r       fifo_led/u_WS2812/i[5]/opit_0_inv_A2Q21/CLK

 CLMA_70_216/Q0                    tco                   0.200       3.609 r       fifo_led/u_WS2812/i[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.346       3.955         fifo_led/u_WS2812/i [4]
                                                         0.256       4.211 r       fifo_led/u_WS2812/N207.fsub_5/gateop_A2/Cout
                                                         0.000       4.211         fifo_led/u_WS2812/fifo_led/u_WS2812/N207.co [6]
 CLMS_66_217/Y2                    td                    0.151       4.362 r       fifo_led/u_WS2812/N207.fsub_7/gateop_A2/Y0
                                   net (fanout=1)        0.338       4.700         fifo_led/u_WS2812/N207 [6]
 CLMS_66_213/Y1                    td                    0.129       4.829 r       fifo_led/u_WS2812/N209_or_2/gateop_perm/Z
                                   net (fanout=1)        0.347       5.176         fifo_led/u_WS2812/_N12208
 CLMS_66_221/Y3                    td                    0.177       5.353 f       fifo_led/u_WS2812/N209_or_6/gateop_perm/Z
                                   net (fanout=4)        0.727       6.080         fifo_led/u_WS2812/_N2294
 CLMS_66_189/Y1                    td                    0.129       6.209 r       fifo_led/u_WS2812/N209_mux_28/gateop_perm/Z
                                   net (fanout=9)        0.644       6.853         fifo_led/u_WS2812/_N6976
 CLMA_66_168/Y2                    td                    0.126       6.979 r       fifo_led/u_WS2812/N211_24_4/gateop_perm/Z
                                   net (fanout=1)        0.231       7.210         fifo_led/u_WS2812/_N9575
 CLMA_66_168/Y3                    td                    0.129       7.339 r       fifo_led/u_WS2812/N211_24_7/gateop_perm/Z
                                   net (fanout=2)        0.638       7.977         fifo_led/u_WS2812/_N6185
 CLMA_50_157/Y0                    td                    0.215       8.192 f       fifo_led/u_WS2812/N211_23/gateop/F
                                   net (fanout=1)        0.697       8.889         fifo_led/u_WS2812/_N6184
 CLMA_70_173/Y2                    td                    0.184       9.073 f       fifo_led/u_WS2812/N211_1_54/gateop_perm/Z
                                   net (fanout=1)        0.600       9.673         fifo_led/u_WS2812/_N12038
 CLMA_70_197/Y2                    td                    0.184       9.857 f       fifo_led/u_WS2812/RGB_RZ/opit_0_inv_MUX4TO1Q/F
                                   net (fanout=19)       1.125      10.982         fifo_led/u_WS2812/N6758
 CLMS_102_225/M2                                                           f       fifo_led/u_WS2812/RZ9/opit_0_inv/D

 Data arrival time                                                  10.982         Logic Levels: 9  
                                                                                   Logic: 1.880ns(24.825%), Route: 5.693ns(75.175%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.217      22.922         sys_clk_g        
 CLMS_102_225/CLK                                                          r       fifo_led/u_WS2812/RZ9/opit_0_inv/CLK
 clock pessimism                                         0.276      23.198                          
 clock uncertainty                                      -0.050      23.148                          

 Setup time                                             -0.034      23.114                          

 Data required time                                                 23.114                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.114                          
 Data arrival time                                                  10.982                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.132                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/trig0_d2[21]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][21]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.236  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.468
  Launch Clock Delay      :  2.956
  Clock Pessimism Removal :  -0.276
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.251       2.956         sys_clk_g        
 CLMS_86_245/CLK                                                           r       u_CORES/u_debug_core_0/trig0_d2[21]/opit_0/CLK

 CLMS_86_245/Q2                    tco                   0.185       3.141 f       u_CORES/u_debug_core_0/trig0_d2[21]/opit_0/Q
                                   net (fanout=1)        0.160       3.301         u_CORES/u_debug_core_0/trig0_d2 [21]
 CLMA_86_248/C4                                                            f       u_CORES/u_debug_core_0/data_pipe[0][21]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.301         Logic Levels: 0  
                                                                                   Logic: 0.185ns(53.623%), Route: 0.160ns(46.377%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.487       3.468         sys_clk_g        
 CLMA_86_248/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[0][21]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.276       3.192                          
 clock uncertainty                                       0.000       3.192                          

 Hold time                                              -0.044       3.148                          

 Data required time                                                  3.148                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.148                          
 Data arrival time                                                   3.301                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.153                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/TRIG0_ff[0][21]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[1][21]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.232  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.461
  Launch Clock Delay      :  2.953
  Clock Pessimism Removal :  -0.276
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.248       2.953         sys_clk_g        
 CLMA_70_245/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[0][21]/opit_0_inv/CLK

 CLMA_70_245/Q2                    tco                   0.185       3.138 f       u_CORES/u_debug_core_0/TRIG0_ff[0][21]/opit_0_inv/Q
                                   net (fanout=1)        0.235       3.373         u_CORES/u_debug_core_0/TRIG0_ff[0] [21]
 CLMA_66_248/AD                                                            f       u_CORES/u_debug_core_0/TRIG0_ff[1][21]/opit_0_inv/D

 Data arrival time                                                   3.373         Logic Levels: 0  
                                                                                   Logic: 0.185ns(44.048%), Route: 0.235ns(55.952%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.480       3.461         sys_clk_g        
 CLMA_66_248/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[1][21]/opit_0_inv/CLK
 clock pessimism                                        -0.276       3.185                          
 clock uncertainty                                       0.000       3.185                          

 Hold time                                               0.027       3.212                          

 Data required time                                                  3.212                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.212                          
 Data arrival time                                                   3.373                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.161                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/trig0_d2[1]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][1]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.232  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.445
  Launch Clock Delay      :  2.937
  Clock Pessimism Removal :  -0.276
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.232       2.937         sys_clk_g        
 CLMA_50_244/CLK                                                           r       u_CORES/u_debug_core_0/trig0_d2[1]/opit_0/CLK

 CLMA_50_244/Q0                    tco                   0.186       3.123 r       u_CORES/u_debug_core_0/trig0_d2[1]/opit_0/Q
                                   net (fanout=1)        0.172       3.295         u_CORES/u_debug_core_0/trig0_d2 [1]
 CLMS_46_249/A4                                                            r       u_CORES/u_debug_core_0/data_pipe[0][1]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.295         Logic Levels: 0  
                                                                                   Logic: 0.186ns(51.955%), Route: 0.172ns(48.045%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.464       3.445         sys_clk_g        
 CLMS_46_249/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[0][1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.276       3.169                          
 clock uncertainty                                       0.000       3.169                          

 Hold time                                              -0.035       3.134                          

 Data required time                                                  3.134                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.134                          
 Data arrival time                                                   3.295                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.161                          
====================================================================================================

====================================================================================================

Startpoint  : block_mean_cal/u_rgb_to_gray/hs_d[2]/opit_0_inv/CLK
Endpoint    : block_mean_cal/u_block_mean/h_reg[27][13]/opit_0_inv_AQ_perm/Cin
Path Group  : top|pclk_mod_in
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.243  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.610
  Launch Clock Delay      :  3.086
  Clock Pessimism Removal :  0.233
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.859       0.918 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.045       0.963 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.689       1.652         _N17             
 USCM_74_105/CLK_USCM              td                    0.000       1.652 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=866)      1.434       3.086         pclk_mod_in_g    
 CLMS_126_9/CLK                                                            r       block_mean_cal/u_rgb_to_gray/hs_d[2]/opit_0_inv/CLK

 CLMS_126_9/Q1                     tco                   0.198       3.284 f       block_mean_cal/u_rgb_to_gray/hs_d[2]/opit_0_inv/Q
                                   net (fanout=286)      2.614       5.898         block_mean_cal/g_hs_o
 CLMA_58_144/Y0                    td                    0.133       6.031 f       block_mean_cal/u_block_mean/N3/gateop_perm/Z
                                   net (fanout=320)      2.139       8.170         block_mean_cal/u_block_mean/hs_rise
                                                         0.293       8.463 r       block_mean_cal/u_block_mean/h_reg[27][0]/opit_0_inv_A2Q1/Cout
                                                         0.000       8.463         block_mean_cal/u_block_mean/_N1210
 CLMA_118_200/COUT                 td                    0.080       8.543 r       block_mean_cal/u_block_mean/h_reg[27][2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.543         block_mean_cal/u_block_mean/_N1212
                                                         0.052       8.595 f       block_mean_cal/u_block_mean/h_reg[27][4]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.595         block_mean_cal/u_block_mean/_N1214
 CLMA_118_204/COUT                 td                    0.080       8.675 r       block_mean_cal/u_block_mean/h_reg[27][6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.675         block_mean_cal/u_block_mean/_N1216
                                                         0.052       8.727 f       block_mean_cal/u_block_mean/h_reg[27][8]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.727         block_mean_cal/u_block_mean/_N1218
 CLMA_118_208/COUT                 td                    0.080       8.807 r       block_mean_cal/u_block_mean/h_reg[27][10]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.807         block_mean_cal/u_block_mean/_N1220
                                                         0.052       8.859 f       block_mean_cal/u_block_mean/h_reg[27][12]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.859         block_mean_cal/u_block_mean/_N1222
                                                                           f       block_mean_cal/u_block_mean/h_reg[27][13]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                   8.859         Logic Levels: 4  
                                                                                   Logic: 1.020ns(17.668%), Route: 4.753ns(82.332%)
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                      1000.000    1000.000 r                        
 T18                                                     0.000    1000.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059    1000.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.734    1000.793 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.793         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.038    1000.831 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.588    1001.419         _N17             
 USCM_74_105/CLK_USCM              td                    0.000    1001.419 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=866)      1.191    1002.610         pclk_mod_in_g    
 CLMA_118_212/CLK                                                          r       block_mean_cal/u_block_mean/h_reg[27][13]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.233    1002.843                          
 clock uncertainty                                      -0.050    1002.793                          

 Setup time                                             -0.105    1002.688                          

 Data required time                                               1002.688                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.688                          
 Data arrival time                                                   8.859                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.829                          
====================================================================================================

====================================================================================================

Startpoint  : block_mean_cal/u_rgb_to_gray/hs_d[2]/opit_0_inv/CLK
Endpoint    : block_mean_cal/u_block_mean/h_reg[27][12]/opit_0_inv_A2Q21/Cin
Path Group  : top|pclk_mod_in
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.243  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.610
  Launch Clock Delay      :  3.086
  Clock Pessimism Removal :  0.233
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.859       0.918 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.045       0.963 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.689       1.652         _N17             
 USCM_74_105/CLK_USCM              td                    0.000       1.652 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=866)      1.434       3.086         pclk_mod_in_g    
 CLMS_126_9/CLK                                                            r       block_mean_cal/u_rgb_to_gray/hs_d[2]/opit_0_inv/CLK

 CLMS_126_9/Q1                     tco                   0.198       3.284 f       block_mean_cal/u_rgb_to_gray/hs_d[2]/opit_0_inv/Q
                                   net (fanout=286)      2.614       5.898         block_mean_cal/g_hs_o
 CLMA_58_144/Y0                    td                    0.133       6.031 f       block_mean_cal/u_block_mean/N3/gateop_perm/Z
                                   net (fanout=320)      2.139       8.170         block_mean_cal/u_block_mean/hs_rise
                                                         0.293       8.463 r       block_mean_cal/u_block_mean/h_reg[27][0]/opit_0_inv_A2Q1/Cout
                                                         0.000       8.463         block_mean_cal/u_block_mean/_N1210
 CLMA_118_200/COUT                 td                    0.080       8.543 r       block_mean_cal/u_block_mean/h_reg[27][2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.543         block_mean_cal/u_block_mean/_N1212
                                                         0.052       8.595 f       block_mean_cal/u_block_mean/h_reg[27][4]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.595         block_mean_cal/u_block_mean/_N1214
 CLMA_118_204/COUT                 td                    0.080       8.675 r       block_mean_cal/u_block_mean/h_reg[27][6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.675         block_mean_cal/u_block_mean/_N1216
                                                         0.052       8.727 f       block_mean_cal/u_block_mean/h_reg[27][8]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.727         block_mean_cal/u_block_mean/_N1218
 CLMA_118_208/COUT                 td                    0.079       8.806 f       block_mean_cal/u_block_mean/h_reg[27][10]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.806         block_mean_cal/u_block_mean/_N1220
 CLMA_118_212/CIN                                                          f       block_mean_cal/u_block_mean/h_reg[27][12]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   8.806         Logic Levels: 4  
                                                                                   Logic: 0.967ns(16.906%), Route: 4.753ns(83.094%)
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                      1000.000    1000.000 r                        
 T18                                                     0.000    1000.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059    1000.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.734    1000.793 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.793         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.038    1000.831 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.588    1001.419         _N17             
 USCM_74_105/CLK_USCM              td                    0.000    1001.419 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=866)      1.191    1002.610         pclk_mod_in_g    
 CLMA_118_212/CLK                                                          r       block_mean_cal/u_block_mean/h_reg[27][12]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.233    1002.843                          
 clock uncertainty                                      -0.050    1002.793                          

 Setup time                                             -0.105    1002.688                          

 Data required time                                               1002.688                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.688                          
 Data arrival time                                                   8.806                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.882                          
====================================================================================================

====================================================================================================

Startpoint  : block_mean_cal/u_rgb_to_gray/hs_d[2]/opit_0_inv/CLK
Endpoint    : block_mean_cal/u_block_mean/h_reg[27][10]/opit_0_inv_A2Q21/Cin
Path Group  : top|pclk_mod_in
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.248  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.605
  Launch Clock Delay      :  3.086
  Clock Pessimism Removal :  0.233
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.859       0.918 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.045       0.963 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.689       1.652         _N17             
 USCM_74_105/CLK_USCM              td                    0.000       1.652 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=866)      1.434       3.086         pclk_mod_in_g    
 CLMS_126_9/CLK                                                            r       block_mean_cal/u_rgb_to_gray/hs_d[2]/opit_0_inv/CLK

 CLMS_126_9/Q1                     tco                   0.198       3.284 f       block_mean_cal/u_rgb_to_gray/hs_d[2]/opit_0_inv/Q
                                   net (fanout=286)      2.614       5.898         block_mean_cal/g_hs_o
 CLMA_58_144/Y0                    td                    0.133       6.031 f       block_mean_cal/u_block_mean/N3/gateop_perm/Z
                                   net (fanout=320)      2.139       8.170         block_mean_cal/u_block_mean/hs_rise
                                                         0.293       8.463 r       block_mean_cal/u_block_mean/h_reg[27][0]/opit_0_inv_A2Q1/Cout
                                                         0.000       8.463         block_mean_cal/u_block_mean/_N1210
 CLMA_118_200/COUT                 td                    0.080       8.543 r       block_mean_cal/u_block_mean/h_reg[27][2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.543         block_mean_cal/u_block_mean/_N1212
                                                         0.052       8.595 f       block_mean_cal/u_block_mean/h_reg[27][4]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.595         block_mean_cal/u_block_mean/_N1214
 CLMA_118_204/COUT                 td                    0.080       8.675 r       block_mean_cal/u_block_mean/h_reg[27][6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.675         block_mean_cal/u_block_mean/_N1216
                                                         0.052       8.727 f       block_mean_cal/u_block_mean/h_reg[27][8]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.727         block_mean_cal/u_block_mean/_N1218
                                                                           f       block_mean_cal/u_block_mean/h_reg[27][10]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   8.727         Logic Levels: 3  
                                                                                   Logic: 0.888ns(15.742%), Route: 4.753ns(84.258%)
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                      1000.000    1000.000 r                        
 T18                                                     0.000    1000.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059    1000.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.734    1000.793 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.793         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.038    1000.831 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.588    1001.419         _N17             
 USCM_74_105/CLK_USCM              td                    0.000    1001.419 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=866)      1.186    1002.605         pclk_mod_in_g    
 CLMA_118_208/CLK                                                          r       block_mean_cal/u_block_mean/h_reg[27][10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.233    1002.838                          
 clock uncertainty                                      -0.050    1002.788                          

 Setup time                                             -0.105    1002.683                          

 Data required time                                               1002.683                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.683                          
 Data arrival time                                                   8.727                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.956                          
====================================================================================================

====================================================================================================

Startpoint  : fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/CLK
Endpoint    : fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRA[10]
Path Group  : top|pclk_mod_in
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.074
  Launch Clock Delay      :  2.627
  Clock Pessimism Removal :  -0.403
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.734       0.793 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.793         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.038       0.831 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.588       1.419         _N17             
 USCM_74_105/CLK_USCM              td                    0.000       1.419 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=866)      1.208       2.627         pclk_mod_in_g    
 CLMA_58_217/CLK                                                           r       fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/CLK

 CLMA_58_217/Q3                    tco                   0.185       2.812 f       fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Q1
                                   net (fanout=5)        0.227       3.039         fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/wr_addr [7]
 DRM_62_208/ADA1[10]                                                       f       fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRA[10]

 Data arrival time                                                   3.039         Logic Levels: 0  
                                                                                   Logic: 0.185ns(44.903%), Route: 0.227ns(55.097%)
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.859       0.918 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.045       0.963 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.689       1.652         _N17             
 USCM_74_105/CLK_USCM              td                    0.000       1.652 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=866)      1.422       3.074         pclk_mod_in_g    
 DRM_62_208/CLKA[1]                                                        r       fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.403       2.671                          
 clock uncertainty                                       0.000       2.671                          

 Hold time                                               0.112       2.783                          

 Data required time                                                  2.783                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.783                          
 Data arrival time                                                   3.039                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.256                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[10]/opit_0/D
Path Group  : top|pclk_mod_in
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.064
  Launch Clock Delay      :  2.621
  Clock Pessimism Removal :  -0.416
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.734       0.793 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.793         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.038       0.831 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.588       1.419         _N17             
 USCM_74_105/CLK_USCM              td                    0.000       1.419 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=866)      1.202       2.621         pclk_mod_in_g    
 CLMA_94_80/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/CLK

 CLMA_94_80/Q3                     tco                   0.185       2.806 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/Q
                                   net (fanout=1)        0.129       2.935         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [10]
 CLMS_94_81/CD                                                             f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[10]/opit_0/D

 Data arrival time                                                   2.935         Logic Levels: 0  
                                                                                   Logic: 0.185ns(58.917%), Route: 0.129ns(41.083%)
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.859       0.918 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.045       0.963 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.689       1.652         _N17             
 USCM_74_105/CLK_USCM              td                    0.000       1.652 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=866)      1.412       3.064         pclk_mod_in_g    
 CLMS_94_81/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[10]/opit_0/CLK
 clock pessimism                                        -0.416       2.648                          
 clock uncertainty                                       0.000       2.648                          

 Hold time                                               0.026       2.674                          

 Data required time                                                  2.674                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.674                          
 Data arrival time                                                   2.935                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.261                          
====================================================================================================

====================================================================================================

Startpoint  : fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK
Endpoint    : fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRA[4]
Path Group  : top|pclk_mod_in
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.074
  Launch Clock Delay      :  2.623
  Clock Pessimism Removal :  -0.403
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.734       0.793 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.793         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.038       0.831 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.588       1.419         _N17             
 USCM_74_105/CLK_USCM              td                    0.000       1.419 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=866)      1.204       2.623         pclk_mod_in_g    
 CLMA_58_213/CLK                                                           r       fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK

 CLMA_58_213/Q1                    tco                   0.185       2.808 f       fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=5)        0.237       3.045         fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/wr_addr [1]
 DRM_62_208/ADA1[4]                                                        f       fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRA[4]

 Data arrival time                                                   3.045         Logic Levels: 0  
                                                                                   Logic: 0.185ns(43.839%), Route: 0.237ns(56.161%)
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.859       0.918 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.045       0.963 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.689       1.652         _N17             
 USCM_74_105/CLK_USCM              td                    0.000       1.652 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=866)      1.422       3.074         pclk_mod_in_g    
 DRM_62_208/CLKA[1]                                                        r       fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.403       2.671                          
 clock uncertainty                                       0.000       2.671                          

 Hold time                                               0.112       2.783                          

 Data required time                                                  2.783                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.783                          
 Data arrival time                                                   3.045                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.262                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encr/n0q_m[2]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/encr/cnt[4]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.082  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.869
  Launch Clock Delay      :  5.747
  Clock Pessimism Removal :  0.796
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.374       3.934 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.286 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.461       5.747         video_clk        
 CLMA_106_257/CLK                                                          r       dvi_encoder_m0/encr/n0q_m[2]/opit_0_L5Q_perm/CLK

 CLMA_106_257/Q3                   tco                   0.200       5.947 r       dvi_encoder_m0/encr/n0q_m[2]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.645       6.592         dvi_encoder_m0/encr/n0q_m [2]
 CLMA_118_272/Y1                   td                    0.279       6.871 r       dvi_encoder_m0/encr/N94.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.343       7.214         _N8              
 CLMS_114_277/Y0                   td                    0.125       7.339 r       dvi_encoder_m0/encr/N95/gateop_perm/Z
                                   net (fanout=12)       0.376       7.715         dvi_encoder_m0/encr/decision2
 CLMA_106_285/Y0                   td                    0.125       7.840 r       dvi_encoder_m0/encr/N243_7[2]/gateop_perm/Z
                                   net (fanout=1)        0.613       8.453         dvi_encoder_m0/encr/nb9 [2]
 CLMA_114_280/Y3                   td                    0.356       8.809 r       dvi_encoder_m0/encr/N243_8_3/gateop_A2/Y1
                                   net (fanout=2)        0.485       9.294         dvi_encoder_m0/encr/nb6 [3]
 CLMA_106_289/COUT                 td                    0.331       9.625 r       dvi_encoder_m0/encr/N243_5.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.625         dvi_encoder_m0/encr/dvi_encoder_m0/encr/N243_5.co [4]
 CLMA_106_293/Y0                   td                    0.151       9.776 r       dvi_encoder_m0/encr/N243_5.fsub_5/gateop/Y
                                   net (fanout=1)        0.503      10.279         dvi_encoder_m0/encr/nb5 [4]
 CLMA_114_288/B4                                                           r       dvi_encoder_m0/encr/cnt[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  10.279         Logic Levels: 6  
                                                                                   Logic: 1.567ns(34.576%), Route: 2.965ns(65.424%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        13.461      13.461 r                        
 B5                                                      0.000      13.461 r       sys_clk (port)   
                                   net (fanout=1)        0.093      13.554         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      14.288 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.288         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      14.326 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      15.166         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      15.166 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339      16.505         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.319      16.824 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300      17.124         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      17.124 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.206      18.330         video_clk        
 CLMA_114_288/CLK                                                          r       dvi_encoder_m0/encr/cnt[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.796      19.126                          
 clock uncertainty                                      -0.150      18.976                          

 Setup time                                             -0.070      18.906                          

 Data required time                                                 18.906                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.906                          
 Data arrival time                                                  10.279                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.627                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encr/n0q_m[2]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/encr/cnt[3]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.082  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.869
  Launch Clock Delay      :  5.747
  Clock Pessimism Removal :  0.796
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.374       3.934 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.286 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.461       5.747         video_clk        
 CLMA_106_257/CLK                                                          r       dvi_encoder_m0/encr/n0q_m[2]/opit_0_L5Q_perm/CLK

 CLMA_106_257/Q3                   tco                   0.200       5.947 r       dvi_encoder_m0/encr/n0q_m[2]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.645       6.592         dvi_encoder_m0/encr/n0q_m [2]
 CLMA_118_272/Y1                   td                    0.279       6.871 r       dvi_encoder_m0/encr/N94.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.343       7.214         _N8              
 CLMS_114_277/Y0                   td                    0.125       7.339 r       dvi_encoder_m0/encr/N95/gateop_perm/Z
                                   net (fanout=12)       0.376       7.715         dvi_encoder_m0/encr/decision2
 CLMA_106_285/Y0                   td                    0.125       7.840 r       dvi_encoder_m0/encr/N243_7[2]/gateop_perm/Z
                                   net (fanout=1)        0.613       8.453         dvi_encoder_m0/encr/nb9 [2]
 CLMA_114_280/Y3                   td                    0.356       8.809 r       dvi_encoder_m0/encr/N243_8_3/gateop_A2/Y1
                                   net (fanout=2)        0.485       9.294         dvi_encoder_m0/encr/nb6 [3]
 CLMA_106_289/Y3                   td                    0.292       9.586 r       dvi_encoder_m0/encr/N243_5.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.507      10.093         dvi_encoder_m0/encr/nb5 [3]
 CLMA_114_288/A4                                                           r       dvi_encoder_m0/encr/cnt[3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  10.093         Logic Levels: 5  
                                                                                   Logic: 1.377ns(31.684%), Route: 2.969ns(68.316%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        13.461      13.461 r                        
 B5                                                      0.000      13.461 r       sys_clk (port)   
                                   net (fanout=1)        0.093      13.554         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      14.288 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.288         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      14.326 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      15.166         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      15.166 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339      16.505         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.319      16.824 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300      17.124         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      17.124 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.206      18.330         video_clk        
 CLMA_114_288/CLK                                                          r       dvi_encoder_m0/encr/cnt[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.796      19.126                          
 clock uncertainty                                      -0.150      18.976                          

 Setup time                                             -0.068      18.908                          

 Data required time                                                 18.908                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.908                          
 Data arrival time                                                  10.093                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.815                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/n1q_m[1]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/encb/cnt[3]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.894
  Launch Clock Delay      :  5.740
  Clock Pessimism Removal :  0.796
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.374       3.934 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.286 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.454       5.740         video_clk        
 CLMS_126_261/CLK                                                          r       dvi_encoder_m0/encb/n1q_m[1]/opit_0_L5Q_perm/CLK

 CLMS_126_261/Q2                   tco                   0.200       5.940 r       dvi_encoder_m0/encb/n1q_m[1]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.565       6.505         dvi_encoder_m0/encb/n1q_m [1]
 CLMA_138_265/Y1                   td                    0.402       6.907 r       dvi_encoder_m0/encb/N94.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.548       7.455         _N2              
 CLMA_138_277/Y0                   td                    0.125       7.580 r       dvi_encoder_m0/encb/N95/gateop_perm/Z
                                   net (fanout=20)       0.362       7.942         dvi_encoder_m0/encb/decision2
 CLMA_134_272/Y1                   td                    0.129       8.071 r       dvi_encoder_m0/encb/N243_7[1]/gateop_perm/Z
                                   net (fanout=1)        0.343       8.414         dvi_encoder_m0/encb/nb9 [1]
 CLMA_138_276/Y1                   td                    0.293       8.707 r       dvi_encoder_m0/encb/N243_8_1/gateop_A2/Y1
                                   net (fanout=1)        0.337       9.044         dvi_encoder_m0/encb/nb6 [1]
                                                         0.293       9.337 r       dvi_encoder_m0/encb/N243_5.fsub_1/gateop_A2/Cout
                                                         0.000       9.337         dvi_encoder_m0/encb/dvi_encoder_m0/encb/N243_5.co [2]
 CLMS_134_277/Y3                   td                    0.292       9.629 r       dvi_encoder_m0/encb/N243_5.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.444      10.073         dvi_encoder_m0/encb/nb5 [3]
 CLMA_142_280/A4                                                           r       dvi_encoder_m0/encb/cnt[3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  10.073         Logic Levels: 5  
                                                                                   Logic: 1.734ns(40.018%), Route: 2.599ns(59.982%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        13.461      13.461 r                        
 B5                                                      0.000      13.461 r       sys_clk (port)   
                                   net (fanout=1)        0.093      13.554         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      14.288 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.288         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      14.326 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      15.166         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      15.166 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339      16.505         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.319      16.824 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300      17.124         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      17.124 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.231      18.355         video_clk        
 CLMA_142_280/CLK                                                          r       dvi_encoder_m0/encb/cnt[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.796      19.151                          
 clock uncertainty                                      -0.150      19.001                          

 Setup time                                             -0.068      18.933                          

 Data required time                                                 18.933                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.933                          
 Data arrival time                                                  10.073                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.860                          
====================================================================================================

====================================================================================================

Startpoint  : video_timing_data_m0/vout_data_r[16]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/encg/din_q[0]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.232  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.769
  Launch Clock Delay      :  4.914
  Clock Pessimism Removal :  -0.623
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339       3.044         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.319       3.363 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       3.663         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.663 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.251       4.914         video_clk        
 CLMA_86_244/CLK                                                           r       video_timing_data_m0/vout_data_r[16]/opit_0_inv_L5Q_perm/CLK

 CLMA_86_244/Q0                    tco                   0.186       5.100 r       video_timing_data_m0/vout_data_r[16]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.233       5.333         vout_data[16]    
 CLMA_90_249/M2                                                            r       dvi_encoder_m0/encg/din_q[0]/opit_0/D

 Data arrival time                                                   5.333         Logic Levels: 0  
                                                                                   Logic: 0.186ns(44.391%), Route: 0.233ns(55.609%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.374       3.934 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.286 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.483       5.769         video_clk        
 CLMA_90_249/CLK                                                           r       dvi_encoder_m0/encg/din_q[0]/opit_0/CLK
 clock pessimism                                        -0.623       5.146                          
 clock uncertainty                                       0.000       5.146                          

 Hold time                                              -0.002       5.144                          

 Data required time                                                  5.144                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.144                          
 Data arrival time                                                   5.333                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.189                          
====================================================================================================

====================================================================================================

Startpoint  : video_timing_data_m0/vout_data_r[22]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/encg/n1d[0]/opit_0_L5Q_perm/L0
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.244  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.766
  Launch Clock Delay      :  4.899
  Clock Pessimism Removal :  -0.623
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339       3.044         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.319       3.363 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       3.663         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.663 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.236       4.899         video_clk        
 CLMA_94_236/CLK                                                           r       video_timing_data_m0/vout_data_r[22]/opit_0_inv_L5Q_perm/CLK

 CLMA_94_236/Q1                    tco                   0.185       5.084 f       video_timing_data_m0/vout_data_r[22]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.199       5.283         vout_data[22]    
 CLMA_94_248/B0                                                            f       dvi_encoder_m0/encg/n1d[0]/opit_0_L5Q_perm/L0

 Data arrival time                                                   5.283         Logic Levels: 0  
                                                                                   Logic: 0.185ns(48.177%), Route: 0.199ns(51.823%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.374       3.934 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.286 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.480       5.766         video_clk        
 CLMA_94_248/CLK                                                           r       dvi_encoder_m0/encg/n1d[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.623       5.143                          
 clock uncertainty                                       0.000       5.143                          

 Hold time                                              -0.065       5.078                          

 Data required time                                                  5.078                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.078                          
 Data arrival time                                                   5.283                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.205                          
====================================================================================================

====================================================================================================

Startpoint  : video_timing_data_m0/vout_data_r[20]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/encg/din_q[4]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.240  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.762
  Launch Clock Delay      :  4.899
  Clock Pessimism Removal :  -0.623
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339       3.044         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.319       3.363 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       3.663         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.663 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.236       4.899         video_clk        
 CLMA_94_236/CLK                                                           r       video_timing_data_m0/vout_data_r[20]/opit_0_inv_L5Q_perm/CLK

 CLMA_94_236/Q3                    tco                   0.186       5.085 r       video_timing_data_m0/vout_data_r[20]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.325       5.410         vout_data[20]    
 CLMA_94_252/M0                                                            r       dvi_encoder_m0/encg/din_q[4]/opit_0/D

 Data arrival time                                                   5.410         Logic Levels: 0  
                                                                                   Logic: 0.186ns(36.399%), Route: 0.325ns(63.601%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.374       3.934 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.286 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.476       5.762         video_clk        
 CLMA_94_252/CLK                                                           r       dvi_encoder_m0/encg/din_q[4]/opit_0/CLK
 clock pessimism                                        -0.623       5.139                          
 clock uncertainty                                       0.000       5.139                          

 Hold time                                              -0.002       5.137                          

 Data required time                                                  5.137                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.137                          
 Data arrival time                                                   5.410                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.273                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.389  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.845
  Launch Clock Delay      :  5.680
  Clock Pessimism Removal :  0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9140.000    9140.000 r                        
 B5                                                      0.000    9140.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859    9140.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9140.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045    9140.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984    9141.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9141.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579    9143.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376    9143.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352    9144.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9144.288 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.392    9145.680         ntclkbufg_3      
 CLMA_42_205/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK

 CLMA_42_205/Q1                    tco                   0.198    9145.878 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.144    9147.022         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [3]
 CLMA_42_204/M1                                                            f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/D

 Data arrival time                                                9147.022         Logic Levels: 0  
                                                                                   Logic: 0.198ns(14.754%), Route: 1.144ns(85.246%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9140.019    9140.019 r                        
 B5                                                      0.000    9140.019 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.112         sys_clk          
 IOBD_0_298/DIN                    td                    0.734    9140.846 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9140.846         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038    9140.884 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840    9141.724         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9141.724 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339    9143.063         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.319    9143.382 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300    9143.682         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9143.682 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.182    9144.864         video_clk        
 CLMA_42_204/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/CLK
 clock pessimism                                         0.446    9145.310                          
 clock uncertainty                                      -0.150    9145.160                          

 Setup time                                             -0.034    9145.126                          

 Data required time                                               9145.126                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9145.126                          
 Data arrival time                                                9147.022                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.896                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.389  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.848
  Launch Clock Delay      :  5.683
  Clock Pessimism Removal :  0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9140.000    9140.000 r                        
 B5                                                      0.000    9140.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859    9140.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9140.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045    9140.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984    9141.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9141.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579    9143.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376    9143.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352    9144.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9144.288 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.395    9145.683         ntclkbufg_3      
 CLMS_38_205/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK

 CLMS_38_205/Q0                    tco                   0.198    9145.881 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.124    9147.005         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [6]
 CLMA_38_204/M1                                                            f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D

 Data arrival time                                                9147.005         Logic Levels: 0  
                                                                                   Logic: 0.198ns(14.977%), Route: 1.124ns(85.023%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9140.019    9140.019 r                        
 B5                                                      0.000    9140.019 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.112         sys_clk          
 IOBD_0_298/DIN                    td                    0.734    9140.846 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9140.846         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038    9140.884 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840    9141.724         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9141.724 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339    9143.063         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.319    9143.382 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300    9143.682         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9143.682 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.185    9144.867         video_clk        
 CLMA_38_204/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/CLK
 clock pessimism                                         0.446    9145.313                          
 clock uncertainty                                      -0.150    9145.163                          

 Setup time                                             -0.034    9145.129                          

 Data required time                                               9145.129                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9145.129                          
 Data arrival time                                                9147.005                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.876                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/read_req_ack/opit_0_inv_L5Q_perm/CLK
Endpoint    : video_timing_data_m0/read_req/opit_0_inv_L5Q_perm/L2
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.390  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.887
  Launch Clock Delay      :  5.723
  Clock Pessimism Removal :  0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9140.000    9140.000 r                        
 B5                                                      0.000    9140.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859    9140.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9140.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045    9140.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984    9141.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9141.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579    9143.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376    9143.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352    9144.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9144.288 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.435    9145.723         ntclkbufg_3      
 CLMS_46_129/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/read_req_ack/opit_0_inv_L5Q_perm/CLK

 CLMS_46_129/Q1                    tco                   0.198    9145.921 f       frame_read_write_m0/frame_fifo_read_m0/read_req_ack/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.939    9146.860         read_req_ack     
 CLMA_46_128/A2                                                            f       video_timing_data_m0/read_req/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                9146.860         Logic Levels: 0  
                                                                                   Logic: 0.198ns(17.414%), Route: 0.939ns(82.586%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9140.019    9140.019 r                        
 B5                                                      0.000    9140.019 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.112         sys_clk          
 IOBD_0_298/DIN                    td                    0.734    9140.846 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9140.846         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038    9140.884 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840    9141.724         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9141.724 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339    9143.063         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.319    9143.382 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300    9143.682         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9143.682 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.224    9144.906         video_clk        
 CLMA_46_128/CLK                                                           r       video_timing_data_m0/read_req/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.446    9145.352                          
 clock uncertainty                                      -0.150    9145.202                          

 Setup time                                             -0.215    9144.987                          

 Data required time                                               9144.987                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9144.987                          
 Data arrival time                                                9146.860                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.873                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.385  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.688
  Launch Clock Delay      :  4.857
  Clock Pessimism Removal :  -0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9490.000    9490.000 r                        
 B5                                                      0.000    9490.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734    9490.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9490.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038    9490.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840    9491.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9491.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339    9493.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321    9493.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300    9493.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9493.665 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.192    9494.857         ntclkbufg_3      
 CLMA_30_204/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q/CLK

 CLMA_30_204/Q1                    tco                   0.186    9495.043 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q/Q
                                   net (fanout=1)        0.582    9495.625         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [10]
 CLMA_30_205/M0                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/D

 Data arrival time                                                9495.625         Logic Levels: 0  
                                                                                   Logic: 0.186ns(24.219%), Route: 0.582ns(75.781%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9490.005    9490.005 r                        
 B5                                                      0.000    9490.005 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.098         sys_clk          
 IOBD_0_298/DIN                    td                    0.859    9490.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9490.957         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045    9491.002 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984    9491.986         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9491.986 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579    9493.565         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.374    9493.939 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352    9494.291         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9494.291 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.402    9495.693         video_clk        
 CLMA_30_205/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/CLK
 clock pessimism                                        -0.446    9495.247                          
 clock uncertainty                                       0.150    9495.397                          

 Hold time                                              -0.002    9495.395                          

 Data required time                                               9495.395                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9495.395                          
 Data arrival time                                                9495.625                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.230                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.385  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.678
  Launch Clock Delay      :  4.847
  Clock Pessimism Removal :  -0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9490.000    9490.000 r                        
 B5                                                      0.000    9490.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734    9490.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9490.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038    9490.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840    9491.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9491.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339    9493.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321    9493.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300    9493.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9493.665 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.182    9494.847         ntclkbufg_3      
 CLMA_42_205/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK

 CLMA_42_205/Q0                    tco                   0.186    9495.033 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.602    9495.635         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [4]
 CLMA_42_204/M0                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D

 Data arrival time                                                9495.635         Logic Levels: 0  
                                                                                   Logic: 0.186ns(23.604%), Route: 0.602ns(76.396%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9490.005    9490.005 r                        
 B5                                                      0.000    9490.005 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.098         sys_clk          
 IOBD_0_298/DIN                    td                    0.859    9490.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9490.957         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045    9491.002 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984    9491.986         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9491.986 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579    9493.565         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.374    9493.939 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352    9494.291         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9494.291 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.392    9495.683         video_clk        
 CLMA_42_204/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/CLK
 clock pessimism                                        -0.446    9495.237                          
 clock uncertainty                                       0.150    9495.387                          

 Hold time                                              -0.002    9495.385                          

 Data required time                                               9495.385                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9495.385                          
 Data arrival time                                                9495.635                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.250                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.385  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.686
  Launch Clock Delay      :  4.855
  Clock Pessimism Removal :  -0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9490.000    9490.000 r                        
 B5                                                      0.000    9490.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734    9490.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9490.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038    9490.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840    9491.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9491.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339    9493.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321    9493.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300    9493.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9493.665 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.190    9494.855         ntclkbufg_3      
 CLMS_38_209/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/CLK

 CLMS_38_209/Q0                    tco                   0.186    9495.041 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.612    9495.653         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [2]
 CLMA_38_208/M0                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/D

 Data arrival time                                                9495.653         Logic Levels: 0  
                                                                                   Logic: 0.186ns(23.308%), Route: 0.612ns(76.692%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9490.005    9490.005 r                        
 B5                                                      0.000    9490.005 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.098         sys_clk          
 IOBD_0_298/DIN                    td                    0.859    9490.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9490.957         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045    9491.002 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984    9491.986         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9491.986 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579    9493.565         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.374    9493.939 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352    9494.291         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9494.291 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.400    9495.691         video_clk        
 CLMA_38_208/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/CLK
 clock pessimism                                        -0.446    9495.245                          
 clock uncertainty                                       0.150    9495.395                          

 Hold time                                              -0.002    9495.393                          

 Data required time                                               9495.393                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9495.393                          
 Data arrival time                                                9495.653                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.260                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/D[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.899
  Launch Clock Delay      :  5.714
  Clock Pessimism Removal :  0.795
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.372       3.932 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.352       4.284         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       4.284 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.430       5.714         video_clk5x      
 CLMA_118_276/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[0]/opit_0_L5Q_perm/CLK

 CLMA_118_276/Q0                   tco                   0.200       5.914 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.232       6.146         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h [0]
 CLMA_118_276/Y1                   td                    0.137       6.283 f       dvi_encoder_m0/serdes_4b_10to1_m0/N78/gateop_perm/Z
                                   net (fanout=1)        0.976       7.259         dvi_encoder_m0/serdes_4b_10to1_m0/N78
 IOL_151_337/TX_DATA[0]                                                    f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/D[0]

 Data arrival time                                                   7.259         Logic Levels: 1  
                                                                                   Logic: 0.337ns(21.812%), Route: 1.208ns(78.188%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.692       2.692 r                        
 B5                                                      0.000       2.692 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.785         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       3.519 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.519         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       3.557 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       4.397         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       4.397 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339       5.736         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.318       6.054 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.300       6.354         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       6.354 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.237       7.591         video_clk5x      
 IOL_151_337/CLK_SYS                                                       r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/SYSCLK
 clock pessimism                                         0.795       8.386                          
 clock uncertainty                                      -0.150       8.236                          

 Setup time                                             -0.061       8.175                          

 Data required time                                                  8.175                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.175                          
 Data arrival time                                                   7.259                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.916                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[1]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.081  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.872
  Launch Clock Delay      :  5.748
  Clock Pessimism Removal :  0.795
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.372       3.932 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.352       4.284         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       4.284 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.464       5.748         video_clk5x      
 CLMA_98_261/CLK                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[1]/opit_0_L5Q_perm/CLK

 CLMA_98_261/Q2                    tco                   0.198       5.946 f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.161       7.107         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l [1]
 CLMA_114_332/A4                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   7.107         Logic Levels: 0  
                                                                                   Logic: 0.198ns(14.570%), Route: 1.161ns(85.430%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.692       2.692 r                        
 B5                                                      0.000       2.692 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.785         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       3.519 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.519         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       3.557 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       4.397         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       4.397 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339       5.736         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.318       6.054 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.300       6.354         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       6.354 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.210       7.564         video_clk5x      
 CLMA_114_332/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.795       8.359                          
 clock uncertainty                                      -0.150       8.209                          

 Setup time                                             -0.078       8.131                          

 Data required time                                                  8.131                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.131                          
 Data arrival time                                                   7.107                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.024                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft2/opit_1_IOL/D[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.899
  Launch Clock Delay      :  5.714
  Clock Pessimism Removal :  0.795
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.372       3.932 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.352       4.284         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       4.284 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.430       5.714         video_clk5x      
 CLMA_118_276/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[0]/opit_0_L5Q_perm/CLK

 CLMA_118_276/Q0                   tco                   0.198       5.912 f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        1.052       6.964         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h [0]
 IOL_151_338/TX_DATA[0]                                                    f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft2/opit_1_IOL/D[0]

 Data arrival time                                                   6.964         Logic Levels: 0  
                                                                                   Logic: 0.198ns(15.840%), Route: 1.052ns(84.160%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.692       2.692 r                        
 B5                                                      0.000       2.692 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.785         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       3.519 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.519         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       3.557 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       4.397         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       4.397 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339       5.736         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.318       6.054 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.300       6.354         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       6.354 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.237       7.591         video_clk5x      
 IOL_151_338/CLK_SYS                                                       r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft2/opit_1_IOL/SYSCLK
 clock pessimism                                         0.795       8.386                          
 clock uncertainty                                      -0.150       8.236                          

 Setup time                                             -0.061       8.175                          

 Data required time                                                  8.175                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.175                          
 Data arrival time                                                   6.964                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.211                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[4]/opit_0/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[3]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.715
  Launch Clock Delay      :  4.879
  Clock Pessimism Removal :  -0.835
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339       3.044         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.318       3.362 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.300       3.662         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       3.662 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.217       4.879         video_clk5x      
 CLMA_130_284/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[4]/opit_0/CLK

 CLMA_130_284/Q1                   tco                   0.186       5.065 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[4]/opit_0/Q
                                   net (fanout=1)        0.131       5.196         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h [4]
 CLMA_130_284/M0                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[3]/opit_0/D

 Data arrival time                                                   5.196         Logic Levels: 0  
                                                                                   Logic: 0.186ns(58.675%), Route: 0.131ns(41.325%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.372       3.932 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.352       4.284         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       4.284 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.431       5.715         video_clk5x      
 CLMA_130_284/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[3]/opit_0/CLK
 clock pessimism                                        -0.835       4.880                          
 clock uncertainty                                       0.000       4.880                          

 Hold time                                              -0.002       4.878                          

 Data required time                                                  4.878                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.878                          
 Data arrival time                                                   5.196                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.318                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[2]/opit_0/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[1]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.045  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.715
  Launch Clock Delay      :  4.875
  Clock Pessimism Removal :  -0.795
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339       3.044         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.318       3.362 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.300       3.662         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       3.662 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.213       4.875         video_clk5x      
 CLMA_126_284/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[2]/opit_0/CLK

 CLMA_126_284/Q0                   tco                   0.185       5.060 f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[2]/opit_0/Q
                                   net (fanout=1)        0.220       5.280         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h [2]
 CLMA_130_284/AD                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[1]/opit_0/D

 Data arrival time                                                   5.280         Logic Levels: 0  
                                                                                   Logic: 0.185ns(45.679%), Route: 0.220ns(54.321%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.372       3.932 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.352       4.284         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       4.284 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.431       5.715         video_clk5x      
 CLMA_130_284/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[1]/opit_0/CLK
 clock pessimism                                        -0.795       4.920                          
 clock uncertainty                                       0.000       4.920                          

 Hold time                                               0.027       4.947                          

 Data required time                                                  4.947                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.947                          
 Data arrival time                                                   5.280                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.333                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[3]/opit_0/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[2]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.711
  Launch Clock Delay      :  4.879
  Clock Pessimism Removal :  -0.795
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339       3.044         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.318       3.362 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.300       3.662         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       3.662 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.217       4.879         video_clk5x      
 CLMA_130_284/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[3]/opit_0/CLK

 CLMA_130_284/Q0                   tco                   0.185       5.064 f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[3]/opit_0/Q
                                   net (fanout=2)        0.225       5.289         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h [3]
 CLMA_126_284/AD                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[2]/opit_0/D

 Data arrival time                                                   5.289         Logic Levels: 0  
                                                                                   Logic: 0.185ns(45.122%), Route: 0.225ns(54.878%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.372       3.932 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.352       4.284         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       4.284 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.427       5.711         video_clk5x      
 CLMA_126_284/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[2]/opit_0/CLK
 clock pessimism                                        -0.795       4.916                          
 clock uncertainty                                       0.000       4.916                          

 Hold time                                               0.027       4.943                          

 Data required time                                                  4.943                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.943                          
 Data arrival time                                                   5.289                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.346                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encr/dout[9]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[4]/opit_0_L5Q_perm/L2
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.325  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.878
  Launch Clock Delay      :  5.719
  Clock Pessimism Removal :  0.516
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        26.922      26.922 r                        
 B5                                                      0.000      26.922 r       sys_clk (port)   
                                   net (fanout=1)        0.093      27.015         sys_clk          
 IOBD_0_298/DIN                    td                    0.859      27.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045      27.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984      28.903         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      28.903 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579      30.482         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.374      30.856 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352      31.208         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      31.208 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.433      32.641         video_clk        
 CLMS_114_277/CLK                                                          r       dvi_encoder_m0/encr/dout[9]/opit_0_inv_L5Q_perm/CLK

 CLMS_114_277/Q2                   tco                   0.200      32.841 r       dvi_encoder_m0/encr/dout[9]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.873      33.714         dvi_encoder_m0/green [9]
 CLMA_118_277/C2                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[4]/opit_0_L5Q_perm/L2

 Data arrival time                                                  33.714         Logic Levels: 0  
                                                                                   Logic: 0.200ns(18.639%), Route: 0.873ns(81.361%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        29.612      29.612 r                        
 B5                                                      0.000      29.612 r       sys_clk (port)   
                                   net (fanout=1)        0.093      29.705         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      30.439 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.439         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      30.477 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      31.317         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      31.317 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339      32.656         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.318      32.974 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.300      33.274         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000      33.274 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.216      34.490         video_clk5x      
 CLMA_118_277/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.516      35.006                          
 clock uncertainty                                      -0.150      34.856                          

 Setup time                                             -0.217      34.639                          

 Data required time                                                 34.639                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.639                          
 Data arrival time                                                  33.714                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.925                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encr/dout[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[3]/opit_0_L5Q_perm/L3
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.322  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.886
  Launch Clock Delay      :  5.724
  Clock Pessimism Removal :  0.516
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        26.922      26.922 r                        
 B5                                                      0.000      26.922 r       sys_clk (port)   
                                   net (fanout=1)        0.093      27.015         sys_clk          
 IOBD_0_298/DIN                    td                    0.859      27.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045      27.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984      28.903         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      28.903 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579      30.482         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.374      30.856 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352      31.208         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      31.208 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.438      32.646         video_clk        
 CLMA_118_269/CLK                                                          r       dvi_encoder_m0/encr/dout[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_269/Q3                   tco                   0.198      32.844 f       dvi_encoder_m0/encr/dout[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.866      33.710         dvi_encoder_m0/green [6]
 CLMA_118_268/A3                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[3]/opit_0_L5Q_perm/L3

 Data arrival time                                                  33.710         Logic Levels: 0  
                                                                                   Logic: 0.198ns(18.609%), Route: 0.866ns(81.391%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        29.612      29.612 r                        
 B5                                                      0.000      29.612 r       sys_clk (port)   
                                   net (fanout=1)        0.093      29.705         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      30.439 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.439         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      30.477 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      31.317         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      31.317 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339      32.656         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.318      32.974 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.300      33.274         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000      33.274 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.224      34.498         video_clk5x      
 CLMA_118_268/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.516      35.014                          
 clock uncertainty                                      -0.150      34.864                          

 Setup time                                             -0.202      34.662                          

 Data required time                                                 34.662                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.662                          
 Data arrival time                                                  33.710                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.952                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/dout[6]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[3]/opit_0_L5Q_perm/L3
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.314  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.883
  Launch Clock Delay      :  5.713
  Clock Pessimism Removal :  0.516
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        26.922      26.922 r                        
 B5                                                      0.000      26.922 r       sys_clk (port)   
                                   net (fanout=1)        0.093      27.015         sys_clk          
 IOBD_0_298/DIN                    td                    0.859      27.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045      27.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984      28.903         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      28.903 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579      30.482         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.374      30.856 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352      31.208         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      31.208 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.427      32.635         video_clk        
 CLMS_126_285/CLK                                                          r       dvi_encoder_m0/encb/dout[6]/opit_0_inv_MUX4TO1Q/CLK

 CLMS_126_285/Q2                   tco                   0.200      32.835 r       dvi_encoder_m0/encb/dout[6]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        0.844      33.679         dvi_encoder_m0/blue [6]
 CLMA_130_280/C3                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[3]/opit_0_L5Q_perm/L3

 Data arrival time                                                  33.679         Logic Levels: 0  
                                                                                   Logic: 0.200ns(19.157%), Route: 0.844ns(80.843%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        29.612      29.612 r                        
 B5                                                      0.000      29.612 r       sys_clk (port)   
                                   net (fanout=1)        0.093      29.705         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      30.439 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.439         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      30.477 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      31.317         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      31.317 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339      32.656         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.318      32.974 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.300      33.274         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000      33.274 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.221      34.495         video_clk5x      
 CLMA_130_280/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.516      35.011                          
 clock uncertainty                                      -0.150      34.861                          

 Setup time                                             -0.213      34.648                          

 Data required time                                                 34.648                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.648                          
 Data arrival time                                                  33.679                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.969                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encr/dout[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[3]/opit_0_L5Q_perm/L0
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.315  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.720
  Launch Clock Delay      :  4.889
  Clock Pessimism Removal :  -0.516
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339       3.044         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.319       3.363 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       3.663         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.663 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.226       4.889         video_clk        
 CLMS_126_273/CLK                                                          r       dvi_encoder_m0/encr/dout[7]/opit_0_inv_L5Q_perm/CLK

 CLMS_126_273/Q0                   tco                   0.185       5.074 f       dvi_encoder_m0/encr/dout[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.354       5.428         dvi_encoder_m0/green [7]
 CLMA_126_276/A0                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[3]/opit_0_L5Q_perm/L0

 Data arrival time                                                   5.428         Logic Levels: 0  
                                                                                   Logic: 0.185ns(34.323%), Route: 0.354ns(65.677%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.372       3.932 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.352       4.284         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       4.284 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.436       5.720         video_clk5x      
 CLMA_126_276/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.516       5.204                          
 clock uncertainty                                       0.150       5.354                          

 Hold time                                              -0.065       5.289                          

 Data required time                                                  5.289                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.289                          
 Data arrival time                                                   5.428                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.139                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encg/dout[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[3]/opit_0_L5Q_perm/L3
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.316  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.720
  Launch Clock Delay      :  4.888
  Clock Pessimism Removal :  -0.516
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339       3.044         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.319       3.363 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       3.663         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.663 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.225       4.888         video_clk        
 CLMA_130_277/CLK                                                          r       dvi_encoder_m0/encg/dout[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_277/Q1                   tco                   0.185       5.073 f       dvi_encoder_m0/encg/dout[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.299       5.372         dvi_encoder_m0/red [7]
 CLMS_126_277/B3                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[3]/opit_0_L5Q_perm/L3

 Data arrival time                                                   5.372         Logic Levels: 0  
                                                                                   Logic: 0.185ns(38.223%), Route: 0.299ns(61.777%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.372       3.932 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.352       4.284         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       4.284 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.436       5.720         video_clk5x      
 CLMS_126_277/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.516       5.204                          
 clock uncertainty                                       0.150       5.354                          

 Hold time                                              -0.133       5.221                          

 Data required time                                                  5.221                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.221                          
 Data arrival time                                                   5.372                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.151                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encg/dout[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[2]/opit_0_L5Q_perm/L1
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.316  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.716
  Launch Clock Delay      :  4.884
  Clock Pessimism Removal :  -0.516
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339       3.044         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.319       3.363 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       3.663         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.663 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.221       4.884         video_clk        
 CLMA_130_281/CLK                                                          r       dvi_encoder_m0/encg/dout[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_281/Q0                   tco                   0.185       5.069 f       dvi_encoder_m0/encg/dout[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.398       5.467         dvi_encoder_m0/red [4]
 CLMS_126_281/A1                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[2]/opit_0_L5Q_perm/L1

 Data arrival time                                                   5.467         Logic Levels: 0  
                                                                                   Logic: 0.185ns(31.732%), Route: 0.398ns(68.268%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.372       3.932 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.352       4.284         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       4.284 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.432       5.716         video_clk5x      
 CLMS_126_281/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.516       5.200                          
 clock uncertainty                                       0.150       5.350                          

 Hold time                                              -0.089       5.261                          

 Data required time                                                  5.261                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.261                          
 Data arrival time                                                   5.467                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.206                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_awvalid/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/AWVALID_1
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.184  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.902
  Launch Clock Delay      :  5.709
  Clock Pessimism Removal :  0.623
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376       3.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352       4.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.288 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.421       5.709         ntclkbufg_3      
 CLMA_66_88/CLK                                                            r       u_aq_axi_master/reg_awvalid/opit_0_inv_L5Q_perm/CLK

 CLMA_66_88/Q0                     tco                   0.198       5.907 f       u_aq_axi_master/reg_awvalid/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.172       7.079         s00_axi_awvalid  
 HMEMC_16_1/SRB_IOL42_LRS                                                  f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/AWVALID_1

 Data arrival time                                                   7.079         Logic Levels: 0  
                                                                                   Logic: 0.198ns(14.453%), Route: 1.172ns(85.547%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      10.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      10.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      11.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      11.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339      13.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321      13.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300      13.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000      13.665 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.237      14.902         ntclkbufg_3      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                         0.623      15.525                          
 clock uncertainty                                      -0.150      15.375                          

 Setup time                                             -4.911      10.464                          

 Data required time                                                 10.464                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.464                          
 Data arrival time                                                   7.079                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.385                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_arvalid/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARVALID_1
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.154  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.902
  Launch Clock Delay      :  5.679
  Clock Pessimism Removal :  0.623
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376       3.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352       4.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.288 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.391       5.679         ntclkbufg_3      
 CLMA_46_76/CLK                                                            r       u_aq_axi_master/reg_arvalid/opit_0_inv_L5Q_perm/CLK

 CLMA_46_76/Q1                     tco                   0.198       5.877 f       u_aq_axi_master/reg_arvalid/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.789       6.666         s00_axi_arvalid  
 HMEMC_16_1/SRB_IOL34_TX_DATA[4]                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARVALID_1

 Data arrival time                                                   6.666         Logic Levels: 0  
                                                                                   Logic: 0.198ns(20.061%), Route: 0.789ns(79.939%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      10.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      10.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      11.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      11.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339      13.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321      13.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300      13.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000      13.665 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.237      14.902         ntclkbufg_3      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                         0.623      15.525                          
 clock uncertainty                                      -0.150      15.375                          

 Setup time                                             -4.912      10.463                          

 Data required time                                                 10.463                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.463                          
 Data arrival time                                                   6.666                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.797                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/Cin
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.257  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.856
  Launch Clock Delay      :  5.736
  Clock Pessimism Removal :  0.623
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376       3.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352       4.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.288 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.448       5.736         ntclkbufg_3      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_IOL44_RX_DATA[2]   tco                   0.851       6.587 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/WREADY_1
                                   net (fanout=6)        1.339       7.926         s00_axi_wready   
 CLMA_70_85/Y0                     td                    0.125       8.051 r       u_aq_axi_master/N5_5/gateop_perm/Z
                                   net (fanout=34)       0.648       8.699         u_aq_axi_master/N5
                                                         0.182       8.881 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.881         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2824
 CLMA_86_72/Y2                     td                    0.151       9.032 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/Y0
                                   net (fanout=3)        0.616       9.648         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N89 [2]
 CLMA_78_56/Y0                     td                    0.125       9.773 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N90[2]/gateop_perm/Z
                                   net (fanout=2)        0.502      10.275         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [2]
 CLMS_86_53/COUT                   td                    0.331      10.606 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N335_7.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.606         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N335_7.co [3]
                                                         0.055      10.661 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N335_7.fsub_4/gateop_A2/Cout
                                                         0.000      10.661         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N335_7.co [5]
 CLMS_86_57/COUT                   td                    0.080      10.741 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[6]/opit_0_A2Q1/Cout
                                   net (fanout=1)        0.000      10.741         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N335_7.co [7]
 CLMS_86_65/CIN                                                            f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/Cin

 Data arrival time                                                  10.741         Logic Levels: 5  
                                                                                   Logic: 1.900ns(37.962%), Route: 3.105ns(62.038%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      10.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      10.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      11.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      11.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339      13.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321      13.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300      13.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000      13.665 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.191      14.856         ntclkbufg_3      
 CLMS_86_65/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/CLK
 clock pessimism                                         0.623      15.479                          
 clock uncertainty                                      -0.150      15.329                          

 Setup time                                             -0.105      15.224                          

 Data required time                                                 15.224                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.224                          
 Data arrival time                                                  10.741                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.483                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_rd_adrs[21]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[21]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.235  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.736
  Launch Clock Delay      :  4.878
  Clock Pessimism Removal :  -0.623
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339       3.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321       3.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300       3.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       3.665 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.213       4.878         ntclkbufg_3      
 CLMA_30_101/CLK                                                           r       u_aq_axi_master/reg_rd_adrs[21]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_101/Q1                    tco                   0.185       5.063 f       u_aq_axi_master/reg_rd_adrs[21]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.302       5.365         s00_axi_araddr[21]
 HMEMC_16_1/SRB_IOL36_TS_CTRL[3]                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[21]

 Data arrival time                                                   5.365         Logic Levels: 0  
                                                                                   Logic: 0.185ns(37.988%), Route: 0.302ns(62.012%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376       3.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352       4.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.288 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.448       5.736         ntclkbufg_3      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                        -0.623       5.113                          
 clock uncertainty                                       0.000       5.113                          

 Hold time                                               0.108       5.221                          

 Data required time                                                  5.221                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.221                          
 Data arrival time                                                   5.365                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.144                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_rd_adrs[29]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[29]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.235  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.736
  Launch Clock Delay      :  4.878
  Clock Pessimism Removal :  -0.623
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339       3.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321       3.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300       3.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       3.665 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.213       4.878         ntclkbufg_3      
 CLMA_30_101/CLK                                                           r       u_aq_axi_master/reg_rd_adrs[29]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_101/Q0                    tco                   0.185       5.063 f       u_aq_axi_master/reg_rd_adrs[29]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.330       5.393         s00_axi_araddr[29]
 HMEMC_16_1/SRB_IOL35_TX_DATA[2]                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[29]

 Data arrival time                                                   5.393         Logic Levels: 0  
                                                                                   Logic: 0.185ns(35.922%), Route: 0.330ns(64.078%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376       3.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352       4.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.288 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.448       5.736         ntclkbufg_3      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                        -0.623       5.113                          
 clock uncertainty                                       0.000       5.113                          

 Hold time                                               0.110       5.223                          

 Data required time                                                  5.223                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.223                          
 Data arrival time                                                   5.393                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.170                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_rd_adrs[23]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[23]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.235  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.736
  Launch Clock Delay      :  4.878
  Clock Pessimism Removal :  -0.623
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339       3.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321       3.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300       3.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       3.665 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.213       4.878         ntclkbufg_3      
 CLMA_30_101/CLK                                                           r       u_aq_axi_master/reg_rd_adrs[23]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_101/Q3                    tco                   0.186       5.064 r       u_aq_axi_master/reg_rd_adrs[23]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.344       5.408         s00_axi_araddr[23]
 HMEMC_16_1/SRB_IOL36_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[23]

 Data arrival time                                                   5.408         Logic Levels: 0  
                                                                                   Logic: 0.186ns(35.094%), Route: 0.344ns(64.906%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376       3.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352       4.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.288 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.448       5.736         ntclkbufg_3      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                        -0.623       5.113                          
 clock uncertainty                                       0.000       5.113                          

 Hold time                                               0.115       5.228                          

 Data required time                                                  5.228                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.228                          
 Data arrival time                                                   5.408                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.180                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.385  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.881
  Launch Clock Delay      :  5.712
  Clock Pessimism Removal :  0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                       349.986     349.986 r                        
 B5                                                      0.000     349.986 r       sys_clk (port)   
                                   net (fanout=1)        0.093     350.079         sys_clk          
 IOBD_0_298/DIN                    td                    0.859     350.938 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     350.938         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045     350.983 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984     351.967         _N18             
 USCM_74_104/CLK_USCM              td                    0.000     351.967 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579     353.546         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.374     353.920 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352     354.272         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000     354.272 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.426     355.698         video_clk        
 CLMA_22_220/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK

 CLMA_22_220/Q2                    tco                   0.198     355.896 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.173     357.069         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [10]
 CLMA_22_221/M2                                                            f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/D

 Data arrival time                                                 357.069         Logic Levels: 0  
                                                                                   Logic: 0.198ns(14.442%), Route: 1.173ns(85.558%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       350.000     350.000 r                        
 B5                                                      0.000     350.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     350.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734     350.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     350.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038     350.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840     351.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000     351.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339     353.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321     353.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300     353.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000     353.665 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.216     354.881         ntclkbufg_3      
 CLMA_22_221/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/CLK
 clock pessimism                                         0.446     355.327                          
 clock uncertainty                                      -0.150     355.177                          

 Setup time                                             -0.034     355.143                          

 Data required time                                                355.143                          
----------------------------------------------------------------------------------------------------
 Data required time                                                355.143                          
 Data arrival time                                                 357.069                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.926                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.386  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.864
  Launch Clock Delay      :  5.696
  Clock Pessimism Removal :  0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                       349.986     349.986 r                        
 B5                                                      0.000     349.986 r       sys_clk (port)   
                                   net (fanout=1)        0.093     350.079         sys_clk          
 IOBD_0_298/DIN                    td                    0.859     350.938 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     350.938         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045     350.983 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984     351.967         _N18             
 USCM_74_104/CLK_USCM              td                    0.000     351.967 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579     353.546         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.374     353.920 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352     354.272         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000     354.272 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.410     355.682         video_clk        
 CLMA_26_208/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK

 CLMA_26_208/Q1                    tco                   0.198     355.880 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.074     356.954         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [7]
 CLMS_26_209/M1                                                            f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D

 Data arrival time                                                 356.954         Logic Levels: 0  
                                                                                   Logic: 0.198ns(15.566%), Route: 1.074ns(84.434%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       350.000     350.000 r                        
 B5                                                      0.000     350.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     350.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734     350.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     350.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038     350.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840     351.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000     351.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339     353.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321     353.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300     353.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000     353.665 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.199     354.864         ntclkbufg_3      
 CLMS_26_209/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/CLK
 clock pessimism                                         0.446     355.310                          
 clock uncertainty                                      -0.150     355.160                          

 Setup time                                             -0.034     355.126                          

 Data required time                                                355.126                          
----------------------------------------------------------------------------------------------------
 Data required time                                                355.126                          
 Data arrival time                                                 356.954                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.828                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.385  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.861
  Launch Clock Delay      :  5.692
  Clock Pessimism Removal :  0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                       349.986     349.986 r                        
 B5                                                      0.000     349.986 r       sys_clk (port)   
                                   net (fanout=1)        0.093     350.079         sys_clk          
 IOBD_0_298/DIN                    td                    0.859     350.938 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     350.938         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045     350.983 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984     351.967         _N18             
 USCM_74_104/CLK_USCM              td                    0.000     351.967 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579     353.546         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.374     353.920 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352     354.272         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000     354.272 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.406     355.678         video_clk        
 CLMA_30_208/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK

 CLMA_30_208/Q1                    tco                   0.198     355.876 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.988     356.864         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [5]
 CLMA_30_209/M0                                                            f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D

 Data arrival time                                                 356.864         Logic Levels: 0  
                                                                                   Logic: 0.198ns(16.695%), Route: 0.988ns(83.305%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       350.000     350.000 r                        
 B5                                                      0.000     350.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     350.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734     350.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     350.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038     350.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840     351.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000     351.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339     353.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321     353.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300     353.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000     353.665 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.196     354.861         ntclkbufg_3      
 CLMA_30_209/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/CLK
 clock pessimism                                         0.446     355.307                          
 clock uncertainty                                      -0.150     355.157                          

 Setup time                                             -0.034     355.123                          

 Data required time                                                355.123                          
----------------------------------------------------------------------------------------------------
 Data required time                                                355.123                          
 Data arrival time                                                 356.864                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.741                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.390  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.719
  Launch Clock Delay      :  4.883
  Clock Pessimism Removal :  -0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339       3.044         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.319       3.363 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       3.663         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.663 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.220       4.883         video_clk        
 CLMA_22_224/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK

 CLMA_22_224/Q1                    tco                   0.186       5.069 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.592       5.661         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [3]
 CLMA_22_225/M0                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D

 Data arrival time                                                   5.661         Logic Levels: 0  
                                                                                   Logic: 0.186ns(23.907%), Route: 0.592ns(76.093%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376       3.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352       4.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.288 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.431       5.719         ntclkbufg_3      
 CLMA_22_225/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/CLK
 clock pessimism                                        -0.446       5.273                          
 clock uncertainty                                       0.150       5.423                          

 Hold time                                              -0.002       5.421                          

 Data required time                                                  5.421                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.421                          
 Data arrival time                                                   5.661                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.240                          
====================================================================================================

====================================================================================================

Startpoint  : video_timing_data_m0/read_req/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/frame_fifo_read_m0/read_req_d0/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.390  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.723
  Launch Clock Delay      :  4.887
  Clock Pessimism Removal :  -0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339       3.044         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.319       3.363 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       3.663         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.663 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.224       4.887         video_clk        
 CLMA_46_128/CLK                                                           r       video_timing_data_m0/read_req/opit_0_inv_L5Q_perm/CLK

 CLMA_46_128/Q0                    tco                   0.186       5.073 r       video_timing_data_m0/read_req/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.598       5.671         read_req         
 CLMS_46_129/M0                                                            r       frame_read_write_m0/frame_fifo_read_m0/read_req_d0/opit_0_inv/D

 Data arrival time                                                   5.671         Logic Levels: 0  
                                                                                   Logic: 0.186ns(23.724%), Route: 0.598ns(76.276%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376       3.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352       4.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.288 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.435       5.723         ntclkbufg_3      
 CLMS_46_129/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/read_req_d0/opit_0_inv/CLK
 clock pessimism                                        -0.446       5.277                          
 clock uncertainty                                       0.150       5.427                          

 Hold time                                              -0.002       5.425                          

 Data required time                                                  5.425                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.425                          
 Data arrival time                                                   5.671                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.246                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.386  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.714
  Launch Clock Delay      :  4.882
  Clock Pessimism Removal :  -0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339       3.044         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.319       3.363 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       3.663         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.663 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.219       4.882         video_clk        
 CLMS_18_221/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK

 CLMS_18_221/Q0                    tco                   0.186       5.068 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.602       5.670         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [9]
 CLMA_22_221/M0                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D

 Data arrival time                                                   5.670         Logic Levels: 0  
                                                                                   Logic: 0.186ns(23.604%), Route: 0.602ns(76.396%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376       3.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352       4.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.288 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.426       5.714         ntclkbufg_3      
 CLMA_22_221/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/CLK
 clock pessimism                                        -0.446       5.268                          
 clock uncertainty                                       0.150       5.418                          

 Hold time                                              -0.002       5.416                          

 Data required time                                                  5.416                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.416                          
 Data arrival time                                                   5.670                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.254                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[0]/opit_0_inv_A2Q20/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PWRITE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.892
  Launch Clock Delay      :  5.679
  Clock Pessimism Removal :  0.793
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374       3.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.286 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.393       5.679         ntclkbufg_2      
 CLMA_30_72/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[0]/opit_0_inv_A2Q20/CLK

 CLMA_30_72/Q0                     tco                   0.200       5.879 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[0]/opit_0_inv_A2Q20/Q0
                                   net (fanout=146)      0.496       6.375         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0]
 CLMA_38_76/Y1                     td                    0.212       6.587 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_12/gateop_perm/Z
                                   net (fanout=1)        0.228       6.815         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/_N12113
 CLMA_38_76/Y2                     td                    0.166       6.981 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_13/gateop_perm/Z
                                   net (fanout=9)        0.488       7.469         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287
 CLMA_26_84/Y2                     td                    0.135       7.604 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N69/gateop_perm/Z
                                   net (fanout=1)        0.892       8.496         u_ipsl_hmic_h_top/ddrc_pwrite
 HMEMC_16_1/SRB_IOL2_TX_DATA[0]                                            f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PWRITE

 Data arrival time                                                   8.496         Logic Levels: 3  
                                                                                   Logic: 0.713ns(25.311%), Route: 2.104ns(74.689%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339      23.044         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.319      23.363 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300      23.663         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      23.663 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.229      24.892         ntclkbufg_2      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.793      25.685                          
 clock uncertainty                                      -0.150      25.535                          

 Setup time                                             -2.157      23.378                          

 Data required time                                                 23.378                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.378                          
 Data arrival time                                                   8.496                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.882                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[0]/opit_0_inv_A2Q20/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[10]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.892
  Launch Clock Delay      :  5.679
  Clock Pessimism Removal :  0.793
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374       3.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.286 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.393       5.679         ntclkbufg_2      
 CLMA_30_72/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[0]/opit_0_inv_A2Q20/CLK

 CLMA_30_72/Q0                     tco                   0.200       5.879 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[0]/opit_0_inv_A2Q20/Q0
                                   net (fanout=146)      0.496       6.375         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0]
 CLMA_38_76/Y1                     td                    0.212       6.587 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_12/gateop_perm/Z
                                   net (fanout=1)        0.228       6.815         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/_N12113
 CLMA_38_76/Y2                     td                    0.166       6.981 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_13/gateop_perm/Z
                                   net (fanout=9)        0.495       7.476         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287
 CLMS_26_81/Y0                     td                    0.125       7.601 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65_7[30]_3/gateop_perm/Z
                                   net (fanout=40)       0.901       8.502         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N6899
 CLMS_38_49/Y0                     td                    0.133       8.635 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_11[8]/gateop_perm/Z
                                   net (fanout=1)        0.668       9.303         u_ipsl_hmic_h_top/ddrc_paddr [10]
 HMEMC_16_1/SRB_IOL4_IODLY_CTRL[1]                                         f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[10]

 Data arrival time                                                   9.303         Logic Levels: 4  
                                                                                   Logic: 0.836ns(23.068%), Route: 2.788ns(76.932%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339      23.044         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.319      23.363 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300      23.663         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      23.663 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.229      24.892         ntclkbufg_2      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.793      25.685                          
 clock uncertainty                                      -0.150      25.535                          

 Setup time                                             -1.334      24.201                          

 Data required time                                                 24.201                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.201                          
 Data arrival time                                                   9.303                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.898                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[0]/opit_0_inv_A2Q20/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[6]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.892
  Launch Clock Delay      :  5.679
  Clock Pessimism Removal :  0.793
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374       3.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.286 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.393       5.679         ntclkbufg_2      
 CLMA_30_72/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[0]/opit_0_inv_A2Q20/CLK

 CLMA_30_72/Q0                     tco                   0.200       5.879 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[0]/opit_0_inv_A2Q20/Q0
                                   net (fanout=146)      0.496       6.375         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0]
 CLMA_38_76/Y1                     td                    0.212       6.587 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_12/gateop_perm/Z
                                   net (fanout=1)        0.228       6.815         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/_N12113
 CLMA_38_76/Y2                     td                    0.166       6.981 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_13/gateop_perm/Z
                                   net (fanout=9)        0.495       7.476         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287
 CLMS_26_81/Y0                     td                    0.125       7.601 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65_7[30]_3/gateop_perm/Z
                                   net (fanout=40)       0.656       8.257         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N6899
 CLMA_42_64/Y2                     td                    0.217       8.474 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_11[4]/gateop_perm/Z
                                   net (fanout=1)        0.920       9.394         u_ipsl_hmic_h_top/ddrc_paddr [6]
 HMEMC_16_1/SRB_IOL4_TX_DATA[3]                                            f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[6]

 Data arrival time                                                   9.394         Logic Levels: 4  
                                                                                   Logic: 0.920ns(24.764%), Route: 2.795ns(75.236%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339      23.044         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.319      23.363 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300      23.663         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      23.663 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.229      24.892         ntclkbufg_2      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.793      25.685                          
 clock uncertainty                                      -0.150      25.535                          

 Setup time                                             -1.194      24.341                          

 Data required time                                                 24.341                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.341                          
 Data arrival time                                                   9.394                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.947                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_lock_d[0]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_lock_d[1]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.213  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.728
  Launch Clock Delay      :  4.892
  Clock Pessimism Removal :  -0.623
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339       3.044         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.319       3.363 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       3.663         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       3.663 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.229       4.892         ntclkbufg_2      
 CLMA_38_120/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_lock_d[0]/opit_0_inv/CLK

 CLMA_38_120/Q0                    tco                   0.185       5.077 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_lock_d[0]/opit_0_inv/Q
                                   net (fanout=1)        0.227       5.304         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_lock_d [0]
 CLMA_30_129/AD                                                            f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_lock_d[1]/opit_0_inv/D

 Data arrival time                                                   5.304         Logic Levels: 0  
                                                                                   Logic: 0.185ns(44.903%), Route: 0.227ns(55.097%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374       3.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.286 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.442       5.728         ntclkbufg_2      
 CLMA_30_129/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_lock_d[1]/opit_0_inv/CLK
 clock pessimism                                        -0.623       5.105                          
 clock uncertainty                                       0.000       5.105                          

 Hold time                                               0.027       5.132                          

 Data required time                                                  5.132                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.132                          
 Data arrival time                                                   5.304                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.172                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_req_rst_ctrl/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_req_rst_ctrl_d[0]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.728
  Launch Clock Delay      :  4.894
  Clock Pessimism Removal :  -0.833
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339       3.044         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.319       3.363 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       3.663         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       3.663 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.231       4.894         ntclkbufg_2      
 CLMA_30_128/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_req_rst_ctrl/opit_0_inv/CLK

 CLMA_30_128/Q0                    tco                   0.185       5.079 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_req_rst_ctrl/opit_0_inv/Q
                                   net (fanout=1)        0.129       5.208         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req_rst_ctrl
 CLMA_30_128/AD                                                            f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_req_rst_ctrl_d[0]/opit_0_inv/D

 Data arrival time                                                   5.208         Logic Levels: 0  
                                                                                   Logic: 0.185ns(58.917%), Route: 0.129ns(41.083%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374       3.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.286 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.442       5.728         ntclkbufg_2      
 CLMA_30_128/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_req_rst_ctrl_d[0]/opit_0_inv/CLK
 clock pessimism                                        -0.833       4.895                          
 clock uncertainty                                       0.000       4.895                          

 Hold time                                               0.027       4.922                          

 Data required time                                                  4.922                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.922                          
 Data arrival time                                                   5.208                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.286                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/pll_lock_d[0]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/pll_lock_d[1]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.728
  Launch Clock Delay      :  4.894
  Clock Pessimism Removal :  -0.833
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339       3.044         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.319       3.363 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       3.663         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       3.663 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.231       4.894         ntclkbufg_2      
 CLMA_30_129/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/pll_lock_d[0]/opit_0_inv/CLK

 CLMA_30_129/Q2                    tco                   0.186       5.080 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/pll_lock_d[0]/opit_0_inv/Q
                                   net (fanout=1)        0.130       5.210         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/pll_lock_d [0]
 CLMA_30_129/M0                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/pll_lock_d[1]/opit_0_inv/D

 Data arrival time                                                   5.210         Logic Levels: 0  
                                                                                   Logic: 0.186ns(58.861%), Route: 0.130ns(41.139%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374       3.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.286 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.442       5.728         ntclkbufg_2      
 CLMA_30_129/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/pll_lock_d[1]/opit_0_inv/CLK
 clock pessimism                                        -0.833       4.895                          
 clock uncertainty                                       0.000       4.895                          

 Hold time                                              -0.002       4.893                          

 Data required time                                                  4.893                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.893                          
 Data arrival time                                                   5.210                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.317                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d1/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.806  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.871
  Launch Clock Delay      :  4.581
  Clock Pessimism Removal :  0.516
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859      15.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045      15.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984      16.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      16.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579      18.560         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.386      18.946 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.401      19.347         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.234      19.581 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      19.581         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      19.581 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      19.581         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[4]   tco                   1.235      20.816 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_REQ
                                   net (fanout=1)        1.529      22.345         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_rst_req
 CLMA_26_92/CD                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d1/opit_0_inv/D

 Data arrival time                                                  22.345         Logic Levels: 0  
                                                                                   Logic: 1.235ns(44.682%), Route: 1.529ns(55.318%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339      23.044         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.319      23.363 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300      23.663         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      23.663 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.208      24.871         ntclkbufg_2      
 CLMA_26_92/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d1/opit_0_inv/CLK
 clock pessimism                                         0.516      25.387                          
 clock uncertainty                                      -0.150      25.237                          

 Setup time                                              0.001      25.238                          

 Data required time                                                 25.238                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.238                          
 Data arrival time                                                  22.345                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.893                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.802  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.867
  Launch Clock Delay      :  4.581
  Clock Pessimism Removal :  0.516
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859      15.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045      15.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984      16.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      16.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579      18.560         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.386      18.946 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.401      19.347         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.234      19.581 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      19.581         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      19.581 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      19.581         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.235      20.816 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.342      22.158         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMS_26_89/B4                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  22.158         Logic Levels: 0  
                                                                                   Logic: 1.235ns(47.924%), Route: 1.342ns(52.076%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339      23.044         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.319      23.363 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300      23.663         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      23.663 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.204      24.867         ntclkbufg_2      
 CLMS_26_89/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.516      25.383                          
 clock uncertainty                                      -0.150      25.233                          

 Setup time                                             -0.080      25.153                          

 Data required time                                                 25.153                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.153                          
 Data arrival time                                                  22.158                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.995                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.802  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.867
  Launch Clock Delay      :  4.581
  Clock Pessimism Removal :  0.516
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859      15.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045      15.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984      16.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      16.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579      18.560         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.386      18.946 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.401      19.347         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.234      19.581 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      19.581         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      19.581 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      19.581         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.235      20.816 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.342      22.158         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_88/D4                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  22.158         Logic Levels: 0  
                                                                                   Logic: 1.235ns(47.924%), Route: 1.342ns(52.076%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339      23.044         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.319      23.363 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300      23.663         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      23.663 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.204      24.867         ntclkbufg_2      
 CLMA_26_88/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.516      25.383                          
 clock uncertainty                                      -0.150      25.233                          

 Setup time                                             -0.079      25.154                          

 Data required time                                                 25.154                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.154                          
 Data arrival time                                                  22.158                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.996                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.269  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.700
  Launch Clock Delay      :  3.915
  Clock Pessimism Removal :  -0.516
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339      23.044         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.329      23.373 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.342      23.715         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.200      23.915 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      23.915         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      23.915 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      23.915         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   0.967      24.882 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.328      25.210         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_88/Y2                     td                    0.116      25.326 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N99_4/gateop_perm/Z
                                   net (fanout=4)        0.137      25.463         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N99
 CLMS_26_89/CE                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  25.463         Logic Levels: 1  
                                                                                   Logic: 1.083ns(69.961%), Route: 0.465ns(30.039%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859      20.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045      20.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984      21.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      21.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579      23.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374      23.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352      24.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      24.286 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.414      25.700         ntclkbufg_2      
 CLMS_26_89/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.516      25.184                          
 clock uncertainty                                       0.150      25.334                          

 Hold time                                              -0.154      25.180                          

 Data required time                                                 25.180                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.180                          
 Data arrival time                                                  25.463                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.283                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.269  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.700
  Launch Clock Delay      :  3.915
  Clock Pessimism Removal :  -0.516
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339      23.044         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.329      23.373 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.342      23.715         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.200      23.915 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      23.915         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      23.915 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      23.915         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   0.967      24.882 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.328      25.210         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_88/Y2                     td                    0.116      25.326 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N99_4/gateop_perm/Z
                                   net (fanout=4)        0.137      25.463         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N99
 CLMA_26_88/CE                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  25.463         Logic Levels: 1  
                                                                                   Logic: 1.083ns(69.961%), Route: 0.465ns(30.039%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859      20.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045      20.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984      21.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      21.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579      23.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374      23.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352      24.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      24.286 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.414      25.700         ntclkbufg_2      
 CLMA_26_88/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.516      25.184                          
 clock uncertainty                                       0.150      25.334                          

 Hold time                                              -0.154      25.180                          

 Data required time                                                 25.180                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.180                          
 Data arrival time                                                  25.463                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.283                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_2/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.269  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.700
  Launch Clock Delay      :  3.915
  Clock Pessimism Removal :  -0.516
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339      23.044         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.329      23.373 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.342      23.715         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.200      23.915 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      23.915         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      23.915 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      23.915         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   0.967      24.882 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.328      25.210         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_88/Y2                     td                    0.116      25.326 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N99_4/gateop_perm/Z
                                   net (fanout=4)        0.137      25.463         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N99
 CLMA_26_88/CE                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_2/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  25.463         Logic Levels: 1  
                                                                                   Logic: 1.083ns(69.961%), Route: 0.465ns(30.039%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859      20.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045      20.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984      21.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      21.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579      23.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374      23.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352      24.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      24.286 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.414      25.700         ntclkbufg_2      
 CLMA_26_88/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_2/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.516      25.184                          
 clock uncertainty                                       0.150      25.334                          

 Hold time                                              -0.154      25.180                          

 Data required time                                                 25.180                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.180                          
 Data arrival time                                                  25.463                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.283                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.972
  Launch Clock Delay      :  4.638
  Clock Pessimism Removal :  0.666
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.386       3.946 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.401       4.347         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.234       4.581 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.057       4.638         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.418       5.056 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       5.056         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   5.056         Logic Levels: 0  
                                                                                   Logic: 0.418ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       3.327 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.327         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       3.365 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       4.205         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       4.205 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339       5.544         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.329       5.873 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.342       6.215         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.200       6.415 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.057       6.472         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.666       7.138                          
 clock uncertainty                                      -0.150       6.988                          

 Setup time                                             -0.062       6.926                          

 Data required time                                                  6.926                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.926                          
 Data arrival time                                                   5.056                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.870                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.972
  Launch Clock Delay      :  4.638
  Clock Pessimism Removal :  0.666
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.386       3.946 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.401       4.347         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.234       4.581 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.057       4.638         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.418       5.056 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       5.056         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   5.056         Logic Levels: 0  
                                                                                   Logic: 0.418ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       3.327 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.327         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       3.365 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       4.205         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       4.205 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339       5.544         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.329       5.873 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.342       6.215         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.200       6.415 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.057       6.472         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.666       7.138                          
 clock uncertainty                                      -0.150       6.988                          

 Setup time                                             -0.062       6.926                          

 Data required time                                                  6.926                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.926                          
 Data arrival time                                                   5.056                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.870                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.972
  Launch Clock Delay      :  4.638
  Clock Pessimism Removal :  0.666
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.386       3.946 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.401       4.347         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.234       4.581 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.057       4.638         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.418       5.056 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       5.056         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   5.056         Logic Levels: 0  
                                                                                   Logic: 0.418ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       3.327 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.327         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       3.365 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       4.205         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       4.205 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339       5.544         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.329       5.873 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.342       6.215         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.200       6.415 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.057       6.472         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.666       7.138                          
 clock uncertainty                                      -0.150       6.988                          

 Setup time                                             -0.062       6.926                          

 Data required time                                                  6.926                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.926                          
 Data arrival time                                                   5.056                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.870                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.658
  Launch Clock Delay      :  3.962
  Clock Pessimism Removal :  -0.666
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339       3.044         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.329       3.373 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.342       3.715         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.200       3.915 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.047       3.962         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.339       4.301 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.301         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.301         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.386       3.946 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.401       4.347         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.234       4.581 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.077       4.658         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.666       3.992                          
 clock uncertainty                                       0.000       3.992                          

 Hold time                                              -0.034       3.958                          

 Data required time                                                  3.958                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.958                          
 Data arrival time                                                   4.301                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.658
  Launch Clock Delay      :  3.962
  Clock Pessimism Removal :  -0.666
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339       3.044         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.329       3.373 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.342       3.715         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.200       3.915 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.047       3.962         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.339       4.301 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.301         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.301         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.386       3.946 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.401       4.347         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.234       4.581 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.077       4.658         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.666       3.992                          
 clock uncertainty                                       0.000       3.992                          

 Hold time                                              -0.034       3.958                          

 Data required time                                                  3.958                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.958                          
 Data arrival time                                                   4.301                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.658
  Launch Clock Delay      :  3.962
  Clock Pessimism Removal :  -0.666
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339       3.044         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.329       3.373 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.342       3.715         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.200       3.915 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.047       3.962         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.339       4.301 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.301         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.301         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.386       3.946 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.401       4.347         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.234       4.581 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.077       4.658         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.666       3.992                          
 clock uncertainty                                       0.000       3.992                          

 Hold time                                              -0.034       3.958                          

 Data required time                                                  3.958                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.958                          
 Data arrival time                                                   4.301                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training_d/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.278  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.915
  Launch Clock Delay      :  5.709
  Clock Pessimism Removal :  0.516
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374       3.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.286 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.423       5.709         ntclkbufg_2      
 CLMA_26_96/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training_d/opit_0_inv/CLK

 CLMA_26_96/Y2                     tco                   0.282       5.991 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training_d/opit_0_inv/Q
                                   net (fanout=1)        0.341       6.332         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training_d
 CLMA_26_92/Y1                     td                    0.129       6.461 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/N20/gateop_perm/Z
                                   net (fanout=1)        0.454       6.915         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_rst_ack
 HMEMC_16_1/SRB_IOL22_TX_DATA[0]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK

 Data arrival time                                                   6.915         Logic Levels: 1  
                                                                                   Logic: 0.411ns(34.080%), Route: 0.795ns(65.920%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       5.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       5.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       6.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       6.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339       8.044         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.329       8.373 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.342       8.715         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.200       8.915 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       8.915         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       8.915 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       8.915         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.516       9.431                          
 clock uncertainty                                      -0.150       9.281                          

 Setup time                                             -0.049       9.232                          

 Data required time                                                  9.232                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.232                          
 Data arrival time                                                   6.915                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.317                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.282  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.915
  Launch Clock Delay      :  5.713
  Clock Pessimism Removal :  0.516
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374       3.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.286 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.427       5.713         ntclkbufg_2      
 CLMS_26_101/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/CLK

 CLMS_26_101/Q1                    tco                   0.200       5.913 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/Q
                                   net (fanout=1)        0.454       6.367         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0]
 HMEMC_16_1/SRB_IOL22_TX_DATA[7]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]

 Data arrival time                                                   6.367         Logic Levels: 0  
                                                                                   Logic: 0.200ns(30.581%), Route: 0.454ns(69.419%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       5.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       5.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       6.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       6.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339       8.044         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.329       8.373 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.342       8.715         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.200       8.915 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       8.915         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       8.915 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       8.915         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.516       9.431                          
 clock uncertainty                                      -0.150       9.281                          

 Setup time                                             -0.563       8.718                          

 Data required time                                                  8.718                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.718                          
 Data arrival time                                                   6.367                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.351                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.282  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.915
  Launch Clock Delay      :  5.713
  Clock Pessimism Removal :  0.516
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374       3.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.286 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.427       5.713         ntclkbufg_2      
 CLMS_26_101/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_101/Q0                    tco                   0.200       5.913 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.464       6.377         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [1]
 HMEMC_16_1/SRB_IOL22_TX_DATA[6]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]

 Data arrival time                                                   6.377         Logic Levels: 0  
                                                                                   Logic: 0.200ns(30.120%), Route: 0.464ns(69.880%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       5.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       5.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       6.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       6.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339       8.044         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.329       8.373 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.342       8.715         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.200       8.915 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       8.915         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       8.915 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       8.915         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.516       9.431                          
 clock uncertainty                                      -0.150       9.281                          

 Setup time                                             -0.518       8.763                          

 Data required time                                                  8.763                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.763                          
 Data arrival time                                                   6.377                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.386                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_H
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.810  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.581
  Launch Clock Delay      :  4.875
  Clock Pessimism Removal :  -0.516
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339       3.044         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.319       3.363 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       3.663         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       3.663 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.212       4.875         ntclkbufg_2      
 CLMS_26_97/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/CLK

 CLMS_26_97/Q1                     tco                   0.186       5.061 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.416       5.477         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_dir_h
 HMEMC_16_1/SRB_IOL23_LRS                                                  r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_H

 Data arrival time                                                   5.477         Logic Levels: 0  
                                                                                   Logic: 0.186ns(30.897%), Route: 0.416ns(69.103%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.386       3.946 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.401       4.347         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.234       4.581 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       4.581         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       4.581 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       4.581         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.516       4.065                          
 clock uncertainty                                       0.150       4.215                          

 Hold time                                               0.506       4.721                          

 Data required time                                                  4.721                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.721                          
 Data arrival time                                                   5.477                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.756                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_H[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.810  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.581
  Launch Clock Delay      :  4.875
  Clock Pessimism Removal :  -0.516
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339       3.044         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.319       3.363 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       3.663         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       3.663 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.212       4.875         ntclkbufg_2      
 CLMS_26_97/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_97/Q0                     tco                   0.185       5.060 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.429       5.489         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_h [0]
 HMEMC_16_1/SRB_IOL23_IODLY_CTRL[0]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_H[0]

 Data arrival time                                                   5.489         Logic Levels: 0  
                                                                                   Logic: 0.185ns(30.130%), Route: 0.429ns(69.870%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.386       3.946 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.401       4.347         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.234       4.581 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       4.581         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       4.581 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       4.581         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.516       4.065                          
 clock uncertainty                                       0.150       4.215                          

 Hold time                                               0.506       4.721                          

 Data required time                                                  4.721                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.721                          
 Data arrival time                                                   5.489                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.768                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_L[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.815  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.581
  Launch Clock Delay      :  4.880
  Clock Pessimism Removal :  -0.516
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339       3.044         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.319       3.363 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       3.663         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       3.663 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.217       4.880         ntclkbufg_2      
 CLMA_26_100/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_26_100/Q1                    tco                   0.186       5.066 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.422       5.488         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_l [0]
 HMEMC_16_1/SRB_IOL23_CE                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_L[0]

 Data arrival time                                                   5.488         Logic Levels: 0  
                                                                                   Logic: 0.186ns(30.592%), Route: 0.422ns(69.408%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.386       3.946 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.401       4.347         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.234       4.581 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       4.581         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       4.581 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       4.581         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.516       4.065                          
 clock uncertainty                                       0.150       4.215                          

 Hold time                                               0.503       4.718                          

 Data required time                                                  4.718                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.718                          
 Data arrival time                                                   5.488                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.770                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.057  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.534
  Launch Clock Delay      :  2.942
  Clock Pessimism Removal :  0.351
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.536       1.536         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000       1.536 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.406       2.942         ntclkbufg_1      
 CLMS_38_301/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_38_301/Q0                    tco                   0.200       3.142 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.576       3.718         u_CORES/u_jtag_hub/data_ctrl
 CLMA_42_281/C1                                                            r       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   3.718         Logic Levels: 0  
                                                                                   Logic: 0.200ns(25.773%), Route: 0.576ns(74.227%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.335      26.335         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000      26.335 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.199      27.534         ntclkbufg_1      
 CLMA_42_281/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.351      27.885                          
 clock uncertainty                                      -0.050      27.835                          

 Setup time                                             -0.135      27.700                          

 Data required time                                                 27.700                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.700                          
 Data arrival time                                                   3.718                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.982                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.539
  Launch Clock Delay      :  2.942
  Clock Pessimism Removal :  0.351
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.536       1.536         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000       1.536 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.406       2.942         ntclkbufg_1      
 CLMS_38_301/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_38_301/Q0                    tco                   0.200       3.142 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.577       3.719         u_CORES/u_jtag_hub/data_ctrl
 CLMA_50_280/C1                                                            r       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   3.719         Logic Levels: 0  
                                                                                   Logic: 0.200ns(25.740%), Route: 0.577ns(74.260%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.335      26.335         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000      26.335 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.204      27.539         ntclkbufg_1      
 CLMA_50_280/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.351      27.890                          
 clock uncertainty                                      -0.050      27.840                          

 Setup time                                             -0.135      27.705                          

 Data required time                                                 27.705                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.705                          
 Data arrival time                                                   3.719                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.986                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.539
  Launch Clock Delay      :  2.942
  Clock Pessimism Removal :  0.351
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.536       1.536         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000       1.536 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.406       2.942         ntclkbufg_1      
 CLMS_38_301/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_38_301/Q0                    tco                   0.200       3.142 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.577       3.719         u_CORES/u_jtag_hub/data_ctrl
 CLMA_50_280/B1                                                            r       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   3.719         Logic Levels: 0  
                                                                                   Logic: 0.200ns(25.740%), Route: 0.577ns(74.260%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.335      26.335         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000      26.335 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.204      27.539         ntclkbufg_1      
 CLMA_50_280/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.351      27.890                          
 clock uncertainty                                      -0.050      27.840                          

 Setup time                                             -0.128      27.712                          

 Data required time                                                 27.712                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.712                          
 Data arrival time                                                   3.719                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.993                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[22]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[21]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.194  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.995
  Launch Clock Delay      :  2.580
  Clock Pessimism Removal :  -0.221
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.315       1.315         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000       1.315 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.265       2.580         ntclkbufg_1      
 CLMS_66_249/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[22]/opit_0_inv_L5Q_perm/CLK

 CLMS_66_249/Q3                    tco                   0.185       2.765 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[22]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.238       3.003         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [22]
 CLMA_70_244/C4                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[21]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.003         Logic Levels: 0  
                                                                                   Logic: 0.185ns(43.735%), Route: 0.238ns(56.265%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.536       1.536         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000       1.536 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.459       2.995         ntclkbufg_1      
 CLMA_70_244/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[21]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.221       2.774                          
 clock uncertainty                                       0.000       2.774                          

 Hold time                                              -0.044       2.730                          

 Data required time                                                  2.730                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.730                          
 Data arrival time                                                   3.003                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.273                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[14]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[13]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.232  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.022
  Launch Clock Delay      :  2.569
  Clock Pessimism Removal :  -0.221
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.315       1.315         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000       1.315 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.254       2.569         ntclkbufg_1      
 CLMA_82_244/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[14]/opit_0_inv_L5Q_perm/CLK

 CLMA_82_244/Q1                    tco                   0.185       2.754 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[14]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.239       2.993         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [14]
 CLMA_82_253/A1                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[13]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   2.993         Logic Levels: 0  
                                                                                   Logic: 0.185ns(43.632%), Route: 0.239ns(56.368%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.536       1.536         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000       1.536 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.486       3.022         ntclkbufg_1      
 CLMA_82_253/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[13]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.221       2.801                          
 clock uncertainty                                       0.000       2.801                          

 Hold time                                              -0.089       2.712                          

 Data required time                                                  2.712                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.712                          
 Data arrival time                                                   2.993                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.281                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[55]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[54]/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.198  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.985
  Launch Clock Delay      :  2.566
  Clock Pessimism Removal :  -0.221
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.315       1.315         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000       1.315 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.251       2.566         ntclkbufg_1      
 CLMA_54_252/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[55]/opit_0_inv_L5Q_perm/CLK

 CLMA_54_252/Q3                    tco                   0.186       2.752 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[55]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.266       3.018         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [55]
 CLMA_58_245/D0                                                            r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[54]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   3.018         Logic Levels: 0  
                                                                                   Logic: 0.186ns(41.150%), Route: 0.266ns(58.850%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.536       1.536         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000       1.536 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.449       2.985         ntclkbufg_1      
 CLMA_58_245/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[54]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.221       2.764                          
 clock uncertainty                                       0.000       2.764                          

 Hold time                                              -0.056       2.708                          

 Data required time                                                  2.708                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.708                          
 Data arrival time                                                   3.018                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.310                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[11]/opit_0_inv_A2Q21/Cin
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.454  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.578
  Launch Clock Delay      :  3.032
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.596      26.596         u_CORES/capt_o   
 USCM_74_111/CLK_USCM              td                    0.000      26.596 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.436      28.032         ntclkbufg_0      
 CLMA_50_277/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_50_277/Q1                    tco                   0.200      28.232 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=6)        0.464      28.696         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMS_54_273/Y0                    td                    0.125      28.821 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115_1_1_0/gateop_perm[22:20]/Z
                                   net (fanout=4)        0.457      29.278         u_CORES/u_debug_core_0/_N1554
 CLMS_54_281/Y3                    td                    0.129      29.407 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115_1_2_1_0_0_0/gateop_perm[22:20]/Z
                                   net (fanout=6)        0.532      29.939         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_70_272/Y0                    td                    0.125      30.064 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N50_8/gateop_perm/Z
                                   net (fanout=12)       0.749      30.813         u_CORES/u_debug_core_0/u_rd_addr_gen/N50
                                                         0.297      31.110 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[1]/opit_0_inv_A2Q21/Cout
                                                         0.000      31.110         u_CORES/u_debug_core_0/u_rd_addr_gen/_N32
 CLMS_86_249/COUT                  td                    0.080      31.190 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      31.190         u_CORES/u_debug_core_0/u_rd_addr_gen/_N34
                                                         0.055      31.245 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[5]/opit_0_inv_A2Q21/Cout
                                                         0.000      31.245         u_CORES/u_debug_core_0/u_rd_addr_gen/_N36
 CLMS_86_253/COUT                  td                    0.080      31.325 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      31.325         u_CORES/u_debug_core_0/u_rd_addr_gen/_N38
                                                         0.055      31.380 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[9]/opit_0_inv_A2Q21/Cout
                                                         0.000      31.380         u_CORES/u_debug_core_0/u_rd_addr_gen/_N40
                                                                           f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[11]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  31.380         Logic Levels: 5  
                                                                                   Logic: 1.146ns(34.229%), Route: 2.202ns(65.771%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.315      51.315         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000      51.315 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.263      52.578         ntclkbufg_1      
 CLMS_86_257/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[11]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000      52.578                          
 clock uncertainty                                      -0.050      52.528                          

 Setup time                                             -0.105      52.423                          

 Data required time                                                 52.423                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.423                          
 Data arrival time                                                  31.380                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.043                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[9]/opit_0_inv_A2Q21/Cin
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.454  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.578
  Launch Clock Delay      :  3.032
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.596      26.596         u_CORES/capt_o   
 USCM_74_111/CLK_USCM              td                    0.000      26.596 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.436      28.032         ntclkbufg_0      
 CLMA_50_277/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_50_277/Q1                    tco                   0.200      28.232 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=6)        0.464      28.696         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMS_54_273/Y0                    td                    0.125      28.821 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115_1_1_0/gateop_perm[22:20]/Z
                                   net (fanout=4)        0.457      29.278         u_CORES/u_debug_core_0/_N1554
 CLMS_54_281/Y3                    td                    0.129      29.407 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115_1_2_1_0_0_0/gateop_perm[22:20]/Z
                                   net (fanout=6)        0.532      29.939         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_70_272/Y0                    td                    0.125      30.064 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N50_8/gateop_perm/Z
                                   net (fanout=12)       0.749      30.813         u_CORES/u_debug_core_0/u_rd_addr_gen/N50
                                                         0.297      31.110 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[1]/opit_0_inv_A2Q21/Cout
                                                         0.000      31.110         u_CORES/u_debug_core_0/u_rd_addr_gen/_N32
 CLMS_86_249/COUT                  td                    0.080      31.190 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      31.190         u_CORES/u_debug_core_0/u_rd_addr_gen/_N34
                                                         0.055      31.245 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[5]/opit_0_inv_A2Q21/Cout
                                                         0.000      31.245         u_CORES/u_debug_core_0/u_rd_addr_gen/_N36
 CLMS_86_253/COUT                  td                    0.080      31.325 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      31.325         u_CORES/u_debug_core_0/u_rd_addr_gen/_N38
 CLMS_86_257/CIN                                                           f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[9]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  31.325         Logic Levels: 5  
                                                                                   Logic: 1.091ns(33.131%), Route: 2.202ns(66.869%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.315      51.315         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000      51.315 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.263      52.578         ntclkbufg_1      
 CLMS_86_257/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[9]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000      52.578                          
 clock uncertainty                                      -0.050      52.528                          

 Setup time                                             -0.105      52.423                          

 Data required time                                                 52.423                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.423                          
 Data arrival time                                                  31.325                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.098                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[7]/opit_0_inv_A2Q21/Cin
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.582
  Launch Clock Delay      :  3.032
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.596      26.596         u_CORES/capt_o   
 USCM_74_111/CLK_USCM              td                    0.000      26.596 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.436      28.032         ntclkbufg_0      
 CLMA_50_277/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_50_277/Q1                    tco                   0.200      28.232 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=6)        0.464      28.696         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMS_54_273/Y0                    td                    0.125      28.821 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115_1_1_0/gateop_perm[22:20]/Z
                                   net (fanout=4)        0.457      29.278         u_CORES/u_debug_core_0/_N1554
 CLMS_54_281/Y3                    td                    0.129      29.407 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115_1_2_1_0_0_0/gateop_perm[22:20]/Z
                                   net (fanout=6)        0.532      29.939         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_70_272/Y0                    td                    0.125      30.064 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N50_8/gateop_perm/Z
                                   net (fanout=12)       0.749      30.813         u_CORES/u_debug_core_0/u_rd_addr_gen/N50
                                                         0.297      31.110 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[1]/opit_0_inv_A2Q21/Cout
                                                         0.000      31.110         u_CORES/u_debug_core_0/u_rd_addr_gen/_N32
 CLMS_86_249/COUT                  td                    0.080      31.190 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      31.190         u_CORES/u_debug_core_0/u_rd_addr_gen/_N34
                                                         0.055      31.245 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[5]/opit_0_inv_A2Q21/Cout
                                                         0.000      31.245         u_CORES/u_debug_core_0/u_rd_addr_gen/_N36
                                                                           f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[7]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  31.245         Logic Levels: 4  
                                                                                   Logic: 1.011ns(31.466%), Route: 2.202ns(68.534%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.315      51.315         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000      51.315 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.267      52.582         ntclkbufg_1      
 CLMS_86_253/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000      52.582                          
 clock uncertainty                                      -0.050      52.532                          

 Setup time                                             -0.105      52.427                          

 Data required time                                                 52.427                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.427                          
 Data arrival time                                                  31.245                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.182                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.362  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.975
  Launch Clock Delay      :  2.613
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.383      26.383         u_CORES/capt_o   
 USCM_74_111/CLK_USCM              td                    0.000      26.383 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.230      27.613         ntclkbufg_0      
 CLMA_54_272/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK

 CLMA_54_272/Q1                    tco                   0.186      27.799 r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=11)       0.241      28.040         u_CORES/u_debug_core_0/conf_sel_o
 CLMA_54_276/M1                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1/opit_0_inv/D

 Data arrival time                                                  28.040         Logic Levels: 0  
                                                                                   Logic: 0.186ns(43.560%), Route: 0.241ns(56.440%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.536       1.536         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000       1.536 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.439       2.975         ntclkbufg_1      
 CLMA_54_276/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1/opit_0_inv/CLK
 clock pessimism                                         0.000       2.975                          
 clock uncertainty                                       0.050       3.025                          

 Hold time                                              -0.002       3.023                          

 Data required time                                                  3.023                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.023                          
 Data arrival time                                                  28.040                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        25.017                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.379  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.984
  Launch Clock Delay      :  2.605
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.383      26.383         u_CORES/capt_o   
 USCM_74_111/CLK_USCM              td                    0.000      26.383 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.222      27.605         ntclkbufg_0      
 CLMA_50_277/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMA_50_277/Q0                    tco                   0.185      27.790 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=6)        0.335      28.125         u_CORES/u_debug_core_0/conf_id_o [3]
 CLMA_54_268/CD                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/D

 Data arrival time                                                  28.125         Logic Levels: 0  
                                                                                   Logic: 0.185ns(35.577%), Route: 0.335ns(64.423%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.536       1.536         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000       1.536 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.448       2.984         ntclkbufg_1      
 CLMA_54_268/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/CLK
 clock pessimism                                         0.000       2.984                          
 clock uncertainty                                       0.050       3.034                          

 Hold time                                               0.026       3.060                          

 Data required time                                                  3.060                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.060                          
 Data arrival time                                                  28.125                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        25.065                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.376  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.981
  Launch Clock Delay      :  2.605
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.383      26.383         u_CORES/capt_o   
 USCM_74_111/CLK_USCM              td                    0.000      26.383 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.222      27.605         ntclkbufg_0      
 CLMA_50_277/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_50_277/Q2                    tco                   0.186      27.791 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=12)       0.321      28.112         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMA_50_269/M0                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/D

 Data arrival time                                                  28.112         Logic Levels: 0  
                                                                                   Logic: 0.186ns(36.686%), Route: 0.321ns(63.314%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.536       1.536         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000       1.536 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.445       2.981         ntclkbufg_1      
 CLMA_50_269/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/CLK
 clock pessimism                                         0.000       2.981                          
 clock uncertainty                                       0.050       3.031                          

 Hold time                                              -0.002       3.029                          

 Data required time                                                  3.029                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.029                          
 Data arrival time                                                  28.112                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        25.083                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.338  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.605
  Launch Clock Delay      :  2.943
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.553      76.553         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000      76.553 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.390      77.943         ntclkbufg_1      
 CLMA_42_281/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_42_281/Q0                    tco                   0.183      78.126 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        1.698      79.824         u_CORES/conf_sel [0]
 CLMA_50_277/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  79.824         Logic Levels: 0  
                                                                                   Logic: 0.183ns(9.729%), Route: 1.698ns(90.271%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.383     126.383         u_CORES/capt_o   
 USCM_74_111/CLK_USCM              td                    0.000     126.383 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.222     127.605         ntclkbufg_0      
 CLMA_50_277/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.605                          
 clock uncertainty                                      -0.050     127.555                          

 Setup time                                             -0.203     127.352                          

 Data required time                                                127.352                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.352                          
 Data arrival time                                                  79.824                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.528                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.338  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.605
  Launch Clock Delay      :  2.943
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.553      76.553         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000      76.553 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.390      77.943         ntclkbufg_1      
 CLMA_42_281/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_42_281/Q0                    tco                   0.183      78.126 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        1.698      79.824         u_CORES/conf_sel [0]
 CLMA_50_277/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  79.824         Logic Levels: 0  
                                                                                   Logic: 0.183ns(9.729%), Route: 1.698ns(90.271%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.383     126.383         u_CORES/capt_o   
 USCM_74_111/CLK_USCM              td                    0.000     126.383 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.222     127.605         ntclkbufg_0      
 CLMA_50_277/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.605                          
 clock uncertainty                                      -0.050     127.555                          

 Setup time                                             -0.203     127.352                          

 Data required time                                                127.352                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.352                          
 Data arrival time                                                  79.824                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.528                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.338  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.605
  Launch Clock Delay      :  2.943
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.553      76.553         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000      76.553 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.390      77.943         ntclkbufg_1      
 CLMA_42_281/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_42_281/Q0                    tco                   0.183      78.126 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        1.698      79.824         u_CORES/conf_sel [0]
 CLMA_50_277/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  79.824         Logic Levels: 0  
                                                                                   Logic: 0.183ns(9.729%), Route: 1.698ns(90.271%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.383     126.383         u_CORES/capt_o   
 USCM_74_111/CLK_USCM              td                    0.000     126.383 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.222     127.605         ntclkbufg_0      
 CLMA_50_277/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.605                          
 clock uncertainty                                      -0.050     127.555                          

 Setup time                                             -0.203     127.352                          

 Data required time                                                127.352                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.352                          
 Data arrival time                                                  79.824                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.528                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.498  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.032
  Launch Clock Delay      :  2.534
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.335     126.335         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000     126.335 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.199     127.534         ntclkbufg_1      
 CLMA_42_281/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_42_281/Q3                    tco                   0.173     127.707 r       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.826     128.533         u_CORES/id_o [0] 
 CLMA_50_277/M1                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D

 Data arrival time                                                 128.533         Logic Levels: 0  
                                                                                   Logic: 0.173ns(17.317%), Route: 0.826ns(82.683%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.596     126.596         u_CORES/capt_o   
 USCM_74_111/CLK_USCM              td                    0.000     126.596 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.436     128.032         ntclkbufg_0      
 CLMA_50_277/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.032                          
 clock uncertainty                                       0.050     128.082                          

 Hold time                                              -0.002     128.080                          

 Data required time                                                128.080                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.080                          
 Data arrival time                                                 128.533                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.453                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.501  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.040
  Launch Clock Delay      :  2.539
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.335     126.335         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000     126.335 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.204     127.539         ntclkbufg_1      
 CLMA_50_280/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_280/Q0                    tco                   0.173     127.712 r       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.849     128.561         u_CORES/id_o [3] 
 CLMA_54_272/M3                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/D

 Data arrival time                                                 128.561         Logic Levels: 0  
                                                                                   Logic: 0.173ns(16.928%), Route: 0.849ns(83.072%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.596     126.596         u_CORES/capt_o   
 USCM_74_111/CLK_USCM              td                    0.000     126.596 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.444     128.040         ntclkbufg_0      
 CLMA_54_272/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.040                          
 clock uncertainty                                       0.050     128.090                          

 Hold time                                              -0.002     128.088                          

 Data required time                                                128.088                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.088                          
 Data arrival time                                                 128.561                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.473                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.501  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.040
  Launch Clock Delay      :  2.539
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.335     126.335         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000     126.335 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.204     127.539         ntclkbufg_1      
 CLMA_50_280/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_280/Q2                    tco                   0.173     127.712 r       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.996     128.708         u_CORES/id_o [1] 
 CLMA_54_272/M1                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[1]/opit_0_inv/D

 Data arrival time                                                 128.708         Logic Levels: 0  
                                                                                   Logic: 0.173ns(14.799%), Route: 0.996ns(85.201%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.596     126.596         u_CORES/capt_o   
 USCM_74_111/CLK_USCM              td                    0.000     126.596 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.444     128.040         ntclkbufg_0      
 CLMA_54_272/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.040                          
 clock uncertainty                                       0.050     128.090                          

 Hold time                                              -0.002     128.088                          

 Data required time                                                128.088                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.088                          
 Data arrival time                                                 128.708                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.620                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][13]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.265  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.918
  Launch Clock Delay      :  3.459
  Clock Pessimism Removal :  0.276
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.478       3.459         sys_clk_g        
 CLMA_86_256/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_86_256/Q0                    tco                   0.198       3.657 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=267)      1.244       4.901         u_CORES/u_debug_core_0/resetn
 CLMS_54_225/RS                                                            f       u_CORES/u_debug_core_0/data_pipe[1][13]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.901         Logic Levels: 0  
                                                                                   Logic: 0.198ns(13.731%), Route: 1.244ns(86.269%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.213      22.918         sys_clk_g        
 CLMS_54_225/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[1][13]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.276      23.194                          
 clock uncertainty                                      -0.050      23.144                          

 Recovery time                                          -0.203      22.941                          

 Data required time                                                 22.941                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.941                          
 Data arrival time                                                   4.901                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.040                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][14]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.265  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.918
  Launch Clock Delay      :  3.459
  Clock Pessimism Removal :  0.276
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.478       3.459         sys_clk_g        
 CLMA_86_256/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_86_256/Q0                    tco                   0.198       3.657 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=267)      1.244       4.901         u_CORES/u_debug_core_0/resetn
 CLMS_54_225/RS                                                            f       u_CORES/u_debug_core_0/data_pipe[1][14]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.901         Logic Levels: 0  
                                                                                   Logic: 0.198ns(13.731%), Route: 1.244ns(86.269%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.213      22.918         sys_clk_g        
 CLMS_54_225/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[1][14]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.276      23.194                          
 clock uncertainty                                      -0.050      23.144                          

 Recovery time                                          -0.203      22.941                          

 Data required time                                                 22.941                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.941                          
 Data arrival time                                                   4.901                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.040                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[3][14]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.265  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.918
  Launch Clock Delay      :  3.459
  Clock Pessimism Removal :  0.276
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.478       3.459         sys_clk_g        
 CLMA_86_256/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_86_256/Q0                    tco                   0.198       3.657 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=267)      1.244       4.901         u_CORES/u_debug_core_0/resetn
 CLMS_54_225/RS                                                            f       u_CORES/u_debug_core_0/data_pipe[3][14]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.901         Logic Levels: 0  
                                                                                   Logic: 0.198ns(13.731%), Route: 1.244ns(86.269%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.213      22.918         sys_clk_g        
 CLMS_54_225/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[3][14]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.276      23.194                          
 clock uncertainty                                      -0.050      23.144                          

 Recovery time                                          -0.203      22.941                          

 Data required time                                                 22.941                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.941                          
 Data arrival time                                                   4.901                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.040                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][19]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.223  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.467
  Launch Clock Delay      :  2.968
  Clock Pessimism Removal :  -0.276
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.263       2.968         sys_clk_g        
 CLMA_86_256/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_86_256/Q0                    tco                   0.185       3.153 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=267)      0.292       3.445         u_CORES/u_debug_core_0/resetn
 CLMA_82_252/RS                                                            f       u_CORES/u_debug_core_0/TRIG0_ff[0][19]/opit_0_inv/RS

 Data arrival time                                                   3.445         Logic Levels: 0  
                                                                                   Logic: 0.185ns(38.784%), Route: 0.292ns(61.216%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.486       3.467         sys_clk_g        
 CLMA_82_252/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[0][19]/opit_0_inv/CLK
 clock pessimism                                        -0.276       3.191                          
 clock uncertainty                                       0.000       3.191                          

 Removal time                                           -0.147       3.044                          

 Data required time                                                  3.044                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.044                          
 Data arrival time                                                   3.445                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.401                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[1][18]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.223  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.467
  Launch Clock Delay      :  2.968
  Clock Pessimism Removal :  -0.276
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.263       2.968         sys_clk_g        
 CLMA_86_256/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_86_256/Q0                    tco                   0.185       3.153 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=267)      0.292       3.445         u_CORES/u_debug_core_0/resetn
 CLMA_82_252/RS                                                            f       u_CORES/u_debug_core_0/TRIG0_ff[1][18]/opit_0_inv/RS

 Data arrival time                                                   3.445         Logic Levels: 0  
                                                                                   Logic: 0.185ns(38.784%), Route: 0.292ns(61.216%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.486       3.467         sys_clk_g        
 CLMA_82_252/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[1][18]/opit_0_inv/CLK
 clock pessimism                                        -0.276       3.191                          
 clock uncertainty                                       0.000       3.191                          

 Removal time                                           -0.147       3.044                          

 Data required time                                                  3.044                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.044                          
 Data arrival time                                                   3.445                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.401                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][22]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.223  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.467
  Launch Clock Delay      :  2.968
  Clock Pessimism Removal :  -0.276
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.263       2.968         sys_clk_g        
 CLMA_86_256/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_86_256/Q0                    tco                   0.185       3.153 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=267)      0.292       3.445         u_CORES/u_debug_core_0/resetn
 CLMA_82_252/RS                                                            f       u_CORES/u_debug_core_0/data_pipe[1][22]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.445         Logic Levels: 0  
                                                                                   Logic: 0.185ns(38.784%), Route: 0.292ns(61.216%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.486       3.467         sys_clk_g        
 CLMA_82_252/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[1][22]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.276       3.191                          
 clock uncertainty                                       0.000       3.191                          

 Removal time                                           -0.147       3.044                          

 Data required time                                                  3.044                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.044                          
 Data arrival time                                                   3.445                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.401                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.374  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.879
  Launch Clock Delay      :  5.699
  Clock Pessimism Removal :  0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9140.000    9140.000 r                        
 B5                                                      0.000    9140.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859    9140.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9140.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045    9140.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984    9141.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9141.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579    9143.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376    9143.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352    9144.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9144.288 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.411    9145.699         ntclkbufg_3      
 CLMA_30_213/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_30_213/Q1                    tco                   0.198    9145.897 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=42)       0.852    9146.749         frame_read_write_m0/read_fifo_aclr
 CLMA_22_220/RS                                                            f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/RS

 Data arrival time                                                9146.749         Logic Levels: 0  
                                                                                   Logic: 0.198ns(18.857%), Route: 0.852ns(81.143%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9140.019    9140.019 r                        
 B5                                                      0.000    9140.019 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.112         sys_clk          
 IOBD_0_298/DIN                    td                    0.734    9140.846 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9140.846         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038    9140.884 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840    9141.724         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9141.724 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339    9143.063         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.319    9143.382 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300    9143.682         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9143.682 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.216    9144.898         video_clk        
 CLMA_22_220/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.446    9145.344                          
 clock uncertainty                                      -0.150    9145.194                          

 Recovery time                                          -0.203    9144.991                          

 Data required time                                               9144.991                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9144.991                          
 Data arrival time                                                9146.749                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.758                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.374  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.879
  Launch Clock Delay      :  5.699
  Clock Pessimism Removal :  0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9140.000    9140.000 r                        
 B5                                                      0.000    9140.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859    9140.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9140.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045    9140.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984    9141.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9141.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579    9143.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376    9143.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352    9144.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9144.288 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.411    9145.699         ntclkbufg_3      
 CLMA_30_213/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_30_213/Q1                    tco                   0.198    9145.897 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=42)       0.852    9146.749         frame_read_write_m0/read_fifo_aclr
 CLMA_22_220/RS                                                            f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/RS

 Data arrival time                                                9146.749         Logic Levels: 0  
                                                                                   Logic: 0.198ns(18.857%), Route: 0.852ns(81.143%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9140.019    9140.019 r                        
 B5                                                      0.000    9140.019 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.112         sys_clk          
 IOBD_0_298/DIN                    td                    0.734    9140.846 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9140.846         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038    9140.884 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840    9141.724         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9141.724 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339    9143.063         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.319    9143.382 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300    9143.682         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9143.682 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.216    9144.898         video_clk        
 CLMA_22_220/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.446    9145.344                          
 clock uncertainty                                      -0.150    9145.194                          

 Recovery time                                          -0.203    9144.991                          

 Data required time                                               9144.991                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9144.991                          
 Data arrival time                                                9146.749                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.758                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.374  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.879
  Launch Clock Delay      :  5.699
  Clock Pessimism Removal :  0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9140.000    9140.000 r                        
 B5                                                      0.000    9140.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859    9140.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9140.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045    9140.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984    9141.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9141.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579    9143.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376    9143.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352    9144.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9144.288 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.411    9145.699         ntclkbufg_3      
 CLMA_30_213/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_30_213/Q1                    tco                   0.198    9145.897 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=42)       0.852    9146.749         frame_read_write_m0/read_fifo_aclr
 CLMA_22_220/RS                                                            f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/RS

 Data arrival time                                                9146.749         Logic Levels: 0  
                                                                                   Logic: 0.198ns(18.857%), Route: 0.852ns(81.143%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9140.019    9140.019 r                        
 B5                                                      0.000    9140.019 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.112         sys_clk          
 IOBD_0_298/DIN                    td                    0.734    9140.846 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9140.846         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038    9140.884 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840    9141.724         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9141.724 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339    9143.063         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.319    9143.382 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300    9143.682         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9143.682 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.216    9144.898         video_clk        
 CLMA_22_220/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.446    9145.344                          
 clock uncertainty                                      -0.150    9145.194                          

 Recovery time                                          -0.203    9144.991                          

 Data required time                                               9144.991                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9144.991                          
 Data arrival time                                                9146.749                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.758                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.381  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.692
  Launch Clock Delay      :  4.865
  Clock Pessimism Removal :  -0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9490.000    9490.000 r                        
 B5                                                      0.000    9490.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734    9490.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9490.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038    9490.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840    9491.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9491.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339    9493.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321    9493.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300    9493.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9493.665 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.200    9494.865         ntclkbufg_3      
 CLMA_30_213/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_30_213/Q1                    tco                   0.186    9495.051 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=42)       0.340    9495.391         frame_read_write_m0/read_fifo_aclr
 CLMA_30_200/RSCO                  td                    0.086    9495.477 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/RSOUT
                                   net (fanout=3)        0.000    9495.477         ntR22            
 CLMA_30_204/RSCO                  td                    0.066    9495.543 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q/RSOUT
                                   net (fanout=3)        0.000    9495.543         ntR21            
 CLMA_30_208/RSCI                                                          r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/RS

 Data arrival time                                                9495.543         Logic Levels: 2  
                                                                                   Logic: 0.338ns(49.853%), Route: 0.340ns(50.147%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9490.005    9490.005 r                        
 B5                                                      0.000    9490.005 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.098         sys_clk          
 IOBD_0_298/DIN                    td                    0.859    9490.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9490.957         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045    9491.002 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984    9491.986         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9491.986 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579    9493.565         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.374    9493.939 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352    9494.291         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9494.291 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.406    9495.697         video_clk        
 CLMA_30_208/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.446    9495.251                          
 clock uncertainty                                       0.150    9495.401                          

 Removal time                                            0.000    9495.401                          

 Data required time                                               9495.401                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9495.401                          
 Data arrival time                                                9495.543                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.142                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.381  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.692
  Launch Clock Delay      :  4.865
  Clock Pessimism Removal :  -0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9490.000    9490.000 r                        
 B5                                                      0.000    9490.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734    9490.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9490.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038    9490.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840    9491.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9491.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339    9493.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321    9493.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300    9493.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9493.665 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.200    9494.865         ntclkbufg_3      
 CLMA_30_213/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_30_213/Q1                    tco                   0.186    9495.051 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=42)       0.340    9495.391         frame_read_write_m0/read_fifo_aclr
 CLMA_30_200/RSCO                  td                    0.086    9495.477 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/RSOUT
                                   net (fanout=3)        0.000    9495.477         ntR22            
 CLMA_30_204/RSCO                  td                    0.066    9495.543 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q/RSOUT
                                   net (fanout=3)        0.000    9495.543         ntR21            
 CLMA_30_208/RSCI                                                          r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/RS

 Data arrival time                                                9495.543         Logic Levels: 2  
                                                                                   Logic: 0.338ns(49.853%), Route: 0.340ns(50.147%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9490.005    9490.005 r                        
 B5                                                      0.000    9490.005 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.098         sys_clk          
 IOBD_0_298/DIN                    td                    0.859    9490.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9490.957         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045    9491.002 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984    9491.986         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9491.986 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579    9493.565         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.374    9493.939 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352    9494.291         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9494.291 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.406    9495.697         video_clk        
 CLMA_30_208/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.446    9495.251                          
 clock uncertainty                                       0.150    9495.401                          

 Removal time                                            0.000    9495.401                          

 Data required time                                               9495.401                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9495.401                          
 Data arrival time                                                9495.543                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.142                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[3]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.381  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.692
  Launch Clock Delay      :  4.865
  Clock Pessimism Removal :  -0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9490.000    9490.000 r                        
 B5                                                      0.000    9490.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734    9490.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9490.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038    9490.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840    9491.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9491.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339    9493.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321    9493.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300    9493.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9493.665 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.200    9494.865         ntclkbufg_3      
 CLMA_30_213/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_30_213/Q1                    tco                   0.186    9495.051 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=42)       0.340    9495.391         frame_read_write_m0/read_fifo_aclr
 CLMA_30_200/RSCO                  td                    0.086    9495.477 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/RSOUT
                                   net (fanout=3)        0.000    9495.477         ntR22            
 CLMA_30_204/RSCO                  td                    0.066    9495.543 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q/RSOUT
                                   net (fanout=3)        0.000    9495.543         ntR21            
 CLMA_30_208/RSCI                                                          r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[3]/opit_0/RS

 Data arrival time                                                9495.543         Logic Levels: 2  
                                                                                   Logic: 0.338ns(49.853%), Route: 0.340ns(50.147%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9490.005    9490.005 r                        
 B5                                                      0.000    9490.005 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.098         sys_clk          
 IOBD_0_298/DIN                    td                    0.859    9490.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9490.957         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045    9491.002 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984    9491.986         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9491.986 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579    9493.565         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.374    9493.939 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352    9494.291         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9494.291 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.406    9495.697         video_clk        
 CLMA_30_208/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[3]/opit_0/CLK
 clock pessimism                                        -0.446    9495.251                          
 clock uncertainty                                       0.150    9495.401                          

 Removal time                                            0.000    9495.401                          

 Data required time                                               9495.401                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9495.401                          
 Data arrival time                                                9495.543                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.142                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.222  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.849
  Launch Clock Delay      :  5.694
  Clock Pessimism Removal :  0.623
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376       3.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352       4.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.288 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.406       5.694         ntclkbufg_3      
 CLMA_70_73/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_70_73/Q1                     tco                   0.200       5.894 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=92)       0.812       6.706         frame_read_write_m0/write_fifo_aclr
 CLMA_94_56/RS                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/RS

 Data arrival time                                                   6.706         Logic Levels: 0  
                                                                                   Logic: 0.200ns(19.763%), Route: 0.812ns(80.237%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      10.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      10.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      11.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      11.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339      13.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321      13.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300      13.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000      13.665 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.184      14.849         ntclkbufg_3      
 CLMA_94_56/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/CLK
 clock pessimism                                         0.623      15.472                          
 clock uncertainty                                      -0.150      15.322                          

 Recovery time                                          -0.213      15.109                          

 Data required time                                                 15.109                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.109                          
 Data arrival time                                                   6.706                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.403                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[11]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.222  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.849
  Launch Clock Delay      :  5.694
  Clock Pessimism Removal :  0.623
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376       3.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352       4.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.288 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.406       5.694         ntclkbufg_3      
 CLMA_70_73/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_70_73/Q1                     tco                   0.200       5.894 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=92)       0.812       6.706         frame_read_write_m0/write_fifo_aclr
 CLMA_94_56/RS                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[11]/opit_0/RS

 Data arrival time                                                   6.706         Logic Levels: 0  
                                                                                   Logic: 0.200ns(19.763%), Route: 0.812ns(80.237%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      10.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      10.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      11.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      11.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339      13.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321      13.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300      13.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000      13.665 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.184      14.849         ntclkbufg_3      
 CLMA_94_56/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[11]/opit_0/CLK
 clock pessimism                                         0.623      15.472                          
 clock uncertainty                                      -0.150      15.322                          

 Recovery time                                          -0.213      15.109                          

 Data required time                                                 15.109                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.109                          
 Data arrival time                                                   6.706                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.403                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[12]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.222  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.849
  Launch Clock Delay      :  5.694
  Clock Pessimism Removal :  0.623
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376       3.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352       4.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.288 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.406       5.694         ntclkbufg_3      
 CLMA_70_73/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_70_73/Q1                     tco                   0.200       5.894 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=92)       0.812       6.706         frame_read_write_m0/write_fifo_aclr
 CLMA_94_56/RS                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[12]/opit_0/RS

 Data arrival time                                                   6.706         Logic Levels: 0  
                                                                                   Logic: 0.200ns(19.763%), Route: 0.812ns(80.237%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      10.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      10.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      11.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      11.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339      13.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321      13.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300      13.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000      13.665 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.184      14.849         ntclkbufg_3      
 CLMA_94_56/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[12]/opit_0/CLK
 clock pessimism                                         0.623      15.472                          
 clock uncertainty                                      -0.150      15.322                          

 Recovery time                                          -0.213      15.109                          

 Data required time                                                 15.109                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.109                          
 Data arrival time                                                   6.706                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.403                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[4]/opit_0_A2Q21/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.708
  Launch Clock Delay      :  4.865
  Clock Pessimism Removal :  -0.806
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339       3.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321       3.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300       3.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       3.665 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.200       4.865         ntclkbufg_3      
 CLMA_30_213/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_30_213/Q1                    tco                   0.186       5.051 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=42)       0.250       5.301         frame_read_write_m0/read_fifo_aclr
 CLMA_30_217/RSCO                  td                    0.086       5.387 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[2]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.387         ntR16            
 CLMA_30_221/RSCI                                                          r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[4]/opit_0_A2Q21/RS

 Data arrival time                                                   5.387         Logic Levels: 1  
                                                                                   Logic: 0.272ns(52.107%), Route: 0.250ns(47.893%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376       3.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352       4.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.288 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.420       5.708         ntclkbufg_3      
 CLMA_30_221/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[4]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.806       4.902                          
 clock uncertainty                                       0.000       4.902                          

 Removal time                                            0.000       4.902                          

 Data required time                                                  4.902                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.902                          
 Data arrival time                                                   5.387                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.485                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[6]/opit_0_A2Q21/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.708
  Launch Clock Delay      :  4.865
  Clock Pessimism Removal :  -0.806
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339       3.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321       3.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300       3.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       3.665 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.200       4.865         ntclkbufg_3      
 CLMA_30_213/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_30_213/Q1                    tco                   0.186       5.051 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=42)       0.250       5.301         frame_read_write_m0/read_fifo_aclr
 CLMA_30_217/RSCO                  td                    0.086       5.387 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[2]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.387         ntR16            
 CLMA_30_221/RSCI                                                          r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[6]/opit_0_A2Q21/RS

 Data arrival time                                                   5.387         Logic Levels: 1  
                                                                                   Logic: 0.272ns(52.107%), Route: 0.250ns(47.893%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376       3.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352       4.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.288 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.420       5.708         ntclkbufg_3      
 CLMA_30_221/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[6]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.806       4.902                          
 clock uncertainty                                       0.000       4.902                          

 Removal time                                            0.000       4.902                          

 Data required time                                                  4.902                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.902                          
 Data arrival time                                                   5.387                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.485                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.040  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.698
  Launch Clock Delay      :  4.865
  Clock Pessimism Removal :  -0.793
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339       3.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321       3.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300       3.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       3.665 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.200       4.865         ntclkbufg_3      
 CLMA_30_213/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_30_213/Q1                    tco                   0.185       5.050 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=42)       0.253       5.303         frame_read_write_m0/read_fifo_aclr
 CLMS_26_209/RS                                                            f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/RS

 Data arrival time                                                   5.303         Logic Levels: 0  
                                                                                   Logic: 0.185ns(42.237%), Route: 0.253ns(57.763%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376       3.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352       4.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.288 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.410       5.698         ntclkbufg_3      
 CLMS_26_209/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK
 clock pessimism                                        -0.793       4.905                          
 clock uncertainty                                       0.000       4.905                          

 Removal time                                           -0.147       4.758                          

 Data required time                                                  4.758                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.758                          
 Data arrival time                                                   5.303                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.545                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt[5]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.207  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.897
  Launch Clock Delay      :  5.727
  Clock Pessimism Removal :  0.623
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374       3.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.286 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.441       5.727         ntclkbufg_2      
 CLMS_26_133/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_26_133/Q2                    tco                   0.198       5.925 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=56)       1.190       7.115         u_ipsl_hmic_h_top/global_reset_n
 CLMS_26_85/RSCO                   td                    0.090       7.205 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/update_from_training/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       7.205         ntR620           
 CLMS_26_89/RSCO                   td                    0.074       7.279 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.279         ntR619           
 CLMS_26_93/RSCO                   td                    0.074       7.353 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q/RSOUT
                                   net (fanout=2)        0.000       7.353         ntR618           
 CLMS_26_97/RSCO                   td                    0.074       7.427 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.427         ntR617           
 CLMS_26_101/RSCO                  td                    0.074       7.501 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.501         ntR616           
 CLMS_26_105/RSCO                  td                    0.074       7.575 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_now[1]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       7.575         ntR615           
 CLMS_26_109/RSCO                  td                    0.074       7.649 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_req/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.649         ntR614           
 CLMS_26_113/RSCO                  td                    0.074       7.723 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.723         ntR613           
 CLMS_26_117/RSCI                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   7.723         Logic Levels: 8  
                                                                                   Logic: 0.806ns(40.381%), Route: 1.190ns(59.619%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339      23.044         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.319      23.363 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300      23.663         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      23.663 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.234      24.897         ntclkbufg_2      
 CLMS_26_117/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.623      25.520                          
 clock uncertainty                                      -0.150      25.370                          

 Recovery time                                           0.000      25.370                          

 Data required time                                                 25.370                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.370                          
 Data arrival time                                                   7.723                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.647                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt[7]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.207  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.897
  Launch Clock Delay      :  5.727
  Clock Pessimism Removal :  0.623
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374       3.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.286 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.441       5.727         ntclkbufg_2      
 CLMS_26_133/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_26_133/Q2                    tco                   0.198       5.925 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=56)       1.190       7.115         u_ipsl_hmic_h_top/global_reset_n
 CLMS_26_85/RSCO                   td                    0.090       7.205 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/update_from_training/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       7.205         ntR620           
 CLMS_26_89/RSCO                   td                    0.074       7.279 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.279         ntR619           
 CLMS_26_93/RSCO                   td                    0.074       7.353 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q/RSOUT
                                   net (fanout=2)        0.000       7.353         ntR618           
 CLMS_26_97/RSCO                   td                    0.074       7.427 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.427         ntR617           
 CLMS_26_101/RSCO                  td                    0.074       7.501 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.501         ntR616           
 CLMS_26_105/RSCO                  td                    0.074       7.575 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_now[1]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       7.575         ntR615           
 CLMS_26_109/RSCO                  td                    0.074       7.649 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_req/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.649         ntR614           
 CLMS_26_113/RSCO                  td                    0.074       7.723 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.723         ntR613           
 CLMS_26_117/RSCI                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt[7]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   7.723         Logic Levels: 8  
                                                                                   Logic: 0.806ns(40.381%), Route: 1.190ns(59.619%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339      23.044         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.319      23.363 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300      23.663         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      23.663 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.234      24.897         ntclkbufg_2      
 CLMS_26_117/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.623      25.520                          
 clock uncertainty                                      -0.150      25.370                          

 Recovery time                                           0.000      25.370                          

 Data required time                                                 25.370                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.370                          
 Data arrival time                                                   7.723                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.647                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt[1]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.211  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.893
  Launch Clock Delay      :  5.727
  Clock Pessimism Removal :  0.623
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374       3.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.286 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.441       5.727         ntclkbufg_2      
 CLMS_26_133/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_26_133/Q2                    tco                   0.198       5.925 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=56)       1.190       7.115         u_ipsl_hmic_h_top/global_reset_n
 CLMS_26_85/RSCO                   td                    0.090       7.205 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/update_from_training/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       7.205         ntR620           
 CLMS_26_89/RSCO                   td                    0.074       7.279 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.279         ntR619           
 CLMS_26_93/RSCO                   td                    0.074       7.353 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q/RSOUT
                                   net (fanout=2)        0.000       7.353         ntR618           
 CLMS_26_97/RSCO                   td                    0.074       7.427 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.427         ntR617           
 CLMS_26_101/RSCO                  td                    0.074       7.501 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.501         ntR616           
 CLMS_26_105/RSCO                  td                    0.074       7.575 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_now[1]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       7.575         ntR615           
 CLMS_26_109/RSCO                  td                    0.074       7.649 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_req/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.649         ntR614           
 CLMS_26_113/RSCI                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt[1]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   7.649         Logic Levels: 7  
                                                                                   Logic: 0.732ns(38.085%), Route: 1.190ns(61.915%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339      23.044         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.319      23.363 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300      23.663         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      23.663 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.230      24.893         ntclkbufg_2      
 CLMS_26_113/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.623      25.516                          
 clock uncertainty                                      -0.150      25.366                          

 Recovery time                                           0.000      25.366                          

 Data required time                                                 25.366                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.366                          
 Data arrival time                                                   7.649                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.717                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_ack_training/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.219  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.735
  Launch Clock Delay      :  4.893
  Clock Pessimism Removal :  -0.623
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339       3.044         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.319       3.363 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       3.663         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       3.663 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.230       4.893         ntclkbufg_2      
 CLMS_26_133/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_26_133/Q2                    tco                   0.186       5.079 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=56)       0.248       5.327         u_ipsl_hmic_h_top/global_reset_n
 CLMA_26_120/RS                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_ack_training/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.327         Logic Levels: 0  
                                                                                   Logic: 0.186ns(42.857%), Route: 0.248ns(57.143%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374       3.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.286 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.449       5.735         ntclkbufg_2      
 CLMA_26_120/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_ack_training/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.623       5.112                          
 clock uncertainty                                       0.000       5.112                          

 Removal time                                           -0.154       4.958                          

 Data required time                                                  4.958                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.958                          
 Data arrival time                                                   5.327                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.369                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_n/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.219  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.735
  Launch Clock Delay      :  4.893
  Clock Pessimism Removal :  -0.623
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339       3.044         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.319       3.363 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       3.663         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       3.663 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.230       4.893         ntclkbufg_2      
 CLMS_26_133/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_26_133/Q2                    tco                   0.186       5.079 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=56)       0.248       5.327         u_ipsl_hmic_h_top/global_reset_n
 CLMA_26_120/RS                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_n/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.327         Logic Levels: 0  
                                                                                   Logic: 0.186ns(42.857%), Route: 0.248ns(57.143%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374       3.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.286 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.449       5.735         ntclkbufg_2      
 CLMA_26_120/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_n/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.623       5.112                          
 clock uncertainty                                       0.000       5.112                          

 Removal time                                           -0.154       4.958                          

 Data required time                                                  4.958                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.958                          
 Data arrival time                                                   5.327                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.369                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_req_rst_ctrl_d[1]/opit_0_inv/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.219  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.735
  Launch Clock Delay      :  4.893
  Clock Pessimism Removal :  -0.623
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339       3.044         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.319       3.363 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       3.663         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       3.663 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.230       4.893         ntclkbufg_2      
 CLMS_26_133/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_26_133/Q2                    tco                   0.186       5.079 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=56)       0.248       5.327         u_ipsl_hmic_h_top/global_reset_n
 CLMA_26_120/RS                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_req_rst_ctrl_d[1]/opit_0_inv/RS

 Data arrival time                                                   5.327         Logic Levels: 0  
                                                                                   Logic: 0.186ns(42.857%), Route: 0.248ns(57.143%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374       3.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.286 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.449       5.735         ntclkbufg_2      
 CLMA_26_120/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_req_rst_ctrl_d[1]/opit_0_inv/CLK
 clock pessimism                                        -0.623       5.112                          
 clock uncertainty                                       0.000       5.112                          

 Removal time                                           -0.154       4.958                          

 Data required time                                                  4.958                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.958                          
 Data arrival time                                                   5.327                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.369                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : ddr_init_done (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374       3.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.286 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.411       5.697         ntclkbufg_2      
 CLMA_30_88/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_30_88/Q0                     tco                   0.198       5.895 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=5)        1.840       7.735         nt_ddr_init_done 
 IOL_151_110/DO                    td                    0.078       7.813 f       ddr_init_done_obuf/opit_1/O
                                   net (fanout=1)        0.000       7.813         ddr_init_done_obuf/ntO
 IOBD_152_110/PAD                  td                    1.886       9.699 f       ddr_init_done_obuf/opit_0/O
                                   net (fanout=1)        0.144       9.843         ddr_init_done    
 U13                                                                       f       ddr_init_done (port)

 Data arrival time                                                   9.843         Logic Levels: 2  
                                                                                   Logic: 2.162ns(52.147%), Route: 1.984ns(47.853%)
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : ddrphy_rst_done (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374       3.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.286 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.446       5.732         ntclkbufg_2      
 CLMA_30_124/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/CLK

 CLMA_30_124/Q0                    tco                   0.198       5.930 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        1.868       7.798         nt_ddrphy_rst_done
 IOL_151_142/DO                    td                    0.078       7.876 f       ddrphy_rst_done_obuf/opit_1/O
                                   net (fanout=1)        0.000       7.876         ddrphy_rst_done_obuf/ntO
 IOBD_152_142/PAD                  td                    1.886       9.762 f       ddrphy_rst_done_obuf/opit_0/O
                                   net (fanout=1)        0.071       9.833         ddrphy_rst_done  
 M18                                                                       f       ddrphy_rst_done (port)

 Data arrival time                                                   9.833         Logic Levels: 2  
                                                                                   Logic: 2.162ns(52.719%), Route: 1.939ns(47.281%)
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/SYSCLK
Endpoint    : tmds_data_n[2] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 B5                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.917       1.010 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.010         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       1.055 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.979       2.034         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.034 f       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.581       3.615         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.372       3.987 f       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.352       4.339         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       4.339 f       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.421       5.760         video_clk5x      
 IOL_151_349/CLK_SYS                                                       f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/SYSCLK

 IOL_151_349/DO                    tco                   0.322       6.082 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/PADO
                                   net (fanout=1)        0.000       6.082         dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/ntO
 IOBS_152_349/PAD                  td                    1.795       7.877 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_0/O
                                   net (fanout=1)        0.096       7.973         nt_tmds_data_n[2]
 A10                                                                       f       tmds_data_n[2] (port)

 Data arrival time                                                   7.973         Logic Levels: 1  
                                                                                   Logic: 2.117ns(95.662%), Route: 0.096ns(4.338%)
====================================================================================================

====================================================================================================

Startpoint  : hs_input (port)
Endpoint    : block_mean_cal/u_rgb_to_gray/hs_d[0]/opit_0_inv_L5Q_perm/L4
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 R13                                                     0.000       0.000 r       hs_input (port)  
                                   net (fanout=1)        0.047       0.047         hs_input         
 IOBD_152_14/DIN                   td                    0.734       0.781 r       hs_input_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.781         hs_input_ibuf/ntD
 IOL_151_14/RX_DATA_DD             td                    0.066       0.847 r       hs_input_ibuf/opit_1/OUT
                                   net (fanout=1)        0.452       1.299         nt_hs_input      
 CLMS_126_9/A4                                                             r       block_mean_cal/u_rgb_to_gray/hs_d[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   1.299         Logic Levels: 2  
                                                                                   Logic: 0.800ns(61.586%), Route: 0.499ns(38.414%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : block_mean_cal/u_block_mean/h_reg[8][0]/opit_0_inv_A2Q1/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst_n (port)     
                                   net (fanout=1)        0.145       0.145         rst_n            
 IOBD_152_106/DIN                  td                    0.734       0.879 r       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.879         rst_n_ibuf/ntD   
 IOL_151_106/RX_DATA_DD            td                    0.066       0.945 r       rst_n_ibuf/opit_1/OUT
                                   net (fanout=608)      0.359       1.304         nt_rst_n         
 CLMA_130_109/RS                                                           r       block_mean_cal/u_block_mean/h_reg[8][0]/opit_0_inv_A2Q1/RS

 Data arrival time                                                   1.304         Logic Levels: 2  
                                                                                   Logic: 0.800ns(61.350%), Route: 0.504ns(38.650%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : block_mean_cal/u_block_mean/h_reg[8][2]/opit_0_inv_A2Q21/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst_n (port)     
                                   net (fanout=1)        0.145       0.145         rst_n            
 IOBD_152_106/DIN                  td                    0.734       0.879 r       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.879         rst_n_ibuf/ntD   
 IOL_151_106/RX_DATA_DD            td                    0.066       0.945 r       rst_n_ibuf/opit_1/OUT
                                   net (fanout=608)      0.359       1.304         nt_rst_n         
 CLMA_130_109/RS                                                           r       block_mean_cal/u_block_mean/h_reg[8][2]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   1.304         Logic Levels: 2  
                                                                                   Logic: 0.800ns(61.350%), Route: 0.504ns(38.650%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.447       10.000          0.553           High Pulse Width  DRM_62_208/CLKB[1]      fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
 9.447       10.000          0.553           Low Pulse Width   DRM_62_208/CLKB[1]      fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
 9.447       10.000          0.553           Low Pulse Width   DRM_62_248/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
====================================================================================================

{top|pclk_mod_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.447     500.000         0.553           Low Pulse Width   DRM_62_208/CLKA[0]      block_mean_cal/gamma_fix_2_2_rom/gamma_fix_2_2_rom/U_ipml_rom_gamma_fix_2_2/U_ipml_spram_gamma_fix_2_2/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 499.447     500.000         0.553           High Pulse Width  DRM_62_208/CLKA[0]      block_mean_cal/gamma_fix_2_2_rom/gamma_fix_2_2_rom/U_ipml_rom_gamma_fix_2_2/U_ipml_spram_gamma_fix_2_2/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 499.447     500.000         0.553           High Pulse Width  DRM_62_208/CLKB[0]      block_mean_cal/gamma_fix_2_2_rom/gamma_fix_2_2_rom/U_ipml_rom_gamma_fix_2_2/U_ipml_spram_gamma_fix_2_2/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
====================================================================================================

{sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 6.177       6.730           0.553           High Pulse Width  DRM_34_228/CLKB[0]      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 6.177       6.730           0.553           High Pulse Width  DRM_34_208/CLKB[0]      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 6.177       6.730           0.553           High Pulse Width  DRM_34_188/CLKB[0]      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]
====================================================================================================

{sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 -0.171      1.346           1.517           High Pulse Width  IOL_151_298/CLK_SYS     dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft0/opit_1_IOL/SYSCLK
 -0.171      1.346           1.517           Low Pulse Width   IOL_151_298/CLK_SYS     dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft0/opit_1_IOL/SYSCLK
 -0.171      1.346           1.517           High Pulse Width  IOL_151_350/CLK_SYS     dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft1/opit_1_IOL/SYSCLK
====================================================================================================

{sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.840       5.000           3.160           Low Pulse Width   HMEMC_16_1/SRB_IOL40_CLK_SYS
                                                                                       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 1.840       5.000           3.160           High Pulse Width  HMEMC_16_1/SRB_IOL40_CLK_SYS
                                                                                       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 4.447       5.000           0.553           Low Pulse Width   DRM_34_228/CLKA[0]      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
====================================================================================================

{sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 6.000       10.000          4.000           Low Pulse Width   HMEMC_16_1/SRB_IOL4_CLK_SYS
                                                                                       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 6.000       10.000          4.000           High Pulse Width  HMEMC_16_1/SRB_IOL4_CLK_SYS
                                                                                       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 9.700       10.000          0.300           Low Pulse Width   CLMA_30_88/CLK          u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
====================================================================================================

{sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_24/CLK_IO        u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_24/CLK_IO        u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_52/CLK_IO        u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/opit_0/IOCLK
====================================================================================================

{sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.844       2.500           1.656           High Pulse Width  HMEMC_16_1/CLK_PLL      u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 0.844       2.500           1.656           Low Pulse Width   HMEMC_16_1/CLK_PLL      u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.447      25.000          0.553           High Pulse Width  DRM_62_248/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.447      25.000          0.553           Low Pulse Width   DRM_62_248/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.447      25.000          0.553           Low Pulse Width   DRM_62_288/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1/iGopDrm/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.700      50.000          0.300           High Pulse Width  CLMA_50_277/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.700      50.000          0.300           Low Pulse Width   CLMA_50_277/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.700      50.000          0.300           High Pulse Width  CLMA_50_277/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-------------------------------------------------------------------------------+
| Type       | File Name                                                       
+-------------------------------------------------------------------------------+
| Input      | D:/Projects/FPGA_match/final_test/place_route/top_pnr.adf       
| Output     | D:/Projects/FPGA_match/final_test/report_timing/top_rtp.adf     
|            | D:/Projects/FPGA_match/final_test/report_timing/top.rtr         
+-------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 525,996,032 bytes
Total CPU  time to report_timing completion : 7.266 sec
Total real time to report_timing completion : 8.000 sec
