(footprint "CAP-EIA-6032" (version 20211014) (generator pcbnew)
  (layer "F.Cu")
  (tedit 0)
  (fp_text reference "Ref**" (at 0 0) (layer "Dwgs.User") hide
    (effects (font (size 1.27 1.08585) (thickness 0.15)))
    (tstamp 9bcf8124-7a1e-4b3b-9dc8-c354be1f25b0)
  )
  (fp_text value "CAP-EIA-6032" (at 0 0) (layer "Dwgs.User") hide
    (effects (font (size 1.27 1.08585) (thickness 0.15)))
    (tstamp 0d995203-428e-42bb-93ca-9fb3a7931512)
  )
  (fp_poly (pts
      (xy -3.91 -2)
      (xy 3.91 -2)
      (xy 3.91 2)
      (xy -3.91 2)
    ) (layer "F.CrtYd") (width 0) (fill solid) (tstamp 654d4dc1-1dff-44ca-8506-5c75e8f04152))
  (fp_text reference ">Name" (at -2.54 -3.81 unlocked) (layer "F.SilkS")
    (effects (font (size 0.8128 0.694944) (thickness 0.12191999999999999)) (justify left bottom))
    (tstamp 8753e5ca-d3f1-42d4-9b12-548071343e1f)
  )
  (fp_text value ">Value" (at -2.54 -2.54 unlocked) (layer "F.Fab")
    (effects (font (size 0.8128 0.694944) (thickness 0.12191999999999999)) (justify left bottom))
    (tstamp 0666c6e4-94ca-413d-8a3f-1d863a5fb7f9)
  )
  (fp_line (start 3.91 -1.215) (end 3.91 1.215) (layer "F.SilkS") (width 0.2) (tstamp 6e5b8e1d-4ab3-40f8-b303-3490883b6882))
  (fp_line (start -3 -1.6) (end 3 -1.6) (layer "F.SilkS") (width 0.127) (tstamp 3ce06241-e1f6-4edd-b07e-28f8b03ae92a))
  (fp_line (start -3 1.6) (end 3 1.6) (layer "F.SilkS") (width 0.127) (tstamp 05b97b7d-8acf-4a6a-8fad-955af0202c46))
  (fp_line (start -3 -1.6) (end -3 -1.3) (layer "F.SilkS") (width 0.127) (tstamp 29a729b6-dbfc-461b-a029-50b167b4eea9))
  (fp_line (start 3 -1.6) (end 3 -1.3) (layer "F.SilkS") (width 0.127) (tstamp b0ea6228-f113-4d6f-92c2-c7cc935aa01f))
  (fp_line (start -3 1.3) (end -3 1.6) (layer "F.SilkS") (width 0.127) (tstamp b06fe71f-5d79-4c36-a03d-00a4458900da))
  (fp_line (start 3 1.3) (end 3 1.6) (layer "F.SilkS") (width 0.127) (tstamp e8a54bb0-5761-4a6c-ab1b-29b2ae550195))
  (pad "CATHODE_-" smd rect (at -2.47 0) (size 2.37 2.23) (layers "F.Cu" "F.Mask" "F.Paste")
    (solder_mask_margin 0.1) (zone_connect 1) (thermal_gap 0.5) (tstamp 43822f70-d374-48af-981c-098424e022cd))
  (pad "ANODE_+" smd rect (at 2.47 0) (size 2.37 2.23) (layers "F.Cu" "F.Mask" "F.Paste")
    (solder_mask_margin 0.1) (zone_connect 1) (thermal_gap 0.5) (tstamp bcddae61-d493-45cc-aec4-5361725ccc44))
)
