
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03G-Beta1
Install: D:\Gowin\Gowin_V1.9.5.05Beta\SynplifyPro
OS: Windows 6.1

Hostname: GZAE-AE-CAOJIE

Implementation : rev_1

#### START OF AREA REPORT #####[

Part:			GW2A_18CPBGA484-8 (GoWin)

-------------------------------------------------------------------------
########   Utilization report for  Top level view:   video_top   ########
=========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     3040               100 %                
======================================================
Total SEQUENTIAL ELEMENTS in the block video_top:	3040 (39.95 % Utilization)


COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          3132               100 %                
MUX2_LUT5     106                100 %                
MUX2_LUT6     45                 100 %                
ALU           755                100 %                
======================================================
Total COMBINATIONAL LOGIC in the block video_top:	4038 (53.07 % Utilization)


MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     19                 100 %                
============================================================
Total MEMORY ELEMENTS in the block video_top:	19 (0.25 % Utilization)

--------------------------------------------------------------
########   Utilization report for  cell:   CSI2RAW8   ########
Instance path:   video_top.CSI2RAW8                           
==============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     455                15 %                 
======================================================
Total SEQUENTIAL ELEMENTS in the block video_top.CSI2RAW8:	455 (5.98 % Utilization)


COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          392                12.5 %               
MUX2_LUT5     46                 43.4 %               
MUX2_LUT6     21                 46.7 %               
ALU           93                 12.3 %               
======================================================
Total COMBINATIONAL LOGIC in the block video_top.CSI2RAW8:	552 (7.25 % Utilization)


MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     1                  5.26 %               
============================================================
Total MEMORY ELEMENTS in the block video_top.CSI2RAW8:	1 (0.01 % Utilization)

-----------------------------------------------------------------
########   Utilization report for  cell:   DPHY_RX_TOP   ########
Instance path:   CSI2RAW8.DPHY_RX_TOP                            
=================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     267                8.78 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block CSI2RAW8.DPHY_RX_TOP:	267 (3.51 % Utilization)


COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          238                7.6 %                
MUX2_LUT5     38                 35.8 %               
MUX2_LUT6     18                 40 %                 
======================================================
Total COMBINATIONAL LOGIC in the block CSI2RAW8.DPHY_RX_TOP:	294 (3.86 % Utilization)

---------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~DPHY_RX\.DPHY_RX_TOP_\    ########
Instance path:   DPHY_RX_TOP.\\\~DPHY_RX\.DPHY_RX_TOP_\                          
=================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     267                8.78 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block DPHY_RX_TOP.\\\~DPHY_RX\.DPHY_RX_TOP_\ :	267 (3.51 % Utilization)


COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          238                7.6 %                
MUX2_LUT5     38                 35.8 %               
MUX2_LUT6     18                 40 %                 
======================================================
Total COMBINATIONAL LOGIC in the block DPHY_RX_TOP.\\\~DPHY_RX\.DPHY_RX_TOP_\ :	294 (3.86 % Utilization)

------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~Aligner\.DPHY_RX_TOP__2s_1s_1s\    ########
Instance path:   \\\~DPHY_RX\.DPHY_RX_TOP_\ .\\\~Aligner\.DPHY_RX_TOP__2s_1s_1s\          
==========================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     263                8.65 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block \\\~DPHY_RX\.DPHY_RX_TOP_\ .\\\~Aligner\.DPHY_RX_TOP__2s_1s_1s\ :	263 (3.46 % Utilization)


COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          227                7.25 %               
MUX2_LUT5     38                 35.8 %               
MUX2_LUT6     18                 40 %                 
======================================================
Total COMBINATIONAL LOGIC in the block \\\~DPHY_RX\.DPHY_RX_TOP_\ .\\\~Aligner\.DPHY_RX_TOP__2s_1s_1s\ :	283 (3.72 % Utilization)

-----------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~lane_aligner\.DPHY_RX_TOP__2s\    ########
Instance path:   \\\~Aligner\.DPHY_RX_TOP__2s_1s_1s\ .\\\~lane_aligner\.DPHY_RX_TOP__2s\ 
=========================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     121                3.98 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block \\\~Aligner\.DPHY_RX_TOP__2s_1s_1s\ .\\\~lane_aligner\.DPHY_RX_TOP__2s\ :	121 (1.59 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     66                 2.11 %               
=================================================
Total COMBINATIONAL LOGIC in the block \\\~Aligner\.DPHY_RX_TOP__2s_1s_1s\ .\\\~lane_aligner\.DPHY_RX_TOP__2s\ :	66 (0.87 % Utilization)

-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~lane_align_FIFO\.DPHY_RX_TOP__1\    ########
Instance path:   \\\~lane_aligner\.DPHY_RX_TOP__2s\ .\\\~lane_align_FIFO\.DPHY_RX_TOP__1\  
===========================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     33                 1.09 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block \\\~lane_aligner\.DPHY_RX_TOP__2s\ .\\\~lane_align_FIFO\.DPHY_RX_TOP__1\ :	33 (0.43 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     25                 0.7980 %             
=================================================
Total COMBINATIONAL LOGIC in the block \\\~lane_aligner\.DPHY_RX_TOP__2s\ .\\\~lane_align_FIFO\.DPHY_RX_TOP__1\ :	25 (0.33 % Utilization)

-----------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~lane_align_FIFO\.DPHY_RX_TOP_\    ########
Instance path:   \\\~lane_aligner\.DPHY_RX_TOP__2s\ .\\\~lane_align_FIFO\.DPHY_RX_TOP_\  
=========================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     33                 1.09 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block \\\~lane_aligner\.DPHY_RX_TOP__2s\ .\\\~lane_align_FIFO\.DPHY_RX_TOP_\ :	33 (0.43 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     24                 0.7660 %             
=================================================
Total COMBINATIONAL LOGIC in the block \\\~lane_aligner\.DPHY_RX_TOP__2s\ .\\\~lane_align_FIFO\.DPHY_RX_TOP_\ :	24 (0.32 % Utilization)

----------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~word_aligner\.DPHY_RX_TOP__1\    ########
Instance path:   \\\~Aligner\.DPHY_RX_TOP__2s_1s_1s\ .\\\~word_aligner\.DPHY_RX_TOP__1\ 
========================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     71                 2.34 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block \\\~Aligner\.DPHY_RX_TOP__2s_1s_1s\ .\\\~word_aligner\.DPHY_RX_TOP__1\ :	71 (0.93 % Utilization)


COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          80                 2.55 %               
MUX2_LUT5     19                 17.9 %               
MUX2_LUT6     9                  20 %                 
======================================================
Total COMBINATIONAL LOGIC in the block \\\~Aligner\.DPHY_RX_TOP__2s_1s_1s\ .\\\~word_aligner\.DPHY_RX_TOP__1\ :	108 (1.42 % Utilization)

--------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~word_aligner\.DPHY_RX_TOP_\    ########
Instance path:   \\\~Aligner\.DPHY_RX_TOP__2s_1s_1s\ .\\\~word_aligner\.DPHY_RX_TOP_\ 
======================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     71                 2.34 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block \\\~Aligner\.DPHY_RX_TOP__2s_1s_1s\ .\\\~word_aligner\.DPHY_RX_TOP_\ :	71 (0.93 % Utilization)


COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          80                 2.55 %               
MUX2_LUT5     19                 17.9 %               
MUX2_LUT6     9                  20 %                 
======================================================
Total COMBINATIONAL LOGIC in the block \\\~Aligner\.DPHY_RX_TOP__2s_1s_1s\ .\\\~word_aligner\.DPHY_RX_TOP_\ :	108 (1.42 % Utilization)

------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~IO_Ctrl_RX\.DPHY_RX_TOP_\    ########
Instance path:   \\\~DPHY_RX\.DPHY_RX_TOP_\ .\\\~IO_Ctrl_RX\.DPHY_RX_TOP_\          
====================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     9                  0.2870 %             
=================================================
Total COMBINATIONAL LOGIC in the block \\\~DPHY_RX\.DPHY_RX_TOP_\ .\\\~IO_Ctrl_RX\.DPHY_RX_TOP_\ :	9 (0.12 % Utilization)

--------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~idesx4\.DPHY_RX_TOP_\    ########
Instance path:   \\\~DPHY_RX\.DPHY_RX_TOP_\ .\\\~idesx4\.DPHY_RX_TOP_\          
================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     4                  0.1320 %             
======================================================
Total SEQUENTIAL ELEMENTS in the block \\\~DPHY_RX\.DPHY_RX_TOP_\ .\\\~idesx4\.DPHY_RX_TOP_\ :	4 (0.05 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     2                  0.06390 %            
=================================================
Total COMBINATIONAL LOGIC in the block \\\~DPHY_RX\.DPHY_RX_TOP_\ .\\\~idesx4\.DPHY_RX_TOP_\ :	2 (0.03 % Utilization)

--------------------------------------------------------------------------------------
########   Utilization report for  cell:   control_capture_lane2_8s_2s_RAW8   ########
Instance path:   CSI2RAW8.control_capture_lane2_8s_2s_RAW8                            
======================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     90                 2.96 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block CSI2RAW8.control_capture_lane2_8s_2s_RAW8:	90 (1.18 % Utilization)


COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          86                 2.75 %               
MUX2_LUT5     2                  1.89 %               
MUX2_LUT6     1                  2.22 %               
ALU           72                 9.54 %               
======================================================
Total COMBINATIONAL LOGIC in the block CSI2RAW8.control_capture_lane2_8s_2s_RAW8:	161 (2.12 % Utilization)

--------------------------------------------------------------------
########   Utilization report for  cell:   pll_8bit_2lane   ########
Instance path:   CSI2RAW8.pll_8bit_2lane                            
====================================================================
----------------------------------------------------------------------
########   Utilization report for  cell:   raw8_lane2_8s_2s   ########
Instance path:   CSI2RAW8.raw8_lane2_8s_2s                            
======================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     96                 3.16 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block CSI2RAW8.raw8_lane2_8s_2s:	96 (1.26 % Utilization)


COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          65                 2.08 %               
MUX2_LUT5     6                  5.66 %               
MUX2_LUT6     2                  4.44 %               
ALU           21                 2.78 %               
======================================================
Total COMBINATIONAL LOGIC in the block CSI2RAW8.raw8_lane2_8s_2s:	94 (1.24 % Utilization)


MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     1                  5.26 %               
============================================================
Total MEMORY ELEMENTS in the block CSI2RAW8.raw8_lane2_8s_2s:	1 (0.01 % Utilization)

----------------------------------------------------------------
########   Utilization report for  cell:   fifo16b_8b   ########
Instance path:   raw8_lane2_8s_2s.fifo16b_8b                    
================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     95                 3.13 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block raw8_lane2_8s_2s.fifo16b_8b:	95 (1.25 % Utilization)


COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          65                 2.08 %               
MUX2_LUT5     6                  5.66 %               
MUX2_LUT6     2                  4.44 %               
ALU           21                 2.78 %               
======================================================
Total COMBINATIONAL LOGIC in the block raw8_lane2_8s_2s.fifo16b_8b:	94 (1.24 % Utilization)


MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     1                  5.26 %               
============================================================
Total MEMORY ELEMENTS in the block raw8_lane2_8s_2s.fifo16b_8b:	1 (0.01 % Utilization)

-----------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~fifo\.fifo16b_8b_\    ########
Instance path:   fifo16b_8b.\\\~fifo\.fifo16b_8b_\                           
=============================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     95                 3.13 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block fifo16b_8b.\\\~fifo\.fifo16b_8b_\ :	95 (1.25 % Utilization)


COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          65                 2.08 %               
MUX2_LUT5     6                  5.66 %               
MUX2_LUT6     2                  4.44 %               
ALU           21                 2.78 %               
======================================================
Total COMBINATIONAL LOGIC in the block fifo16b_8b.\\\~fifo\.fifo16b_8b_\ :	94 (1.24 % Utilization)


MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     1                  5.26 %               
============================================================
Total MEMORY ELEMENTS in the block fifo16b_8b.\\\~fifo\.fifo16b_8b_\ :	1 (0.01 % Utilization)

-------------------------------------------------------------------------------
########   Utilization report for  cell:   DDR3_Memory_Interface_Top   ########
Instance path:   video_top.DDR3_Memory_Interface_Top                           
===============================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     1709               56.2 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block video_top.DDR3_Memory_Interface_Top:	1709 (22.46 % Utilization)


COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          1302               41.6 %               
MUX2_LUT5     4                  3.77 %               
MUX2_LUT6     1                  2.22 %               
ALU           227                30.1 %               
======================================================
Total COMBINATIONAL LOGIC in the block video_top.DDR3_Memory_Interface_Top:	1534 (20.16 % Utilization)


MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     8                  42.1 %               
============================================================
Total MEMORY ELEMENTS in the block video_top.DDR3_Memory_Interface_Top:	8 (0.11 % Utilization)

--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\DDR3_Memory_Interface_Top\/gw3mc_top   ########
Instance path:   DDR3_Memory_Interface_Top.\\DDR3_Memory_Interface_Top\/gw3mc_top           
============================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     1709               56.2 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block DDR3_Memory_Interface_Top.\\DDR3_Memory_Interface_Top\/gw3mc_top:	1709 (22.46 % Utilization)


COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          1302               41.6 %               
MUX2_LUT5     4                  3.77 %               
MUX2_LUT6     1                  2.22 %               
ALU           227                30.1 %               
======================================================
Total COMBINATIONAL LOGIC in the block DDR3_Memory_Interface_Top.\\DDR3_Memory_Interface_Top\/gw3mc_top:	1534 (20.16 % Utilization)


MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     8                  42.1 %               
============================================================
Total MEMORY ELEMENTS in the block DDR3_Memory_Interface_Top.\\DDR3_Memory_Interface_Top\/gw3mc_top:	8 (0.11 % Utilization)

-------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top   ########  
Instance path:   \\DDR3_Memory_Interface_Top\/gw3mc_top.\\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top
=============================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     713                23.5 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block \\DDR3_Memory_Interface_Top\/gw3mc_top.\\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top:	713 (9.37 % Utilization)


COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          796                25.4 %               
MUX2_LUT5     2                  1.89 %               
ALU           146                19.3 %               
======================================================
Total COMBINATIONAL LOGIC in the block \\DDR3_Memory_Interface_Top\/gw3mc_top.\\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top:	944 (12.41 % Utilization)


MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     8                  42.1 %               
============================================================
Total MEMORY ELEMENTS in the block \\DDR3_Memory_Interface_Top\/gw3mc_top.\\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top:	8 (0.11 % Utilization)

----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_init   ########                 
Instance path:   \\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top.\\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_init
========================================================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     176                5.79 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block \\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top.\\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_init:	176 (2.31 % Utilization)


COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          266                8.49 %               
MUX2_LUT5     2                  1.89 %               
ALU           126                16.7 %               
======================================================
Total COMBINATIONAL LOGIC in the block \\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top.\\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_init:	394 (5.18 % Utilization)

------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_phy_wd   ########                 
Instance path:   \\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top.\\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_phy_wd
==========================================================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     537                17.7 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block \\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top.\\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_phy_wd:	537 (7.06 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     482                15.4 %               
ALU      20                 2.65 %               
=================================================
Total COMBINATIONAL LOGIC in the block \\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top.\\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_phy_wd:	502 (6.60 % Utilization)


MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     8                  42.1 %               
============================================================
Total MEMORY ELEMENTS in the block \\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top.\\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_phy_wd:	8 (0.11 % Utilization)

---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_phy_wd\/data_lane_gen\[0\]\.u_ddr_phy_data_lane\    ########                               
Instance path:   \\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_phy_wd.\\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_phy_wd\/data_lane_gen\[0\]\.u_ddr_phy_data_lane\ 
===================================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     146                4.8 %                
======================================================
Total SEQUENTIAL ELEMENTS in the block \\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_phy_wd.\\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_phy_wd\/data_lane_gen\[0\]\.u_ddr_phy_data_lane\ :	146 (1.92 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     152                4.85 %               
=================================================
Total COMBINATIONAL LOGIC in the block \\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_phy_wd.\\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_phy_wd\/data_lane_gen\[0\]\.u_ddr_phy_data_lane\ :	152 (2.00 % Utilization)


MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     8                  42.1 %               
============================================================
Total MEMORY ELEMENTS in the block \\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_phy_wd.\\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_phy_wd\/data_lane_gen\[0\]\.u_ddr_phy_data_lane\ :	8 (0.11 % Utilization)

-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_phy_wd\/data_lane_gen\[0\]\.u_ddr_phy_data_lane\/u_ddr_phy_data_io\    ########                                                                          
Instance path:   \\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_phy_wd\/data_lane_gen\[0\]\.u_ddr_phy_data_lane\ .\\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_phy_wd\/data_lane_gen\[0\]\.u_ddr_phy_data_lane\/u_ddr_phy_data_io\ 
=================================================================================================================================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     5                  0.160 %              
=================================================
Total COMBINATIONAL LOGIC in the block \\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_phy_wd\/data_lane_gen\[0\]\.u_ddr_phy_data_lane\ .\\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_phy_wd\/data_lane_gen\[0\]\.u_ddr_phy_data_lane\/u_ddr_phy_data_io\ :	5 (0.07 % Utilization)

---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_phy_wd\/data_lane_gen\[0\]\.u_ddr_phy_data_lane\/u_in_fifo\    ########                                                                          
Instance path:   \\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_phy_wd\/data_lane_gen\[0\]\.u_ddr_phy_data_lane\ .\\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_phy_wd\/data_lane_gen\[0\]\.u_ddr_phy_data_lane\/u_in_fifo\ 
=========================================================================================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     69                 2.27 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block \\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_phy_wd\/data_lane_gen\[0\]\.u_ddr_phy_data_lane\ .\\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_phy_wd\/data_lane_gen\[0\]\.u_ddr_phy_data_lane\/u_in_fifo\ :	69 (0.91 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     69                 2.2 %                
=================================================
Total COMBINATIONAL LOGIC in the block \\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_phy_wd\/data_lane_gen\[0\]\.u_ddr_phy_data_lane\ .\\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_phy_wd\/data_lane_gen\[0\]\.u_ddr_phy_data_lane\/u_in_fifo\ :	69 (0.91 % Utilization)


MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     4                  21.1 %               
============================================================
Total MEMORY ELEMENTS in the block \\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_phy_wd\/data_lane_gen\[0\]\.u_ddr_phy_data_lane\ .\\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_phy_wd\/data_lane_gen\[0\]\.u_ddr_phy_data_lane\/u_in_fifo\ :	4 (0.05 % Utilization)

----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_phy_wd\/data_lane_gen\[0\]\.u_ddr_phy_data_lane\/u_out_fifo\    ########                                                                          
Instance path:   \\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_phy_wd\/data_lane_gen\[0\]\.u_ddr_phy_data_lane\ .\\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_phy_wd\/data_lane_gen\[0\]\.u_ddr_phy_data_lane\/u_out_fifo\ 
==========================================================================================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     77                 2.53 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block \\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_phy_wd\/data_lane_gen\[0\]\.u_ddr_phy_data_lane\ .\\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_phy_wd\/data_lane_gen\[0\]\.u_ddr_phy_data_lane\/u_out_fifo\ :	77 (1.01 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     78                 2.49 %               
=================================================
Total COMBINATIONAL LOGIC in the block \\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_phy_wd\/data_lane_gen\[0\]\.u_ddr_phy_data_lane\ .\\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_phy_wd\/data_lane_gen\[0\]\.u_ddr_phy_data_lane\/u_out_fifo\ :	78 (1.03 % Utilization)


MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     4                  21.1 %               
============================================================
Total MEMORY ELEMENTS in the block \\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_phy_wd\/data_lane_gen\[0\]\.u_ddr_phy_data_lane\ .\\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_phy_wd\/data_lane_gen\[0\]\.u_ddr_phy_data_lane\/u_out_fifo\ :	4 (0.05 % Utilization)

---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_phy_wd\/data_lane_gen\[1\]\.u_ddr_phy_data_lane\    ########                               
Instance path:   \\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_phy_wd.\\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_phy_wd\/data_lane_gen\[1\]\.u_ddr_phy_data_lane\ 
===================================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     152                5 %                  
======================================================
Total SEQUENTIAL ELEMENTS in the block \\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_phy_wd.\\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_phy_wd\/data_lane_gen\[1\]\.u_ddr_phy_data_lane\ :	152 (2.00 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     219                6.99 %               
=================================================
Total COMBINATIONAL LOGIC in the block \\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_phy_wd.\\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_phy_wd\/data_lane_gen\[1\]\.u_ddr_phy_data_lane\ :	219 (2.88 % Utilization)

-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_phy_wd\/data_lane_gen\[1\]\.u_ddr_phy_data_lane\/u_ddr_phy_data_io\    ########                                                                          
Instance path:   \\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_phy_wd\/data_lane_gen\[1\]\.u_ddr_phy_data_lane\ .\\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_phy_wd\/data_lane_gen\[1\]\.u_ddr_phy_data_lane\/u_ddr_phy_data_io\ 
=================================================================================================================================================================================================================================================================
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_phy_wd\/data_lane_gen\[1\]\.u_ddr_phy_data_lane\/u_in_fifo\    ########                                                                          
Instance path:   \\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_phy_wd\/data_lane_gen\[1\]\.u_ddr_phy_data_lane\ .\\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_phy_wd\/data_lane_gen\[1\]\.u_ddr_phy_data_lane\/u_in_fifo\ 
=========================================================================================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     64                 2.11 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block \\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_phy_wd\/data_lane_gen\[1\]\.u_ddr_phy_data_lane\ .\\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_phy_wd\/data_lane_gen\[1\]\.u_ddr_phy_data_lane\/u_in_fifo\ :	64 (0.84 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     64                 2.04 %               
=================================================
Total COMBINATIONAL LOGIC in the block \\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_phy_wd\/data_lane_gen\[1\]\.u_ddr_phy_data_lane\ .\\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_phy_wd\/data_lane_gen\[1\]\.u_ddr_phy_data_lane\/u_in_fifo\ :	64 (0.84 % Utilization)

----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_phy_wd\/data_lane_gen\[1\]\.u_ddr_phy_data_lane\/u_out_fifo\    ########                                                                          
Instance path:   \\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_phy_wd\/data_lane_gen\[1\]\.u_ddr_phy_data_lane\ .\\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_phy_wd\/data_lane_gen\[1\]\.u_ddr_phy_data_lane\/u_out_fifo\ 
==========================================================================================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     88                 2.89 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block \\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_phy_wd\/data_lane_gen\[1\]\.u_ddr_phy_data_lane\ .\\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_phy_wd\/data_lane_gen\[1\]\.u_ddr_phy_data_lane\/u_out_fifo\ :	88 (1.16 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     91                 2.91 %               
=================================================
Total COMBINATIONAL LOGIC in the block \\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_phy_wd\/data_lane_gen\[1\]\.u_ddr_phy_data_lane\ .\\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_phy_wd\/data_lane_gen\[1\]\.u_ddr_phy_data_lane\/u_out_fifo\ :	91 (1.20 % Utilization)

----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_phy_wd\/u_ddr_phy_cmd_lane   ########                               
Instance path:   \\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_phy_wd.\\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_phy_wd\/u_ddr_phy_cmd_lane
============================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     142                4.67 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block \\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_phy_wd.\\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_phy_wd\/u_ddr_phy_cmd_lane:	142 (1.87 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     8                  0.2550 %             
ALU      2                  0.2650 %             
=================================================
Total COMBINATIONAL LOGIC in the block \\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_phy_wd.\\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_phy_wd\/u_ddr_phy_cmd_lane:	10 (0.13 % Utilization)

------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_phy_wd\/u_ddr_phy_cmd_lane\/u_cmd_fifo   ########                                                   
Instance path:   \\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_phy_wd\/u_ddr_phy_cmd_lane.\\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_phy_wd\/u_ddr_phy_cmd_lane\/u_cmd_fifo
============================================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     66                 2.17 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block \\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_phy_wd\/u_ddr_phy_cmd_lane.\\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_phy_wd\/u_ddr_phy_cmd_lane\/u_cmd_fifo:	66 (0.87 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     1                  0.03190 %            
ALU      2                  0.2650 %             
=================================================
Total COMBINATIONAL LOGIC in the block \\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_phy_wd\/u_ddr_phy_cmd_lane.\\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_phy_wd\/u_ddr_phy_cmd_lane\/u_cmd_fifo:	3 (0.04 % Utilization)

------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_phy_wd\/u_ddr_phy_cmd_lane\/u_ddr_phy_cmd_io   ########                                                   
Instance path:   \\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_phy_wd\/u_ddr_phy_cmd_lane.\\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_phy_wd\/u_ddr_phy_cmd_lane\/u_ddr_phy_cmd_io
==================================================================================================================================================================================================================
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_phy_wd\/u_fifo_ctrl   ########                               
Instance path:   \\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_phy_wd.\\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_phy_wd\/u_fifo_ctrl
=====================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     60                 1.97 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block \\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_phy_wd.\\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_phy_wd\/u_fifo_ctrl:	60 (0.79 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     27                 0.8620 %             
ALU      18                 2.38 %               
=================================================
Total COMBINATIONAL LOGIC in the block \\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_phy_wd.\\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_phy_wd\/u_fifo_ctrl:	45 (0.59 % Utilization)

--------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_phy_wd\/u_mem_sync   ########                               
Instance path:   \\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_phy_wd.\\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_phy_wd\/u_mem_sync
====================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     31                 1.02 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block \\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_phy_wd.\\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_phy_wd\/u_mem_sync:	31 (0.41 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     69                 2.2 %                
=================================================
Total COMBINATIONAL LOGIC in the block \\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_phy_wd.\\DDR3_Memory_Interface_Top\/gw3mc_top\/u_ddr_phy_top\/u_ddr_phy_wd\/u_mem_sync:	69 (0.91 % Utilization)

----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\DDR3_Memory_Interface_Top\/gw3mc_top\/u_gwmc_top   ########  
Instance path:   \\DDR3_Memory_Interface_Top\/gw3mc_top.\\DDR3_Memory_Interface_Top\/gw3mc_top\/u_gwmc_top
==========================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     996                32.8 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block \\DDR3_Memory_Interface_Top\/gw3mc_top.\\DDR3_Memory_Interface_Top\/gw3mc_top\/u_gwmc_top:	996 (13.09 % Utilization)


COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          506                16.2 %               
MUX2_LUT5     2                  1.89 %               
MUX2_LUT6     1                  2.22 %               
ALU           81                 10.7 %               
======================================================
Total COMBINATIONAL LOGIC in the block \\DDR3_Memory_Interface_Top\/gw3mc_top.\\DDR3_Memory_Interface_Top\/gw3mc_top\/u_gwmc_top:	590 (7.75 % Utilization)

-------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\DDR3_Memory_Interface_Top\/gw3mc_top\/u_gwmc_top\/gw_cmd0   ########              
Instance path:   \\DDR3_Memory_Interface_Top\/gw3mc_top\/u_gwmc_top.\\DDR3_Memory_Interface_Top\/gw3mc_top\/u_gwmc_top\/gw_cmd0
===============================================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     59                 1.94 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block \\DDR3_Memory_Interface_Top\/gw3mc_top\/u_gwmc_top.\\DDR3_Memory_Interface_Top\/gw3mc_top\/u_gwmc_top\/gw_cmd0:	59 (0.78 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     73                 2.33 %               
ALU      66                 8.74 %               
=================================================
Total COMBINATIONAL LOGIC in the block \\DDR3_Memory_Interface_Top\/gw3mc_top\/u_gwmc_top.\\DDR3_Memory_Interface_Top\/gw3mc_top\/u_gwmc_top\/gw_cmd0:	139 (1.83 % Utilization)

-----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\DDR3_Memory_Interface_Top\/gw3mc_top\/u_gwmc_top\/gw_rd_data0   ########              
Instance path:   \\DDR3_Memory_Interface_Top\/gw3mc_top\/u_gwmc_top.\\DDR3_Memory_Interface_Top\/gw3mc_top\/u_gwmc_top\/gw_rd_data0
===================================================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     130                4.28 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block \\DDR3_Memory_Interface_Top\/gw3mc_top\/u_gwmc_top.\\DDR3_Memory_Interface_Top\/gw3mc_top\/u_gwmc_top\/gw_rd_data0:	130 (1.71 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     128                4.09 %               
=================================================
Total COMBINATIONAL LOGIC in the block \\DDR3_Memory_Interface_Top\/gw3mc_top\/u_gwmc_top.\\DDR3_Memory_Interface_Top\/gw3mc_top\/u_gwmc_top\/gw_rd_data0:	128 (1.68 % Utilization)

-----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\DDR3_Memory_Interface_Top\/gw3mc_top\/u_gwmc_top\/gw_wr_data0   ########              
Instance path:   \\DDR3_Memory_Interface_Top\/gw3mc_top\/u_gwmc_top.\\DDR3_Memory_Interface_Top\/gw3mc_top\/u_gwmc_top\/gw_wr_data0
===================================================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     163                5.36 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block \\DDR3_Memory_Interface_Top\/gw3mc_top\/u_gwmc_top.\\DDR3_Memory_Interface_Top\/gw3mc_top\/u_gwmc_top\/gw_wr_data0:	163 (2.14 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     12                 0.3830 %             
ALU      15                 1.99 %               
=================================================
Total COMBINATIONAL LOGIC in the block \\DDR3_Memory_Interface_Top\/gw3mc_top\/u_gwmc_top.\\DDR3_Memory_Interface_Top\/gw3mc_top\/u_gwmc_top\/gw_wr_data0:	27 (0.35 % Utilization)

---------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\DDR3_Memory_Interface_Top\/gw3mc_top\/u_gwmc_top\/gw_wr_data0\/wr_fifo   ########                           
Instance path:   \\DDR3_Memory_Interface_Top\/gw3mc_top\/u_gwmc_top\/gw_wr_data0.\\DDR3_Memory_Interface_Top\/gw3mc_top\/u_gwmc_top\/gw_wr_data0\/wr_fifo
=========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     161                5.3 %                
======================================================
Total SEQUENTIAL ELEMENTS in the block \\DDR3_Memory_Interface_Top\/gw3mc_top\/u_gwmc_top\/gw_wr_data0.\\DDR3_Memory_Interface_Top\/gw3mc_top\/u_gwmc_top\/gw_wr_data0\/wr_fifo:	161 (2.12 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     12                 0.3830 %             
ALU      15                 1.99 %               
=================================================
Total COMBINATIONAL LOGIC in the block \\DDR3_Memory_Interface_Top\/gw3mc_top\/u_gwmc_top\/gw_wr_data0.\\DDR3_Memory_Interface_Top\/gw3mc_top\/u_gwmc_top\/gw_wr_data0\/wr_fifo:	27 (0.35 % Utilization)

--------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\DDR3_Memory_Interface_Top\/gw3mc_top\/u_gwmc_top\/gwmc_bank_ctrl   ########              
Instance path:   \\DDR3_Memory_Interface_Top\/gw3mc_top\/u_gwmc_top.\\DDR3_Memory_Interface_Top\/gw3mc_top\/u_gwmc_top\/gwmc_bank_ctrl
======================================================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     85                 2.8 %                
======================================================
Total SEQUENTIAL ELEMENTS in the block \\DDR3_Memory_Interface_Top\/gw3mc_top\/u_gwmc_top.\\DDR3_Memory_Interface_Top\/gw3mc_top\/u_gwmc_top\/gwmc_bank_ctrl:	85 (1.12 % Utilization)


COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          213                6.8 %                
MUX2_LUT5     2                  1.89 %               
MUX2_LUT6     1                  2.22 %               
======================================================
Total COMBINATIONAL LOGIC in the block \\DDR3_Memory_Interface_Top\/gw3mc_top\/u_gwmc_top.\\DDR3_Memory_Interface_Top\/gw3mc_top\/u_gwmc_top\/gwmc_bank_ctrl:	216 (2.84 % Utilization)

--------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\DDR3_Memory_Interface_Top\/gw3mc_top\/u_gwmc_top\/gwmc_rank_ctrl   ########              
Instance path:   \\DDR3_Memory_Interface_Top\/gw3mc_top\/u_gwmc_top.\\DDR3_Memory_Interface_Top\/gw3mc_top\/u_gwmc_top\/gwmc_rank_ctrl
======================================================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     41                 1.35 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block \\DDR3_Memory_Interface_Top\/gw3mc_top\/u_gwmc_top.\\DDR3_Memory_Interface_Top\/gw3mc_top\/u_gwmc_top\/gwmc_rank_ctrl:	41 (0.54 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     57                 1.82 %               
=================================================
Total COMBINATIONAL LOGIC in the block \\DDR3_Memory_Interface_Top\/gw3mc_top\/u_gwmc_top.\\DDR3_Memory_Interface_Top\/gw3mc_top\/u_gwmc_top\/gwmc_rank_ctrl:	57 (0.75 % Utilization)

----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\DDR3_Memory_Interface_Top\/gw3mc_top\/u_gwmc_top\/gwmc_timing_ctrl   ########              
Instance path:   \\DDR3_Memory_Interface_Top\/gw3mc_top\/u_gwmc_top.\\DDR3_Memory_Interface_Top\/gw3mc_top\/u_gwmc_top\/gwmc_timing_ctrl
========================================================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     18                 0.5920 %             
======================================================
Total SEQUENTIAL ELEMENTS in the block \\DDR3_Memory_Interface_Top\/gw3mc_top\/u_gwmc_top.\\DDR3_Memory_Interface_Top\/gw3mc_top\/u_gwmc_top\/gwmc_timing_ctrl:	18 (0.24 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     23                 0.7340 %             
=================================================
Total COMBINATIONAL LOGIC in the block \\DDR3_Memory_Interface_Top\/gw3mc_top\/u_gwmc_top.\\DDR3_Memory_Interface_Top\/gw3mc_top\/u_gwmc_top\/gwmc_timing_ctrl:	23 (0.30 % Utilization)

----------------------------------------------------------------
########   Utilization report for  cell:   DVI_TX_Top   ########
Instance path:   video_top.DVI_TX_Top                           
================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     65                 2.14 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block video_top.DVI_TX_Top:	65 (0.85 % Utilization)


COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          271                8.65 %               
MUX2_LUT5     12                 11.3 %               
MUX2_LUT6     3                  6.67 %               
ALU           15                 1.99 %               
======================================================
Total COMBINATIONAL LOGIC in the block video_top.DVI_TX_Top:	301 (3.96 % Utilization)

-------------------------------------------------------------
########   Utilization report for  cell:   rgb2dvi   ########
Instance path:   DVI_TX_Top.rgb2dvi                          
=============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     65                 2.14 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block DVI_TX_Top.rgb2dvi:	65 (0.85 % Utilization)


COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          271                8.65 %               
MUX2_LUT5     12                 11.3 %               
MUX2_LUT6     3                  6.67 %               
ALU           15                 1.99 %               
======================================================
Total COMBINATIONAL LOGIC in the block DVI_TX_Top.rgb2dvi:	301 (3.96 % Utilization)

-----------------------------------------------------------------
########   Utilization report for  cell:   TMDS8b10b_0   ########
Instance path:   rgb2dvi.TMDS8b10b_0                             
=================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     23                 0.7570 %             
======================================================
Total SEQUENTIAL ELEMENTS in the block rgb2dvi.TMDS8b10b_0:	23 (0.30 % Utilization)


COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          108                3.45 %               
MUX2_LUT5     8                  7.55 %               
MUX2_LUT6     3                  6.67 %               
ALU           5                  0.6620 %             
======================================================
Total COMBINATIONAL LOGIC in the block rgb2dvi.TMDS8b10b_0:	124 (1.63 % Utilization)

-----------------------------------------------------------------
########   Utilization report for  cell:   TMDS8b10b_1   ########
Instance path:   rgb2dvi.TMDS8b10b_1                             
=================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     22                 0.7240 %             
======================================================
Total SEQUENTIAL ELEMENTS in the block rgb2dvi.TMDS8b10b_1:	22 (0.29 % Utilization)


COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          90                 2.87 %               
MUX2_LUT5     1                  0.9430 %             
ALU           5                  0.6620 %             
======================================================
Total COMBINATIONAL LOGIC in the block rgb2dvi.TMDS8b10b_1:	96 (1.26 % Utilization)

-----------------------------------------------------------------
########   Utilization report for  cell:   TMDS8b10b_2   ########
Instance path:   rgb2dvi.TMDS8b10b_2                             
=================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     20                 0.6580 %             
======================================================
Total SEQUENTIAL ELEMENTS in the block rgb2dvi.TMDS8b10b_2:	20 (0.26 % Utilization)


COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          73                 2.33 %               
MUX2_LUT5     3                  2.83 %               
ALU           5                  0.6620 %             
======================================================
Total COMBINATIONAL LOGIC in the block rgb2dvi.TMDS8b10b_2:	81 (1.06 % Utilization)

-----------------------------------------------------------------------
########   Utilization report for  cell:   OV5647_Controller   ########
Instance path:   video_top.OV5647_Controller                           
=======================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     163                5.36 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block video_top.OV5647_Controller:	163 (2.14 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     240                7.66 %               
ALU      72                 9.54 %               
=================================================
Total COMBINATIONAL LOGIC in the block video_top.OV5647_Controller:	312 (4.10 % Utilization)


MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     1                  5.26 %               
============================================================
Total MEMORY ELEMENTS in the block video_top.OV5647_Controller:	1 (0.01 % Utilization)

---------------------------------------------------------------------------
########   Utilization report for  cell:   I2C_Interface_108_108   ########
Instance path:   OV5647_Controller.I2C_Interface_108_108                   
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     95                 3.13 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block OV5647_Controller.I2C_Interface_108_108:	95 (1.25 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     140                4.47 %               
ALU      8                  1.06 %               
=================================================
Total COMBINATIONAL LOGIC in the block OV5647_Controller.I2C_Interface_108_108:	148 (1.95 % Utilization)

----------------------------------------------------------------------
########   Utilization report for  cell:   OV5647_Registers   ########
Instance path:   OV5647_Controller.OV5647_Registers                   
======================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     33                 1.09 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block OV5647_Controller.OV5647_Registers:	33 (0.43 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     29                 0.9260 %             
ALU      32                 4.24 %               
=================================================
Total COMBINATIONAL LOGIC in the block OV5647_Controller.OV5647_Registers:	61 (0.80 % Utilization)


MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     1                  5.26 %               
============================================================
Total MEMORY ELEMENTS in the block OV5647_Controller.OV5647_Registers:	1 (0.01 % Utilization)

--------------------------------------------------------------
########   Utilization report for  cell:   TMDS_PLL   ########
Instance path:   video_top.TMDS_PLL                           
==============================================================
---------------------------------------------------------------
########   Utilization report for  cell:   bayer_rgb   ########
Instance path:   video_top.bayer_rgb                           
===============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     151                4.97 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block video_top.bayer_rgb:	151 (1.98 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     95                 3.03 %               
ALU      60                 7.95 %               
=================================================
Total COMBINATIONAL LOGIC in the block video_top.bayer_rgb:	155 (2.04 % Utilization)


MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     1                  5.26 %               
============================================================
Total MEMORY ELEMENTS in the block video_top.bayer_rgb:	1 (0.01 % Utilization)

-----------------------------------------------------------------------
########   Utilization report for  cell:   shift_line_11s_8s   ########
Instance path:   bayer_rgb.shift_line_11s_8s                           
=======================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     22                 0.7240 %             
======================================================
Total SEQUENTIAL ELEMENTS in the block bayer_rgb.shift_line_11s_8s:	22 (0.29 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     12                 0.3830 %             
ALU      33                 4.37 %               
=================================================
Total COMBINATIONAL LOGIC in the block bayer_rgb.shift_line_11s_8s:	45 (0.59 % Utilization)


MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     1                  5.26 %               
============================================================
Total MEMORY ELEMENTS in the block bayer_rgb.shift_line_11s_8s:	1 (0.01 % Utilization)

---------------------------------------------------------------------
########   Utilization report for  cell:   ram_line_11s_8s   ########
Instance path:   shift_line_11s_8s.ram_line_11s_8s                   
=====================================================================

MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     1                  5.26 %               
============================================================
Total MEMORY ELEMENTS in the block shift_line_11s_8s.ram_line_11s_8s:	1 (0.01 % Utilization)

-------------------------------------------------------------------------
########   Utilization report for  cell:   video_format_detect   ########
Instance path:   bayer_rgb.video_format_detect                           
=========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     34                 1.12 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block bayer_rgb.video_format_detect:	34 (0.45 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     13                 0.4150 %             
ALU      11                 1.46 %               
=================================================
Total COMBINATIONAL LOGIC in the block bayer_rgb.video_format_detect:	24 (0.32 % Utilization)

--------------------------------------------------------------------------------------
########   Utilization report for  cell:   key_debounceN_50000000_100000000   ########
Instance path:   video_top.key_debounceN_50000000_100000000                           
======================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     35                 1.15 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block video_top.key_debounceN_50000000_100000000:	35 (0.46 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     65                 2.08 %               
ALU      32                 4.24 %               
=================================================
Total COMBINATIONAL LOGIC in the block video_top.key_debounceN_50000000_100000000:	97 (1.27 % Utilization)

--------------------------------------------------------------------------------------
########   Utilization report for  cell:   key_debounceN_50000000_200000000   ########
Instance path:   video_top.key_debounceN_50000000_200000000                           
======================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     36                 1.18 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block video_top.key_debounceN_50000000_200000000:	36 (0.47 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     56                 1.79 %               
ALU      32                 4.24 %               
=================================================
Total COMBINATIONAL LOGIC in the block video_top.key_debounceN_50000000_200000000:	88 (1.16 % Utilization)

-------------------------------------------------------------
########   Utilization report for  cell:   syn_gen   ########
Instance path:   video_top.syn_gen                           
=============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     38                 1.25 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block video_top.syn_gen:	38 (0.50 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     65                 2.08 %               
ALU      32                 4.24 %               
=================================================
Total COMBINATIONAL LOGIC in the block video_top.syn_gen:	97 (1.27 % Utilization)

--------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   vfb_top_8388608_1024s_1024s_28s_128s_16s_16s   ########
Instance path:   video_top.vfb_top_8388608_1024s_1024s_28s_128s_16s_16s                           
==================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     350                11.5 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block video_top.vfb_top_8388608_1024s_1024s_28s_128s_16s_16s:	350 (4.60 % Utilization)


COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          621                19.8 %               
MUX2_LUT5     44                 41.5 %               
MUX2_LUT6     20                 44.4 %               
ALU           166                22 %                 
======================================================
Total COMBINATIONAL LOGIC in the block video_top.vfb_top_8388608_1024s_1024s_28s_128s_16s_16s:	851 (11.18 % Utilization)


MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     8                  42.1 %               
============================================================
Total MEMORY ELEMENTS in the block video_top.vfb_top_8388608_1024s_1024s_28s_128s_16s_16s:	8 (0.11 % Utilization)

--------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   vfb_wrapper_8388608_1024s_1024s_28s_128s_16s_16s   ########        
Instance path:   vfb_top_8388608_1024s_1024s_28s_128s_16s_16s.vfb_wrapper_8388608_1024s_1024s_28s_128s_16s_16s
==============================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     350                11.5 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block vfb_top_8388608_1024s_1024s_28s_128s_16s_16s.vfb_wrapper_8388608_1024s_1024s_28s_128s_16s_16s:	350 (4.60 % Utilization)


COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          621                19.8 %               
MUX2_LUT5     44                 41.5 %               
MUX2_LUT6     20                 44.4 %               
ALU           166                22 %                 
======================================================
Total COMBINATIONAL LOGIC in the block vfb_top_8388608_1024s_1024s_28s_128s_16s_16s.vfb_wrapper_8388608_1024s_1024s_28s_128s_16s_16s:	851 (11.18 % Utilization)


MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     8                  42.1 %               
============================================================
Total MEMORY ELEMENTS in the block vfb_top_8388608_1024s_1024s_28s_128s_16s_16s.vfb_wrapper_8388608_1024s_1024s_28s_128s_16s_16s:	8 (0.11 % Utilization)

--------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   dma_bus_arbiter_28s_128s_1_2_4_8   ########            
Instance path:   vfb_wrapper_8388608_1024s_1024s_28s_128s_16s_16s.dma_bus_arbiter_28s_128s_1_2_4_8
==================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     5                  0.1640 %             
======================================================
Total SEQUENTIAL ELEMENTS in the block vfb_wrapper_8388608_1024s_1024s_28s_128s_16s_16s.dma_bus_arbiter_28s_128s_1_2_4_8:	5 (0.07 % Utilization)


COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          301                9.61 %               
MUX2_LUT5     1                  0.9430 %             
======================================================
Total COMBINATIONAL LOGIC in the block vfb_wrapper_8388608_1024s_1024s_28s_128s_16s_16s.dma_bus_arbiter_28s_128s_1_2_4_8:	302 (3.97 % Utilization)

-----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   dma_frame_buffer_8388608_1024s_1024s_28s_128s_16s_16s   ########            
Instance path:   vfb_wrapper_8388608_1024s_1024s_28s_128s_16s_16s.dma_frame_buffer_8388608_1024s_1024s_28s_128s_16s_16s
=======================================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     345                11.3 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block vfb_wrapper_8388608_1024s_1024s_28s_128s_16s_16s.dma_frame_buffer_8388608_1024s_1024s_28s_128s_16s_16s:	345 (4.53 % Utilization)


COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          320                10.2 %               
MUX2_LUT5     43                 40.6 %               
MUX2_LUT6     20                 44.4 %               
ALU           166                22 %                 
======================================================
Total COMBINATIONAL LOGIC in the block vfb_wrapper_8388608_1024s_1024s_28s_128s_16s_16s.dma_frame_buffer_8388608_1024s_1024s_28s_128s_16s_16s:	549 (7.22 % Utilization)


MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     8                  42.1 %               
============================================================
Total MEMORY ELEMENTS in the block vfb_wrapper_8388608_1024s_1024s_28s_128s_16s_16s.dma_frame_buffer_8388608_1024s_1024s_28s_128s_16s_16s:	8 (0.11 % Utilization)

-------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   dma_frame_ctrl_8388608_28s   ########                 
Instance path:   dma_frame_buffer_8388608_1024s_1024s_28s_128s_16s_16s.dma_frame_ctrl_8388608_28s
=================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     18                 0.5920 %             
======================================================
Total SEQUENTIAL ELEMENTS in the block dma_frame_buffer_8388608_1024s_1024s_28s_128s_16s_16s.dma_frame_ctrl_8388608_28s:	18 (0.24 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     4                  0.1280 %             
=================================================
Total COMBINATIONAL LOGIC in the block dma_frame_buffer_8388608_1024s_1024s_28s_128s_16s_16s.dma_frame_ctrl_8388608_28s:	4 (0.05 % Utilization)

--------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   dma_read_ctrl_1024s_28s_128s_16s_16s_64s_128s_6s_8s   ########                 
Instance path:   dma_frame_buffer_8388608_1024s_1024s_28s_128s_16s_16s.dma_read_ctrl_1024s_28s_128s_16s_16s_64s_128s_6s_8s
==========================================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     164                5.39 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block dma_frame_buffer_8388608_1024s_1024s_28s_128s_16s_16s.dma_read_ctrl_1024s_28s_128s_16s_16s_64s_128s_6s_8s:	164 (2.16 % Utilization)


COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          192                6.13 %               
MUX2_LUT5     38                 35.8 %               
MUX2_LUT6     18                 40 %                 
ALU           91                 12.1 %               
======================================================
Total COMBINATIONAL LOGIC in the block dma_frame_buffer_8388608_1024s_1024s_28s_128s_16s_16s.dma_read_ctrl_1024s_28s_128s_16s_16s_64s_128s_6s_8s:	339 (4.46 % Utilization)


MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     4                  21.1 %               
============================================================
Total MEMORY ELEMENTS in the block dma_frame_buffer_8388608_1024s_1024s_28s_128s_16s_16s.dma_read_ctrl_1024s_28s_128s_16s_16s_64s_128s_6s_8s:	4 (0.05 % Utilization)

-----------------------------------------------------------------------------------------
########   Utilization report for  cell:   fifo_dma_read_128_16   ########               
Instance path:   dma_read_ctrl_1024s_28s_128s_16s_16s_64s_128s_6s_8s.fifo_dma_read_128_16
=========================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     102                3.36 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block dma_read_ctrl_1024s_28s_128s_16s_16s_64s_128s_6s_8s.fifo_dma_read_128_16:	102 (1.34 % Utilization)


COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          133                4.25 %               
MUX2_LUT5     38                 35.8 %               
MUX2_LUT6     18                 40 %                 
ALU           43                 5.7 %                
======================================================
Total COMBINATIONAL LOGIC in the block dma_read_ctrl_1024s_28s_128s_16s_16s_64s_128s_6s_8s.fifo_dma_read_128_16:	232 (3.05 % Utilization)


MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     4                  21.1 %               
============================================================
Total MEMORY ELEMENTS in the block dma_read_ctrl_1024s_28s_128s_16s_16s_64s_128s_6s_8s.fifo_dma_read_128_16:	4 (0.05 % Utilization)

---------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~fifo\.fifo_dma_read_128_16_\    ########
Instance path:   fifo_dma_read_128_16.\\\~fifo\.fifo_dma_read_128_16_\                 
=======================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     102                3.36 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block fifo_dma_read_128_16.\\\~fifo\.fifo_dma_read_128_16_\ :	102 (1.34 % Utilization)


COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          133                4.25 %               
MUX2_LUT5     38                 35.8 %               
MUX2_LUT6     18                 40 %                 
ALU           43                 5.7 %                
======================================================
Total COMBINATIONAL LOGIC in the block fifo_dma_read_128_16.\\\~fifo\.fifo_dma_read_128_16_\ :	232 (3.05 % Utilization)


MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     4                  21.1 %               
============================================================
Total MEMORY ELEMENTS in the block fifo_dma_read_128_16.\\\~fifo\.fifo_dma_read_128_16_\ :	4 (0.05 % Utilization)

--------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   dma_write_ctrl_1024s_28s_128s_16s_16s_64s_64s_6s_8s   ########                 
Instance path:   dma_frame_buffer_8388608_1024s_1024s_28s_128s_16s_16s.dma_write_ctrl_1024s_28s_128s_16s_16s_64s_64s_6s_8s
==========================================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     163                5.36 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block dma_frame_buffer_8388608_1024s_1024s_28s_128s_16s_16s.dma_write_ctrl_1024s_28s_128s_16s_16s_64s_64s_6s_8s:	163 (2.14 % Utilization)


COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          124                3.96 %               
MUX2_LUT5     5                  4.72 %               
MUX2_LUT6     2                  4.44 %               
ALU           75                 9.93 %               
======================================================
Total COMBINATIONAL LOGIC in the block dma_frame_buffer_8388608_1024s_1024s_28s_128s_16s_16s.dma_write_ctrl_1024s_28s_128s_16s_16s_64s_64s_6s_8s:	206 (2.71 % Utilization)


MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     4                  21.1 %               
============================================================
Total MEMORY ELEMENTS in the block dma_frame_buffer_8388608_1024s_1024s_28s_128s_16s_16s.dma_write_ctrl_1024s_28s_128s_16s_16s_64s_64s_6s_8s:	4 (0.05 % Utilization)

------------------------------------------------------------------------------------------
########   Utilization report for  cell:   fifo_dma_write_16_128   ########               
Instance path:   dma_write_ctrl_1024s_28s_128s_16s_16s_64s_64s_6s_8s.fifo_dma_write_16_128
==========================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     106                3.49 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block dma_write_ctrl_1024s_28s_128s_16s_16s_64s_64s_6s_8s.fifo_dma_write_16_128:	106 (1.39 % Utilization)


COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          83                 2.65 %               
MUX2_LUT5     5                  4.72 %               
MUX2_LUT6     2                  4.44 %               
ALU           43                 5.7 %                
======================================================
Total COMBINATIONAL LOGIC in the block dma_write_ctrl_1024s_28s_128s_16s_16s_64s_64s_6s_8s.fifo_dma_write_16_128:	133 (1.75 % Utilization)


MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     4                  21.1 %               
============================================================
Total MEMORY ELEMENTS in the block dma_write_ctrl_1024s_28s_128s_16s_16s_64s_64s_6s_8s.fifo_dma_write_16_128:	4 (0.05 % Utilization)

----------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~fifo\.fifo_dma_write_16_128_\    ########
Instance path:   fifo_dma_write_16_128.\\\~fifo\.fifo_dma_write_16_128_\                
========================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     106                3.49 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block fifo_dma_write_16_128.\\\~fifo\.fifo_dma_write_16_128_\ :	106 (1.39 % Utilization)


COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          83                 2.65 %               
MUX2_LUT5     5                  4.72 %               
MUX2_LUT6     2                  4.44 %               
ALU           43                 5.7 %                
======================================================
Total COMBINATIONAL LOGIC in the block fifo_dma_write_16_128.\\\~fifo\.fifo_dma_write_16_128_\ :	133 (1.75 % Utilization)


MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     4                  21.1 %               
============================================================
Total MEMORY ELEMENTS in the block fifo_dma_write_16_128.\\\~fifo\.fifo_dma_write_16_128_\ :	4 (0.05 % Utilization)


##### END OF AREA REPORT #####]

