<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>CPACR</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">CPACR, Architectural Feature Access Control Register</h1><p>The CPACR characteristics are:</p><h2>Purpose</h2>
          <p>Controls access to trace, and to Advanced SIMD and floating-point functionality from EL0, EL1, and EL3.</p>
        <p>This 
        register
       is part of the Other system control registers functional group.</p><h2>Configuration</h2>
          <p>Bits in the <a href="AArch32-nsacr.html">NSACR</a> control Non-secure access to the CPACR fields. See the field descriptions for more information.</p>
        
          <div class="note"><span class="note-header">Note</span>
            <p>In the register field descriptions, controls are described as applying at specified Privilege levels. This is because, in Secure state, a PL1 control:</p>
            <ul>
              <li>
                Applies to execution in a Secure EL3 mode when EL3 is using AArch32.
              </li>
              <li>
                Applies to execution in a Secure EL1 mode when EL3 is using AArch64.
              </li>
            </ul>
            <p>See <span class="xref">'Security state, Exception levels, and AArch32 execution privilege' in the ARMv8 ARM, section G1.7</span>.</p>
          </div>
        <p>
                Some or all RW fields of this register have defined reset values. 
                
                Otherwise,
                
                RW fields in this register reset to architecturally <span class="arm-defined-word">UNKNOWN</span> values.
              </p><h2>Attributes</h2>
          <p>CPACR is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The CPACR bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="1"><a href="#ASEDIS">ASEDIS</a></td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="1"><a href="#TRCDIS">TRCDIS</a></td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="2"><a href="#cp11">cp11</a></td><td class="lr" colspan="2"><a href="#cp10">cp10</a></td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td></tr></tbody></table><h4 id="ASEDIS">ASEDIS, bit [31]
              </h4>
              <p>Disables PL0 and PL1 execution of Advanced SIMD instructions.</p>
            <table class="valuetable"><tr><th>ASEDIS</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>This control permits execution of Advanced SIMD instructions at PL0 and PL1.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>All instruction encodings that are Advanced SIMD instruction encodings, but are not also floating-point instruction encodings, are <span class="arm-defined-word">UNDEFINED</span> at PL0 and PL1.</p>
                </td></tr></table>
              <p>If the implementation does not include Advanced SIMD and floating-point functionality, this field is <span class="arm-defined-word">RES0</span>. Otherwise, it is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether this field is implemented as a RW field. If it is not implemented as a RW field, it is RAZ/WI.</p>
            
              <p>If EL3 is implemented and is using AArch32, and the value of <a href="AArch32-nsacr.html">NSACR</a>.NSASEDIS is 1, this field behaves as RAO/WI in Non-secure state, regardless of its actual value. This applies even if the field is implemented as RAZ/WI.</p>
            
              <p>For the list of instructions affected by this field, see <span class="xref">'Controls of Advanced SIMD operation that do not apply to floating-point operation' in the ARMv8 ARM, section E1</span>.</p>
            
              <p>See the description of CPACR.cp10 for a list of other controls that can disable or trap execution of Advanced SIMD instructions in AArch32 state.</p>
            <p>When this register has an architecturally-defined reset value, if this field is implemented as an RW field, it resets to <span class="binarynumber">0</span>.</p><h4 id="0">
                Bits [30:29]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="TRCDIS">TRCDIS, bit [28]
              </h4>
              <p>Traps PL0 and PL1 System register accesses to all implemented trace registers to Undefined mode.</p>
            <table class="valuetable"><tr><th>TRCDIS</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>This control has no effect on PL0 and PL1 System register accesses to trace registers.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>PL0 and PL1 System register accesses to all implemented trace registers are trapped to Undefined mode.</p>
                </td></tr></table>
              <p>If the implementation does not include a trace macrocell, or does not include a System register interface to the trace macrocell registers, this field is <span class="arm-defined-word">RES0</span>. Otherwise, it is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether this field is implemented as a RW field. If it is not implemented as a RW field, it is RAZ/WI.</p>
            
              <p>If EL3 is implemented and is using AArch32, and the value of <a href="AArch32-nsacr.html">NSACR</a>.NSTRCDIS is 1, this field behaves as RAO/WI in Non-secure state, regardless of its actual value. This applies even if the field is implemented as RAZ/WI.</p>
            
              <div class="note"><span class="note-header">Note</span>
                <ul>
                  <li>
                    The ETMv4 architecture does not permit EL0 to access the trace registers. If the implementation includes an ETMv4 implementation, EL0 accesses to the trace registers are <span class="arm-defined-word">UNDEFINED</span>.
                  </li>
                  <li>
                    The architecture does not provide traps on trace register accesses through the optional memory-mapped external debug interface.
                  </li>
                </ul>
              </div>
            
              <p>System register accesses to the trace registers can have side-effects. When a System register access is trapped, any side-effects that are normally associated with the access do not occur before the exception is taken.</p>
            <p>When this register has an architecturally-defined reset value, if this field is implemented as an RW field, it resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="0">
                Bits [27:24]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="cp11">cp11, bits [23:22]
                  </h4>
              <p>The value of this field is ignored. If this field is programmed with a different value to the cp10 field then this field is <span class="arm-defined-word">UNKNOWN</span> on a direct read of the CPACR.</p>
            
              <p>If the implementation does not include Advanced SIMD and floating-point functionality, this field is <span class="arm-defined-word">RES0</span>.</p>
            
              <p>In Non-secure state, if EL3 is implemented and is using AArch32, when the value of <a href="AArch32-nsacr.html">NSACR</a>.cp10 is 0, this field behaves as RAZ/WI, regardless of its actual value.</p>
            <p>When this register has an architecturally-defined reset value, if this field is implemented as an RW field, it resets to <span class="binarynumber">0</span>.</p><h4 id="cp10">cp10, bits [21:20]
                  </h4>
              <p>Defines the access rights for the floating-point and Advanced SIMD functionality. Possible values of the field are:</p>
            <table class="valuetable"><tr><th>cp10</th><th>Meaning</th></tr><tr><td class="bitfield">00</td><td>
                  <p>PL0 and PL1 accesses to floating-point and Advanced SIMD registers or instructions are <span class="arm-defined-word">UNDEFINED</span>.</p>
                </td></tr><tr><td class="bitfield">01</td><td>
                  <p>PL0 accesses to floating-point and Advanced SIMD registers or instructions are <span class="arm-defined-word">UNDEFINED</span>. </p>
                </td></tr><tr><td class="bitfield">10</td><td>
                  <p>Reserved. The effect of programming this field to this value is <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span>. See <span class="xref">'Unallocated values in fields of AArch32 System registers and translation table entries' in the ARMv8 ARM, section J1.1.11</span>.</p>
                </td></tr><tr><td class="bitfield">11</td><td>
                  <p>This control permits full access to the floating-point and Advanced SIMD functionality from PL0 and PL1.</p>
                </td></tr></table>
              <p>The floating-point and Advanced SIMD features controlled by these fields are:</p>
            
              <ul>
                <li>
                  Execution of any floating-point or Advanced SIMD instruction.
                </li>
                <li>
                  Any access to the Advanced SIMD and floating-point registers D0-D31 and their views as S0-S31 and Q0-Q15.
                </li>
                <li>
                  Any access to the <a href="AArch32-fpscr.html">FPSCR</a>, <a href="AArch32-fpsid.html">FPSID</a>, <a href="AArch32-mvfr0.html">MVFR0</a>, <a href="AArch32-mvfr1.html">MVFR1</a>, <a href="AArch32-mvfr2.html">MVFR2</a>, or <a href="AArch32-fpexc.html">FPEXC</a> System registers.
                </li>
              </ul>
            
              <div class="note"><span class="note-header">Note</span>
                <p>The <a href="AArch32-cpacr.html">CPACR</a> has no effect on floating-point and Advanced SIMD accesses from PL2. These can be disabled by the <a href="AArch32-hcptr.html">HCPTR</a>.TCP10 field.</p>
              </div>
            
              <p>If the implementation does not include Advanced SIMD and floating-point functionality, this field is <span class="arm-defined-word">RES0</span>.</p>
            
              <p>In Non-secure state, if EL3 is implemented and is using AArch32, when the value of <a href="AArch32-nsacr.html">NSACR</a>.cp10 is 0, this field behaves as RAZ/WI, regardless of its actual value.</p>
            
              <p>Execution of floating-point and Advanced SIMD instructions in AArch32 state can be disabled or trapped by the following controls:</p>
            
              <ul>
                <li>
                  CPACR.cp10, or, if executing at EL0, CPACR_EL1.FPEN.
                </li>
                <li>
                  <a href="AArch32-fpexc.html">FPEXC</a>.EN.
                </li>
                <li>
                  If executing in Non-secure state:<ul><li><a href="AArch32-hcptr.html">HCPTR</a>.TCP10, or if EL2 is using AArch64, CPTR_EL2.TFP.</li><li><a href="AArch32-nsacr.html">NSACR</a>.cp10, or if EL3 is using AArch64, CPTR_EL3.TFP.</li></ul>
                </li>
                <li>
                  For Advanced SIMD instructions only:<ul><li>CPACR.ASEDIS.</li><li>If executing in Non-secure state, <a href="AArch32-hcptr.html">HCPTR</a>.TASE and <a href="AArch32-nsacr.html">NSACR</a>.NSTRCDIS.</li></ul>
                </li>
              </ul>
            
              <p>See the descriptions of the controls for more information.</p>
            <p>When this register has an architecturally-defined reset value, if this field is implemented as an RW field, it resets to <span class="binarynumber">0</span>.</p><h4 id="0">
                Bits [19:0]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <div class="access_mechanisms"><h2>Accessing the CPACR</h2><div class="access_instructions"><div class="access_instruction"><p>This register can be read using MRC with the following syntax:</p><p class="asm-code">MRC  
    &lt;syntax&gt;</p></div><div class="access_instruction"><p>This register can be written using MCR with the following syntax:</p><p class="asm-code">MCR  
    &lt;syntax&gt;</p></div><p>This syntax uses the following encoding in the System instruction encoding space:</p><table class="access_instructions"><tr><th rowspan="1">
        &lt;syntax&gt;
      </th><th>opc1</th><th>opc2</th><th>CRn</th><th>coproc</th><th>CRm</th></tr><tr><td>p15, 0, 
                &lt;Rt&gt;, c1, c0, 2</td><td>000</td><td>010</td><td>0001</td><td>1111</td><td>0000</td></tr></table><ul></ul></div><h3>Accessibility</h3><p>The register is accessible as follows:</p><table class="accessibility"><tr><th rowspan="2">
        &lt;syntax&gt;
      </th><th class="accessibility_control" colspan="1">
          Control
        </th><th colspan="3">
        Accessibility
      </th></tr><tr><th class="accessibility_control">TGE</th><th>EL0</th><th>EL1</th><th>EL2</th></tr><tr><td>p15, 0, 
                &lt;Rt&gt;, c1, c0, 2</td><td class="accessibility_control">0</td><td>
        -
      </td><td>RW</td><td>RW</td></tr><tr><td>p15, 0, 
                &lt;Rt&gt;, c1, c0, 2</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        n/a
      </td><td>RW</td></tr></table><h3>Traps and enables</h3><div class="traps_intro"><p>For a description of the prioritization of any generated exceptions, see section G1.11.2 (Exception priority order) in the <i>ARM<sup>®</sup> Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile</i> for exceptions taken to AArch32 state, and section D1.13.2 (Synchronous exception prioritization) for exceptions taken to AArch64 state. Subject to the prioritization rules, the following traps and enables are applicable when accessing this register.</p></div><p>
        When
        EL2 is implemented
        :
      </p><ul><li><p>If <a href="AArch32-hcptr.html">HCPTR</a>.TCPAC==1, accesses to this register from EL1 are trapped to Hyp mode.</p></li><li><p>If <a href="AArch32-hstr.html">HSTR</a>.T1==1, accesses to this register from EL1 are trapped to Hyp mode.</p></li></ul></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">10/08/2016 10:36</p><p class="copyconf">Copyright © 2010-2016 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
