
../repos/coreutils/src/test:     file format elf32-littlearm


Disassembly of section .init:

00010d68 <.init>:
   10d68:	push	{r3, lr}
   10d6c:	bl	1102c <__lxstat64@plt+0x4c>
   10d70:	pop	{r3, pc}

Disassembly of section .plt:

00010d74 <calloc@plt-0x14>:
   10d74:	push	{lr}		; (str lr, [sp, #-4]!)
   10d78:	ldr	lr, [pc, #4]	; 10d84 <calloc@plt-0x4>
   10d7c:	add	lr, pc, lr
   10d80:	ldr	pc, [lr, #8]!
   10d84:	andeq	r6, r1, ip, ror r2

00010d88 <calloc@plt>:
   10d88:	add	ip, pc, #0, 12
   10d8c:	add	ip, ip, #90112	; 0x16000
   10d90:	ldr	pc, [ip, #636]!	; 0x27c

00010d94 <fputs_unlocked@plt>:
   10d94:	add	ip, pc, #0, 12
   10d98:	add	ip, ip, #90112	; 0x16000
   10d9c:	ldr	pc, [ip, #628]!	; 0x274

00010da0 <raise@plt>:
   10da0:	add	ip, pc, #0, 12
   10da4:	add	ip, ip, #90112	; 0x16000
   10da8:	ldr	pc, [ip, #620]!	; 0x26c

00010dac <strcmp@plt>:
   10dac:	add	ip, pc, #0, 12
   10db0:	add	ip, ip, #90112	; 0x16000
   10db4:	ldr	pc, [ip, #612]!	; 0x264

00010db8 <strtol@plt>:
   10db8:	add	ip, pc, #0, 12
   10dbc:	add	ip, ip, #90112	; 0x16000
   10dc0:	ldr	pc, [ip, #604]!	; 0x25c

00010dc4 <fflush@plt>:
   10dc4:	add	ip, pc, #0, 12
   10dc8:	add	ip, ip, #90112	; 0x16000
   10dcc:	ldr	pc, [ip, #596]!	; 0x254

00010dd0 <free@plt>:
   10dd0:	add	ip, pc, #0, 12
   10dd4:	add	ip, ip, #90112	; 0x16000
   10dd8:	ldr	pc, [ip, #588]!	; 0x24c

00010ddc <_exit@plt>:
   10ddc:	add	ip, pc, #0, 12
   10de0:	add	ip, ip, #90112	; 0x16000
   10de4:	ldr	pc, [ip, #580]!	; 0x244

00010de8 <memcpy@plt>:
   10de8:	add	ip, pc, #0, 12
   10dec:	add	ip, ip, #90112	; 0x16000
   10df0:	ldr	pc, [ip, #572]!	; 0x23c

00010df4 <mbsinit@plt>:
   10df4:	add	ip, pc, #0, 12
   10df8:	add	ip, ip, #90112	; 0x16000
   10dfc:	ldr	pc, [ip, #564]!	; 0x234

00010e00 <dcgettext@plt>:
   10e00:	add	ip, pc, #0, 12
   10e04:	add	ip, ip, #90112	; 0x16000
   10e08:	ldr	pc, [ip, #556]!	; 0x22c

00010e0c <realloc@plt>:
   10e0c:	add	ip, pc, #0, 12
   10e10:	add	ip, ip, #90112	; 0x16000
   10e14:	ldr	pc, [ip, #548]!	; 0x224

00010e18 <textdomain@plt>:
   10e18:	add	ip, pc, #0, 12
   10e1c:	add	ip, ip, #90112	; 0x16000
   10e20:	ldr	pc, [ip, #540]!	; 0x21c

00010e24 <geteuid@plt>:
   10e24:	add	ip, pc, #0, 12
   10e28:	add	ip, ip, #90112	; 0x16000
   10e2c:	ldr	pc, [ip, #532]!	; 0x214

00010e30 <iswprint@plt>:
   10e30:	add	ip, pc, #0, 12
   10e34:	add	ip, ip, #90112	; 0x16000
   10e38:	ldr	pc, [ip, #524]!	; 0x20c

00010e3c <getegid@plt>:
   10e3c:	add	ip, pc, #0, 12
   10e40:	add	ip, ip, #90112	; 0x16000
   10e44:	ldr	pc, [ip, #516]!	; 0x204

00010e48 <fwrite@plt>:
   10e48:	add	ip, pc, #0, 12
   10e4c:	add	ip, ip, #90112	; 0x16000
   10e50:	ldr	pc, [ip, #508]!	; 0x1fc

00010e54 <lseek64@plt>:
   10e54:	add	ip, pc, #0, 12
   10e58:	add	ip, ip, #90112	; 0x16000
   10e5c:	ldr	pc, [ip, #500]!	; 0x1f4

00010e60 <__ctype_get_mb_cur_max@plt>:
   10e60:	add	ip, pc, #0, 12
   10e64:	add	ip, ip, #90112	; 0x16000
   10e68:	ldr	pc, [ip, #492]!	; 0x1ec

00010e6c <__fpending@plt>:
   10e6c:	add	ip, pc, #0, 12
   10e70:	add	ip, ip, #90112	; 0x16000
   10e74:	ldr	pc, [ip, #484]!	; 0x1e4

00010e78 <ferror_unlocked@plt>:
   10e78:	add	ip, pc, #0, 12
   10e7c:	add	ip, ip, #90112	; 0x16000
   10e80:	ldr	pc, [ip, #476]!	; 0x1dc

00010e84 <mbrtowc@plt>:
   10e84:	add	ip, pc, #0, 12
   10e88:	add	ip, ip, #90112	; 0x16000
   10e8c:	ldr	pc, [ip, #468]!	; 0x1d4

00010e90 <error@plt>:
   10e90:	add	ip, pc, #0, 12
   10e94:	add	ip, ip, #90112	; 0x16000
   10e98:	ldr	pc, [ip, #460]!	; 0x1cc

00010e9c <malloc@plt>:
   10e9c:	add	ip, pc, #0, 12
   10ea0:	add	ip, ip, #90112	; 0x16000
   10ea4:	ldr	pc, [ip, #452]!	; 0x1c4

00010ea8 <error_at_line@plt>:
   10ea8:	add	ip, pc, #0, 12
   10eac:	add	ip, ip, #90112	; 0x16000
   10eb0:	ldr	pc, [ip, #444]!	; 0x1bc

00010eb4 <__libc_start_main@plt>:
   10eb4:	add	ip, pc, #0, 12
   10eb8:	add	ip, ip, #90112	; 0x16000
   10ebc:	ldr	pc, [ip, #436]!	; 0x1b4

00010ec0 <__freading@plt>:
   10ec0:	add	ip, pc, #0, 12
   10ec4:	add	ip, ip, #90112	; 0x16000
   10ec8:	ldr	pc, [ip, #428]!	; 0x1ac

00010ecc <__gmon_start__@plt>:
   10ecc:	add	ip, pc, #0, 12
   10ed0:	add	ip, ip, #90112	; 0x16000
   10ed4:	ldr	pc, [ip, #420]!	; 0x1a4

00010ed8 <__ctype_b_loc@plt>:
   10ed8:	add	ip, pc, #0, 12
   10edc:	add	ip, ip, #90112	; 0x16000
   10ee0:	ldr	pc, [ip, #412]!	; 0x19c

00010ee4 <exit@plt>:
   10ee4:	add	ip, pc, #0, 12
   10ee8:	add	ip, ip, #90112	; 0x16000
   10eec:	ldr	pc, [ip, #404]!	; 0x194

00010ef0 <bcmp@plt>:
   10ef0:	add	ip, pc, #0, 12
   10ef4:	add	ip, ip, #90112	; 0x16000
   10ef8:	ldr	pc, [ip, #396]!	; 0x18c

00010efc <strlen@plt>:
   10efc:	add	ip, pc, #0, 12
   10f00:	add	ip, ip, #90112	; 0x16000
   10f04:	ldr	pc, [ip, #388]!	; 0x184

00010f08 <__errno_location@plt>:
   10f08:	add	ip, pc, #0, 12
   10f0c:	add	ip, ip, #90112	; 0x16000
   10f10:	ldr	pc, [ip, #380]!	; 0x17c

00010f14 <__cxa_atexit@plt>:
   10f14:	add	ip, pc, #0, 12
   10f18:	add	ip, ip, #90112	; 0x16000
   10f1c:	ldr	pc, [ip, #372]!	; 0x174

00010f20 <__vasprintf_chk@plt>:
   10f20:	add	ip, pc, #0, 12
   10f24:	add	ip, ip, #90112	; 0x16000
   10f28:	ldr	pc, [ip, #364]!	; 0x16c

00010f2c <memset@plt>:
   10f2c:	add	ip, pc, #0, 12
   10f30:	add	ip, ip, #90112	; 0x16000
   10f34:	ldr	pc, [ip, #356]!	; 0x164

00010f38 <__printf_chk@plt>:
   10f38:	add	ip, pc, #0, 12
   10f3c:	add	ip, ip, #90112	; 0x16000
   10f40:	ldr	pc, [ip, #348]!	; 0x15c

00010f44 <fileno@plt>:
   10f44:	add	ip, pc, #0, 12
   10f48:	add	ip, ip, #90112	; 0x16000
   10f4c:	ldr	pc, [ip, #340]!	; 0x154

00010f50 <__fprintf_chk@plt>:
   10f50:	add	ip, pc, #0, 12
   10f54:	add	ip, ip, #90112	; 0x16000
   10f58:	ldr	pc, [ip, #332]!	; 0x14c

00010f5c <fclose@plt>:
   10f5c:	add	ip, pc, #0, 12
   10f60:	add	ip, ip, #90112	; 0x16000
   10f64:	ldr	pc, [ip, #324]!	; 0x144

00010f68 <fseeko64@plt>:
   10f68:	add	ip, pc, #0, 12
   10f6c:	add	ip, ip, #90112	; 0x16000
   10f70:	ldr	pc, [ip, #316]!	; 0x13c

00010f74 <setlocale@plt>:
   10f74:	add	ip, pc, #0, 12
   10f78:	add	ip, ip, #90112	; 0x16000
   10f7c:	ldr	pc, [ip, #308]!	; 0x134

00010f80 <strrchr@plt>:
   10f80:	add	ip, pc, #0, 12
   10f84:	add	ip, ip, #90112	; 0x16000
   10f88:	ldr	pc, [ip, #300]!	; 0x12c

00010f8c <nl_langinfo@plt>:
   10f8c:	add	ip, pc, #0, 12
   10f90:	add	ip, ip, #90112	; 0x16000
   10f94:	ldr	pc, [ip, #292]!	; 0x124

00010f98 <euidaccess@plt>:
   10f98:	add	ip, pc, #0, 12
   10f9c:	add	ip, ip, #90112	; 0x16000
   10fa0:	ldr	pc, [ip, #284]!	; 0x11c

00010fa4 <bindtextdomain@plt>:
   10fa4:	add	ip, pc, #0, 12
   10fa8:	add	ip, ip, #90112	; 0x16000
   10fac:	ldr	pc, [ip, #276]!	; 0x114

00010fb0 <__xstat64@plt>:
   10fb0:	add	ip, pc, #0, 12
   10fb4:	add	ip, ip, #90112	; 0x16000
   10fb8:	ldr	pc, [ip, #268]!	; 0x10c

00010fbc <isatty@plt>:
   10fbc:	add	ip, pc, #0, 12
   10fc0:	add	ip, ip, #90112	; 0x16000
   10fc4:	ldr	pc, [ip, #260]!	; 0x104

00010fc8 <strncmp@plt>:
   10fc8:	add	ip, pc, #0, 12
   10fcc:	add	ip, ip, #90112	; 0x16000
   10fd0:	ldr	pc, [ip, #252]!	; 0xfc

00010fd4 <abort@plt>:
   10fd4:	add	ip, pc, #0, 12
   10fd8:	add	ip, ip, #90112	; 0x16000
   10fdc:	ldr	pc, [ip, #244]!	; 0xf4

00010fe0 <__lxstat64@plt>:
   10fe0:	add	ip, pc, #0, 12
   10fe4:	add	ip, ip, #90112	; 0x16000
   10fe8:	ldr	pc, [ip, #236]!	; 0xec

Disassembly of section .text:

00010ff0 <.text>:
   10ff0:	mov	fp, #0
   10ff4:	mov	lr, #0
   10ff8:	pop	{r1}		; (ldr r1, [sp], #4)
   10ffc:	mov	r2, sp
   11000:	push	{r2}		; (str r2, [sp, #-4]!)
   11004:	push	{r0}		; (str r0, [sp, #-4]!)
   11008:	ldr	ip, [pc, #16]	; 11020 <__lxstat64@plt+0x40>
   1100c:	push	{ip}		; (str ip, [sp, #-4]!)
   11010:	ldr	r0, [pc, #12]	; 11024 <__lxstat64@plt+0x44>
   11014:	ldr	r3, [pc, #12]	; 11028 <__lxstat64@plt+0x48>
   11018:	bl	10eb4 <__libc_start_main@plt>
   1101c:	bl	10fd4 <abort@plt>
   11020:	andeq	r5, r1, r4, lsl ip
   11024:	ldrdeq	r1, [r1], -r0
   11028:			; <UNDEFINED> instruction: 0x00015bb4
   1102c:	ldr	r3, [pc, #20]	; 11048 <__lxstat64@plt+0x68>
   11030:	ldr	r2, [pc, #20]	; 1104c <__lxstat64@plt+0x6c>
   11034:	add	r3, pc, r3
   11038:	ldr	r2, [r3, r2]
   1103c:	cmp	r2, #0
   11040:	bxeq	lr
   11044:	b	10ecc <__gmon_start__@plt>
   11048:	andeq	r5, r1, r4, asr #31
   1104c:	ldrdeq	r0, [r0], -r8
   11050:	ldr	r0, [pc, #24]	; 11070 <__lxstat64@plt+0x90>
   11054:	ldr	r3, [pc, #24]	; 11074 <__lxstat64@plt+0x94>
   11058:	cmp	r3, r0
   1105c:	bxeq	lr
   11060:	ldr	r3, [pc, #16]	; 11078 <__lxstat64@plt+0x98>
   11064:	cmp	r3, #0
   11068:	bxeq	lr
   1106c:	bx	r3
   11070:	andeq	r7, r2, r0, lsr r1
   11074:	andeq	r7, r2, r0, lsr r1
   11078:	andeq	r0, r0, r0
   1107c:	ldr	r0, [pc, #36]	; 110a8 <__lxstat64@plt+0xc8>
   11080:	ldr	r1, [pc, #36]	; 110ac <__lxstat64@plt+0xcc>
   11084:	sub	r1, r1, r0
   11088:	asr	r1, r1, #2
   1108c:	add	r1, r1, r1, lsr #31
   11090:	asrs	r1, r1, #1
   11094:	bxeq	lr
   11098:	ldr	r3, [pc, #16]	; 110b0 <__lxstat64@plt+0xd0>
   1109c:	cmp	r3, #0
   110a0:	bxeq	lr
   110a4:	bx	r3
   110a8:	andeq	r7, r2, r0, lsr r1
   110ac:	andeq	r7, r2, r0, lsr r1
   110b0:	andeq	r0, r0, r0
   110b4:	push	{r4, lr}
   110b8:	ldr	r4, [pc, #24]	; 110d8 <__lxstat64@plt+0xf8>
   110bc:	ldrb	r3, [r4]
   110c0:	cmp	r3, #0
   110c4:	popne	{r4, pc}
   110c8:	bl	11050 <__lxstat64@plt+0x70>
   110cc:	mov	r3, #1
   110d0:	strb	r3, [r4]
   110d4:	pop	{r4, pc}
   110d8:	andeq	r7, r2, r0, asr #2
   110dc:	b	1107c <__lxstat64@plt+0x9c>
   110e0:	push	{fp, lr}
   110e4:	mov	fp, sp
   110e8:	mov	r4, r0
   110ec:	cmp	r0, #0
   110f0:	bne	11304 <__lxstat64@plt+0x324>
   110f4:	movw	r1, #23683	; 0x5c83
   110f8:	movt	r1, #1
   110fc:	mov	r0, #0
   11100:	mov	r2, #5
   11104:	bl	10e00 <dcgettext@plt>
   11108:	movw	r5, #28988	; 0x713c
   1110c:	movt	r5, #2
   11110:	ldr	r1, [r5]
   11114:	bl	10d94 <fputs_unlocked@plt>
   11118:	movw	r1, #23768	; 0x5cd8
   1111c:	movt	r1, #1
   11120:	mov	r0, #0
   11124:	mov	r2, #5
   11128:	bl	10e00 <dcgettext@plt>
   1112c:	ldr	r1, [r5]
   11130:	bl	10d94 <fputs_unlocked@plt>
   11134:	movw	r1, #23817	; 0x5d09
   11138:	movt	r1, #1
   1113c:	mov	r0, #0
   11140:	mov	r2, #5
   11144:	bl	10e00 <dcgettext@plt>
   11148:	ldr	r1, [r5]
   1114c:	bl	10d94 <fputs_unlocked@plt>
   11150:	movw	r1, #23862	; 0x5d36
   11154:	movt	r1, #1
   11158:	mov	r0, #0
   1115c:	mov	r2, #5
   11160:	bl	10e00 <dcgettext@plt>
   11164:	ldr	r1, [r5]
   11168:	bl	10d94 <fputs_unlocked@plt>
   1116c:	movw	r1, #23916	; 0x5d6c
   11170:	movt	r1, #1
   11174:	mov	r0, #0
   11178:	mov	r2, #5
   1117c:	bl	10e00 <dcgettext@plt>
   11180:	ldr	r1, [r5]
   11184:	bl	10d94 <fputs_unlocked@plt>
   11188:	movw	r1, #24036	; 0x5de4
   1118c:	movt	r1, #1
   11190:	mov	r0, #0
   11194:	mov	r2, #5
   11198:	bl	10e00 <dcgettext@plt>
   1119c:	ldr	r1, [r5]
   111a0:	bl	10d94 <fputs_unlocked@plt>
   111a4:	movw	r1, #24285	; 0x5edd
   111a8:	movt	r1, #1
   111ac:	mov	r0, #0
   111b0:	mov	r2, #5
   111b4:	bl	10e00 <dcgettext@plt>
   111b8:	ldr	r1, [r5]
   111bc:	bl	10d94 <fputs_unlocked@plt>
   111c0:	movw	r1, #24535	; 0x5fd7
   111c4:	movt	r1, #1
   111c8:	mov	r0, #0
   111cc:	mov	r2, #5
   111d0:	bl	10e00 <dcgettext@plt>
   111d4:	ldr	r1, [r5]
   111d8:	bl	10d94 <fputs_unlocked@plt>
   111dc:	movw	r1, #24911	; 0x614f
   111e0:	movt	r1, #1
   111e4:	mov	r0, #0
   111e8:	mov	r2, #5
   111ec:	bl	10e00 <dcgettext@plt>
   111f0:	ldr	r1, [r5]
   111f4:	bl	10d94 <fputs_unlocked@plt>
   111f8:	movw	r1, #25100	; 0x620c
   111fc:	movt	r1, #1
   11200:	mov	r0, #0
   11204:	mov	r2, #5
   11208:	bl	10e00 <dcgettext@plt>
   1120c:	ldr	r1, [r5]
   11210:	bl	10d94 <fputs_unlocked@plt>
   11214:	movw	r1, #25271	; 0x62b7
   11218:	movt	r1, #1
   1121c:	mov	r0, #0
   11220:	mov	r2, #5
   11224:	bl	10e00 <dcgettext@plt>
   11228:	ldr	r1, [r5]
   1122c:	bl	10d94 <fputs_unlocked@plt>
   11230:	movw	r1, #25546	; 0x63ca
   11234:	movt	r1, #1
   11238:	mov	r0, #0
   1123c:	mov	r2, #5
   11240:	bl	10e00 <dcgettext@plt>
   11244:	ldr	r1, [r5]
   11248:	bl	10d94 <fputs_unlocked@plt>
   1124c:	movw	r1, #25906	; 0x6532
   11250:	movt	r1, #1
   11254:	mov	r0, #0
   11258:	mov	r2, #5
   1125c:	bl	10e00 <dcgettext@plt>
   11260:	ldr	r1, [r5]
   11264:	bl	10d94 <fputs_unlocked@plt>
   11268:	movw	r1, #26193	; 0x6651
   1126c:	movt	r1, #1
   11270:	mov	r0, #0
   11274:	mov	r2, #5
   11278:	bl	10e00 <dcgettext@plt>
   1127c:	ldr	r1, [r5]
   11280:	bl	10d94 <fputs_unlocked@plt>
   11284:	movw	r1, #26418	; 0x6732
   11288:	movt	r1, #1
   1128c:	mov	r0, #0
   11290:	mov	r2, #5
   11294:	bl	10e00 <dcgettext@plt>
   11298:	ldr	r1, [r5]
   1129c:	bl	10d94 <fputs_unlocked@plt>
   112a0:	movw	r1, #26540	; 0x67ac
   112a4:	movt	r1, #1
   112a8:	mov	r0, #0
   112ac:	mov	r2, #5
   112b0:	bl	10e00 <dcgettext@plt>
   112b4:	ldr	r1, [r5]
   112b8:	bl	10d94 <fputs_unlocked@plt>
   112bc:	movw	r1, #26676	; 0x6834
   112c0:	movt	r1, #1
   112c4:	mov	r0, #0
   112c8:	mov	r2, #5
   112cc:	bl	10e00 <dcgettext@plt>
   112d0:	mov	r5, r0
   112d4:	movw	r1, #26867	; 0x68f3
   112d8:	movt	r1, #1
   112dc:	mov	r0, #0
   112e0:	mov	r2, #5
   112e4:	bl	10e00 <dcgettext@plt>
   112e8:	mov	r2, r0
   112ec:	mov	r0, #1
   112f0:	mov	r1, r5
   112f4:	bl	10f38 <__printf_chk@plt>
   112f8:	bl	11348 <__lxstat64@plt+0x368>
   112fc:	mov	r0, r4
   11300:	bl	10ee4 <exit@plt>
   11304:	movw	r0, #28984	; 0x7138
   11308:	movt	r0, #2
   1130c:	ldr	r5, [r0]
   11310:	movw	r1, #23644	; 0x5c5c
   11314:	movt	r1, #1
   11318:	mov	r0, #0
   1131c:	mov	r2, #5
   11320:	bl	10e00 <dcgettext@plt>
   11324:	mov	r2, r0
   11328:	movw	r0, #29016	; 0x7158
   1132c:	movt	r0, #2
   11330:	ldr	r3, [r0]
   11334:	mov	r0, r5
   11338:	mov	r1, #1
   1133c:	bl	10f50 <__fprintf_chk@plt>
   11340:	mov	r0, r4
   11344:	bl	10ee4 <exit@plt>
   11348:	push	{r4, r5, r6, sl, fp, lr}
   1134c:	add	fp, sp, #16
   11350:	sub	sp, sp, #56	; 0x38
   11354:	movw	r0, #27544	; 0x6b98
   11358:	movt	r0, #1
   1135c:	add	r1, r0, #32
   11360:	mov	r2, #48	; 0x30
   11364:	vld1.64	{d16-d17}, [r1]
   11368:	mov	r6, sp
   1136c:	add	r1, r6, #32
   11370:	add	r3, r0, #16
   11374:	vld1.64	{d18-d19}, [r0], r2
   11378:	vld1.64	{d20-d21}, [r3]
   1137c:	vldr	d22, [r0]
   11380:	vst1.64	{d16-d17}, [r1]
   11384:	add	r0, r6, #16
   11388:	vst1.64	{d20-d21}, [r0]
   1138c:	mov	r0, r6
   11390:	vst1.64	{d18-d19}, [r0], r2
   11394:	vstr	d22, [r0]
   11398:	ldr	r1, [sp]
   1139c:	cmp	r1, #0
   113a0:	movw	r4, #26881	; 0x6901
   113a4:	movt	r4, #1
   113a8:	beq	113d0 <__lxstat64@plt+0x3f0>
   113ac:	mov	r6, sp
   113b0:	movw	r5, #26881	; 0x6901
   113b4:	movt	r5, #1
   113b8:	mov	r0, r5
   113bc:	bl	10dac <strcmp@plt>
   113c0:	cmp	r0, #0
   113c4:	ldrne	r1, [r6, #8]!
   113c8:	cmpne	r1, #0
   113cc:	bne	113b8 <__lxstat64@plt+0x3d8>
   113d0:	ldr	r5, [r6, #4]
   113d4:	movw	r1, #27021	; 0x698d
   113d8:	movt	r1, #1
   113dc:	mov	r0, #0
   113e0:	mov	r2, #5
   113e4:	bl	10e00 <dcgettext@plt>
   113e8:	mov	r1, r0
   113ec:	movw	r2, #27044	; 0x69a4
   113f0:	movt	r2, #1
   113f4:	movw	r3, #27058	; 0x69b2
   113f8:	movt	r3, #1
   113fc:	mov	r0, #1
   11400:	bl	10f38 <__printf_chk@plt>
   11404:	cmp	r5, #0
   11408:	moveq	r5, r4
   1140c:	mov	r0, #5
   11410:	mov	r1, #0
   11414:	bl	10f74 <setlocale@plt>
   11418:	cmp	r0, #0
   1141c:	beq	1145c <__lxstat64@plt+0x47c>
   11420:	movw	r1, #27098	; 0x69da
   11424:	movt	r1, #1
   11428:	mov	r2, #3
   1142c:	bl	10fc8 <strncmp@plt>
   11430:	cmp	r0, #0
   11434:	beq	1145c <__lxstat64@plt+0x47c>
   11438:	movw	r1, #27102	; 0x69de
   1143c:	movt	r1, #1
   11440:	mov	r0, #0
   11444:	mov	r2, #5
   11448:	bl	10e00 <dcgettext@plt>
   1144c:	movw	r1, #28988	; 0x713c
   11450:	movt	r1, #2
   11454:	ldr	r1, [r1]
   11458:	bl	10d94 <fputs_unlocked@plt>
   1145c:	movw	r1, #27173	; 0x6a25
   11460:	movt	r1, #1
   11464:	mov	r0, #0
   11468:	mov	r2, #5
   1146c:	bl	10e00 <dcgettext@plt>
   11470:	mov	r1, r0
   11474:	movw	r2, #27058	; 0x69b2
   11478:	movt	r2, #1
   1147c:	mov	r0, #1
   11480:	mov	r3, r4
   11484:	bl	10f38 <__printf_chk@plt>
   11488:	movw	r0, #26954	; 0x694a
   1148c:	movt	r0, #1
   11490:	movw	r6, #23816	; 0x5d08
   11494:	movt	r6, #1
   11498:	cmp	r5, r4
   1149c:	moveq	r6, r0
   114a0:	movw	r1, #27200	; 0x6a40
   114a4:	movt	r1, #1
   114a8:	mov	r0, #0
   114ac:	mov	r2, #5
   114b0:	bl	10e00 <dcgettext@plt>
   114b4:	mov	r1, r0
   114b8:	mov	r0, #1
   114bc:	mov	r2, r5
   114c0:	mov	r3, r6
   114c4:	sub	sp, fp, #16
   114c8:	pop	{r4, r5, r6, sl, fp, lr}
   114cc:	b	10f38 <__printf_chk@plt>
   114d0:	push	{r4, r5, r6, r7, fp, lr}
   114d4:	add	fp, sp, #16
   114d8:	mov	r5, r1
   114dc:	mov	r4, r0
   114e0:	ldr	r0, [r1]
   114e4:	bl	12ba4 <__lxstat64@plt+0x1bc4>
   114e8:	movw	r1, #23816	; 0x5d08
   114ec:	movt	r1, #1
   114f0:	mov	r0, #6
   114f4:	bl	10f74 <setlocale@plt>
   114f8:	movw	r6, #27048	; 0x69a8
   114fc:	movt	r6, #1
   11500:	movw	r1, #26886	; 0x6906
   11504:	movt	r1, #1
   11508:	mov	r0, r6
   1150c:	bl	10fa4 <bindtextdomain@plt>
   11510:	mov	r0, r6
   11514:	bl	10e18 <textdomain@plt>
   11518:	bl	115ac <__lxstat64@plt+0x5cc>
   1151c:	movw	r0, #10848	; 0x2a60
   11520:	movt	r0, #1
   11524:	bl	15c18 <__lxstat64@plt+0x4c38>
   11528:	movw	r6, #28996	; 0x7144
   1152c:	movt	r6, #2
   11530:	str	r5, [r6]
   11534:	movw	r7, #29000	; 0x7148
   11538:	movt	r7, #2
   1153c:	str	r4, [r7]
   11540:	movw	r5, #29004	; 0x714c
   11544:	movt	r5, #2
   11548:	mov	r0, #1
   1154c:	str	r0, [r5]
   11550:	cmp	r4, #2
   11554:	blt	11574 <__lxstat64@plt+0x594>
   11558:	sub	r0, r4, #1
   1155c:	bl	115c0 <__lxstat64@plt+0x5e0>
   11560:	ldr	r1, [r7]
   11564:	ldr	r2, [r5]
   11568:	cmp	r2, r1
   1156c:	bne	11578 <__lxstat64@plt+0x598>
   11570:	eor	r0, r0, #1
   11574:	pop	{r4, r5, r6, r7, fp, pc}
   11578:	movw	r1, #26910	; 0x691e
   1157c:	movt	r1, #1
   11580:	mov	r0, #0
   11584:	mov	r2, #5
   11588:	bl	10e00 <dcgettext@plt>
   1158c:	mov	r4, r0
   11590:	ldr	r0, [r5]
   11594:	ldr	r1, [r6]
   11598:	ldr	r0, [r1, r0, lsl #2]
   1159c:	bl	14398 <__lxstat64@plt+0x33b8>
   115a0:	mov	r1, r0
   115a4:	mov	r0, r4
   115a8:	bl	116b4 <__lxstat64@plt+0x6d4>
   115ac:	movw	r0, #28904	; 0x70e8
   115b0:	movt	r0, #2
   115b4:	mov	r1, #2
   115b8:	str	r1, [r0]
   115bc:	bx	lr
   115c0:	push	{r4, r5, r6, sl, fp, lr}
   115c4:	add	fp, sp, #16
   115c8:	sub	r1, r0, #1
   115cc:	cmp	r1, #3
   115d0:	bhi	1168c <__lxstat64@plt+0x6ac>
   115d4:	add	r0, pc, #0
   115d8:	ldr	pc, [r0, r1, lsl #2]
   115dc:	andeq	r1, r1, ip, ror #11
   115e0:	andeq	r1, r1, r4, lsl #13
   115e4:	strdeq	r1, [r1], -r4
   115e8:	strdeq	r1, [r1], -ip
   115ec:	pop	{r4, r5, r6, sl, fp, lr}
   115f0:	b	116f0 <__lxstat64@plt+0x710>
   115f4:	pop	{r4, r5, r6, sl, fp, lr}
   115f8:	b	117a4 <__lxstat64@plt+0x7c4>
   115fc:	movw	r0, #29004	; 0x714c
   11600:	movt	r0, #2
   11604:	ldr	r5, [r0]
   11608:	movw	r0, #28996	; 0x7144
   1160c:	movt	r0, #2
   11610:	ldr	r6, [r0]
   11614:	ldr	r4, [r6, r5, lsl #2]
   11618:	movw	r1, #27251	; 0x6a73
   1161c:	movt	r1, #1
   11620:	mov	r0, r4
   11624:	bl	10dac <strcmp@plt>
   11628:	cmp	r0, #0
   1162c:	beq	1169c <__lxstat64@plt+0x6bc>
   11630:	movw	r1, #27253	; 0x6a75
   11634:	movt	r1, #1
   11638:	mov	r0, r4
   1163c:	bl	10dac <strcmp@plt>
   11640:	cmp	r0, #0
   11644:	bne	11694 <__lxstat64@plt+0x6b4>
   11648:	add	r0, r6, r5, lsl #2
   1164c:	ldr	r0, [r0, #12]
   11650:	movw	r1, #27255	; 0x6a77
   11654:	movt	r1, #1
   11658:	bl	10dac <strcmp@plt>
   1165c:	cmp	r0, #0
   11660:	bne	11694 <__lxstat64@plt+0x6b4>
   11664:	mov	r0, #0
   11668:	bl	118d8 <__lxstat64@plt+0x8f8>
   1166c:	bl	11724 <__lxstat64@plt+0x744>
   11670:	mov	r4, r0
   11674:	mov	r0, #0
   11678:	bl	118d8 <__lxstat64@plt+0x8f8>
   1167c:	mov	r0, r4
   11680:	pop	{r4, r5, r6, sl, fp, pc}
   11684:	pop	{r4, r5, r6, sl, fp, lr}
   11688:	b	11724 <__lxstat64@plt+0x744>
   1168c:	cmp	r0, #0
   11690:	ble	116b0 <__lxstat64@plt+0x6d0>
   11694:	pop	{r4, r5, r6, sl, fp, lr}
   11698:	b	11918 <__lxstat64@plt+0x938>
   1169c:	mov	r0, #1
   116a0:	bl	118d8 <__lxstat64@plt+0x8f8>
   116a4:	bl	117a4 <__lxstat64@plt+0x7c4>
   116a8:	eor	r0, r0, #1
   116ac:	pop	{r4, r5, r6, sl, fp, pc}
   116b0:	bl	10fd4 <abort@plt>
   116b4:	sub	sp, sp, #12
   116b8:	push	{fp, lr}
   116bc:	mov	fp, sp
   116c0:	sub	sp, sp, #4
   116c4:	mov	ip, r0
   116c8:	add	r0, fp, #8
   116cc:	stm	r0, {r1, r2, r3}
   116d0:	add	r3, fp, #8
   116d4:	str	r3, [sp]
   116d8:	mov	r0, #0
   116dc:	mov	r1, #0
   116e0:	mov	r2, ip
   116e4:	bl	14af0 <__lxstat64@plt+0x3b10>
   116e8:	mov	r0, #2
   116ec:	bl	10ee4 <exit@plt>
   116f0:	movw	r0, #29004	; 0x714c
   116f4:	movt	r0, #2
   116f8:	ldr	r1, [r0]
   116fc:	add	r2, r1, #1
   11700:	str	r2, [r0]
   11704:	movw	r0, #28996	; 0x7144
   11708:	movt	r0, #2
   1170c:	ldr	r0, [r0]
   11710:	ldr	r0, [r0, r1, lsl #2]
   11714:	ldrb	r0, [r0]
   11718:	cmp	r0, #0
   1171c:	movwne	r0, #1
   11720:	bx	lr
   11724:	push	{r4, sl, fp, lr}
   11728:	add	fp, sp, #8
   1172c:	movw	r0, #29004	; 0x714c
   11730:	movt	r0, #2
   11734:	ldr	r0, [r0]
   11738:	movw	r1, #28996	; 0x7144
   1173c:	movt	r1, #2
   11740:	ldr	r1, [r1]
   11744:	ldr	r4, [r1, r0, lsl #2]
   11748:	movw	r1, #27251	; 0x6a73
   1174c:	movt	r1, #1
   11750:	mov	r0, r4
   11754:	bl	10dac <strcmp@plt>
   11758:	cmp	r0, #0
   1175c:	beq	1178c <__lxstat64@plt+0x7ac>
   11760:	ldrb	r0, [r4]
   11764:	cmp	r0, #45	; 0x2d
   11768:	bne	117a0 <__lxstat64@plt+0x7c0>
   1176c:	ldrb	r0, [r4, #1]
   11770:	cmp	r0, #0
   11774:	beq	117a0 <__lxstat64@plt+0x7c0>
   11778:	ldrb	r0, [r4, #2]
   1177c:	cmp	r0, #0
   11780:	bne	117a0 <__lxstat64@plt+0x7c0>
   11784:	pop	{r4, sl, fp, lr}
   11788:	b	11948 <__lxstat64@plt+0x968>
   1178c:	mov	r0, #0
   11790:	bl	118d8 <__lxstat64@plt+0x8f8>
   11794:	bl	116f0 <__lxstat64@plt+0x710>
   11798:	eor	r0, r0, #1
   1179c:	pop	{r4, sl, fp, pc}
   117a0:	bl	11f3c <__lxstat64@plt+0xf5c>
   117a4:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   117a8:	add	fp, sp, #24
   117ac:	movw	r8, #29004	; 0x714c
   117b0:	movt	r8, #2
   117b4:	ldr	r5, [r8]
   117b8:	movw	r9, #28996	; 0x7144
   117bc:	movt	r9, #2
   117c0:	ldr	r7, [r9]
   117c4:	add	r6, r7, r5, lsl #2
   117c8:	ldr	r4, [r6, #4]
   117cc:	mov	r0, r4
   117d0:	bl	12088 <__lxstat64@plt+0x10a8>
   117d4:	cmp	r0, #0
   117d8:	beq	117e8 <__lxstat64@plt+0x808>
   117dc:	mov	r0, #0
   117e0:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   117e4:	b	121bc <__lxstat64@plt+0x11dc>
   117e8:	ldr	r5, [r7, r5, lsl #2]
   117ec:	movw	r1, #27251	; 0x6a73
   117f0:	movt	r1, #1
   117f4:	mov	r0, r5
   117f8:	bl	10dac <strcmp@plt>
   117fc:	cmp	r0, #0
   11800:	beq	1186c <__lxstat64@plt+0x88c>
   11804:	movw	r1, #27253	; 0x6a75
   11808:	movt	r1, #1
   1180c:	mov	r0, r5
   11810:	bl	10dac <strcmp@plt>
   11814:	cmp	r0, #0
   11818:	bne	11834 <__lxstat64@plt+0x854>
   1181c:	ldr	r0, [r6, #8]
   11820:	movw	r1, #27255	; 0x6a77
   11824:	movt	r1, #1
   11828:	bl	10dac <strcmp@plt>
   1182c:	cmp	r0, #0
   11830:	beq	11880 <__lxstat64@plt+0x8a0>
   11834:	movw	r1, #27330	; 0x6ac2
   11838:	movt	r1, #1
   1183c:	mov	r0, r4
   11840:	bl	10dac <strcmp@plt>
   11844:	cmp	r0, #0
   11848:	beq	11864 <__lxstat64@plt+0x884>
   1184c:	movw	r1, #27333	; 0x6ac5
   11850:	movt	r1, #1
   11854:	mov	r0, r4
   11858:	bl	10dac <strcmp@plt>
   1185c:	cmp	r0, #0
   11860:	bne	118a0 <__lxstat64@plt+0x8c0>
   11864:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   11868:	b	11918 <__lxstat64@plt+0x938>
   1186c:	mov	r0, #1
   11870:	bl	118d8 <__lxstat64@plt+0x8f8>
   11874:	bl	11724 <__lxstat64@plt+0x744>
   11878:	eor	r0, r0, #1
   1187c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   11880:	mov	r0, #0
   11884:	bl	118d8 <__lxstat64@plt+0x8f8>
   11888:	bl	116f0 <__lxstat64@plt+0x710>
   1188c:	mov	r4, r0
   11890:	mov	r0, #0
   11894:	bl	118d8 <__lxstat64@plt+0x8f8>
   11898:	mov	r0, r4
   1189c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   118a0:	movw	r1, #27336	; 0x6ac8
   118a4:	movt	r1, #1
   118a8:	mov	r0, #0
   118ac:	mov	r2, #5
   118b0:	bl	10e00 <dcgettext@plt>
   118b4:	mov	r4, r0
   118b8:	ldr	r0, [r8]
   118bc:	ldr	r1, [r9]
   118c0:	add	r0, r1, r0, lsl #2
   118c4:	ldr	r0, [r0, #4]
   118c8:	bl	14398 <__lxstat64@plt+0x33b8>
   118cc:	mov	r1, r0
   118d0:	mov	r0, r4
   118d4:	bl	116b4 <__lxstat64@plt+0x6d4>
   118d8:	push	{fp, lr}
   118dc:	mov	fp, sp
   118e0:	movw	r1, #29004	; 0x714c
   118e4:	movt	r1, #2
   118e8:	ldr	r2, [r1]
   118ec:	add	r2, r2, #1
   118f0:	str	r2, [r1]
   118f4:	movw	r1, #29000	; 0x7148
   118f8:	movt	r1, #2
   118fc:	ldr	r1, [r1]
   11900:	cmp	r2, r1
   11904:	poplt	{fp, pc}
   11908:	cmp	r0, #0
   1190c:	bne	11914 <__lxstat64@plt+0x934>
   11910:	pop	{fp, pc}
   11914:	bl	11f3c <__lxstat64@plt+0xf5c>
   11918:	push	{fp, lr}
   1191c:	mov	fp, sp
   11920:	movw	r0, #29000	; 0x7148
   11924:	movt	r0, #2
   11928:	ldr	r0, [r0]
   1192c:	movw	r1, #29004	; 0x714c
   11930:	movt	r1, #2
   11934:	ldr	r1, [r1]
   11938:	cmp	r1, r0
   1193c:	blge	11f3c <__lxstat64@plt+0xf5c>
   11940:	pop	{fp, lr}
   11944:	b	12684 <__lxstat64@plt+0x16a4>
   11948:	push	{r4, r5, r6, sl, fp, lr}
   1194c:	add	fp, sp, #16
   11950:	sub	sp, sp, #120	; 0x78
   11954:	movw	r6, #29004	; 0x714c
   11958:	movt	r6, #2
   1195c:	ldr	r0, [r6]
   11960:	movw	r5, #28996	; 0x7144
   11964:	movt	r5, #2
   11968:	ldr	r1, [r5]
   1196c:	ldr	r0, [r1, r0, lsl #2]
   11970:	ldrb	r0, [r0, #1]
   11974:	sub	r0, r0, #71	; 0x47
   11978:	cmp	r0, #51	; 0x33
   1197c:	bhi	11f08 <__lxstat64@plt+0xf28>
   11980:	add	r1, pc, #0
   11984:	ldr	pc, [r1, r0, lsl #2]
   11988:	andeq	r1, r1, r8, lsl fp
   1198c:	andeq	r1, r1, r8, lsl #30
   11990:	andeq	r1, r1, r8, lsl #30
   11994:	andeq	r1, r1, r8, lsl #30
   11998:	andeq	r1, r1, r8, lsl #30
   1199c:	andeq	r1, r1, r8, asr sl
   119a0:	andeq	r1, r1, r8, lsl #30
   119a4:	andeq	r1, r1, r8, ror #22
   119a8:	andeq	r1, r1, r4, asr #23
   119ac:	andeq	r1, r1, r8, lsl #30
   119b0:	andeq	r1, r1, r8, lsl #30
   119b4:	andeq	r1, r1, r8, lsl #30
   119b8:	andeq	r1, r1, r4, lsl ip
   119bc:	andeq	r1, r1, r8, lsl #30
   119c0:	andeq	r1, r1, r8, lsl #30
   119c4:	andeq	r1, r1, r8, lsl #30
   119c8:	andeq	r1, r1, r8, lsl #30
   119cc:	andeq	r1, r1, r8, lsl #30
   119d0:	andeq	r1, r1, r8, lsl #30
   119d4:	andeq	r1, r1, r8, lsl #30
   119d8:	andeq	r1, r1, r8, lsl #30
   119dc:	andeq	r1, r1, r8, lsl #30
   119e0:	andeq	r1, r1, r8, lsl #30
   119e4:	andeq	r1, r1, r8, lsl #30
   119e8:	andeq	r1, r1, r8, lsl #30
   119ec:	andeq	r1, r1, r8, lsl #30
   119f0:	andeq	r1, r1, r8, lsl #30
   119f4:	andeq	r1, r1, ip, asr #24
   119f8:	andeq	r1, r1, r4, lsl #25
   119fc:			; <UNDEFINED> instruction: 0x00011cbc
   11a00:	muleq	r1, r0, sl
   11a04:	strdeq	r1, [r1], -r4
   11a08:			; <UNDEFINED> instruction: 0x00011ab0
   11a0c:	andeq	r1, r1, r8, asr sl
   11a10:	andeq	r1, r1, r8, lsl #30
   11a14:	andeq	r1, r1, r8, lsl #30
   11a18:	andeq	r1, r1, r4, ror #21
   11a1c:	andeq	r1, r1, r8, lsl #30
   11a20:	andeq	r1, r1, r8, lsl #30
   11a24:	andeq	r1, r1, ip, lsr #26
   11a28:	andeq	r1, r1, r8, lsl #30
   11a2c:	andeq	r1, r1, r8, lsl #28
   11a30:	andeq	r1, r1, r8, lsl #30
   11a34:	andeq	r1, r1, r0, asr sp
   11a38:	andeq	r1, r1, r4, ror lr
   11a3c:	andeq	r1, r1, ip, ror #26
   11a40:	andeq	r1, r1, r0, asr #28
   11a44:	andeq	r1, r1, r8, lsl #30
   11a48:			; <UNDEFINED> instruction: 0x00011eb8
   11a4c:	ldrdeq	r1, [r1], -r0
   11a50:	andeq	r1, r1, r8, lsl #30
   11a54:	andeq	r1, r1, ip, ror #27
   11a58:	bl	11f8c <__lxstat64@plt+0xfac>
   11a5c:	ldr	r0, [r6]
   11a60:	ldr	r1, [r5]
   11a64:	add	r0, r1, r0, lsl #2
   11a68:	ldr	r0, [r0, #-4]
   11a6c:	add	r1, sp, #16
   11a70:	bl	15c40 <__lxstat64@plt+0x4c60>
   11a74:	mov	r4, #0
   11a78:	cmp	r0, #0
   11a7c:	bne	11edc <__lxstat64@plt+0xefc>
   11a80:	ldr	r0, [sp, #32]
   11a84:	and	r0, r0, #61440	; 0xf000
   11a88:	sub	r0, r0, #40960	; 0xa000
   11a8c:	b	11ed4 <__lxstat64@plt+0xef4>
   11a90:	bl	11f8c <__lxstat64@plt+0xfac>
   11a94:	ldr	r0, [r6]
   11a98:	ldr	r1, [r5]
   11a9c:	add	r0, r1, r0, lsl #2
   11aa0:	ldr	r0, [r0, #-4]
   11aa4:	add	r1, sp, #16
   11aa8:	bl	15c30 <__lxstat64@plt+0x4c50>
   11aac:	b	11ed4 <__lxstat64@plt+0xef4>
   11ab0:	bl	11f8c <__lxstat64@plt+0xfac>
   11ab4:	ldr	r0, [r6]
   11ab8:	ldr	r1, [r5]
   11abc:	add	r0, r1, r0, lsl #2
   11ac0:	ldr	r0, [r0, #-4]
   11ac4:	add	r1, sp, #16
   11ac8:	bl	15c30 <__lxstat64@plt+0x4c50>
   11acc:	mov	r4, #0
   11ad0:	cmp	r0, #0
   11ad4:	bne	11edc <__lxstat64@plt+0xefc>
   11ad8:	ldrb	r0, [sp, #33]	; 0x21
   11adc:	ubfx	r4, r0, #2, #1
   11ae0:	b	11edc <__lxstat64@plt+0xefc>
   11ae4:	bl	11f8c <__lxstat64@plt+0xfac>
   11ae8:	ldr	r0, [r6]
   11aec:	ldr	r1, [r5]
   11af0:	add	r0, r1, r0, lsl #2
   11af4:	ldr	r0, [r0, #-4]
   11af8:	add	r1, sp, #16
   11afc:	bl	15c30 <__lxstat64@plt+0x4c50>
   11b00:	mov	r4, #0
   11b04:	cmp	r0, #0
   11b08:	bne	11edc <__lxstat64@plt+0xefc>
   11b0c:	ldrb	r0, [sp, #33]	; 0x21
   11b10:	ubfx	r4, r0, #1, #1
   11b14:	b	11edc <__lxstat64@plt+0xefc>
   11b18:	bl	11f8c <__lxstat64@plt+0xfac>
   11b1c:	ldr	r0, [r6]
   11b20:	ldr	r1, [r5]
   11b24:	add	r0, r1, r0, lsl #2
   11b28:	ldr	r0, [r0, #-4]
   11b2c:	add	r1, sp, #16
   11b30:	bl	15c30 <__lxstat64@plt+0x4c50>
   11b34:	mov	r4, #0
   11b38:	cmp	r0, #0
   11b3c:	bne	11edc <__lxstat64@plt+0xefc>
   11b40:	bl	10f08 <__errno_location@plt>
   11b44:	mov	r5, r0
   11b48:	mov	r4, #0
   11b4c:	str	r4, [r0]
   11b50:	bl	10e3c <getegid@plt>
   11b54:	cmn	r0, #1
   11b58:	beq	11ee8 <__lxstat64@plt+0xf08>
   11b5c:	ldr	r1, [sp, #44]	; 0x2c
   11b60:	sub	r0, r0, r1
   11b64:	b	11ed4 <__lxstat64@plt+0xef4>
   11b68:	bl	11f8c <__lxstat64@plt+0xfac>
   11b6c:	ldr	r0, [r6]
   11b70:	ldr	r1, [r5]
   11b74:	add	r0, r1, r0, lsl #2
   11b78:	ldr	r0, [r0, #-4]
   11b7c:	add	r1, sp, #16
   11b80:	bl	15c30 <__lxstat64@plt+0x4c50>
   11b84:	mov	r4, #0
   11b88:	cmp	r0, #0
   11b8c:	bne	11edc <__lxstat64@plt+0xefc>
   11b90:	add	r0, sp, #8
   11b94:	add	r4, sp, #16
   11b98:	mov	r1, r4
   11b9c:	bl	147d0 <__lxstat64@plt+0x37f0>
   11ba0:	mov	r0, sp
   11ba4:	mov	r1, r4
   11ba8:	bl	147e8 <__lxstat64@plt+0x3808>
   11bac:	ldm	sp, {r0, r1, r2, r3}
   11bb0:	bl	14a70 <__lxstat64@plt+0x3a90>
   11bb4:	mov	r4, #0
   11bb8:	cmp	r0, #0
   11bbc:	movwgt	r4, #1
   11bc0:	b	11edc <__lxstat64@plt+0xefc>
   11bc4:	bl	11f8c <__lxstat64@plt+0xfac>
   11bc8:	ldr	r0, [r6]
   11bcc:	ldr	r1, [r5]
   11bd0:	add	r0, r1, r0, lsl #2
   11bd4:	ldr	r0, [r0, #-4]
   11bd8:	add	r1, sp, #16
   11bdc:	bl	15c30 <__lxstat64@plt+0x4c50>
   11be0:	mov	r4, #0
   11be4:	cmp	r0, #0
   11be8:	bne	11edc <__lxstat64@plt+0xefc>
   11bec:	bl	10f08 <__errno_location@plt>
   11bf0:	mov	r5, r0
   11bf4:	mov	r4, #0
   11bf8:	str	r4, [r0]
   11bfc:	bl	10e24 <geteuid@plt>
   11c00:	cmn	r0, #1
   11c04:	beq	11ef8 <__lxstat64@plt+0xf18>
   11c08:	ldr	r1, [sp, #40]	; 0x28
   11c0c:	sub	r0, r0, r1
   11c10:	b	11ed4 <__lxstat64@plt+0xef4>
   11c14:	bl	11f8c <__lxstat64@plt+0xfac>
   11c18:	ldr	r0, [r6]
   11c1c:	ldr	r1, [r5]
   11c20:	add	r0, r1, r0, lsl #2
   11c24:	ldr	r0, [r0, #-4]
   11c28:	add	r1, sp, #16
   11c2c:	bl	15c30 <__lxstat64@plt+0x4c50>
   11c30:	mov	r4, #0
   11c34:	cmp	r0, #0
   11c38:	bne	11edc <__lxstat64@plt+0xefc>
   11c3c:	ldr	r0, [sp, #32]
   11c40:	and	r0, r0, #61440	; 0xf000
   11c44:	sub	r0, r0, #49152	; 0xc000
   11c48:	b	11ed4 <__lxstat64@plt+0xef4>
   11c4c:	bl	11f8c <__lxstat64@plt+0xfac>
   11c50:	ldr	r0, [r6]
   11c54:	ldr	r1, [r5]
   11c58:	add	r0, r1, r0, lsl #2
   11c5c:	ldr	r0, [r0, #-4]
   11c60:	add	r1, sp, #16
   11c64:	bl	15c30 <__lxstat64@plt+0x4c50>
   11c68:	mov	r4, #0
   11c6c:	cmp	r0, #0
   11c70:	bne	11edc <__lxstat64@plt+0xefc>
   11c74:	ldr	r0, [sp, #32]
   11c78:	and	r0, r0, #61440	; 0xf000
   11c7c:	sub	r0, r0, #24576	; 0x6000
   11c80:	b	11ed4 <__lxstat64@plt+0xef4>
   11c84:	bl	11f8c <__lxstat64@plt+0xfac>
   11c88:	ldr	r0, [r6]
   11c8c:	ldr	r1, [r5]
   11c90:	add	r0, r1, r0, lsl #2
   11c94:	ldr	r0, [r0, #-4]
   11c98:	add	r1, sp, #16
   11c9c:	bl	15c30 <__lxstat64@plt+0x4c50>
   11ca0:	mov	r4, #0
   11ca4:	cmp	r0, #0
   11ca8:	bne	11edc <__lxstat64@plt+0xefc>
   11cac:	ldr	r0, [sp, #32]
   11cb0:	and	r0, r0, #61440	; 0xf000
   11cb4:	sub	r0, r0, #8192	; 0x2000
   11cb8:	b	11ed4 <__lxstat64@plt+0xef4>
   11cbc:	bl	11f8c <__lxstat64@plt+0xfac>
   11cc0:	ldr	r0, [r6]
   11cc4:	ldr	r1, [r5]
   11cc8:	add	r0, r1, r0, lsl #2
   11ccc:	ldr	r0, [r0, #-4]
   11cd0:	add	r1, sp, #16
   11cd4:	bl	15c30 <__lxstat64@plt+0x4c50>
   11cd8:	mov	r4, #0
   11cdc:	cmp	r0, #0
   11ce0:	bne	11edc <__lxstat64@plt+0xefc>
   11ce4:	ldr	r0, [sp, #32]
   11ce8:	and	r0, r0, #61440	; 0xf000
   11cec:	sub	r0, r0, #16384	; 0x4000
   11cf0:	b	11ed4 <__lxstat64@plt+0xef4>
   11cf4:	bl	11f8c <__lxstat64@plt+0xfac>
   11cf8:	ldr	r0, [r6]
   11cfc:	ldr	r1, [r5]
   11d00:	add	r0, r1, r0, lsl #2
   11d04:	ldr	r0, [r0, #-4]
   11d08:	add	r1, sp, #16
   11d0c:	bl	15c30 <__lxstat64@plt+0x4c50>
   11d10:	mov	r4, #0
   11d14:	cmp	r0, #0
   11d18:	bne	11edc <__lxstat64@plt+0xefc>
   11d1c:	ldr	r0, [sp, #32]
   11d20:	and	r0, r0, #61440	; 0xf000
   11d24:	sub	r0, r0, #32768	; 0x8000
   11d28:	b	11ed4 <__lxstat64@plt+0xef4>
   11d2c:	bl	11f8c <__lxstat64@plt+0xfac>
   11d30:	ldr	r0, [r6]
   11d34:	ldr	r1, [r5]
   11d38:	add	r0, r1, r0, lsl #2
   11d3c:	ldr	r0, [r0, #-4]
   11d40:	ldrb	r4, [r0]
   11d44:	cmp	r4, #0
   11d48:	movwne	r4, #1
   11d4c:	b	11edc <__lxstat64@plt+0xefc>
   11d50:	bl	11f8c <__lxstat64@plt+0xfac>
   11d54:	ldr	r0, [r6]
   11d58:	ldr	r1, [r5]
   11d5c:	add	r0, r1, r0, lsl #2
   11d60:	ldr	r0, [r0, #-4]
   11d64:	mov	r1, #4
   11d68:	b	11ed0 <__lxstat64@plt+0xef0>
   11d6c:	bl	11f8c <__lxstat64@plt+0xfac>
   11d70:	ldr	r0, [r6]
   11d74:	ldr	r1, [r5]
   11d78:	add	r0, r1, r0, lsl #2
   11d7c:	ldr	r0, [r0, #-4]
   11d80:	bl	11fb4 <__lxstat64@plt+0xfd4>
   11d84:	mov	r6, r0
   11d88:	bl	10f08 <__errno_location@plt>
   11d8c:	mov	r5, r0
   11d90:	mov	r4, #0
   11d94:	str	r4, [r0]
   11d98:	mov	r0, r6
   11d9c:	mov	r1, #0
   11da0:	mov	r2, #10
   11da4:	bl	10db8 <strtol@plt>
   11da8:	cmp	r0, #0
   11dac:	bmi	11edc <__lxstat64@plt+0xefc>
   11db0:	ldr	r1, [r5]
   11db4:	cmp	r1, #34	; 0x22
   11db8:	beq	11edc <__lxstat64@plt+0xefc>
   11dbc:	bl	10fbc <isatty@plt>
   11dc0:	mov	r4, r0
   11dc4:	cmp	r0, #0
   11dc8:	movwne	r4, #1
   11dcc:	b	11edc <__lxstat64@plt+0xefc>
   11dd0:	bl	11f8c <__lxstat64@plt+0xfac>
   11dd4:	ldr	r0, [r6]
   11dd8:	ldr	r1, [r5]
   11ddc:	add	r0, r1, r0, lsl #2
   11de0:	ldr	r0, [r0, #-4]
   11de4:	mov	r1, #1
   11de8:	b	11ed0 <__lxstat64@plt+0xef0>
   11dec:	bl	11f8c <__lxstat64@plt+0xfac>
   11df0:	ldr	r0, [r6]
   11df4:	ldr	r1, [r5]
   11df8:	add	r0, r1, r0, lsl #2
   11dfc:	ldr	r0, [r0, #-4]
   11e00:	ldrb	r0, [r0]
   11e04:	b	11ed4 <__lxstat64@plt+0xef4>
   11e08:	bl	11f8c <__lxstat64@plt+0xfac>
   11e0c:	ldr	r0, [r6]
   11e10:	ldr	r1, [r5]
   11e14:	add	r0, r1, r0, lsl #2
   11e18:	ldr	r0, [r0, #-4]
   11e1c:	add	r1, sp, #16
   11e20:	bl	15c30 <__lxstat64@plt+0x4c50>
   11e24:	mov	r4, #0
   11e28:	cmp	r0, #0
   11e2c:	bne	11edc <__lxstat64@plt+0xefc>
   11e30:	ldr	r0, [sp, #32]
   11e34:	and	r0, r0, #61440	; 0xf000
   11e38:	sub	r0, r0, #4096	; 0x1000
   11e3c:	b	11ed4 <__lxstat64@plt+0xef4>
   11e40:	bl	11f8c <__lxstat64@plt+0xfac>
   11e44:	ldr	r0, [r6]
   11e48:	ldr	r1, [r5]
   11e4c:	add	r0, r1, r0, lsl #2
   11e50:	ldr	r0, [r0, #-4]
   11e54:	add	r1, sp, #16
   11e58:	bl	15c30 <__lxstat64@plt+0x4c50>
   11e5c:	mov	r4, #0
   11e60:	cmp	r0, #0
   11e64:	bne	11edc <__lxstat64@plt+0xefc>
   11e68:	ldrb	r0, [sp, #33]	; 0x21
   11e6c:	ubfx	r4, r0, #3, #1
   11e70:	b	11edc <__lxstat64@plt+0xefc>
   11e74:	bl	11f8c <__lxstat64@plt+0xfac>
   11e78:	ldr	r0, [r6]
   11e7c:	ldr	r1, [r5]
   11e80:	add	r0, r1, r0, lsl #2
   11e84:	ldr	r0, [r0, #-4]
   11e88:	add	r1, sp, #16
   11e8c:	bl	15c30 <__lxstat64@plt+0x4c50>
   11e90:	mov	r4, #0
   11e94:	cmp	r0, #0
   11e98:	bne	11edc <__lxstat64@plt+0xefc>
   11e9c:	mov	r4, #0
   11ea0:	ldr	r0, [sp, #64]	; 0x40
   11ea4:	ldr	r1, [sp, #68]	; 0x44
   11ea8:	rsbs	r0, r0, #0
   11eac:	rscs	r0, r1, #0
   11eb0:	movwlt	r4, #1
   11eb4:	b	11edc <__lxstat64@plt+0xefc>
   11eb8:	bl	11f8c <__lxstat64@plt+0xfac>
   11ebc:	ldr	r0, [r6]
   11ec0:	ldr	r1, [r5]
   11ec4:	add	r0, r1, r0, lsl #2
   11ec8:	ldr	r0, [r0, #-4]
   11ecc:	mov	r1, #2
   11ed0:	bl	10f98 <euidaccess@plt>
   11ed4:	clz	r0, r0
   11ed8:	lsr	r4, r0, #5
   11edc:	mov	r0, r4
   11ee0:	sub	sp, fp, #16
   11ee4:	pop	{r4, r5, r6, sl, fp, pc}
   11ee8:	ldr	r1, [r5]
   11eec:	cmp	r1, #0
   11ef0:	bne	11edc <__lxstat64@plt+0xefc>
   11ef4:	b	11b5c <__lxstat64@plt+0xb7c>
   11ef8:	ldr	r1, [r5]
   11efc:	cmp	r1, #0
   11f00:	bne	11edc <__lxstat64@plt+0xefc>
   11f04:	b	11c08 <__lxstat64@plt+0xc28>
   11f08:	movw	r1, #27257	; 0x6a79
   11f0c:	movt	r1, #1
   11f10:	mov	r0, #0
   11f14:	mov	r2, #5
   11f18:	bl	10e00 <dcgettext@plt>
   11f1c:	mov	r4, r0
   11f20:	ldr	r0, [r6]
   11f24:	ldr	r1, [r5]
   11f28:	ldr	r0, [r1, r0, lsl #2]
   11f2c:	bl	14398 <__lxstat64@plt+0x33b8>
   11f30:	mov	r1, r0
   11f34:	mov	r0, r4
   11f38:	bl	116b4 <__lxstat64@plt+0x6d4>
   11f3c:	push	{fp, lr}
   11f40:	mov	fp, sp
   11f44:	movw	r1, #27304	; 0x6aa8
   11f48:	movt	r1, #1
   11f4c:	mov	r0, #0
   11f50:	mov	r2, #5
   11f54:	bl	10e00 <dcgettext@plt>
   11f58:	mov	r4, r0
   11f5c:	movw	r0, #29000	; 0x7148
   11f60:	movt	r0, #2
   11f64:	ldr	r0, [r0]
   11f68:	movw	r1, #28996	; 0x7144
   11f6c:	movt	r1, #2
   11f70:	ldr	r1, [r1]
   11f74:	add	r0, r1, r0, lsl #2
   11f78:	ldr	r0, [r0, #-4]
   11f7c:	bl	14398 <__lxstat64@plt+0x33b8>
   11f80:	mov	r1, r0
   11f84:	mov	r0, r4
   11f88:	bl	116b4 <__lxstat64@plt+0x6d4>
   11f8c:	push	{fp, lr}
   11f90:	mov	fp, sp
   11f94:	mov	r0, #1
   11f98:	bl	118d8 <__lxstat64@plt+0x8f8>
   11f9c:	movw	r0, #29004	; 0x714c
   11fa0:	movt	r0, #2
   11fa4:	ldr	r1, [r0]
   11fa8:	add	r1, r1, #1
   11fac:	str	r1, [r0]
   11fb0:	pop	{fp, pc}
   11fb4:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   11fb8:	add	fp, sp, #24
   11fbc:	mov	r8, r0
   11fc0:	sub	r6, r0, #1
   11fc4:	bl	10ed8 <__ctype_b_loc@plt>
   11fc8:	ldr	r7, [r0]
   11fcc:	ldrb	r0, [r6, #1]!
   11fd0:	bl	12084 <__lxstat64@plt+0x10a4>
   11fd4:	ldrb	r1, [r7, r0, lsl #1]
   11fd8:	tst	r1, #1
   11fdc:	bne	11fcc <__lxstat64@plt+0xfec>
   11fe0:	add	r1, r6, #1
   11fe4:	cmp	r0, #43	; 0x2b
   11fe8:	mov	r5, r6
   11fec:	moveq	r5, r1
   11ff0:	cmp	r0, #45	; 0x2d
   11ff4:	moveq	r6, r1
   11ff8:	cmp	r0, #43	; 0x2b
   11ffc:	moveq	r6, r1
   12000:	ldrb	r0, [r6]
   12004:	sub	r0, r0, #48	; 0x30
   12008:	cmp	r0, #9
   1200c:	bhi	12058 <__lxstat64@plt+0x1078>
   12010:	ldrb	r0, [r6, #1]!
   12014:	sub	r1, r0, #48	; 0x30
   12018:	cmp	r1, #10
   1201c:	bcc	12010 <__lxstat64@plt+0x1030>
   12020:	bl	12084 <__lxstat64@plt+0x10a4>
   12024:	ldrb	r1, [r7, r0, lsl #1]
   12028:	tst	r1, #1
   1202c:	beq	1204c <__lxstat64@plt+0x106c>
   12030:	mov	r4, #1
   12034:	ldrb	r0, [r6, r4]
   12038:	bl	12084 <__lxstat64@plt+0x10a4>
   1203c:	ldrb	r1, [r7, r0, lsl #1]
   12040:	add	r4, r4, #1
   12044:	tst	r1, #1
   12048:	bne	12034 <__lxstat64@plt+0x1054>
   1204c:	cmp	r0, #0
   12050:	moveq	r0, r5
   12054:	popeq	{r4, r5, r6, r7, r8, sl, fp, pc}
   12058:	movw	r1, #27285	; 0x6a95
   1205c:	movt	r1, #1
   12060:	mov	r0, #0
   12064:	mov	r2, #5
   12068:	bl	10e00 <dcgettext@plt>
   1206c:	mov	r5, r0
   12070:	mov	r0, r8
   12074:	bl	14398 <__lxstat64@plt+0x33b8>
   12078:	mov	r1, r0
   1207c:	mov	r0, r5
   12080:	bl	116b4 <__lxstat64@plt+0x6d4>
   12084:	bx	lr
   12088:	push	{r4, r5, fp, lr}
   1208c:	add	fp, sp, #8
   12090:	mov	r5, r0
   12094:	movw	r1, #27366	; 0x6ae6
   12098:	movt	r1, #1
   1209c:	bl	10dac <strcmp@plt>
   120a0:	mov	r4, #1
   120a4:	cmp	r0, #0
   120a8:	beq	121b4 <__lxstat64@plt+0x11d4>
   120ac:	movw	r1, #27365	; 0x6ae5
   120b0:	movt	r1, #1
   120b4:	mov	r0, r5
   120b8:	bl	10dac <strcmp@plt>
   120bc:	cmp	r0, #0
   120c0:	beq	121b4 <__lxstat64@plt+0x11d4>
   120c4:	movw	r1, #27368	; 0x6ae8
   120c8:	movt	r1, #1
   120cc:	mov	r0, r5
   120d0:	bl	10dac <strcmp@plt>
   120d4:	cmp	r0, #0
   120d8:	beq	121b4 <__lxstat64@plt+0x11d4>
   120dc:	movw	r1, #27371	; 0x6aeb
   120e0:	movt	r1, #1
   120e4:	mov	r0, r5
   120e8:	bl	10dac <strcmp@plt>
   120ec:	cmp	r0, #0
   120f0:	beq	121b4 <__lxstat64@plt+0x11d4>
   120f4:	movw	r1, #27375	; 0x6aef
   120f8:	movt	r1, #1
   120fc:	mov	r0, r5
   12100:	bl	10dac <strcmp@plt>
   12104:	cmp	r0, #0
   12108:	beq	121b4 <__lxstat64@plt+0x11d4>
   1210c:	movw	r1, #27379	; 0x6af3
   12110:	movt	r1, #1
   12114:	mov	r0, r5
   12118:	bl	10dac <strcmp@plt>
   1211c:	cmp	r0, #0
   12120:	beq	121b4 <__lxstat64@plt+0x11d4>
   12124:	movw	r1, #27383	; 0x6af7
   12128:	movt	r1, #1
   1212c:	mov	r0, r5
   12130:	bl	10dac <strcmp@plt>
   12134:	cmp	r0, #0
   12138:	beq	121b4 <__lxstat64@plt+0x11d4>
   1213c:	movw	r1, #27387	; 0x6afb
   12140:	movt	r1, #1
   12144:	mov	r0, r5
   12148:	bl	10dac <strcmp@plt>
   1214c:	cmp	r0, #0
   12150:	beq	121b4 <__lxstat64@plt+0x11d4>
   12154:	movw	r1, #27391	; 0x6aff
   12158:	movt	r1, #1
   1215c:	mov	r0, r5
   12160:	bl	10dac <strcmp@plt>
   12164:	cmp	r0, #0
   12168:	beq	121b4 <__lxstat64@plt+0x11d4>
   1216c:	movw	r1, #27395	; 0x6b03
   12170:	movt	r1, #1
   12174:	mov	r0, r5
   12178:	bl	10dac <strcmp@plt>
   1217c:	cmp	r0, #0
   12180:	beq	121b4 <__lxstat64@plt+0x11d4>
   12184:	movw	r1, #27399	; 0x6b07
   12188:	movt	r1, #1
   1218c:	mov	r0, r5
   12190:	bl	10dac <strcmp@plt>
   12194:	cmp	r0, #0
   12198:	beq	121b4 <__lxstat64@plt+0x11d4>
   1219c:	movw	r1, #27403	; 0x6b0b
   121a0:	movt	r1, #1
   121a4:	mov	r0, r5
   121a8:	bl	10dac <strcmp@plt>
   121ac:	clz	r0, r0
   121b0:	lsr	r4, r0, #5
   121b4:	mov	r0, r4
   121b8:	pop	{r4, r5, fp, pc}
   121bc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   121c0:	add	fp, sp, #28
   121c4:	sub	sp, sp, #212	; 0xd4
   121c8:	mov	r4, r0
   121cc:	cmp	r0, #0
   121d0:	movne	r0, #0
   121d4:	blne	118d8 <__lxstat64@plt+0x8f8>
   121d8:	movw	r9, #29004	; 0x714c
   121dc:	movt	r9, #2
   121e0:	ldr	r7, [r9]
   121e4:	add	r6, r7, #1
   121e8:	movw	r0, #29000	; 0x7148
   121ec:	movt	r0, #2
   121f0:	ldr	r0, [r0]
   121f4:	sub	r0, r0, #2
   121f8:	mov	sl, #0
   121fc:	cmp	r6, r0
   12200:	movw	r8, #28996	; 0x7144
   12204:	movt	r8, #2
   12208:	bge	12238 <__lxstat64@plt+0x1258>
   1220c:	ldr	r0, [r8]
   12210:	add	r0, r0, r7, lsl #2
   12214:	ldr	r0, [r0, #8]
   12218:	movw	r1, #27450	; 0x6b3a
   1221c:	movt	r1, #1
   12220:	bl	10dac <strcmp@plt>
   12224:	cmp	r0, #0
   12228:	bne	12238 <__lxstat64@plt+0x1258>
   1222c:	mov	r0, #0
   12230:	bl	118d8 <__lxstat64@plt+0x8f8>
   12234:	mov	sl, #1
   12238:	ldr	r5, [r8]
   1223c:	ldr	r0, [r5, r6, lsl #2]
   12240:	ldrb	r1, [r0]
   12244:	cmp	r1, #61	; 0x3d
   12248:	beq	122c8 <__lxstat64@plt+0x12e8>
   1224c:	cmp	r1, #45	; 0x2d
   12250:	bne	122e8 <__lxstat64@plt+0x1308>
   12254:	ldrb	r1, [r0, #1]
   12258:	sub	r2, r1, #101	; 0x65
   1225c:	cmp	r2, #10
   12260:	bhi	12404 <__lxstat64@plt+0x1424>
   12264:	add	r3, pc, #0
   12268:	ldr	pc, [r3, r2, lsl #2]
   1226c:	andeq	r2, r1, r8, asr #6
   12270:	andeq	r2, r1, r4, lsl #8
   12274:	muleq	r1, r8, r2
   12278:	andeq	r2, r1, r4, lsl #8
   1227c:	andeq	r2, r1, r4, lsl #8
   12280:	andeq	r2, r1, r4, lsl #8
   12284:	andeq	r2, r1, r4, lsl #8
   12288:	muleq	r1, r8, r2
   1228c:	andeq	r2, r1, r4, lsl #8
   12290:	andeq	r2, r1, r4, lsr r4
   12294:	strdeq	r2, [r1], -r0
   12298:	ldrb	r2, [r0, #2]
   1229c:	cmp	r2, #101	; 0x65
   122a0:	cmpne	r2, #116	; 0x74
   122a4:	bne	122b4 <__lxstat64@plt+0x12d4>
   122a8:	ldrb	r2, [r0, #3]
   122ac:	cmp	r2, #0
   122b0:	beq	124b8 <__lxstat64@plt+0x14d8>
   122b4:	cmp	r1, #101	; 0x65
   122b8:	beq	12354 <__lxstat64@plt+0x1374>
   122bc:	cmp	r1, #110	; 0x6e
   122c0:	beq	12440 <__lxstat64@plt+0x1460>
   122c4:	b	12404 <__lxstat64@plt+0x1424>
   122c8:	ldrb	r1, [r0, #1]
   122cc:	cmp	r1, #0
   122d0:	beq	12324 <__lxstat64@plt+0x1344>
   122d4:	cmp	r1, #61	; 0x3d
   122d8:	bne	122e8 <__lxstat64@plt+0x1308>
   122dc:	ldrb	r1, [r0, #2]
   122e0:	cmp	r1, #0
   122e4:	beq	12324 <__lxstat64@plt+0x1344>
   122e8:	movw	r1, #27365	; 0x6ae5
   122ec:	movt	r1, #1
   122f0:	bl	10dac <strcmp@plt>
   122f4:	cmp	r0, #0
   122f8:	bne	12608 <__lxstat64@plt+0x1628>
   122fc:	ldr	r6, [r9]
   12300:	ldr	r0, [r5, r6, lsl #2]!
   12304:	ldr	r1, [r5, #8]
   12308:	bl	10dac <strcmp@plt>
   1230c:	mov	r4, r0
   12310:	add	r0, r6, #3
   12314:	str	r0, [r9]
   12318:	cmp	r4, #0
   1231c:	movwne	r4, #1
   12320:	b	125fc <__lxstat64@plt+0x161c>
   12324:	ldr	r4, [r9]
   12328:	ldr	r0, [r5, r4, lsl #2]!
   1232c:	ldr	r1, [r5, #8]
   12330:	bl	10dac <strcmp@plt>
   12334:	add	r1, r4, #3
   12338:	str	r1, [r9]
   1233c:	clz	r0, r0
   12340:	lsr	r4, r0, #5
   12344:	b	125fc <__lxstat64@plt+0x161c>
   12348:	ldrb	r2, [r0, #2]
   1234c:	cmp	r2, #113	; 0x71
   12350:	beq	122a8 <__lxstat64@plt+0x12c8>
   12354:	ldrb	r1, [r0, #2]
   12358:	cmp	r1, #102	; 0x66
   1235c:	ldrbeq	r0, [r0, #3]
   12360:	cmpeq	r0, #0
   12364:	bne	12404 <__lxstat64@plt+0x1424>
   12368:	ldr	r0, [r9]
   1236c:	add	r0, r0, #3
   12370:	str	r0, [r9]
   12374:	orr	r0, sl, r4
   12378:	cmp	r0, #1
   1237c:	beq	12618 <__lxstat64@plt+0x1638>
   12380:	ldr	r0, [r5, r7, lsl #2]
   12384:	add	r1, sp, #104	; 0x68
   12388:	bl	15c30 <__lxstat64@plt+0x4c50>
   1238c:	mov	r4, #0
   12390:	cmp	r0, #0
   12394:	bne	125fc <__lxstat64@plt+0x161c>
   12398:	ldr	r0, [r8]
   1239c:	add	r0, r0, r7, lsl #2
   123a0:	ldr	r0, [r0, #8]
   123a4:	mov	r1, sp
   123a8:	bl	15c30 <__lxstat64@plt+0x4c50>
   123ac:	cmp	r0, #0
   123b0:	bne	125fc <__lxstat64@plt+0x161c>
   123b4:	ldm	sp, {r0, r1}
   123b8:	ldr	r2, [sp, #104]	; 0x68
   123bc:	ldr	r3, [sp, #108]	; 0x6c
   123c0:	eor	r1, r3, r1
   123c4:	eor	r0, r2, r0
   123c8:	orrs	r0, r0, r1
   123cc:	bne	125fc <__lxstat64@plt+0x161c>
   123d0:	ldr	r0, [sp, #96]	; 0x60
   123d4:	ldr	r1, [sp, #100]	; 0x64
   123d8:	ldr	r2, [sp, #200]	; 0xc8
   123dc:	ldr	r3, [sp, #204]	; 0xcc
   123e0:	eor	r1, r3, r1
   123e4:	eor	r0, r2, r0
   123e8:	orr	r0, r0, r1
   123ec:	b	1233c <__lxstat64@plt+0x135c>
   123f0:	ldrb	r1, [r0, #2]
   123f4:	cmp	r1, #116	; 0x74
   123f8:	ldrbeq	r0, [r0, #3]
   123fc:	cmpeq	r0, #0
   12400:	beq	124d8 <__lxstat64@plt+0x14f8>
   12404:	movw	r1, #27476	; 0x6b54
   12408:	movt	r1, #1
   1240c:	mov	r0, #0
   12410:	mov	r2, #5
   12414:	bl	10e00 <dcgettext@plt>
   12418:	mov	r4, r0
   1241c:	ldr	r0, [r8]
   12420:	ldr	r0, [r0, r6, lsl #2]
   12424:	bl	14398 <__lxstat64@plt+0x33b8>
   12428:	mov	r1, r0
   1242c:	mov	r0, r4
   12430:	bl	116b4 <__lxstat64@plt+0x6d4>
   12434:	ldrb	r2, [r0, #2]
   12438:	cmp	r2, #101	; 0x65
   1243c:	beq	122a8 <__lxstat64@plt+0x12c8>
   12440:	ldrb	r1, [r0, #2]
   12444:	cmp	r1, #116	; 0x74
   12448:	ldrbeq	r0, [r0, #3]
   1244c:	cmpeq	r0, #0
   12450:	bne	12404 <__lxstat64@plt+0x1424>
   12454:	ldr	r0, [r9]
   12458:	add	r0, r0, #3
   1245c:	str	r0, [r9]
   12460:	orr	r0, sl, r4
   12464:	cmp	r0, #1
   12468:	beq	1260c <__lxstat64@plt+0x162c>
   1246c:	ldr	r0, [r5, r7, lsl #2]
   12470:	add	r1, sp, #104	; 0x68
   12474:	bl	1263c <__lxstat64@plt+0x165c>
   12478:	mov	r4, r0
   1247c:	ldr	r0, [r8]
   12480:	add	r0, r0, r7, lsl #2
   12484:	ldr	r0, [r0, #8]
   12488:	mov	r1, sp
   1248c:	bl	1263c <__lxstat64@plt+0x165c>
   12490:	cmp	r4, #0
   12494:	cmpne	r0, #0
   12498:	beq	125fc <__lxstat64@plt+0x161c>
   1249c:	ldm	sp, {r2, r3}
   124a0:	ldr	r0, [sp, #104]	; 0x68
   124a4:	ldr	r1, [sp, #108]	; 0x6c
   124a8:	bl	14a70 <__lxstat64@plt+0x3a90>
   124ac:	mov	r4, #0
   124b0:	cmp	r0, #0
   124b4:	b	125dc <__lxstat64@plt+0x15fc>
   124b8:	ldr	r0, [r5, r7, lsl #2]
   124bc:	cmp	r4, #0
   124c0:	beq	1253c <__lxstat64@plt+0x155c>
   124c4:	bl	10efc <strlen@plt>
   124c8:	add	r2, sp, #104	; 0x68
   124cc:	mov	r1, #0
   124d0:	bl	12b48 <__lxstat64@plt+0x1b68>
   124d4:	b	12540 <__lxstat64@plt+0x1560>
   124d8:	ldr	r0, [r9]
   124dc:	add	r0, r0, #3
   124e0:	str	r0, [r9]
   124e4:	orr	r0, sl, r4
   124e8:	cmp	r0, #1
   124ec:	beq	12624 <__lxstat64@plt+0x1644>
   124f0:	ldr	r0, [r5, r7, lsl #2]
   124f4:	add	r1, sp, #104	; 0x68
   124f8:	bl	1263c <__lxstat64@plt+0x165c>
   124fc:	mov	r5, r0
   12500:	ldr	r0, [r8]
   12504:	add	r0, r0, r7, lsl #2
   12508:	ldr	r0, [r0, #8]
   1250c:	mov	r1, sp
   12510:	bl	1263c <__lxstat64@plt+0x165c>
   12514:	mov	r4, r0
   12518:	cmp	r5, #0
   1251c:	cmpne	r4, #0
   12520:	beq	125fc <__lxstat64@plt+0x161c>
   12524:	ldm	sp, {r2, r3}
   12528:	ldr	r0, [sp, #104]	; 0x68
   1252c:	ldr	r1, [sp, #108]	; 0x6c
   12530:	bl	14a70 <__lxstat64@plt+0x3a90>
   12534:	lsr	r4, r0, #31
   12538:	b	125fc <__lxstat64@plt+0x161c>
   1253c:	bl	11fb4 <__lxstat64@plt+0xfd4>
   12540:	mov	r4, r0
   12544:	ldr	r0, [r8]
   12548:	add	r0, r0, r7, lsl #2
   1254c:	cmp	sl, #0
   12550:	beq	1256c <__lxstat64@plt+0x158c>
   12554:	ldr	r0, [r0, #12]
   12558:	bl	10efc <strlen@plt>
   1255c:	mov	r2, sp
   12560:	mov	r1, #0
   12564:	bl	12b48 <__lxstat64@plt+0x1b68>
   12568:	b	12574 <__lxstat64@plt+0x1594>
   1256c:	ldr	r0, [r0, #8]
   12570:	bl	11fb4 <__lxstat64@plt+0xfd4>
   12574:	mov	r1, r0
   12578:	mov	r0, r4
   1257c:	bl	14808 <__lxstat64@plt+0x3828>
   12580:	ldr	r1, [r8]
   12584:	ldr	r2, [r1, r6, lsl #2]
   12588:	ldrb	r1, [r2, #2]
   1258c:	ldr	r3, [r9]
   12590:	add	r3, r3, #3
   12594:	str	r3, [r9]
   12598:	ldrb	r2, [r2, #1]
   1259c:	cmp	r2, #103	; 0x67
   125a0:	beq	125c8 <__lxstat64@plt+0x15e8>
   125a4:	cmp	r2, #108	; 0x6c
   125a8:	bne	125e4 <__lxstat64@plt+0x1604>
   125ac:	sub	r1, r1, #101	; 0x65
   125b0:	clz	r1, r1
   125b4:	lsr	r1, r1, #5
   125b8:	mov	r4, #0
   125bc:	cmp	r0, r1
   125c0:	movwlt	r4, #1
   125c4:	b	125fc <__lxstat64@plt+0x161c>
   125c8:	mov	r4, #0
   125cc:	cmp	r1, #101	; 0x65
   125d0:	mov	r1, #0
   125d4:	mvneq	r1, #0
   125d8:	cmp	r0, r1
   125dc:	movwgt	r4, #1
   125e0:	b	125fc <__lxstat64@plt+0x161c>
   125e4:	clz	r0, r0
   125e8:	lsr	r0, r0, #5
   125ec:	sub	r1, r1, #101	; 0x65
   125f0:	clz	r1, r1
   125f4:	lsr	r1, r1, #5
   125f8:	eor	r4, r0, r1
   125fc:	mov	r0, r4
   12600:	sub	sp, fp, #28
   12604:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12608:	bl	10fd4 <abort@plt>
   1260c:	movw	r1, #27407	; 0x6b0f
   12610:	movt	r1, #1
   12614:	b	1262c <__lxstat64@plt+0x164c>
   12618:	movw	r1, #27430	; 0x6b26
   1261c:	movt	r1, #1
   12620:	b	1262c <__lxstat64@plt+0x164c>
   12624:	movw	r1, #27453	; 0x6b3d
   12628:	movt	r1, #1
   1262c:	mov	r0, #0
   12630:	mov	r2, #5
   12634:	bl	10e00 <dcgettext@plt>
   12638:	bl	116b4 <__lxstat64@plt+0x6d4>
   1263c:	push	{r4, r5, fp, lr}
   12640:	add	fp, sp, #8
   12644:	sub	sp, sp, #112	; 0x70
   12648:	mov	r4, r1
   1264c:	add	r1, sp, #8
   12650:	bl	15c30 <__lxstat64@plt+0x4c50>
   12654:	mov	r5, r0
   12658:	cmp	r0, #0
   1265c:	bne	12674 <__lxstat64@plt+0x1694>
   12660:	mov	r0, sp
   12664:	add	r1, sp, #8
   12668:	bl	147e8 <__lxstat64@plt+0x3808>
   1266c:	ldm	sp, {r0, r1}
   12670:	stm	r4, {r0, r1}
   12674:	clz	r0, r5
   12678:	lsr	r0, r0, #5
   1267c:	sub	sp, fp, #8
   12680:	pop	{r4, r5, fp, pc}
   12684:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   12688:	add	fp, sp, #24
   1268c:	bl	12704 <__lxstat64@plt+0x1724>
   12690:	mov	r4, r0
   12694:	movw	r6, #29004	; 0x714c
   12698:	movt	r6, #2
   1269c:	ldr	r0, [r6]
   126a0:	movw	r7, #29000	; 0x7148
   126a4:	movt	r7, #2
   126a8:	ldr	r1, [r7]
   126ac:	cmp	r0, r1
   126b0:	bge	126fc <__lxstat64@plt+0x171c>
   126b4:	movw	r8, #28996	; 0x7144
   126b8:	movt	r8, #2
   126bc:	movw	r5, #27333	; 0x6ac5
   126c0:	movt	r5, #1
   126c4:	ldr	r1, [r8]
   126c8:	ldr	r0, [r1, r0, lsl #2]
   126cc:	mov	r1, r5
   126d0:	bl	10dac <strcmp@plt>
   126d4:	cmp	r0, #0
   126d8:	bne	126fc <__lxstat64@plt+0x171c>
   126dc:	mov	r0, #0
   126e0:	bl	118d8 <__lxstat64@plt+0x8f8>
   126e4:	bl	12704 <__lxstat64@plt+0x1724>
   126e8:	orr	r4, r4, r0
   126ec:	ldr	r0, [r6]
   126f0:	ldr	r1, [r7]
   126f4:	cmp	r0, r1
   126f8:	blt	126c4 <__lxstat64@plt+0x16e4>
   126fc:	and	r0, r4, #1
   12700:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   12704:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   12708:	add	fp, sp, #24
   1270c:	bl	12784 <__lxstat64@plt+0x17a4>
   12710:	mov	r4, r0
   12714:	movw	r6, #29004	; 0x714c
   12718:	movt	r6, #2
   1271c:	ldr	r0, [r6]
   12720:	movw	r7, #29000	; 0x7148
   12724:	movt	r7, #2
   12728:	ldr	r1, [r7]
   1272c:	cmp	r0, r1
   12730:	bge	1277c <__lxstat64@plt+0x179c>
   12734:	movw	r8, #28996	; 0x7144
   12738:	movt	r8, #2
   1273c:	movw	r5, #27330	; 0x6ac2
   12740:	movt	r5, #1
   12744:	ldr	r1, [r8]
   12748:	ldr	r0, [r1, r0, lsl #2]
   1274c:	mov	r1, r5
   12750:	bl	10dac <strcmp@plt>
   12754:	cmp	r0, #0
   12758:	bne	1277c <__lxstat64@plt+0x179c>
   1275c:	mov	r0, #0
   12760:	bl	118d8 <__lxstat64@plt+0x8f8>
   12764:	bl	12784 <__lxstat64@plt+0x17a4>
   12768:	and	r4, r4, r0
   1276c:	ldr	r0, [r6]
   12770:	ldr	r1, [r7]
   12774:	cmp	r0, r1
   12778:	blt	12744 <__lxstat64@plt+0x1764>
   1277c:	and	r0, r4, #1
   12780:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   12784:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12788:	add	fp, sp, #28
   1278c:	sub	sp, sp, #4
   12790:	movw	r9, #29000	; 0x7148
   12794:	movt	r9, #2
   12798:	ldr	r0, [r9]
   1279c:	movw	r5, #29004	; 0x714c
   127a0:	movt	r5, #2
   127a4:	ldr	r7, [r5]
   127a8:	cmp	r0, r7
   127ac:	ble	12a0c <__lxstat64@plt+0x1a2c>
   127b0:	movw	r4, #28996	; 0x7144
   127b4:	movt	r4, #2
   127b8:	ldr	r1, [r4]
   127bc:	ldr	r1, [r1, r7, lsl #2]
   127c0:	ldrb	r2, [r1]
   127c4:	mov	r6, #0
   127c8:	cmp	r2, #33	; 0x21
   127cc:	bne	12810 <__lxstat64@plt+0x1830>
   127d0:	mov	r6, #0
   127d4:	ldrb	r1, [r1, #1]
   127d8:	cmp	r1, #0
   127dc:	bne	12810 <__lxstat64@plt+0x1830>
   127e0:	mov	r0, #1
   127e4:	bl	118d8 <__lxstat64@plt+0x8f8>
   127e8:	ldr	r0, [r9]
   127ec:	ldr	r7, [r5]
   127f0:	cmp	r0, r7
   127f4:	ble	12a0c <__lxstat64@plt+0x1a2c>
   127f8:	eor	r6, r6, #1
   127fc:	ldr	r1, [r4]
   12800:	ldr	r1, [r1, r7, lsl #2]
   12804:	ldrb	r2, [r1]
   12808:	cmp	r2, #33	; 0x21
   1280c:	beq	127d4 <__lxstat64@plt+0x17f4>
   12810:	ldr	r8, [r4]
   12814:	ldr	sl, [r8, r7, lsl #2]
   12818:	ldrb	r4, [sl]
   1281c:	cmp	r4, #40	; 0x28
   12820:	bne	12830 <__lxstat64@plt+0x1850>
   12824:	ldrb	r1, [sl, #1]
   12828:	cmp	r1, #0
   1282c:	beq	128dc <__lxstat64@plt+0x18fc>
   12830:	sub	r0, r0, r7
   12834:	cmp	r0, #4
   12838:	blt	12870 <__lxstat64@plt+0x1890>
   1283c:	movw	r1, #27450	; 0x6b3a
   12840:	movt	r1, #1
   12844:	mov	r0, sl
   12848:	bl	10dac <strcmp@plt>
   1284c:	cmp	r0, #0
   12850:	bne	12878 <__lxstat64@plt+0x1898>
   12854:	add	r0, r8, r7, lsl #2
   12858:	ldr	r0, [r0, #8]
   1285c:	bl	12088 <__lxstat64@plt+0x10a8>
   12860:	cmp	r0, #0
   12864:	beq	12878 <__lxstat64@plt+0x1898>
   12868:	mov	r0, #1
   1286c:	b	12890 <__lxstat64@plt+0x18b0>
   12870:	cmp	r0, #3
   12874:	bne	1289c <__lxstat64@plt+0x18bc>
   12878:	add	r0, r8, r7, lsl #2
   1287c:	ldr	r0, [r0, #4]
   12880:	bl	12088 <__lxstat64@plt+0x10a8>
   12884:	cmp	r0, #0
   12888:	beq	1289c <__lxstat64@plt+0x18bc>
   1288c:	mov	r0, #0
   12890:	bl	121bc <__lxstat64@plt+0x11dc>
   12894:	mov	r4, r0
   12898:	b	128cc <__lxstat64@plt+0x18ec>
   1289c:	cmp	r4, #45	; 0x2d
   128a0:	bne	128bc <__lxstat64@plt+0x18dc>
   128a4:	ldrb	r0, [sl, #1]
   128a8:	cmp	r0, #0
   128ac:	beq	128bc <__lxstat64@plt+0x18dc>
   128b0:	ldrb	r0, [sl, #2]
   128b4:	cmp	r0, #0
   128b8:	beq	12958 <__lxstat64@plt+0x1978>
   128bc:	mov	r0, #0
   128c0:	bl	118d8 <__lxstat64@plt+0x8f8>
   128c4:	cmp	r4, #0
   128c8:	movwne	r4, #1
   128cc:	eor	r0, r6, r4
   128d0:	and	r0, r0, #1
   128d4:	sub	sp, fp, #28
   128d8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   128dc:	mov	r4, #1
   128e0:	mov	r0, #1
   128e4:	bl	118d8 <__lxstat64@plt+0x8f8>
   128e8:	ldr	r7, [r9]
   128ec:	ldr	r5, [r5]
   128f0:	add	r0, r5, #1
   128f4:	cmp	r0, r7
   128f8:	bge	12968 <__lxstat64@plt+0x1988>
   128fc:	ldr	r9, [r9]
   12900:	movw	r1, #29004	; 0x714c
   12904:	movt	r1, #2
   12908:	ldr	sl, [r1]
   1290c:	movw	r1, #28996	; 0x7144
   12910:	movt	r1, #2
   12914:	ldr	r8, [r1]
   12918:	mov	r4, #1
   1291c:	ldr	r0, [r8, r0, lsl #2]
   12920:	movw	r1, #27255	; 0x6a77
   12924:	movt	r1, #1
   12928:	bl	10dac <strcmp@plt>
   1292c:	cmp	r0, #0
   12930:	beq	12968 <__lxstat64@plt+0x1988>
   12934:	cmp	r4, #4
   12938:	beq	12964 <__lxstat64@plt+0x1984>
   1293c:	add	r4, r4, #1
   12940:	add	r0, sl, r4
   12944:	cmp	r0, r9
   12948:	mov	r7, r9
   1294c:	mov	r5, sl
   12950:	blt	1291c <__lxstat64@plt+0x193c>
   12954:	b	12968 <__lxstat64@plt+0x1988>
   12958:	bl	11948 <__lxstat64@plt+0x968>
   1295c:	mov	r4, r0
   12960:	b	128cc <__lxstat64@plt+0x18ec>
   12964:	sub	r4, r7, r5
   12968:	mov	r0, r4
   1296c:	bl	115c0 <__lxstat64@plt+0x5e0>
   12970:	mov	r4, r0
   12974:	movw	r5, #29004	; 0x714c
   12978:	movt	r5, #2
   1297c:	ldr	r0, [r5]
   12980:	movw	r7, #28996	; 0x7144
   12984:	movt	r7, #2
   12988:	ldr	r1, [r7]
   1298c:	ldr	r0, [r1, r0, lsl #2]
   12990:	cmp	r0, #0
   12994:	beq	12a10 <__lxstat64@plt+0x1a30>
   12998:	ldrb	r1, [r0]
   1299c:	cmp	r1, #41	; 0x29
   129a0:	ldrbeq	r0, [r0, #1]
   129a4:	cmpeq	r0, #0
   129a8:	beq	12a00 <__lxstat64@plt+0x1a20>
   129ac:	movw	r1, #27516	; 0x6b7c
   129b0:	movt	r1, #1
   129b4:	mov	r0, #0
   129b8:	mov	r2, #5
   129bc:	bl	10e00 <dcgettext@plt>
   129c0:	mov	r4, r0
   129c4:	movw	r1, #27255	; 0x6a77
   129c8:	movt	r1, #1
   129cc:	mov	r0, #0
   129d0:	bl	14390 <__lxstat64@plt+0x33b0>
   129d4:	mov	r1, r5
   129d8:	mov	r5, r0
   129dc:	ldr	r0, [r1]
   129e0:	ldr	r1, [r7]
   129e4:	ldr	r1, [r1, r0, lsl #2]
   129e8:	mov	r0, #1
   129ec:	bl	14390 <__lxstat64@plt+0x33b0>
   129f0:	mov	r2, r0
   129f4:	mov	r0, r4
   129f8:	mov	r1, r5
   129fc:	bl	116b4 <__lxstat64@plt+0x6d4>
   12a00:	mov	r0, #0
   12a04:	bl	118d8 <__lxstat64@plt+0x8f8>
   12a08:	b	128cc <__lxstat64@plt+0x18ec>
   12a0c:	bl	11f3c <__lxstat64@plt+0xf5c>
   12a10:	movw	r1, #27504	; 0x6b70
   12a14:	movt	r1, #1
   12a18:	mov	r0, #0
   12a1c:	mov	r2, #5
   12a20:	bl	10e00 <dcgettext@plt>
   12a24:	mov	r4, r0
   12a28:	movw	r0, #27255	; 0x6a77
   12a2c:	movt	r0, #1
   12a30:	bl	14398 <__lxstat64@plt+0x33b8>
   12a34:	mov	r1, r0
   12a38:	mov	r0, r4
   12a3c:	bl	116b4 <__lxstat64@plt+0x6d4>
   12a40:	movw	r1, #29008	; 0x7150
   12a44:	movt	r1, #2
   12a48:	str	r0, [r1]
   12a4c:	bx	lr
   12a50:	movw	r1, #29012	; 0x7154
   12a54:	movt	r1, #2
   12a58:	strb	r0, [r1]
   12a5c:	bx	lr
   12a60:	push	{r4, r5, r6, sl, fp, lr}
   12a64:	add	fp, sp, #16
   12a68:	sub	sp, sp, #8
   12a6c:	movw	r0, #28988	; 0x713c
   12a70:	movt	r0, #2
   12a74:	ldr	r0, [r0]
   12a78:	bl	15550 <__lxstat64@plt+0x4570>
   12a7c:	cmp	r0, #0
   12a80:	beq	12aa8 <__lxstat64@plt+0x1ac8>
   12a84:	movw	r0, #29012	; 0x7154
   12a88:	movt	r0, #2
   12a8c:	ldrb	r0, [r0]
   12a90:	cmp	r0, #0
   12a94:	beq	12ac8 <__lxstat64@plt+0x1ae8>
   12a98:	bl	10f08 <__errno_location@plt>
   12a9c:	ldr	r0, [r0]
   12aa0:	cmp	r0, #32
   12aa4:	bne	12ac8 <__lxstat64@plt+0x1ae8>
   12aa8:	movw	r0, #28984	; 0x7138
   12aac:	movt	r0, #2
   12ab0:	ldr	r0, [r0]
   12ab4:	bl	15550 <__lxstat64@plt+0x4570>
   12ab8:	cmp	r0, #0
   12abc:	subeq	sp, fp, #16
   12ac0:	popeq	{r4, r5, r6, sl, fp, pc}
   12ac4:	b	12b38 <__lxstat64@plt+0x1b58>
   12ac8:	movw	r1, #27600	; 0x6bd0
   12acc:	movt	r1, #1
   12ad0:	mov	r0, #0
   12ad4:	mov	r2, #5
   12ad8:	bl	10e00 <dcgettext@plt>
   12adc:	mov	r4, r0
   12ae0:	movw	r0, #29008	; 0x7150
   12ae4:	movt	r0, #2
   12ae8:	ldr	r6, [r0]
   12aec:	bl	10f08 <__errno_location@plt>
   12af0:	ldr	r5, [r0]
   12af4:	cmp	r6, #0
   12af8:	bne	12b14 <__lxstat64@plt+0x1b34>
   12afc:	movw	r2, #27616	; 0x6be0
   12b00:	movt	r2, #1
   12b04:	mov	r0, #0
   12b08:	mov	r1, r5
   12b0c:	mov	r3, r4
   12b10:	b	12b34 <__lxstat64@plt+0x1b54>
   12b14:	mov	r0, r6
   12b18:	bl	14248 <__lxstat64@plt+0x3268>
   12b1c:	mov	r3, r0
   12b20:	str	r4, [sp]
   12b24:	movw	r2, #27612	; 0x6bdc
   12b28:	movt	r2, #1
   12b2c:	mov	r0, #0
   12b30:	mov	r1, r5
   12b34:	bl	10e90 <error@plt>
   12b38:	movw	r0, #28904	; 0x70e8
   12b3c:	movt	r0, #2
   12b40:	ldr	r0, [r0]
   12b44:	bl	10ddc <_exit@plt>
   12b48:	push	{r4, r5, r6, sl, fp, lr}
   12b4c:	add	fp, sp, #16
   12b50:	mov	r4, r1
   12b54:	mov	r5, r0
   12b58:	mov	r0, #0
   12b5c:	strb	r0, [r2, #20]
   12b60:	add	r6, r2, #19
   12b64:	mov	r0, r5
   12b68:	mov	r1, r4
   12b6c:	mov	r2, #10
   12b70:	mov	r3, #0
   12b74:	bl	15a40 <__lxstat64@plt+0x4a60>
   12b78:	add	r2, r0, r0, lsl #2
   12b7c:	sub	r2, r5, r2, lsl #1
   12b80:	orr	r2, r2, #48	; 0x30
   12b84:	strb	r2, [r6], #-1
   12b88:	rsbs	r2, r5, #9
   12b8c:	rscs	r2, r4, #0
   12b90:	mov	r5, r0
   12b94:	mov	r4, r1
   12b98:	bcc	12b64 <__lxstat64@plt+0x1b84>
   12b9c:	add	r0, r6, #1
   12ba0:	pop	{r4, r5, r6, sl, fp, pc}
   12ba4:	push	{r4, r5, fp, lr}
   12ba8:	add	fp, sp, #8
   12bac:	cmp	r0, #0
   12bb0:	beq	12c44 <__lxstat64@plt+0x1c64>
   12bb4:	mov	r4, r0
   12bb8:	mov	r1, #47	; 0x2f
   12bbc:	bl	10f80 <strrchr@plt>
   12bc0:	cmp	r0, #0
   12bc4:	mov	r5, r4
   12bc8:	addne	r5, r0, #1
   12bcc:	sub	r0, r5, r4
   12bd0:	cmp	r0, #7
   12bd4:	blt	12c28 <__lxstat64@plt+0x1c48>
   12bd8:	sub	r0, r5, #7
   12bdc:	movw	r1, #27675	; 0x6c1b
   12be0:	movt	r1, #1
   12be4:	mov	r2, #7
   12be8:	bl	10fc8 <strncmp@plt>
   12bec:	cmp	r0, #0
   12bf0:	bne	12c28 <__lxstat64@plt+0x1c48>
   12bf4:	movw	r1, #27683	; 0x6c23
   12bf8:	movt	r1, #1
   12bfc:	mov	r0, r5
   12c00:	mov	r2, #3
   12c04:	bl	10fc8 <strncmp@plt>
   12c08:	cmp	r0, #0
   12c0c:	beq	12c18 <__lxstat64@plt+0x1c38>
   12c10:	mov	r4, r5
   12c14:	b	12c28 <__lxstat64@plt+0x1c48>
   12c18:	add	r4, r5, #3
   12c1c:	movw	r0, #28976	; 0x7130
   12c20:	movt	r0, #2
   12c24:	str	r4, [r0]
   12c28:	movw	r0, #28980	; 0x7134
   12c2c:	movt	r0, #2
   12c30:	str	r4, [r0]
   12c34:	movw	r0, #29016	; 0x7158
   12c38:	movt	r0, #2
   12c3c:	str	r4, [r0]
   12c40:	pop	{r4, r5, fp, pc}
   12c44:	movw	r0, #28984	; 0x7138
   12c48:	movt	r0, #2
   12c4c:	ldr	r3, [r0]
   12c50:	movw	r0, #27619	; 0x6be3
   12c54:	movt	r0, #1
   12c58:	mov	r1, #55	; 0x37
   12c5c:	mov	r2, #1
   12c60:	bl	10e48 <fwrite@plt>
   12c64:	bl	10fd4 <abort@plt>
   12c68:	push	{r4, r5, r6, sl, fp, lr}
   12c6c:	add	fp, sp, #16
   12c70:	mov	r4, r0
   12c74:	movw	r0, #29024	; 0x7160
   12c78:	movt	r0, #2
   12c7c:	cmp	r4, #0
   12c80:	moveq	r4, r0
   12c84:	bl	10f08 <__errno_location@plt>
   12c88:	mov	r5, r0
   12c8c:	ldr	r6, [r0]
   12c90:	mov	r0, r4
   12c94:	mov	r1, #48	; 0x30
   12c98:	bl	14ef0 <__lxstat64@plt+0x3f10>
   12c9c:	str	r6, [r5]
   12ca0:	pop	{r4, r5, r6, sl, fp, pc}
   12ca4:	movw	r1, #29024	; 0x7160
   12ca8:	movt	r1, #2
   12cac:	cmp	r0, #0
   12cb0:	movne	r1, r0
   12cb4:	ldr	r0, [r1]
   12cb8:	bx	lr
   12cbc:	movw	r2, #29024	; 0x7160
   12cc0:	movt	r2, #2
   12cc4:	cmp	r0, #0
   12cc8:	movne	r2, r0
   12ccc:	str	r1, [r2]
   12cd0:	bx	lr
   12cd4:	movw	r3, #29024	; 0x7160
   12cd8:	movt	r3, #2
   12cdc:	cmp	r0, #0
   12ce0:	movne	r3, r0
   12ce4:	ubfx	r0, r1, #5, #3
   12ce8:	add	ip, r3, r0, lsl #2
   12cec:	ldr	r3, [ip, #8]
   12cf0:	and	r1, r1, #31
   12cf4:	mov	r0, #1
   12cf8:	and	r0, r0, r3, lsr r1
   12cfc:	and	r2, r2, #1
   12d00:	eor	r2, r0, r2
   12d04:	eor	r1, r3, r2, lsl r1
   12d08:	str	r1, [ip, #8]
   12d0c:	bx	lr
   12d10:	movw	r2, #29024	; 0x7160
   12d14:	movt	r2, #2
   12d18:	cmp	r0, #0
   12d1c:	movne	r2, r0
   12d20:	ldr	r0, [r2, #4]
   12d24:	str	r1, [r2, #4]
   12d28:	bx	lr
   12d2c:	push	{fp, lr}
   12d30:	mov	fp, sp
   12d34:	movw	r3, #29024	; 0x7160
   12d38:	movt	r3, #2
   12d3c:	cmp	r0, #0
   12d40:	movne	r3, r0
   12d44:	mov	r0, #10
   12d48:	str	r0, [r3]
   12d4c:	cmp	r1, #0
   12d50:	cmpne	r2, #0
   12d54:	bne	12d5c <__lxstat64@plt+0x1d7c>
   12d58:	bl	10fd4 <abort@plt>
   12d5c:	str	r1, [r3, #40]	; 0x28
   12d60:	str	r2, [r3, #44]	; 0x2c
   12d64:	pop	{fp, pc}
   12d68:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12d6c:	add	fp, sp, #28
   12d70:	sub	sp, sp, #20
   12d74:	mov	r8, r3
   12d78:	mov	r9, r2
   12d7c:	mov	sl, r1
   12d80:	mov	r7, r0
   12d84:	ldr	r0, [fp, #8]
   12d88:	movw	r5, #29024	; 0x7160
   12d8c:	movt	r5, #2
   12d90:	cmp	r0, #0
   12d94:	movne	r5, r0
   12d98:	bl	10f08 <__errno_location@plt>
   12d9c:	mov	r4, r0
   12da0:	ldm	r5, {r0, r1}
   12da4:	ldr	r2, [r5, #40]	; 0x28
   12da8:	ldr	r3, [r5, #44]	; 0x2c
   12dac:	ldr	r6, [r4]
   12db0:	add	r5, r5, #8
   12db4:	stm	sp, {r0, r1, r5}
   12db8:	str	r2, [sp, #12]
   12dbc:	str	r3, [sp, #16]
   12dc0:	mov	r0, r7
   12dc4:	mov	r1, sl
   12dc8:	mov	r2, r9
   12dcc:	mov	r3, r8
   12dd0:	bl	12de0 <__lxstat64@plt+0x1e00>
   12dd4:	str	r6, [r4]
   12dd8:	sub	sp, fp, #28
   12ddc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12de0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12de4:	add	fp, sp, #28
   12de8:	sub	sp, sp, #156	; 0x9c
   12dec:	mov	r9, r3
   12df0:	mov	r7, r1
   12df4:	mov	r6, r0
   12df8:	str	r2, [fp, #-80]	; 0xffffffb0
   12dfc:	add	r0, r2, #1
   12e00:	str	r0, [sp, #76]	; 0x4c
   12e04:	ldr	r0, [fp, #12]
   12e08:	and	r1, r0, #1
   12e0c:	str	r1, [sp, #40]	; 0x28
   12e10:	and	r1, r0, #4
   12e14:	str	r1, [sp, #36]	; 0x24
   12e18:	ubfx	r4, r0, #1, #1
   12e1c:	bl	10e60 <__ctype_get_mb_cur_max@plt>
   12e20:	str	r0, [sp, #44]	; 0x2c
   12e24:	ldr	r0, [fp, #24]
   12e28:	str	r0, [sp, #88]	; 0x58
   12e2c:	ldr	r0, [fp, #20]
   12e30:	str	r0, [sp, #80]	; 0x50
   12e34:	ldr	r1, [fp, #8]
   12e38:	mov	r0, #0
   12e3c:	str	r0, [sp, #84]	; 0x54
   12e40:	mov	r0, #0
   12e44:	str	r0, [fp, #-84]	; 0xffffffac
   12e48:	mov	r0, #0
   12e4c:	str	r0, [fp, #-72]	; 0xffffffb8
   12e50:	mov	r0, #0
   12e54:	mov	r2, #0
   12e58:	str	r2, [fp, #-56]	; 0xffffffc8
   12e5c:	mov	r2, #0
   12e60:	str	r2, [sp, #64]	; 0x40
   12e64:	mov	r2, #1
   12e68:	str	r2, [fp, #-48]	; 0xffffffd0
   12e6c:	cmp	r1, #10
   12e70:	bhi	13d9c <__lxstat64@plt+0x2dbc>
   12e74:	mov	sl, r7
   12e78:	mov	r7, r1
   12e7c:	add	r1, pc, #24
   12e80:	mov	r8, #0
   12e84:	mov	r2, #1
   12e88:	mov	r3, #0
   12e8c:	ldr	ip, [fp, #-80]	; 0xffffffb0
   12e90:	mov	lr, r9
   12e94:	mov	r5, r6
   12e98:	ldr	pc, [r1, r7, lsl #2]
   12e9c:	andeq	r2, r1, r0, ror pc
   12ea0:			; <UNDEFINED> instruction: 0x00012fb0
   12ea4:	andeq	r2, r1, r0, lsl #31
   12ea8:	andeq	r2, r1, r8, ror #30
   12eac:	andeq	r2, r1, r4, lsr #31
   12eb0:	andeq	r3, r1, r4
   12eb4:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   12eb8:	andeq	r3, r1, r0, rrx
   12ebc:	andeq	r2, r1, r8, asr #29
   12ec0:	andeq	r2, r1, r8, asr #29
   12ec4:	strdeq	r2, [r1], -r4
   12ec8:	movw	r0, #27767	; 0x6c77
   12ecc:	movt	r0, #1
   12ed0:	mov	r1, r7
   12ed4:	bl	143a4 <__lxstat64@plt+0x33c4>
   12ed8:	str	r0, [sp, #80]	; 0x50
   12edc:	movw	r0, #27769	; 0x6c79
   12ee0:	movt	r0, #1
   12ee4:	mov	r1, r7
   12ee8:	bl	143a4 <__lxstat64@plt+0x33c4>
   12eec:	mov	r5, r6
   12ef0:	str	r0, [sp, #88]	; 0x58
   12ef4:	mov	r8, #0
   12ef8:	tst	r4, #1
   12efc:	str	r7, [fp, #-64]	; 0xffffffc0
   12f00:	bne	12f38 <__lxstat64@plt+0x1f58>
   12f04:	ldr	r0, [sp, #80]	; 0x50
   12f08:	ldrb	r0, [r0]
   12f0c:	cmp	r0, #0
   12f10:	beq	12f38 <__lxstat64@plt+0x1f58>
   12f14:	ldr	r1, [sp, #80]	; 0x50
   12f18:	add	r1, r1, #1
   12f1c:	mov	r8, #0
   12f20:	cmp	r8, sl
   12f24:	strbcc	r0, [r5, r8]
   12f28:	ldrb	r0, [r1, r8]
   12f2c:	add	r8, r8, #1
   12f30:	cmp	r0, #0
   12f34:	bne	12f20 <__lxstat64@plt+0x1f40>
   12f38:	ldr	r7, [sp, #88]	; 0x58
   12f3c:	mov	r0, r7
   12f40:	bl	10efc <strlen@plt>
   12f44:	mov	r5, r6
   12f48:	str	r0, [fp, #-72]	; 0xffffffb8
   12f4c:	str	r7, [fp, #-84]	; 0xffffffac
   12f50:	mov	r2, #1
   12f54:	mov	r3, r4
   12f58:	ldr	ip, [fp, #-80]	; 0xffffffb0
   12f5c:	mov	lr, r9
   12f60:	ldr	r7, [fp, #-64]	; 0xffffffc0
   12f64:	b	13060 <__lxstat64@plt+0x2080>
   12f68:	mov	r0, #1
   12f6c:	b	12fb0 <__lxstat64@plt+0x1fd0>
   12f70:	mov	r7, #0
   12f74:	mov	r8, #0
   12f78:	mov	r2, r0
   12f7c:	b	1305c <__lxstat64@plt+0x207c>
   12f80:	tst	r4, #1
   12f84:	bne	12fb0 <__lxstat64@plt+0x1fd0>
   12f88:	mov	r2, r0
   12f8c:	b	12fd8 <__lxstat64@plt+0x1ff8>
   12f90:	mov	r0, #1
   12f94:	str	r0, [fp, #-72]	; 0xffffffb8
   12f98:	mov	r8, #0
   12f9c:	mov	r7, #5
   12fa0:	b	1301c <__lxstat64@plt+0x203c>
   12fa4:	mov	r2, #1
   12fa8:	tst	r4, #1
   12fac:	beq	12fd8 <__lxstat64@plt+0x1ff8>
   12fb0:	mov	r1, #1
   12fb4:	str	r1, [fp, #-72]	; 0xffffffb8
   12fb8:	mov	r8, #0
   12fbc:	mov	r7, #2
   12fc0:	movw	r1, #27769	; 0x6c79
   12fc4:	movt	r1, #1
   12fc8:	str	r1, [fp, #-84]	; 0xffffffac
   12fcc:	mov	r2, r0
   12fd0:	mov	r3, #1
   12fd4:	b	13060 <__lxstat64@plt+0x2080>
   12fd8:	mov	r8, #1
   12fdc:	mov	r7, #2
   12fe0:	cmp	sl, #0
   12fe4:	movne	r0, #39	; 0x27
   12fe8:	strbne	r0, [r5]
   12fec:	movw	r0, #27769	; 0x6c79
   12ff0:	movt	r0, #1
   12ff4:	str	r0, [fp, #-84]	; 0xffffffac
   12ff8:	mov	r0, #1
   12ffc:	str	r0, [fp, #-72]	; 0xffffffb8
   13000:	b	1305c <__lxstat64@plt+0x207c>
   13004:	mov	r7, #5
   13008:	tst	r4, #1
   1300c:	beq	13034 <__lxstat64@plt+0x2054>
   13010:	mov	r0, #1
   13014:	str	r0, [fp, #-72]	; 0xffffffb8
   13018:	mov	r8, #0
   1301c:	movw	r0, #27765	; 0x6c75
   13020:	movt	r0, #1
   13024:	str	r0, [fp, #-84]	; 0xffffffac
   13028:	mov	r2, #1
   1302c:	mov	r3, #1
   13030:	b	13060 <__lxstat64@plt+0x2080>
   13034:	cmp	sl, #0
   13038:	movne	r0, #34	; 0x22
   1303c:	strbne	r0, [r5]
   13040:	mov	r8, #1
   13044:	movw	r0, #27765	; 0x6c75
   13048:	movt	r0, #1
   1304c:	str	r0, [fp, #-84]	; 0xffffffac
   13050:	mov	r0, #1
   13054:	str	r0, [fp, #-72]	; 0xffffffb8
   13058:	mov	r2, #1
   1305c:	mov	r3, #0
   13060:	ldr	r0, [fp, #-72]	; 0xffffffb8
   13064:	cmp	r0, #0
   13068:	movwne	r0, #1
   1306c:	and	r1, r0, r3
   13070:	and	r1, r2, r1
   13074:	str	r1, [sp, #56]	; 0x38
   13078:	sub	r1, r7, #2
   1307c:	clz	r1, r1
   13080:	lsr	r1, r1, #5
   13084:	and	r1, r1, r3
   13088:	str	r1, [sp, #68]	; 0x44
   1308c:	str	r7, [fp, #-64]	; 0xffffffc0
   13090:	subs	r1, r7, #2
   13094:	movwne	r1, #1
   13098:	eor	r4, r3, #1
   1309c:	str	r4, [fp, #-88]	; 0xffffffa8
   130a0:	orr	r4, r1, r4
   130a4:	str	r4, [sp, #72]	; 0x48
   130a8:	and	r1, r1, r2
   130ac:	and	r0, r0, r1
   130b0:	str	r0, [fp, #-60]	; 0xffffffc4
   130b4:	str	r3, [fp, #-76]	; 0xffffffb4
   130b8:	orr	r0, r1, r3
   130bc:	eor	r0, r0, #1
   130c0:	ldr	r1, [fp, #16]
   130c4:	clz	r1, r1
   130c8:	lsr	r1, r1, #5
   130cc:	orr	r0, r1, r0
   130d0:	str	r0, [fp, #-68]	; 0xffffffbc
   130d4:	str	r2, [sp, #92]	; 0x5c
   130d8:	eor	r0, r2, #1
   130dc:	str	r0, [sp, #60]	; 0x3c
   130e0:	mov	r7, #0
   130e4:	cmn	lr, #1
   130e8:	beq	130f8 <__lxstat64@plt+0x2118>
   130ec:	cmp	r7, lr
   130f0:	bne	13104 <__lxstat64@plt+0x2124>
   130f4:	b	13c10 <__lxstat64@plt+0x2c30>
   130f8:	ldrb	r0, [ip, r7]
   130fc:	cmp	r0, #0
   13100:	beq	13c10 <__lxstat64@plt+0x2c30>
   13104:	mov	r9, #0
   13108:	ldr	r0, [fp, #-60]	; 0xffffffc4
   1310c:	cmp	r0, #0
   13110:	beq	13144 <__lxstat64@plt+0x2164>
   13114:	ldr	r0, [fp, #-72]	; 0xffffffb8
   13118:	add	r4, r7, r0
   1311c:	cmp	r0, #2
   13120:	bcc	1313c <__lxstat64@plt+0x215c>
   13124:	cmn	lr, #1
   13128:	bne	1313c <__lxstat64@plt+0x215c>
   1312c:	mov	r0, ip
   13130:	bl	10efc <strlen@plt>
   13134:	ldr	ip, [fp, #-80]	; 0xffffffb0
   13138:	mov	lr, r0
   1313c:	cmp	r4, lr
   13140:	bls	13150 <__lxstat64@plt+0x2170>
   13144:	mov	r0, #0
   13148:	str	r0, [fp, #-52]	; 0xffffffcc
   1314c:	b	13194 <__lxstat64@plt+0x21b4>
   13150:	mov	r4, lr
   13154:	add	r0, ip, r7
   13158:	ldr	r1, [fp, #-84]	; 0xffffffac
   1315c:	ldr	r2, [fp, #-72]	; 0xffffffb8
   13160:	bl	10ef0 <bcmp@plt>
   13164:	cmp	r0, #0
   13168:	mov	r1, r0
   1316c:	movwne	r1, #1
   13170:	ldr	r2, [fp, #-88]	; 0xffffffa8
   13174:	orr	r1, r1, r2
   13178:	tst	r1, #1
   1317c:	beq	13ce4 <__lxstat64@plt+0x2d04>
   13180:	clz	r0, r0
   13184:	lsr	r0, r0, #5
   13188:	str	r0, [fp, #-52]	; 0xffffffcc
   1318c:	ldr	ip, [fp, #-80]	; 0xffffffb0
   13190:	mov	lr, r4
   13194:	ldrb	r4, [ip, r7]
   13198:	cmp	r4, #126	; 0x7e
   1319c:	bhi	136cc <__lxstat64@plt+0x26ec>
   131a0:	mov	r6, #1
   131a4:	mov	r2, #110	; 0x6e
   131a8:	mov	r0, #97	; 0x61
   131ac:	add	r3, pc, #4
   131b0:	mov	r1, #0
   131b4:	ldr	pc, [r3, r4, lsl #2]
   131b8:	andeq	r3, r1, ip, lsr #10
   131bc:	andeq	r3, r1, ip, asr #13
   131c0:	andeq	r3, r1, ip, asr #13
   131c4:	andeq	r3, r1, ip, asr #13
   131c8:	andeq	r3, r1, ip, asr #13
   131cc:	andeq	r3, r1, ip, asr #13
   131d0:	andeq	r3, r1, ip, asr #13
   131d4:	andeq	r3, r1, r0, lsr #15
   131d8:	andeq	r3, r1, ip, lsl #10
   131dc:	andeq	r3, r1, r4, lsl #10
   131e0:	andeq	r3, r1, r8, lsl r5
   131e4:	andeq	r3, r1, r4, lsr r6
   131e8:	strdeq	r3, [r1], -ip
   131ec:	andeq	r3, r1, r4, lsl r5
   131f0:	andeq	r3, r1, ip, asr #13
   131f4:	andeq	r3, r1, ip, asr #13
   131f8:	andeq	r3, r1, ip, asr #13
   131fc:	andeq	r3, r1, ip, asr #13
   13200:	andeq	r3, r1, ip, asr #13
   13204:	andeq	r3, r1, ip, asr #13
   13208:	andeq	r3, r1, ip, asr #13
   1320c:	andeq	r3, r1, ip, asr #13
   13210:	andeq	r3, r1, ip, asr #13
   13214:	andeq	r3, r1, ip, asr #13
   13218:	andeq	r3, r1, ip, asr #13
   1321c:	andeq	r3, r1, ip, asr #13
   13220:	andeq	r3, r1, ip, asr #13
   13224:	andeq	r3, r1, ip, asr #13
   13228:	andeq	r3, r1, ip, asr #13
   1322c:	andeq	r3, r1, ip, asr #13
   13230:	andeq	r3, r1, ip, asr #13
   13234:	andeq	r3, r1, ip, asr #13
   13238:			; <UNDEFINED> instruction: 0x000134b0
   1323c:			; <UNDEFINED> instruction: 0x000134b4
   13240:			; <UNDEFINED> instruction: 0x000134b4
   13244:	muleq	r1, ip, r4
   13248:			; <UNDEFINED> instruction: 0x000134b4
   1324c:			; <UNDEFINED> instruction: 0x000133b4
   13250:			; <UNDEFINED> instruction: 0x000134b4
   13254:	andeq	r3, r1, ip, lsr r6
   13258:			; <UNDEFINED> instruction: 0x000134b4
   1325c:			; <UNDEFINED> instruction: 0x000134b4
   13260:			; <UNDEFINED> instruction: 0x000134b4
   13264:			; <UNDEFINED> instruction: 0x000133b4
   13268:			; <UNDEFINED> instruction: 0x000133b4
   1326c:			; <UNDEFINED> instruction: 0x000133b4
   13270:			; <UNDEFINED> instruction: 0x000133b4
   13274:			; <UNDEFINED> instruction: 0x000133b4
   13278:			; <UNDEFINED> instruction: 0x000133b4
   1327c:			; <UNDEFINED> instruction: 0x000133b4
   13280:			; <UNDEFINED> instruction: 0x000133b4
   13284:			; <UNDEFINED> instruction: 0x000133b4
   13288:			; <UNDEFINED> instruction: 0x000133b4
   1328c:			; <UNDEFINED> instruction: 0x000133b4
   13290:			; <UNDEFINED> instruction: 0x000133b4
   13294:			; <UNDEFINED> instruction: 0x000133b4
   13298:			; <UNDEFINED> instruction: 0x000133b4
   1329c:			; <UNDEFINED> instruction: 0x000133b4
   132a0:			; <UNDEFINED> instruction: 0x000133b4
   132a4:			; <UNDEFINED> instruction: 0x000134b4
   132a8:			; <UNDEFINED> instruction: 0x000134b4
   132ac:			; <UNDEFINED> instruction: 0x000134b4
   132b0:			; <UNDEFINED> instruction: 0x000134b4
   132b4:	andeq	r3, r1, r4, lsl #12
   132b8:	andeq	r3, r1, ip, asr #13
   132bc:			; <UNDEFINED> instruction: 0x000133b4
   132c0:			; <UNDEFINED> instruction: 0x000133b4
   132c4:			; <UNDEFINED> instruction: 0x000133b4
   132c8:			; <UNDEFINED> instruction: 0x000133b4
   132cc:			; <UNDEFINED> instruction: 0x000133b4
   132d0:			; <UNDEFINED> instruction: 0x000133b4
   132d4:			; <UNDEFINED> instruction: 0x000133b4
   132d8:			; <UNDEFINED> instruction: 0x000133b4
   132dc:			; <UNDEFINED> instruction: 0x000133b4
   132e0:			; <UNDEFINED> instruction: 0x000133b4
   132e4:			; <UNDEFINED> instruction: 0x000133b4
   132e8:			; <UNDEFINED> instruction: 0x000133b4
   132ec:			; <UNDEFINED> instruction: 0x000133b4
   132f0:			; <UNDEFINED> instruction: 0x000133b4
   132f4:			; <UNDEFINED> instruction: 0x000133b4
   132f8:			; <UNDEFINED> instruction: 0x000133b4
   132fc:			; <UNDEFINED> instruction: 0x000133b4
   13300:			; <UNDEFINED> instruction: 0x000133b4
   13304:			; <UNDEFINED> instruction: 0x000133b4
   13308:			; <UNDEFINED> instruction: 0x000133b4
   1330c:			; <UNDEFINED> instruction: 0x000133b4
   13310:			; <UNDEFINED> instruction: 0x000133b4
   13314:			; <UNDEFINED> instruction: 0x000133b4
   13318:			; <UNDEFINED> instruction: 0x000133b4
   1331c:			; <UNDEFINED> instruction: 0x000133b4
   13320:			; <UNDEFINED> instruction: 0x000133b4
   13324:			; <UNDEFINED> instruction: 0x000134b4
   13328:	ldrdeq	r3, [r1], -ip
   1332c:			; <UNDEFINED> instruction: 0x000133b4
   13330:			; <UNDEFINED> instruction: 0x000134b4
   13334:			; <UNDEFINED> instruction: 0x000133b4
   13338:			; <UNDEFINED> instruction: 0x000134b4
   1333c:			; <UNDEFINED> instruction: 0x000133b4
   13340:			; <UNDEFINED> instruction: 0x000133b4
   13344:			; <UNDEFINED> instruction: 0x000133b4
   13348:			; <UNDEFINED> instruction: 0x000133b4
   1334c:			; <UNDEFINED> instruction: 0x000133b4
   13350:			; <UNDEFINED> instruction: 0x000133b4
   13354:			; <UNDEFINED> instruction: 0x000133b4
   13358:			; <UNDEFINED> instruction: 0x000133b4
   1335c:			; <UNDEFINED> instruction: 0x000133b4
   13360:			; <UNDEFINED> instruction: 0x000133b4
   13364:			; <UNDEFINED> instruction: 0x000133b4
   13368:			; <UNDEFINED> instruction: 0x000133b4
   1336c:			; <UNDEFINED> instruction: 0x000133b4
   13370:			; <UNDEFINED> instruction: 0x000133b4
   13374:			; <UNDEFINED> instruction: 0x000133b4
   13378:			; <UNDEFINED> instruction: 0x000133b4
   1337c:			; <UNDEFINED> instruction: 0x000133b4
   13380:			; <UNDEFINED> instruction: 0x000133b4
   13384:			; <UNDEFINED> instruction: 0x000133b4
   13388:			; <UNDEFINED> instruction: 0x000133b4
   1338c:			; <UNDEFINED> instruction: 0x000133b4
   13390:			; <UNDEFINED> instruction: 0x000133b4
   13394:			; <UNDEFINED> instruction: 0x000133b4
   13398:			; <UNDEFINED> instruction: 0x000133b4
   1339c:			; <UNDEFINED> instruction: 0x000133b4
   133a0:			; <UNDEFINED> instruction: 0x000133b4
   133a4:	andeq	r3, r1, r0, ror r4
   133a8:			; <UNDEFINED> instruction: 0x000134b4
   133ac:	andeq	r3, r1, r0, ror r4
   133b0:	muleq	r1, ip, r4
   133b4:	ldr	r0, [fp, #-68]	; 0xffffffbc
   133b8:	tst	r0, #1
   133bc:	bne	133e8 <__lxstat64@plt+0x2408>
   133c0:	ubfx	r0, r4, #5, #3
   133c4:	ldr	r1, [fp, #16]
   133c8:	ldr	r0, [r1, r0, lsl #2]
   133cc:	and	r1, r4, #31
   133d0:	mov	r2, #1
   133d4:	tst	r0, r2, lsl r1
   133d8:	beq	133e8 <__lxstat64@plt+0x2408>
   133dc:	mov	r0, r4
   133e0:	mov	r1, r6
   133e4:	b	133fc <__lxstat64@plt+0x241c>
   133e8:	ldr	r0, [fp, #-52]	; 0xffffffcc
   133ec:	cmp	r0, #0
   133f0:	mov	r0, r4
   133f4:	mov	r1, r6
   133f8:	beq	13734 <__lxstat64@plt+0x2754>
   133fc:	ldr	r2, [fp, #-76]	; 0xffffffb4
   13400:	tst	r2, #1
   13404:	bne	13cf8 <__lxstat64@plt+0x2d18>
   13408:	ldr	r2, [fp, #-64]	; 0xffffffc0
   1340c:	subs	r2, r2, #2
   13410:	movwne	r2, #1
   13414:	ldr	r3, [fp, #-56]	; 0xffffffc8
   13418:	orr	r2, r2, r3
   1341c:	tst	r2, #1
   13420:	bne	1345c <__lxstat64@plt+0x247c>
   13424:	cmp	r8, sl
   13428:	movcc	r2, #39	; 0x27
   1342c:	strbcc	r2, [r5, r8]
   13430:	add	r2, r8, #1
   13434:	cmp	r2, sl
   13438:	movcc	r3, #36	; 0x24
   1343c:	strbcc	r3, [r5, r2]
   13440:	add	r2, r8, #2
   13444:	cmp	r2, sl
   13448:	movcc	r3, #39	; 0x27
   1344c:	strbcc	r3, [r5, r2]
   13450:	add	r8, r8, #3
   13454:	mov	r2, #1
   13458:	str	r2, [fp, #-56]	; 0xffffffc8
   1345c:	cmp	r8, sl
   13460:	movcc	r2, #92	; 0x5c
   13464:	strbcc	r2, [r5, r8]
   13468:	add	r8, r8, #1
   1346c:	b	13778 <__lxstat64@plt+0x2798>
   13470:	cmp	lr, #1
   13474:	beq	1349c <__lxstat64@plt+0x24bc>
   13478:	mov	r6, #0
   1347c:	cmn	lr, #1
   13480:	bne	134a8 <__lxstat64@plt+0x24c8>
   13484:	ldrb	r0, [ip, #1]
   13488:	cmp	r0, #0
   1348c:	beq	1349c <__lxstat64@plt+0x24bc>
   13490:	mvn	lr, #0
   13494:	mov	r9, #0
   13498:	b	133b4 <__lxstat64@plt+0x23d4>
   1349c:	mov	r6, #0
   134a0:	cmp	r7, #0
   134a4:	beq	134b0 <__lxstat64@plt+0x24d0>
   134a8:	mov	r9, #0
   134ac:	b	133b4 <__lxstat64@plt+0x23d4>
   134b0:	mov	r1, #1
   134b4:	ldr	r0, [fp, #-64]	; 0xffffffc0
   134b8:	cmp	r0, #2
   134bc:	bne	134d4 <__lxstat64@plt+0x24f4>
   134c0:	ldr	r0, [fp, #-76]	; 0xffffffb4
   134c4:	tst	r0, #1
   134c8:	mov	r6, r1
   134cc:	beq	133b4 <__lxstat64@plt+0x23d4>
   134d0:	b	13cf8 <__lxstat64@plt+0x2d18>
   134d4:	mov	r6, r1
   134d8:	b	133b4 <__lxstat64@plt+0x23d4>
   134dc:	ldr	r0, [fp, #-64]	; 0xffffffc0
   134e0:	cmp	r0, #2
   134e4:	bne	13718 <__lxstat64@plt+0x2738>
   134e8:	ldr	r0, [fp, #-76]	; 0xffffffb4
   134ec:	tst	r0, #1
   134f0:	bne	13cf8 <__lxstat64@plt+0x2d18>
   134f4:	mov	r9, #0
   134f8:	b	1372c <__lxstat64@plt+0x274c>
   134fc:	mov	r0, #102	; 0x66
   13500:	b	137a0 <__lxstat64@plt+0x27c0>
   13504:	mov	r2, #116	; 0x74
   13508:	b	13518 <__lxstat64@plt+0x2538>
   1350c:	mov	r0, #98	; 0x62
   13510:	b	137a0 <__lxstat64@plt+0x27c0>
   13514:	mov	r2, #114	; 0x72
   13518:	ldr	r0, [sp, #72]	; 0x48
   1351c:	tst	r0, #1
   13520:	mov	r0, r2
   13524:	bne	137a0 <__lxstat64@plt+0x27c0>
   13528:	b	13cf8 <__lxstat64@plt+0x2d18>
   1352c:	ldr	r0, [sp, #92]	; 0x5c
   13530:	tst	r0, #1
   13534:	beq	137bc <__lxstat64@plt+0x27dc>
   13538:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1353c:	tst	r0, #1
   13540:	bne	13cf8 <__lxstat64@plt+0x2d18>
   13544:	ldr	r0, [fp, #-64]	; 0xffffffc0
   13548:	subs	r0, r0, #2
   1354c:	movwne	r0, #1
   13550:	ldr	r1, [fp, #-56]	; 0xffffffc8
   13554:	orr	r0, r0, r1
   13558:	tst	r0, #1
   1355c:	bne	13598 <__lxstat64@plt+0x25b8>
   13560:	cmp	r8, sl
   13564:	movcc	r0, #39	; 0x27
   13568:	strbcc	r0, [r5, r8]
   1356c:	add	r0, r8, #1
   13570:	cmp	r0, sl
   13574:	movcc	r1, #36	; 0x24
   13578:	strbcc	r1, [r5, r0]
   1357c:	add	r0, r8, #2
   13580:	cmp	r0, sl
   13584:	movcc	r1, #39	; 0x27
   13588:	strbcc	r1, [r5, r0]
   1358c:	add	r8, r8, #3
   13590:	mov	r0, #1
   13594:	str	r0, [fp, #-56]	; 0xffffffc8
   13598:	cmp	r8, sl
   1359c:	movcc	r0, #92	; 0x5c
   135a0:	strbcc	r0, [r5, r8]
   135a4:	add	r0, r8, #1
   135a8:	mov	r6, #0
   135ac:	mov	r9, #1
   135b0:	mov	r4, #48	; 0x30
   135b4:	ldr	r1, [fp, #-64]	; 0xffffffc0
   135b8:	cmp	r1, #2
   135bc:	beq	13980 <__lxstat64@plt+0x29a0>
   135c0:	add	r1, r7, #1
   135c4:	cmp	r1, lr
   135c8:	bcs	13980 <__lxstat64@plt+0x29a0>
   135cc:	ldrb	r1, [ip, r1]
   135d0:	sub	r1, r1, #48	; 0x30
   135d4:	uxtb	r1, r1
   135d8:	cmp	r1, #9
   135dc:	bhi	13980 <__lxstat64@plt+0x29a0>
   135e0:	cmp	r0, sl
   135e4:	movcc	r1, #48	; 0x30
   135e8:	strbcc	r1, [r5, r0]
   135ec:	add	r0, r8, #2
   135f0:	cmp	r0, sl
   135f4:	movcc	r1, #48	; 0x30
   135f8:	strbcc	r1, [r5, r0]
   135fc:	add	r8, r8, #3
   13600:	b	133b4 <__lxstat64@plt+0x23d4>
   13604:	mov	r9, #0
   13608:	mov	r4, #63	; 0x3f
   1360c:	ldr	r0, [fp, #-64]	; 0xffffffc0
   13610:	cmp	r0, #5
   13614:	beq	13988 <__lxstat64@plt+0x29a8>
   13618:	cmp	r0, #2
   1361c:	bne	13a30 <__lxstat64@plt+0x2a50>
   13620:	ldr	r0, [fp, #-76]	; 0xffffffb4
   13624:	tst	r0, #1
   13628:	mov	r6, #0
   1362c:	beq	133b4 <__lxstat64@plt+0x23d4>
   13630:	b	13cf8 <__lxstat64@plt+0x2d18>
   13634:	mov	r0, #118	; 0x76
   13638:	b	137a0 <__lxstat64@plt+0x27c0>
   1363c:	mov	r4, #39	; 0x27
   13640:	mov	r0, #1
   13644:	str	r0, [sp, #64]	; 0x40
   13648:	ldr	r0, [fp, #-64]	; 0xffffffc0
   1364c:	cmp	r0, #2
   13650:	bne	137d8 <__lxstat64@plt+0x27f8>
   13654:	ldr	r0, [fp, #-76]	; 0xffffffb4
   13658:	tst	r0, #1
   1365c:	bne	13cf8 <__lxstat64@plt+0x2d18>
   13660:	ldr	r2, [sp, #84]	; 0x54
   13664:	cmp	r2, #0
   13668:	mov	r0, r2
   1366c:	movwne	r0, #1
   13670:	clz	r1, sl
   13674:	lsr	r1, r1, #5
   13678:	orrs	r0, r0, r1
   1367c:	moveq	r2, sl
   13680:	str	r2, [sp, #84]	; 0x54
   13684:	moveq	sl, r0
   13688:	cmp	r8, sl
   1368c:	movcc	r0, #39	; 0x27
   13690:	strbcc	r0, [r5, r8]
   13694:	add	r0, r8, #1
   13698:	cmp	r0, sl
   1369c:	movcc	r1, #92	; 0x5c
   136a0:	strbcc	r1, [r5, r0]
   136a4:	add	r0, r8, #2
   136a8:	cmp	r0, sl
   136ac:	movcc	r1, #39	; 0x27
   136b0:	strbcc	r1, [r5, r0]
   136b4:	add	r8, r8, #3
   136b8:	mov	r0, #0
   136bc:	str	r0, [fp, #-56]	; 0xffffffc8
   136c0:	mov	r9, #0
   136c4:	mov	r6, #1
   136c8:	b	133b4 <__lxstat64@plt+0x23d4>
   136cc:	ldr	r0, [sp, #44]	; 0x2c
   136d0:	cmp	r0, #1
   136d4:	bne	137e0 <__lxstat64@plt+0x2800>
   136d8:	str	lr, [sp, #32]
   136dc:	bl	10ed8 <__ctype_b_loc@plt>
   136e0:	ldr	ip, [fp, #-80]	; 0xffffffb0
   136e4:	ldr	r0, [r0]
   136e8:	add	r0, r0, r4, lsl #1
   136ec:	ldrb	r0, [r0, #1]
   136f0:	ubfx	r6, r0, #6, #1
   136f4:	mov	r2, #1
   136f8:	ldr	r0, [sp, #60]	; 0x3c
   136fc:	orr	r1, r6, r0
   13700:	cmp	r2, #1
   13704:	bhi	13a38 <__lxstat64@plt+0x2a58>
   13708:	tst	r1, #1
   1370c:	beq	13a38 <__lxstat64@plt+0x2a58>
   13710:	ldr	lr, [sp, #32]
   13714:	b	133b4 <__lxstat64@plt+0x23d4>
   13718:	mov	r9, #0
   1371c:	mov	r0, #92	; 0x5c
   13720:	ldr	r1, [sp, #56]	; 0x38
   13724:	cmp	r1, #0
   13728:	beq	137a0 <__lxstat64@plt+0x27c0>
   1372c:	mov	r4, #92	; 0x5c
   13730:	mov	r6, #0
   13734:	cmp	r9, #0
   13738:	bne	13770 <__lxstat64@plt+0x2790>
   1373c:	ldr	r0, [fp, #-56]	; 0xffffffc8
   13740:	tst	r0, #1
   13744:	beq	13770 <__lxstat64@plt+0x2790>
   13748:	cmp	r8, sl
   1374c:	movcc	r0, #39	; 0x27
   13750:	strbcc	r0, [r5, r8]
   13754:	add	r0, r8, #1
   13758:	cmp	r0, sl
   1375c:	movcc	r1, #39	; 0x27
   13760:	strbcc	r1, [r5, r0]
   13764:	add	r8, r8, #2
   13768:	mov	r0, #0
   1376c:	str	r0, [fp, #-56]	; 0xffffffc8
   13770:	mov	r1, r6
   13774:	mov	r0, r4
   13778:	cmp	r8, sl
   1377c:	strbcc	r0, [r5, r8]
   13780:	ldr	r0, [fp, #-48]	; 0xffffffd0
   13784:	and	r0, r0, r1
   13788:	str	r0, [fp, #-48]	; 0xffffffd0
   1378c:	add	r8, r8, #1
   13790:	add	r7, r7, #1
   13794:	cmn	lr, #1
   13798:	bne	130ec <__lxstat64@plt+0x210c>
   1379c:	b	130f8 <__lxstat64@plt+0x2118>
   137a0:	mov	r9, #0
   137a4:	ldr	r1, [sp, #92]	; 0x5c
   137a8:	tst	r1, #1
   137ac:	mov	r6, #0
   137b0:	mov	r1, #0
   137b4:	beq	133b4 <__lxstat64@plt+0x23d4>
   137b8:	b	133fc <__lxstat64@plt+0x241c>
   137bc:	mov	r4, #0
   137c0:	ldr	r0, [sp, #40]	; 0x28
   137c4:	cmp	r0, #0
   137c8:	mov	r9, #0
   137cc:	mov	r6, #0
   137d0:	beq	133b4 <__lxstat64@plt+0x23d4>
   137d4:	b	13790 <__lxstat64@plt+0x27b0>
   137d8:	mov	r6, #1
   137dc:	b	133b4 <__lxstat64@plt+0x23d4>
   137e0:	mov	r0, #0
   137e4:	str	r0, [fp, #-36]	; 0xffffffdc
   137e8:	str	r0, [fp, #-40]	; 0xffffffd8
   137ec:	cmn	lr, #1
   137f0:	bne	13804 <__lxstat64@plt+0x2824>
   137f4:	mov	r0, ip
   137f8:	bl	10efc <strlen@plt>
   137fc:	ldr	ip, [fp, #-80]	; 0xffffffb0
   13800:	mov	lr, r0
   13804:	ldr	r0, [sp, #76]	; 0x4c
   13808:	add	r0, r0, r7
   1380c:	str	r0, [sp, #24]
   13810:	mov	r6, #1
   13814:	mov	r2, #0
   13818:	sub	r0, fp, #40	; 0x28
   1381c:	mov	r3, r0
   13820:	str	r5, [sp, #28]
   13824:	str	lr, [sp, #32]
   13828:	b	1386c <__lxstat64@plt+0x288c>
   1382c:	ldr	r5, [sp, #52]	; 0x34
   13830:	add	r5, r0, r5
   13834:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13838:	bl	10e30 <iswprint@plt>
   1383c:	cmp	r0, #0
   13840:	movwne	r0, #1
   13844:	and	r6, r6, r0
   13848:	sub	r0, fp, #40	; 0x28
   1384c:	bl	10df4 <mbsinit@plt>
   13850:	sub	r3, fp, #40	; 0x28
   13854:	mov	r2, r5
   13858:	ldr	lr, [sp, #32]
   1385c:	cmp	r0, #0
   13860:	ldr	r5, [sp, #28]
   13864:	ldr	ip, [fp, #-80]	; 0xffffffb0
   13868:	bne	136f8 <__lxstat64@plt+0x2718>
   1386c:	str	r2, [sp, #52]	; 0x34
   13870:	add	r0, r2, r7
   13874:	add	r1, ip, r0
   13878:	str	r0, [sp, #48]	; 0x30
   1387c:	sub	r2, lr, r0
   13880:	sub	r0, fp, #44	; 0x2c
   13884:	bl	15834 <__lxstat64@plt+0x4854>
   13888:	cmp	r0, #0
   1388c:	beq	13c04 <__lxstat64@plt+0x2c24>
   13890:	cmn	r0, #1
   13894:	beq	13bc0 <__lxstat64@plt+0x2be0>
   13898:	cmn	r0, #2
   1389c:	ldr	lr, [sp, #32]
   138a0:	beq	13bc8 <__lxstat64@plt+0x2be8>
   138a4:	cmp	r0, #2
   138a8:	mov	r1, #0
   138ac:	movwcc	r1, #1
   138b0:	ldr	r2, [sp, #68]	; 0x44
   138b4:	eor	r2, r2, #1
   138b8:	orrs	r1, r2, r1
   138bc:	bne	1382c <__lxstat64@plt+0x284c>
   138c0:	ldr	r1, [sp, #52]	; 0x34
   138c4:	ldr	r2, [sp, #24]
   138c8:	add	r1, r2, r1
   138cc:	sub	r2, r0, #1
   138d0:	b	138e0 <__lxstat64@plt+0x2900>
   138d4:	add	r1, r1, #1
   138d8:	subs	r2, r2, #1
   138dc:	beq	1382c <__lxstat64@plt+0x284c>
   138e0:	ldrb	r3, [r1]
   138e4:	sub	r3, r3, #91	; 0x5b
   138e8:	cmp	r3, #33	; 0x21
   138ec:	bhi	138d4 <__lxstat64@plt+0x28f4>
   138f0:	add	r5, pc, #0
   138f4:	ldr	pc, [r5, r3, lsl #2]
   138f8:	strdeq	r3, [r1], -r0
   138fc:	strdeq	r3, [r1], -r0
   13900:	ldrdeq	r3, [r1], -r4
   13904:	strdeq	r3, [r1], -r0
   13908:	ldrdeq	r3, [r1], -r4
   1390c:	strdeq	r3, [r1], -r0
   13910:	ldrdeq	r3, [r1], -r4
   13914:	ldrdeq	r3, [r1], -r4
   13918:	ldrdeq	r3, [r1], -r4
   1391c:	ldrdeq	r3, [r1], -r4
   13920:	ldrdeq	r3, [r1], -r4
   13924:	ldrdeq	r3, [r1], -r4
   13928:	ldrdeq	r3, [r1], -r4
   1392c:	ldrdeq	r3, [r1], -r4
   13930:	ldrdeq	r3, [r1], -r4
   13934:	ldrdeq	r3, [r1], -r4
   13938:	ldrdeq	r3, [r1], -r4
   1393c:	ldrdeq	r3, [r1], -r4
   13940:	ldrdeq	r3, [r1], -r4
   13944:	ldrdeq	r3, [r1], -r4
   13948:	ldrdeq	r3, [r1], -r4
   1394c:	ldrdeq	r3, [r1], -r4
   13950:	ldrdeq	r3, [r1], -r4
   13954:	ldrdeq	r3, [r1], -r4
   13958:	ldrdeq	r3, [r1], -r4
   1395c:	ldrdeq	r3, [r1], -r4
   13960:	ldrdeq	r3, [r1], -r4
   13964:	ldrdeq	r3, [r1], -r4
   13968:	ldrdeq	r3, [r1], -r4
   1396c:	ldrdeq	r3, [r1], -r4
   13970:	ldrdeq	r3, [r1], -r4
   13974:	ldrdeq	r3, [r1], -r4
   13978:	ldrdeq	r3, [r1], -r4
   1397c:	strdeq	r3, [r1], -r0
   13980:	mov	r8, r0
   13984:	b	133b4 <__lxstat64@plt+0x23d4>
   13988:	ldr	r0, [sp, #36]	; 0x24
   1398c:	cmp	r0, #0
   13990:	beq	13a30 <__lxstat64@plt+0x2a50>
   13994:	add	r0, r7, #2
   13998:	cmp	r0, lr
   1399c:	bcs	13a30 <__lxstat64@plt+0x2a50>
   139a0:	add	r1, r7, ip
   139a4:	ldrb	r1, [r1, #1]
   139a8:	cmp	r1, #63	; 0x3f
   139ac:	bne	13a30 <__lxstat64@plt+0x2a50>
   139b0:	ldrb	r1, [ip, r0]
   139b4:	sub	r2, r1, #33	; 0x21
   139b8:	cmp	r2, #29
   139bc:	bhi	13a30 <__lxstat64@plt+0x2a50>
   139c0:	mov	r3, #1
   139c4:	movw	r6, #20929	; 0x51c1
   139c8:	movt	r6, #14336	; 0x3800
   139cc:	tst	r6, r3, lsl r2
   139d0:	beq	13a30 <__lxstat64@plt+0x2a50>
   139d4:	ldr	r2, [fp, #-76]	; 0xffffffb4
   139d8:	tst	r2, #1
   139dc:	bne	13cf8 <__lxstat64@plt+0x2d18>
   139e0:	cmp	r8, sl
   139e4:	movcc	r2, #63	; 0x3f
   139e8:	strbcc	r2, [r5, r8]
   139ec:	add	r2, r8, #1
   139f0:	cmp	r2, sl
   139f4:	movcc	r3, #34	; 0x22
   139f8:	strbcc	r3, [r5, r2]
   139fc:	add	r2, r8, #2
   13a00:	cmp	r2, sl
   13a04:	movcc	r3, #34	; 0x22
   13a08:	strbcc	r3, [r5, r2]
   13a0c:	add	r2, r8, #3
   13a10:	cmp	r2, sl
   13a14:	movcc	r3, #63	; 0x3f
   13a18:	strbcc	r3, [r5, r2]
   13a1c:	add	r8, r8, #4
   13a20:	mov	r7, r0
   13a24:	mov	r4, r1
   13a28:	mov	r6, #0
   13a2c:	b	133b4 <__lxstat64@plt+0x23d4>
   13a30:	mov	r6, #0
   13a34:	b	133b4 <__lxstat64@plt+0x23d4>
   13a38:	add	r0, r2, r7
   13a3c:	str	r0, [sp, #52]	; 0x34
   13a40:	mov	r2, #0
   13a44:	ldr	lr, [sp, #32]
   13a48:	ldr	r0, [fp, #-56]	; 0xffffffc8
   13a4c:	str	r1, [sp, #48]	; 0x30
   13a50:	tst	r1, #1
   13a54:	bne	13b30 <__lxstat64@plt+0x2b50>
   13a58:	ldr	r1, [fp, #-76]	; 0xffffffb4
   13a5c:	tst	r1, #1
   13a60:	bne	13cf8 <__lxstat64@plt+0x2d18>
   13a64:	mov	r3, r0
   13a68:	ldr	r0, [fp, #-64]	; 0xffffffc0
   13a6c:	subs	r1, r0, #2
   13a70:	movwne	r1, #1
   13a74:	orr	r1, r1, r3
   13a78:	tst	r1, #1
   13a7c:	bne	13ab4 <__lxstat64@plt+0x2ad4>
   13a80:	cmp	r8, sl
   13a84:	movcc	r0, #39	; 0x27
   13a88:	strbcc	r0, [r5, r8]
   13a8c:	add	r2, r8, #1
   13a90:	cmp	r2, sl
   13a94:	movcc	r0, #36	; 0x24
   13a98:	strbcc	r0, [r5, r2]
   13a9c:	add	r2, r8, #2
   13aa0:	cmp	r2, sl
   13aa4:	movcc	r0, #39	; 0x27
   13aa8:	strbcc	r0, [r5, r2]
   13aac:	add	r8, r8, #3
   13ab0:	mov	r3, #1
   13ab4:	cmp	r8, sl
   13ab8:	movcc	r1, #92	; 0x5c
   13abc:	strbcc	r1, [r5, r8]
   13ac0:	add	r2, r8, #1
   13ac4:	cmp	r2, sl
   13ac8:	bcs	13adc <__lxstat64@plt+0x2afc>
   13acc:	uxtb	r1, r4
   13ad0:	mov	r0, #48	; 0x30
   13ad4:	orr	r1, r0, r1, lsr #6
   13ad8:	strb	r1, [r5, r2]
   13adc:	add	r2, r8, #2
   13ae0:	cmp	r2, sl
   13ae4:	lsrcc	r1, r4, #3
   13ae8:	movcc	r0, #6
   13aec:	bficc	r1, r0, #3, #29
   13af0:	strbcc	r1, [r5, r2]
   13af4:	mov	r0, #6
   13af8:	bfi	r4, r0, #3, #29
   13afc:	add	r8, r8, #3
   13b00:	mov	r2, #1
   13b04:	mov	r0, r3
   13b08:	b	13b54 <__lxstat64@plt+0x2b74>
   13b0c:	cmp	r8, sl
   13b10:	strbcc	r4, [r5, r8]
   13b14:	ldr	r1, [sp, #76]	; 0x4c
   13b18:	ldrb	r4, [r1, r7]
   13b1c:	add	r8, r8, #1
   13b20:	mov	r7, r3
   13b24:	ldr	r1, [sp, #48]	; 0x30
   13b28:	tst	r1, #1
   13b2c:	beq	13a58 <__lxstat64@plt+0x2a78>
   13b30:	ldr	r1, [fp, #-52]	; 0xffffffcc
   13b34:	tst	r1, #1
   13b38:	beq	13b4c <__lxstat64@plt+0x2b6c>
   13b3c:	cmp	r8, sl
   13b40:	movcc	r1, #92	; 0x5c
   13b44:	strbcc	r1, [r5, r8]
   13b48:	add	r8, r8, #1
   13b4c:	mov	r1, #0
   13b50:	str	r1, [fp, #-52]	; 0xffffffcc
   13b54:	and	r9, r2, #1
   13b58:	add	r3, r7, #1
   13b5c:	ldr	r1, [sp, #52]	; 0x34
   13b60:	cmp	r1, r3
   13b64:	bls	13ba8 <__lxstat64@plt+0x2bc8>
   13b68:	cmp	r9, #0
   13b6c:	movwne	r9, #1
   13b70:	mvn	r1, r0
   13b74:	orr	r1, r1, r9
   13b78:	tst	r1, #1
   13b7c:	bne	13b0c <__lxstat64@plt+0x2b2c>
   13b80:	cmp	r8, sl
   13b84:	movcc	r1, #39	; 0x27
   13b88:	strbcc	r1, [r5, r8]
   13b8c:	add	r1, r8, #1
   13b90:	cmp	r1, sl
   13b94:	movcc	r0, #39	; 0x27
   13b98:	strbcc	r0, [r5, r1]
   13b9c:	add	r8, r8, #2
   13ba0:	mov	r0, #0
   13ba4:	b	13b0c <__lxstat64@plt+0x2b2c>
   13ba8:	str	r0, [fp, #-56]	; 0xffffffc8
   13bac:	cmp	r9, #0
   13bb0:	movwne	r9, #1
   13bb4:	cmp	r9, #0
   13bb8:	beq	1373c <__lxstat64@plt+0x275c>
   13bbc:	b	13770 <__lxstat64@plt+0x2790>
   13bc0:	mov	r6, #0
   13bc4:	b	13c04 <__lxstat64@plt+0x2c24>
   13bc8:	mov	r6, #0
   13bcc:	ldr	r0, [sp, #48]	; 0x30
   13bd0:	cmp	r0, lr
   13bd4:	bcs	13c04 <__lxstat64@plt+0x2c24>
   13bd8:	ldr	ip, [fp, #-80]	; 0xffffffb0
   13bdc:	add	r0, ip, r7
   13be0:	ldr	r2, [sp, #52]	; 0x34
   13be4:	ldrb	r1, [r0, r2]
   13be8:	cmp	r1, #0
   13bec:	beq	136f8 <__lxstat64@plt+0x2718>
   13bf0:	add	r2, r2, #1
   13bf4:	add	r1, r7, r2
   13bf8:	cmp	r1, lr
   13bfc:	bcc	13be4 <__lxstat64@plt+0x2c04>
   13c00:	b	136f8 <__lxstat64@plt+0x2718>
   13c04:	ldr	ip, [fp, #-80]	; 0xffffffb0
   13c08:	ldr	r2, [sp, #52]	; 0x34
   13c0c:	b	136f8 <__lxstat64@plt+0x2718>
   13c10:	ldr	r1, [fp, #-64]	; 0xffffffc0
   13c14:	eor	r0, r1, #2
   13c18:	orr	r0, r0, r8
   13c1c:	clz	r0, r0
   13c20:	lsr	r0, r0, #5
   13c24:	ldr	r3, [fp, #-76]	; 0xffffffb4
   13c28:	tst	r3, r0
   13c2c:	bne	13cf8 <__lxstat64@plt+0x2d18>
   13c30:	mov	r6, r5
   13c34:	subs	r0, r1, #2
   13c38:	movwne	r0, #1
   13c3c:	orr	r0, r3, r0
   13c40:	tst	r0, #1
   13c44:	ldr	r2, [sp, #92]	; 0x5c
   13c48:	ldreq	r0, [sp, #64]	; 0x40
   13c4c:	eoreq	r0, r0, #1
   13c50:	tsteq	r0, #1
   13c54:	bne	13c94 <__lxstat64@plt+0x2cb4>
   13c58:	mov	r9, lr
   13c5c:	ldr	r0, [fp, #-48]	; 0xffffffd0
   13c60:	tst	r0, #1
   13c64:	bne	13d60 <__lxstat64@plt+0x2d80>
   13c68:	ldr	r0, [sp, #84]	; 0x54
   13c6c:	cmp	r0, #0
   13c70:	beq	13c94 <__lxstat64@plt+0x2cb4>
   13c74:	mov	r0, #0
   13c78:	str	r0, [fp, #-48]	; 0xffffffd0
   13c7c:	mov	r1, #2
   13c80:	cmp	sl, #0
   13c84:	mov	r0, r2
   13c88:	mov	r4, r3
   13c8c:	ldr	r7, [sp, #84]	; 0x54
   13c90:	beq	12e6c <__lxstat64@plt+0x1e8c>
   13c94:	ldr	r1, [fp, #-84]	; 0xffffffac
   13c98:	clz	r0, r1
   13c9c:	lsr	r0, r0, #5
   13ca0:	orr	r0, r0, r3
   13ca4:	tst	r0, #1
   13ca8:	bne	13cd4 <__lxstat64@plt+0x2cf4>
   13cac:	ldrb	r0, [r1]
   13cb0:	cmp	r0, #0
   13cb4:	beq	13cd4 <__lxstat64@plt+0x2cf4>
   13cb8:	add	r1, r1, #1
   13cbc:	cmp	r8, sl
   13cc0:	strbcc	r0, [r6, r8]
   13cc4:	add	r8, r8, #1
   13cc8:	ldrb	r0, [r1], #1
   13ccc:	cmp	r0, #0
   13cd0:	bne	13cbc <__lxstat64@plt+0x2cdc>
   13cd4:	cmp	r8, sl
   13cd8:	movcc	r0, #0
   13cdc:	strbcc	r0, [r6, r8]
   13ce0:	b	13d54 <__lxstat64@plt+0x2d74>
   13ce4:	ldr	ip, [fp, #-80]	; 0xffffffb0
   13ce8:	mov	lr, r4
   13cec:	b	13cf8 <__lxstat64@plt+0x2d18>
   13cf0:	ldr	r5, [sp, #28]
   13cf4:	ldr	ip, [fp, #-80]	; 0xffffffb0
   13cf8:	mov	r0, #0
   13cfc:	ldr	r1, [fp, #12]
   13d00:	bic	r1, r1, #2
   13d04:	mov	r2, #2
   13d08:	ldr	r3, [sp, #92]	; 0x5c
   13d0c:	tst	r3, #1
   13d10:	movwne	r2, #4
   13d14:	ldr	r3, [fp, #-64]	; 0xffffffc0
   13d18:	cmp	r3, #2
   13d1c:	movne	r2, r3
   13d20:	str	r2, [sp]
   13d24:	str	r1, [sp, #4]
   13d28:	str	r0, [sp, #8]
   13d2c:	ldr	r0, [sp, #80]	; 0x50
   13d30:	str	r0, [sp, #12]
   13d34:	ldr	r0, [sp, #88]	; 0x58
   13d38:	str	r0, [sp, #16]
   13d3c:	mov	r0, r5
   13d40:	mov	r1, sl
   13d44:	mov	r2, ip
   13d48:	mov	r3, lr
   13d4c:	bl	12de0 <__lxstat64@plt+0x1e00>
   13d50:	mov	r8, r0
   13d54:	mov	r0, r8
   13d58:	sub	sp, fp, #28
   13d5c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13d60:	mov	r0, #5
   13d64:	str	r0, [sp]
   13d68:	ldr	r0, [fp, #12]
   13d6c:	str	r0, [sp, #4]
   13d70:	ldr	r0, [fp, #16]
   13d74:	str	r0, [sp, #8]
   13d78:	ldr	r0, [sp, #80]	; 0x50
   13d7c:	str	r0, [sp, #12]
   13d80:	ldr	r0, [sp, #88]	; 0x58
   13d84:	str	r0, [sp, #16]
   13d88:	mov	r0, r6
   13d8c:	ldr	r1, [sp, #84]	; 0x54
   13d90:	ldr	r2, [fp, #-80]	; 0xffffffb0
   13d94:	mov	r3, r9
   13d98:	b	13d4c <__lxstat64@plt+0x2d6c>
   13d9c:	bl	10fd4 <abort@plt>
   13da0:	mov	r3, r2
   13da4:	mov	r2, #0
   13da8:	b	13dac <__lxstat64@plt+0x2dcc>
   13dac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13db0:	add	fp, sp, #28
   13db4:	sub	sp, sp, #36	; 0x24
   13db8:	mov	r4, r2
   13dbc:	str	r2, [sp, #24]
   13dc0:	mov	r5, r1
   13dc4:	mov	r6, r0
   13dc8:	str	r0, [sp, #20]
   13dcc:	movw	r8, #29024	; 0x7160
   13dd0:	movt	r8, #2
   13dd4:	cmp	r3, #0
   13dd8:	movne	r8, r3
   13ddc:	bl	10f08 <__errno_location@plt>
   13de0:	str	r0, [sp, #28]
   13de4:	ldm	r8, {r3, r9}
   13de8:	ldr	r1, [r8, #40]	; 0x28
   13dec:	ldr	r2, [r8, #44]	; 0x2c
   13df0:	ldr	r7, [r0]
   13df4:	str	r7, [sp, #32]
   13df8:	add	sl, r8, #8
   13dfc:	cmp	r4, #0
   13e00:	orreq	r9, r9, #1
   13e04:	stm	sp, {r3, r9, sl}
   13e08:	str	r1, [sp, #12]
   13e0c:	str	r2, [sp, #16]
   13e10:	mov	r0, #0
   13e14:	mov	r1, #0
   13e18:	mov	r2, r6
   13e1c:	mov	r3, r5
   13e20:	mov	r7, r5
   13e24:	bl	12de0 <__lxstat64@plt+0x1e00>
   13e28:	mov	r5, r0
   13e2c:	add	r4, r0, #1
   13e30:	mov	r0, r4
   13e34:	bl	14c44 <__lxstat64@plt+0x3c64>
   13e38:	mov	r6, r0
   13e3c:	ldr	r0, [r8]
   13e40:	ldr	r1, [r8, #40]	; 0x28
   13e44:	ldr	r2, [r8, #44]	; 0x2c
   13e48:	stm	sp, {r0, r9, sl}
   13e4c:	str	r1, [sp, #12]
   13e50:	str	r2, [sp, #16]
   13e54:	mov	r0, r6
   13e58:	mov	r1, r4
   13e5c:	ldr	r2, [sp, #20]
   13e60:	mov	r3, r7
   13e64:	bl	12de0 <__lxstat64@plt+0x1e00>
   13e68:	ldr	r0, [sp, #24]
   13e6c:	ldr	r1, [sp, #32]
   13e70:	ldr	r2, [sp, #28]
   13e74:	str	r1, [r2]
   13e78:	cmp	r0, #0
   13e7c:	strne	r5, [r0]
   13e80:	mov	r0, r6
   13e84:	sub	sp, fp, #28
   13e88:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13e8c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   13e90:	add	fp, sp, #24
   13e94:	movw	r8, #28912	; 0x70f0
   13e98:	movt	r8, #2
   13e9c:	ldr	r4, [r8]
   13ea0:	movw	r5, #28916	; 0x70f4
   13ea4:	movt	r5, #2
   13ea8:	ldr	r0, [r5]
   13eac:	cmp	r0, #2
   13eb0:	blt	13edc <__lxstat64@plt+0x2efc>
   13eb4:	add	r7, r4, #12
   13eb8:	mov	r6, #0
   13ebc:	ldr	r0, [r7, r6, lsl #3]
   13ec0:	bl	156dc <__lxstat64@plt+0x46fc>
   13ec4:	add	r0, r6, #1
   13ec8:	ldr	r1, [r5]
   13ecc:	add	r2, r6, #2
   13ed0:	cmp	r2, r1
   13ed4:	mov	r6, r0
   13ed8:	blt	13ebc <__lxstat64@plt+0x2edc>
   13edc:	ldr	r0, [r4, #4]
   13ee0:	movw	r9, #29072	; 0x7190
   13ee4:	movt	r9, #2
   13ee8:	cmp	r0, r9
   13eec:	movw	r7, #28920	; 0x70f8
   13ef0:	movt	r7, #2
   13ef4:	beq	13f04 <__lxstat64@plt+0x2f24>
   13ef8:	bl	156dc <__lxstat64@plt+0x46fc>
   13efc:	mov	r0, #256	; 0x100
   13f00:	stm	r7, {r0, r9}
   13f04:	cmp	r4, r7
   13f08:	beq	13f18 <__lxstat64@plt+0x2f38>
   13f0c:	mov	r0, r4
   13f10:	bl	156dc <__lxstat64@plt+0x46fc>
   13f14:	str	r7, [r8]
   13f18:	mov	r0, #1
   13f1c:	str	r0, [r5]
   13f20:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   13f24:	movw	r3, #29024	; 0x7160
   13f28:	movt	r3, #2
   13f2c:	mvn	r2, #0
   13f30:	b	13f34 <__lxstat64@plt+0x2f54>
   13f34:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13f38:	add	fp, sp, #28
   13f3c:	sub	sp, sp, #44	; 0x2c
   13f40:	mov	r7, r3
   13f44:	str	r2, [sp, #36]	; 0x24
   13f48:	str	r1, [sp, #32]
   13f4c:	mov	r5, r0
   13f50:	bl	10f08 <__errno_location@plt>
   13f54:	cmp	r5, #0
   13f58:	bmi	140c8 <__lxstat64@plt+0x30e8>
   13f5c:	cmn	r5, #-2147483647	; 0x80000001
   13f60:	beq	140c8 <__lxstat64@plt+0x30e8>
   13f64:	movw	r4, #28912	; 0x70f0
   13f68:	movt	r4, #2
   13f6c:	ldr	r6, [r4]
   13f70:	str	r0, [sp, #28]
   13f74:	ldr	r0, [r0]
   13f78:	str	r0, [sp, #24]
   13f7c:	movw	r8, #28916	; 0x70f4
   13f80:	movt	r8, #2
   13f84:	ldr	r1, [r8]
   13f88:	cmp	r1, r5
   13f8c:	ble	13f98 <__lxstat64@plt+0x2fb8>
   13f90:	mov	sl, r6
   13f94:	b	14004 <__lxstat64@plt+0x3024>
   13f98:	str	r1, [fp, #-32]	; 0xffffffe0
   13f9c:	mov	r0, #8
   13fa0:	str	r0, [sp]
   13fa4:	movw	r9, #28920	; 0x70f8
   13fa8:	movt	r9, #2
   13fac:	subs	r0, r6, r9
   13fb0:	movne	r0, r6
   13fb4:	sub	r1, r5, r1
   13fb8:	add	r2, r1, #1
   13fbc:	sub	r1, fp, #32
   13fc0:	mvn	r3, #-2147483648	; 0x80000000
   13fc4:	bl	14d20 <__lxstat64@plt+0x3d40>
   13fc8:	mov	sl, r0
   13fcc:	str	r0, [r4]
   13fd0:	cmp	r6, r9
   13fd4:	bne	13fe0 <__lxstat64@plt+0x3000>
   13fd8:	ldrd	r0, [r9]
   13fdc:	stm	sl, {r0, r1}
   13fe0:	ldr	r1, [r8]
   13fe4:	add	r0, sl, r1, lsl #3
   13fe8:	ldr	r2, [fp, #-32]	; 0xffffffe0
   13fec:	sub	r1, r2, r1
   13ff0:	lsl	r2, r1, #3
   13ff4:	mov	r1, #0
   13ff8:	bl	10f2c <memset@plt>
   13ffc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   14000:	str	r0, [r8]
   14004:	mov	r9, sl
   14008:	ldr	r6, [r9, r5, lsl #3]!
   1400c:	ldr	r4, [r9, #4]!
   14010:	ldm	r7, {r0, r1}
   14014:	ldr	r2, [r7, #40]	; 0x28
   14018:	ldr	r3, [r7, #44]	; 0x2c
   1401c:	orr	r8, r1, #1
   14020:	add	r1, r7, #8
   14024:	stm	sp, {r0, r8}
   14028:	str	r1, [sp, #20]
   1402c:	add	r0, sp, #8
   14030:	stm	r0, {r1, r2, r3}
   14034:	mov	r0, r4
   14038:	mov	r1, r6
   1403c:	ldr	r2, [sp, #32]
   14040:	ldr	r3, [sp, #36]	; 0x24
   14044:	bl	12de0 <__lxstat64@plt+0x1e00>
   14048:	cmp	r6, r0
   1404c:	bhi	140b0 <__lxstat64@plt+0x30d0>
   14050:	add	r6, r0, #1
   14054:	str	r6, [sl, r5, lsl #3]
   14058:	movw	r0, #29072	; 0x7190
   1405c:	movt	r0, #2
   14060:	cmp	r4, r0
   14064:	beq	14070 <__lxstat64@plt+0x3090>
   14068:	mov	r0, r4
   1406c:	bl	156dc <__lxstat64@plt+0x46fc>
   14070:	mov	r0, r6
   14074:	bl	14c44 <__lxstat64@plt+0x3c64>
   14078:	mov	r4, r0
   1407c:	str	r0, [r9]
   14080:	ldr	r0, [r7]
   14084:	ldr	r1, [r7, #40]	; 0x28
   14088:	ldr	r2, [r7, #44]	; 0x2c
   1408c:	stm	sp, {r0, r8}
   14090:	ldr	r0, [sp, #20]
   14094:	add	r3, sp, #8
   14098:	stm	r3, {r0, r1, r2}
   1409c:	mov	r0, r4
   140a0:	mov	r1, r6
   140a4:	ldr	r2, [sp, #32]
   140a8:	ldr	r3, [sp, #36]	; 0x24
   140ac:	bl	12de0 <__lxstat64@plt+0x1e00>
   140b0:	ldr	r0, [sp, #28]
   140b4:	ldr	r1, [sp, #24]
   140b8:	str	r1, [r0]
   140bc:	mov	r0, r4
   140c0:	sub	sp, fp, #28
   140c4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   140c8:	bl	10fd4 <abort@plt>
   140cc:	movw	r3, #29024	; 0x7160
   140d0:	movt	r3, #2
   140d4:	b	13f34 <__lxstat64@plt+0x2f54>
   140d8:	mov	r1, r0
   140dc:	mov	r0, #0
   140e0:	b	13f24 <__lxstat64@plt+0x2f44>
   140e4:	mov	r2, r1
   140e8:	mov	r1, r0
   140ec:	mov	r0, #0
   140f0:	b	140cc <__lxstat64@plt+0x30ec>
   140f4:	push	{r4, r5, r6, sl, fp, lr}
   140f8:	add	fp, sp, #16
   140fc:	sub	sp, sp, #48	; 0x30
   14100:	mov	r4, r2
   14104:	mov	r5, r0
   14108:	mov	r6, sp
   1410c:	mov	r0, r6
   14110:	bl	14130 <__lxstat64@plt+0x3150>
   14114:	mov	r0, r5
   14118:	mov	r1, r4
   1411c:	mvn	r2, #0
   14120:	mov	r3, r6
   14124:	bl	13f34 <__lxstat64@plt+0x2f54>
   14128:	sub	sp, fp, #16
   1412c:	pop	{r4, r5, r6, sl, fp, pc}
   14130:	push	{fp, lr}
   14134:	mov	fp, sp
   14138:	vmov.i32	q8, #0	; 0x00000000
   1413c:	mov	r2, #32
   14140:	mov	r3, r0
   14144:	vst1.32	{d16-d17}, [r3], r2
   14148:	vst1.32	{d16-d17}, [r3]
   1414c:	add	r2, r0, #16
   14150:	vst1.32	{d16-d17}, [r2]
   14154:	cmp	r1, #10
   14158:	strne	r1, [r0]
   1415c:	popne	{fp, pc}
   14160:	bl	10fd4 <abort@plt>
   14164:	push	{r4, r5, r6, r7, fp, lr}
   14168:	add	fp, sp, #16
   1416c:	sub	sp, sp, #48	; 0x30
   14170:	mov	r4, r3
   14174:	mov	r5, r2
   14178:	mov	r6, r0
   1417c:	mov	r7, sp
   14180:	mov	r0, r7
   14184:	bl	14130 <__lxstat64@plt+0x3150>
   14188:	mov	r0, r6
   1418c:	mov	r1, r5
   14190:	mov	r2, r4
   14194:	mov	r3, r7
   14198:	bl	13f34 <__lxstat64@plt+0x2f54>
   1419c:	sub	sp, fp, #16
   141a0:	pop	{r4, r5, r6, r7, fp, pc}
   141a4:	mov	r2, r1
   141a8:	mov	r1, r0
   141ac:	mov	r0, #0
   141b0:	b	140f4 <__lxstat64@plt+0x3114>
   141b4:	mov	r3, r2
   141b8:	mov	r2, r1
   141bc:	mov	r1, r0
   141c0:	mov	r0, #0
   141c4:	b	14164 <__lxstat64@plt+0x3184>
   141c8:	push	{r4, r5, r6, sl, fp, lr}
   141cc:	add	fp, sp, #16
   141d0:	sub	sp, sp, #48	; 0x30
   141d4:	mov	r4, r1
   141d8:	mov	r5, r0
   141dc:	movw	r0, #29024	; 0x7160
   141e0:	movt	r0, #2
   141e4:	add	r1, r0, #16
   141e8:	mov	r3, #32
   141ec:	vld1.64	{d16-d17}, [r0], r3
   141f0:	vld1.64	{d18-d19}, [r1]
   141f4:	mov	r6, sp
   141f8:	add	r1, r6, #16
   141fc:	vld1.64	{d20-d21}, [r0]
   14200:	vst1.64	{d18-d19}, [r1]
   14204:	mov	r0, r6
   14208:	vst1.64	{d16-d17}, [r0], r3
   1420c:	vst1.64	{d20-d21}, [r0]
   14210:	mov	r0, r6
   14214:	mov	r1, r2
   14218:	mov	r2, #1
   1421c:	bl	12cd4 <__lxstat64@plt+0x1cf4>
   14220:	mov	r0, #0
   14224:	mov	r1, r5
   14228:	mov	r2, r4
   1422c:	mov	r3, r6
   14230:	bl	13f34 <__lxstat64@plt+0x2f54>
   14234:	sub	sp, fp, #16
   14238:	pop	{r4, r5, r6, sl, fp, pc}
   1423c:	mov	r2, r1
   14240:	mvn	r1, #0
   14244:	b	141c8 <__lxstat64@plt+0x31e8>
   14248:	mov	r1, #58	; 0x3a
   1424c:	b	1423c <__lxstat64@plt+0x325c>
   14250:	mov	r2, #58	; 0x3a
   14254:	b	141c8 <__lxstat64@plt+0x31e8>
   14258:	push	{r4, r5, r6, sl, fp, lr}
   1425c:	add	fp, sp, #16
   14260:	sub	sp, sp, #48	; 0x30
   14264:	mov	r4, r2
   14268:	mov	r5, r0
   1426c:	mov	r6, sp
   14270:	mov	r0, r6
   14274:	bl	14130 <__lxstat64@plt+0x3150>
   14278:	mov	r0, r6
   1427c:	mov	r1, #58	; 0x3a
   14280:	mov	r2, #1
   14284:	bl	12cd4 <__lxstat64@plt+0x1cf4>
   14288:	mov	r0, r5
   1428c:	mov	r1, r4
   14290:	mvn	r2, #0
   14294:	mov	r3, r6
   14298:	bl	13f34 <__lxstat64@plt+0x2f54>
   1429c:	sub	sp, fp, #16
   142a0:	pop	{r4, r5, r6, sl, fp, pc}
   142a4:	push	{fp, lr}
   142a8:	mov	fp, sp
   142ac:	sub	sp, sp, #8
   142b0:	mvn	ip, #0
   142b4:	str	ip, [sp]
   142b8:	bl	142c4 <__lxstat64@plt+0x32e4>
   142bc:	mov	sp, fp
   142c0:	pop	{fp, pc}
   142c4:	push	{r4, r5, r6, r7, fp, lr}
   142c8:	add	fp, sp, #16
   142cc:	sub	sp, sp, #48	; 0x30
   142d0:	mov	r7, r3
   142d4:	mov	r5, r0
   142d8:	movw	r0, #29024	; 0x7160
   142dc:	movt	r0, #2
   142e0:	add	r3, r0, #16
   142e4:	mov	r4, #32
   142e8:	vld1.64	{d16-d17}, [r0], r4
   142ec:	vld1.64	{d18-d19}, [r3]
   142f0:	mov	r6, sp
   142f4:	add	r3, r6, #16
   142f8:	vld1.64	{d20-d21}, [r0]
   142fc:	vst1.64	{d18-d19}, [r3]
   14300:	mov	r0, r6
   14304:	vst1.64	{d16-d17}, [r0], r4
   14308:	vst1.64	{d20-d21}, [r0]
   1430c:	mov	r0, r6
   14310:	bl	12d2c <__lxstat64@plt+0x1d4c>
   14314:	ldr	r2, [fp, #8]
   14318:	mov	r0, r5
   1431c:	mov	r1, r7
   14320:	mov	r3, r6
   14324:	bl	13f34 <__lxstat64@plt+0x2f54>
   14328:	sub	sp, fp, #16
   1432c:	pop	{r4, r5, r6, r7, fp, pc}
   14330:	mov	r3, r2
   14334:	mov	r2, r1
   14338:	mov	r1, r0
   1433c:	mov	r0, #0
   14340:	b	142a4 <__lxstat64@plt+0x32c4>
   14344:	push	{fp, lr}
   14348:	mov	fp, sp
   1434c:	sub	sp, sp, #8
   14350:	mov	ip, r2
   14354:	mov	r2, r1
   14358:	mov	r1, r0
   1435c:	str	r3, [sp]
   14360:	mov	r0, #0
   14364:	mov	r3, ip
   14368:	bl	142c4 <__lxstat64@plt+0x32e4>
   1436c:	mov	sp, fp
   14370:	pop	{fp, pc}
   14374:	movw	r3, #28928	; 0x7100
   14378:	movt	r3, #2
   1437c:	b	13f34 <__lxstat64@plt+0x2f54>
   14380:	mov	r2, r1
   14384:	mov	r1, r0
   14388:	mov	r0, #0
   1438c:	b	14374 <__lxstat64@plt+0x3394>
   14390:	mvn	r2, #0
   14394:	b	14374 <__lxstat64@plt+0x3394>
   14398:	mov	r1, r0
   1439c:	mov	r0, #0
   143a0:	b	14390 <__lxstat64@plt+0x33b0>
   143a4:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   143a8:	add	fp, sp, #24
   143ac:	sub	sp, sp, #16
   143b0:	mov	r4, r1
   143b4:	mov	r5, r0
   143b8:	mov	r7, #0
   143bc:	mov	r0, #0
   143c0:	mov	r1, r5
   143c4:	mov	r2, #5
   143c8:	bl	10e00 <dcgettext@plt>
   143cc:	cmp	r0, r5
   143d0:	beq	143dc <__lxstat64@plt+0x33fc>
   143d4:	sub	sp, fp, #24
   143d8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   143dc:	bl	157fc <__lxstat64@plt+0x481c>
   143e0:	mov	r6, r0
   143e4:	mov	r8, #56	; 0x38
   143e8:	mov	r0, #45	; 0x2d
   143ec:	stm	sp, {r0, r8}
   143f0:	str	r7, [sp, #8]
   143f4:	str	r7, [sp, #12]
   143f8:	mov	r0, r6
   143fc:	mov	r1, #85	; 0x55
   14400:	mov	r2, #84	; 0x54
   14404:	mov	r3, #70	; 0x46
   14408:	bl	144a0 <__lxstat64@plt+0x34c0>
   1440c:	cmp	r0, #0
   14410:	beq	1442c <__lxstat64@plt+0x344c>
   14414:	ldrb	r1, [r5]
   14418:	movw	r2, #27771	; 0x6c7b
   1441c:	movt	r2, #1
   14420:	movw	r0, #27775	; 0x6c7f
   14424:	movt	r0, #1
   14428:	b	14470 <__lxstat64@plt+0x3490>
   1442c:	mov	r0, #48	; 0x30
   14430:	mov	r1, #51	; 0x33
   14434:	str	r8, [sp]
   14438:	stmib	sp, {r0, r1}
   1443c:	str	r0, [sp, #12]
   14440:	mov	r0, r6
   14444:	mov	r1, #71	; 0x47
   14448:	mov	r2, #66	; 0x42
   1444c:	mov	r3, #49	; 0x31
   14450:	bl	144a0 <__lxstat64@plt+0x34c0>
   14454:	cmp	r0, #0
   14458:	beq	14480 <__lxstat64@plt+0x34a0>
   1445c:	ldrb	r1, [r5]
   14460:	movw	r2, #27779	; 0x6c83
   14464:	movt	r2, #1
   14468:	movw	r0, #27783	; 0x6c87
   1446c:	movt	r0, #1
   14470:	cmp	r1, #96	; 0x60
   14474:	moveq	r0, r2
   14478:	sub	sp, fp, #24
   1447c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   14480:	movw	r1, #27765	; 0x6c75
   14484:	movt	r1, #1
   14488:	movw	r0, #27769	; 0x6c79
   1448c:	movt	r0, #1
   14490:	cmp	r4, #9
   14494:	moveq	r0, r1
   14498:	sub	sp, fp, #24
   1449c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   144a0:	push	{r4, r5, r6, r7, fp, lr}
   144a4:	add	fp, sp, #16
   144a8:	sub	sp, sp, #16
   144ac:	mov	r4, r3
   144b0:	mov	r5, r2
   144b4:	mov	r7, r1
   144b8:	mov	r6, r0
   144bc:	mov	r0, r1
   144c0:	bl	154e0 <__lxstat64@plt+0x4500>
   144c4:	ldrb	r1, [r6]
   144c8:	cmp	r0, #0
   144cc:	andne	r1, r1, #223	; 0xdf
   144d0:	mov	r0, #0
   144d4:	cmp	r1, r7
   144d8:	bne	14510 <__lxstat64@plt+0x3530>
   144dc:	cmp	r7, #0
   144e0:	beq	14518 <__lxstat64@plt+0x3538>
   144e4:	ldr	r0, [fp, #20]
   144e8:	ldr	r1, [fp, #16]
   144ec:	ldr	r2, [fp, #12]
   144f0:	ldr	r3, [fp, #8]
   144f4:	str	r2, [sp]
   144f8:	str	r1, [sp, #4]
   144fc:	str	r0, [sp, #8]
   14500:	mov	r0, r6
   14504:	mov	r1, r5
   14508:	mov	r2, r4
   1450c:	bl	14524 <__lxstat64@plt+0x3544>
   14510:	sub	sp, fp, #16
   14514:	pop	{r4, r5, r6, r7, fp, pc}
   14518:	mov	r0, #1
   1451c:	sub	sp, fp, #16
   14520:	pop	{r4, r5, r6, r7, fp, pc}
   14524:	push	{r4, r5, r6, r7, fp, lr}
   14528:	add	fp, sp, #16
   1452c:	sub	sp, sp, #8
   14530:	mov	r4, r3
   14534:	mov	r5, r2
   14538:	mov	r7, r1
   1453c:	mov	r6, r0
   14540:	mov	r0, r1
   14544:	bl	154e0 <__lxstat64@plt+0x4500>
   14548:	ldrb	r1, [r6, #1]
   1454c:	cmp	r0, #0
   14550:	andne	r1, r1, #223	; 0xdf
   14554:	mov	r0, #0
   14558:	cmp	r1, r7
   1455c:	bne	1458c <__lxstat64@plt+0x35ac>
   14560:	cmp	r7, #0
   14564:	beq	14594 <__lxstat64@plt+0x35b4>
   14568:	ldr	r0, [fp, #16]
   1456c:	ldr	r1, [fp, #12]
   14570:	ldr	r3, [fp, #8]
   14574:	str	r1, [sp]
   14578:	str	r0, [sp, #4]
   1457c:	mov	r0, r6
   14580:	mov	r1, r5
   14584:	mov	r2, r4
   14588:	bl	145a0 <__lxstat64@plt+0x35c0>
   1458c:	sub	sp, fp, #16
   14590:	pop	{r4, r5, r6, r7, fp, pc}
   14594:	mov	r0, #1
   14598:	sub	sp, fp, #16
   1459c:	pop	{r4, r5, r6, r7, fp, pc}
   145a0:	push	{r4, r5, r6, r7, fp, lr}
   145a4:	add	fp, sp, #16
   145a8:	sub	sp, sp, #8
   145ac:	mov	r4, r3
   145b0:	mov	r5, r2
   145b4:	mov	r7, r1
   145b8:	mov	r6, r0
   145bc:	mov	r0, r1
   145c0:	bl	154e0 <__lxstat64@plt+0x4500>
   145c4:	ldrb	r1, [r6, #2]
   145c8:	cmp	r0, #0
   145cc:	andne	r1, r1, #223	; 0xdf
   145d0:	mov	r0, #0
   145d4:	cmp	r1, r7
   145d8:	bne	14600 <__lxstat64@plt+0x3620>
   145dc:	cmp	r7, #0
   145e0:	beq	14608 <__lxstat64@plt+0x3628>
   145e4:	ldr	r0, [fp, #12]
   145e8:	ldr	r3, [fp, #8]
   145ec:	str	r0, [sp]
   145f0:	mov	r0, r6
   145f4:	mov	r1, r5
   145f8:	mov	r2, r4
   145fc:	bl	14614 <__lxstat64@plt+0x3634>
   14600:	sub	sp, fp, #16
   14604:	pop	{r4, r5, r6, r7, fp, pc}
   14608:	mov	r0, #1
   1460c:	sub	sp, fp, #16
   14610:	pop	{r4, r5, r6, r7, fp, pc}
   14614:	push	{r4, r5, r6, r7, fp, lr}
   14618:	add	fp, sp, #16
   1461c:	mov	r4, r3
   14620:	mov	r5, r2
   14624:	mov	r7, r1
   14628:	mov	r6, r0
   1462c:	mov	r0, r1
   14630:	bl	154e0 <__lxstat64@plt+0x4500>
   14634:	ldrb	r1, [r6, #3]
   14638:	ldr	r3, [fp, #8]
   1463c:	cmp	r0, #0
   14640:	andne	r1, r1, #223	; 0xdf
   14644:	mov	r0, #0
   14648:	cmp	r1, r7
   1464c:	bne	14670 <__lxstat64@plt+0x3690>
   14650:	cmp	r7, #0
   14654:	beq	1466c <__lxstat64@plt+0x368c>
   14658:	mov	r0, r6
   1465c:	mov	r1, r5
   14660:	mov	r2, r4
   14664:	pop	{r4, r5, r6, r7, fp, lr}
   14668:	b	14674 <__lxstat64@plt+0x3694>
   1466c:	mov	r0, #1
   14670:	pop	{r4, r5, r6, r7, fp, pc}
   14674:	push	{r4, r5, r6, r7, fp, lr}
   14678:	add	fp, sp, #16
   1467c:	mov	r4, r3
   14680:	mov	r5, r2
   14684:	mov	r7, r1
   14688:	mov	r6, r0
   1468c:	mov	r0, r1
   14690:	bl	154e0 <__lxstat64@plt+0x4500>
   14694:	ldrb	r1, [r6, #4]
   14698:	cmp	r0, #0
   1469c:	andne	r1, r1, #223	; 0xdf
   146a0:	mov	r0, #0
   146a4:	cmp	r1, r7
   146a8:	bne	146cc <__lxstat64@plt+0x36ec>
   146ac:	cmp	r7, #0
   146b0:	beq	146c8 <__lxstat64@plt+0x36e8>
   146b4:	mov	r0, r6
   146b8:	mov	r1, r5
   146bc:	mov	r2, r4
   146c0:	pop	{r4, r5, r6, r7, fp, lr}
   146c4:	b	146d0 <__lxstat64@plt+0x36f0>
   146c8:	mov	r0, #1
   146cc:	pop	{r4, r5, r6, r7, fp, pc}
   146d0:	push	{r4, r5, r6, sl, fp, lr}
   146d4:	add	fp, sp, #16
   146d8:	mov	r4, r2
   146dc:	mov	r6, r1
   146e0:	mov	r5, r0
   146e4:	mov	r0, r1
   146e8:	bl	154e0 <__lxstat64@plt+0x4500>
   146ec:	ldrb	r1, [r5, #5]
   146f0:	cmp	r0, #0
   146f4:	andne	r1, r1, #223	; 0xdf
   146f8:	mov	r0, #0
   146fc:	cmp	r1, r6
   14700:	bne	14720 <__lxstat64@plt+0x3740>
   14704:	cmp	r6, #0
   14708:	beq	1471c <__lxstat64@plt+0x373c>
   1470c:	mov	r0, r5
   14710:	mov	r1, r4
   14714:	pop	{r4, r5, r6, sl, fp, lr}
   14718:	b	14724 <__lxstat64@plt+0x3744>
   1471c:	mov	r0, #1
   14720:	pop	{r4, r5, r6, sl, fp, pc}
   14724:	push	{r4, r5, fp, lr}
   14728:	add	fp, sp, #8
   1472c:	mov	r5, r1
   14730:	mov	r4, r0
   14734:	mov	r0, r1
   14738:	bl	154e0 <__lxstat64@plt+0x4500>
   1473c:	ldrb	r1, [r4, #6]
   14740:	cmp	r0, #0
   14744:	andne	r1, r1, #223	; 0xdf
   14748:	mov	r0, #0
   1474c:	cmp	r1, r5
   14750:	popne	{r4, r5, fp, pc}
   14754:	cmp	r5, #0
   14758:	beq	14768 <__lxstat64@plt+0x3788>
   1475c:	mov	r0, r4
   14760:	pop	{r4, r5, fp, lr}
   14764:	b	14770 <__lxstat64@plt+0x3790>
   14768:	mov	r0, #1
   1476c:	pop	{r4, r5, fp, pc}
   14770:	push	{r4, sl, fp, lr}
   14774:	add	fp, sp, #8
   14778:	mov	r4, r0
   1477c:	mov	r0, #0
   14780:	bl	154e0 <__lxstat64@plt+0x4500>
   14784:	ldrb	r1, [r4, #7]
   14788:	cmp	r0, #0
   1478c:	beq	147a0 <__lxstat64@plt+0x37c0>
   14790:	tst	r1, #223	; 0xdf
   14794:	bne	147a8 <__lxstat64@plt+0x37c8>
   14798:	mov	r0, #1
   1479c:	pop	{r4, sl, fp, pc}
   147a0:	cmp	r1, #0
   147a4:	beq	14798 <__lxstat64@plt+0x37b8>
   147a8:	mov	r0, #0
   147ac:	pop	{r4, sl, fp, pc}
   147b0:	ldr	r0, [r0, #76]	; 0x4c
   147b4:	bx	lr
   147b8:	ldr	r0, [r0, #92]	; 0x5c
   147bc:	bx	lr
   147c0:	ldr	r0, [r0, #84]	; 0x54
   147c4:	bx	lr
   147c8:	mov	r0, #0
   147cc:	bx	lr
   147d0:	ldrd	r2, [r1, #72]	; 0x48
   147d4:	stm	r0, {r2, r3}
   147d8:	bx	lr
   147dc:	ldrd	r2, [r1, #88]	; 0x58
   147e0:	stm	r0, {r2, r3}
   147e4:	bx	lr
   147e8:	ldrd	r2, [r1, #80]	; 0x50
   147ec:	stm	r0, {r2, r3}
   147f0:	bx	lr
   147f4:	mvn	r1, #0
   147f8:	str	r1, [r0]
   147fc:	str	r1, [r0, #4]
   14800:	bx	lr
   14804:	bx	lr
   14808:	b	1480c <__lxstat64@plt+0x382c>
   1480c:	push	{r4, sl, fp, lr}
   14810:	add	fp, sp, #8
   14814:	ldrb	ip, [r1]
   14818:	ldrb	r3, [r0]
   1481c:	cmp	r3, #45	; 0x2d
   14820:	bne	148fc <__lxstat64@plt+0x391c>
   14824:	ldrb	r4, [r0, #1]!
   14828:	cmp	r4, #48	; 0x30
   1482c:	beq	14824 <__lxstat64@plt+0x3844>
   14830:	cmp	ip, #45	; 0x2d
   14834:	bne	14a08 <__lxstat64@plt+0x3a28>
   14838:	ldrb	ip, [r1, #1]!
   1483c:	cmp	ip, #48	; 0x30
   14840:	beq	14838 <__lxstat64@plt+0x3858>
   14844:	cmp	ip, r4
   14848:	bne	1488c <__lxstat64@plt+0x38ac>
   1484c:	sub	r2, r4, #48	; 0x30
   14850:	cmp	r2, #9
   14854:	bhi	1488c <__lxstat64@plt+0x38ac>
   14858:	mov	r2, #0
   1485c:	add	r3, r1, r2
   14860:	ldrb	ip, [r3, #1]
   14864:	add	r3, r0, r2
   14868:	ldrb	r4, [r3, #1]
   1486c:	add	r2, r2, #1
   14870:	cmp	ip, r4
   14874:	bne	14884 <__lxstat64@plt+0x38a4>
   14878:	sub	r3, r4, #48	; 0x30
   1487c:	cmp	r3, #10
   14880:	bcc	1485c <__lxstat64@plt+0x387c>
   14884:	add	r1, r1, r2
   14888:	add	r0, r0, r2
   1488c:	sub	r3, r4, #48	; 0x30
   14890:	mov	r2, #0
   14894:	cmp	r3, #9
   14898:	mov	lr, #0
   1489c:	bhi	148bc <__lxstat64@plt+0x38dc>
   148a0:	add	r0, r0, #1
   148a4:	mov	lr, #0
   148a8:	ldrb	r3, [r0, lr]
   148ac:	sub	r3, r3, #48	; 0x30
   148b0:	add	lr, lr, #1
   148b4:	cmp	r3, #10
   148b8:	bcc	148a8 <__lxstat64@plt+0x38c8>
   148bc:	sub	r0, ip, #48	; 0x30
   148c0:	cmp	r0, #9
   148c4:	bhi	148e4 <__lxstat64@plt+0x3904>
   148c8:	add	r0, r1, #1
   148cc:	mov	r2, #0
   148d0:	ldrb	r1, [r0, r2]
   148d4:	sub	r1, r1, #48	; 0x30
   148d8:	add	r2, r2, #1
   148dc:	cmp	r1, #10
   148e0:	bcc	148d0 <__lxstat64@plt+0x38f0>
   148e4:	cmp	lr, r2
   148e8:	bne	14a20 <__lxstat64@plt+0x3a40>
   148ec:	cmp	lr, #0
   148f0:	subne	lr, ip, r4
   148f4:	mov	r0, lr
   148f8:	pop	{r4, sl, fp, pc}
   148fc:	cmp	ip, #45	; 0x2d
   14900:	bne	1494c <__lxstat64@plt+0x396c>
   14904:	add	r1, r1, #1
   14908:	ldrb	r2, [r1], #1
   1490c:	cmp	r2, #48	; 0x30
   14910:	beq	14908 <__lxstat64@plt+0x3928>
   14914:	sub	r1, r2, #48	; 0x30
   14918:	mov	lr, #1
   1491c:	cmp	r1, #10
   14920:	bcc	14a18 <__lxstat64@plt+0x3a38>
   14924:	cmp	r3, #48	; 0x30
   14928:	bne	1493c <__lxstat64@plt+0x395c>
   1492c:	add	r0, r0, #1
   14930:	ldrb	r3, [r0], #1
   14934:	cmp	r3, #48	; 0x30
   14938:	beq	14930 <__lxstat64@plt+0x3950>
   1493c:	sub	r0, r3, #48	; 0x30
   14940:	mov	lr, #0
   14944:	cmp	r0, #10
   14948:	b	14a24 <__lxstat64@plt+0x3a44>
   1494c:	cmp	r3, #48	; 0x30
   14950:	bne	14960 <__lxstat64@plt+0x3980>
   14954:	ldrb	r3, [r0, #1]!
   14958:	b	1494c <__lxstat64@plt+0x396c>
   1495c:	ldrb	ip, [r1, #1]!
   14960:	cmp	ip, #48	; 0x30
   14964:	beq	1495c <__lxstat64@plt+0x397c>
   14968:	cmp	r3, ip
   1496c:	bne	14998 <__lxstat64@plt+0x39b8>
   14970:	sub	r2, r3, #48	; 0x30
   14974:	cmp	r2, #9
   14978:	bhi	14998 <__lxstat64@plt+0x39b8>
   1497c:	ldrb	ip, [r1, #1]!
   14980:	ldrb	r3, [r0, #1]!
   14984:	cmp	r3, ip
   14988:	bne	14998 <__lxstat64@plt+0x39b8>
   1498c:	sub	r2, r3, #48	; 0x30
   14990:	cmp	r2, #10
   14994:	bcc	1497c <__lxstat64@plt+0x399c>
   14998:	sub	r4, r3, #48	; 0x30
   1499c:	mov	r2, #0
   149a0:	cmp	r4, #9
   149a4:	mov	lr, #0
   149a8:	bhi	149c8 <__lxstat64@plt+0x39e8>
   149ac:	add	r0, r0, #1
   149b0:	mov	lr, #0
   149b4:	ldrb	r4, [r0, lr]
   149b8:	sub	r4, r4, #48	; 0x30
   149bc:	add	lr, lr, #1
   149c0:	cmp	r4, #10
   149c4:	bcc	149b4 <__lxstat64@plt+0x39d4>
   149c8:	sub	r0, ip, #48	; 0x30
   149cc:	cmp	r0, #9
   149d0:	bhi	149f0 <__lxstat64@plt+0x3a10>
   149d4:	add	r0, r1, #1
   149d8:	mov	r2, #0
   149dc:	ldrb	r1, [r0, r2]
   149e0:	sub	r1, r1, #48	; 0x30
   149e4:	add	r2, r2, #1
   149e8:	cmp	r1, #10
   149ec:	bcc	149dc <__lxstat64@plt+0x39fc>
   149f0:	cmp	lr, r2
   149f4:	bne	14a30 <__lxstat64@plt+0x3a50>
   149f8:	cmp	lr, #0
   149fc:	subne	lr, r3, ip
   14a00:	mov	r0, lr
   14a04:	pop	{r4, sl, fp, pc}
   14a08:	sub	r0, r4, #48	; 0x30
   14a0c:	mvn	lr, #0
   14a10:	cmp	r0, #10
   14a14:	bcs	14a38 <__lxstat64@plt+0x3a58>
   14a18:	mov	r0, lr
   14a1c:	pop	{r4, sl, fp, pc}
   14a20:	mvn	lr, #0
   14a24:	movwcc	lr, #1
   14a28:	mov	r0, lr
   14a2c:	pop	{r4, sl, fp, pc}
   14a30:	mov	lr, #1
   14a34:	b	14a5c <__lxstat64@plt+0x3a7c>
   14a38:	cmp	ip, #48	; 0x30
   14a3c:	bne	14a50 <__lxstat64@plt+0x3a70>
   14a40:	add	r0, r1, #1
   14a44:	ldrb	ip, [r0], #1
   14a48:	cmp	ip, #48	; 0x30
   14a4c:	beq	14a44 <__lxstat64@plt+0x3a64>
   14a50:	sub	r0, ip, #48	; 0x30
   14a54:	mov	lr, #0
   14a58:	cmp	r0, #10
   14a5c:	mvncc	lr, #0
   14a60:	mov	r0, lr
   14a64:	pop	{r4, sl, fp, pc}
   14a68:	stm	r0, {r1, r2}
   14a6c:	bx	lr
   14a70:	mov	ip, #0
   14a74:	cmp	r0, r2
   14a78:	mov	r0, #0
   14a7c:	movwgt	r0, #1
   14a80:	sublt	r0, r0, #1
   14a84:	cmp	r1, r3
   14a88:	movwgt	ip, #1
   14a8c:	sublt	ip, ip, #1
   14a90:	add	r0, ip, r0, lsl #1
   14a94:	bx	lr
   14a98:	mov	r2, #1
   14a9c:	asr	r3, r0, #31
   14aa0:	cmp	r0, #0
   14aa4:	addgt	r3, r2, r0, asr #31
   14aa8:	cmp	r1, #0
   14aac:	movwne	r1, #1
   14ab0:	clz	r0, r0
   14ab4:	lsr	r0, r0, #5
   14ab8:	and	r0, r0, r1
   14abc:	add	r0, r3, r0
   14ac0:	bx	lr
   14ac4:	nop	{0}
   14ac8:	vldr	d16, [pc, #24]	; 14ae8 <__lxstat64@plt+0x3b08>
   14acc:	vmov	s0, r1
   14ad0:	vcvt.f64.s32	d17, s0
   14ad4:	vmov	s0, r0
   14ad8:	vcvt.f64.s32	d18, s0
   14adc:	vdiv.f64	d16, d17, d16
   14ae0:	vadd.f64	d0, d16, d18
   14ae4:	bx	lr
   14ae8:	andeq	r0, r0, r0
   14aec:	bicmi	ip, sp, r5, ror #26
   14af0:	push	{fp, lr}
   14af4:	mov	fp, sp
   14af8:	push	{r2, r3}
   14afc:	mov	r2, #0
   14b00:	mov	r3, #0
   14b04:	bl	14b10 <__lxstat64@plt+0x3b30>
   14b08:	mov	sp, fp
   14b0c:	pop	{fp, pc}
   14b10:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   14b14:	add	fp, sp, #24
   14b18:	sub	sp, sp, #8
   14b1c:	mov	r8, r3
   14b20:	mov	r7, r2
   14b24:	mov	r5, r1
   14b28:	mov	r6, r0
   14b2c:	ldr	r0, [fp, #8]
   14b30:	ldr	r1, [fp, #12]
   14b34:	bl	14fd4 <__lxstat64@plt+0x3ff4>
   14b38:	cmp	r0, #0
   14b3c:	beq	14b98 <__lxstat64@plt+0x3bb8>
   14b40:	mov	r4, r0
   14b44:	cmp	r7, #0
   14b48:	beq	14b70 <__lxstat64@plt+0x3b90>
   14b4c:	movw	r0, #27616	; 0x6be0
   14b50:	movt	r0, #1
   14b54:	stm	sp, {r0, r4}
   14b58:	mov	r0, r6
   14b5c:	mov	r1, r5
   14b60:	mov	r2, r7
   14b64:	mov	r3, r8
   14b68:	bl	10ea8 <error_at_line@plt>
   14b6c:	b	14b88 <__lxstat64@plt+0x3ba8>
   14b70:	movw	r2, #27616	; 0x6be0
   14b74:	movt	r2, #1
   14b78:	mov	r0, r6
   14b7c:	mov	r1, r5
   14b80:	mov	r3, r4
   14b84:	bl	10e90 <error@plt>
   14b88:	mov	r0, r4
   14b8c:	sub	sp, fp, #24
   14b90:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   14b94:	b	156dc <__lxstat64@plt+0x46fc>
   14b98:	bl	10f08 <__errno_location@plt>
   14b9c:	ldr	r4, [r0]
   14ba0:	movw	r1, #27872	; 0x6ce0
   14ba4:	movt	r1, #1
   14ba8:	mov	r0, #0
   14bac:	mov	r2, #5
   14bb0:	bl	10e00 <dcgettext@plt>
   14bb4:	mov	r2, r0
   14bb8:	mov	r0, #0
   14bbc:	mov	r1, r4
   14bc0:	bl	10e90 <error@plt>
   14bc4:	bl	10fd4 <abort@plt>
   14bc8:	b	14bcc <__lxstat64@plt+0x3bec>
   14bcc:	push	{r4, r5, r6, sl, fp, lr}
   14bd0:	add	fp, sp, #16
   14bd4:	mov	r4, r2
   14bd8:	mov	r5, r1
   14bdc:	mov	r6, r0
   14be0:	bl	15898 <__lxstat64@plt+0x48b8>
   14be4:	cmp	r0, #0
   14be8:	popne	{r4, r5, r6, sl, fp, pc}
   14bec:	cmp	r6, #0
   14bf0:	beq	14c04 <__lxstat64@plt+0x3c24>
   14bf4:	cmp	r5, #0
   14bf8:	cmpne	r4, #0
   14bfc:	bne	14c04 <__lxstat64@plt+0x3c24>
   14c00:	pop	{r4, r5, r6, sl, fp, pc}
   14c04:	bl	14f90 <__lxstat64@plt+0x3fb0>
   14c08:	push	{fp, lr}
   14c0c:	mov	fp, sp
   14c10:	bl	151a8 <__lxstat64@plt+0x41c8>
   14c14:	pop	{fp, lr}
   14c18:	b	14c1c <__lxstat64@plt+0x3c3c>
   14c1c:	cmp	r0, #0
   14c20:	bxne	lr
   14c24:	push	{fp, lr}
   14c28:	mov	fp, sp
   14c2c:	bl	14f90 <__lxstat64@plt+0x3fb0>
   14c30:	push	{fp, lr}
   14c34:	mov	fp, sp
   14c38:	bl	157c8 <__lxstat64@plt+0x47e8>
   14c3c:	pop	{fp, lr}
   14c40:	b	14c1c <__lxstat64@plt+0x3c3c>
   14c44:	b	14c08 <__lxstat64@plt+0x3c28>
   14c48:	push	{r4, r5, fp, lr}
   14c4c:	add	fp, sp, #8
   14c50:	mov	r4, r1
   14c54:	mov	r5, r0
   14c58:	bl	151d8 <__lxstat64@plt+0x41f8>
   14c5c:	cmp	r0, #0
   14c60:	popne	{r4, r5, fp, pc}
   14c64:	cmp	r5, #0
   14c68:	beq	14c78 <__lxstat64@plt+0x3c98>
   14c6c:	cmp	r4, #0
   14c70:	bne	14c78 <__lxstat64@plt+0x3c98>
   14c74:	pop	{r4, r5, fp, pc}
   14c78:	bl	14f90 <__lxstat64@plt+0x3fb0>
   14c7c:	push	{fp, lr}
   14c80:	mov	fp, sp
   14c84:	bl	157cc <__lxstat64@plt+0x47ec>
   14c88:	pop	{fp, lr}
   14c8c:	b	14c1c <__lxstat64@plt+0x3c3c>
   14c90:	push	{fp, lr}
   14c94:	mov	fp, sp
   14c98:	bl	157dc <__lxstat64@plt+0x47fc>
   14c9c:	pop	{fp, lr}
   14ca0:	b	14c1c <__lxstat64@plt+0x3c3c>
   14ca4:	mov	r2, r1
   14ca8:	mov	r1, r0
   14cac:	mov	r0, #0
   14cb0:	b	14bcc <__lxstat64@plt+0x3bec>
   14cb4:	mov	r2, r1
   14cb8:	mov	r1, r0
   14cbc:	mov	r0, #0
   14cc0:	b	14c90 <__lxstat64@plt+0x3cb0>
   14cc4:	mov	r2, #1
   14cc8:	b	14ccc <__lxstat64@plt+0x3cec>
   14ccc:	push	{r4, r5, fp, lr}
   14cd0:	add	fp, sp, #8
   14cd4:	mov	r4, r1
   14cd8:	ldr	r5, [r1]
   14cdc:	cmp	r0, #0
   14ce0:	beq	14cf8 <__lxstat64@plt+0x3d18>
   14ce4:	mov	r1, #1
   14ce8:	add	r1, r1, r5, lsr #1
   14cec:	adds	r5, r5, r1
   14cf0:	bcc	14d10 <__lxstat64@plt+0x3d30>
   14cf4:	bl	14f90 <__lxstat64@plt+0x3fb0>
   14cf8:	cmp	r5, #0
   14cfc:	bne	14d10 <__lxstat64@plt+0x3d30>
   14d00:	mov	r1, #64	; 0x40
   14d04:	udiv	r5, r1, r2
   14d08:	cmp	r2, #64	; 0x40
   14d0c:	addhi	r5, r5, #1
   14d10:	mov	r1, r5
   14d14:	bl	14bcc <__lxstat64@plt+0x3bec>
   14d18:	str	r5, [r4]
   14d1c:	pop	{r4, r5, fp, pc}
   14d20:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   14d24:	add	fp, sp, #24
   14d28:	mov	r8, r1
   14d2c:	ldr	r6, [r1]
   14d30:	add	r1, r6, r6, asr #1
   14d34:	cmp	r1, r6
   14d38:	mvnvs	r1, #-2147483648	; 0x80000000
   14d3c:	cmp	r1, r3
   14d40:	mov	r5, r1
   14d44:	movgt	r5, r3
   14d48:	cmn	r3, #1
   14d4c:	movle	r5, r1
   14d50:	ldr	r4, [fp, #8]
   14d54:	cmn	r4, #1
   14d58:	ble	14d80 <__lxstat64@plt+0x3da0>
   14d5c:	cmp	r4, #0
   14d60:	beq	14dd4 <__lxstat64@plt+0x3df4>
   14d64:	cmn	r5, #1
   14d68:	ble	14da8 <__lxstat64@plt+0x3dc8>
   14d6c:	mvn	r7, #-2147483648	; 0x80000000
   14d70:	udiv	r1, r7, r4
   14d74:	cmp	r1, r5
   14d78:	bge	14dd4 <__lxstat64@plt+0x3df4>
   14d7c:	b	14de4 <__lxstat64@plt+0x3e04>
   14d80:	cmn	r5, #1
   14d84:	ble	14dc4 <__lxstat64@plt+0x3de4>
   14d88:	cmn	r4, #1
   14d8c:	beq	14dd4 <__lxstat64@plt+0x3df4>
   14d90:	mov	r1, #-2147483648	; 0x80000000
   14d94:	sdiv	r1, r1, r4
   14d98:	mvn	r7, #-2147483648	; 0x80000000
   14d9c:	cmp	r1, r5
   14da0:	bge	14dd4 <__lxstat64@plt+0x3df4>
   14da4:	b	14de4 <__lxstat64@plt+0x3e04>
   14da8:	beq	14dd4 <__lxstat64@plt+0x3df4>
   14dac:	mov	r1, #-2147483648	; 0x80000000
   14db0:	sdiv	r1, r1, r5
   14db4:	mvn	r7, #-2147483648	; 0x80000000
   14db8:	cmp	r1, r4
   14dbc:	bge	14dd4 <__lxstat64@plt+0x3df4>
   14dc0:	b	14de4 <__lxstat64@plt+0x3e04>
   14dc4:	mvn	r7, #-2147483648	; 0x80000000
   14dc8:	sdiv	r1, r7, r4
   14dcc:	cmp	r5, r1
   14dd0:	blt	14de4 <__lxstat64@plt+0x3e04>
   14dd4:	mul	r1, r5, r4
   14dd8:	mov	r7, #64	; 0x40
   14ddc:	cmp	r1, #63	; 0x3f
   14de0:	bgt	14dec <__lxstat64@plt+0x3e0c>
   14de4:	sdiv	r5, r7, r4
   14de8:	mul	r1, r5, r4
   14dec:	cmp	r0, #0
   14df0:	moveq	r7, #0
   14df4:	streq	r7, [r8]
   14df8:	sub	r7, r5, r6
   14dfc:	cmp	r7, r2
   14e00:	bge	14eac <__lxstat64@plt+0x3ecc>
   14e04:	add	r5, r6, r2
   14e08:	mov	r1, #0
   14e0c:	cmp	r5, r3
   14e10:	mov	r2, #0
   14e14:	movwgt	r2, #1
   14e18:	cmn	r3, #1
   14e1c:	movwgt	r1, #1
   14e20:	cmp	r5, r6
   14e24:	bvs	14e94 <__lxstat64@plt+0x3eb4>
   14e28:	ands	r1, r1, r2
   14e2c:	bne	14e94 <__lxstat64@plt+0x3eb4>
   14e30:	cmn	r4, #1
   14e34:	ble	14e5c <__lxstat64@plt+0x3e7c>
   14e38:	cmp	r4, #0
   14e3c:	beq	14ea8 <__lxstat64@plt+0x3ec8>
   14e40:	cmn	r5, #1
   14e44:	ble	14e80 <__lxstat64@plt+0x3ea0>
   14e48:	mvn	r1, #-2147483648	; 0x80000000
   14e4c:	udiv	r1, r1, r4
   14e50:	cmp	r1, r5
   14e54:	bge	14ea8 <__lxstat64@plt+0x3ec8>
   14e58:	b	14e94 <__lxstat64@plt+0x3eb4>
   14e5c:	cmn	r5, #1
   14e60:	ble	14e98 <__lxstat64@plt+0x3eb8>
   14e64:	cmn	r4, #1
   14e68:	beq	14ea8 <__lxstat64@plt+0x3ec8>
   14e6c:	mov	r1, #-2147483648	; 0x80000000
   14e70:	sdiv	r1, r1, r4
   14e74:	cmp	r1, r5
   14e78:	bge	14ea8 <__lxstat64@plt+0x3ec8>
   14e7c:	b	14e94 <__lxstat64@plt+0x3eb4>
   14e80:	beq	14ea8 <__lxstat64@plt+0x3ec8>
   14e84:	mov	r1, #-2147483648	; 0x80000000
   14e88:	sdiv	r1, r1, r5
   14e8c:	cmp	r1, r4
   14e90:	bge	14ea8 <__lxstat64@plt+0x3ec8>
   14e94:	bl	14f90 <__lxstat64@plt+0x3fb0>
   14e98:	mvn	r1, #-2147483648	; 0x80000000
   14e9c:	sdiv	r1, r1, r4
   14ea0:	cmp	r5, r1
   14ea4:	blt	14e94 <__lxstat64@plt+0x3eb4>
   14ea8:	mul	r1, r5, r4
   14eac:	bl	14c48 <__lxstat64@plt+0x3c68>
   14eb0:	str	r5, [r8]
   14eb4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   14eb8:	mov	r1, #1
   14ebc:	b	14ec0 <__lxstat64@plt+0x3ee0>
   14ec0:	push	{fp, lr}
   14ec4:	mov	fp, sp
   14ec8:	bl	15154 <__lxstat64@plt+0x4174>
   14ecc:	pop	{fp, lr}
   14ed0:	b	14c1c <__lxstat64@plt+0x3c3c>
   14ed4:	mov	r1, #1
   14ed8:	b	14edc <__lxstat64@plt+0x3efc>
   14edc:	push	{fp, lr}
   14ee0:	mov	fp, sp
   14ee4:	bl	157d8 <__lxstat64@plt+0x47f8>
   14ee8:	pop	{fp, lr}
   14eec:	b	14c1c <__lxstat64@plt+0x3c3c>
   14ef0:	push	{r4, r5, fp, lr}
   14ef4:	add	fp, sp, #8
   14ef8:	mov	r4, r1
   14efc:	mov	r5, r0
   14f00:	mov	r0, r1
   14f04:	bl	14c08 <__lxstat64@plt+0x3c28>
   14f08:	mov	r1, r5
   14f0c:	mov	r2, r4
   14f10:	pop	{r4, r5, fp, lr}
   14f14:	b	10de8 <memcpy@plt>
   14f18:	push	{r4, r5, fp, lr}
   14f1c:	add	fp, sp, #8
   14f20:	mov	r4, r1
   14f24:	mov	r5, r0
   14f28:	mov	r0, r1
   14f2c:	bl	14c30 <__lxstat64@plt+0x3c50>
   14f30:	mov	r1, r5
   14f34:	mov	r2, r4
   14f38:	pop	{r4, r5, fp, lr}
   14f3c:	b	10de8 <memcpy@plt>
   14f40:	push	{r4, r5, fp, lr}
   14f44:	add	fp, sp, #8
   14f48:	mov	r4, r1
   14f4c:	mov	r5, r0
   14f50:	add	r0, r1, #1
   14f54:	bl	14c30 <__lxstat64@plt+0x3c50>
   14f58:	mov	r1, #0
   14f5c:	strb	r1, [r0, r4]
   14f60:	mov	r1, r5
   14f64:	mov	r2, r4
   14f68:	pop	{r4, r5, fp, lr}
   14f6c:	b	10de8 <memcpy@plt>
   14f70:	push	{r4, sl, fp, lr}
   14f74:	add	fp, sp, #8
   14f78:	mov	r4, r0
   14f7c:	bl	10efc <strlen@plt>
   14f80:	add	r1, r0, #1
   14f84:	mov	r0, r4
   14f88:	pop	{r4, sl, fp, lr}
   14f8c:	b	14ef0 <__lxstat64@plt+0x3f10>
   14f90:	push	{fp, lr}
   14f94:	mov	fp, sp
   14f98:	movw	r0, #28904	; 0x70e8
   14f9c:	movt	r0, #2
   14fa0:	ldr	r4, [r0]
   14fa4:	movw	r1, #27904	; 0x6d00
   14fa8:	movt	r1, #1
   14fac:	mov	r0, #0
   14fb0:	mov	r2, #5
   14fb4:	bl	10e00 <dcgettext@plt>
   14fb8:	mov	r3, r0
   14fbc:	movw	r2, #27616	; 0x6be0
   14fc0:	movt	r2, #1
   14fc4:	mov	r0, r4
   14fc8:	mov	r1, #0
   14fcc:	bl	10e90 <error@plt>
   14fd0:	bl	10fd4 <abort@plt>
   14fd4:	push	{fp, lr}
   14fd8:	mov	fp, sp
   14fdc:	sub	sp, sp, #8
   14fe0:	mov	ip, r1
   14fe4:	mov	r2, r0
   14fe8:	mov	r0, #0
   14fec:	mov	r1, r2
   14ff0:	ldrb	r3, [r1, r0, lsl #1]!
   14ff4:	cmp	r3, #37	; 0x25
   14ff8:	bne	15010 <__lxstat64@plt+0x4030>
   14ffc:	ldrb	r1, [r1, #1]
   15000:	cmp	r1, #115	; 0x73
   15004:	bne	15028 <__lxstat64@plt+0x4048>
   15008:	add	r0, r0, #1
   1500c:	b	14fec <__lxstat64@plt+0x400c>
   15010:	cmp	r3, #0
   15014:	bne	15028 <__lxstat64@plt+0x4048>
   15018:	mov	r1, ip
   1501c:	bl	1506c <__lxstat64@plt+0x408c>
   15020:	mov	sp, fp
   15024:	pop	{fp, pc}
   15028:	add	r0, sp, #4
   1502c:	mov	r1, #1
   15030:	mov	r3, ip
   15034:	bl	10f20 <__vasprintf_chk@plt>
   15038:	cmn	r0, #1
   1503c:	ble	1504c <__lxstat64@plt+0x406c>
   15040:	ldr	r0, [sp, #4]
   15044:	mov	sp, fp
   15048:	pop	{fp, pc}
   1504c:	bl	10f08 <__errno_location@plt>
   15050:	ldr	r1, [r0]
   15054:	mov	r0, #0
   15058:	cmp	r1, #12
   1505c:	beq	15068 <__lxstat64@plt+0x4088>
   15060:	mov	sp, fp
   15064:	pop	{fp, pc}
   15068:	bl	14f90 <__lxstat64@plt+0x3fb0>
   1506c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   15070:	add	fp, sp, #24
   15074:	sub	sp, sp, #8
   15078:	str	r1, [sp, #4]
   1507c:	str	r1, [sp]
   15080:	cmp	r0, #0
   15084:	beq	1511c <__lxstat64@plt+0x413c>
   15088:	mov	r4, r0
   1508c:	mov	r5, #0
   15090:	mov	r6, r0
   15094:	ldr	r0, [sp]
   15098:	add	r1, r0, #4
   1509c:	str	r1, [sp]
   150a0:	ldr	r0, [r0]
   150a4:	bl	10efc <strlen@plt>
   150a8:	mov	r1, r0
   150ac:	mov	r0, r5
   150b0:	bl	158d4 <__lxstat64@plt+0x48f4>
   150b4:	mov	r5, r0
   150b8:	subs	r6, r6, #1
   150bc:	bne	15094 <__lxstat64@plt+0x40b4>
   150c0:	cmn	r5, #1
   150c4:	ble	15138 <__lxstat64@plt+0x4158>
   150c8:	add	r0, r5, #1
   150cc:	bl	14c08 <__lxstat64@plt+0x3c28>
   150d0:	mov	r8, r0
   150d4:	mov	r6, r0
   150d8:	cmp	r4, #0
   150dc:	beq	1512c <__lxstat64@plt+0x414c>
   150e0:	ldr	r0, [sp, #4]
   150e4:	add	r1, r0, #4
   150e8:	str	r1, [sp, #4]
   150ec:	ldr	r7, [r0]
   150f0:	mov	r0, r7
   150f4:	bl	10efc <strlen@plt>
   150f8:	mov	r5, r0
   150fc:	mov	r0, r6
   15100:	mov	r1, r7
   15104:	mov	r2, r5
   15108:	bl	10de8 <memcpy@plt>
   1510c:	add	r6, r6, r5
   15110:	subs	r4, r4, #1
   15114:	bne	150e0 <__lxstat64@plt+0x4100>
   15118:	b	1512c <__lxstat64@plt+0x414c>
   1511c:	mov	r0, #1
   15120:	bl	14c08 <__lxstat64@plt+0x3c28>
   15124:	mov	r8, r0
   15128:	mov	r6, r0
   1512c:	mov	r0, #0
   15130:	strb	r0, [r6]
   15134:	b	15148 <__lxstat64@plt+0x4168>
   15138:	bl	10f08 <__errno_location@plt>
   1513c:	mov	r1, #75	; 0x4b
   15140:	str	r1, [r0]
   15144:	mov	r8, #0
   15148:	mov	r0, r8
   1514c:	sub	sp, fp, #24
   15150:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   15154:	clz	r2, r1
   15158:	lsr	r2, r2, #5
   1515c:	clz	r3, r0
   15160:	lsr	r3, r3, #5
   15164:	orrs	r2, r3, r2
   15168:	movwne	r1, #1
   1516c:	movwne	r0, #1
   15170:	cmp	r1, #0
   15174:	beq	151a4 <__lxstat64@plt+0x41c4>
   15178:	mvn	r2, #-2147483648	; 0x80000000
   1517c:	udiv	r2, r2, r1
   15180:	cmp	r2, r0
   15184:	bcs	151a4 <__lxstat64@plt+0x41c4>
   15188:	push	{fp, lr}
   1518c:	mov	fp, sp
   15190:	bl	10f08 <__errno_location@plt>
   15194:	mov	r1, #12
   15198:	str	r1, [r0]
   1519c:	mov	r0, #0
   151a0:	pop	{fp, pc}
   151a4:	b	10d88 <calloc@plt>
   151a8:	cmp	r0, #0
   151ac:	movweq	r0, #1
   151b0:	cmn	r0, #1
   151b4:	ble	151bc <__lxstat64@plt+0x41dc>
   151b8:	b	10e9c <malloc@plt>
   151bc:	push	{fp, lr}
   151c0:	mov	fp, sp
   151c4:	bl	10f08 <__errno_location@plt>
   151c8:	mov	r1, #12
   151cc:	str	r1, [r0]
   151d0:	mov	r0, #0
   151d4:	pop	{fp, pc}
   151d8:	push	{fp, lr}
   151dc:	mov	fp, sp
   151e0:	cmp	r0, #0
   151e4:	beq	15200 <__lxstat64@plt+0x4220>
   151e8:	cmp	r1, #0
   151ec:	beq	1520c <__lxstat64@plt+0x422c>
   151f0:	cmn	r1, #1
   151f4:	ble	15218 <__lxstat64@plt+0x4238>
   151f8:	pop	{fp, lr}
   151fc:	b	10e0c <realloc@plt>
   15200:	mov	r0, r1
   15204:	pop	{fp, lr}
   15208:	b	151a8 <__lxstat64@plt+0x41c8>
   1520c:	bl	156dc <__lxstat64@plt+0x46fc>
   15210:	mov	r0, #0
   15214:	pop	{fp, pc}
   15218:	bl	10f08 <__errno_location@plt>
   1521c:	mov	r1, #12
   15220:	str	r1, [r0]
   15224:	mov	r0, #0
   15228:	pop	{fp, pc}
   1522c:	mov	r1, r0
   15230:	sub	r2, r0, #65	; 0x41
   15234:	mov	r0, #1
   15238:	cmp	r2, #26
   1523c:	subcs	r2, r1, #97	; 0x61
   15240:	cmpcs	r2, #26
   15244:	bcs	1524c <__lxstat64@plt+0x426c>
   15248:	bx	lr
   1524c:	sub	r1, r1, #48	; 0x30
   15250:	cmp	r1, #10
   15254:	movcs	r0, #0
   15258:	bx	lr
   1525c:	mov	r1, r0
   15260:	sub	r2, r0, #65	; 0x41
   15264:	mov	r0, #1
   15268:	cmp	r2, #26
   1526c:	subcs	r1, r1, #97	; 0x61
   15270:	cmpcs	r1, #26
   15274:	movcs	r0, #0
   15278:	bx	lr
   1527c:	mov	r1, #0
   15280:	cmp	r0, #128	; 0x80
   15284:	movwcc	r1, #1
   15288:	mov	r0, r1
   1528c:	bx	lr
   15290:	sub	r1, r0, #9
   15294:	clz	r1, r1
   15298:	lsr	r1, r1, #5
   1529c:	sub	r0, r0, #32
   152a0:	clz	r0, r0
   152a4:	lsr	r0, r0, #5
   152a8:	orr	r0, r0, r1
   152ac:	bx	lr
   152b0:	mov	r1, r0
   152b4:	mov	r0, #1
   152b8:	cmp	r1, #32
   152bc:	bxcc	lr
   152c0:	cmp	r1, #127	; 0x7f
   152c4:	movne	r0, #0
   152c8:	bx	lr
   152cc:	sub	r1, r0, #48	; 0x30
   152d0:	mov	r0, #0
   152d4:	cmp	r1, #10
   152d8:	movwcc	r0, #1
   152dc:	bx	lr
   152e0:	sub	r1, r0, #33	; 0x21
   152e4:	mov	r0, #0
   152e8:	cmp	r1, #94	; 0x5e
   152ec:	movwcc	r0, #1
   152f0:	bx	lr
   152f4:	sub	r1, r0, #97	; 0x61
   152f8:	mov	r0, #0
   152fc:	cmp	r1, #26
   15300:	movwcc	r0, #1
   15304:	bx	lr
   15308:	sub	r1, r0, #32
   1530c:	mov	r0, #0
   15310:	cmp	r1, #95	; 0x5f
   15314:	movwcc	r0, #1
   15318:	bx	lr
   1531c:	sub	r1, r0, #33	; 0x21
   15320:	cmp	r1, #93	; 0x5d
   15324:	bhi	154b0 <__lxstat64@plt+0x44d0>
   15328:	mov	r0, #1
   1532c:	add	r2, pc, #0
   15330:	ldr	pc, [r2, r1, lsl #2]
   15334:	andeq	r5, r1, ip, lsr #9
   15338:	andeq	r5, r1, ip, lsr #9
   1533c:	andeq	r5, r1, ip, lsr #9
   15340:	andeq	r5, r1, ip, lsr #9
   15344:	andeq	r5, r1, ip, lsr #9
   15348:	andeq	r5, r1, ip, lsr #9
   1534c:	andeq	r5, r1, ip, lsr #9
   15350:	andeq	r5, r1, ip, lsr #9
   15354:	andeq	r5, r1, ip, lsr #9
   15358:	andeq	r5, r1, ip, lsr #9
   1535c:	andeq	r5, r1, ip, lsr #9
   15360:	andeq	r5, r1, ip, lsr #9
   15364:	andeq	r5, r1, ip, lsr #9
   15368:	andeq	r5, r1, ip, lsr #9
   1536c:	andeq	r5, r1, ip, lsr #9
   15370:			; <UNDEFINED> instruction: 0x000154b0
   15374:			; <UNDEFINED> instruction: 0x000154b0
   15378:			; <UNDEFINED> instruction: 0x000154b0
   1537c:			; <UNDEFINED> instruction: 0x000154b0
   15380:			; <UNDEFINED> instruction: 0x000154b0
   15384:			; <UNDEFINED> instruction: 0x000154b0
   15388:			; <UNDEFINED> instruction: 0x000154b0
   1538c:			; <UNDEFINED> instruction: 0x000154b0
   15390:			; <UNDEFINED> instruction: 0x000154b0
   15394:			; <UNDEFINED> instruction: 0x000154b0
   15398:	andeq	r5, r1, ip, lsr #9
   1539c:	andeq	r5, r1, ip, lsr #9
   153a0:	andeq	r5, r1, ip, lsr #9
   153a4:	andeq	r5, r1, ip, lsr #9
   153a8:	andeq	r5, r1, ip, lsr #9
   153ac:	andeq	r5, r1, ip, lsr #9
   153b0:	andeq	r5, r1, ip, lsr #9
   153b4:			; <UNDEFINED> instruction: 0x000154b0
   153b8:			; <UNDEFINED> instruction: 0x000154b0
   153bc:			; <UNDEFINED> instruction: 0x000154b0
   153c0:			; <UNDEFINED> instruction: 0x000154b0
   153c4:			; <UNDEFINED> instruction: 0x000154b0
   153c8:			; <UNDEFINED> instruction: 0x000154b0
   153cc:			; <UNDEFINED> instruction: 0x000154b0
   153d0:			; <UNDEFINED> instruction: 0x000154b0
   153d4:			; <UNDEFINED> instruction: 0x000154b0
   153d8:			; <UNDEFINED> instruction: 0x000154b0
   153dc:			; <UNDEFINED> instruction: 0x000154b0
   153e0:			; <UNDEFINED> instruction: 0x000154b0
   153e4:			; <UNDEFINED> instruction: 0x000154b0
   153e8:			; <UNDEFINED> instruction: 0x000154b0
   153ec:			; <UNDEFINED> instruction: 0x000154b0
   153f0:			; <UNDEFINED> instruction: 0x000154b0
   153f4:			; <UNDEFINED> instruction: 0x000154b0
   153f8:			; <UNDEFINED> instruction: 0x000154b0
   153fc:			; <UNDEFINED> instruction: 0x000154b0
   15400:			; <UNDEFINED> instruction: 0x000154b0
   15404:			; <UNDEFINED> instruction: 0x000154b0
   15408:			; <UNDEFINED> instruction: 0x000154b0
   1540c:			; <UNDEFINED> instruction: 0x000154b0
   15410:			; <UNDEFINED> instruction: 0x000154b0
   15414:			; <UNDEFINED> instruction: 0x000154b0
   15418:			; <UNDEFINED> instruction: 0x000154b0
   1541c:	andeq	r5, r1, ip, lsr #9
   15420:	andeq	r5, r1, ip, lsr #9
   15424:	andeq	r5, r1, ip, lsr #9
   15428:	andeq	r5, r1, ip, lsr #9
   1542c:	andeq	r5, r1, ip, lsr #9
   15430:	andeq	r5, r1, ip, lsr #9
   15434:			; <UNDEFINED> instruction: 0x000154b0
   15438:			; <UNDEFINED> instruction: 0x000154b0
   1543c:			; <UNDEFINED> instruction: 0x000154b0
   15440:			; <UNDEFINED> instruction: 0x000154b0
   15444:			; <UNDEFINED> instruction: 0x000154b0
   15448:			; <UNDEFINED> instruction: 0x000154b0
   1544c:			; <UNDEFINED> instruction: 0x000154b0
   15450:			; <UNDEFINED> instruction: 0x000154b0
   15454:			; <UNDEFINED> instruction: 0x000154b0
   15458:			; <UNDEFINED> instruction: 0x000154b0
   1545c:			; <UNDEFINED> instruction: 0x000154b0
   15460:			; <UNDEFINED> instruction: 0x000154b0
   15464:			; <UNDEFINED> instruction: 0x000154b0
   15468:			; <UNDEFINED> instruction: 0x000154b0
   1546c:			; <UNDEFINED> instruction: 0x000154b0
   15470:			; <UNDEFINED> instruction: 0x000154b0
   15474:			; <UNDEFINED> instruction: 0x000154b0
   15478:			; <UNDEFINED> instruction: 0x000154b0
   1547c:			; <UNDEFINED> instruction: 0x000154b0
   15480:			; <UNDEFINED> instruction: 0x000154b0
   15484:			; <UNDEFINED> instruction: 0x000154b0
   15488:			; <UNDEFINED> instruction: 0x000154b0
   1548c:			; <UNDEFINED> instruction: 0x000154b0
   15490:			; <UNDEFINED> instruction: 0x000154b0
   15494:			; <UNDEFINED> instruction: 0x000154b0
   15498:			; <UNDEFINED> instruction: 0x000154b0
   1549c:	andeq	r5, r1, ip, lsr #9
   154a0:	andeq	r5, r1, ip, lsr #9
   154a4:	andeq	r5, r1, ip, lsr #9
   154a8:	andeq	r5, r1, ip, lsr #9
   154ac:	bx	lr
   154b0:	mov	r0, #0
   154b4:	bx	lr
   154b8:	sub	r0, r0, #9
   154bc:	cmp	r0, #23
   154c0:	movhi	r0, #0
   154c4:	bxhi	lr
   154c8:	bic	r0, r0, #-16777216	; 0xff000000
   154cc:	movw	r1, #31
   154d0:	movt	r1, #128	; 0x80
   154d4:	mov	r2, #1
   154d8:	and	r0, r2, r1, lsr r0
   154dc:	bx	lr
   154e0:	sub	r1, r0, #65	; 0x41
   154e4:	mov	r0, #0
   154e8:	cmp	r1, #26
   154ec:	movwcc	r0, #1
   154f0:	bx	lr
   154f4:	mov	r1, r0
   154f8:	sub	r2, r0, #48	; 0x30
   154fc:	mov	r0, #1
   15500:	cmp	r2, #22
   15504:	bhi	1551c <__lxstat64@plt+0x453c>
   15508:	mov	ip, #1
   1550c:	movw	r3, #1023	; 0x3ff
   15510:	movt	r3, #126	; 0x7e
   15514:	tst	r3, ip, lsl r2
   15518:	bxne	lr
   1551c:	sub	r1, r1, #97	; 0x61
   15520:	cmp	r1, #6
   15524:	movcs	r0, #0
   15528:	bxcs	lr
   1552c:	bx	lr
   15530:	sub	r1, r0, #65	; 0x41
   15534:	cmp	r1, #26
   15538:	addcc	r0, r0, #32
   1553c:	bx	lr
   15540:	sub	r1, r0, #97	; 0x61
   15544:	cmp	r1, #26
   15548:	subcc	r0, r0, #32
   1554c:	bx	lr
   15550:	push	{r4, r5, r6, sl, fp, lr}
   15554:	add	fp, sp, #16
   15558:	mov	r4, r0
   1555c:	bl	10e6c <__fpending@plt>
   15560:	mov	r5, r0
   15564:	mov	r0, r4
   15568:	bl	10e78 <ferror_unlocked@plt>
   1556c:	mov	r6, r0
   15570:	mov	r0, r4
   15574:	bl	155d4 <__lxstat64@plt+0x45f4>
   15578:	cmp	r6, #0
   1557c:	beq	155a0 <__lxstat64@plt+0x45c0>
   15580:	mvn	r4, #0
   15584:	cmp	r0, #0
   15588:	bne	155cc <__lxstat64@plt+0x45ec>
   1558c:	bl	10f08 <__errno_location@plt>
   15590:	mov	r1, #0
   15594:	str	r1, [r0]
   15598:	mov	r0, r4
   1559c:	pop	{r4, r5, r6, sl, fp, pc}
   155a0:	cmp	r0, #0
   155a4:	mov	r4, r0
   155a8:	mvnne	r4, #0
   155ac:	cmp	r5, #0
   155b0:	bne	155cc <__lxstat64@plt+0x45ec>
   155b4:	cmp	r0, #0
   155b8:	beq	155cc <__lxstat64@plt+0x45ec>
   155bc:	bl	10f08 <__errno_location@plt>
   155c0:	ldr	r0, [r0]
   155c4:	subs	r4, r0, #9
   155c8:	mvnne	r4, #0
   155cc:	mov	r0, r4
   155d0:	pop	{r4, r5, r6, sl, fp, pc}
   155d4:	push	{r4, r5, fp, lr}
   155d8:	add	fp, sp, #8
   155dc:	sub	sp, sp, #8
   155e0:	mov	r4, r0
   155e4:	bl	10f44 <fileno@plt>
   155e8:	cmn	r0, #1
   155ec:	ble	15664 <__lxstat64@plt+0x4684>
   155f0:	mov	r0, r4
   155f4:	bl	10ec0 <__freading@plt>
   155f8:	cmp	r0, #0
   155fc:	beq	15628 <__lxstat64@plt+0x4648>
   15600:	mov	r0, r4
   15604:	bl	10f44 <fileno@plt>
   15608:	mov	r1, #1
   1560c:	str	r1, [sp]
   15610:	mov	r2, #0
   15614:	mov	r3, #0
   15618:	bl	10e54 <lseek64@plt>
   1561c:	and	r0, r0, r1
   15620:	cmn	r0, #1
   15624:	beq	15664 <__lxstat64@plt+0x4684>
   15628:	mov	r0, r4
   1562c:	bl	15674 <__lxstat64@plt+0x4694>
   15630:	cmp	r0, #0
   15634:	beq	15664 <__lxstat64@plt+0x4684>
   15638:	bl	10f08 <__errno_location@plt>
   1563c:	ldr	r5, [r0]
   15640:	mov	r0, r4
   15644:	bl	10f5c <fclose@plt>
   15648:	cmp	r5, #0
   1564c:	beq	1565c <__lxstat64@plt+0x467c>
   15650:	bl	10f08 <__errno_location@plt>
   15654:	str	r5, [r0]
   15658:	mvn	r0, #0
   1565c:	sub	sp, fp, #8
   15660:	pop	{r4, r5, fp, pc}
   15664:	mov	r0, r4
   15668:	sub	sp, fp, #8
   1566c:	pop	{r4, r5, fp, lr}
   15670:	b	10f5c <fclose@plt>
   15674:	push	{r4, sl, fp, lr}
   15678:	add	fp, sp, #8
   1567c:	mov	r4, r0
   15680:	cmp	r0, #0
   15684:	beq	1569c <__lxstat64@plt+0x46bc>
   15688:	mov	r0, r4
   1568c:	bl	10ec0 <__freading@plt>
   15690:	cmp	r0, #0
   15694:	movne	r0, r4
   15698:	blne	156a8 <__lxstat64@plt+0x46c8>
   1569c:	mov	r0, r4
   156a0:	pop	{r4, sl, fp, lr}
   156a4:	b	10dc4 <fflush@plt>
   156a8:	push	{fp, lr}
   156ac:	mov	fp, sp
   156b0:	sub	sp, sp, #8
   156b4:	ldrb	r1, [r0, #1]
   156b8:	tst	r1, #1
   156bc:	beq	156d4 <__lxstat64@plt+0x46f4>
   156c0:	mov	r1, #1
   156c4:	str	r1, [sp]
   156c8:	mov	r2, #0
   156cc:	mov	r3, #0
   156d0:	bl	15704 <__lxstat64@plt+0x4724>
   156d4:	mov	sp, fp
   156d8:	pop	{fp, pc}
   156dc:	push	{r4, r5, r6, sl, fp, lr}
   156e0:	add	fp, sp, #16
   156e4:	mov	r4, r0
   156e8:	bl	10f08 <__errno_location@plt>
   156ec:	mov	r5, r0
   156f0:	ldr	r6, [r0]
   156f4:	mov	r0, r4
   156f8:	bl	10dd0 <free@plt>
   156fc:	str	r6, [r5]
   15700:	pop	{r4, r5, r6, sl, fp, pc}
   15704:	push	{r4, r5, r6, r7, fp, lr}
   15708:	add	fp, sp, #16
   1570c:	sub	sp, sp, #8
   15710:	mov	r5, r3
   15714:	mov	r6, r2
   15718:	mov	r4, r0
   1571c:	ldr	r0, [r0, #4]
   15720:	ldr	r1, [r4, #8]
   15724:	cmp	r1, r0
   15728:	bne	15744 <__lxstat64@plt+0x4764>
   1572c:	ldrd	r0, [r4, #16]
   15730:	cmp	r1, r0
   15734:	bne	15744 <__lxstat64@plt+0x4764>
   15738:	ldr	r0, [r4, #36]	; 0x24
   1573c:	cmp	r0, #0
   15740:	beq	1575c <__lxstat64@plt+0x477c>
   15744:	mov	r0, r4
   15748:	mov	r2, r6
   1574c:	mov	r3, r5
   15750:	sub	sp, fp, #16
   15754:	pop	{r4, r5, r6, r7, fp, lr}
   15758:	b	10f68 <fseeko64@plt>
   1575c:	ldr	r7, [fp, #8]
   15760:	mov	r0, r4
   15764:	bl	10f44 <fileno@plt>
   15768:	str	r7, [sp]
   1576c:	mov	r2, r6
   15770:	mov	r3, r5
   15774:	bl	10e54 <lseek64@plt>
   15778:	and	r2, r0, r1
   1577c:	cmn	r2, #1
   15780:	beq	157a0 <__lxstat64@plt+0x47c0>
   15784:	strd	r0, [r4, #80]	; 0x50
   15788:	ldr	r0, [r4]
   1578c:	bic	r0, r0, #16
   15790:	str	r0, [r4]
   15794:	mov	r0, #0
   15798:	sub	sp, fp, #16
   1579c:	pop	{r4, r5, r6, r7, fp, pc}
   157a0:	mvn	r0, #0
   157a4:	sub	sp, fp, #16
   157a8:	pop	{r4, r5, r6, r7, fp, pc}
   157ac:	push	{fp, lr}
   157b0:	mov	fp, sp
   157b4:	bl	10f08 <__errno_location@plt>
   157b8:	mov	r1, #12
   157bc:	str	r1, [r0]
   157c0:	mov	r0, #0
   157c4:	pop	{fp, pc}
   157c8:	b	151a8 <__lxstat64@plt+0x41c8>
   157cc:	cmp	r1, #0
   157d0:	orreq	r1, r1, #1
   157d4:	b	151d8 <__lxstat64@plt+0x41f8>
   157d8:	b	15154 <__lxstat64@plt+0x4174>
   157dc:	clz	r3, r2
   157e0:	lsr	ip, r3, #5
   157e4:	clz	r3, r1
   157e8:	lsr	r3, r3, #5
   157ec:	orrs	r3, r3, ip
   157f0:	movwne	r1, #1
   157f4:	movwne	r2, #1
   157f8:	b	15898 <__lxstat64@plt+0x48b8>
   157fc:	push	{fp, lr}
   15800:	mov	fp, sp
   15804:	mov	r0, #14
   15808:	bl	10f8c <nl_langinfo@plt>
   1580c:	movw	r1, #23816	; 0x5d08
   15810:	movt	r1, #1
   15814:	cmp	r0, #0
   15818:	movne	r1, r0
   1581c:	ldrb	r2, [r1]
   15820:	movw	r0, #27921	; 0x6d11
   15824:	movt	r0, #1
   15828:	cmp	r2, #0
   1582c:	movne	r0, r1
   15830:	pop	{fp, pc}
   15834:	push	{r4, r5, r6, r7, fp, lr}
   15838:	add	fp, sp, #16
   1583c:	sub	sp, sp, #8
   15840:	mov	r7, r2
   15844:	mov	r4, r1
   15848:	add	r5, sp, #4
   1584c:	cmp	r0, #0
   15850:	movne	r5, r0
   15854:	mov	r0, r5
   15858:	bl	10e84 <mbrtowc@plt>
   1585c:	mov	r6, r0
   15860:	cmp	r7, #0
   15864:	beq	1588c <__lxstat64@plt+0x48ac>
   15868:	cmn	r6, #2
   1586c:	bcc	1588c <__lxstat64@plt+0x48ac>
   15870:	mov	r0, #0
   15874:	bl	15930 <__lxstat64@plt+0x4950>
   15878:	cmp	r0, #0
   1587c:	bne	1588c <__lxstat64@plt+0x48ac>
   15880:	ldrb	r0, [r4]
   15884:	str	r0, [r5]
   15888:	mov	r6, #1
   1588c:	mov	r0, r6
   15890:	sub	sp, fp, #16
   15894:	pop	{r4, r5, r6, r7, fp, pc}
   15898:	cmp	r2, #0
   1589c:	beq	158cc <__lxstat64@plt+0x48ec>
   158a0:	mvn	r3, #0
   158a4:	udiv	r3, r3, r2
   158a8:	cmp	r3, r1
   158ac:	bcs	158cc <__lxstat64@plt+0x48ec>
   158b0:	push	{fp, lr}
   158b4:	mov	fp, sp
   158b8:	bl	10f08 <__errno_location@plt>
   158bc:	mov	r1, #12
   158c0:	str	r1, [r0]
   158c4:	mov	r0, #0
   158c8:	pop	{fp, pc}
   158cc:	mul	r1, r2, r1
   158d0:	b	151d8 <__lxstat64@plt+0x41f8>
   158d4:	adds	r0, r1, r0
   158d8:	mvncs	r0, #0
   158dc:	bx	lr
   158e0:	push	{r4, sl, fp, lr}
   158e4:	add	fp, sp, #8
   158e8:	mov	r4, r2
   158ec:	bl	158d4 <__lxstat64@plt+0x48f4>
   158f0:	mov	r1, r4
   158f4:	pop	{r4, sl, fp, lr}
   158f8:	b	158d4 <__lxstat64@plt+0x48f4>
   158fc:	push	{r4, r5, fp, lr}
   15900:	add	fp, sp, #8
   15904:	mov	r4, r3
   15908:	mov	r5, r2
   1590c:	bl	158d4 <__lxstat64@plt+0x48f4>
   15910:	mov	r1, r5
   15914:	bl	158d4 <__lxstat64@plt+0x48f4>
   15918:	mov	r1, r4
   1591c:	pop	{r4, r5, fp, lr}
   15920:	b	158d4 <__lxstat64@plt+0x48f4>
   15924:	cmp	r0, r1
   15928:	movcc	r0, r1
   1592c:	bx	lr
   15930:	push	{r4, sl, fp, lr}
   15934:	add	fp, sp, #8
   15938:	sub	sp, sp, #264	; 0x108
   1593c:	add	r1, sp, #7
   15940:	movw	r2, #257	; 0x101
   15944:	bl	1599c <__lxstat64@plt+0x49bc>
   15948:	mov	r4, #0
   1594c:	cmp	r0, #0
   15950:	bne	15990 <__lxstat64@plt+0x49b0>
   15954:	add	r0, sp, #7
   15958:	movw	r1, #27927	; 0x6d17
   1595c:	movt	r1, #1
   15960:	mov	r2, #2
   15964:	bl	10ef0 <bcmp@plt>
   15968:	cmp	r0, #0
   1596c:	beq	15990 <__lxstat64@plt+0x49b0>
   15970:	add	r0, sp, #7
   15974:	movw	r1, #27929	; 0x6d19
   15978:	movt	r1, #1
   1597c:	mov	r2, #6
   15980:	bl	10ef0 <bcmp@plt>
   15984:	mov	r4, r0
   15988:	cmp	r0, #0
   1598c:	movwne	r4, #1
   15990:	mov	r0, r4
   15994:	sub	sp, fp, #8
   15998:	pop	{r4, sl, fp, pc}
   1599c:	b	159a0 <__lxstat64@plt+0x49c0>
   159a0:	push	{r4, r5, r6, r7, fp, lr}
   159a4:	add	fp, sp, #16
   159a8:	mov	r6, r2
   159ac:	mov	r4, r1
   159b0:	bl	15a38 <__lxstat64@plt+0x4a58>
   159b4:	cmp	r0, #0
   159b8:	beq	159e8 <__lxstat64@plt+0x4a08>
   159bc:	mov	r7, r0
   159c0:	bl	10efc <strlen@plt>
   159c4:	cmp	r0, r6
   159c8:	bcs	15a04 <__lxstat64@plt+0x4a24>
   159cc:	add	r2, r0, #1
   159d0:	mov	r0, r4
   159d4:	mov	r1, r7
   159d8:	bl	10de8 <memcpy@plt>
   159dc:	mov	r5, #0
   159e0:	mov	r0, r5
   159e4:	pop	{r4, r5, r6, r7, fp, pc}
   159e8:	mov	r5, #22
   159ec:	cmp	r6, #0
   159f0:	beq	15a2c <__lxstat64@plt+0x4a4c>
   159f4:	mov	r0, #0
   159f8:	strb	r0, [r4]
   159fc:	mov	r0, r5
   15a00:	pop	{r4, r5, r6, r7, fp, pc}
   15a04:	mov	r5, #34	; 0x22
   15a08:	cmp	r6, #0
   15a0c:	beq	15a2c <__lxstat64@plt+0x4a4c>
   15a10:	sub	r6, r6, #1
   15a14:	mov	r0, r4
   15a18:	mov	r1, r7
   15a1c:	mov	r2, r6
   15a20:	bl	10de8 <memcpy@plt>
   15a24:	mov	r0, #0
   15a28:	strb	r0, [r4, r6]
   15a2c:	mov	r0, r5
   15a30:	pop	{r4, r5, r6, r7, fp, pc}
   15a34:	b	15a38 <__lxstat64@plt+0x4a58>
   15a38:	mov	r1, #0
   15a3c:	b	10f74 <setlocale@plt>
   15a40:	cmp	r3, #0
   15a44:	cmpeq	r2, #0
   15a48:	bne	15a60 <__lxstat64@plt+0x4a80>
   15a4c:	cmp	r1, #0
   15a50:	cmpeq	r0, #0
   15a54:	mvnne	r1, #0
   15a58:	mvnne	r0, #0
   15a5c:	b	15a7c <__lxstat64@plt+0x4a9c>
   15a60:	sub	sp, sp, #8
   15a64:	push	{sp, lr}
   15a68:	bl	15a8c <__lxstat64@plt+0x4aac>
   15a6c:	ldr	lr, [sp, #4]
   15a70:	add	sp, sp, #8
   15a74:	pop	{r2, r3}
   15a78:	bx	lr
   15a7c:	push	{r1, lr}
   15a80:	mov	r0, #8
   15a84:	bl	10da0 <raise@plt>
   15a88:	pop	{r1, pc}
   15a8c:	cmp	r1, r3
   15a90:	cmpeq	r0, r2
   15a94:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15a98:	mov	r4, r0
   15a9c:	movcc	r0, #0
   15aa0:	mov	r5, r1
   15aa4:	ldr	lr, [sp, #36]	; 0x24
   15aa8:	movcc	r1, r0
   15aac:	bcc	15ba8 <__lxstat64@plt+0x4bc8>
   15ab0:	cmp	r3, #0
   15ab4:	clzeq	ip, r2
   15ab8:	clzne	ip, r3
   15abc:	addeq	ip, ip, #32
   15ac0:	cmp	r5, #0
   15ac4:	clzeq	r1, r4
   15ac8:	addeq	r1, r1, #32
   15acc:	clzne	r1, r5
   15ad0:	sub	ip, ip, r1
   15ad4:	sub	sl, ip, #32
   15ad8:	lsl	r9, r3, ip
   15adc:	rsb	fp, ip, #32
   15ae0:	orr	r9, r9, r2, lsl sl
   15ae4:	orr	r9, r9, r2, lsr fp
   15ae8:	lsl	r8, r2, ip
   15aec:	cmp	r5, r9
   15af0:	cmpeq	r4, r8
   15af4:	movcc	r0, #0
   15af8:	movcc	r1, r0
   15afc:	bcc	15b18 <__lxstat64@plt+0x4b38>
   15b00:	mov	r0, #1
   15b04:	subs	r4, r4, r8
   15b08:	lsl	r1, r0, sl
   15b0c:	orr	r1, r1, r0, lsr fp
   15b10:	lsl	r0, r0, ip
   15b14:	sbc	r5, r5, r9
   15b18:	cmp	ip, #0
   15b1c:	beq	15ba8 <__lxstat64@plt+0x4bc8>
   15b20:	lsr	r6, r8, #1
   15b24:	orr	r6, r6, r9, lsl #31
   15b28:	lsr	r7, r9, #1
   15b2c:	mov	r2, ip
   15b30:	b	15b54 <__lxstat64@plt+0x4b74>
   15b34:	subs	r3, r4, r6
   15b38:	sbc	r8, r5, r7
   15b3c:	adds	r3, r3, r3
   15b40:	adc	r8, r8, r8
   15b44:	adds	r4, r3, #1
   15b48:	adc	r5, r8, #0
   15b4c:	subs	r2, r2, #1
   15b50:	beq	15b70 <__lxstat64@plt+0x4b90>
   15b54:	cmp	r5, r7
   15b58:	cmpeq	r4, r6
   15b5c:	bcs	15b34 <__lxstat64@plt+0x4b54>
   15b60:	adds	r4, r4, r4
   15b64:	adc	r5, r5, r5
   15b68:	subs	r2, r2, #1
   15b6c:	bne	15b54 <__lxstat64@plt+0x4b74>
   15b70:	lsr	r3, r4, ip
   15b74:	orr	r3, r3, r5, lsl fp
   15b78:	lsr	r2, r5, ip
   15b7c:	orr	r3, r3, r5, lsr sl
   15b80:	adds	r0, r0, r4
   15b84:	mov	r4, r3
   15b88:	lsl	r3, r2, ip
   15b8c:	orr	r3, r3, r4, lsl sl
   15b90:	lsl	ip, r4, ip
   15b94:	orr	r3, r3, r4, lsr fp
   15b98:	adc	r1, r1, r5
   15b9c:	subs	r0, r0, ip
   15ba0:	mov	r5, r2
   15ba4:	sbc	r1, r1, r3
   15ba8:	cmp	lr, #0
   15bac:	strdne	r4, [lr]
   15bb0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15bb4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   15bb8:	mov	r7, r0
   15bbc:	ldr	r6, [pc, #72]	; 15c0c <__lxstat64@plt+0x4c2c>
   15bc0:	ldr	r5, [pc, #72]	; 15c10 <__lxstat64@plt+0x4c30>
   15bc4:	add	r6, pc, r6
   15bc8:	add	r5, pc, r5
   15bcc:	sub	r6, r6, r5
   15bd0:	mov	r8, r1
   15bd4:	mov	r9, r2
   15bd8:	bl	10d68 <calloc@plt-0x20>
   15bdc:	asrs	r6, r6, #2
   15be0:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   15be4:	mov	r4, #0
   15be8:	add	r4, r4, #1
   15bec:	ldr	r3, [r5], #4
   15bf0:	mov	r2, r9
   15bf4:	mov	r1, r8
   15bf8:	mov	r0, r7
   15bfc:	blx	r3
   15c00:	cmp	r6, r4
   15c04:	bne	15be8 <__lxstat64@plt+0x4c08>
   15c08:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   15c0c:	andeq	r1, r1, r0, asr #6
   15c10:	andeq	r1, r1, r8, lsr r3
   15c14:	bx	lr
   15c18:	ldr	r3, [pc, #12]	; 15c2c <__lxstat64@plt+0x4c4c>
   15c1c:	mov	r1, #0
   15c20:	add	r3, pc, r3
   15c24:	ldr	r2, [r3]
   15c28:	b	10f14 <__cxa_atexit@plt>
   15c2c:			; <UNDEFINED> instruction: 0x000114bc
   15c30:	mov	r2, r1
   15c34:	mov	r1, r0
   15c38:	mov	r0, #3
   15c3c:	b	10fb0 <__xstat64@plt>
   15c40:	mov	r2, r1
   15c44:	mov	r1, r0
   15c48:	mov	r0, #3
   15c4c:	b	10fe0 <__lxstat64@plt>

Disassembly of section .fini:

00015c50 <.fini>:
   15c50:	push	{r3, lr}
   15c54:	pop	{r3, pc}
