// Seed: 711044077
module module_0 (
    id_1
);
  inout wire id_1;
  assign id_1 = id_1;
  assign module_1.type_24 = 0;
endmodule
module module_1 (
    input wor id_0,
    input wire id_1,
    input tri1 id_2,
    input wor id_3,
    input uwire id_4,
    input wand id_5,
    input wor id_6,
    input wor id_7,
    input wand id_8,
    output wand id_9,
    id_18,
    output tri0 id_10,
    output wand id_11,
    input logic id_12,
    input tri1 id_13,
    id_19 = 1'b0,
    input supply0 id_14,
    input tri1 id_15,
    output supply0 id_16
);
  wire id_20;
  assign id_10 = 1;
  module_0 modCall_1 (id_20);
  wire id_21;
  id_22 :
  assert property (@(*) id_18) id_19 <= id_12;
endmodule
