/* Generated by Yosys 0.9 (git sha1 1979e0b) */

(* src = "./test.v:1" *)
module Rs232Tx(clk, UART_TX, data, send, uart_ovf, sending);
  (* src = "./test.v:6" *)
  wire [9:0] _00_;
  (* src = "./test.v:6" *)
  wire _01_;
  (* src = "./test.v:6" *)
  wire [13:0] _02_;
  (* src = "./test.v:6" *)
  wire _03_;
  (* src = "./test.v:16" *)
  wire _04_;
  (* src = "./test.v:18" *)
  wire _05_;
  (* src = "./test.v:16" *)
  wire _06_;
  (* src = "./test.v:7" *)
  wire _07_;
  (* src = "./test.v:9" *)
  wire _08_;
  (* src = "./test.v:9" *)
  wire _09_;
  wire _10_;
  wire _11_;
  wire [13:0] _12_;
  wire [9:0] _13_;
  wire [9:0] _14_;
  (* src = "./test.v:14" *)
  (* unused_bits = "14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _15_;
  (* src = "./test.v:1" *)
  output UART_TX;
  (* src = "./test.v:1" *)
  input clk;
  (* src = "./test.v:1" *)
  input [7:0] data;
  (* src = "./test.v:1" *)
  input send;
  (* init = 10'h001 *)
  (* src = "./test.v:3" *)
  reg [9:0] sendbuf = 10'h001;
  (* src = "./test.v:1" *)
  output sending;
  reg sending;
  (* src = "./test.v:4" *)
  reg [13:0] timeout;
  (* src = "./test.v:1" *)
  output uart_ovf;
  reg uart_ovf;
  assign _04_ = timeout == (* src = "./test.v:16" *) 32'd0;
  assign _05_ = sendbuf[8:0] == (* src = "./test.v:18" *) 9'h001;
  assign _06_ = sending && (* src = "./test.v:16" *) _04_;
  assign _07_ = send && (* src = "./test.v:7" *) sending;
  assign _08_ = send && (* src = "./test.v:9" *) _09_;
  assign _09_ = ! (* src = "./test.v:9" *) sending;
  always @(posedge clk)
      sendbuf <= _00_;
  always @(posedge clk)
      timeout <= _02_;
  always @(posedge clk)
      uart_ovf <= _03_;
  always @(posedge clk)
      sending <= _01_;
  assign _10_ = _08_ ? (* full_case = 32'd1 *) (* src = "./test.v:9" *) 1'h1 : sending;
  assign _11_ = _05_ ? (* full_case = 32'd1 *) (* src = "./test.v:18" *) 1'h0 : _10_;
  assign _01_ = _06_ ? (* src = "./test.v:16" *) _11_ : _10_;
  assign _03_ = _07_ ? (* src = "./test.v:7" *) 1'h1 : uart_ovf;
  assign _12_ = _08_ ? (* full_case = 32'd1 *) (* src = "./test.v:9" *) 14'h0063 : _15_[13:0];
  assign _02_ = _06_ ? (* src = "./test.v:16" *) 14'h0063 : _12_;
  assign _13_ = _08_ ? (* full_case = 32'd1 *) (* src = "./test.v:9" *) { 1'h1, data, 1'h0 } : sendbuf;
  assign _14_ = _05_ ? (* full_case = 32'd1 *) (* src = "./test.v:18" *) _13_ : { 1'h0, sendbuf[9:1] };
  assign _00_ = _06_ ? (* src = "./test.v:16" *) _14_ : _13_;
  assign _15_ = timeout - (* src = "./test.v:14" *) 32'd1;
  assign UART_TX = sendbuf[0];
endmodule
